<stg><name>filter_kernel</name>


<trans_list>

<trans id="814" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="11" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="23" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="29" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="41" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="50" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="68" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="80" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="89" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="106" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="32">
<![CDATA[
entry:1 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %window_6_0125 = alloca i32 1

]]></Node>
<StgValue><ssdm name="window_6_0125"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %window_7_0126 = alloca i32 1

]]></Node>
<StgValue><ssdm name="window_7_0126"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %window_8_0127 = alloca i32 1

]]></Node>
<StgValue><ssdm name="window_8_0127"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:5 %window_15_0128 = alloca i32 1

]]></Node>
<StgValue><ssdm name="window_15_0128"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:6 %window_16_0129 = alloca i32 1

]]></Node>
<StgValue><ssdm name="window_16_0129"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %window_17_0130 = alloca i32 1

]]></Node>
<StgValue><ssdm name="window_17_0130"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %window_24_0131 = alloca i32 1

]]></Node>
<StgValue><ssdm name="window_24_0131"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %window_25_0132 = alloca i32 1

]]></Node>
<StgValue><ssdm name="window_25_0132"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:10 %window_26_0133 = alloca i32 1

]]></Node>
<StgValue><ssdm name="window_26_0133"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %channels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %channels

]]></Node>
<StgValue><ssdm name="channels_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %filter_divisor_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %filter_divisor

]]></Node>
<StgValue><ssdm name="filter_divisor_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %output_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_image

]]></Node>
<StgValue><ssdm name="output_image_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:16 %input_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_image

]]></Node>
<StgValue><ssdm name="input_image_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="32">
<![CDATA[
entry:17 %empty = trunc i32 %channels_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="32">
<![CDATA[
entry:18 %empty_49 = trunc i32 %width_read

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="64">
<![CDATA[
entry:19 %next_output_axie4_data_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_1_loc"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="64">
<![CDATA[
entry:20 %output_axie4_data_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_axie4_data_2_loc"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="64">
<![CDATA[
entry:21 %next_axie4_data_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="next_axie4_data_1_loc"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="64">
<![CDATA[
entry:22 %axie4_data_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_3_loc"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
entry:23 %output_pixel_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_pixel_loc"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
entry:24 %output_pixel_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_pixel_1_loc"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
entry:25 %output_pixel_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_pixel_2_loc"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="64">
<![CDATA[
entry:26 %window_37_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_37_loc"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64">
<![CDATA[
entry:27 %window_38_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_38_loc"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
entry:28 %window_39_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_39_loc"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %mux_case_014216_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_014216_loc"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %mux_case_116225_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_116225_loc"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %mux_case_218234_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_218234_loc"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %mux_case_032243_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_032243_loc"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %mux_case_134252_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_134252_loc"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %mux_case_236261_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_236261_loc"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %mux_case_097270_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_097270_loc"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %mux_case_199279_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_199279_loc"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %mux_case_2101288_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_2101288_loc"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="64">
<![CDATA[
entry:64 %line_buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
entry:65 %line_buffer_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="64">
<![CDATA[
entry:66 %line_buffer_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64">
<![CDATA[
entry:67 %line_buffer_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_3"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="64">
<![CDATA[
entry:68 %line_buffer_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="64">
<![CDATA[
entry:69 %line_buffer_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="64">
<![CDATA[
entry:70 %line_buffer_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_6"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="64">
<![CDATA[
entry:71 %line_buffer_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_7"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="64">
<![CDATA[
entry:72 %line_buffer_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_8"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="64">
<![CDATA[
entry:73 %window = alloca i64 1

]]></Node>
<StgValue><ssdm name="window"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="64">
<![CDATA[
entry:74 %window_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="64">
<![CDATA[
entry:75 %window_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_2"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="64">
<![CDATA[
entry:76 %window_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_3"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="64">
<![CDATA[
entry:77 %window_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_4"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="64">
<![CDATA[
entry:78 %window_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_5"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="64">
<![CDATA[
entry:79 %window_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_6"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="64">
<![CDATA[
entry:80 %window_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_7"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="64">
<![CDATA[
entry:81 %window_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_8"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="64">
<![CDATA[
entry:82 %window_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_9"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="64">
<![CDATA[
entry:83 %window_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_10"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="64">
<![CDATA[
entry:84 %window_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_11"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="64">
<![CDATA[
entry:85 %window_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_12"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="64">
<![CDATA[
entry:86 %window_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_13"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="64">
<![CDATA[
entry:87 %window_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_14"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="64">
<![CDATA[
entry:88 %window_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_15"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="64">
<![CDATA[
entry:89 %window_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_16"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="64">
<![CDATA[
entry:90 %window_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="window_17"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %cmp2538 = icmp_sgt  i32 %channels_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp2538"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %empty_50 = icmp_sgt  i32 %width_read, i32 0

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:106 %smax26 = select i1 %cmp2538, i31 %empty, i31 0

]]></Node>
<StgValue><ssdm name="smax26"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:135 %store_ln85 = store i31 0, i31 %row

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:136 %store_ln0 = store i32 0, i32 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="177" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:105 %smax = select i1 %empty_50, i31 %empty_49, i31 0

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="62" op_0_bw="31">
<![CDATA[
entry:107 %zext_ln58 = zext i31 %smax

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="62" op_0_bw="31">
<![CDATA[
entry:109 %zext_ln58_2 = zext i31 %smax26

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:110 %mul_ln58 = mul i62 %zext_ln58, i62 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="mul_ln58"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="181" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:91 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_48_1, i32 %filter, i32 %mux_case_2101288_loc, i32 %mux_case_199279_loc, i32 %mux_case_097270_loc, i32 %mux_case_236261_loc, i32 %mux_case_134252_loc, i32 %mux_case_032243_loc, i32 %mux_case_218234_loc, i32 %mux_case_116225_loc, i32 %mux_case_014216_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="62">
<![CDATA[
entry:111 %zext_ln58_3 = zext i62 %mul_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
entry:112 %p_shl = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln58, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:113 %sub_ln58 = sub i64 %p_shl, i64 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="62" op_4_bw="1" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8">
<![CDATA[
entry:114 %call_ln58 = call void @filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, i32 %channels_read, i64 %sub_ln58, i62 %mul_ln58, i1 %cmp2538, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="186" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:91 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_48_1, i32 %filter, i32 %mux_case_2101288_loc, i32 %mux_case_199279_loc, i32 %mux_case_097270_loc, i32 %mux_case_236261_loc, i32 %mux_case_134252_loc, i32 %mux_case_032243_loc, i32 %mux_case_218234_loc, i32 %mux_case_116225_loc, i32 %mux_case_014216_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="62" op_4_bw="1" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8">
<![CDATA[
entry:114 %call_ln58 = call void @filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, i32 %channels_read, i64 %sub_ln58, i62 %mul_ln58, i1 %cmp2538, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:38 %spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln9"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_30, void @empty_27, void @empty_26, i32 8, i32 8, i32 256, i32 256, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_28, void @empty_27, void @empty_26, i32 8, i32 8, i32 256, i32 256, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_image, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty, void @empty_0, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_image, void @empty_2, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_image, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty, void @empty_3, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_image, void @empty_2, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty_6, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %filter, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter_divisor

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_divisor, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_divisor, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:60 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %channels

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_4, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:92 %mux_case_2101288_loc_load = load i32 %mux_case_2101288_loc

]]></Node>
<StgValue><ssdm name="mux_case_2101288_loc_load"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:93 %mux_case_199279_loc_load = load i32 %mux_case_199279_loc

]]></Node>
<StgValue><ssdm name="mux_case_199279_loc_load"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:94 %mux_case_097270_loc_load = load i32 %mux_case_097270_loc

]]></Node>
<StgValue><ssdm name="mux_case_097270_loc_load"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:95 %mux_case_236261_loc_load = load i32 %mux_case_236261_loc

]]></Node>
<StgValue><ssdm name="mux_case_236261_loc_load"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:96 %mux_case_134252_loc_load = load i32 %mux_case_134252_loc

]]></Node>
<StgValue><ssdm name="mux_case_134252_loc_load"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:97 %mux_case_032243_loc_load = load i32 %mux_case_032243_loc

]]></Node>
<StgValue><ssdm name="mux_case_032243_loc_load"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:98 %mux_case_218234_loc_load = load i32 %mux_case_218234_loc

]]></Node>
<StgValue><ssdm name="mux_case_218234_loc_load"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:99 %mux_case_116225_loc_load = load i32 %mux_case_116225_loc

]]></Node>
<StgValue><ssdm name="mux_case_116225_loc_load"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:100 %mux_case_014216_loc_load = load i32 %mux_case_014216_loc

]]></Node>
<StgValue><ssdm name="mux_case_014216_loc_load"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="33" op_0_bw="32">
<![CDATA[
entry:102 %sext_ln75 = sext i32 %channels_read

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="33" op_0_bw="32">
<![CDATA[
entry:103 %sext_ln75_1 = sext i32 %width_read

]]></Node>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="31">
<![CDATA[
entry:108 %zext_ln58_1 = zext i31 %smax26

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %sub = add i32 %height_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %sub192 = add i32 %width_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub192"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:117 %sub_ln85 = sub i32 0, i32 %channels_read

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32">
<![CDATA[
entry:118 %trunc_ln85 = trunc i32 %sub_ln85

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:119 %sub_ln85_1 = sub i33 0, i33 %sext_ln75

]]></Node>
<StgValue><ssdm name="sub_ln85_1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="33">
<![CDATA[
entry:120 %trunc_ln85_1 = trunc i33 %sub_ln85_1

]]></Node>
<StgValue><ssdm name="trunc_ln85_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:121 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %channels_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="36">
<![CDATA[
entry:122 %sext_ln85 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="63" op_0_bw="36">
<![CDATA[
entry:123 %sext_ln85_1 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln85_1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:124 %xor_ln85 = xor i32 %channels_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln85"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:125 %select_ln85 = select i1 %cmp2538, i32 %xor_ln85, i32 4294967295

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
entry:126 %sext_ln85_2 = sext i32 %select_ln85

]]></Node>
<StgValue><ssdm name="sext_ln85_2"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="63" op_0_bw="32">
<![CDATA[
entry:127 %width_cast58 = zext i32 %width_read

]]></Node>
<StgValue><ssdm name="width_cast58"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:128 %bound67 = mul i63 %width_cast58, i63 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="bound67"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:129 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %bound67, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %sub_ln85_2 = sub i32 4294967294, i32 %channels_read

]]></Node>
<StgValue><ssdm name="sub_ln85_2"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:131 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln85, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:132 %smax105 = select i1 %tmp_13, i32 4294967295, i32 %xor_ln85

]]></Node>
<StgValue><ssdm name="smax105"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %sub_ln85_3 = sub i32 %sub_ln85_2, i32 %smax105

]]></Node>
<StgValue><ssdm name="sub_ln85_3"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
entry:134 %sub_ln85_3_cast = sext i32 %sub_ln85_3

]]></Node>
<StgValue><ssdm name="sub_ln85_3_cast"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
entry:137 %br_ln85 = br void %process_cols

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
process_cols:0 %phi_mul_load = load i32 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
process_cols:1 %row_1 = load i31 %row

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
process_cols:2 %add_ln85_1 = add i32 %phi_mul_load, i32 %width_read

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="31">
<![CDATA[
process_cols:3 %zext_ln85 = zext i31 %row_1

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
process_cols:4 %icmp_ln85 = icmp_slt  i32 %zext_ln85, i32 %height_read

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
process_cols:5 %add_ln85 = add i31 %row_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
process_cols:6 %br_ln85 = br i1 %icmp_ln85, void %for.end455.loopexit, void %process_cols.split

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
process_cols.split:0 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
process_cols.split:1 %cmp155 = icmp_slt  i32 %zext_ln85, i32 %sub

]]></Node>
<StgValue><ssdm name="cmp155"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
process_cols.split:2 %cmp237 = icmp_ne  i31 %row_1, i31 0

]]></Node>
<StgValue><ssdm name="cmp237"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
process_cols.split:3 %and_ln155 = and i1 %cmp155, i1 %cmp237

]]></Node>
<StgValue><ssdm name="and_ln155"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
process_cols.split:4 %br_ln87 = br void %VITIS_LOOP_89_5

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0">
<![CDATA[
for.end455.loopexit:0 %ret_ln250 = ret

]]></Node>
<StgValue><ssdm name="ret_ln250"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
VITIS_LOOP_89_5:0 %col = phi i31 0, void %process_cols.split, i31 %indvars_iv_next122, void %for.inc450

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_89_5:1 %zext_ln87_1 = zext i31 %col

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_89_5:2 %icmp_ln87 = icmp_slt  i32 %zext_ln87_1, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_89_5:3 %indvars_iv_next122 = add i31 %col, i31 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next122"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_89_5:4 %br_ln87 = br i1 %icmp_ln87, void %for.inc453.loopexit, void %VITIS_LOOP_89_5.split

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="31">
<![CDATA[
VITIS_LOOP_89_5.split:0 %zext_ln87 = zext i31 %col

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_89_5.split:1 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_89_5.split:2 %br_ln89 = br void %VITIS_LOOP_91_7

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc453.loopexit:0 %store_ln85 = store i31 %add_ln85, i31 %row

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc453.loopexit:1 %store_ln85 = store i32 %add_ln85_1, i32 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
for.inc453.loopexit:2 %br_ln85 = br void %process_cols

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_91_7:0 %indvar_flatten55 = phi i3 0, void %VITIS_LOOP_89_5.split, i3 %add_ln89_1, void %for.inc81.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
VITIS_LOOP_91_7:1 %i = phi i2 0, void %VITIS_LOOP_89_5.split, i2 %select_ln89_1, void %for.inc81.loopexit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
VITIS_LOOP_91_7:2 %j = phi i2 0, void %VITIS_LOOP_89_5.split, i2 %indvars_iv_next62, void %for.inc81.loopexit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_91_7:3 %icmp_ln89 = icmp_eq  i3 %indvar_flatten55, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_91_7:4 %add_ln89_1 = add i3 %indvar_flatten55, i3 1

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_91_7:5 %br_ln89 = br i1 %icmp_ln89, void %for.inc84, void %for.end86

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="2">
<![CDATA[
for.inc84:0 %trunc_ln89 = trunc i2 %j

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc84:1 %add_ln89 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_5_VITIS_LOOP_90_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc84:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc84:4 %icmp_ln90 = icmp_eq  i2 %j, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84:5 %xor_ln89 = xor i1 %icmp_ln90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84:6 %and_ln89 = and i1 %trunc_ln89, i1 %xor_ln89

]]></Node>
<StgValue><ssdm name="and_ln89"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc84:7 %select_ln89_1 = select i1 %icmp_ln90, i2 %add_ln89, i2 %i

]]></Node>
<StgValue><ssdm name="select_ln89_1"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84:8 %specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln90"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc84:9 %indvars_iv_next62 = select i1 %and_ln89, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next62"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84:10 %j_1_cast_not = xor i1 %trunc_ln89, i1 1

]]></Node>
<StgValue><ssdm name="j_1_cast_not"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84:11 %cond292 = or i1 %icmp_ln90, i1 %j_1_cast_not

]]></Node>
<StgValue><ssdm name="cond292"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
for.inc84:12 %br_ln91 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.end86:0 %icmp_ln99 = icmp_eq  i31 %col, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end86:1 %br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_119_10.lr.ph, void %for.inc116.preheader

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="63" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0">
<![CDATA[
for.inc116.preheader:0 %call_ln58 = call void @filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, i32 %channels_read, i64 %tmp_s, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i63 %bound67, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc78:0 %k_1 = phi i2 0, void %for.inc84, i2 %add_ln91, void %arrayidx7725.exit

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="2">
<![CDATA[
for.inc78:1 %zext_ln91 = zext i2 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc78:2 %icmp_ln91 = icmp_slt  i32 %zext_ln91, i32 %channels_read

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc78:3 %add_ln91 = add i2 %k_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc78:4 %br_ln91 = br i1 %icmp_ln91, void %for.inc81.loopexit, void %for.inc78.split

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:0 %window_6_0125_load = load i8 %window_6_0125

]]></Node>
<StgValue><ssdm name="window_6_0125_load"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:1 %window_7_0126_load = load i8 %window_7_0126

]]></Node>
<StgValue><ssdm name="window_7_0126_load"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:2 %window_8_0127_load = load i8 %window_8_0127

]]></Node>
<StgValue><ssdm name="window_8_0127_load"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:3 %window_15_0128_load = load i8 %window_15_0128

]]></Node>
<StgValue><ssdm name="window_15_0128_load"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:4 %window_16_0129_load = load i8 %window_16_0129

]]></Node>
<StgValue><ssdm name="window_16_0129_load"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:5 %window_17_0130_load = load i8 %window_17_0130

]]></Node>
<StgValue><ssdm name="window_17_0130_load"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="and_ln89" val="1"/>
<literal name="select_ln89_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:6 %window_24_0131_load = load i8 %window_24_0131

]]></Node>
<StgValue><ssdm name="window_24_0131_load"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="and_ln89" val="1"/>
<literal name="select_ln89_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:7 %window_25_0132_load = load i8 %window_25_0132

]]></Node>
<StgValue><ssdm name="window_25_0132_load"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="and_ln89" val="1"/>
<literal name="select_ln89_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:8 %window_26_0133_load = load i8 %window_26_0133

]]></Node>
<StgValue><ssdm name="window_26_0133_load"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc78.split:9 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="and_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:10 %window_3_load = load i8 %window_3

]]></Node>
<StgValue><ssdm name="window_3_load"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="and_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:11 %window_4_load = load i8 %window_4

]]></Node>
<StgValue><ssdm name="window_4_load"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="and_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:12 %window_5_load = load i8 %window_5

]]></Node>
<StgValue><ssdm name="window_5_load"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="and_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc78.split:13 %tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_3_load, i2 1, i8 %window_4_load, i2 2, i8 %window_5_load, i8 0, i2 %k_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc78.split:14 %tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_6_0125_load, i2 1, i8 %window_7_0126_load, i2 2, i8 %window_8_0127_load, i8 0, i2 %k_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc78.split:15 %select_ln93 = select i1 %and_ln89, i8 %tmp_1, i8 %tmp

]]></Node>
<StgValue><ssdm name="select_ln93"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="and_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:16 %window_9_load_1 = load i8 %window_9

]]></Node>
<StgValue><ssdm name="window_9_load_1"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="and_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:17 %window_10_load_1 = load i8 %window_10

]]></Node>
<StgValue><ssdm name="window_10_load_1"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="and_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:18 %window_11_load_1 = load i8 %window_11

]]></Node>
<StgValue><ssdm name="window_11_load_1"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="and_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc78.split:19 %tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_9_load_1, i2 1, i8 %window_10_load_1, i2 2, i8 %window_11_load_1, i8 0, i2 %k_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc78.split:20 %tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_15_0128_load, i2 1, i8 %window_16_0129_load, i2 2, i8 %window_17_0130_load, i8 0, i2 %k_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc78.split:21 %select_ln93_1 = select i1 %and_ln89, i8 %tmp_4, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln93_1"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="and_ln89" val="0"/>
<literal name="select_ln89_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:22 %window_15_load = load i8 %window_15

]]></Node>
<StgValue><ssdm name="window_15_load"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="and_ln89" val="0"/>
<literal name="select_ln89_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:23 %window_16_load = load i8 %window_16

]]></Node>
<StgValue><ssdm name="window_16_load"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="and_ln89" val="0"/>
<literal name="select_ln89_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8">
<![CDATA[
for.inc78.split:24 %window_17_load = load i8 %window_17

]]></Node>
<StgValue><ssdm name="window_17_load"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="and_ln89" val="0"/>
<literal name="select_ln89_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc78.split:25 %tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_15_load, i2 1, i8 %window_16_load, i2 2, i8 %window_17_load, i8 0, i2 %k_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="and_ln89" val="1"/>
<literal name="select_ln89_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc78.split:26 %tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_24_0131_load, i2 1, i8 %window_25_0132_load, i2 2, i8 %window_26_0133_load, i8 0, i2 %k_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc78.split:27 %select_ln93_2 = select i1 %and_ln89, i8 %tmp_7, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln93_2"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc78.split:28 %window_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %select_ln93, i2 1, i8 %select_ln93_1, i2 2, i8 %select_ln93_2, i8 0, i2 %select_ln89_1

]]></Node>
<StgValue><ssdm name="window_18"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc78.split:29 %switch_ln93 = switch i2 %select_ln89_1, void %arrayidx7725.case.2, i2 0, void %arrayidx7725.case.0, i2 1, void %arrayidx7725.case.1

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx7725.case.1:0 %br_ln93 = br i1 %cond292, void %arrayidx7725.case.1179, void %arrayidx7725.case.0178

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx7725.case.1179:0 %switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2189, i2 0, void %arrayidx7725.case.0187, i2 1, void %arrayidx7725.case.1188

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx7725.case.1188:0 %store_ln93 = store i8 %window_18, i8 %window_10

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.1188:1 %br_ln93 = br void %arrayidx7725.exit186

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx7725.case.0187:0 %store_ln93 = store i8 %window_18, i8 %window_9

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.0187:1 %br_ln93 = br void %arrayidx7725.exit186

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx7725.case.2189:0 %store_ln93 = store i8 %window_18, i8 %window_11

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.2189:1 %br_ln93 = br void %arrayidx7725.exit186

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit186:0 %br_ln93 = br void %arrayidx7725.exit177

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx7725.case.0178:0 %switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2184, i2 0, void %arrayidx7725.case.0182, i2 1, void %arrayidx7725.case.1183

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx7725.case.1183:0 %store_ln93 = store i8 %window_18, i8 %window_7

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.1183:1 %br_ln93 = br void %arrayidx7725.exit181

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx7725.case.0182:0 %store_ln93 = store i8 %window_18, i8 %window_6

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.0182:1 %br_ln93 = br void %arrayidx7725.exit181

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx7725.case.2184:0 %store_ln93 = store i8 %window_18, i8 %window_8

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.2184:1 %br_ln93 = br void %arrayidx7725.exit181

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
<literal name="cond292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit181:0 %br_ln93 = br void %arrayidx7725.exit177

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit177:0 %br_ln93 = br void %arrayidx7725.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx7725.case.0:0 %br_ln93 = br i1 %cond292, void %arrayidx7725.case.1165, void %arrayidx7725.case.0164

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx7725.case.1165:0 %switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2175, i2 0, void %arrayidx7725.case.0173, i2 1, void %arrayidx7725.case.1174

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx7725.case.1174:0 %store_ln93 = store i8 %window_18, i8 %window_4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.1174:1 %br_ln93 = br void %arrayidx7725.exit172

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx7725.case.0173:0 %store_ln93 = store i8 %window_18, i8 %window_3

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.0173:1 %br_ln93 = br void %arrayidx7725.exit172

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx7725.case.2175:0 %store_ln93 = store i8 %window_18, i8 %window_5

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.2175:1 %br_ln93 = br void %arrayidx7725.exit172

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit172:0 %br_ln93 = br void %arrayidx7725.exit163

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx7725.case.0164:0 %switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2170, i2 0, void %arrayidx7725.case.0168, i2 1, void %arrayidx7725.case.1169

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx7725.case.1169:0 %store_ln93 = store i8 %window_18, i8 %window_1

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.1169:1 %br_ln93 = br void %arrayidx7725.exit167

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx7725.case.0168:0 %store_ln93 = store i8 %window_18, i8 %window

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.0168:1 %br_ln93 = br void %arrayidx7725.exit167

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx7725.case.2170:0 %store_ln93 = store i8 %window_18, i8 %window_2

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.2170:1 %br_ln93 = br void %arrayidx7725.exit167

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
<literal name="cond292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit167:0 %br_ln93 = br void %arrayidx7725.exit163

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit163:0 %br_ln93 = br void %arrayidx7725.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx7725.case.2:0 %br_ln93 = br i1 %cond292, void %arrayidx7725.case.1193, void %arrayidx7725.case.0192

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx7725.case.1193:0 %switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2203, i2 0, void %arrayidx7725.case.0201, i2 1, void %arrayidx7725.case.1202

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx7725.case.1202:0 %store_ln93 = store i8 %window_18, i8 %window_16

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.1202:1 %br_ln93 = br void %arrayidx7725.exit200

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx7725.case.0201:0 %store_ln93 = store i8 %window_18, i8 %window_15

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.0201:1 %br_ln93 = br void %arrayidx7725.exit200

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx7725.case.2203:0 %store_ln93 = store i8 %window_18, i8 %window_17

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="0"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.2203:1 %br_ln93 = br void %arrayidx7725.exit200

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit200:0 %br_ln93 = br void %arrayidx7725.exit191

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx7725.case.0192:0 %switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2198, i2 0, void %arrayidx7725.case.0196, i2 1, void %arrayidx7725.case.1197

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx7725.case.1197:0 %store_ln93 = store i8 %window_18, i8 %window_13

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.1197:1 %br_ln93 = br void %arrayidx7725.exit195

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx7725.case.0196:0 %store_ln93 = store i8 %window_18, i8 %window_12

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.0196:1 %br_ln93 = br void %arrayidx7725.exit195

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx7725.case.2198:0 %store_ln93 = store i8 %window_18, i8 %window_14

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="1"/>
<literal name="k_1" val="!0"/>
<literal name="k_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.case.2198:1 %br_ln93 = br void %arrayidx7725.exit195

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
<literal name="cond292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit195:0 %br_ln93 = br void %arrayidx7725.exit191

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
<literal name="select_ln89_1" val="!0"/>
<literal name="select_ln89_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit191:0 %br_ln93 = br void %arrayidx7725.exit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7725.exit:0 %br_ln91 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
for.inc81.loopexit:0 %br_ln90 = br void %VITIS_LOOP_91_7

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="384" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="63" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0">
<![CDATA[
for.inc116.preheader:0 %call_ln58 = call void @filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, i32 %channels_read, i64 %tmp_s, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i63 %bound67, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
for.inc116.preheader:1 %br_ln0 = br void %VITIS_LOOP_119_10.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_119_10.lr.ph:0 %br_ln114 = br void %VITIS_LOOP_119_10

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_119_10:0 %phi_ln114 = phi i32 %add_ln114_4, void %VITIS_LOOP_119_10.split, i32 0, void %VITIS_LOOP_119_10.lr.ph

]]></Node>
<StgValue><ssdm name="phi_ln114"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_119_10:1 %tripcount_iv = phi i32 %add_ln114_3, void %VITIS_LOOP_119_10.split, i32 16, void %VITIS_LOOP_119_10.lr.ph

]]></Node>
<StgValue><ssdm name="tripcount_iv"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_119_10:2 %j_1 = phi i32 %add_ln114, void %VITIS_LOOP_119_10.split, i32 0, void %VITIS_LOOP_119_10.lr.ph

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
VITIS_LOOP_119_10:3 %phi_ln114_1 = phi i63 %add_ln114_2, void %VITIS_LOOP_119_10.split, i63 0, void %VITIS_LOOP_119_10.lr.ph

]]></Node>
<StgValue><ssdm name="phi_ln114_1"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_119_10:4 %indvars_iv5 = phi i64 %add_ln114_1, void %VITIS_LOOP_119_10.split, i64 18446744073709551615, void %VITIS_LOOP_119_10.lr.ph

]]></Node>
<StgValue><ssdm name="indvars_iv5"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="33" op_0_bw="32">
<![CDATA[
VITIS_LOOP_119_10:5 %sext_ln114 = sext i32 %tripcount_iv

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="33" op_0_bw="32">
<![CDATA[
VITIS_LOOP_119_10:6 %zext_ln114 = zext i32 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_119_10:7 %icmp_ln114_1 = icmp_slt  i33 %zext_ln114, i33 %sext_ln75_1

]]></Node>
<StgValue><ssdm name="icmp_ln114_1"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_119_10:8 %br_ln114 = br i1 %icmp_ln114_1, void %VITIS_LOOP_135_12, void %VITIS_LOOP_119_10.split

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:0 %trunc_ln114 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="62" op_0_bw="63">
<![CDATA[
VITIS_LOOP_119_10.split:1 %trunc_ln114_1 = trunc i63 %phi_ln114_1

]]></Node>
<StgValue><ssdm name="trunc_ln114_1"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_119_10.split:2 %icmp_ln114 = icmp_sgt  i33 %zext_ln114, i33 %sext_ln75_1

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
VITIS_LOOP_119_10.split:3 %select_ln114 = select i1 %icmp_ln114, i31 %trunc_ln114, i31 %empty_49

]]></Node>
<StgValue><ssdm name="select_ln114"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_119_10.split:5 %zext_ln114_2 = zext i31 %select_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_119_10.split:6 %icmp_ln114_2 = icmp_sgt  i63 %phi_ln114_1, i63 16

]]></Node>
<StgValue><ssdm name="icmp_ln114_2"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="62" op_0_bw="1" op_1_bw="62" op_2_bw="62">
<![CDATA[
VITIS_LOOP_119_10.split:7 %select_ln114_1 = select i1 %icmp_ln114_2, i62 %trunc_ln114_1, i62 16

]]></Node>
<StgValue><ssdm name="select_ln114_1"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_119_10.split:8 %zext_ln114_3 = zext i62 %select_ln114_1

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:9 %sub_ln114 = sub i64 %indvars_iv5, i64 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="sub_ln114"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:15 %add_ln115 = add i32 %j_1, i32 %phi_mul_load

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:32 %add_ln119 = add i32 %phi_ln114, i32 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:45 %add_ln114 = add i32 %j_1, i32 16

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:46 %add_ln114_1 = add i64 %sext_ln85, i64 %indvars_iv5

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_119_10.split:47 %add_ln114_2 = add i63 %sext_ln85_1, i63 %phi_ln114_1

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:48 %add_ln114_3 = add i32 %tripcount_iv, i32 4294967280

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:49 %add_ln114_4 = add i32 %phi_ln114, i32 4294967280

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_135_12:0 %cmp193 = icmp_slt  i32 %zext_ln87_1, i32 %sub192

]]></Node>
<StgValue><ssdm name="cmp193"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="31">
<![CDATA[
VITIS_LOOP_135_12:1 %indvars_iv_next122_cast = zext i31 %indvars_iv_next122

]]></Node>
<StgValue><ssdm name="indvars_iv_next122_cast"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_135_12:2 %line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %indvars_iv_next122_cast

]]></Node>
<StgValue><ssdm name="line_buffer_addr"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_135_12:3 %line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %indvars_iv_next122_cast

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_135_12:4 %line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %indvars_iv_next122_cast

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_135_12:5 %line_buffer_3_addr = getelementptr i8 %line_buffer_3, i64 0, i64 %indvars_iv_next122_cast

]]></Node>
<StgValue><ssdm name="line_buffer_3_addr"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_135_12:6 %line_buffer_4_addr = getelementptr i8 %line_buffer_4, i64 0, i64 %indvars_iv_next122_cast

]]></Node>
<StgValue><ssdm name="line_buffer_4_addr"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_135_12:7 %line_buffer_5_addr = getelementptr i8 %line_buffer_5, i64 0, i64 %indvars_iv_next122_cast

]]></Node>
<StgValue><ssdm name="line_buffer_5_addr"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_135_12:8 %line_buffer_6_addr = getelementptr i8 %line_buffer_6, i64 0, i64 %indvars_iv_next122_cast

]]></Node>
<StgValue><ssdm name="line_buffer_6_addr"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_135_12:9 %line_buffer_7_addr = getelementptr i8 %line_buffer_7, i64 0, i64 %indvars_iv_next122_cast

]]></Node>
<StgValue><ssdm name="line_buffer_7_addr"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_135_12:10 %line_buffer_8_addr = getelementptr i8 %line_buffer_8, i64 0, i64 %indvars_iv_next122_cast

]]></Node>
<StgValue><ssdm name="line_buffer_8_addr"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:11 %line_buffer_load = load i11 %line_buffer_addr

]]></Node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:12 %line_buffer_1_load = load i11 %line_buffer_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:13 %line_buffer_2_load = load i11 %line_buffer_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:14 %line_buffer_3_load = load i11 %line_buffer_3_addr

]]></Node>
<StgValue><ssdm name="line_buffer_3_load"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:15 %line_buffer_4_load = load i11 %line_buffer_4_addr

]]></Node>
<StgValue><ssdm name="line_buffer_4_load"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:16 %line_buffer_5_load = load i11 %line_buffer_5_addr

]]></Node>
<StgValue><ssdm name="line_buffer_5_load"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:17 %line_buffer_6_load = load i11 %line_buffer_6_addr

]]></Node>
<StgValue><ssdm name="line_buffer_6_load"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:18 %line_buffer_7_load = load i11 %line_buffer_7_addr

]]></Node>
<StgValue><ssdm name="line_buffer_7_load"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:19 %line_buffer_8_load = load i11 %line_buffer_8_addr

]]></Node>
<StgValue><ssdm name="line_buffer_8_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="33" op_0_bw="31">
<![CDATA[
VITIS_LOOP_119_10.split:4 %zext_ln114_1 = zext i31 %select_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:10 %icmp_ln114_3 = icmp_ugt  i64 %sub_ln114, i64 %sext_ln85_2

]]></Node>
<StgValue><ssdm name="icmp_ln114_3"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:11 %select_ln114_2 = select i1 %icmp_ln114_3, i64 %sub_ln114, i64 %sext_ln85_2

]]></Node>
<StgValue><ssdm name="select_ln114_2"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:12 %xor_ln114 = xor i64 %select_ln114_2, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:16 %mul_ln115 = mul i32 %add_ln115, i32 %channels_read

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_119_10.split:31 %add_ln119_2 = add i33 %sext_ln114, i33 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:33 %icmp_ln114_4 = icmp_ugt  i32 %add_ln119, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln114_4"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:34 %select_ln114_3 = select i1 %icmp_ln114_4, i32 %add_ln119, i32 16

]]></Node>
<StgValue><ssdm name="select_ln114_3"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="33" op_0_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:35 %sext_ln119 = sext i32 %select_ln114_3

]]></Node>
<StgValue><ssdm name="sext_ln119"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
VITIS_LOOP_119_10.split:36 %sub_ln119 = sub i33 %add_ln119_2, i33 %sext_ln119

]]></Node>
<StgValue><ssdm name="sub_ln119"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:37 %empty_52 = icmp_ugt  i64 %sub_ln114, i64 %sub_ln85_3_cast

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:38 %umax106 = select i1 %empty_52, i64 %sub_ln114, i64 %sub_ln85_3_cast

]]></Node>
<StgValue><ssdm name="umax106"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:39 %xor_ln119 = xor i64 %umax106, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln119"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:17 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln115, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:18 %sub_ln115 = sub i32 0, i32 %mul_ln115

]]></Node>
<StgValue><ssdm name="sub_ln115"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:19 %tmp_12 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln115, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_119_10.split:20 %sub_ln115_1 = sub i28 0, i28 %tmp_12

]]></Node>
<StgValue><ssdm name="sub_ln115_1"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:21 %tmp_15 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln115, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
VITIS_LOOP_119_10.split:22 %select_ln115 = select i1 %tmp_14, i28 %sub_ln115_1, i28 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
VITIS_LOOP_119_10.split:23 %shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %select_ln115, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:24 %sext_ln116 = sext i32 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:25 %add_ln116 = add i64 %sext_ln116, i64 %input_image_read

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_119_10.split:26 %trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln116, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="455" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_119_10.split:27 %sext_ln116_1 = sext i60 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:28 %gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln116_1

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:29 %axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="458" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:29 %axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="459" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:29 %axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="460" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:29 %axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="461" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:29 %axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="462" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:29 %axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_req"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="33">
<![CDATA[
VITIS_LOOP_119_10.split:40 %sext_ln114_1 = sext i33 %sub_ln119

]]></Node>
<StgValue><ssdm name="sext_ln114_1"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="128" op_0_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:41 %zext_ln114_4 = zext i64 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:42 %zext_ln114_5 = zext i64 %xor_ln119

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
VITIS_LOOP_119_10.split:43 %mul_ln114 = mul i128 %zext_ln114_4, i128 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="467" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:29 %axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_req"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
VITIS_LOOP_119_10.split:43 %mul_ln114 = mul i128 %zext_ln114_4, i128 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="469" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:29 %axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_req"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
VITIS_LOOP_119_10.split:43 %mul_ln114 = mul i128 %zext_ln114_4, i128 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="471" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
VITIS_LOOP_119_10.split:30 %axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem0_addr

]]></Node>
<StgValue><ssdm name="axie4_data"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="128" op_6_bw="31" op_7_bw="31" op_8_bw="32" op_9_bw="1" op_10_bw="128" op_11_bw="0" op_12_bw="0">
<![CDATA[
VITIS_LOOP_119_10.split:44 %call_ln114 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i64 %xor_ln114, i128 %mul_ln114, i31 %trunc_ln114, i31 %empty_49, i32 %channels_read, i1 %cmp155, i128 %axie4_data

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="473" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_119_10.split:13 %speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 268435456, i64 134217728

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln114"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_119_10.split:14 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="128" op_6_bw="31" op_7_bw="31" op_8_bw="32" op_9_bw="1" op_10_bw="128" op_11_bw="0" op_12_bw="0">
<![CDATA[
VITIS_LOOP_119_10.split:44 %call_ln114 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i64 %xor_ln114, i128 %mul_ln114, i31 %trunc_ln114, i31 %empty_49, i32 %channels_read, i1 %cmp155, i128 %axie4_data

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_119_10.split:50 %br_ln114 = br void %VITIS_LOOP_119_10

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="477" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:11 %line_buffer_load = load i11 %line_buffer_addr

]]></Node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:12 %line_buffer_1_load = load i11 %line_buffer_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:13 %line_buffer_2_load = load i11 %line_buffer_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:14 %line_buffer_3_load = load i11 %line_buffer_3_addr

]]></Node>
<StgValue><ssdm name="line_buffer_3_load"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:15 %line_buffer_4_load = load i11 %line_buffer_4_addr

]]></Node>
<StgValue><ssdm name="line_buffer_4_load"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:16 %line_buffer_5_load = load i11 %line_buffer_5_addr

]]></Node>
<StgValue><ssdm name="line_buffer_5_load"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:17 %line_buffer_6_load = load i11 %line_buffer_6_addr

]]></Node>
<StgValue><ssdm name="line_buffer_6_load"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:18 %line_buffer_7_load = load i11 %line_buffer_7_addr

]]></Node>
<StgValue><ssdm name="line_buffer_7_load"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_135_12:19 %line_buffer_8_load = load i11 %line_buffer_8_addr

]]></Node>
<StgValue><ssdm name="line_buffer_8_load"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_135_12:20 %br_ln135 = br void %VITIS_LOOP_136_13

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="487" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
VITIS_LOOP_136_13:0 %i_2 = phi i2 0, void %VITIS_LOOP_135_12, i2 %add_ln135, void %for.inc217.loopexit

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_136_13:1 %icmp_ln135 = icmp_eq  i2 %i_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_136_13:2 %add_ln135 = add i2 %i_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_136_13:3 %br_ln135 = br i1 %icmp_ln135, void %VITIS_LOOP_136_13.split, void %VITIS_LOOP_147_14

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_136_13.split:0 %specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln135"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_136_13.split:1 %speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln135"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_136_13.split:2 %specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_136_13.split:3 %sel_tmp = icmp_eq  i2 %i_2, i2 0

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_136_13.split:4 %sel_tmp1 = icmp_eq  i2 %i_2, i2 1

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_136_13.split:5 %tmp60 = or i1 %sel_tmp, i1 %sel_tmp1

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_136_13.split:6 %sel_tmp11 = icmp_ne  i2 %i_2, i2 0

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_136_13.split:7 %sel_tmp12 = icmp_ne  i2 %i_2, i2 1

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_136_13.split:8 %sel_tmp13 = and i1 %sel_tmp11, i1 %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_136_13.split:9 %br_ln136 = br void %for.body191

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_147_14:0 %line_buffer_3_addr_2 = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="line_buffer_3_addr_2"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_147_14:1 %line_buffer_4_addr_2 = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="line_buffer_4_addr_2"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_147_14:2 %line_buffer_5_addr_2 = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="line_buffer_5_addr_2"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_147_14:3 %line_buffer_3_load_1 = load i11 %line_buffer_3_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_3_load_1"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_147_14:4 %line_buffer_4_load_1 = load i11 %line_buffer_4_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_4_load_1"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_147_14:5 %line_buffer_5_load_1 = load i11 %line_buffer_5_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_5_load_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="507" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
for.body191:0 %k_5 = phi i31 0, void %VITIS_LOOP_136_13.split, i31 %add_ln136, void %for.body191.split_ifconv

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="508" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="31">
<![CDATA[
for.body191:1 %zext_ln136 = zext i31 %k_5

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="509" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body191:2 %icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %channels_read

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="510" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body191:3 %add_ln136 = add i31 %k_5, i31 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body191:4 %br_ln136 = br i1 %icmp_ln136, void %for.inc217.loopexit, void %for.body191.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="512" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8">
<![CDATA[
for.body191.split_ifconv:0 %window_6_0125_load_2 = load i8 %window_6_0125

]]></Node>
<StgValue><ssdm name="window_6_0125_load_2"/></StgValue>
</operation>

<operation id="513" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8">
<![CDATA[
for.body191.split_ifconv:1 %window_7_0126_load_2 = load i8 %window_7_0126

]]></Node>
<StgValue><ssdm name="window_7_0126_load_2"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8">
<![CDATA[
for.body191.split_ifconv:2 %window_8_0127_load_2 = load i8 %window_8_0127

]]></Node>
<StgValue><ssdm name="window_8_0127_load_2"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8">
<![CDATA[
for.body191.split_ifconv:3 %window_15_0128_load_2 = load i8 %window_15_0128

]]></Node>
<StgValue><ssdm name="window_15_0128_load_2"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8">
<![CDATA[
for.body191.split_ifconv:4 %window_16_0129_load_2 = load i8 %window_16_0129

]]></Node>
<StgValue><ssdm name="window_16_0129_load_2"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8">
<![CDATA[
for.body191.split_ifconv:5 %window_17_0130_load_2 = load i8 %window_17_0130

]]></Node>
<StgValue><ssdm name="window_17_0130_load_2"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8">
<![CDATA[
for.body191.split_ifconv:6 %window_24_0131_load_2 = load i8 %window_24_0131

]]></Node>
<StgValue><ssdm name="window_24_0131_load_2"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8">
<![CDATA[
for.body191.split_ifconv:7 %window_25_0132_load_2 = load i8 %window_25_0132

]]></Node>
<StgValue><ssdm name="window_25_0132_load_2"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8">
<![CDATA[
for.body191.split_ifconv:8 %window_26_0133_load_2 = load i8 %window_26_0133

]]></Node>
<StgValue><ssdm name="window_26_0133_load_2"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="31">
<![CDATA[
for.body191.split_ifconv:9 %trunc_ln136 = trunc i31 %k_5

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body191.split_ifconv:10 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
<literal name="cmp193" val="1"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.body191.split_ifconv:11 %tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_load, i2 1, i8 %line_buffer_1_load, i2 2, i8 %line_buffer_2_load, i8 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
<literal name="cmp193" val="1"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.body191.split_ifconv:12 %tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_3_load, i2 1, i8 %line_buffer_4_load, i2 2, i8 %line_buffer_5_load, i8 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
<literal name="cmp193" val="1"/>
<literal name="i_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.body191.split_ifconv:13 %tmp_10 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_6_load, i2 1, i8 %line_buffer_7_load, i2 2, i8 %line_buffer_8_load, i8 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
<literal name="cmp193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.body191.split_ifconv:14 %tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_5, i2 1, i8 %tmp_8, i2 2, i8 %tmp_10, i8 0, i2 %i_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="527" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:15 %storemerge = select i1 %cmp193, i8 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="528" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body191.split_ifconv:16 %sel_tmp2 = icmp_eq  i31 %k_5, i31 0

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="529" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body191.split_ifconv:17 %sel_tmp3 = icmp_eq  i31 %k_5, i31 1

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="530" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:18 %tmp61 = or i1 %sel_tmp2, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="531" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:19 %sel_tmp6 = or i1 %tmp61, i1 %tmp60

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="532" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:20 %storemerge349 = select i1 %sel_tmp6, i8 %window_26_0133_load_2, i8 %storemerge

]]></Node>
<StgValue><ssdm name="storemerge349"/></StgValue>
</operation>

<operation id="533" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:21 %sel_tmp14 = and i1 %sel_tmp13, i1 %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="534" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:22 %storemerge346 = select i1 %sel_tmp14, i8 %storemerge, i8 %window_24_0131_load_2

]]></Node>
<StgValue><ssdm name="storemerge346"/></StgValue>
</operation>

<operation id="535" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:23 %sel_tmp22 = and i1 %sel_tmp13, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="536" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:24 %storemerge343 = select i1 %sel_tmp22, i8 %storemerge, i8 %window_25_0132_load_2

]]></Node>
<StgValue><ssdm name="storemerge343"/></StgValue>
</operation>

<operation id="537" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body191.split_ifconv:25 %sel_tmp27 = icmp_ne  i31 %k_5, i31 0

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="538" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body191.split_ifconv:26 %sel_tmp29 = icmp_ne  i31 %k_5, i31 1

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="539" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:27 %tmp62 = and i1 %sel_tmp27, i1 %sel_tmp29

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="540" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:28 %sel_tmp30 = and i1 %tmp62, i1 %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="541" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:29 %storemerge341 = select i1 %sel_tmp30, i8 %storemerge, i8 %window_8_0127_load_2

]]></Node>
<StgValue><ssdm name="storemerge341"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body191.split_ifconv:30 %empty_53 = or i2 %trunc_ln136, i2 %i_2

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="29" op_0_bw="29" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body191.split_ifconv:31 %tmp_22 = partselect i29 @_ssdm_op_PartSelect.i29.i31.i32.i32, i31 %k_5, i32 2, i32 30

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="31" op_0_bw="31" op_1_bw="29" op_2_bw="2">
<![CDATA[
for.body191.split_ifconv:32 %tmp_23 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %tmp_22, i2 %empty_53

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body191.split_ifconv:33 %empty_54 = icmp_eq  i31 %tmp_23, i31 0

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:34 %storemerge338 = select i1 %empty_54, i8 %storemerge, i8 %window_6_0125_load_2

]]></Node>
<StgValue><ssdm name="storemerge338"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:35 %sel_tmp38 = and i1 %sel_tmp, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:36 %storemerge335 = select i1 %sel_tmp38, i8 %storemerge, i8 %window_7_0126_load_2

]]></Node>
<StgValue><ssdm name="storemerge335"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:37 %sel_tmp46 = and i1 %tmp62, i1 %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:38 %storemerge331 = select i1 %sel_tmp46, i8 %storemerge, i8 %window_17_0130_load_2

]]></Node>
<StgValue><ssdm name="storemerge331"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:39 %sel_tmp50 = and i1 %sel_tmp1, i1 %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp50"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:40 %storemerge328 = select i1 %sel_tmp50, i8 %storemerge, i8 %window_15_0128_load_2

]]></Node>
<StgValue><ssdm name="storemerge328"/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body191.split_ifconv:41 %sel_tmp54 = and i1 %sel_tmp1, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp54"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.split_ifconv:42 %storemerge325 = select i1 %sel_tmp54, i8 %storemerge, i8 %window_16_0129_load_2

]]></Node>
<StgValue><ssdm name="storemerge325"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body191.split_ifconv:43 %store_ln136 = store i8 %storemerge349, i8 %window_26_0133

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body191.split_ifconv:44 %store_ln135 = store i8 %storemerge343, i8 %window_25_0132

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body191.split_ifconv:45 %store_ln135 = store i8 %storemerge346, i8 %window_24_0131

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body191.split_ifconv:46 %store_ln136 = store i8 %storemerge331, i8 %window_17_0130

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body191.split_ifconv:47 %store_ln135 = store i8 %storemerge325, i8 %window_16_0129

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body191.split_ifconv:48 %store_ln135 = store i8 %storemerge328, i8 %window_15_0128

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body191.split_ifconv:49 %store_ln136 = store i8 %storemerge341, i8 %window_8_0127

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body191.split_ifconv:50 %store_ln135 = store i8 %storemerge335, i8 %window_7_0126

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body191.split_ifconv:51 %store_ln136 = store i8 %storemerge338, i8 %window_6_0125

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
for.body191.split_ifconv:52 %br_ln136 = br void %for.body191

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
for.inc217.loopexit:0 %br_ln135 = br void %VITIS_LOOP_136_13

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="566" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_147_14:3 %line_buffer_3_load_1 = load i11 %line_buffer_3_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_3_load_1"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_147_14:4 %line_buffer_4_load_1 = load i11 %line_buffer_4_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_4_load_1"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_147_14:5 %line_buffer_5_load_1 = load i11 %line_buffer_5_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_5_load_1"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_147_14:6 %window_10_load_2 = load i8 %window_10

]]></Node>
<StgValue><ssdm name="window_10_load_2"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_147_14:7 %window_9_load_2 = load i8 %window_9

]]></Node>
<StgValue><ssdm name="window_9_load_2"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_147_14:8 %window_11_load_2 = load i8 %window_11

]]></Node>
<StgValue><ssdm name="window_11_load_2"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
VITIS_LOOP_147_14:9 %call_ln149 = call void @filter_kernel_Pipeline_VITIS_LOOP_147_14, i8 %window_11_load_2, i8 %window_9_load_2, i8 %window_10_load_2, i32 %channels_read, i8 %line_buffer_3_load_1, i8 %line_buffer_4_load_1, i8 %line_buffer_5_load_1, i8 %window_39_loc, i8 %window_38_loc, i8 %window_37_loc

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="573" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
VITIS_LOOP_147_14:9 %call_ln149 = call void @filter_kernel_Pipeline_VITIS_LOOP_147_14, i8 %window_11_load_2, i8 %window_9_load_2, i8 %window_10_load_2, i32 %channels_read, i8 %line_buffer_3_load_1, i8 %line_buffer_4_load_1, i8 %line_buffer_5_load_1, i8 %window_39_loc, i8 %window_38_loc, i8 %window_37_loc

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_147_14:10 %window_21 = load i8 %window_39_loc

]]></Node>
<StgValue><ssdm name="window_21"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_147_14:11 %window_20 = load i8 %window_38_loc

]]></Node>
<StgValue><ssdm name="window_20"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_147_14:12 %window_19 = load i8 %window_37_loc

]]></Node>
<StgValue><ssdm name="window_19"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_147_14:13 %br_ln147 = br i1 %cmp2538, void %for.end236, void %for.end236.loopexit.split

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.end236.loopexit.split:0 %store_ln149 = store i8 %window_19, i8 %window_10

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.end236.loopexit.split:1 %store_ln149 = store i8 %window_20, i8 %window_9

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.end236.loopexit.split:2 %store_ln149 = store i8 %window_21, i8 %window_11

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
for.end236.loopexit.split:3 %br_ln155 = br void %for.end236

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.end236:0 %icmp_ln155 = icmp_ne  i31 %col, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="583" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end236:1 %and_ln155_2 = and i1 %icmp_ln155, i1 %cmp193

]]></Node>
<StgValue><ssdm name="and_ln155_2"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end236:2 %and_ln155_1 = and i1 %and_ln155_2, i1 %and_ln155

]]></Node>
<StgValue><ssdm name="and_ln155_1"/></StgValue>
</operation>

<operation id="585" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end236:3 %br_ln155 = br i1 %and_ln155_1, void %VITIS_LOOP_222_20, void %VITIS_LOOP_160_15

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="586" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_222_20:0 %add_ln216 = add i32 %zext_ln87_1, i32 %phi_mul_load

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:0 %window_6_0125_load_1 = load i8 %window_6_0125

]]></Node>
<StgValue><ssdm name="window_6_0125_load_1"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:1 %window_7_0126_load_1 = load i8 %window_7_0126

]]></Node>
<StgValue><ssdm name="window_7_0126_load_1"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:2 %window_8_0127_load_1 = load i8 %window_8_0127

]]></Node>
<StgValue><ssdm name="window_8_0127_load_1"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:3 %window_15_0128_load_1 = load i8 %window_15_0128

]]></Node>
<StgValue><ssdm name="window_15_0128_load_1"/></StgValue>
</operation>

<operation id="591" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:4 %window_16_0129_load_1 = load i8 %window_16_0129

]]></Node>
<StgValue><ssdm name="window_16_0129_load_1"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:5 %window_17_0130_load_1 = load i8 %window_17_0130

]]></Node>
<StgValue><ssdm name="window_17_0130_load_1"/></StgValue>
</operation>

<operation id="593" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:6 %window_24_0131_load_1 = load i8 %window_24_0131

]]></Node>
<StgValue><ssdm name="window_24_0131_load_1"/></StgValue>
</operation>

<operation id="594" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:7 %window_25_0132_load_1 = load i8 %window_25_0132

]]></Node>
<StgValue><ssdm name="window_25_0132_load_1"/></StgValue>
</operation>

<operation id="595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:8 %window_26_0133_load_1 = load i8 %window_26_0133

]]></Node>
<StgValue><ssdm name="window_26_0133_load_1"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:9 %window_load = load i8 %window

]]></Node>
<StgValue><ssdm name="window_load"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:10 %window_1_load = load i8 %window_1

]]></Node>
<StgValue><ssdm name="window_1_load"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:11 %window_2_load = load i8 %window_2

]]></Node>
<StgValue><ssdm name="window_2_load"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:12 %window_6_load = load i8 %window_6

]]></Node>
<StgValue><ssdm name="window_6_load"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:13 %window_7_load = load i8 %window_7

]]></Node>
<StgValue><ssdm name="window_7_load"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:14 %window_8_load = load i8 %window_8

]]></Node>
<StgValue><ssdm name="window_8_load"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:15 %window_12_load = load i8 %window_12

]]></Node>
<StgValue><ssdm name="window_12_load"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:16 %window_13_load = load i8 %window_13

]]></Node>
<StgValue><ssdm name="window_13_load"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:17 %window_14_load = load i8 %window_14

]]></Node>
<StgValue><ssdm name="window_14_load"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:18 %window_3_load_1 = load i8 %window_3

]]></Node>
<StgValue><ssdm name="window_3_load_1"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:19 %window_4_load_1 = load i8 %window_4

]]></Node>
<StgValue><ssdm name="window_4_load_1"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:20 %window_5_load_1 = load i8 %window_5

]]></Node>
<StgValue><ssdm name="window_5_load_1"/></StgValue>
</operation>

<operation id="608" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_15:21 %window_9_load = load i8 %window_9

]]></Node>
<StgValue><ssdm name="window_9_load"/></StgValue>
</operation>

<operation id="609" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_15:22 %window_10_load = load i8 %window_10

]]></Node>
<StgValue><ssdm name="window_10_load"/></StgValue>
</operation>

<operation id="610" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_15:23 %window_11_load = load i8 %window_11

]]></Node>
<StgValue><ssdm name="window_11_load"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:24 %window_15_load_1 = load i8 %window_15

]]></Node>
<StgValue><ssdm name="window_15_load_1"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:25 %window_16_load_1 = load i8 %window_16

]]></Node>
<StgValue><ssdm name="window_16_load_1"/></StgValue>
</operation>

<operation id="613" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_160_15:26 %window_17_load_1 = load i8 %window_17

]]></Node>
<StgValue><ssdm name="window_17_load_1"/></StgValue>
</operation>

<operation id="614" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="8" op_40_bw="8" op_41_bw="8">
<![CDATA[
VITIS_LOOP_160_15:27 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_160_15, i32 %channels_read, i8 %window_load, i8 %window_1_load, i8 %window_2_load, i8 %window_6_load, i8 %window_7_load, i8 %window_8_load, i8 %window_12_load, i8 %window_13_load, i8 %window_14_load, i8 %window_3_load_1, i8 %window_4_load_1, i8 %window_5_load_1, i8 %window_9_load, i8 %window_10_load, i8 %window_11_load, i8 %window_15_load_1, i8 %window_16_load_1, i8 %window_17_load_1, i8 %window_6_0125_load_1, i8 %window_7_0126_load_1, i8 %window_8_0127_load_1, i8 %window_15_0128_load_1, i8 %window_16_0129_load_1, i8 %window_17_0130_load_1, i8 %window_24_0131_load_1, i8 %window_25_0132_load_1, i8 %window_26_0133_load_1, i32 %mux_case_014216_loc_load, i32 %mux_case_032243_loc_load, i32 %mux_case_097270_loc_load, i32 %mux_case_116225_loc_load, i32 %mux_case_134252_loc_load, i32 %mux_case_199279_loc_load, i32 %mux_case_218234_loc_load, i32 %mux_case_236261_loc_load, i32 %mux_case_2101288_loc_load, i32 %filter_divisor_read, i8 %output_pixel_2_loc, i8 %output_pixel_1_loc, i8 %output_pixel_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="615" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_160_15:31 %add_ln182 = add i32 %zext_ln87_1, i32 %phi_mul_load

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="616" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_222_20:1 %mul_ln216 = mul i32 %add_ln216, i32 %channels_read

]]></Node>
<StgValue><ssdm name="mul_ln216"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_222_20:2 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln216, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="618" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_222_20:6 %tmp_21 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln216, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_222_20:9 %trunc_ln217 = trunc i32 %mul_ln216

]]></Node>
<StgValue><ssdm name="trunc_ln217"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="620" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_222_20:3 %sub_ln216 = sub i32 0, i32 %mul_ln216

]]></Node>
<StgValue><ssdm name="sub_ln216"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_222_20:4 %tmp_20 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln216, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_222_20:5 %sub_ln216_1 = sub i28 0, i28 %tmp_20

]]></Node>
<StgValue><ssdm name="sub_ln216_1"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
VITIS_LOOP_222_20:7 %axie4_idx = select i1 %tmp_19, i28 %sub_ln216_1, i28 %tmp_21

]]></Node>
<StgValue><ssdm name="axie4_idx"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_222_20:10 %zext_ln217 = zext i4 %trunc_ln217

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_222_20:11 %trunc_ln217_1 = trunc i32 %sub_ln216

]]></Node>
<StgValue><ssdm name="trunc_ln217_1"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_222_20:12 %zext_ln217_1 = zext i4 %trunc_ln217_1

]]></Node>
<StgValue><ssdm name="zext_ln217_1"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_222_20:13 %sub_ln217 = sub i5 0, i5 %zext_ln217_1

]]></Node>
<StgValue><ssdm name="sub_ln217"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_222_20:14 %byte_offset = select i1 %tmp_19, i5 %sub_ln217, i5 %zext_ln217

]]></Node>
<StgValue><ssdm name="byte_offset"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
VITIS_LOOP_222_20:17 %shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %axie4_idx, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_222_20:18 %sext_ln219 = sext i32 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_222_20:19 %add_ln219 = add i64 %sext_ln219, i64 %input_image_read

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_222_20:20 %trunc_ln9 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln219, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_222_20:25 %add_ln220 = add i64 %sext_ln219, i64 %output_image_read

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="634" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_222_20:26 %trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln220, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_222_20:21 %sext_ln219_1 = sext i60 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln219_1"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
VITIS_LOOP_222_20:22 %gmem0_addr_1 = getelementptr i128 %gmem0, i64 %sext_ln219_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:23 %input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="input_axie4_data_req"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_222_20:27 %sext_ln220 = sext i60 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln220"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
VITIS_LOOP_222_20:28 %gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln220

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:29 %output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="641" st_id="33" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:23 %input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="input_axie4_data_req"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:29 %output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="643" st_id="34" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:23 %input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="input_axie4_data_req"/></StgValue>
</operation>

<operation id="644" st_id="34" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:29 %output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="645" st_id="35" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:23 %input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="input_axie4_data_req"/></StgValue>
</operation>

<operation id="646" st_id="35" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:29 %output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="647" st_id="36" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:23 %input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="input_axie4_data_req"/></StgValue>
</operation>

<operation id="648" st_id="36" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:29 %output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="649" st_id="37" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:23 %input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="input_axie4_data_req"/></StgValue>
</operation>

<operation id="650" st_id="37" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:29 %output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="651" st_id="38" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:23 %input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="input_axie4_data_req"/></StgValue>
</operation>

<operation id="652" st_id="38" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:29 %output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="653" st_id="39" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:23 %input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="input_axie4_data_req"/></StgValue>
</operation>

<operation id="654" st_id="39" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_222_20:29 %output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="655" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
VITIS_LOOP_222_20:24 %input_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="input_axie4_data"/></StgValue>
</operation>

<operation id="656" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
VITIS_LOOP_222_20:30 %output_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="output_axie4_data"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="657" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_222_20:8 %sext_ln216 = sext i28 %axie4_idx

]]></Node>
<StgValue><ssdm name="sext_ln216"/></StgValue>
</operation>

<operation id="658" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_222_20:15 %sext_ln217 = sext i5 %byte_offset

]]></Node>
<StgValue><ssdm name="sext_ln217"/></StgValue>
</operation>

<operation id="659" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_222_20:16 %sext_ln217_1 = sext i5 %byte_offset

]]></Node>
<StgValue><ssdm name="sext_ln217_1"/></StgValue>
</operation>

<operation id="660" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_222_20:31 %br_ln222 = br i1 %cmp2538, void %for.end407, void %for.body387.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="661" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body387.lr.ph:0 %add_ln222 = add i6 %sext_ln217_1, i6 48

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="662" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="6">
<![CDATA[
for.body387.lr.ph:1 %add_ln222_cast80 = sext i6 %add_ln222

]]></Node>
<StgValue><ssdm name="add_ln222_cast80"/></StgValue>
</operation>

<operation id="663" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="5" op_0_bw="6">
<![CDATA[
for.body387.lr.ph:2 %empty_57 = trunc i6 %add_ln222

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="664" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body387.lr.ph:3 %empty_58 = icmp_ult  i32 %add_ln222_cast80, i32 %sub_ln85

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="665" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.body387.lr.ph:4 %umax = select i1 %empty_58, i5 %trunc_ln85, i5 %empty_57

]]></Node>
<StgValue><ssdm name="umax"/></StgValue>
</operation>

<operation id="666" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body387.lr.ph:5 %sub_ln222 = sub i5 0, i5 %umax

]]></Node>
<StgValue><ssdm name="sub_ln222"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="667" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="128" op_3_bw="128" op_4_bw="5" op_5_bw="128">
<![CDATA[
for.body387.lr.ph:6 %call_ln217 = call void @filter_kernel_Pipeline_VITIS_LOOP_222_20, i5 %byte_offset, i128 %output_axie4_data, i128 %input_axie4_data, i5 %sub_ln222, i128 %output_axie4_data_2_loc

]]></Node>
<StgValue><ssdm name="call_ln217"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="668" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="128" op_3_bw="128" op_4_bw="5" op_5_bw="128">
<![CDATA[
for.body387.lr.ph:6 %call_ln217 = call void @filter_kernel_Pipeline_VITIS_LOOP_222_20, i5 %byte_offset, i128 %output_axie4_data, i128 %input_axie4_data, i5 %sub_ln222, i128 %output_axie4_data_2_loc

]]></Node>
<StgValue><ssdm name="call_ln217"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="669" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.body387.lr.ph:7 %output_axie4_data_2_loc_load = load i128 %output_axie4_data_2_loc

]]></Node>
<StgValue><ssdm name="output_axie4_data_2_loc_load"/></StgValue>
</operation>

<operation id="670" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
for.body387.lr.ph:8 %br_ln0 = br void %for.end407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="671" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end407:1 %gmem1_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_addr_req"/></StgValue>
</operation>

<operation id="672" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end407:4 %add_ln232 = add i32 %sext_ln217, i32 %channels_read

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="673" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="31" op_0_bw="32">
<![CDATA[
for.end407:5 %trunc_ln232 = trunc i32 %add_ln232

]]></Node>
<StgValue><ssdm name="trunc_ln232"/></StgValue>
</operation>

<operation id="674" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end407:6 %icmp_ln232 = icmp_sgt  i32 %add_ln232, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="675" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.end407:0 %output_axie4_data_0_lcssa = phi i128 %output_axie4_data, void %VITIS_LOOP_222_20, i128 %output_axie4_data_2_loc_load, void %for.body387.lr.ph

]]></Node>
<StgValue><ssdm name="output_axie4_data_0_lcssa"/></StgValue>
</operation>

<operation id="676" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.end407:2 %write_ln230 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem1_addr, i128 %output_axie4_data_0_lcssa, i16 65535

]]></Node>
<StgValue><ssdm name="write_ln230"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="677" st_id="46" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end407:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="678" st_id="47" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end407:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="679" st_id="48" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end407:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="680" st_id="49" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end407:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="681" st_id="50" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end407:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>

<operation id="682" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end407:7 %br_ln232 = br i1 %icmp_ln232, void %if.end448, void %for.inc441.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="683" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc441.lr.ph:1 %add_ln234 = add i29 %sext_ln216, i29 1

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="684" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="33" op_0_bw="33" op_1_bw="29" op_2_bw="4">
<![CDATA[
for.inc441.lr.ph:2 %shl_ln7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %add_ln234, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="685" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="33">
<![CDATA[
for.inc441.lr.ph:3 %sext_ln234 = sext i33 %shl_ln7

]]></Node>
<StgValue><ssdm name="sext_ln234"/></StgValue>
</operation>

<operation id="686" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc441.lr.ph:4 %add_ln234_1 = add i64 %sext_ln234, i64 %input_image_read

]]></Node>
<StgValue><ssdm name="add_ln234_1"/></StgValue>
</operation>

<operation id="687" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc441.lr.ph:5 %trunc_ln4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln234_1, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="688" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc441.lr.ph:10 %add_ln235 = add i64 %sext_ln234, i64 %output_image_read

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="689" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc441.lr.ph:11 %trunc_ln5 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln235, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="690" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="60">
<![CDATA[
for.inc441.lr.ph:6 %sext_ln234_1 = sext i60 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln234_1"/></StgValue>
</operation>

<operation id="691" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
for.inc441.lr.ph:7 %gmem0_addr_2 = getelementptr i128 %gmem0, i64 %sext_ln234_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>

<operation id="692" st_id="51" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc441.lr.ph:8 %next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_input_axie4_data_req"/></StgValue>
</operation>

<operation id="693" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="60">
<![CDATA[
for.inc441.lr.ph:12 %sext_ln235 = sext i60 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln235"/></StgValue>
</operation>

<operation id="694" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
for.inc441.lr.ph:13 %gmem1_addr_2 = getelementptr i128 %gmem1, i64 %sext_ln235

]]></Node>
<StgValue><ssdm name="gmem1_addr_2"/></StgValue>
</operation>

<operation id="695" st_id="51" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc441.lr.ph:14 %next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="696" st_id="52" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc441.lr.ph:8 %next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_input_axie4_data_req"/></StgValue>
</operation>

<operation id="697" st_id="52" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc441.lr.ph:14 %next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="698" st_id="53" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc441.lr.ph:8 %next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_input_axie4_data_req"/></StgValue>
</operation>

<operation id="699" st_id="53" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc441.lr.ph:14 %next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="700" st_id="54" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc441.lr.ph:8 %next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_input_axie4_data_req"/></StgValue>
</operation>

<operation id="701" st_id="54" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc441.lr.ph:14 %next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="702" st_id="55" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc441.lr.ph:8 %next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_input_axie4_data_req"/></StgValue>
</operation>

<operation id="703" st_id="55" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc441.lr.ph:14 %next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="704" st_id="56" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc441.lr.ph:8 %next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_input_axie4_data_req"/></StgValue>
</operation>

<operation id="705" st_id="56" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc441.lr.ph:14 %next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="706" st_id="57" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc441.lr.ph:8 %next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_input_axie4_data_req"/></StgValue>
</operation>

<operation id="707" st_id="57" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc441.lr.ph:14 %next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="708" st_id="58" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc441.lr.ph:8 %next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_input_axie4_data_req"/></StgValue>
</operation>

<operation id="709" st_id="58" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc441.lr.ph:14 %next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="710" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc441.lr.ph:9 %next_input_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="next_input_axie4_data"/></StgValue>
</operation>

<operation id="711" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc441.lr.ph:15 %next_output_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem1_addr_2

]]></Node>
<StgValue><ssdm name="next_output_axie4_data"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="712" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc441.lr.ph:0 %remaining_channels = add i31 %trunc_ln232, i31 2147483632

]]></Node>
<StgValue><ssdm name="remaining_channels"/></StgValue>
</operation>

<operation id="713" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="31" op_3_bw="128" op_4_bw="128">
<![CDATA[
for.inc441.lr.ph:16 %call_ln235 = call void @filter_kernel_Pipeline_VITIS_LOOP_237_21, i128 %next_output_axie4_data, i31 %remaining_channels, i128 %next_input_axie4_data, i128 %next_output_axie4_data_1_loc

]]></Node>
<StgValue><ssdm name="call_ln235"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="714" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="31" op_3_bw="128" op_4_bw="128">
<![CDATA[
for.inc441.lr.ph:16 %call_ln235 = call void @filter_kernel_Pipeline_VITIS_LOOP_237_21, i128 %next_output_axie4_data, i31 %remaining_channels, i128 %next_input_axie4_data, i128 %next_output_axie4_data_1_loc

]]></Node>
<StgValue><ssdm name="call_ln235"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="715" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc441.lr.ph:18 %gmem1_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_addr_2_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="716" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc441.lr.ph:17 %next_output_axie4_data_1_loc_load = load i128 %next_output_axie4_data_1_loc

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_1_loc_load"/></StgValue>
</operation>

<operation id="717" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc441.lr.ph:19 %write_ln245 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem1_addr_2, i128 %next_output_axie4_data_1_loc_load, i16 65535

]]></Node>
<StgValue><ssdm name="write_ln245"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="718" st_id="64" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc441.lr.ph:20 %gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2

]]></Node>
<StgValue><ssdm name="gmem1_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="719" st_id="65" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc441.lr.ph:20 %gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2

]]></Node>
<StgValue><ssdm name="gmem1_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="720" st_id="66" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc441.lr.ph:20 %gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2

]]></Node>
<StgValue><ssdm name="gmem1_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="721" st_id="67" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc441.lr.ph:20 %gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2

]]></Node>
<StgValue><ssdm name="gmem1_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="722" st_id="68" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="0"/>
<literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc441.lr.ph:20 %gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2

]]></Node>
<StgValue><ssdm name="gmem1_addr_2_resp"/></StgValue>
</operation>

<operation id="723" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="0"/>
<literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
for.inc441.lr.ph:21 %br_ln246 = br void %if.end448

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="724" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
if.end448:0 %br_ln0 = br void %for.inc450

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="725" st_id="68" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc355.lr.ph:15 %gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>

<operation id="726" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
for.inc355.lr.ph:16 %br_ln213 = br void %if.end361

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="727" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln155_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
if.end361:0 %br_ln214 = br void %for.inc450

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="728" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
for.inc450:0 %br_ln87 = br void %VITIS_LOOP_89_5

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="729" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="8" op_40_bw="8" op_41_bw="8">
<![CDATA[
VITIS_LOOP_160_15:27 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_160_15, i32 %channels_read, i8 %window_load, i8 %window_1_load, i8 %window_2_load, i8 %window_6_load, i8 %window_7_load, i8 %window_8_load, i8 %window_12_load, i8 %window_13_load, i8 %window_14_load, i8 %window_3_load_1, i8 %window_4_load_1, i8 %window_5_load_1, i8 %window_9_load, i8 %window_10_load, i8 %window_11_load, i8 %window_15_load_1, i8 %window_16_load_1, i8 %window_17_load_1, i8 %window_6_0125_load_1, i8 %window_7_0126_load_1, i8 %window_8_0127_load_1, i8 %window_15_0128_load_1, i8 %window_16_0129_load_1, i8 %window_17_0130_load_1, i8 %window_24_0131_load_1, i8 %window_25_0132_load_1, i8 %window_26_0133_load_1, i32 %mux_case_014216_loc_load, i32 %mux_case_032243_loc_load, i32 %mux_case_097270_loc_load, i32 %mux_case_116225_loc_load, i32 %mux_case_134252_loc_load, i32 %mux_case_199279_loc_load, i32 %mux_case_218234_loc_load, i32 %mux_case_236261_loc_load, i32 %mux_case_2101288_loc_load, i32 %filter_divisor_read, i8 %output_pixel_2_loc, i8 %output_pixel_1_loc, i8 %output_pixel_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="730" st_id="69" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_160_15:32 %mul_ln182 = mul i32 %add_ln182, i32 %channels_read

]]></Node>
<StgValue><ssdm name="mul_ln182"/></StgValue>
</operation>

<operation id="731" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_160_15:33 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln182, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="732" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_160_15:37 %tmp_18 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln182, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="733" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_160_15:40 %trunc_ln183 = trunc i32 %mul_ln182

]]></Node>
<StgValue><ssdm name="trunc_ln183"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="734" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_160_15:34 %sub_ln182 = sub i32 0, i32 %mul_ln182

]]></Node>
<StgValue><ssdm name="sub_ln182"/></StgValue>
</operation>

<operation id="735" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_160_15:35 %tmp_17 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln182, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="736" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_160_15:36 %sub_ln182_1 = sub i28 0, i28 %tmp_17

]]></Node>
<StgValue><ssdm name="sub_ln182_1"/></StgValue>
</operation>

<operation id="737" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
VITIS_LOOP_160_15:38 %axie4_idx_1 = select i1 %tmp_16, i28 %sub_ln182_1, i28 %tmp_18

]]></Node>
<StgValue><ssdm name="axie4_idx_1"/></StgValue>
</operation>

<operation id="738" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_160_15:41 %zext_ln183 = zext i4 %trunc_ln183

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="739" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_160_15:42 %trunc_ln183_1 = trunc i32 %sub_ln182

]]></Node>
<StgValue><ssdm name="trunc_ln183_1"/></StgValue>
</operation>

<operation id="740" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_160_15:43 %zext_ln183_1 = zext i4 %trunc_ln183_1

]]></Node>
<StgValue><ssdm name="zext_ln183_1"/></StgValue>
</operation>

<operation id="741" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_160_15:44 %sub_ln183 = sub i5 0, i5 %zext_ln183_1

]]></Node>
<StgValue><ssdm name="sub_ln183"/></StgValue>
</operation>

<operation id="742" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_160_15:45 %byte_offset_1 = select i1 %tmp_16, i5 %sub_ln183, i5 %zext_ln183

]]></Node>
<StgValue><ssdm name="byte_offset_1"/></StgValue>
</operation>

<operation id="743" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
VITIS_LOOP_160_15:47 %shl_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %axie4_idx_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="744" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_160_15:48 %sext_ln186 = sext i32 %shl_ln4

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="745" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_160_15:49 %add_ln186 = add i64 %sext_ln186, i64 %output_image_read

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="746" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_160_15:50 %trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln186, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="747" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_160_15:51 %sext_ln186_1 = sext i60 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln186_1"/></StgValue>
</operation>

<operation id="748" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
VITIS_LOOP_160_15:52 %gmem1_addr_1 = getelementptr i128 %gmem1, i64 %sext_ln186_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1"/></StgValue>
</operation>

<operation id="749" st_id="71" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_15:53 %axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_1_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="750" st_id="72" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_15:53 %axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_1_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="751" st_id="73" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_15:53 %axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_1_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="752" st_id="74" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_15:53 %axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_1_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="753" st_id="75" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_15:53 %axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_1_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="754" st_id="76" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_15:53 %axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_1_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="755" st_id="77" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_15:53 %axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_1_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="756" st_id="78" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
VITIS_LOOP_160_15:53 %axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="axie4_data_1_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="757" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
VITIS_LOOP_160_15:54 %axie4_data_4 = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="axie4_data_4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="758" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_15:28 %output_pixel_2_loc_load = load i8 %output_pixel_2_loc

]]></Node>
<StgValue><ssdm name="output_pixel_2_loc_load"/></StgValue>
</operation>

<operation id="759" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_15:29 %output_pixel_1_loc_load = load i8 %output_pixel_1_loc

]]></Node>
<StgValue><ssdm name="output_pixel_1_loc_load"/></StgValue>
</operation>

<operation id="760" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_160_15:30 %output_pixel_loc_load = load i8 %output_pixel_loc

]]></Node>
<StgValue><ssdm name="output_pixel_loc_load"/></StgValue>
</operation>

<operation id="761" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_160_15:39 %sext_ln182 = sext i28 %axie4_idx_1

]]></Node>
<StgValue><ssdm name="sext_ln182"/></StgValue>
</operation>

<operation id="762" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_160_15:46 %sext_ln183 = sext i5 %byte_offset_1

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="763" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_160_15:55 %br_ln188 = br i1 %cmp2538, void %for.end326, void %for.body311.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="764" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="5">
<![CDATA[
for.body311.lr.ph:0 %sext_ln188 = sext i5 %byte_offset_1

]]></Node>
<StgValue><ssdm name="sext_ln188"/></StgValue>
</operation>

<operation id="765" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body311.lr.ph:1 %add_ln188 = add i6 %sext_ln188, i6 48

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="766" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="5" op_0_bw="6">
<![CDATA[
for.body311.lr.ph:2 %empty_55 = trunc i6 %add_ln188

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="767" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="33" op_0_bw="6">
<![CDATA[
for.body311.lr.ph:3 %add_ln188_cast = sext i6 %add_ln188

]]></Node>
<StgValue><ssdm name="add_ln188_cast"/></StgValue>
</operation>

<operation id="768" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body311.lr.ph:4 %empty_56 = icmp_ult  i33 %add_ln188_cast, i33 %sub_ln85_1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="769" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.body311.lr.ph:5 %umax1 = select i1 %empty_56, i5 %trunc_ln85_1, i5 %empty_55

]]></Node>
<StgValue><ssdm name="umax1"/></StgValue>
</operation>

<operation id="770" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body311.lr.ph:6 %sub_ln188 = sub i5 0, i5 %umax1

]]></Node>
<StgValue><ssdm name="sub_ln188"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="771" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="128" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5" op_7_bw="128">
<![CDATA[
for.body311.lr.ph:7 %call_ln183 = call void @filter_kernel_Pipeline_VITIS_LOOP_188_18, i5 %byte_offset_1, i128 %axie4_data_4, i8 %output_pixel_loc_load, i8 %output_pixel_1_loc_load, i8 %output_pixel_2_loc_load, i5 %sub_ln188, i128 %axie4_data_3_loc

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="772" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="128" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="5" op_7_bw="128">
<![CDATA[
for.body311.lr.ph:7 %call_ln183 = call void @filter_kernel_Pipeline_VITIS_LOOP_188_18, i5 %byte_offset_1, i128 %axie4_data_4, i8 %output_pixel_loc_load, i8 %output_pixel_1_loc_load, i8 %output_pixel_2_loc_load, i5 %sub_ln188, i128 %axie4_data_3_loc

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="773" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.body311.lr.ph:8 %axie4_data_3_loc_load = load i128 %axie4_data_3_loc

]]></Node>
<StgValue><ssdm name="axie4_data_3_loc_load"/></StgValue>
</operation>

<operation id="774" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
for.body311.lr.ph:9 %br_ln0 = br void %for.end326

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="775" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end326:1 %gmem1_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_req"/></StgValue>
</operation>

<operation id="776" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end326:4 %add_ln200 = add i32 %sext_ln183, i32 %channels_read

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="777" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="31" op_0_bw="32">
<![CDATA[
for.end326:5 %trunc_ln200 = trunc i32 %add_ln200

]]></Node>
<StgValue><ssdm name="trunc_ln200"/></StgValue>
</operation>

<operation id="778" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end326:6 %icmp_ln200 = icmp_sgt  i32 %add_ln200, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="779" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.end326:0 %axie4_data300_0_lcssa = phi i128 %axie4_data_4, void %VITIS_LOOP_160_15, i128 %axie4_data_3_loc_load, void %for.body311.lr.ph

]]></Node>
<StgValue><ssdm name="axie4_data300_0_lcssa"/></StgValue>
</operation>

<operation id="780" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.end326:2 %write_ln197 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem1_addr_1, i128 %axie4_data300_0_lcssa, i16 65535

]]></Node>
<StgValue><ssdm name="write_ln197"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="781" st_id="85" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end326:3 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="782" st_id="86" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end326:3 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="783" st_id="87" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end326:3 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="784" st_id="88" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end326:3 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="785" st_id="89" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end326:3 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>

<operation id="786" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end326:7 %br_ln200 = br i1 %icmp_ln200, void %if.end361, void %for.inc355.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="787" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc355.lr.ph:1 %add_ln202 = add i29 %sext_ln182, i29 1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="788" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="33" op_0_bw="33" op_1_bw="29" op_2_bw="4">
<![CDATA[
for.inc355.lr.ph:2 %shl_ln8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %add_ln202, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="789" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="33">
<![CDATA[
for.inc355.lr.ph:3 %sext_ln202 = sext i33 %shl_ln8

]]></Node>
<StgValue><ssdm name="sext_ln202"/></StgValue>
</operation>

<operation id="790" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc355.lr.ph:4 %add_ln202_1 = add i64 %sext_ln202, i64 %output_image_read

]]></Node>
<StgValue><ssdm name="add_ln202_1"/></StgValue>
</operation>

<operation id="791" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc355.lr.ph:5 %trunc_ln2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln202_1, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="792" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="60">
<![CDATA[
for.inc355.lr.ph:6 %sext_ln202_1 = sext i60 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln202_1"/></StgValue>
</operation>

<operation id="793" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
for.inc355.lr.ph:7 %gmem1_addr_3 = getelementptr i128 %gmem1, i64 %sext_ln202_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_3"/></StgValue>
</operation>

<operation id="794" st_id="90" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc355.lr.ph:8 %next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="next_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="795" st_id="91" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc355.lr.ph:8 %next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="next_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="796" st_id="92" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc355.lr.ph:8 %next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="next_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="797" st_id="93" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc355.lr.ph:8 %next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="next_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="798" st_id="94" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc355.lr.ph:8 %next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="next_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="799" st_id="95" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc355.lr.ph:8 %next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="next_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="800" st_id="96" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc355.lr.ph:8 %next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="next_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="801" st_id="97" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc355.lr.ph:8 %next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="next_axie4_data_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="802" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc355.lr.ph:9 %next_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem1_addr_3

]]></Node>
<StgValue><ssdm name="next_axie4_data"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="803" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc355.lr.ph:0 %remaining_channels_1 = add i31 %trunc_ln200, i31 2147483632

]]></Node>
<StgValue><ssdm name="remaining_channels_1"/></StgValue>
</operation>

<operation id="804" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc355.lr.ph:10 %sub342 = sub i5 16, i5 %byte_offset_1

]]></Node>
<StgValue><ssdm name="sub342"/></StgValue>
</operation>

<operation id="805" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="31" op_3_bw="5" op_4_bw="8" op_5_bw="8" op_6_bw="128">
<![CDATA[
for.inc355.lr.ph:11 %call_ln202 = call void @filter_kernel_Pipeline_VITIS_LOOP_204_19, i128 %next_axie4_data, i31 %remaining_channels_1, i5 %sub342, i8 %output_pixel_2_loc_load, i8 %output_pixel_1_loc_load, i128 %next_axie4_data_1_loc

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="806" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="31" op_3_bw="5" op_4_bw="8" op_5_bw="8" op_6_bw="128">
<![CDATA[
for.inc355.lr.ph:11 %call_ln202 = call void @filter_kernel_Pipeline_VITIS_LOOP_204_19, i128 %next_axie4_data, i31 %remaining_channels_1, i5 %sub342, i8 %output_pixel_2_loc_load, i8 %output_pixel_1_loc_load, i128 %next_axie4_data_1_loc

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="807" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc355.lr.ph:13 %gmem1_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_req"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="808" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc355.lr.ph:12 %next_axie4_data_1_loc_load = load i128 %next_axie4_data_1_loc

]]></Node>
<StgValue><ssdm name="next_axie4_data_1_loc_load"/></StgValue>
</operation>

<operation id="809" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc355.lr.ph:14 %write_ln212 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem1_addr_3, i128 %next_axie4_data_1_loc_load, i16 65535

]]></Node>
<StgValue><ssdm name="write_ln212"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="810" st_id="103" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc355.lr.ph:15 %gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="811" st_id="104" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc355.lr.ph:15 %gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="812" st_id="105" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc355.lr.ph:15 %gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="813" st_id="106" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc355.lr.ph:15 %gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
