Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec  9 09:47:26 2017
| Host         : DESKTOP-IAD9RP7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOPFULLFPGA_control_sets_placed.rpt
| Design       : TOPFULLFPGA
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           27 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------+----------------------+------------------+----------------+
|       Clock Signal       |         Enable Signal        |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------------+------------------------------+----------------------+------------------+----------------+
|  debounced_button_BUFG   |                              | T1/cu1/Q[1]          |                2 |              3 |
|  debounced_button_BUFG   |                              | rst_IBUF             |                1 |              4 |
|  debounced_button_BUFG   | T1/cu1/Q[2]                  | T1/cu1/Q[1]          |                1 |              4 |
|  debounced_button_BUFG   | T1/cu1/Q[3]                  | T1/cu1/Q[1]          |                1 |              4 |
|  debounced_button_BUFG   | T1/DP1/div/CU1/E[0]          | T1/DP1/div/CU1/AR[0] |                1 |              4 |
|  debounced_button_BUFG   | T1/DP1/div/CU1/Q_reg[0]_0[0] | T1/DP1/div/CU1/AR[0] |                2 |              4 |
|  debounced_button_BUFG   | T1/DP1/div/CU1/Q_reg[3][0]   | T1/DP1/div/CU1/AR[0] |                2 |              4 |
|  debounced_button_BUFG   | T1/DP1/div/CU1/Q_reg[0][0]   | T1/DP1/div/CU1/AR[0] |                4 |              5 |
|  debounced_button_BUFG   | T1/cu1/Q[8]                  | T1/cu1/Q[1]          |                6 |             11 |
|  T1/DP1/alu/cu1/sel1_n_0 |                              |                      |                4 |             11 |
|  debounced_button_BUFG   | T1/DP1/alu/cu1/we            |                      |                2 |             16 |
|  T1/cu1/ctrl             |                              |                      |                6 |             17 |
|  CLK/clk                 |                              |                      |                9 |             20 |
|  debounced_button_BUFG   |                              |                      |                8 |             32 |
|  clk100MHz_IBUF_BUFG     |                              | rst_IBUF             |               10 |             33 |
+--------------------------+------------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     6 |
| 5      |                     1 |
| 11     |                     2 |
| 16+    |                     5 |
+--------+-----------------------+


