
STM32_NN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f7a8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011c64  0800f960  0800f960  00010960  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080215c4  080215c4  00023c3c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080215c4  080215c4  000225c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080215cc  080215cc  00023c3c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080215cc  080215cc  000225cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080215d0  080215d0  000225d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000c3c  20000000  080215d4  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00023c3c  2**0
                  CONTENTS
 10 .bss          0000d458  20000c40  20000c40  00023c40  2**3
                  ALLOC
 11 ._user_heap_stack 00001000  2000e098  2000e098  00023c40  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00023c3c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000218e6  00000000  00000000  00023c6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000049ba  00000000  00000000  00045552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d70  00000000  00000000  00049f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016ce  00000000  00000000  0004bc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b015  00000000  00000000  0004d34e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022b02  00000000  00000000  00078363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fb773  00000000  00000000  0009ae65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  001965d8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008ea0  00000000  00000000  00196660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0019f500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000c40 	.word	0x20000c40
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f940 	.word	0x0800f940

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000c44 	.word	0x20000c44
 80001ec:	0800f940 	.word	0x0800f940

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000ef8:	f000 fbc4 	bl	8001684 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8000efc:	20ca      	movs	r0, #202	@ 0xca
 8000efe:	f000 f95d 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8000f02:	20c3      	movs	r0, #195	@ 0xc3
 8000f04:	f000 f967 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8000f08:	2008      	movs	r0, #8
 8000f0a:	f000 f964 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8000f0e:	2050      	movs	r0, #80	@ 0x50
 8000f10:	f000 f961 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8000f14:	20cf      	movs	r0, #207	@ 0xcf
 8000f16:	f000 f951 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f000 f95b 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8000f20:	20c1      	movs	r0, #193	@ 0xc1
 8000f22:	f000 f958 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8000f26:	2030      	movs	r0, #48	@ 0x30
 8000f28:	f000 f955 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8000f2c:	20ed      	movs	r0, #237	@ 0xed
 8000f2e:	f000 f945 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8000f32:	2064      	movs	r0, #100	@ 0x64
 8000f34:	f000 f94f 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8000f38:	2003      	movs	r0, #3
 8000f3a:	f000 f94c 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8000f3e:	2012      	movs	r0, #18
 8000f40:	f000 f949 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8000f44:	2081      	movs	r0, #129	@ 0x81
 8000f46:	f000 f946 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8000f4a:	20e8      	movs	r0, #232	@ 0xe8
 8000f4c:	f000 f936 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8000f50:	2085      	movs	r0, #133	@ 0x85
 8000f52:	f000 f940 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f93d 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8000f5c:	2078      	movs	r0, #120	@ 0x78
 8000f5e:	f000 f93a 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8000f62:	20cb      	movs	r0, #203	@ 0xcb
 8000f64:	f000 f92a 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8000f68:	2039      	movs	r0, #57	@ 0x39
 8000f6a:	f000 f934 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8000f6e:	202c      	movs	r0, #44	@ 0x2c
 8000f70:	f000 f931 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000f74:	2000      	movs	r0, #0
 8000f76:	f000 f92e 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8000f7a:	2034      	movs	r0, #52	@ 0x34
 8000f7c:	f000 f92b 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8000f80:	2002      	movs	r0, #2
 8000f82:	f000 f928 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8000f86:	20f7      	movs	r0, #247	@ 0xf7
 8000f88:	f000 f918 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8000f8c:	2020      	movs	r0, #32
 8000f8e:	f000 f922 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8000f92:	20ea      	movs	r0, #234	@ 0xea
 8000f94:	f000 f912 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f000 f91c 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000f9e:	2000      	movs	r0, #0
 8000fa0:	f000 f919 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8000fa4:	20b1      	movs	r0, #177	@ 0xb1
 8000fa6:	f000 f909 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000faa:	2000      	movs	r0, #0
 8000fac:	f000 f913 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8000fb0:	201b      	movs	r0, #27
 8000fb2:	f000 f910 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8000fb6:	20b6      	movs	r0, #182	@ 0xb6
 8000fb8:	f000 f900 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8000fbc:	200a      	movs	r0, #10
 8000fbe:	f000 f90a 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8000fc2:	20a2      	movs	r0, #162	@ 0xa2
 8000fc4:	f000 f907 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8000fc8:	20c0      	movs	r0, #192	@ 0xc0
 8000fca:	f000 f8f7 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8000fce:	2010      	movs	r0, #16
 8000fd0:	f000 f901 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8000fd4:	20c1      	movs	r0, #193	@ 0xc1
 8000fd6:	f000 f8f1 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8000fda:	2010      	movs	r0, #16
 8000fdc:	f000 f8fb 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8000fe0:	20c5      	movs	r0, #197	@ 0xc5
 8000fe2:	f000 f8eb 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8000fe6:	2045      	movs	r0, #69	@ 0x45
 8000fe8:	f000 f8f5 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8000fec:	2015      	movs	r0, #21
 8000fee:	f000 f8f2 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8000ff2:	20c7      	movs	r0, #199	@ 0xc7
 8000ff4:	f000 f8e2 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8000ff8:	2090      	movs	r0, #144	@ 0x90
 8000ffa:	f000 f8ec 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8000ffe:	2036      	movs	r0, #54	@ 0x36
 8001000:	f000 f8dc 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001004:	20c8      	movs	r0, #200	@ 0xc8
 8001006:	f000 f8e6 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 800100a:	20f2      	movs	r0, #242	@ 0xf2
 800100c:	f000 f8d6 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001010:	2000      	movs	r0, #0
 8001012:	f000 f8e0 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001016:	20b0      	movs	r0, #176	@ 0xb0
 8001018:	f000 f8d0 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800101c:	20c2      	movs	r0, #194	@ 0xc2
 800101e:	f000 f8da 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001022:	20b6      	movs	r0, #182	@ 0xb6
 8001024:	f000 f8ca 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001028:	200a      	movs	r0, #10
 800102a:	f000 f8d4 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 800102e:	20a7      	movs	r0, #167	@ 0xa7
 8001030:	f000 f8d1 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001034:	2027      	movs	r0, #39	@ 0x27
 8001036:	f000 f8ce 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800103a:	2004      	movs	r0, #4
 800103c:	f000 f8cb 	bl	80011d6 <ili9341_WriteData>

  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001040:	202a      	movs	r0, #42	@ 0x2a
 8001042:	f000 f8bb 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001046:	2000      	movs	r0, #0
 8001048:	f000 f8c5 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800104c:	2000      	movs	r0, #0
 800104e:	f000 f8c2 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001052:	2000      	movs	r0, #0
 8001054:	f000 f8bf 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001058:	20ef      	movs	r0, #239	@ 0xef
 800105a:	f000 f8bc 	bl	80011d6 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 800105e:	202b      	movs	r0, #43	@ 0x2b
 8001060:	f000 f8ac 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001064:	2000      	movs	r0, #0
 8001066:	f000 f8b6 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800106a:	2000      	movs	r0, #0
 800106c:	f000 f8b3 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001070:	2001      	movs	r0, #1
 8001072:	f000 f8b0 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001076:	203f      	movs	r0, #63	@ 0x3f
 8001078:	f000 f8ad 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 800107c:	20f6      	movs	r0, #246	@ 0xf6
 800107e:	f000 f89d 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001082:	2001      	movs	r0, #1
 8001084:	f000 f8a7 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001088:	2000      	movs	r0, #0
 800108a:	f000 f8a4 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 800108e:	2006      	movs	r0, #6
 8001090:	f000 f8a1 	bl	80011d6 <ili9341_WriteData>

  ili9341_WriteReg(LCD_GRAM);
 8001094:	202c      	movs	r0, #44	@ 0x2c
 8001096:	f000 f891 	bl	80011bc <ili9341_WriteReg>
  LCD_Delay(200);
 800109a:	20c8      	movs	r0, #200	@ 0xc8
 800109c:	f000 fbe0 	bl	8001860 <LCD_Delay>

  ili9341_WriteReg(LCD_GAMMA);
 80010a0:	2026      	movs	r0, #38	@ 0x26
 80010a2:	f000 f88b 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80010a6:	2001      	movs	r0, #1
 80010a8:	f000 f895 	bl	80011d6 <ili9341_WriteData>

  ili9341_WriteReg(LCD_PGAMMA);
 80010ac:	20e0      	movs	r0, #224	@ 0xe0
 80010ae:	f000 f885 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80010b2:	200f      	movs	r0, #15
 80010b4:	f000 f88f 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80010b8:	2029      	movs	r0, #41	@ 0x29
 80010ba:	f000 f88c 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80010be:	2024      	movs	r0, #36	@ 0x24
 80010c0:	f000 f889 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80010c4:	200c      	movs	r0, #12
 80010c6:	f000 f886 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80010ca:	200e      	movs	r0, #14
 80010cc:	f000 f883 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80010d0:	2009      	movs	r0, #9
 80010d2:	f000 f880 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80010d6:	204e      	movs	r0, #78	@ 0x4e
 80010d8:	f000 f87d 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80010dc:	2078      	movs	r0, #120	@ 0x78
 80010de:	f000 f87a 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80010e2:	203c      	movs	r0, #60	@ 0x3c
 80010e4:	f000 f877 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80010e8:	2009      	movs	r0, #9
 80010ea:	f000 f874 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80010ee:	2013      	movs	r0, #19
 80010f0:	f000 f871 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80010f4:	2005      	movs	r0, #5
 80010f6:	f000 f86e 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80010fa:	2017      	movs	r0, #23
 80010fc:	f000 f86b 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001100:	2011      	movs	r0, #17
 8001102:	f000 f868 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001106:	2000      	movs	r0, #0
 8001108:	f000 f865 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 800110c:	20e1      	movs	r0, #225	@ 0xe1
 800110e:	f000 f855 	bl	80011bc <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001112:	2000      	movs	r0, #0
 8001114:	f000 f85f 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001118:	2016      	movs	r0, #22
 800111a:	f000 f85c 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800111e:	201b      	movs	r0, #27
 8001120:	f000 f859 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001124:	2004      	movs	r0, #4
 8001126:	f000 f856 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800112a:	2011      	movs	r0, #17
 800112c:	f000 f853 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001130:	2007      	movs	r0, #7
 8001132:	f000 f850 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001136:	2031      	movs	r0, #49	@ 0x31
 8001138:	f000 f84d 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800113c:	2033      	movs	r0, #51	@ 0x33
 800113e:	f000 f84a 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001142:	2042      	movs	r0, #66	@ 0x42
 8001144:	f000 f847 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001148:	2005      	movs	r0, #5
 800114a:	f000 f844 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800114e:	200c      	movs	r0, #12
 8001150:	f000 f841 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001154:	200a      	movs	r0, #10
 8001156:	f000 f83e 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 800115a:	2028      	movs	r0, #40	@ 0x28
 800115c:	f000 f83b 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001160:	202f      	movs	r0, #47	@ 0x2f
 8001162:	f000 f838 	bl	80011d6 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001166:	200f      	movs	r0, #15
 8001168:	f000 f835 	bl	80011d6 <ili9341_WriteData>

  ili9341_WriteReg(LCD_SLEEP_OUT);
 800116c:	2011      	movs	r0, #17
 800116e:	f000 f825 	bl	80011bc <ili9341_WriteReg>
  LCD_Delay(200);
 8001172:	20c8      	movs	r0, #200	@ 0xc8
 8001174:	f000 fb74 	bl	8001860 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001178:	2029      	movs	r0, #41	@ 0x29
 800117a:	f000 f81f 	bl	80011bc <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 800117e:	202c      	movs	r0, #44	@ 0x2c
 8001180:	f000 f81c 	bl	80011bc <ili9341_WriteReg>
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}

08001188 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800118c:	f000 fa7a 	bl	8001684 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001190:	2103      	movs	r1, #3
 8001192:	20d3      	movs	r0, #211	@ 0xd3
 8001194:	f000 f82c 	bl	80011f0 <ili9341_ReadData>
 8001198:	4603      	mov	r3, r0
 800119a:	b29b      	uxth	r3, r3
}
 800119c:	4618      	mov	r0, r3
 800119e:	bd80      	pop	{r7, pc}

080011a0 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80011a4:	2029      	movs	r0, #41	@ 0x29
 80011a6:	f000 f809 	bl	80011bc <ili9341_WriteReg>
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}

080011ae <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80011b2:	2028      	movs	r0, #40	@ 0x28
 80011b4:	f000 f802 	bl	80011bc <ili9341_WriteReg>
}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}

080011bc <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f000 faf5 	bl	80017b8 <LCD_IO_WriteReg>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4603      	mov	r3, r0
 80011de:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 fac6 	bl	8001774 <LCD_IO_WriteData>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	460a      	mov	r2, r1
 80011fa:	80fb      	strh	r3, [r7, #6]
 80011fc:	4613      	mov	r3, r2
 80011fe:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001200:	797a      	ldrb	r2, [r7, #5]
 8001202:	88fb      	ldrh	r3, [r7, #6]
 8001204:	4611      	mov	r1, r2
 8001206:	4618      	mov	r0, r3
 8001208:	f000 faf8 	bl	80017fc <LCD_IO_ReadData>
 800120c:	4603      	mov	r3, r0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001216:	b480      	push	{r7}
 8001218:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 800121a:	23f0      	movs	r3, #240	@ 0xf0
}
 800121c:	4618      	mov	r0, r3
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001226:	b480      	push	{r7}
 8001228:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 800122a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 800122e:	4618      	mov	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08a      	sub	sp, #40	@ 0x28
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]

  I2C_HandleTypeDef *pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a33      	ldr	r2, [pc, #204]	@ (8001314 <I2Cx_MspInit+0xdc>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d15f      	bne.n	800130a <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	4b32      	ldr	r3, [pc, #200]	@ (8001318 <I2Cx_MspInit+0xe0>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	4a31      	ldr	r2, [pc, #196]	@ (8001318 <I2Cx_MspInit+0xe0>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	6313      	str	r3, [r2, #48]	@ 0x30
 800125a:	4b2f      	ldr	r3, [pc, #188]	@ (8001318 <I2Cx_MspInit+0xe0>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f003 0304 	and.w	r3, r3, #4
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b2b      	ldr	r3, [pc, #172]	@ (8001318 <I2Cx_MspInit+0xe0>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	4a2a      	ldr	r2, [pc, #168]	@ (8001318 <I2Cx_MspInit+0xe0>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6313      	str	r3, [r2, #48]	@ 0x30
 8001276:	4b28      	ldr	r3, [pc, #160]	@ (8001318 <I2Cx_MspInit+0xe0>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]

    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8001282:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8001288:	2312      	movs	r3, #18
 800128a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8001290:	2302      	movs	r3, #2
 8001292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001294:	2304      	movs	r3, #4
 8001296:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	4619      	mov	r1, r3
 800129e:	481f      	ldr	r0, [pc, #124]	@ (800131c <I2Cx_MspInit+0xe4>)
 80012a0:	f004 f82e 	bl	8005300 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 80012a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012a8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	4619      	mov	r1, r3
 80012b0:	481b      	ldr	r0, [pc, #108]	@ (8001320 <I2Cx_MspInit+0xe8>)
 80012b2:	f004 f825 	bl	8005300 <HAL_GPIO_Init>


    /* Configure the Discovery I2Cx peripheral -------------------------------*/
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	4b17      	ldr	r3, [pc, #92]	@ (8001318 <I2Cx_MspInit+0xe0>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012be:	4a16      	ldr	r2, [pc, #88]	@ (8001318 <I2Cx_MspInit+0xe0>)
 80012c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80012c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c6:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <I2Cx_MspInit+0xe0>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80012ce:	60bb      	str	r3, [r7, #8]
 80012d0:	68bb      	ldr	r3, [r7, #8]

    /* Force the I2C Peripheral Clock Reset */
    DISCOVERY_I2Cx_FORCE_RESET();
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <I2Cx_MspInit+0xe0>)
 80012d4:	6a1b      	ldr	r3, [r3, #32]
 80012d6:	4a10      	ldr	r2, [pc, #64]	@ (8001318 <I2Cx_MspInit+0xe0>)
 80012d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80012dc:	6213      	str	r3, [r2, #32]

    /* Release the I2C Peripheral Clock Reset */
    DISCOVERY_I2Cx_RELEASE_RESET();
 80012de:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <I2Cx_MspInit+0xe0>)
 80012e0:	6a1b      	ldr	r3, [r3, #32]
 80012e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001318 <I2Cx_MspInit+0xe0>)
 80012e4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80012e8:	6213      	str	r3, [r2, #32]

    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	210f      	movs	r1, #15
 80012ee:	2048      	movs	r0, #72	@ 0x48
 80012f0:	f003 fb76 	bl	80049e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80012f4:	2048      	movs	r0, #72	@ 0x48
 80012f6:	f003 fb8f 	bl	8004a18 <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80012fa:	2200      	movs	r2, #0
 80012fc:	210f      	movs	r1, #15
 80012fe:	2049      	movs	r0, #73	@ 0x49
 8001300:	f003 fb6e 	bl	80049e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001304:	2049      	movs	r0, #73	@ 0x49
 8001306:	f003 fb87 	bl	8004a18 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 800130a:	bf00      	nop
 800130c:	3728      	adds	r7, #40	@ 0x28
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40005c00 	.word	0x40005c00
 8001318:	40023800 	.word	0x40023800
 800131c:	40020000 	.word	0x40020000
 8001320:	40020800 	.word	0x40020800

08001324 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001328:	4814      	ldr	r0, [pc, #80]	@ (800137c <I2Cx_Init+0x58>)
 800132a:	f004 ff5b 	bl	80061e4 <HAL_I2C_GetState>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d121      	bne.n	8001378 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8001334:	4b11      	ldr	r3, [pc, #68]	@ (800137c <I2Cx_Init+0x58>)
 8001336:	4a12      	ldr	r2, [pc, #72]	@ (8001380 <I2Cx_Init+0x5c>)
 8001338:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 800133a:	4b10      	ldr	r3, [pc, #64]	@ (800137c <I2Cx_Init+0x58>)
 800133c:	4a11      	ldr	r2, [pc, #68]	@ (8001384 <I2Cx_Init+0x60>)
 800133e:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8001340:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <I2Cx_Init+0x58>)
 8001342:	2200      	movs	r2, #0
 8001344:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8001346:	4b0d      	ldr	r3, [pc, #52]	@ (800137c <I2Cx_Init+0x58>)
 8001348:	2200      	movs	r2, #0
 800134a:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800134c:	4b0b      	ldr	r3, [pc, #44]	@ (800137c <I2Cx_Init+0x58>)
 800134e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001352:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8001354:	4b09      	ldr	r3, [pc, #36]	@ (800137c <I2Cx_Init+0x58>)
 8001356:	2200      	movs	r2, #0
 8001358:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 800135a:	4b08      	ldr	r3, [pc, #32]	@ (800137c <I2Cx_Init+0x58>)
 800135c:	2200      	movs	r2, #0
 800135e:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <I2Cx_Init+0x58>)
 8001362:	2200      	movs	r2, #0
 8001364:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;
 8001366:	4b05      	ldr	r3, [pc, #20]	@ (800137c <I2Cx_Init+0x58>)
 8001368:	2200      	movs	r2, #0
 800136a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 800136c:	4803      	ldr	r0, [pc, #12]	@ (800137c <I2Cx_Init+0x58>)
 800136e:	f7ff ff63 	bl	8001238 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001372:	4802      	ldr	r0, [pc, #8]	@ (800137c <I2Cx_Init+0x58>)
 8001374:	f004 fa96 	bl	80058a4 <HAL_I2C_Init>
  }
}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000c5c 	.word	0x20000c5c
 8001380:	40005c00 	.word	0x40005c00
 8001384:	000186a0 	.word	0x000186a0

08001388 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	603b      	str	r3, [r7, #0]
 8001392:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <I2Cx_ITConfig+0x58>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	4a12      	ldr	r2, [pc, #72]	@ (80013e0 <I2Cx_ITConfig+0x58>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6313      	str	r3, [r2, #48]	@ 0x30
 800139e:	4b10      	ldr	r3, [pc, #64]	@ (80013e0 <I2Cx_ITConfig+0x58>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]

  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 80013aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 80013b0:	2301      	movs	r3, #1
 80013b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80013b4:	2300      	movs	r3, #0
 80013b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 80013b8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80013bc:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	4619      	mov	r1, r3
 80013c2:	4808      	ldr	r0, [pc, #32]	@ (80013e4 <I2Cx_ITConfig+0x5c>)
 80013c4:	f003 ff9c 	bl	8005300 <HAL_GPIO_Init>

  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 80013c8:	2200      	movs	r2, #0
 80013ca:	210f      	movs	r1, #15
 80013cc:	2028      	movs	r0, #40	@ 0x28
 80013ce:	f003 fb07 	bl	80049e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 80013d2:	2028      	movs	r0, #40	@ 0x28
 80013d4:	f003 fb20 	bl	8004a18 <HAL_NVIC_EnableIRQ>
}
 80013d8:	bf00      	nop
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40020000 	.word	0x40020000

080013e8 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af04      	add	r7, sp, #16
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
 80013f2:	460b      	mov	r3, r1
 80013f4:	71bb      	strb	r3, [r7, #6]
 80013f6:	4613      	mov	r3, r2
 80013f8:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80013fa:	2300      	movs	r3, #0
 80013fc:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	b299      	uxth	r1, r3
 8001402:	79bb      	ldrb	r3, [r7, #6]
 8001404:	b29a      	uxth	r2, r3
 8001406:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <I2Cx_WriteData+0x4c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	9302      	str	r3, [sp, #8]
 800140c:	2301      	movs	r3, #1
 800140e:	9301      	str	r3, [sp, #4]
 8001410:	1d7b      	adds	r3, r7, #5
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	2301      	movs	r3, #1
 8001416:	4808      	ldr	r0, [pc, #32]	@ (8001438 <I2Cx_WriteData+0x50>)
 8001418:	f004 fbb8 	bl	8005b8c <HAL_I2C_Mem_Write>
 800141c:	4603      	mov	r3, r0
 800141e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8001426:	f000 f863 	bl	80014f0 <I2Cx_Error>
  }
}
 800142a:	bf00      	nop
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000038 	.word	0x20000038
 8001438:	20000c5c 	.word	0x20000c5c

0800143c <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af04      	add	r7, sp, #16
 8001442:	4603      	mov	r3, r0
 8001444:	460a      	mov	r2, r1
 8001446:	71fb      	strb	r3, [r7, #7]
 8001448:	4613      	mov	r3, r2
 800144a:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800144c:	2300      	movs	r3, #0
 800144e:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	73bb      	strb	r3, [r7, #14]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	b299      	uxth	r1, r3
 8001458:	79bb      	ldrb	r3, [r7, #6]
 800145a:	b29a      	uxth	r2, r3
 800145c:	4b0b      	ldr	r3, [pc, #44]	@ (800148c <I2Cx_ReadData+0x50>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	9302      	str	r3, [sp, #8]
 8001462:	2301      	movs	r3, #1
 8001464:	9301      	str	r3, [sp, #4]
 8001466:	f107 030e 	add.w	r3, r7, #14
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	2301      	movs	r3, #1
 800146e:	4808      	ldr	r0, [pc, #32]	@ (8001490 <I2Cx_ReadData+0x54>)
 8001470:	f004 fc86 	bl	8005d80 <HAL_I2C_Mem_Read>
 8001474:	4603      	mov	r3, r0
 8001476:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800147e:	f000 f837 	bl	80014f0 <I2Cx_Error>

  }
  return value;
 8001482:	7bbb      	ldrb	r3, [r7, #14]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3710      	adds	r7, #16
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000038 	.word	0x20000038
 8001490:	20000c5c 	.word	0x20000c5c

08001494 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b088      	sub	sp, #32
 8001498:	af04      	add	r7, sp, #16
 800149a:	603a      	str	r2, [r7, #0]
 800149c:	461a      	mov	r2, r3
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
 80014a2:	460b      	mov	r3, r1
 80014a4:	71bb      	strb	r3, [r7, #6]
 80014a6:	4613      	mov	r3, r2
 80014a8:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014aa:	2300      	movs	r3, #0
 80014ac:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	b299      	uxth	r1, r3
 80014b2:	79bb      	ldrb	r3, [r7, #6]
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <I2Cx_ReadBuffer+0x54>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	9302      	str	r3, [sp, #8]
 80014bc:	88bb      	ldrh	r3, [r7, #4]
 80014be:	9301      	str	r3, [sp, #4]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	2301      	movs	r3, #1
 80014c6:	4809      	ldr	r0, [pc, #36]	@ (80014ec <I2Cx_ReadBuffer+0x58>)
 80014c8:	f004 fc5a 	bl	8005d80 <HAL_I2C_Mem_Read>
 80014cc:	4603      	mov	r3, r0
 80014ce:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status == HAL_OK)
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d101      	bne.n	80014da <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	e002      	b.n	80014e0 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80014da:	f000 f809 	bl	80014f0 <I2Cx_Error>

    return 1;
 80014de:	2301      	movs	r3, #1
  }
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000038 	.word	0x20000038
 80014ec:	20000c5c 	.word	0x20000c5c

080014f0 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80014f4:	4803      	ldr	r0, [pc, #12]	@ (8001504 <I2Cx_Error+0x14>)
 80014f6:	f004 fb19 	bl	8005b2c <HAL_I2C_DeInit>

  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 80014fa:	f7ff ff13 	bl	8001324 <I2Cx_Init>
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000c5c 	.word	0x20000c5c

08001508 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800150c:	4819      	ldr	r0, [pc, #100]	@ (8001574 <SPIx_Init+0x6c>)
 800150e:	f007 f959 	bl	80087c4 <HAL_SPI_GetState>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d12b      	bne.n	8001570 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001518:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <SPIx_Init+0x6c>)
 800151a:	4a17      	ldr	r2, [pc, #92]	@ (8001578 <SPIx_Init+0x70>)
 800151c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800151e:	4b15      	ldr	r3, [pc, #84]	@ (8001574 <SPIx_Init+0x6c>)
 8001520:	2218      	movs	r2, #24
 8001522:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001524:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <SPIx_Init+0x6c>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800152a:	4b12      	ldr	r3, [pc, #72]	@ (8001574 <SPIx_Init+0x6c>)
 800152c:	2200      	movs	r2, #0
 800152e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001530:	4b10      	ldr	r3, [pc, #64]	@ (8001574 <SPIx_Init+0x6c>)
 8001532:	2200      	movs	r2, #0
 8001534:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001536:	4b0f      	ldr	r3, [pc, #60]	@ (8001574 <SPIx_Init+0x6c>)
 8001538:	2200      	movs	r2, #0
 800153a:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 800153c:	4b0d      	ldr	r3, [pc, #52]	@ (8001574 <SPIx_Init+0x6c>)
 800153e:	2207      	movs	r2, #7
 8001540:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001542:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <SPIx_Init+0x6c>)
 8001544:	2200      	movs	r2, #0
 8001546:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001548:	4b0a      	ldr	r3, [pc, #40]	@ (8001574 <SPIx_Init+0x6c>)
 800154a:	2200      	movs	r2, #0
 800154c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800154e:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <SPIx_Init+0x6c>)
 8001550:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001554:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001556:	4b07      	ldr	r3, [pc, #28]	@ (8001574 <SPIx_Init+0x6c>)
 8001558:	2200      	movs	r2, #0
 800155a:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 800155c:	4b05      	ldr	r3, [pc, #20]	@ (8001574 <SPIx_Init+0x6c>)
 800155e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001562:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8001564:	4803      	ldr	r0, [pc, #12]	@ (8001574 <SPIx_Init+0x6c>)
 8001566:	f000 f853 	bl	8001610 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800156a:	4802      	ldr	r0, [pc, #8]	@ (8001574 <SPIx_Init+0x6c>)
 800156c:	f006 fc73 	bl	8007e56 <HAL_SPI_Init>
  }
}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000cb0 	.word	0x20000cb0
 8001578:	40015000 	.word	0x40015000

0800157c <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001586:	2300      	movs	r3, #0
 8001588:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	b29a      	uxth	r2, r3
 800158e:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <SPIx_Read+0x38>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f107 0108 	add.w	r1, r7, #8
 8001596:	4808      	ldr	r0, [pc, #32]	@ (80015b8 <SPIx_Read+0x3c>)
 8001598:	f006 fe52 	bl	8008240 <HAL_SPI_Receive>
 800159c:	4603      	mov	r3, r0
 800159e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80015a6:	f000 f827 	bl	80015f8 <SPIx_Error>
  }

  return readvalue;
 80015aa:	68bb      	ldr	r3, [r7, #8]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	2000003c 	.word	0x2000003c
 80015b8:	20000cb0 	.word	0x20000cb0

080015bc <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80015c6:	2300      	movs	r3, #0
 80015c8:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 80015ca:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <SPIx_Write+0x34>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	1db9      	adds	r1, r7, #6
 80015d0:	2201      	movs	r2, #1
 80015d2:	4808      	ldr	r0, [pc, #32]	@ (80015f4 <SPIx_Write+0x38>)
 80015d4:	f006 fcf0 	bl	8007fb8 <HAL_SPI_Transmit>
 80015d8:	4603      	mov	r3, r0
 80015da:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80015e2:	f000 f809 	bl	80015f8 <SPIx_Error>
  }
}
 80015e6:	bf00      	nop
 80015e8:	3710      	adds	r7, #16
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	2000003c 	.word	0x2000003c
 80015f4:	20000cb0 	.word	0x20000cb0

080015f8 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80015fc:	4803      	ldr	r0, [pc, #12]	@ (800160c <SPIx_Error+0x14>)
 80015fe:	f006 fcb3 	bl	8007f68 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001602:	f7ff ff81 	bl	8001508 <SPIx_Init>
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000cb0 	.word	0x20000cb0

08001610 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	@ 0x28
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001618:	2300      	movs	r3, #0
 800161a:	613b      	str	r3, [r7, #16]
 800161c:	4b17      	ldr	r3, [pc, #92]	@ (800167c <SPIx_MspInit+0x6c>)
 800161e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001620:	4a16      	ldr	r2, [pc, #88]	@ (800167c <SPIx_MspInit+0x6c>)
 8001622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001626:	6453      	str	r3, [r2, #68]	@ 0x44
 8001628:	4b14      	ldr	r3, [pc, #80]	@ (800167c <SPIx_MspInit+0x6c>)
 800162a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001630:	613b      	str	r3, [r7, #16]
 8001632:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001634:	2300      	movs	r3, #0
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	4b10      	ldr	r3, [pc, #64]	@ (800167c <SPIx_MspInit+0x6c>)
 800163a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163c:	4a0f      	ldr	r2, [pc, #60]	@ (800167c <SPIx_MspInit+0x6c>)
 800163e:	f043 0320 	orr.w	r3, r3, #32
 8001642:	6313      	str	r3, [r2, #48]	@ 0x30
 8001644:	4b0d      	ldr	r3, [pc, #52]	@ (800167c <SPIx_MspInit+0x6c>)
 8001646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001648:	f003 0320 	and.w	r3, r3, #32
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001650:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001654:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001656:	2302      	movs	r3, #2
 8001658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800165a:	2302      	movs	r3, #2
 800165c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800165e:	2301      	movs	r3, #1
 8001660:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001662:	2305      	movs	r3, #5
 8001664:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	4804      	ldr	r0, [pc, #16]	@ (8001680 <SPIx_MspInit+0x70>)
 800166e:	f003 fe47 	bl	8005300 <HAL_GPIO_Init>
}
 8001672:	bf00      	nop
 8001674:	3728      	adds	r7, #40	@ 0x28
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40023800 	.word	0x40023800
 8001680:	40021400 	.word	0x40021400

08001684 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b088      	sub	sp, #32
 8001688:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 800168a:	4b36      	ldr	r3, [pc, #216]	@ (8001764 <LCD_IO_Init+0xe0>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d164      	bne.n	800175c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001692:	4b34      	ldr	r3, [pc, #208]	@ (8001764 <LCD_IO_Init+0xe0>)
 8001694:	2201      	movs	r2, #1
 8001696:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001698:	2300      	movs	r3, #0
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	4b32      	ldr	r3, [pc, #200]	@ (8001768 <LCD_IO_Init+0xe4>)
 800169e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a0:	4a31      	ldr	r2, [pc, #196]	@ (8001768 <LCD_IO_Init+0xe4>)
 80016a2:	f043 0308 	orr.w	r3, r3, #8
 80016a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001768 <LCD_IO_Init+0xe4>)
 80016aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ac:	f003 0308 	and.w	r3, r3, #8
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80016b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80016ba:	2301      	movs	r3, #1
 80016bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80016c2:	2302      	movs	r3, #2
 80016c4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80016c6:	f107 030c 	add.w	r3, r7, #12
 80016ca:	4619      	mov	r1, r3
 80016cc:	4827      	ldr	r0, [pc, #156]	@ (800176c <LCD_IO_Init+0xe8>)
 80016ce:	f003 fe17 	bl	8005300 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	607b      	str	r3, [r7, #4]
 80016d6:	4b24      	ldr	r3, [pc, #144]	@ (8001768 <LCD_IO_Init+0xe4>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	4a23      	ldr	r2, [pc, #140]	@ (8001768 <LCD_IO_Init+0xe4>)
 80016dc:	f043 0308 	orr.w	r3, r3, #8
 80016e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e2:	4b21      	ldr	r3, [pc, #132]	@ (8001768 <LCD_IO_Init+0xe4>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	f003 0308 	and.w	r3, r3, #8
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80016ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016f2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80016f4:	2301      	movs	r3, #1
 80016f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80016fc:	2302      	movs	r3, #2
 80016fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001700:	f107 030c 	add.w	r3, r7, #12
 8001704:	4619      	mov	r1, r3
 8001706:	4819      	ldr	r0, [pc, #100]	@ (800176c <LCD_IO_Init+0xe8>)
 8001708:	f003 fdfa 	bl	8005300 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 800170c:	2300      	movs	r3, #0
 800170e:	603b      	str	r3, [r7, #0]
 8001710:	4b15      	ldr	r3, [pc, #84]	@ (8001768 <LCD_IO_Init+0xe4>)
 8001712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001714:	4a14      	ldr	r2, [pc, #80]	@ (8001768 <LCD_IO_Init+0xe4>)
 8001716:	f043 0304 	orr.w	r3, r3, #4
 800171a:	6313      	str	r3, [r2, #48]	@ 0x30
 800171c:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <LCD_IO_Init+0xe4>)
 800171e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	603b      	str	r3, [r7, #0]
 8001726:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001728:	2304      	movs	r3, #4
 800172a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800172c:	2301      	movs	r3, #1
 800172e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001734:	2302      	movs	r3, #2
 8001736:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	4619      	mov	r1, r3
 800173e:	480c      	ldr	r0, [pc, #48]	@ (8001770 <LCD_IO_Init+0xec>)
 8001740:	f003 fdde 	bl	8005300 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001744:	2200      	movs	r2, #0
 8001746:	2104      	movs	r1, #4
 8001748:	4809      	ldr	r0, [pc, #36]	@ (8001770 <LCD_IO_Init+0xec>)
 800174a:	f004 f891 	bl	8005870 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800174e:	2201      	movs	r2, #1
 8001750:	2104      	movs	r1, #4
 8001752:	4807      	ldr	r0, [pc, #28]	@ (8001770 <LCD_IO_Init+0xec>)
 8001754:	f004 f88c 	bl	8005870 <HAL_GPIO_WritePin>

    SPIx_Init();
 8001758:	f7ff fed6 	bl	8001508 <SPIx_Init>
  }
}
 800175c:	bf00      	nop
 800175e:	3720      	adds	r7, #32
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000d08 	.word	0x20000d08
 8001768:	40023800 	.word	0x40023800
 800176c:	40020c00 	.word	0x40020c00
 8001770:	40020800 	.word	0x40020800

08001774 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800177e:	2201      	movs	r2, #1
 8001780:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001784:	480a      	ldr	r0, [pc, #40]	@ (80017b0 <LCD_IO_WriteData+0x3c>)
 8001786:	f004 f873 	bl	8005870 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 800178a:	2200      	movs	r2, #0
 800178c:	2104      	movs	r1, #4
 800178e:	4809      	ldr	r0, [pc, #36]	@ (80017b4 <LCD_IO_WriteData+0x40>)
 8001790:	f004 f86e 	bl	8005870 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001794:	88fb      	ldrh	r3, [r7, #6]
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff ff10 	bl	80015bc <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800179c:	2201      	movs	r2, #1
 800179e:	2104      	movs	r1, #4
 80017a0:	4804      	ldr	r0, [pc, #16]	@ (80017b4 <LCD_IO_WriteData+0x40>)
 80017a2:	f004 f865 	bl	8005870 <HAL_GPIO_WritePin>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40020c00 	.word	0x40020c00
 80017b4:	40020800 	.word	0x40020800

080017b8 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80017c2:	2200      	movs	r2, #0
 80017c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017c8:	480a      	ldr	r0, [pc, #40]	@ (80017f4 <LCD_IO_WriteReg+0x3c>)
 80017ca:	f004 f851 	bl	8005870 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80017ce:	2200      	movs	r2, #0
 80017d0:	2104      	movs	r1, #4
 80017d2:	4809      	ldr	r0, [pc, #36]	@ (80017f8 <LCD_IO_WriteReg+0x40>)
 80017d4:	f004 f84c 	bl	8005870 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	b29b      	uxth	r3, r3
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff feed 	bl	80015bc <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80017e2:	2201      	movs	r2, #1
 80017e4:	2104      	movs	r1, #4
 80017e6:	4804      	ldr	r0, [pc, #16]	@ (80017f8 <LCD_IO_WriteReg+0x40>)
 80017e8:	f004 f842 	bl	8005870 <HAL_GPIO_WritePin>
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40020c00 	.word	0x40020c00
 80017f8:	40020800 	.word	0x40020800

080017fc <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	460a      	mov	r2, r1
 8001806:	80fb      	strh	r3, [r7, #6]
 8001808:	4613      	mov	r3, r2
 800180a:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8001810:	2200      	movs	r2, #0
 8001812:	2104      	movs	r1, #4
 8001814:	4810      	ldr	r0, [pc, #64]	@ (8001858 <LCD_IO_ReadData+0x5c>)
 8001816:	f004 f82b 	bl	8005870 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800181a:	2200      	movs	r2, #0
 800181c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001820:	480e      	ldr	r0, [pc, #56]	@ (800185c <LCD_IO_ReadData+0x60>)
 8001822:	f004 f825 	bl	8005870 <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 8001826:	88fb      	ldrh	r3, [r7, #6]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fec7 	bl	80015bc <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 800182e:	797b      	ldrb	r3, [r7, #5]
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff fea3 	bl	800157c <SPIx_Read>
 8001836:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001838:	2201      	movs	r2, #1
 800183a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800183e:	4807      	ldr	r0, [pc, #28]	@ (800185c <LCD_IO_ReadData+0x60>)
 8001840:	f004 f816 	bl	8005870 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001844:	2201      	movs	r2, #1
 8001846:	2104      	movs	r1, #4
 8001848:	4803      	ldr	r0, [pc, #12]	@ (8001858 <LCD_IO_ReadData+0x5c>)
 800184a:	f004 f811 	bl	8005870 <HAL_GPIO_WritePin>

  return readvalue;
 800184e:	68fb      	ldr	r3, [r7, #12]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	40020800 	.word	0x40020800
 800185c:	40020c00 	.word	0x40020c00

08001860 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f002 ffdd 	bl	8004828 <HAL_Delay>
}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	af00      	add	r7, sp, #0
  I2Cx_Init();
 800187a:	f7ff fd53 	bl	8001324 <I2Cx_Init>
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}

08001882 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 8001886:	f7ff fd7f 	bl	8001388 <I2Cx_ITConfig>
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	af00      	add	r7, sp, #0
 8001894:	4603      	mov	r3, r0
 8001896:	71fb      	strb	r3, [r7, #7]
 8001898:	460b      	mov	r3, r1
 800189a:	71bb      	strb	r3, [r7, #6]
 800189c:	4613      	mov	r3, r2
 800189e:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80018a0:	797a      	ldrb	r2, [r7, #5]
 80018a2:	79b9      	ldrb	r1, [r7, #6]
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff fd9e 	bl	80013e8 <I2Cx_WriteData>
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	460a      	mov	r2, r1
 80018be:	71fb      	strb	r3, [r7, #7]
 80018c0:	4613      	mov	r3, r2
 80018c2:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 80018c4:	79ba      	ldrb	r2, [r7, #6]
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	4611      	mov	r1, r2
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff fdb6 	bl	800143c <I2Cx_ReadData>
 80018d0:	4603      	mov	r3, r0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	603a      	str	r2, [r7, #0]
 80018e2:	461a      	mov	r2, r3
 80018e4:	4603      	mov	r3, r0
 80018e6:	71fb      	strb	r3, [r7, #7]
 80018e8:	460b      	mov	r3, r1
 80018ea:	71bb      	strb	r3, [r7, #6]
 80018ec:	4613      	mov	r3, r2
 80018ee:	80bb      	strh	r3, [r7, #4]
  return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 80018f0:	88bb      	ldrh	r3, [r7, #4]
 80018f2:	79b9      	ldrb	r1, [r7, #6]
 80018f4:	79f8      	ldrb	r0, [r7, #7]
 80018f6:	683a      	ldr	r2, [r7, #0]
 80018f8:	f7ff fdcc 	bl	8001494 <I2Cx_ReadBuffer>
 80018fc:	4603      	mov	r3, r0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f002 ff8a 	bl	8004828 <HAL_Delay>
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 8001920:	4b2d      	ldr	r3, [pc, #180]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001922:	4a2e      	ldr	r2, [pc, #184]	@ (80019dc <BSP_LCD_Init+0xc0>)
 8001924:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8001926:	4b2c      	ldr	r3, [pc, #176]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001928:	2209      	movs	r2, #9
 800192a:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 800192c:	4b2a      	ldr	r3, [pc, #168]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 800192e:	2201      	movs	r2, #1
 8001930:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8001932:	4b29      	ldr	r3, [pc, #164]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001934:	221d      	movs	r2, #29
 8001936:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8001938:	4b27      	ldr	r3, [pc, #156]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 800193a:	2203      	movs	r2, #3
 800193c:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 800193e:	4b26      	ldr	r3, [pc, #152]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001940:	f240 120d 	movw	r2, #269	@ 0x10d
 8001944:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 8001946:	4b24      	ldr	r3, [pc, #144]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001948:	f240 1243 	movw	r2, #323	@ 0x143
 800194c:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 800194e:	4b22      	ldr	r3, [pc, #136]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001950:	f240 1217 	movw	r2, #279	@ 0x117
 8001954:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeight = 327;
 8001956:	4b20      	ldr	r3, [pc, #128]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001958:	f240 1247 	movw	r2, #327	@ 0x147
 800195c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 800195e:	4b1e      	ldr	r3, [pc, #120]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001960:	2200      	movs	r2, #0
 8001962:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 8001966:	4b1c      	ldr	r3, [pc, #112]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 800196e:	4b1a      	ldr	r3, [pc, #104]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001970:	2200      	movs	r2, #0
 8001972:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001976:	4b1a      	ldr	r3, [pc, #104]	@ (80019e0 <BSP_LCD_Init+0xc4>)
 8001978:	2208      	movs	r2, #8
 800197a:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800197c:	4b18      	ldr	r3, [pc, #96]	@ (80019e0 <BSP_LCD_Init+0xc4>)
 800197e:	22c0      	movs	r2, #192	@ 0xc0
 8001980:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001982:	4b17      	ldr	r3, [pc, #92]	@ (80019e0 <BSP_LCD_Init+0xc4>)
 8001984:	2204      	movs	r2, #4
 8001986:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001988:	4b15      	ldr	r3, [pc, #84]	@ (80019e0 <BSP_LCD_Init+0xc4>)
 800198a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800198e:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001990:	4813      	ldr	r0, [pc, #76]	@ (80019e0 <BSP_LCD_Init+0xc4>)
 8001992:	f006 f80f 	bl	80079b4 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001996:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 8001998:	2200      	movs	r2, #0
 800199a:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800199c:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80019a2:	4b0d      	ldr	r3, [pc, #52]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80019a8:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 80019ae:	f000 fb3d 	bl	800202c <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 80019b2:	4809      	ldr	r0, [pc, #36]	@ (80019d8 <BSP_LCD_Init+0xbc>)
 80019b4:	f005 f854 	bl	8006a60 <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 80019b8:	4b0a      	ldr	r3, [pc, #40]	@ (80019e4 <BSP_LCD_Init+0xc8>)
 80019ba:	4a0b      	ldr	r2, [pc, #44]	@ (80019e8 <BSP_LCD_Init+0xcc>)
 80019bc:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 80019be:	4b09      	ldr	r3, [pc, #36]	@ (80019e4 <BSP_LCD_Init+0xc8>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80019c6:	f000 fd1f 	bl	8002408 <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80019ca:	4808      	ldr	r0, [pc, #32]	@ (80019ec <BSP_LCD_Init+0xd0>)
 80019cc:	f000 f8ce 	bl	8001b6c <BSP_LCD_SetFont>

  return LCD_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000d0c 	.word	0x20000d0c
 80019dc:	40016800 	.word	0x40016800
 80019e0:	20000df4 	.word	0x20000df4
 80019e4:	20000e40 	.word	0x20000e40
 80019e8:	20000000 	.word	0x20000000
 80019ec:	20000040 	.word	0x20000040

080019f0 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80019f4:	4b03      	ldr	r3, [pc, #12]	@ (8001a04 <BSP_LCD_GetXSize+0x14>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fa:	4798      	blx	r3
 80019fc:	4603      	mov	r3, r0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000e40 	.word	0x20000e40

08001a08 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8001a0c:	4b03      	ldr	r3, [pc, #12]	@ (8001a1c <BSP_LCD_GetYSize+0x14>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a12:	4798      	blx	r3
 8001a14:	4603      	mov	r3, r0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20000e40 	.word	0x20000e40

08001a20 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b090      	sub	sp, #64	@ 0x40
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	6039      	str	r1, [r7, #0]
 8001a2a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001a30:	f7ff ffde 	bl	80019f0 <BSP_LCD_GetXSize>
 8001a34:	4603      	mov	r3, r0
 8001a36:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 8001a3c:	f7ff ffe4 	bl	8001a08 <BSP_LCD_GetYSize>
 8001a40:	4603      	mov	r3, r0
 8001a42:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8001a4c:	23ff      	movs	r3, #255	@ 0xff
 8001a4e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001a66:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001a6c:	2307      	movs	r3, #7
 8001a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001a70:	f7ff ffbe 	bl	80019f0 <BSP_LCD_GetXSize>
 8001a74:	4603      	mov	r3, r0
 8001a76:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001a78:	f7ff ffc6 	bl	8001a08 <BSP_LCD_GetYSize>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 8001a80:	88fa      	ldrh	r2, [r7, #6]
 8001a82:	f107 030c 	add.w	r3, r7, #12
 8001a86:	4619      	mov	r1, r3
 8001a88:	4814      	ldr	r0, [pc, #80]	@ (8001adc <BSP_LCD_LayerDefaultInit+0xbc>)
 8001a8a:	f005 f8b9 	bl	8006c00 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001a8e:	88fa      	ldrh	r2, [r7, #6]
 8001a90:	4913      	ldr	r1, [pc, #76]	@ (8001ae0 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001a92:	4613      	mov	r3, r2
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	4413      	add	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	3304      	adds	r3, #4
 8001a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001aa4:	88fa      	ldrh	r2, [r7, #6]
 8001aa6:	490e      	ldr	r1, [pc, #56]	@ (8001ae0 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	4413      	add	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	440b      	add	r3, r1
 8001ab2:	3308      	adds	r3, #8
 8001ab4:	4a0b      	ldr	r2, [pc, #44]	@ (8001ae4 <BSP_LCD_LayerDefaultInit+0xc4>)
 8001ab6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8001ab8:	88fa      	ldrh	r2, [r7, #6]
 8001aba:	4909      	ldr	r1, [pc, #36]	@ (8001ae0 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001abc:	4613      	mov	r3, r2
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4413      	add	r3, r2
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	440b      	add	r3, r1
 8001ac6:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8001aca:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8001acc:	4803      	ldr	r0, [pc, #12]	@ (8001adc <BSP_LCD_LayerDefaultInit+0xbc>)
 8001ace:	f005 f8d5 	bl	8006c7c <HAL_LTDC_EnableDither>
}
 8001ad2:	bf00      	nop
 8001ad4:	3740      	adds	r7, #64	@ 0x40
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000d0c 	.word	0x20000d0c
 8001ae0:	20000e28 	.word	0x20000e28
 8001ae4:	20000040 	.word	0x20000040

08001ae8 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8001af0:	4a04      	ldr	r2, [pc, #16]	@ (8001b04 <BSP_LCD_SelectLayer+0x1c>)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6013      	str	r3, [r2, #0]
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	20000e24 	.word	0x20000e24

08001b08 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001b10:	4b07      	ldr	r3, [pc, #28]	@ (8001b30 <BSP_LCD_SetTextColor+0x28>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	4907      	ldr	r1, [pc, #28]	@ (8001b34 <BSP_LCD_SetTextColor+0x2c>)
 8001b16:	4613      	mov	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	440b      	add	r3, r1
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	601a      	str	r2, [r3, #0]
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	20000e24 	.word	0x20000e24
 8001b34:	20000e28 	.word	0x20000e28

08001b38 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8001b40:	4b08      	ldr	r3, [pc, #32]	@ (8001b64 <BSP_LCD_SetBackColor+0x2c>)
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	4908      	ldr	r1, [pc, #32]	@ (8001b68 <BSP_LCD_SetBackColor+0x30>)
 8001b46:	4613      	mov	r3, r2
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	440b      	add	r3, r1
 8001b50:	3304      	adds	r3, #4
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	601a      	str	r2, [r3, #0]
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	20000e24 	.word	0x20000e24
 8001b68:	20000e28 	.word	0x20000e28

08001b6c <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8001b74:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <BSP_LCD_SetFont+0x2c>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4908      	ldr	r1, [pc, #32]	@ (8001b9c <BSP_LCD_SetFont+0x30>)
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	4413      	add	r3, r2
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	440b      	add	r3, r1
 8001b84:	3308      	adds	r3, #8
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	601a      	str	r2, [r3, #0]
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000e24 	.word	0x20000e24
 8001b9c:	20000e28 	.word	0x20000e28

08001ba0 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8001ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af02      	add	r7, sp, #8
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <BSP_LCD_Clear+0x48>)
 8001baa:	681c      	ldr	r4, [r3, #0]
 8001bac:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <BSP_LCD_Clear+0x48>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0e      	ldr	r2, [pc, #56]	@ (8001bec <BSP_LCD_Clear+0x4c>)
 8001bb2:	2134      	movs	r1, #52	@ 0x34
 8001bb4:	fb01 f303 	mul.w	r3, r1, r3
 8001bb8:	4413      	add	r3, r2
 8001bba:	335c      	adds	r3, #92	@ 0x5c
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	461e      	mov	r6, r3
 8001bc0:	f7ff ff16 	bl	80019f0 <BSP_LCD_GetXSize>
 8001bc4:	4605      	mov	r5, r0
 8001bc6:	f7ff ff1f 	bl	8001a08 <BSP_LCD_GetYSize>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	9301      	str	r3, [sp, #4]
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	462a      	mov	r2, r5
 8001bd8:	4631      	mov	r1, r6
 8001bda:	4620      	mov	r0, r4
 8001bdc:	f000 fbdc 	bl	8002398 <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001be8:	20000e24 	.word	0x20000e24
 8001bec:	20000d0c 	.word	0x20000d0c

08001bf0 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001bf0:	b590      	push	{r4, r7, lr}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	80fb      	strh	r3, [r7, #6]
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	80bb      	strh	r3, [r7, #4]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8001c02:	4b1b      	ldr	r3, [pc, #108]	@ (8001c70 <BSP_LCD_DisplayChar+0x80>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	491b      	ldr	r1, [pc, #108]	@ (8001c74 <BSP_LCD_DisplayChar+0x84>)
 8001c08:	4613      	mov	r3, r2
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4413      	add	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	440b      	add	r3, r1
 8001c12:	3308      	adds	r3, #8
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6819      	ldr	r1, [r3, #0]
 8001c18:	78fb      	ldrb	r3, [r7, #3]
 8001c1a:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001c1e:	4b14      	ldr	r3, [pc, #80]	@ (8001c70 <BSP_LCD_DisplayChar+0x80>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	4c14      	ldr	r4, [pc, #80]	@ (8001c74 <BSP_LCD_DisplayChar+0x84>)
 8001c24:	4613      	mov	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4423      	add	r3, r4
 8001c2e:	3308      	adds	r3, #8
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8001c34:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001c38:	4b0d      	ldr	r3, [pc, #52]	@ (8001c70 <BSP_LCD_DisplayChar+0x80>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4c0d      	ldr	r4, [pc, #52]	@ (8001c74 <BSP_LCD_DisplayChar+0x84>)
 8001c3e:	4613      	mov	r3, r2
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	4413      	add	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	4423      	add	r3, r4
 8001c48:	3308      	adds	r3, #8
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	889b      	ldrh	r3, [r3, #4]
 8001c4e:	3307      	adds	r3, #7
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	da00      	bge.n	8001c56 <BSP_LCD_DisplayChar+0x66>
 8001c54:	3307      	adds	r3, #7
 8001c56:	10db      	asrs	r3, r3, #3
 8001c58:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8001c5c:	18ca      	adds	r2, r1, r3
 8001c5e:	88b9      	ldrh	r1, [r7, #4]
 8001c60:	88fb      	ldrh	r3, [r7, #6]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f000 fade 	bl	8002224 <DrawChar>
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd90      	pop	{r4, r7, pc}
 8001c70:	20000e24 	.word	0x20000e24
 8001c74:	20000e28 	.word	0x20000e28

08001c78 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8001c78:	b5b0      	push	{r4, r5, r7, lr}
 8001c7a:	b088      	sub	sp, #32
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60ba      	str	r2, [r7, #8]
 8001c80:	461a      	mov	r2, r3
 8001c82:	4603      	mov	r3, r0
 8001c84:	81fb      	strh	r3, [r7, #14]
 8001c86:	460b      	mov	r3, r1
 8001c88:	81bb      	strh	r3, [r7, #12]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	83fb      	strh	r3, [r7, #30]
 8001c92:	2300      	movs	r3, #0
 8001c94:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	61bb      	str	r3, [r7, #24]
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 8001ca2:	e002      	b.n	8001caa <BSP_LCD_DisplayStringAt+0x32>
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	61bb      	str	r3, [r7, #24]
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	1c5a      	adds	r2, r3, #1
 8001cae:	617a      	str	r2, [r7, #20]
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1f6      	bne.n	8001ca4 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 8001cb6:	f7ff fe9b 	bl	80019f0 <BSP_LCD_GetXSize>
 8001cba:	4601      	mov	r1, r0
 8001cbc:	4b4b      	ldr	r3, [pc, #300]	@ (8001dec <BSP_LCD_DisplayStringAt+0x174>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	484b      	ldr	r0, [pc, #300]	@ (8001df0 <BSP_LCD_DisplayStringAt+0x178>)
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	4413      	add	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4403      	add	r3, r0
 8001ccc:	3308      	adds	r3, #8
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	889b      	ldrh	r3, [r3, #4]
 8001cd2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cd6:	613b      	str	r3, [r7, #16]

  switch (mode)
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	2b03      	cmp	r3, #3
 8001cdc:	d01c      	beq.n	8001d18 <BSP_LCD_DisplayStringAt+0xa0>
 8001cde:	2b03      	cmp	r3, #3
 8001ce0:	dc33      	bgt.n	8001d4a <BSP_LCD_DisplayStringAt+0xd2>
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d002      	beq.n	8001cec <BSP_LCD_DisplayStringAt+0x74>
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d019      	beq.n	8001d1e <BSP_LCD_DisplayStringAt+0xa6>
 8001cea:	e02e      	b.n	8001d4a <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	1ad1      	subs	r1, r2, r3
 8001cf2:	4b3e      	ldr	r3, [pc, #248]	@ (8001dec <BSP_LCD_DisplayStringAt+0x174>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	483e      	ldr	r0, [pc, #248]	@ (8001df0 <BSP_LCD_DisplayStringAt+0x178>)
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	4413      	add	r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4403      	add	r3, r0
 8001d02:	3308      	adds	r3, #8
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	889b      	ldrh	r3, [r3, #4]
 8001d08:	fb01 f303 	mul.w	r3, r1, r3
 8001d0c:	085b      	lsrs	r3, r3, #1
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	89fb      	ldrh	r3, [r7, #14]
 8001d12:	4413      	add	r3, r2
 8001d14:	83fb      	strh	r3, [r7, #30]
      break;
 8001d16:	e01b      	b.n	8001d50 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 8001d18:	89fb      	ldrh	r3, [r7, #14]
 8001d1a:	83fb      	strh	r3, [r7, #30]
      break;
 8001d1c:	e018      	b.n	8001d50 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	b299      	uxth	r1, r3
 8001d26:	4b31      	ldr	r3, [pc, #196]	@ (8001dec <BSP_LCD_DisplayStringAt+0x174>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	4831      	ldr	r0, [pc, #196]	@ (8001df0 <BSP_LCD_DisplayStringAt+0x178>)
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	4413      	add	r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	4403      	add	r3, r0
 8001d36:	3308      	adds	r3, #8
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	889b      	ldrh	r3, [r3, #4]
 8001d3c:	fb11 f303 	smulbb	r3, r1, r3
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	89fb      	ldrh	r3, [r7, #14]
 8001d44:	4413      	add	r3, r2
 8001d46:	83fb      	strh	r3, [r7, #30]
      break;
 8001d48:	e002      	b.n	8001d50 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 8001d4a:	89fb      	ldrh	r3, [r7, #14]
 8001d4c:	83fb      	strh	r3, [r7, #30]
      break;
 8001d4e:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8001d50:	e01a      	b.n	8001d88 <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	781a      	ldrb	r2, [r3, #0]
 8001d56:	89b9      	ldrh	r1, [r7, #12]
 8001d58:	8bfb      	ldrh	r3, [r7, #30]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7ff ff48 	bl	8001bf0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001d60:	4b22      	ldr	r3, [pc, #136]	@ (8001dec <BSP_LCD_DisplayStringAt+0x174>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4922      	ldr	r1, [pc, #136]	@ (8001df0 <BSP_LCD_DisplayStringAt+0x178>)
 8001d66:	4613      	mov	r3, r2
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	4413      	add	r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	440b      	add	r3, r1
 8001d70:	3308      	adds	r3, #8
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	889a      	ldrh	r2, [r3, #4]
 8001d76:	8bfb      	ldrh	r3, [r7, #30]
 8001d78:	4413      	add	r3, r2
 8001d7a:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	60bb      	str	r3, [r7, #8]
    i++;
 8001d82:	8bbb      	ldrh	r3, [r7, #28]
 8001d84:	3301      	adds	r3, #1
 8001d86:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	bf14      	ite	ne
 8001d90:	2301      	movne	r3, #1
 8001d92:	2300      	moveq	r3, #0
 8001d94:	b2dc      	uxtb	r4, r3
 8001d96:	f7ff fe2b 	bl	80019f0 <BSP_LCD_GetXSize>
 8001d9a:	8bb9      	ldrh	r1, [r7, #28]
 8001d9c:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <BSP_LCD_DisplayStringAt+0x174>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	4d13      	ldr	r5, [pc, #76]	@ (8001df0 <BSP_LCD_DisplayStringAt+0x178>)
 8001da2:	4613      	mov	r3, r2
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	4413      	add	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	442b      	add	r3, r5
 8001dac:	3308      	adds	r3, #8
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	889b      	ldrh	r3, [r3, #4]
 8001db2:	fb01 f303 	mul.w	r3, r1, r3
 8001db6:	1ac3      	subs	r3, r0, r3
 8001db8:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 8001dba:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <BSP_LCD_DisplayStringAt+0x174>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	480c      	ldr	r0, [pc, #48]	@ (8001df0 <BSP_LCD_DisplayStringAt+0x178>)
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	4413      	add	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4403      	add	r3, r0
 8001dca:	3308      	adds	r3, #8
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8001dd0:	4299      	cmp	r1, r3
 8001dd2:	bf2c      	ite	cs
 8001dd4:	2301      	movcs	r3, #1
 8001dd6:	2300      	movcc	r3, #0
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	4023      	ands	r3, r4
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1b7      	bne.n	8001d52 <BSP_LCD_DisplayStringAt+0xda>
  }
}
 8001de2:	bf00      	nop
 8001de4:	bf00      	nop
 8001de6:	3720      	adds	r7, #32
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bdb0      	pop	{r4, r5, r7, pc}
 8001dec:	20000e24 	.word	0x20000e24
 8001df0:	20000e28 	.word	0x20000e28

08001df4 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001df4:	b5b0      	push	{r4, r5, r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af02      	add	r7, sp, #8
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	80fb      	strh	r3, [r7, #6]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	80bb      	strh	r3, [r7, #4]
 8001e02:	4613      	mov	r3, r2
 8001e04:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8001e0a:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <BSP_LCD_DrawHLine+0x70>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a16      	ldr	r2, [pc, #88]	@ (8001e68 <BSP_LCD_DrawHLine+0x74>)
 8001e10:	2134      	movs	r1, #52	@ 0x34
 8001e12:	fb01 f303 	mul.w	r3, r1, r3
 8001e16:	4413      	add	r3, r2
 8001e18:	335c      	adds	r3, #92	@ 0x5c
 8001e1a:	681c      	ldr	r4, [r3, #0]
 8001e1c:	f7ff fde8 	bl	80019f0 <BSP_LCD_GetXSize>
 8001e20:	4602      	mov	r2, r0
 8001e22:	88bb      	ldrh	r3, [r7, #4]
 8001e24:	fb03 f202 	mul.w	r2, r3, r2
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	4423      	add	r3, r4
 8001e30:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8001e32:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <BSP_LCD_DrawHLine+0x70>)
 8001e34:	6818      	ldr	r0, [r3, #0]
 8001e36:	68f9      	ldr	r1, [r7, #12]
 8001e38:	887c      	ldrh	r4, [r7, #2]
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <BSP_LCD_DrawHLine+0x70>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	4d0b      	ldr	r5, [pc, #44]	@ (8001e6c <BSP_LCD_DrawHLine+0x78>)
 8001e40:	4613      	mov	r3, r2
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	4413      	add	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	442b      	add	r3, r5
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	9301      	str	r3, [sp, #4]
 8001e4e:	2300      	movs	r3, #0
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	2301      	movs	r3, #1
 8001e54:	4622      	mov	r2, r4
 8001e56:	f000 fa9f 	bl	8002398 <FillBuffer>
}
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bdb0      	pop	{r4, r5, r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000e24 	.word	0x20000e24
 8001e68:	20000d0c 	.word	0x20000d0c
 8001e6c:	20000e28 	.word	0x20000e28

08001e70 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e72:	b087      	sub	sp, #28
 8001e74:	af02      	add	r7, sp, #8
 8001e76:	4603      	mov	r3, r0
 8001e78:	80fb      	strh	r3, [r7, #6]
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	80bb      	strh	r3, [r7, #4]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8001e86:	4b18      	ldr	r3, [pc, #96]	@ (8001ee8 <BSP_LCD_DrawVLine+0x78>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a18      	ldr	r2, [pc, #96]	@ (8001eec <BSP_LCD_DrawVLine+0x7c>)
 8001e8c:	2134      	movs	r1, #52	@ 0x34
 8001e8e:	fb01 f303 	mul.w	r3, r1, r3
 8001e92:	4413      	add	r3, r2
 8001e94:	335c      	adds	r3, #92	@ 0x5c
 8001e96:	681c      	ldr	r4, [r3, #0]
 8001e98:	f7ff fdaa 	bl	80019f0 <BSP_LCD_GetXSize>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	88bb      	ldrh	r3, [r7, #4]
 8001ea0:	fb03 f202 	mul.w	r2, r3, r2
 8001ea4:	88fb      	ldrh	r3, [r7, #6]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	4423      	add	r3, r4
 8001eac:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8001eae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee8 <BSP_LCD_DrawVLine+0x78>)
 8001eb0:	681c      	ldr	r4, [r3, #0]
 8001eb2:	68fd      	ldr	r5, [r7, #12]
 8001eb4:	887e      	ldrh	r6, [r7, #2]
 8001eb6:	f7ff fd9b 	bl	80019f0 <BSP_LCD_GetXSize>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	1e59      	subs	r1, r3, #1
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <BSP_LCD_DrawVLine+0x78>)
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	480b      	ldr	r0, [pc, #44]	@ (8001ef0 <BSP_LCD_DrawVLine+0x80>)
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	4413      	add	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4403      	add	r3, r0
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	9301      	str	r3, [sp, #4]
 8001ed2:	9100      	str	r1, [sp, #0]
 8001ed4:	4633      	mov	r3, r6
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	4629      	mov	r1, r5
 8001eda:	4620      	mov	r0, r4
 8001edc:	f000 fa5c 	bl	8002398 <FillBuffer>
}
 8001ee0:	bf00      	nop
 8001ee2:	3714      	adds	r7, #20
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ee8:	20000e24 	.word	0x20000e24
 8001eec:	20000d0c 	.word	0x20000d0c
 8001ef0:	20000e28 	.word	0x20000e28

08001ef4 <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001ef4:	b590      	push	{r4, r7, lr}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4604      	mov	r4, r0
 8001efc:	4608      	mov	r0, r1
 8001efe:	4611      	mov	r1, r2
 8001f00:	461a      	mov	r2, r3
 8001f02:	4623      	mov	r3, r4
 8001f04:	80fb      	strh	r3, [r7, #6]
 8001f06:	4603      	mov	r3, r0
 8001f08:	80bb      	strh	r3, [r7, #4]
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	807b      	strh	r3, [r7, #2]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8001f12:	887a      	ldrh	r2, [r7, #2]
 8001f14:	88b9      	ldrh	r1, [r7, #4]
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff ff6b 	bl	8001df4 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height), Width);
 8001f1e:	88ba      	ldrh	r2, [r7, #4]
 8001f20:	883b      	ldrh	r3, [r7, #0]
 8001f22:	4413      	add	r3, r2
 8001f24:	b299      	uxth	r1, r3
 8001f26:	887a      	ldrh	r2, [r7, #2]
 8001f28:	88fb      	ldrh	r3, [r7, #6]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff ff62 	bl	8001df4 <BSP_LCD_DrawHLine>

  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8001f30:	883a      	ldrh	r2, [r7, #0]
 8001f32:	88b9      	ldrh	r1, [r7, #4]
 8001f34:	88fb      	ldrh	r3, [r7, #6]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff ff9a 	bl	8001e70 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8001f3c:	88fa      	ldrh	r2, [r7, #6]
 8001f3e:	887b      	ldrh	r3, [r7, #2]
 8001f40:	4413      	add	r3, r2
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	883a      	ldrh	r2, [r7, #0]
 8001f46:	88b9      	ldrh	r1, [r7, #4]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff ff91 	bl	8001e70 <BSP_LCD_DrawVLine>
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd90      	pop	{r4, r7, pc}
	...

08001f58 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f5c:	b086      	sub	sp, #24
 8001f5e:	af02      	add	r7, sp, #8
 8001f60:	4604      	mov	r4, r0
 8001f62:	4608      	mov	r0, r1
 8001f64:	4611      	mov	r1, r2
 8001f66:	461a      	mov	r2, r3
 8001f68:	4623      	mov	r3, r4
 8001f6a:	80fb      	strh	r3, [r7, #6]
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	80bb      	strh	r3, [r7, #4]
 8001f70:	460b      	mov	r3, r1
 8001f72:	807b      	strh	r3, [r7, #2]
 8001f74:	4613      	mov	r3, r2
 8001f76:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001f7c:	4b20      	ldr	r3, [pc, #128]	@ (8002000 <BSP_LCD_FillRect+0xa8>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4920      	ldr	r1, [pc, #128]	@ (8002004 <BSP_LCD_FillRect+0xac>)
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff fdba 	bl	8001b08 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8001f94:	4b1a      	ldr	r3, [pc, #104]	@ (8002000 <BSP_LCD_FillRect+0xa8>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a1b      	ldr	r2, [pc, #108]	@ (8002008 <BSP_LCD_FillRect+0xb0>)
 8001f9a:	2134      	movs	r1, #52	@ 0x34
 8001f9c:	fb01 f303 	mul.w	r3, r1, r3
 8001fa0:	4413      	add	r3, r2
 8001fa2:	335c      	adds	r3, #92	@ 0x5c
 8001fa4:	681c      	ldr	r4, [r3, #0]
 8001fa6:	f7ff fd23 	bl	80019f0 <BSP_LCD_GetXSize>
 8001faa:	4602      	mov	r2, r0
 8001fac:	88bb      	ldrh	r3, [r7, #4]
 8001fae:	fb03 f202 	mul.w	r2, r3, r2
 8001fb2:	88fb      	ldrh	r3, [r7, #6]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	4423      	add	r3, r4
 8001fba:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 8001fbc:	4b10      	ldr	r3, [pc, #64]	@ (8002000 <BSP_LCD_FillRect+0xa8>)
 8001fbe:	681c      	ldr	r4, [r3, #0]
 8001fc0:	68fd      	ldr	r5, [r7, #12]
 8001fc2:	887e      	ldrh	r6, [r7, #2]
 8001fc4:	f8b7 8000 	ldrh.w	r8, [r7]
 8001fc8:	f7ff fd12 	bl	80019f0 <BSP_LCD_GetXSize>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	887b      	ldrh	r3, [r7, #2]
 8001fd0:	1ad1      	subs	r1, r2, r3
 8001fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8002000 <BSP_LCD_FillRect+0xa8>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	480b      	ldr	r0, [pc, #44]	@ (8002004 <BSP_LCD_FillRect+0xac>)
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4403      	add	r3, r0
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	9301      	str	r3, [sp, #4]
 8001fe6:	9100      	str	r1, [sp, #0]
 8001fe8:	4643      	mov	r3, r8
 8001fea:	4632      	mov	r2, r6
 8001fec:	4629      	mov	r1, r5
 8001fee:	4620      	mov	r0, r4
 8001ff0:	f000 f9d2 	bl	8002398 <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 8001ff4:	bf00      	nop
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ffe:	bf00      	nop
 8002000:	20000e24 	.word	0x20000e24
 8002004:	20000e28 	.word	0x20000e28
 8002008:	20000d0c 	.word	0x20000d0c

0800200c <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 8002010:	4b05      	ldr	r3, [pc, #20]	@ (8002028 <BSP_LCD_DisplayOn+0x1c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 800201a:	4b03      	ldr	r3, [pc, #12]	@ (8002028 <BSP_LCD_DisplayOn+0x1c>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	4798      	blx	r3
  }
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000e40 	.word	0x20000e40

0800202c <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08e      	sub	sp, #56	@ 0x38
 8002030:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	623b      	str	r3, [r7, #32]
 8002036:	4b61      	ldr	r3, [pc, #388]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203a:	4a60      	ldr	r2, [pc, #384]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 800203c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002040:	6453      	str	r3, [r2, #68]	@ 0x44
 8002042:	4b5e      	ldr	r3, [pc, #376]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002046:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800204a:	623b      	str	r3, [r7, #32]
 800204c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	4b5a      	ldr	r3, [pc, #360]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002056:	4a59      	ldr	r2, [pc, #356]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002058:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800205c:	6313      	str	r3, [r2, #48]	@ 0x30
 800205e:	4b57      	ldr	r3, [pc, #348]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002062:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002066:	61fb      	str	r3, [r7, #28]
 8002068:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	61bb      	str	r3, [r7, #24]
 800206e:	4b53      	ldr	r3, [pc, #332]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	4a52      	ldr	r2, [pc, #328]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	6313      	str	r3, [r2, #48]	@ 0x30
 800207a:	4b50      	ldr	r3, [pc, #320]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	61bb      	str	r3, [r7, #24]
 8002084:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	617b      	str	r3, [r7, #20]
 800208a:	4b4c      	ldr	r3, [pc, #304]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	4a4b      	ldr	r2, [pc, #300]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	6313      	str	r3, [r2, #48]	@ 0x30
 8002096:	4b49      	ldr	r3, [pc, #292]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	617b      	str	r3, [r7, #20]
 80020a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	4b45      	ldr	r3, [pc, #276]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	4a44      	ldr	r2, [pc, #272]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020ac:	f043 0304 	orr.w	r3, r3, #4
 80020b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b2:	4b42      	ldr	r3, [pc, #264]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	f003 0304 	and.w	r3, r3, #4
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	4b3e      	ldr	r3, [pc, #248]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c6:	4a3d      	ldr	r2, [pc, #244]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020c8:	f043 0308 	orr.w	r3, r3, #8
 80020cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ce:	4b3b      	ldr	r3, [pc, #236]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d2:	f003 0308 	and.w	r3, r3, #8
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	4b37      	ldr	r3, [pc, #220]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	4a36      	ldr	r2, [pc, #216]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020e4:	f043 0320 	orr.w	r3, r3, #32
 80020e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ea:	4b34      	ldr	r3, [pc, #208]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ee:	f003 0320 	and.w	r3, r3, #32
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	607b      	str	r3, [r7, #4]
 80020fa:	4b30      	ldr	r3, [pc, #192]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	4a2f      	ldr	r2, [pc, #188]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002100:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002104:	6313      	str	r3, [r2, #48]	@ 0x30
 8002106:	4b2d      	ldr	r3, [pc, #180]	@ (80021bc <BSP_LCD_MspInit+0x190>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800210e:	607b      	str	r3, [r7, #4]
 8002110:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002112:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002116:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002118:	2302      	movs	r3, #2
 800211a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002120:	2302      	movs	r3, #2
 8002122:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 8002124:	230e      	movs	r3, #14
 8002126:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002128:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800212c:	4619      	mov	r1, r3
 800212e:	4824      	ldr	r0, [pc, #144]	@ (80021c0 <BSP_LCD_MspInit+0x194>)
 8002130:	f003 f8e6 	bl	8005300 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002134:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002138:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800213a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800213e:	4619      	mov	r1, r3
 8002140:	4820      	ldr	r0, [pc, #128]	@ (80021c4 <BSP_LCD_MspInit+0x198>)
 8002142:	f003 f8dd 	bl	8005300 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002146:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800214c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002150:	4619      	mov	r1, r3
 8002152:	481d      	ldr	r0, [pc, #116]	@ (80021c8 <BSP_LCD_MspInit+0x19c>)
 8002154:	f003 f8d4 	bl	8005300 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002158:	2348      	movs	r3, #72	@ 0x48
 800215a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800215c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002160:	4619      	mov	r1, r3
 8002162:	481a      	ldr	r0, [pc, #104]	@ (80021cc <BSP_LCD_MspInit+0x1a0>)
 8002164:	f003 f8cc 	bl	8005300 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002168:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800216c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800216e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002172:	4619      	mov	r1, r3
 8002174:	4816      	ldr	r0, [pc, #88]	@ (80021d0 <BSP_LCD_MspInit+0x1a4>)
 8002176:	f003 f8c3 	bl	8005300 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800217a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800217e:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002180:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002184:	4619      	mov	r1, r3
 8002186:	4813      	ldr	r0, [pc, #76]	@ (80021d4 <BSP_LCD_MspInit+0x1a8>)
 8002188:	f003 f8ba 	bl	8005300 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800218c:	2303      	movs	r3, #3
 800218e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8002190:	2309      	movs	r3, #9
 8002192:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002194:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002198:	4619      	mov	r1, r3
 800219a:	480a      	ldr	r0, [pc, #40]	@ (80021c4 <BSP_LCD_MspInit+0x198>)
 800219c:	f003 f8b0 	bl	8005300 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80021a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80021a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80021a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021aa:	4619      	mov	r1, r3
 80021ac:	4809      	ldr	r0, [pc, #36]	@ (80021d4 <BSP_LCD_MspInit+0x1a8>)
 80021ae:	f003 f8a7 	bl	8005300 <HAL_GPIO_Init>
}
 80021b2:	bf00      	nop
 80021b4:	3738      	adds	r7, #56	@ 0x38
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020000 	.word	0x40020000
 80021c4:	40020400 	.word	0x40020400
 80021c8:	40020800 	.word	0x40020800
 80021cc:	40020c00 	.word	0x40020c00
 80021d0:	40021400 	.word	0x40021400
 80021d4:	40021800 	.word	0x40021800

080021d8 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80021d8:	b5b0      	push	{r4, r5, r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	603a      	str	r2, [r7, #0]
 80021e2:	80fb      	strh	r3, [r7, #6]
 80021e4:	460b      	mov	r3, r1
 80021e6:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80021e8:	4b0c      	ldr	r3, [pc, #48]	@ (800221c <BSP_LCD_DrawPixel+0x44>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002220 <BSP_LCD_DrawPixel+0x48>)
 80021ee:	2134      	movs	r1, #52	@ 0x34
 80021f0:	fb01 f303 	mul.w	r3, r1, r3
 80021f4:	4413      	add	r3, r2
 80021f6:	335c      	adds	r3, #92	@ 0x5c
 80021f8:	681c      	ldr	r4, [r3, #0]
 80021fa:	88bd      	ldrh	r5, [r7, #4]
 80021fc:	f7ff fbf8 	bl	80019f0 <BSP_LCD_GetXSize>
 8002200:	4603      	mov	r3, r0
 8002202:	fb03 f205 	mul.w	r2, r3, r5
 8002206:	88fb      	ldrh	r3, [r7, #6]
 8002208:	4413      	add	r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4423      	add	r3, r4
 800220e:	461a      	mov	r2, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	6013      	str	r3, [r2, #0]
}
 8002214:	bf00      	nop
 8002216:	3708      	adds	r7, #8
 8002218:	46bd      	mov	sp, r7
 800221a:	bdb0      	pop	{r4, r5, r7, pc}
 800221c:	20000e24 	.word	0x20000e24
 8002220:	20000d0c 	.word	0x20000d0c

08002224 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	603a      	str	r2, [r7, #0]
 800222e:	80fb      	strh	r3, [r7, #6]
 8002230:	460b      	mov	r3, r1
 8002232:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002234:	2300      	movs	r3, #0
 8002236:	61fb      	str	r3, [r7, #28]
 8002238:	2300      	movs	r3, #0
 800223a:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002240:	4b53      	ldr	r3, [pc, #332]	@ (8002390 <DrawChar+0x16c>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4953      	ldr	r1, [pc, #332]	@ (8002394 <DrawChar+0x170>)
 8002246:	4613      	mov	r3, r2
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	4413      	add	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	440b      	add	r3, r1
 8002250:	3308      	adds	r3, #8
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	88db      	ldrh	r3, [r3, #6]
 8002256:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002258:	4b4d      	ldr	r3, [pc, #308]	@ (8002390 <DrawChar+0x16c>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	494d      	ldr	r1, [pc, #308]	@ (8002394 <DrawChar+0x170>)
 800225e:	4613      	mov	r3, r2
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	4413      	add	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	440b      	add	r3, r1
 8002268:	3308      	adds	r3, #8
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	889b      	ldrh	r3, [r3, #4]
 800226e:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8002270:	8a3b      	ldrh	r3, [r7, #16]
 8002272:	3307      	adds	r3, #7
 8002274:	2b00      	cmp	r3, #0
 8002276:	da00      	bge.n	800227a <DrawChar+0x56>
 8002278:	3307      	adds	r3, #7
 800227a:	10db      	asrs	r3, r3, #3
 800227c:	b2db      	uxtb	r3, r3
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	b2da      	uxtb	r2, r3
 8002282:	8a3b      	ldrh	r3, [r7, #16]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 800228a:	2300      	movs	r3, #0
 800228c:	61fb      	str	r3, [r7, #28]
 800228e:	e076      	b.n	800237e <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8002290:	8a3b      	ldrh	r3, [r7, #16]
 8002292:	3307      	adds	r3, #7
 8002294:	2b00      	cmp	r3, #0
 8002296:	da00      	bge.n	800229a <DrawChar+0x76>
 8002298:	3307      	adds	r3, #7
 800229a:	10db      	asrs	r3, r3, #3
 800229c:	461a      	mov	r2, r3
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	fb02 f303 	mul.w	r3, r2, r3
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	4413      	add	r3, r2
 80022a8:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 80022aa:	8a3b      	ldrh	r3, [r7, #16]
 80022ac:	3307      	adds	r3, #7
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	da00      	bge.n	80022b4 <DrawChar+0x90>
 80022b2:	3307      	adds	r3, #7
 80022b4:	10db      	asrs	r3, r3, #3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d002      	beq.n	80022c0 <DrawChar+0x9c>
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d004      	beq.n	80022c8 <DrawChar+0xa4>
 80022be:	e00c      	b.n	80022da <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	617b      	str	r3, [r7, #20]
        break;
 80022c6:	e016      	b.n	80022f6 <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	021b      	lsls	r3, r3, #8
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	3201      	adds	r2, #1
 80022d2:	7812      	ldrb	r2, [r2, #0]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	617b      	str	r3, [r7, #20]
        break;
 80022d8:	e00d      	b.n	80022f6 <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	041a      	lsls	r2, r3, #16
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	3301      	adds	r3, #1
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	021b      	lsls	r3, r3, #8
 80022e8:	4313      	orrs	r3, r2
 80022ea:	68ba      	ldr	r2, [r7, #8]
 80022ec:	3202      	adds	r2, #2
 80022ee:	7812      	ldrb	r2, [r2, #0]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	617b      	str	r3, [r7, #20]
        break;
 80022f4:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80022f6:	2300      	movs	r3, #0
 80022f8:	61bb      	str	r3, [r7, #24]
 80022fa:	e036      	b.n	800236a <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 80022fc:	8a3a      	ldrh	r2, [r7, #16]
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	1ad2      	subs	r2, r2, r3
 8002302:	7bfb      	ldrb	r3, [r7, #15]
 8002304:	4413      	add	r3, r2
 8002306:	3b01      	subs	r3, #1
 8002308:	2201      	movs	r2, #1
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	461a      	mov	r2, r3
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	4013      	ands	r3, r2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d012      	beq.n	800233e <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	b29a      	uxth	r2, r3
 800231c:	88fb      	ldrh	r3, [r7, #6]
 800231e:	4413      	add	r3, r2
 8002320:	b298      	uxth	r0, r3
 8002322:	4b1b      	ldr	r3, [pc, #108]	@ (8002390 <DrawChar+0x16c>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	491b      	ldr	r1, [pc, #108]	@ (8002394 <DrawChar+0x170>)
 8002328:	4613      	mov	r3, r2
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	4413      	add	r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	88bb      	ldrh	r3, [r7, #4]
 8002336:	4619      	mov	r1, r3
 8002338:	f7ff ff4e 	bl	80021d8 <BSP_LCD_DrawPixel>
 800233c:	e012      	b.n	8002364 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	b29a      	uxth	r2, r3
 8002342:	88fb      	ldrh	r3, [r7, #6]
 8002344:	4413      	add	r3, r2
 8002346:	b298      	uxth	r0, r3
 8002348:	4b11      	ldr	r3, [pc, #68]	@ (8002390 <DrawChar+0x16c>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4911      	ldr	r1, [pc, #68]	@ (8002394 <DrawChar+0x170>)
 800234e:	4613      	mov	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	4413      	add	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	440b      	add	r3, r1
 8002358:	3304      	adds	r3, #4
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	88bb      	ldrh	r3, [r7, #4]
 800235e:	4619      	mov	r1, r3
 8002360:	f7ff ff3a 	bl	80021d8 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	3301      	adds	r3, #1
 8002368:	61bb      	str	r3, [r7, #24]
 800236a:	8a3b      	ldrh	r3, [r7, #16]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	429a      	cmp	r2, r3
 8002370:	d3c4      	bcc.n	80022fc <DrawChar+0xd8>
      }
    }
    Ypos++;
 8002372:	88bb      	ldrh	r3, [r7, #4]
 8002374:	3301      	adds	r3, #1
 8002376:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	3301      	adds	r3, #1
 800237c:	61fb      	str	r3, [r7, #28]
 800237e:	8a7b      	ldrh	r3, [r7, #18]
 8002380:	69fa      	ldr	r2, [r7, #28]
 8002382:	429a      	cmp	r2, r3
 8002384:	d384      	bcc.n	8002290 <DrawChar+0x6c>
  }
}
 8002386:	bf00      	nop
 8002388:	bf00      	nop
 800238a:	3720      	adds	r7, #32
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000e24 	.word	0x20000e24
 8002394:	20000e28 	.word	0x20000e28

08002398 <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af02      	add	r7, sp, #8
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
 80023a4:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80023a6:	4b16      	ldr	r3, [pc, #88]	@ (8002400 <FillBuffer+0x68>)
 80023a8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80023ac:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80023ae:	4b14      	ldr	r3, [pc, #80]	@ (8002400 <FillBuffer+0x68>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 80023b4:	4a12      	ldr	r2, [pc, #72]	@ (8002400 <FillBuffer+0x68>)
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 80023ba:	4b11      	ldr	r3, [pc, #68]	@ (8002400 <FillBuffer+0x68>)
 80023bc:	4a11      	ldr	r2, [pc, #68]	@ (8002404 <FillBuffer+0x6c>)
 80023be:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 80023c0:	480f      	ldr	r0, [pc, #60]	@ (8002400 <FillBuffer+0x68>)
 80023c2:	f002 fd11 	bl	8004de8 <HAL_DMA2D_Init>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d115      	bne.n	80023f8 <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 80023cc:	68f9      	ldr	r1, [r7, #12]
 80023ce:	480c      	ldr	r0, [pc, #48]	@ (8002400 <FillBuffer+0x68>)
 80023d0:	f002 fe68 	bl	80050a4 <HAL_DMA2D_ConfigLayer>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10e      	bne.n	80023f8 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80023da:	68ba      	ldr	r2, [r7, #8]
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	9300      	str	r3, [sp, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	69f9      	ldr	r1, [r7, #28]
 80023e4:	4806      	ldr	r0, [pc, #24]	@ (8002400 <FillBuffer+0x68>)
 80023e6:	f002 fd48 	bl	8004e7a <HAL_DMA2D_Start>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d103      	bne.n	80023f8 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80023f0:	210a      	movs	r1, #10
 80023f2:	4803      	ldr	r0, [pc, #12]	@ (8002400 <FillBuffer+0x68>)
 80023f4:	f002 fd6c 	bl	8004ed0 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80023f8:	bf00      	nop
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000db4 	.word	0x20000db4
 8002404:	4002b000 	.word	0x4002b000

08002408 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 800240c:	4b29      	ldr	r3, [pc, #164]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 800240e:	4a2a      	ldr	r2, [pc, #168]	@ (80024b8 <BSP_SDRAM_Init+0xb0>)
 8002410:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002412:	4b2a      	ldr	r3, [pc, #168]	@ (80024bc <BSP_SDRAM_Init+0xb4>)
 8002414:	2202      	movs	r2, #2
 8002416:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002418:	4b28      	ldr	r3, [pc, #160]	@ (80024bc <BSP_SDRAM_Init+0xb4>)
 800241a:	2207      	movs	r2, #7
 800241c:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800241e:	4b27      	ldr	r3, [pc, #156]	@ (80024bc <BSP_SDRAM_Init+0xb4>)
 8002420:	2204      	movs	r2, #4
 8002422:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002424:	4b25      	ldr	r3, [pc, #148]	@ (80024bc <BSP_SDRAM_Init+0xb4>)
 8002426:	2207      	movs	r2, #7
 8002428:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800242a:	4b24      	ldr	r3, [pc, #144]	@ (80024bc <BSP_SDRAM_Init+0xb4>)
 800242c:	2202      	movs	r2, #2
 800242e:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002430:	4b22      	ldr	r3, [pc, #136]	@ (80024bc <BSP_SDRAM_Init+0xb4>)
 8002432:	2202      	movs	r2, #2
 8002434:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002436:	4b21      	ldr	r3, [pc, #132]	@ (80024bc <BSP_SDRAM_Init+0xb4>)
 8002438:	2202      	movs	r2, #2
 800243a:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 800243c:	4b1d      	ldr	r3, [pc, #116]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 800243e:	2201      	movs	r2, #1
 8002440:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002442:	4b1c      	ldr	r3, [pc, #112]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 8002444:	2200      	movs	r2, #0
 8002446:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002448:	4b1a      	ldr	r3, [pc, #104]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 800244a:	2204      	movs	r2, #4
 800244c:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800244e:	4b19      	ldr	r3, [pc, #100]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 8002450:	2210      	movs	r2, #16
 8002452:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002454:	4b17      	ldr	r3, [pc, #92]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 8002456:	2240      	movs	r2, #64	@ 0x40
 8002458:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800245a:	4b16      	ldr	r3, [pc, #88]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 800245c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002460:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002462:	4b14      	ldr	r3, [pc, #80]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 8002464:	2200      	movs	r2, #0
 8002466:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002468:	4b12      	ldr	r3, [pc, #72]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 800246a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800246e:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002470:	4b10      	ldr	r3, [pc, #64]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 8002472:	2200      	movs	r2, #0
 8002474:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002476:	4b0f      	ldr	r3, [pc, #60]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 8002478:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800247c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 800247e:	2100      	movs	r1, #0
 8002480:	480c      	ldr	r0, [pc, #48]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 8002482:	f000 f87f 	bl	8002584 <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002486:	490d      	ldr	r1, [pc, #52]	@ (80024bc <BSP_SDRAM_Init+0xb4>)
 8002488:	480a      	ldr	r0, [pc, #40]	@ (80024b4 <BSP_SDRAM_Init+0xac>)
 800248a:	f005 fc53 	bl	8007d34 <HAL_SDRAM_Init>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d003      	beq.n	800249c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002494:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <BSP_SDRAM_Init+0xb8>)
 8002496:	2201      	movs	r2, #1
 8002498:	701a      	strb	r2, [r3, #0]
 800249a:	e002      	b.n	80024a2 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800249c:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <BSP_SDRAM_Init+0xb8>)
 800249e:	2200      	movs	r2, #0
 80024a0:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80024a2:	f240 506a 	movw	r0, #1386	@ 0x56a
 80024a6:	f000 f80d 	bl	80024c4 <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 80024aa:	4b05      	ldr	r3, [pc, #20]	@ (80024c0 <BSP_SDRAM_Init+0xb8>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000e44 	.word	0x20000e44
 80024b8:	a0000140 	.word	0xa0000140
 80024bc:	20000e78 	.word	0x20000e78
 80024c0:	20000058 	.word	0x20000058

080024c4 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80024cc:	2300      	movs	r3, #0
 80024ce:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80024d0:	4b2a      	ldr	r3, [pc, #168]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024d2:	2201      	movs	r2, #1
 80024d4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80024d6:	4b29      	ldr	r3, [pc, #164]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024d8:	2208      	movs	r2, #8
 80024da:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80024dc:	4b27      	ldr	r3, [pc, #156]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024de:	2201      	movs	r2, #1
 80024e0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80024e2:	4b26      	ldr	r3, [pc, #152]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80024e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024ec:	4923      	ldr	r1, [pc, #140]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024ee:	4824      	ldr	r0, [pc, #144]	@ (8002580 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80024f0:	f005 fc54 	bl	8007d9c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80024f4:	2001      	movs	r0, #1
 80024f6:	f002 f997 	bl	8004828 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80024fa:	4b20      	ldr	r3, [pc, #128]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024fc:	2202      	movs	r2, #2
 80024fe:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002500:	4b1e      	ldr	r3, [pc, #120]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002502:	2208      	movs	r2, #8
 8002504:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002506:	4b1d      	ldr	r3, [pc, #116]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002508:	2201      	movs	r2, #1
 800250a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800250c:	4b1b      	ldr	r3, [pc, #108]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800250e:	2200      	movs	r2, #0
 8002510:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002512:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002516:	4919      	ldr	r1, [pc, #100]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002518:	4819      	ldr	r0, [pc, #100]	@ (8002580 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800251a:	f005 fc3f 	bl	8007d9c <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800251e:	4b17      	ldr	r3, [pc, #92]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002520:	2203      	movs	r2, #3
 8002522:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002524:	4b15      	ldr	r3, [pc, #84]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002526:	2208      	movs	r2, #8
 8002528:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800252a:	4b14      	ldr	r3, [pc, #80]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800252c:	2204      	movs	r2, #4
 800252e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002530:	4b12      	ldr	r3, [pc, #72]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002532:	2200      	movs	r2, #0
 8002534:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002536:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800253a:	4910      	ldr	r1, [pc, #64]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800253c:	4810      	ldr	r0, [pc, #64]	@ (8002580 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800253e:	f005 fc2d 	bl	8007d9c <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002542:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8002546:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002548:	4b0c      	ldr	r3, [pc, #48]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800254a:	2204      	movs	r2, #4
 800254c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800254e:	4b0b      	ldr	r3, [pc, #44]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002550:	2208      	movs	r2, #8
 8002552:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002554:	4b09      	ldr	r3, [pc, #36]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002556:	2201      	movs	r2, #1
 8002558:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	4a07      	ldr	r2, [pc, #28]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800255e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002560:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002564:	4905      	ldr	r1, [pc, #20]	@ (800257c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002566:	4806      	ldr	r0, [pc, #24]	@ (8002580 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002568:	f005 fc18 	bl	8007d9c <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	4804      	ldr	r0, [pc, #16]	@ (8002580 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002570:	f005 fc49 	bl	8007e06 <HAL_SDRAM_ProgramRefreshRate>
}
 8002574:	bf00      	nop
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	20000e94 	.word	0x20000e94
 8002580:	20000e44 	.word	0x20000e44

08002584 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b090      	sub	sp, #64	@ 0x40
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b00      	cmp	r3, #0
 8002592:	f000 80ec 	beq.w	800276e <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	62bb      	str	r3, [r7, #40]	@ 0x28
 800259a:	4b77      	ldr	r3, [pc, #476]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 800259c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800259e:	4a76      	ldr	r2, [pc, #472]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	6393      	str	r3, [r2, #56]	@ 0x38
 80025a6:	4b74      	ldr	r3, [pc, #464]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80025b6:	4b70      	ldr	r3, [pc, #448]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	4a6f      	ldr	r2, [pc, #444]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80025c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025c2:	4b6d      	ldr	r3, [pc, #436]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80025cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	623b      	str	r3, [r7, #32]
 80025d2:	4b69      	ldr	r3, [pc, #420]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d6:	4a68      	ldr	r2, [pc, #416]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025d8:	f043 0302 	orr.w	r3, r3, #2
 80025dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025de:	4b66      	ldr	r3, [pc, #408]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	623b      	str	r3, [r7, #32]
 80025e8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	61fb      	str	r3, [r7, #28]
 80025ee:	4b62      	ldr	r3, [pc, #392]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	4a61      	ldr	r2, [pc, #388]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025f4:	f043 0304 	orr.w	r3, r3, #4
 80025f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fa:	4b5f      	ldr	r3, [pc, #380]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	61fb      	str	r3, [r7, #28]
 8002604:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	61bb      	str	r3, [r7, #24]
 800260a:	4b5b      	ldr	r3, [pc, #364]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	4a5a      	ldr	r2, [pc, #360]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 8002610:	f043 0308 	orr.w	r3, r3, #8
 8002614:	6313      	str	r3, [r2, #48]	@ 0x30
 8002616:	4b58      	ldr	r3, [pc, #352]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	61bb      	str	r3, [r7, #24]
 8002620:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	617b      	str	r3, [r7, #20]
 8002626:	4b54      	ldr	r3, [pc, #336]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	4a53      	ldr	r2, [pc, #332]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 800262c:	f043 0310 	orr.w	r3, r3, #16
 8002630:	6313      	str	r3, [r2, #48]	@ 0x30
 8002632:	4b51      	ldr	r3, [pc, #324]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	f003 0310 	and.w	r3, r3, #16
 800263a:	617b      	str	r3, [r7, #20]
 800263c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	613b      	str	r3, [r7, #16]
 8002642:	4b4d      	ldr	r3, [pc, #308]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	4a4c      	ldr	r2, [pc, #304]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 8002648:	f043 0320 	orr.w	r3, r3, #32
 800264c:	6313      	str	r3, [r2, #48]	@ 0x30
 800264e:	4b4a      	ldr	r3, [pc, #296]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	f003 0320 	and.w	r3, r3, #32
 8002656:	613b      	str	r3, [r7, #16]
 8002658:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	4b46      	ldr	r3, [pc, #280]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	4a45      	ldr	r2, [pc, #276]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 8002664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002668:	6313      	str	r3, [r2, #48]	@ 0x30
 800266a:	4b43      	ldr	r3, [pc, #268]	@ (8002778 <BSP_SDRAM_MspInit+0x1f4>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800267a:	2302      	movs	r3, #2
 800267c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800267e:	2300      	movs	r3, #0
 8002680:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002682:	230c      	movs	r3, #12
 8002684:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002686:	2360      	movs	r3, #96	@ 0x60
 8002688:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800268a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800268e:	4619      	mov	r1, r3
 8002690:	483a      	ldr	r0, [pc, #232]	@ (800277c <BSP_SDRAM_MspInit+0x1f8>)
 8002692:	f002 fe35 	bl	8005300 <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 8002696:	2301      	movs	r3, #1
 8002698:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800269a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800269e:	4619      	mov	r1, r3
 80026a0:	4837      	ldr	r0, [pc, #220]	@ (8002780 <BSP_SDRAM_MspInit+0x1fc>)
 80026a2:	f002 fe2d 	bl	8005300 <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80026a6:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80026aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80026ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026b0:	4619      	mov	r1, r3
 80026b2:	4834      	ldr	r0, [pc, #208]	@ (8002784 <BSP_SDRAM_MspInit+0x200>)
 80026b4:	f002 fe24 	bl	8005300 <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80026b8:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80026bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80026be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026c2:	4619      	mov	r1, r3
 80026c4:	4830      	ldr	r0, [pc, #192]	@ (8002788 <BSP_SDRAM_MspInit+0x204>)
 80026c6:	f002 fe1b 	bl	8005300 <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 80026ca:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80026ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80026d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026d4:	4619      	mov	r1, r3
 80026d6:	482d      	ldr	r0, [pc, #180]	@ (800278c <BSP_SDRAM_MspInit+0x208>)
 80026d8:	f002 fe12 	bl	8005300 <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 80026dc:	f248 1333 	movw	r3, #33075	@ 0x8133
 80026e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80026e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026e6:	4619      	mov	r1, r3
 80026e8:	4829      	ldr	r0, [pc, #164]	@ (8002790 <BSP_SDRAM_MspInit+0x20c>)
 80026ea:	f002 fe09 	bl	8005300 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80026ee:	4b29      	ldr	r3, [pc, #164]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80026f4:	4b27      	ldr	r3, [pc, #156]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 80026f6:	2280      	movs	r2, #128	@ 0x80
 80026f8:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80026fa:	4b26      	ldr	r3, [pc, #152]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 80026fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002700:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002702:	4b24      	ldr	r3, [pc, #144]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 8002704:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002708:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800270a:	4b22      	ldr	r3, [pc, #136]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 800270c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002710:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002712:	4b20      	ldr	r3, [pc, #128]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 8002714:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002718:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 800271a:	4b1e      	ldr	r3, [pc, #120]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 800271c:	2200      	movs	r2, #0
 800271e:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002720:	4b1c      	ldr	r3, [pc, #112]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 8002722:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002726:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002728:	4b1a      	ldr	r3, [pc, #104]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 800272a:	2200      	movs	r2, #0
 800272c:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800272e:	4b19      	ldr	r3, [pc, #100]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 8002730:	2203      	movs	r2, #3
 8002732:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002734:	4b17      	ldr	r3, [pc, #92]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 8002736:	2200      	movs	r2, #0
 8002738:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 800273a:	4b16      	ldr	r3, [pc, #88]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 800273c:	2200      	movs	r2, #0
 800273e:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002740:	4b14      	ldr	r3, [pc, #80]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 8002742:	4a15      	ldr	r2, [pc, #84]	@ (8002798 <BSP_SDRAM_MspInit+0x214>)
 8002744:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a12      	ldr	r2, [pc, #72]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 800274a:	631a      	str	r2, [r3, #48]	@ 0x30
 800274c:	4a11      	ldr	r2, [pc, #68]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 8002752:	4810      	ldr	r0, [pc, #64]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 8002754:	f002 fa38 	bl	8004bc8 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 8002758:	480e      	ldr	r0, [pc, #56]	@ (8002794 <BSP_SDRAM_MspInit+0x210>)
 800275a:	f002 f987 	bl	8004a6c <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800275e:	2200      	movs	r2, #0
 8002760:	210f      	movs	r1, #15
 8002762:	2038      	movs	r0, #56	@ 0x38
 8002764:	f002 f93c 	bl	80049e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002768:	2038      	movs	r0, #56	@ 0x38
 800276a:	f002 f955 	bl	8004a18 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800276e:	bf00      	nop
 8002770:	3740      	adds	r7, #64	@ 0x40
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800
 800277c:	40020400 	.word	0x40020400
 8002780:	40020800 	.word	0x40020800
 8002784:	40020c00 	.word	0x40020c00
 8002788:	40021000 	.word	0x40021000
 800278c:	40021400 	.word	0x40021400
 8002790:	40021800 	.word	0x40021800
 8002794:	20000ea4 	.word	0x20000ea4
 8002798:	40026410 	.word	0x40026410

0800279c <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	460a      	mov	r2, r1
 80027a6:	80fb      	strh	r3, [r7, #6]
 80027a8:	4613      	mov	r3, r2
 80027aa:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 80027b0:	4a13      	ldr	r2, [pc, #76]	@ (8002800 <BSP_TS_Init+0x64>)
 80027b2:	88fb      	ldrh	r3, [r7, #6]
 80027b4:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 80027b6:	4a13      	ldr	r2, [pc, #76]	@ (8002804 <BSP_TS_Init+0x68>)
 80027b8:	88bb      	ldrh	r3, [r7, #4]
 80027ba:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if (stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 80027bc:	4b12      	ldr	r3, [pc, #72]	@ (8002808 <BSP_TS_Init+0x6c>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2082      	movs	r0, #130	@ 0x82
 80027c2:	4798      	blx	r3
 80027c4:	4603      	mov	r3, r0
 80027c6:	461a      	mov	r2, r3
 80027c8:	f640 0311 	movw	r3, #2065	@ 0x811
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d104      	bne.n	80027da <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 80027d0:	4b0e      	ldr	r3, [pc, #56]	@ (800280c <BSP_TS_Init+0x70>)
 80027d2:	4a0d      	ldr	r2, [pc, #52]	@ (8002808 <BSP_TS_Init+0x6c>)
 80027d4:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == TS_OK)
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d109      	bne.n	80027f4 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 80027e0:	4b0a      	ldr	r3, [pc, #40]	@ (800280c <BSP_TS_Init+0x70>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2082      	movs	r0, #130	@ 0x82
 80027e8:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 80027ea:	4b08      	ldr	r3, [pc, #32]	@ (800280c <BSP_TS_Init+0x70>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	2082      	movs	r0, #130	@ 0x82
 80027f2:	4798      	blx	r3
  }

  return ret;
 80027f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000f08 	.word	0x20000f08
 8002804:	20000f0a 	.word	0x20000f0a
 8002808:	2000005c 	.word	0x2000005c
 800280c:	20000f04 	.word	0x20000f04

08002810 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef *TsState)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff, x, y, xr, yr;

  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8002818:	4b4f      	ldr	r3, [pc, #316]	@ (8002958 <BSP_TS_GetState+0x148>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	2082      	movs	r0, #130	@ 0x82
 8002820:	4798      	blx	r3
 8002822:	4603      	mov	r3, r0
 8002824:	461a      	mov	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	801a      	strh	r2, [r3, #0]

  if (TsState->TouchDetected)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	881b      	ldrh	r3, [r3, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	f000 808d 	beq.w	800294e <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8002834:	4b48      	ldr	r3, [pc, #288]	@ (8002958 <BSP_TS_GetState+0x148>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	f107 020c 	add.w	r2, r7, #12
 800283e:	f107 010e 	add.w	r1, r7, #14
 8002842:	2082      	movs	r0, #130	@ 0x82
 8002844:	4798      	blx	r3
    /* Y value first correction */
    y = 3700 - y;
#else

    /* Y value first correction */
    y -= 360;
 8002846:	89bb      	ldrh	r3, [r7, #12]
 8002848:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800284c:	b29b      	uxth	r3, r3
 800284e:	81bb      	strh	r3, [r7, #12]

#endif

    /* Y value second correction */
    yr = y / 11;
 8002850:	89bb      	ldrh	r3, [r7, #12]
 8002852:	4a42      	ldr	r2, [pc, #264]	@ (800295c <BSP_TS_GetState+0x14c>)
 8002854:	fba2 2303 	umull	r2, r3, r2, r3
 8002858:	08db      	lsrs	r3, r3, #3
 800285a:	82bb      	strh	r3, [r7, #20]

    /* Return y position value */
    if (yr <= 0)
 800285c:	8abb      	ldrh	r3, [r7, #20]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d102      	bne.n	8002868 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 8002862:	2300      	movs	r3, #0
 8002864:	82bb      	strh	r3, [r7, #20]
 8002866:	e008      	b.n	800287a <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8002868:	4b3d      	ldr	r3, [pc, #244]	@ (8002960 <BSP_TS_GetState+0x150>)
 800286a:	881b      	ldrh	r3, [r3, #0]
 800286c:	8aba      	ldrh	r2, [r7, #20]
 800286e:	429a      	cmp	r2, r3
 8002870:	d903      	bls.n	800287a <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 8002872:	4b3b      	ldr	r3, [pc, #236]	@ (8002960 <BSP_TS_GetState+0x150>)
 8002874:	881b      	ldrh	r3, [r3, #0]
 8002876:	3b01      	subs	r3, #1
 8002878:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 800287a:	8abb      	ldrh	r3, [r7, #20]
 800287c:	81bb      	strh	r3, [r7, #12]

    /* X value first correction */
    if (x <= 3000)
 800287e:	89fb      	ldrh	r3, [r7, #14]
 8002880:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002884:	4293      	cmp	r3, r2
 8002886:	d806      	bhi.n	8002896 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 8002888:	89fb      	ldrh	r3, [r7, #14]
 800288a:	f5c3 6371 	rsb	r3, r3, #3856	@ 0xf10
 800288e:	330e      	adds	r3, #14
 8002890:	b29b      	uxth	r3, r3
 8002892:	81fb      	strh	r3, [r7, #14]
 8002894:	e005      	b.n	80028a2 <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 8002896:	89fb      	ldrh	r3, [r7, #14]
 8002898:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 800289c:	3308      	adds	r3, #8
 800289e:	b29b      	uxth	r3, r3
 80028a0:	81fb      	strh	r3, [r7, #14]
    }

    /* X value second correction */
    xr = x / 15;
 80028a2:	89fb      	ldrh	r3, [r7, #14]
 80028a4:	4a2f      	ldr	r2, [pc, #188]	@ (8002964 <BSP_TS_GetState+0x154>)
 80028a6:	fba2 2303 	umull	r2, r3, r2, r3
 80028aa:	08db      	lsrs	r3, r3, #3
 80028ac:	82fb      	strh	r3, [r7, #22]

    /* Return X position value */
    if (xr <= 0)
 80028ae:	8afb      	ldrh	r3, [r7, #22]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d102      	bne.n	80028ba <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 80028b4:	2300      	movs	r3, #0
 80028b6:	82fb      	strh	r3, [r7, #22]
 80028b8:	e008      	b.n	80028cc <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 80028ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002968 <BSP_TS_GetState+0x158>)
 80028bc:	881b      	ldrh	r3, [r3, #0]
 80028be:	8afa      	ldrh	r2, [r7, #22]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d903      	bls.n	80028cc <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 80028c4:	4b28      	ldr	r3, [pc, #160]	@ (8002968 <BSP_TS_GetState+0x158>)
 80028c6:	881b      	ldrh	r3, [r3, #0]
 80028c8:	3b01      	subs	r3, #1
 80028ca:	82fb      	strh	r3, [r7, #22]
    }
    else
    {}

    x = xr;
 80028cc:	8afb      	ldrh	r3, [r7, #22]
 80028ce:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x ? (x - _x): (_x - x);
 80028d0:	89fb      	ldrh	r3, [r7, #14]
 80028d2:	461a      	mov	r2, r3
 80028d4:	4b25      	ldr	r3, [pc, #148]	@ (800296c <BSP_TS_GetState+0x15c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d906      	bls.n	80028ea <BSP_TS_GetState+0xda>
 80028dc:	89fa      	ldrh	r2, [r7, #14]
 80028de:	4b23      	ldr	r3, [pc, #140]	@ (800296c <BSP_TS_GetState+0x15c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	e005      	b.n	80028f6 <BSP_TS_GetState+0xe6>
 80028ea:	4b20      	ldr	r3, [pc, #128]	@ (800296c <BSP_TS_GetState+0x15c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	89fb      	ldrh	r3, [r7, #14]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y ? (y - _y) : (_y - y);
 80028f8:	89bb      	ldrh	r3, [r7, #12]
 80028fa:	461a      	mov	r2, r3
 80028fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002970 <BSP_TS_GetState+0x160>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d906      	bls.n	8002912 <BSP_TS_GetState+0x102>
 8002904:	89ba      	ldrh	r2, [r7, #12]
 8002906:	4b1a      	ldr	r3, [pc, #104]	@ (8002970 <BSP_TS_GetState+0x160>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	b29b      	uxth	r3, r3
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	b29b      	uxth	r3, r3
 8002910:	e005      	b.n	800291e <BSP_TS_GetState+0x10e>
 8002912:	4b17      	ldr	r3, [pc, #92]	@ (8002970 <BSP_TS_GetState+0x160>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	b29a      	uxth	r2, r3
 8002918:	89bb      	ldrh	r3, [r7, #12]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	b29b      	uxth	r3, r3
 800291e:	823b      	strh	r3, [r7, #16]

    if (xDiff + yDiff > 5)
 8002920:	8a7a      	ldrh	r2, [r7, #18]
 8002922:	8a3b      	ldrh	r3, [r7, #16]
 8002924:	4413      	add	r3, r2
 8002926:	2b05      	cmp	r3, #5
 8002928:	dd07      	ble.n	800293a <BSP_TS_GetState+0x12a>
    {
      _x = x;
 800292a:	89fb      	ldrh	r3, [r7, #14]
 800292c:	461a      	mov	r2, r3
 800292e:	4b0f      	ldr	r3, [pc, #60]	@ (800296c <BSP_TS_GetState+0x15c>)
 8002930:	601a      	str	r2, [r3, #0]
      _y = y;
 8002932:	89bb      	ldrh	r3, [r7, #12]
 8002934:	461a      	mov	r2, r3
 8002936:	4b0e      	ldr	r3, [pc, #56]	@ (8002970 <BSP_TS_GetState+0x160>)
 8002938:	601a      	str	r2, [r3, #0]
    }

    /* Update the X position */
    TsState->X = _x;
 800293a:	4b0c      	ldr	r3, [pc, #48]	@ (800296c <BSP_TS_GetState+0x15c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	b29a      	uxth	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	805a      	strh	r2, [r3, #2]

    /* Update the Y position */
    TsState->Y = _y;
 8002944:	4b0a      	ldr	r3, [pc, #40]	@ (8002970 <BSP_TS_GetState+0x160>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	b29a      	uxth	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	809a      	strh	r2, [r3, #4]
  }
}
 800294e:	bf00      	nop
 8002950:	3718      	adds	r7, #24
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20000f04 	.word	0x20000f04
 800295c:	ba2e8ba3 	.word	0xba2e8ba3
 8002960:	20000f0a 	.word	0x20000f0a
 8002964:	88888889 	.word	0x88888889
 8002968:	20000f08 	.word	0x20000f08
 800296c:	20000f0c 	.word	0x20000f0c
 8002970:	20000f10 	.word	0x20000f10

08002974 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;

  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 800297e:	88fb      	ldrh	r3, [r7, #6]
 8002980:	4618      	mov	r0, r3
 8002982:	f000 fa59 	bl	8002e38 <stmpe811_GetInstance>
 8002986:	4603      	mov	r3, r0
 8002988:	73fb      	strb	r3, [r7, #15]

  /* To prevent double initialization */
  if(instance == 0xFF)
 800298a:	7bfb      	ldrb	r3, [r7, #15]
 800298c:	2bff      	cmp	r3, #255	@ 0xff
 800298e:	d112      	bne.n	80029b6 <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8002990:	2000      	movs	r0, #0
 8002992:	f000 fa51 	bl	8002e38 <stmpe811_GetInstance>
 8002996:	4603      	mov	r3, r0
 8002998:	73bb      	strb	r3, [r7, #14]

    if(empty < STMPE811_MAX_INSTANCE)
 800299a:	7bbb      	ldrb	r3, [r7, #14]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d80a      	bhi.n	80029b6 <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 80029a0:	7bbb      	ldrb	r3, [r7, #14]
 80029a2:	88fa      	ldrh	r2, [r7, #6]
 80029a4:	b2d1      	uxtb	r1, r2
 80029a6:	4a06      	ldr	r2, [pc, #24]	@ (80029c0 <stmpe811_Init+0x4c>)
 80029a8:	54d1      	strb	r1, [r2, r3]

      /* Initialize IO BUS layer */
      IOE_Init();
 80029aa:	f7fe ff64 	bl	8001876 <IOE_Init>

      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 80029ae:	88fb      	ldrh	r3, [r7, #6]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f000 f807 	bl	80029c4 <stmpe811_Reset>
    }
  }
}
 80029b6:	bf00      	nop
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20000f14 	.word	0x20000f14

080029c4 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	4603      	mov	r3, r0
 80029cc:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 80029ce:	88fb      	ldrh	r3, [r7, #6]
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2202      	movs	r2, #2
 80029d4:	2103      	movs	r1, #3
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fe ff59 	bl	800188e <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10);
 80029dc:	200a      	movs	r0, #10
 80029de:	f7fe ff92 	bl	8001906 <IOE_Delay>

  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 80029e2:	88fb      	ldrh	r3, [r7, #6]
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2200      	movs	r2, #0
 80029e8:	2103      	movs	r1, #3
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7fe ff4f 	bl	800188e <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2);
 80029f0:	2002      	movs	r0, #2
 80029f2:	f7fe ff88 	bl	8001906 <IOE_Delay>
}
 80029f6:	bf00      	nop
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 80029fe:	b590      	push	{r4, r7, lr}
 8002a00:	b083      	sub	sp, #12
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	4603      	mov	r3, r0
 8002a06:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init();
 8002a08:	f7fe ff35 	bl	8001876 <IOE_Init>

  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002a0c:	88fb      	ldrh	r3, [r7, #6]
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2100      	movs	r1, #0
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe ff4e 	bl	80018b4 <IOE_Read>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	b21b      	sxth	r3, r3
 8002a1c:	021b      	lsls	r3, r3, #8
 8002a1e:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 8002a20:	88fb      	ldrh	r3, [r7, #6]
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	2101      	movs	r1, #1
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fe ff44 	bl	80018b4 <IOE_Read>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002a30:	4323      	orrs	r3, r4
 8002a32:	b21b      	sxth	r3, r3
 8002a34:	b29b      	uxth	r3, r3
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd90      	pop	{r4, r7, pc}

08002a3e <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b084      	sub	sp, #16
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	4603      	mov	r3, r0
 8002a46:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	73fb      	strb	r3, [r7, #15]

  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8002a4c:	88fb      	ldrh	r3, [r7, #6]
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	2109      	movs	r1, #9
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7fe ff2e 	bl	80018b4 <IOE_Read>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Enabled */
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8002a5c:	7bfb      	ldrb	r3, [r7, #15]
 8002a5e:	f043 0301 	orr.w	r3, r3, #1
 8002a62:	73fb      	strb	r3, [r7, #15]

  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8002a64:	88fb      	ldrh	r3, [r7, #6]
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	7bfa      	ldrb	r2, [r7, #15]
 8002a6a:	2109      	movs	r1, #9
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7fe ff0e 	bl	800188e <IOE_Write>
}
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b084      	sub	sp, #16
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	4603      	mov	r3, r0
 8002a82:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002a84:	2300      	movs	r3, #0
 8002a86:	73fb      	strb	r3, [r7, #15]

  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8002a88:	88fb      	ldrh	r3, [r7, #6]
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	2109      	movs	r1, #9
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7fe ff10 	bl	80018b4 <IOE_Read>
 8002a94:	4603      	mov	r3, r0
 8002a96:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 8002a98:	7bfb      	ldrb	r3, [r7, #15]
 8002a9a:	f023 0301 	bic.w	r3, r3, #1
 8002a9e:	73fb      	strb	r3, [r7, #15]

  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8002aa0:	88fb      	ldrh	r3, [r7, #6]
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	7bfa      	ldrb	r2, [r7, #15]
 8002aa6:	2109      	movs	r1, #9
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fe fef0 	bl	800188e <IOE_Write>

}
 8002aae:	bf00      	nop
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b084      	sub	sp, #16
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	4603      	mov	r3, r0
 8002abe:	460a      	mov	r2, r1
 8002ac0:	80fb      	strh	r3, [r7, #6]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002aca:	88fb      	ldrh	r3, [r7, #6]
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	210a      	movs	r1, #10
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fe feef 	bl	80018b4 <IOE_Read>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp |= Source;
 8002ada:	7bfa      	ldrb	r2, [r7, #15]
 8002adc:	797b      	ldrb	r3, [r7, #5]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	7bfa      	ldrb	r2, [r7, #15]
 8002ae8:	210a      	movs	r1, #10
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fe fecf 	bl	800188e <IOE_Write>
}
 8002af0:	bf00      	nop
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	460a      	mov	r2, r1
 8002b02:	80fb      	strh	r3, [r7, #6]
 8002b04:	4613      	mov	r3, r2
 8002b06:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002b0c:	88fb      	ldrh	r3, [r7, #6]
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	210a      	movs	r1, #10
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fe fece 	bl	80018b4 <IOE_Read>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp &= ~Source;
 8002b1c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002b20:	43db      	mvns	r3, r3
 8002b22:	b25a      	sxtb	r2, r3
 8002b24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	b25b      	sxtb	r3, r3
 8002b2c:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);
 8002b2e:	88fb      	ldrh	r3, [r7, #6]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	7bfa      	ldrb	r2, [r7, #15]
 8002b34:	210a      	movs	r1, #10
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7fe fea9 	bl	800188e <IOE_Write>
}
 8002b3c:	bf00      	nop
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	460a      	mov	r2, r1
 8002b4e:	80fb      	strh	r3, [r7, #6]
 8002b50:	4613      	mov	r3, r2
 8002b52:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 8002b54:	88fb      	ldrh	r3, [r7, #6]
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	210b      	movs	r1, #11
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe feaa 	bl	80018b4 <IOE_Read>
 8002b60:	4603      	mov	r3, r0
 8002b62:	461a      	mov	r2, r3
 8002b64:	797b      	ldrb	r3, [r7, #5]
 8002b66:	4013      	ands	r3, r2
 8002b68:	b2db      	uxtb	r3, r3
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	460a      	mov	r2, r1
 8002b7c:	80fb      	strh	r3, [r7, #6]
 8002b7e:	4613      	mov	r3, r2
 8002b80:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8002b82:	88fb      	ldrh	r3, [r7, #6]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	797a      	ldrb	r2, [r7, #5]
 8002b88:	210b      	movs	r1, #11
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7fe fe7f 	bl	800188e <IOE_Write>
}
 8002b90:	bf00      	nop
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	6039      	str	r1, [r7, #0]
 8002ba2:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8002ba8:	88fb      	ldrh	r3, [r7, #6]
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2117      	movs	r1, #23
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fe fe80 	bl	80018b4 <IOE_Read>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */
  tmp &= ~(uint8_t)IO_Pin;
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	b25b      	sxtb	r3, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	b25a      	sxtb	r2, r3
 8002bc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	b25b      	sxtb	r3, r3
 8002bc8:	73fb      	strb	r3, [r7, #15]

  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp);
 8002bca:	88fb      	ldrh	r3, [r7, #6]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	7bfa      	ldrb	r2, [r7, #15]
 8002bd0:	2117      	movs	r1, #23
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fe fe5b 	bl	800188e <IOE_Write>
}
 8002bd8:	bf00      	nop
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8002bea:	88fb      	ldrh	r3, [r7, #6]
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2104      	movs	r1, #4
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7fe fe5f 	bl	80018b4 <IOE_Read>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	73fb      	strb	r3, [r7, #15]

  /* Set the Functionalities to be Enabled */
  mode &= ~(STMPE811_IO_FCT);
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	f023 0304 	bic.w	r3, r3, #4
 8002c00:	73fb      	strb	r3, [r7, #15]

  /* Write the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode);
 8002c02:	88fb      	ldrh	r3, [r7, #6]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	7bfa      	ldrb	r2, [r7, #15]
 8002c08:	2104      	movs	r1, #4
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fe fe3f 	bl	800188e <IOE_Write>

  /* Select TSC pins in TSC alternate mode */
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 8002c10:	88fb      	ldrh	r3, [r7, #6]
 8002c12:	21f0      	movs	r1, #240	@ 0xf0
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff ffbf 	bl	8002b98 <stmpe811_IO_EnableAF>

  /* Set the Functionalities to be Enabled */
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);
 8002c1a:	7bfb      	ldrb	r3, [r7, #15]
 8002c1c:	f023 0303 	bic.w	r3, r3, #3
 8002c20:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode);
 8002c22:	88fb      	ldrh	r3, [r7, #6]
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	7bfa      	ldrb	r2, [r7, #15]
 8002c28:	2104      	movs	r1, #4
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fe fe2f 	bl	800188e <IOE_Write>

  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8002c30:	88fb      	ldrh	r3, [r7, #6]
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2249      	movs	r2, #73	@ 0x49
 8002c36:	2120      	movs	r1, #32
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fe fe28 	bl	800188e <IOE_Write>

  /* Wait for 2 ms */
  IOE_Delay(2);
 8002c3e:	2002      	movs	r0, #2
 8002c40:	f7fe fe61 	bl	8001906 <IOE_Delay>

  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 8002c44:	88fb      	ldrh	r3, [r7, #6]
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2201      	movs	r2, #1
 8002c4a:	2121      	movs	r1, #33	@ 0x21
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fe fe1e 	bl	800188e <IOE_Write>
  /* Configuration:
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A);
 8002c52:	88fb      	ldrh	r3, [r7, #6]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	229a      	movs	r2, #154	@ 0x9a
 8002c58:	2141      	movs	r1, #65	@ 0x41
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fe fe17 	bl	800188e <IOE_Write>

  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8002c60:	88fb      	ldrh	r3, [r7, #6]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	2201      	movs	r2, #1
 8002c66:	214a      	movs	r1, #74	@ 0x4a
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe fe10 	bl	800188e <IOE_Write>

  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002c6e:	88fb      	ldrh	r3, [r7, #6]
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2201      	movs	r2, #1
 8002c74:	214b      	movs	r1, #75	@ 0x4b
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe fe09 	bl	800188e <IOE_Write>

  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002c7c:	88fb      	ldrh	r3, [r7, #6]
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	2200      	movs	r2, #0
 8002c82:	214b      	movs	r1, #75	@ 0x4b
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7fe fe02 	bl	800188e <IOE_Write>

  /* Set the range and accuracy pf the pressure measurement (Z) :
     - Fractional part :7
     - Whole part      :1
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8002c8a:	88fb      	ldrh	r3, [r7, #6]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2201      	movs	r2, #1
 8002c90:	2156      	movs	r1, #86	@ 0x56
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe fdfb 	bl	800188e <IOE_Write>

  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8002c98:	88fb      	ldrh	r3, [r7, #6]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	2158      	movs	r1, #88	@ 0x58
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7fe fdf4 	bl	800188e <IOE_Write>

  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8002ca6:	88fb      	ldrh	r3, [r7, #6]
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2201      	movs	r2, #1
 8002cac:	2140      	movs	r1, #64	@ 0x40
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7fe fded 	bl	800188e <IOE_Write>

  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 8002cb4:	88fb      	ldrh	r3, [r7, #6]
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	22ff      	movs	r2, #255	@ 0xff
 8002cba:	210b      	movs	r1, #11
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7fe fde6 	bl	800188e <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2);
 8002cc2:	2002      	movs	r0, #2
 8002cc4:	f7fe fe1f 	bl	8001906 <IOE_Delay>
}
 8002cc8:	bf00      	nop
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	73fb      	strb	r3, [r7, #15]

  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)STMPE811_TS_CTRL_STATUS);
 8002cde:	88fb      	ldrh	r3, [r7, #6]
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2140      	movs	r1, #64	@ 0x40
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fe fde5 	bl	80018b4 <IOE_Read>
 8002cea:	4603      	mov	r3, r0
 8002cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf0:	2b80      	cmp	r3, #128	@ 0x80
 8002cf2:	bf0c      	ite	eq
 8002cf4:	2301      	moveq	r3, #1
 8002cf6:	2300      	movne	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	73bb      	strb	r3, [r7, #14]

  if(state > 0)
 8002cfc:	7bbb      	ldrb	r3, [r7, #14]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00b      	beq.n	8002d1a <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8002d02:	88fb      	ldrh	r3, [r7, #6]
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	214c      	movs	r1, #76	@ 0x4c
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7fe fdd3 	bl	80018b4 <IOE_Read>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d010      	beq.n	8002d36 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
 8002d18:	e00d      	b.n	8002d36 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002d1a:	88fb      	ldrh	r3, [r7, #6]
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2201      	movs	r2, #1
 8002d20:	214b      	movs	r1, #75	@ 0x4b
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7fe fdb3 	bl	800188e <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002d28:	88fb      	ldrh	r3, [r7, #6]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	214b      	movs	r1, #75	@ 0x4b
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7fe fdac 	bl	800188e <IOE_Write>
  }

  return ret;
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
 8002d4c:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;

  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 8002d4e:	89fb      	ldrh	r3, [r7, #14]
 8002d50:	b2d8      	uxtb	r0, r3
 8002d52:	f107 0210 	add.w	r2, r7, #16
 8002d56:	2304      	movs	r3, #4
 8002d58:	21d7      	movs	r1, #215	@ 0xd7
 8002d5a:	f7fe fdbe 	bl	80018da <IOE_ReadMultiple>

  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);
 8002d5e:	7c3b      	ldrb	r3, [r7, #16]
 8002d60:	061a      	lsls	r2, r3, #24
 8002d62:	7c7b      	ldrb	r3, [r7, #17]
 8002d64:	041b      	lsls	r3, r3, #16
 8002d66:	431a      	orrs	r2, r3
 8002d68:	7cbb      	ldrb	r3, [r7, #18]
 8002d6a:	021b      	lsls	r3, r3, #8
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	7cfa      	ldrb	r2, [r7, #19]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	0d1b      	lsrs	r3, r3, #20
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	0a1b      	lsrs	r3, r3, #8
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	801a      	strh	r2, [r3, #0]

  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002d8e:	89fb      	ldrh	r3, [r7, #14]
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2201      	movs	r2, #1
 8002d94:	214b      	movs	r1, #75	@ 0x4b
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fe fd79 	bl	800188e <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002d9c:	89fb      	ldrh	r3, [r7, #14]
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2200      	movs	r2, #0
 8002da2:	214b      	movs	r1, #75	@ 0x4b
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fe fd72 	bl	800188e <IOE_Write>
}
 8002daa:	bf00      	nop
 8002dac:	3718      	adds	r7, #24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b082      	sub	sp, #8
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	4603      	mov	r3, r0
 8002dba:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8002dbc:	f7fe fd61 	bl	8001882 <IOE_ITConfig>

  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT);
 8002dc0:	88fb      	ldrh	r3, [r7, #6]
 8002dc2:	211f      	movs	r1, #31
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff fe76 	bl	8002ab6 <stmpe811_EnableITSource>

  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002dca:	88fb      	ldrh	r3, [r7, #6]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff fe36 	bl	8002a3e <stmpe811_EnableGlobalIT>
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	4603      	mov	r3, r0
 8002de2:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8002de4:	88fb      	ldrh	r3, [r7, #6]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fe47 	bl	8002a7a <stmpe811_DisableGlobalIT>

  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT);
 8002dec:	88fb      	ldrh	r3, [r7, #6]
 8002dee:	211f      	movs	r1, #31
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff fe81 	bl	8002af8 <stmpe811_DisableITSource>
}
 8002df6:	bf00      	nop
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b082      	sub	sp, #8
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	4603      	mov	r3, r0
 8002e06:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8002e08:	88fb      	ldrh	r3, [r7, #6]
 8002e0a:	211f      	movs	r1, #31
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fe99 	bl	8002b44 <stmpe811_ReadGITStatus>
 8002e12:	4603      	mov	r3, r0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 8002e26:	88fb      	ldrh	r3, [r7, #6]
 8002e28:	211f      	movs	r1, #31
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff fea1 	bl	8002b72 <stmpe811_ClearGlobalIT>
}
 8002e30:	bf00      	nop
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <stmpe811_GetInstance>:
  *         and return its index
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	73fb      	strb	r3, [r7, #15]

  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002e46:	2300      	movs	r3, #0
 8002e48:	73fb      	strb	r3, [r7, #15]
 8002e4a:	e00b      	b.n	8002e64 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
 8002e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e78 <stmpe811_GetInstance+0x40>)
 8002e50:	5cd3      	ldrb	r3, [r2, r3]
 8002e52:	461a      	mov	r2, r3
 8002e54:	88fb      	ldrh	r3, [r7, #6]
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d101      	bne.n	8002e5e <stmpe811_GetInstance+0x26>
    {
      return idx;
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	e006      	b.n	8002e6c <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
 8002e60:	3301      	adds	r3, #1
 8002e62:	73fb      	strb	r3, [r7, #15]
 8002e64:	7bfb      	ldrb	r3, [r7, #15]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d9f0      	bls.n	8002e4c <stmpe811_GetInstance+0x14>
    }
  }

  return 0xFF;
 8002e6a:	23ff      	movs	r3, #255	@ 0xff
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3714      	adds	r7, #20
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	20000f14 	.word	0x20000f14

08002e7c <AI_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* Initialize AI Model */
static void AI_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b090      	sub	sp, #64	@ 0x40
 8002e80:	af00      	add	r7, sp, #0
  ai_error err;

  /* Create network instance */
  err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 8002e82:	2100      	movs	r1, #0
 8002e84:	4821      	ldr	r0, [pc, #132]	@ (8002f0c <AI_Init+0x90>)
 8002e86:	f006 fe3f 	bl	8009b08 <ai_network_create>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (err.type != AI_ERROR_NONE) {
 8002e8e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d004      	beq.n	8002ea0 <AI_Init+0x24>
    printf("Error: could not create NN instance\r\n");
 8002e96:	481e      	ldr	r0, [pc, #120]	@ (8002f10 <AI_Init+0x94>)
 8002e98:	f00a fbc4 	bl	800d624 <puts>
    while(1);
 8002e9c:	bf00      	nop
 8002e9e:	e7fd      	b.n	8002e9c <AI_Init+0x20>
  }

  /* Initialize network */
  const ai_network_params params = {
    AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
 8002ea0:	f006 fefc 	bl	8009c9c <ai_network_data_weights_get>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	1d3b      	adds	r3, r7, #4
 8002ea8:	4611      	mov	r1, r2
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f006 fec2 	bl	8009c34 <ai_network_data_weights_buffer_get>
    AI_NETWORK_DATA_ACTIVATIONS(activations)
 8002eb0:	f107 0320 	add.w	r3, r7, #32
 8002eb4:	4917      	ldr	r1, [pc, #92]	@ (8002f14 <AI_Init+0x98>)
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f006 fe88 	bl	8009bcc <ai_network_data_activations_buffer_get>
  };

  if (!ai_network_init(network, &params)) {
 8002ebc:	4b13      	ldr	r3, [pc, #76]	@ (8002f0c <AI_Init+0x90>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	1d3a      	adds	r2, r7, #4
 8002ec2:	4611      	mov	r1, r2
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f006 fe35 	bl	8009b34 <ai_network_init>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	f083 0301 	eor.w	r3, r3, #1
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d004      	beq.n	8002ee0 <AI_Init+0x64>
    printf("Error: could not initialize NN\r\n");
 8002ed6:	4810      	ldr	r0, [pc, #64]	@ (8002f18 <AI_Init+0x9c>)
 8002ed8:	f00a fba4 	bl	800d624 <puts>
    while(1);
 8002edc:	bf00      	nop
 8002ede:	e7fd      	b.n	8002edc <AI_Init+0x60>
  }

  /* Get network info */
  if (!ai_network_get_report(network, &network_info)) {
 8002ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8002f0c <AI_Init+0x90>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	490d      	ldr	r1, [pc, #52]	@ (8002f1c <AI_Init+0xa0>)
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f006 fda2 	bl	8009a30 <ai_network_get_report>
 8002eec:	4603      	mov	r3, r0
 8002eee:	f083 0301 	eor.w	r3, r3, #1
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d004      	beq.n	8002f02 <AI_Init+0x86>
    printf("Error: could not get NN report\r\n");
 8002ef8:	4809      	ldr	r0, [pc, #36]	@ (8002f20 <AI_Init+0xa4>)
 8002efa:	f00a fb93 	bl	800d624 <puts>
    while(1);
 8002efe:	bf00      	nop
 8002f00:	e7fd      	b.n	8002efe <AI_Init+0x82>
  }
}
 8002f02:	bf00      	nop
 8002f04:	3740      	adds	r7, #64	@ 0x40
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	20003c34 	.word	0x20003c34
 8002f10:	0800f960 	.word	0x0800f960
 8002f14:	20000f18 	.word	0x20000f18
 8002f18:	0800f988 	.word	0x0800f988
 8002f1c:	20003c38 	.word	0x20003c38
 8002f20:	0800f9a8 	.word	0x0800f9a8

08002f24 <Touchscreen_Init>:

/* Initialize Touchscreen */
static void Touchscreen_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
  uint32_t ts_status = BSP_TS_Init(240, 320);
 8002f2a:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8002f2e:	20f0      	movs	r0, #240	@ 0xf0
 8002f30:	f7ff fc34 	bl	800279c <BSP_TS_Init>
 8002f34:	4603      	mov	r3, r0
 8002f36:	607b      	str	r3, [r7, #4]
  if (ts_status != TS_OK) {
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d004      	beq.n	8002f48 <Touchscreen_Init+0x24>
    printf("Error: Touchscreen initialization failed\r\n");
 8002f3e:	4804      	ldr	r0, [pc, #16]	@ (8002f50 <Touchscreen_Init+0x2c>)
 8002f40:	f00a fb70 	bl	800d624 <puts>
    Error_Handler();
 8002f44:	f000 ff22 	bl	8003d8c <Error_Handler>
  }
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	0800f9c8 	.word	0x0800f9c8

08002f54 <LCD_Init>:

/* Initialize LCD Display */
static void LCD_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* Initialize LCD */
  BSP_LCD_Init();
 8002f58:	f7fe fce0 	bl	800191c <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER);
 8002f5c:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 8002f60:	2000      	movs	r0, #0
 8002f62:	f7fe fd5d 	bl	8001a20 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(0);
 8002f66:	2000      	movs	r0, #0
 8002f68:	f7fe fdbe 	bl	8001ae8 <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();
 8002f6c:	f7ff f84e 	bl	800200c <BSP_LCD_DisplayOn>

  /* Clear entire screen to white */
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8002f70:	f04f 30ff 	mov.w	r0, #4294967295
 8002f74:	f7fe fe14 	bl	8001ba0 <BSP_LCD_Clear>

  /* Set default drawing colors */
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8002f78:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8002f7c:	f7fe fdc4 	bl	8001b08 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8002f80:	f04f 30ff 	mov.w	r0, #4294967295
 8002f84:	f7fe fdd8 	bl	8001b38 <BSP_LCD_SetBackColor>

  /* Draw Canvas border (200x200 at 20,20) */
  BSP_LCD_DrawRect(CANVAS_MARGIN - 2, CANVAS_MARGIN - 2,
 8002f88:	23cc      	movs	r3, #204	@ 0xcc
 8002f8a:	22cc      	movs	r2, #204	@ 0xcc
 8002f8c:	2112      	movs	r1, #18
 8002f8e:	2012      	movs	r0, #18
 8002f90:	f7fe ffb0 	bl	8001ef4 <BSP_LCD_DrawRect>
                   CANVAS_SIZE + 4, CANVAS_SIZE + 4);

  /* Draw Buttons */
  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8002f94:	4824      	ldr	r0, [pc, #144]	@ (8003028 <LCD_Init+0xd4>)
 8002f96:	f7fe fdb7 	bl	8001b08 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(CLEAR_BUTTON_X, CLEAR_BUTTON_Y,
 8002f9a:	2328      	movs	r3, #40	@ 0x28
 8002f9c:	223c      	movs	r2, #60	@ 0x3c
 8002f9e:	21f0      	movs	r1, #240	@ 0xf0
 8002fa0:	2028      	movs	r0, #40	@ 0x28
 8002fa2:	f7fe ffd9 	bl	8001f58 <BSP_LCD_FillRect>
                   CLEAR_BUTTON_WIDTH, CLEAR_BUTTON_HEIGHT);

  BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8002fa6:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8002faa:	f7fe fdad 	bl	8001b08 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(RECOGNIZE_BUTTON_X, RECOGNIZE_BUTTON_Y,
 8002fae:	2328      	movs	r3, #40	@ 0x28
 8002fb0:	223c      	movs	r2, #60	@ 0x3c
 8002fb2:	21f0      	movs	r1, #240	@ 0xf0
 8002fb4:	20a0      	movs	r0, #160	@ 0xa0
 8002fb6:	f7fe ffcf 	bl	8001f58 <BSP_LCD_FillRect>
                   RECOGNIZE_BUTTON_WIDTH, RECOGNIZE_BUTTON_HEIGHT);

  /* Button text */
  BSP_LCD_SetFont(&Font16);
 8002fba:	481c      	ldr	r0, [pc, #112]	@ (800302c <LCD_Init+0xd8>)
 8002fbc:	f7fe fdd6 	bl	8001b6c <BSP_LCD_SetFont>
  BSP_LCD_SetBackColor(LCD_COLOR_RED);
 8002fc0:	4819      	ldr	r0, [pc, #100]	@ (8003028 <LCD_Init+0xd4>)
 8002fc2:	f7fe fdb9 	bl	8001b38 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8002fca:	f7fe fd9d 	bl	8001b08 <BSP_LCD_SetTextColor>
  BSP_LCD_DisplayStringAt(CLEAR_BUTTON_X + 10, CLEAR_BUTTON_Y + 12,
 8002fce:	2303      	movs	r3, #3
 8002fd0:	4a17      	ldr	r2, [pc, #92]	@ (8003030 <LCD_Init+0xdc>)
 8002fd2:	21fc      	movs	r1, #252	@ 0xfc
 8002fd4:	2032      	movs	r0, #50	@ 0x32
 8002fd6:	f7fe fe4f 	bl	8001c78 <BSP_LCD_DisplayStringAt>
                          (uint8_t *)"CLEAR", LEFT_MODE);

  BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8002fda:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8002fde:	f7fe fdab 	bl	8001b38 <BSP_LCD_SetBackColor>
  BSP_LCD_DisplayStringAt(RECOGNIZE_BUTTON_X + 10, RECOGNIZE_BUTTON_Y + 12,
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	4a13      	ldr	r2, [pc, #76]	@ (8003034 <LCD_Init+0xe0>)
 8002fe6:	21fc      	movs	r1, #252	@ 0xfc
 8002fe8:	20aa      	movs	r0, #170	@ 0xaa
 8002fea:	f7fe fe45 	bl	8001c78 <BSP_LCD_DisplayStringAt>
                          (uint8_t *)"RECOG", LEFT_MODE);

  /* Title and instructions */
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8002fee:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff2:	f7fe fda1 	bl	8001b38 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8002ff6:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8002ffa:	f7fe fd85 	bl	8001b08 <BSP_LCD_SetTextColor>
  BSP_LCD_SetFont(&Font20);
 8002ffe:	480e      	ldr	r0, [pc, #56]	@ (8003038 <LCD_Init+0xe4>)
 8003000:	f7fe fdb4 	bl	8001b6c <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 5, (uint8_t *)"Digit Recognition", CENTER_MODE);
 8003004:	2301      	movs	r3, #1
 8003006:	4a0d      	ldr	r2, [pc, #52]	@ (800303c <LCD_Init+0xe8>)
 8003008:	2105      	movs	r1, #5
 800300a:	2000      	movs	r0, #0
 800300c:	f7fe fe34 	bl	8001c78 <BSP_LCD_DisplayStringAt>
  BSP_LCD_SetFont(&Font16);
 8003010:	4806      	ldr	r0, [pc, #24]	@ (800302c <LCD_Init+0xd8>)
 8003012:	f7fe fdab 	bl	8001b6c <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 30, (uint8_t *)"Draw a digit (0-9)", CENTER_MODE);
 8003016:	2301      	movs	r3, #1
 8003018:	4a09      	ldr	r2, [pc, #36]	@ (8003040 <LCD_Init+0xec>)
 800301a:	211e      	movs	r1, #30
 800301c:	2000      	movs	r0, #0
 800301e:	f7fe fe2b 	bl	8001c78 <BSP_LCD_DisplayStringAt>
}
 8003022:	bf00      	nop
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	ffff0000 	.word	0xffff0000
 800302c:	20000050 	.word	0x20000050
 8003030:	0800f9f4 	.word	0x0800f9f4
 8003034:	0800f9fc 	.word	0x0800f9fc
 8003038:	20000048 	.word	0x20000048
 800303c:	0800fa04 	.word	0x0800fa04
 8003040:	0800fa18 	.word	0x0800fa18

08003044 <Clear_Canvas>:

/* Clear drawing canvas */
static void Clear_Canvas(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* Clear canvas array */
  memset(canvas, 0, sizeof(canvas));
 8003048:	f649 4240 	movw	r2, #40000	@ 0x9c40
 800304c:	2100      	movs	r1, #0
 800304e:	481a      	ldr	r0, [pc, #104]	@ (80030b8 <Clear_Canvas+0x74>)
 8003050:	f00a fbea 	bl	800d828 <memset>

  /* Clear LCD canvas area */
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8003054:	f04f 30ff 	mov.w	r0, #4294967295
 8003058:	f7fe fd56 	bl	8001b08 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(CANVAS_MARGIN, CANVAS_MARGIN, CANVAS_SIZE, CANVAS_SIZE);
 800305c:	23c8      	movs	r3, #200	@ 0xc8
 800305e:	22c8      	movs	r2, #200	@ 0xc8
 8003060:	2114      	movs	r1, #20
 8003062:	2014      	movs	r0, #20
 8003064:	f7fe ff78 	bl	8001f58 <BSP_LCD_FillRect>

  /* Redraw canvas border */
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8003068:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800306c:	f7fe fd4c 	bl	8001b08 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawRect(CANVAS_MARGIN - 2, CANVAS_MARGIN - 2,
 8003070:	23cc      	movs	r3, #204	@ 0xcc
 8003072:	22cc      	movs	r2, #204	@ 0xcc
 8003074:	2112      	movs	r1, #18
 8003076:	2012      	movs	r0, #18
 8003078:	f7fe ff3c 	bl	8001ef4 <BSP_LCD_DrawRect>
                   CANVAS_SIZE + 4, CANVAS_SIZE + 4);

  /* Clear previous result */
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800307c:	f04f 30ff 	mov.w	r0, #4294967295
 8003080:	f7fe fd42 	bl	8001b08 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(RESULT_TEXT_X - 60, RESULT_TEXT_Y, 135, 48);
 8003084:	2330      	movs	r3, #48	@ 0x30
 8003086:	2287      	movs	r2, #135	@ 0x87
 8003088:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 800308c:	203c      	movs	r0, #60	@ 0x3c
 800308e:	f7fe ff63 	bl	8001f58 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8003092:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8003096:	f7fe fd37 	bl	8001b08 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800309a:	f04f 30ff 	mov.w	r0, #4294967295
 800309e:	f7fe fd4b 	bl	8001b38 <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font16);
 80030a2:	4806      	ldr	r0, [pc, #24]	@ (80030bc <Clear_Canvas+0x78>)
 80030a4:	f7fe fd62 	bl	8001b6c <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 30, (uint8_t *)"Draw a digit (0-9)", CENTER_MODE);
 80030a8:	2301      	movs	r3, #1
 80030aa:	4a05      	ldr	r2, [pc, #20]	@ (80030c0 <Clear_Canvas+0x7c>)
 80030ac:	211e      	movs	r1, #30
 80030ae:	2000      	movs	r0, #0
 80030b0:	f7fe fde2 	bl	8001c78 <BSP_LCD_DisplayStringAt>
}
 80030b4:	bf00      	nop
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	20003cc0 	.word	0x20003cc0
 80030bc:	20000050 	.word	0x20000050
 80030c0:	0800fa18 	.word	0x0800fa18

080030c4 <Draw_Line>:

/* Draw line between two points */
static void Draw_Line(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80030c4:	b590      	push	{r4, r7, lr}
 80030c6:	b08f      	sub	sp, #60	@ 0x3c
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	4604      	mov	r4, r0
 80030cc:	4608      	mov	r0, r1
 80030ce:	4611      	mov	r1, r2
 80030d0:	461a      	mov	r2, r3
 80030d2:	4623      	mov	r3, r4
 80030d4:	80fb      	strh	r3, [r7, #6]
 80030d6:	4603      	mov	r3, r0
 80030d8:	80bb      	strh	r3, [r7, #4]
 80030da:	460b      	mov	r3, r1
 80030dc:	807b      	strh	r3, [r7, #2]
 80030de:	4613      	mov	r3, r2
 80030e0:	803b      	strh	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80030e2:	883a      	ldrh	r2, [r7, #0]
 80030e4:	88bb      	ldrh	r3, [r7, #4]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80030ec:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80030f0:	8879      	ldrh	r1, [r7, #2]
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	1acb      	subs	r3, r1, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	bfb8      	it	lt
 80030fa:	425b      	neglt	r3, r3
 80030fc:	429a      	cmp	r2, r3
 80030fe:	bfcc      	ite	gt
 8003100:	2301      	movgt	r3, #1
 8003102:	2300      	movle	r3, #0
 8003104:	b2db      	uxtb	r3, r3
 8003106:	857b      	strh	r3, [r7, #42]	@ 0x2a

  if (steep) {
 8003108:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00b      	beq.n	8003128 <Draw_Line+0x64>
    SWAP(x0, y0);
 8003110:	88fb      	ldrh	r3, [r7, #6]
 8003112:	627b      	str	r3, [r7, #36]	@ 0x24
 8003114:	88bb      	ldrh	r3, [r7, #4]
 8003116:	80fb      	strh	r3, [r7, #6]
 8003118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311a:	80bb      	strh	r3, [r7, #4]
    SWAP(x1, y1);
 800311c:	887b      	ldrh	r3, [r7, #2]
 800311e:	623b      	str	r3, [r7, #32]
 8003120:	883b      	ldrh	r3, [r7, #0]
 8003122:	807b      	strh	r3, [r7, #2]
 8003124:	6a3b      	ldr	r3, [r7, #32]
 8003126:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1) {
 8003128:	88fa      	ldrh	r2, [r7, #6]
 800312a:	887b      	ldrh	r3, [r7, #2]
 800312c:	429a      	cmp	r2, r3
 800312e:	d90b      	bls.n	8003148 <Draw_Line+0x84>
    SWAP(x0, x1);
 8003130:	88fb      	ldrh	r3, [r7, #6]
 8003132:	61fb      	str	r3, [r7, #28]
 8003134:	887b      	ldrh	r3, [r7, #2]
 8003136:	80fb      	strh	r3, [r7, #6]
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	807b      	strh	r3, [r7, #2]
    SWAP(y0, y1);
 800313c:	88bb      	ldrh	r3, [r7, #4]
 800313e:	61bb      	str	r3, [r7, #24]
 8003140:	883b      	ldrh	r3, [r7, #0]
 8003142:	80bb      	strh	r3, [r7, #4]
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx = x1 - x0;
 8003148:	887a      	ldrh	r2, [r7, #2]
 800314a:	88fb      	ldrh	r3, [r7, #6]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	b29b      	uxth	r3, r3
 8003150:	82fb      	strh	r3, [r7, #22]
  int16_t dy = abs(y1 - y0);
 8003152:	883a      	ldrh	r2, [r7, #0]
 8003154:	88bb      	ldrh	r3, [r7, #4]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b00      	cmp	r3, #0
 800315a:	bfb8      	it	lt
 800315c:	425b      	neglt	r3, r3
 800315e:	82bb      	strh	r3, [r7, #20]
  int16_t err = dx / 2;
 8003160:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003164:	0fda      	lsrs	r2, r3, #31
 8003166:	4413      	add	r3, r2
 8003168:	105b      	asrs	r3, r3, #1
 800316a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  int16_t ystep = (y0 < y1) ? 1 : -1;
 800316c:	88ba      	ldrh	r2, [r7, #4]
 800316e:	883b      	ldrh	r3, [r7, #0]
 8003170:	429a      	cmp	r2, r3
 8003172:	d201      	bcs.n	8003178 <Draw_Line+0xb4>
 8003174:	2301      	movs	r3, #1
 8003176:	e001      	b.n	800317c <Draw_Line+0xb8>
 8003178:	f04f 33ff 	mov.w	r3, #4294967295
 800317c:	827b      	strh	r3, [r7, #18]

  BSP_LCD_SetTextColor(LCD_COLOR_BLACK); /* Ensure color is set */
 800317e:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8003182:	f7fe fcc1 	bl	8001b08 <BSP_LCD_SetTextColor>
  for (; x0 <= x1; x0++) {
 8003186:	e06e      	b.n	8003266 <Draw_Line+0x1a2>
    int16_t base_x = steep ? y0 : x0;
 8003188:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800318c:	2b00      	cmp	r3, #0
 800318e:	d002      	beq.n	8003196 <Draw_Line+0xd2>
 8003190:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003194:	e001      	b.n	800319a <Draw_Line+0xd6>
 8003196:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800319a:	823b      	strh	r3, [r7, #16]
    int16_t base_y = steep ? x0 : y0;
 800319c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <Draw_Line+0xe6>
 80031a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031a8:	e001      	b.n	80031ae <Draw_Line+0xea>
 80031aa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80031ae:	81fb      	strh	r3, [r7, #14]

    for (int i = -LINE_THICKNESS/2; i <= LINE_THICKNESS/2; i++) {
 80031b0:	f06f 0306 	mvn.w	r3, #6
 80031b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80031b6:	e03e      	b.n	8003236 <Draw_Line+0x172>
      for (int j = -LINE_THICKNESS/2; j <= LINE_THICKNESS/2; j++) {
 80031b8:	f06f 0306 	mvn.w	r3, #6
 80031bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031be:	e034      	b.n	800322a <Draw_Line+0x166>
        int16_t px = base_x + i;
 80031c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	8a3b      	ldrh	r3, [r7, #16]
 80031c6:	4413      	add	r3, r2
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	81bb      	strh	r3, [r7, #12]
        int16_t py = base_y + j;
 80031cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	89fb      	ldrh	r3, [r7, #14]
 80031d2:	4413      	add	r3, r2
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	817b      	strh	r3, [r7, #10]
        if (px >= CANVAS_MARGIN && px < CANVAS_MARGIN + CANVAS_SIZE &&
 80031d8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80031dc:	2b13      	cmp	r3, #19
 80031de:	dd21      	ble.n	8003224 <Draw_Line+0x160>
 80031e0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80031e4:	2bdb      	cmp	r3, #219	@ 0xdb
 80031e6:	dc1d      	bgt.n	8003224 <Draw_Line+0x160>
 80031e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80031ec:	2b13      	cmp	r3, #19
 80031ee:	dd19      	ble.n	8003224 <Draw_Line+0x160>
            py >= CANVAS_MARGIN && py < CANVAS_MARGIN + CANVAS_SIZE) {
 80031f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80031f4:	2bdb      	cmp	r3, #219	@ 0xdb
 80031f6:	dc15      	bgt.n	8003224 <Draw_Line+0x160>
          canvas[py - CANVAS_MARGIN][px - CANVAS_MARGIN] = 255;
 80031f8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80031fc:	f1a3 0214 	sub.w	r2, r3, #20
 8003200:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003204:	3b14      	subs	r3, #20
 8003206:	491c      	ldr	r1, [pc, #112]	@ (8003278 <Draw_Line+0x1b4>)
 8003208:	20c8      	movs	r0, #200	@ 0xc8
 800320a:	fb00 f202 	mul.w	r2, r0, r2
 800320e:	440a      	add	r2, r1
 8003210:	4413      	add	r3, r2
 8003212:	22ff      	movs	r2, #255	@ 0xff
 8003214:	701a      	strb	r2, [r3, #0]
          BSP_LCD_DrawPixel(px, py, LCD_COLOR_BLACK);
 8003216:	89bb      	ldrh	r3, [r7, #12]
 8003218:	8979      	ldrh	r1, [r7, #10]
 800321a:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 800321e:	4618      	mov	r0, r3
 8003220:	f7fe ffda 	bl	80021d8 <BSP_LCD_DrawPixel>
      for (int j = -LINE_THICKNESS/2; j <= LINE_THICKNESS/2; j++) {
 8003224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003226:	3301      	adds	r3, #1
 8003228:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800322a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800322c:	2b07      	cmp	r3, #7
 800322e:	ddc7      	ble.n	80031c0 <Draw_Line+0xfc>
    for (int i = -LINE_THICKNESS/2; i <= LINE_THICKNESS/2; i++) {
 8003230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003232:	3301      	adds	r3, #1
 8003234:	633b      	str	r3, [r7, #48]	@ 0x30
 8003236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003238:	2b07      	cmp	r3, #7
 800323a:	ddbd      	ble.n	80031b8 <Draw_Line+0xf4>
        }
      }
    }

    err -= dy;
 800323c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800323e:	8abb      	ldrh	r3, [r7, #20]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	b29b      	uxth	r3, r3
 8003244:	86fb      	strh	r3, [r7, #54]	@ 0x36
    if (err < 0) {
 8003246:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800324a:	2b00      	cmp	r3, #0
 800324c:	da08      	bge.n	8003260 <Draw_Line+0x19c>
      y0 += ystep;
 800324e:	8a7a      	ldrh	r2, [r7, #18]
 8003250:	88bb      	ldrh	r3, [r7, #4]
 8003252:	4413      	add	r3, r2
 8003254:	80bb      	strh	r3, [r7, #4]
      err += dx;
 8003256:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8003258:	8afb      	ldrh	r3, [r7, #22]
 800325a:	4413      	add	r3, r2
 800325c:	b29b      	uxth	r3, r3
 800325e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  for (; x0 <= x1; x0++) {
 8003260:	88fb      	ldrh	r3, [r7, #6]
 8003262:	3301      	adds	r3, #1
 8003264:	80fb      	strh	r3, [r7, #6]
 8003266:	88fa      	ldrh	r2, [r7, #6]
 8003268:	887b      	ldrh	r3, [r7, #2]
 800326a:	429a      	cmp	r2, r3
 800326c:	d98c      	bls.n	8003188 <Draw_Line+0xc4>
    }
  }
}
 800326e:	bf00      	nop
 8003270:	bf00      	nop
 8003272:	373c      	adds	r7, #60	@ 0x3c
 8003274:	46bd      	mov	sp, r7
 8003276:	bd90      	pop	{r4, r7, pc}
 8003278:	20003cc0 	.word	0x20003cc0

0800327c <Process_Touch>:

/* Process touch events */
static void Process_Touch(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
  TS_StateTypeDef ts_state;
  BSP_TS_GetState(&ts_state);
 8003282:	463b      	mov	r3, r7
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff fac3 	bl	8002810 <BSP_TS_GetState>

  if (ts_state.TouchDetected) {
 800328a:	883b      	ldrh	r3, [r7, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 8081 	beq.w	8003394 <Process_Touch+0x118>
    /* Raw touch coordinates */
    uint16_t x = ts_state.X;
 8003292:	887b      	ldrh	r3, [r7, #2]
 8003294:	81fb      	strh	r3, [r7, #14]
    uint16_t touch_y = ts_state.Y;
 8003296:	88bb      	ldrh	r3, [r7, #4]
 8003298:	81bb      	strh	r3, [r7, #12]

//    /* Transform coordinates: completely opposite */
//    uint16_t x = 240 - touch_x;  /* Invert X */
    uint16_t y = 320 - touch_y;  /* Invert Y */
 800329a:	89bb      	ldrh	r3, [r7, #12]
 800329c:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80032a0:	817b      	strh	r3, [r7, #10]
//    char msg[50];
//    sprintf(msg, "Touch: Raw(%d,%d) -> LCD(%d,%d)\r\n", touch_x, touch_y, x, y);
//    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 100);

    /* Clear button (y=240 now) */
    if (x >= CLEAR_BUTTON_X && x <= CLEAR_BUTTON_X + CLEAR_BUTTON_WIDTH &&
 80032a2:	89fb      	ldrh	r3, [r7, #14]
 80032a4:	2b27      	cmp	r3, #39	@ 0x27
 80032a6:	d90f      	bls.n	80032c8 <Process_Touch+0x4c>
 80032a8:	89fb      	ldrh	r3, [r7, #14]
 80032aa:	2b64      	cmp	r3, #100	@ 0x64
 80032ac:	d80c      	bhi.n	80032c8 <Process_Touch+0x4c>
 80032ae:	897b      	ldrh	r3, [r7, #10]
 80032b0:	2bef      	cmp	r3, #239	@ 0xef
 80032b2:	d909      	bls.n	80032c8 <Process_Touch+0x4c>
        y >= CLEAR_BUTTON_Y && y <= CLEAR_BUTTON_Y + CLEAR_BUTTON_HEIGHT) {
 80032b4:	897b      	ldrh	r3, [r7, #10]
 80032b6:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 80032ba:	d805      	bhi.n	80032c8 <Process_Touch+0x4c>
      Clear_Canvas();
 80032bc:	f7ff fec2 	bl	8003044 <Clear_Canvas>
      HAL_Delay(200);
 80032c0:	20c8      	movs	r0, #200	@ 0xc8
 80032c2:	f001 fab1 	bl	8004828 <HAL_Delay>
      return;
 80032c6:	e068      	b.n	800339a <Process_Touch+0x11e>
    }

    /* Recognize button */
    if (x >= RECOGNIZE_BUTTON_X && x <= RECOGNIZE_BUTTON_X + RECOGNIZE_BUTTON_WIDTH &&
 80032c8:	89fb      	ldrh	r3, [r7, #14]
 80032ca:	2b9f      	cmp	r3, #159	@ 0x9f
 80032cc:	d90f      	bls.n	80032ee <Process_Touch+0x72>
 80032ce:	89fb      	ldrh	r3, [r7, #14]
 80032d0:	2bdc      	cmp	r3, #220	@ 0xdc
 80032d2:	d80c      	bhi.n	80032ee <Process_Touch+0x72>
 80032d4:	897b      	ldrh	r3, [r7, #10]
 80032d6:	2bef      	cmp	r3, #239	@ 0xef
 80032d8:	d909      	bls.n	80032ee <Process_Touch+0x72>
        y >= RECOGNIZE_BUTTON_Y && y <= RECOGNIZE_BUTTON_Y + RECOGNIZE_BUTTON_HEIGHT) {
 80032da:	897b      	ldrh	r3, [r7, #10]
 80032dc:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 80032e0:	d805      	bhi.n	80032ee <Process_Touch+0x72>
      Recognize_Digit();
 80032e2:	f000 f951 	bl	8003588 <Recognize_Digit>
      HAL_Delay(200);
 80032e6:	20c8      	movs	r0, #200	@ 0xc8
 80032e8:	f001 fa9e 	bl	8004828 <HAL_Delay>
      return;
 80032ec:	e055      	b.n	800339a <Process_Touch+0x11e>
    }

    /* Drawing area */
    if (x >= CANVAS_MARGIN && x < CANVAS_MARGIN + CANVAS_SIZE &&
 80032ee:	89fb      	ldrh	r3, [r7, #14]
 80032f0:	2b13      	cmp	r3, #19
 80032f2:	d94b      	bls.n	800338c <Process_Touch+0x110>
 80032f4:	89fb      	ldrh	r3, [r7, #14]
 80032f6:	2bdb      	cmp	r3, #219	@ 0xdb
 80032f8:	d848      	bhi.n	800338c <Process_Touch+0x110>
 80032fa:	897b      	ldrh	r3, [r7, #10]
 80032fc:	2b13      	cmp	r3, #19
 80032fe:	d945      	bls.n	800338c <Process_Touch+0x110>
        y >= CANVAS_MARGIN && y < CANVAS_MARGIN + CANVAS_SIZE) {
 8003300:	897b      	ldrh	r3, [r7, #10]
 8003302:	2bdb      	cmp	r3, #219	@ 0xdb
 8003304:	d842      	bhi.n	800338c <Process_Touch+0x110>
      if (is_drawing) {
 8003306:	4b26      	ldr	r3, [pc, #152]	@ (80033a0 <Process_Touch+0x124>)
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d020      	beq.n	8003350 <Process_Touch+0xd4>
        if (abs((int16_t)x - (int16_t)last_x) > TOUCH_THRESHOLD ||
 800330e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003312:	461a      	mov	r2, r3
 8003314:	4b23      	ldr	r3, [pc, #140]	@ (80033a4 <Process_Touch+0x128>)
 8003316:	881b      	ldrh	r3, [r3, #0]
 8003318:	b21b      	sxth	r3, r3
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	bfb8      	it	lt
 8003320:	425b      	neglt	r3, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	dc0b      	bgt.n	800333e <Process_Touch+0xc2>
            abs((int16_t)y - (int16_t)last_y) > TOUCH_THRESHOLD) {
 8003326:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800332a:	461a      	mov	r2, r3
 800332c:	4b1e      	ldr	r3, [pc, #120]	@ (80033a8 <Process_Touch+0x12c>)
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	b21b      	sxth	r3, r3
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	bfb8      	it	lt
 8003338:	425b      	neglt	r3, r3
        if (abs((int16_t)x - (int16_t)last_x) > TOUCH_THRESHOLD ||
 800333a:	2b02      	cmp	r3, #2
 800333c:	dd1f      	ble.n	800337e <Process_Touch+0x102>
          Draw_Line(last_x, last_y, x, y);
 800333e:	4b19      	ldr	r3, [pc, #100]	@ (80033a4 <Process_Touch+0x128>)
 8003340:	8818      	ldrh	r0, [r3, #0]
 8003342:	4b19      	ldr	r3, [pc, #100]	@ (80033a8 <Process_Touch+0x12c>)
 8003344:	8819      	ldrh	r1, [r3, #0]
 8003346:	897b      	ldrh	r3, [r7, #10]
 8003348:	89fa      	ldrh	r2, [r7, #14]
 800334a:	f7ff febb 	bl	80030c4 <Draw_Line>
 800334e:	e016      	b.n	800337e <Process_Touch+0x102>
        }
      } else {
        is_drawing = 1;
 8003350:	4b13      	ldr	r3, [pc, #76]	@ (80033a0 <Process_Touch+0x124>)
 8003352:	2201      	movs	r2, #1
 8003354:	701a      	strb	r2, [r3, #0]
        BSP_LCD_DrawPixel(x, y, LCD_COLOR_BLACK);
 8003356:	8979      	ldrh	r1, [r7, #10]
 8003358:	89fb      	ldrh	r3, [r7, #14]
 800335a:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 800335e:	4618      	mov	r0, r3
 8003360:	f7fe ff3a 	bl	80021d8 <BSP_LCD_DrawPixel>
        canvas[y - CANVAS_MARGIN][x - CANVAS_MARGIN] = 255;
 8003364:	897b      	ldrh	r3, [r7, #10]
 8003366:	f1a3 0214 	sub.w	r2, r3, #20
 800336a:	89fb      	ldrh	r3, [r7, #14]
 800336c:	3b14      	subs	r3, #20
 800336e:	490f      	ldr	r1, [pc, #60]	@ (80033ac <Process_Touch+0x130>)
 8003370:	20c8      	movs	r0, #200	@ 0xc8
 8003372:	fb00 f202 	mul.w	r2, r0, r2
 8003376:	440a      	add	r2, r1
 8003378:	4413      	add	r3, r2
 800337a:	22ff      	movs	r2, #255	@ 0xff
 800337c:	701a      	strb	r2, [r3, #0]
      }
      last_x = x;
 800337e:	4a09      	ldr	r2, [pc, #36]	@ (80033a4 <Process_Touch+0x128>)
 8003380:	89fb      	ldrh	r3, [r7, #14]
 8003382:	8013      	strh	r3, [r2, #0]
      last_y = y;
 8003384:	4a08      	ldr	r2, [pc, #32]	@ (80033a8 <Process_Touch+0x12c>)
 8003386:	897b      	ldrh	r3, [r7, #10]
 8003388:	8013      	strh	r3, [r2, #0]
 800338a:	e006      	b.n	800339a <Process_Touch+0x11e>
    } else {
      is_drawing = 0;
 800338c:	4b04      	ldr	r3, [pc, #16]	@ (80033a0 <Process_Touch+0x124>)
 800338e:	2200      	movs	r2, #0
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	e002      	b.n	800339a <Process_Touch+0x11e>
    }
  } else {
    is_drawing = 0;
 8003394:	4b02      	ldr	r3, [pc, #8]	@ (80033a0 <Process_Touch+0x124>)
 8003396:	2200      	movs	r2, #0
 8003398:	701a      	strb	r2, [r3, #0]
  }
}
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	2000dc10 	.word	0x2000dc10
 80033a4:	2000dc12 	.word	0x2000dc12
 80033a8:	2000dc14 	.word	0x2000dc14
 80033ac:	20003cc0 	.word	0x20003cc0

080033b0 <Resize_Canvas>:

/* Resize canvas to 28x28 for model input */
static void Resize_Canvas(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b08d      	sub	sp, #52	@ 0x34
 80033b4:	af00      	add	r7, sp, #0
  float scale_factor = (float)CANVAS_SIZE / DIGIT_RECOGNITION_SIZE;
 80033b6:	4b4f      	ldr	r3, [pc, #316]	@ (80034f4 <Resize_Canvas+0x144>)
 80033b8:	617b      	str	r3, [r7, #20]

  for (int i = 0; i < DIGIT_RECOGNITION_SIZE; i++) {
 80033ba:	2300      	movs	r3, #0
 80033bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033be:	e08d      	b.n	80034dc <Resize_Canvas+0x12c>
    for (int j = 0; j < DIGIT_RECOGNITION_SIZE; j++) {
 80033c0:	2300      	movs	r3, #0
 80033c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033c4:	e083      	b.n	80034ce <Resize_Canvas+0x11e>
      /* Average pooling for downsampling */
      int sum = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	627b      	str	r3, [r7, #36]	@ 0x24
      int count = 0;
 80033ca:	2300      	movs	r3, #0
 80033cc:	623b      	str	r3, [r7, #32]

      int start_y = (int)(i * scale_factor);
 80033ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033d0:	ee07 3a90 	vmov	s15, r3
 80033d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80033dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033e4:	ee17 3a90 	vmov	r3, s15
 80033e8:	613b      	str	r3, [r7, #16]
      int end_y = (int)((i + 1) * scale_factor);
 80033ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033ec:	3301      	adds	r3, #1
 80033ee:	ee07 3a90 	vmov	s15, r3
 80033f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80033fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003402:	ee17 3a90 	vmov	r3, s15
 8003406:	60fb      	str	r3, [r7, #12]
      int start_x = (int)(j * scale_factor);
 8003408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340a:	ee07 3a90 	vmov	s15, r3
 800340e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003412:	edd7 7a05 	vldr	s15, [r7, #20]
 8003416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800341a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800341e:	ee17 3a90 	vmov	r3, s15
 8003422:	60bb      	str	r3, [r7, #8]
      int end_x = (int)((j + 1) * scale_factor);
 8003424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003426:	3301      	adds	r3, #1
 8003428:	ee07 3a90 	vmov	s15, r3
 800342c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003430:	edd7 7a05 	vldr	s15, [r7, #20]
 8003434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003438:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800343c:	ee17 3a90 	vmov	r3, s15
 8003440:	607b      	str	r3, [r7, #4]

      /* Boundary check */
      end_y = (end_y >= CANVAS_SIZE) ? CANVAS_SIZE - 1 : end_y;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2bc7      	cmp	r3, #199	@ 0xc7
 8003446:	bfa8      	it	ge
 8003448:	23c7      	movge	r3, #199	@ 0xc7
 800344a:	60fb      	str	r3, [r7, #12]
      end_x = (end_x >= CANVAS_SIZE) ? CANVAS_SIZE - 1 : end_x;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2bc7      	cmp	r3, #199	@ 0xc7
 8003450:	bfa8      	it	ge
 8003452:	23c7      	movge	r3, #199	@ 0xc7
 8003454:	607b      	str	r3, [r7, #4]

      for (int y = start_y; y <= end_y; y++) {
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	61fb      	str	r3, [r7, #28]
 800345a:	e01c      	b.n	8003496 <Resize_Canvas+0xe6>
        for (int x = start_x; x <= end_x; x++) {
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	61bb      	str	r3, [r7, #24]
 8003460:	e012      	b.n	8003488 <Resize_Canvas+0xd8>
          sum += canvas[y][x];
 8003462:	4a25      	ldr	r2, [pc, #148]	@ (80034f8 <Resize_Canvas+0x148>)
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	21c8      	movs	r1, #200	@ 0xc8
 8003468:	fb01 f303 	mul.w	r3, r1, r3
 800346c:	441a      	add	r2, r3
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	4413      	add	r3, r2
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	461a      	mov	r2, r3
 8003476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003478:	4413      	add	r3, r2
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
          count++;
 800347c:	6a3b      	ldr	r3, [r7, #32]
 800347e:	3301      	adds	r3, #1
 8003480:	623b      	str	r3, [r7, #32]
        for (int x = start_x; x <= end_x; x++) {
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	3301      	adds	r3, #1
 8003486:	61bb      	str	r3, [r7, #24]
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	429a      	cmp	r2, r3
 800348e:	dde8      	ble.n	8003462 <Resize_Canvas+0xb2>
      for (int y = start_y; y <= end_y; y++) {
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	3301      	adds	r3, #1
 8003494:	61fb      	str	r3, [r7, #28]
 8003496:	69fa      	ldr	r2, [r7, #28]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	429a      	cmp	r2, r3
 800349c:	ddde      	ble.n	800345c <Resize_Canvas+0xac>
        }
      }

      resized_digit[i][j] = (count > 0) ? (sum / count) : 0;
 800349e:	6a3b      	ldr	r3, [r7, #32]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	dd05      	ble.n	80034b0 <Resize_Canvas+0x100>
 80034a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034a6:	6a3b      	ldr	r3, [r7, #32]
 80034a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80034ac:	b2d9      	uxtb	r1, r3
 80034ae:	e000      	b.n	80034b2 <Resize_Canvas+0x102>
 80034b0:	2100      	movs	r1, #0
 80034b2:	4812      	ldr	r0, [pc, #72]	@ (80034fc <Resize_Canvas+0x14c>)
 80034b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034b6:	4613      	mov	r3, r2
 80034b8:	00db      	lsls	r3, r3, #3
 80034ba:	1a9b      	subs	r3, r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	18c2      	adds	r2, r0, r3
 80034c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034c2:	4413      	add	r3, r2
 80034c4:	460a      	mov	r2, r1
 80034c6:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < DIGIT_RECOGNITION_SIZE; j++) {
 80034c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ca:	3301      	adds	r3, #1
 80034cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034d0:	2b1b      	cmp	r3, #27
 80034d2:	f77f af78 	ble.w	80033c6 <Resize_Canvas+0x16>
  for (int i = 0; i < DIGIT_RECOGNITION_SIZE; i++) {
 80034d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034d8:	3301      	adds	r3, #1
 80034da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034de:	2b1b      	cmp	r3, #27
 80034e0:	f77f af6e 	ble.w	80033c0 <Resize_Canvas+0x10>
    }
  }

  //Display_Resized_Canvas();
}
 80034e4:	bf00      	nop
 80034e6:	bf00      	nop
 80034e8:	3734      	adds	r7, #52	@ 0x34
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	40e49249 	.word	0x40e49249
 80034f8:	20003cc0 	.word	0x20003cc0
 80034fc:	2000d900 	.word	0x2000d900

08003500 <Prepare_Model_Input>:
//    UART_Transmit(buffer, strlen(buffer));
//}

/* Prepare input for AI model */
static void Prepare_Model_Input(void)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
  float *input_data = (float *)in_data;
 8003506:	4b1d      	ldr	r3, [pc, #116]	@ (800357c <Prepare_Model_Input+0x7c>)
 8003508:	607b      	str	r3, [r7, #4]

  /* Normalize and flatten the input */
  for (int i = 0; i < DIGIT_RECOGNITION_SIZE; i++) {
 800350a:	2300      	movs	r3, #0
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	e02a      	b.n	8003566 <Prepare_Model_Input+0x66>
    for (int j = 0; j < DIGIT_RECOGNITION_SIZE; j++) {
 8003510:	2300      	movs	r3, #0
 8003512:	60bb      	str	r3, [r7, #8]
 8003514:	e021      	b.n	800355a <Prepare_Model_Input+0x5a>
      /* Convert to float and normalize to [0,1] range */
      input_data[i * DIGIT_RECOGNITION_SIZE + j] = resized_digit[i][j] / 255.0f;
 8003516:	491a      	ldr	r1, [pc, #104]	@ (8003580 <Prepare_Model_Input+0x80>)
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	4613      	mov	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	18ca      	adds	r2, r1, r3
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	4413      	add	r3, r2
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	ee07 3a90 	vmov	s15, r3
 800352e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	4613      	mov	r3, r2
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	461a      	mov	r2, r3
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	4413      	add	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	4413      	add	r3, r2
 8003548:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003584 <Prepare_Model_Input+0x84>
 800354c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003550:	edc3 7a00 	vstr	s15, [r3]
    for (int j = 0; j < DIGIT_RECOGNITION_SIZE; j++) {
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	3301      	adds	r3, #1
 8003558:	60bb      	str	r3, [r7, #8]
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	2b1b      	cmp	r3, #27
 800355e:	ddda      	ble.n	8003516 <Prepare_Model_Input+0x16>
  for (int i = 0; i < DIGIT_RECOGNITION_SIZE; i++) {
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	3301      	adds	r3, #1
 8003564:	60fb      	str	r3, [r7, #12]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2b1b      	cmp	r3, #27
 800356a:	ddd1      	ble.n	8003510 <Prepare_Model_Input+0x10>
    }
  }
}
 800356c:	bf00      	nop
 800356e:	bf00      	nop
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	20002fcc 	.word	0x20002fcc
 8003580:	2000d900 	.word	0x2000d900
 8003584:	437f0000 	.word	0x437f0000

08003588 <Recognize_Digit>:

/* Run inference and display result */
void Recognize_Digit(void)
{
 8003588:	b590      	push	{r4, r7, lr}
 800358a:	b0a9      	sub	sp, #164	@ 0xa4
 800358c:	af00      	add	r7, sp, #0
  ai_i32 batch;

  Resize_Canvas();
 800358e:	f7ff ff0f 	bl	80033b0 <Resize_Canvas>
  Prepare_Model_Input();
 8003592:	f7ff ffb5 	bl	8003500 <Prepare_Model_Input>

  // Define input buffer with shape and strides
	ai_buffer ai_input[AI_NETWORK_IN_NUM] = {
 8003596:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800359a:	2200      	movs	r2, #0
 800359c:	601a      	str	r2, [r3, #0]
 800359e:	605a      	str	r2, [r3, #4]
 80035a0:	609a      	str	r2, [r3, #8]
 80035a2:	60da      	str	r2, [r3, #12]
 80035a4:	611a      	str	r2, [r3, #16]
 80035a6:	615a      	str	r2, [r3, #20]
 80035a8:	619a      	str	r2, [r3, #24]
 80035aa:	4b5a      	ldr	r3, [pc, #360]	@ (8003714 <Recognize_Digit+0x18c>)
 80035ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80035ae:	4b5a      	ldr	r3, [pc, #360]	@ (8003718 <Recognize_Digit+0x190>)
 80035b0:	677b      	str	r3, [r7, #116]	@ 0x74
 80035b2:	f44f 6344 	mov.w	r3, #3136	@ 0xc40
 80035b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035ba:	2301      	movs	r3, #1
 80035bc:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
 80035c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80035c4:	2204      	movs	r2, #4
 80035c6:	f362 231f 	bfi	r3, r2, #8, #24
 80035ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		{
			.data = AI_HANDLE_PTR(in_data),
			.size = AI_NETWORK_IN_1_SIZE_BYTES, // 3136
			.format = AI_BUFFER_FORMAT_FLOAT,
			.shape = AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, 1, 28, 28), // Matches model
 80035ce:	4b53      	ldr	r3, [pc, #332]	@ (800371c <Recognize_Digit+0x194>)
 80035d0:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 80035d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ai_buffer ai_input[AI_NETWORK_IN_NUM] = {
 80035da:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80035de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		}
	};

	// Define output buffer with shape and strides
	ai_buffer ai_output[AI_NETWORK_OUT_NUM] = {
 80035e2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80035e6:	2200      	movs	r2, #0
 80035e8:	601a      	str	r2, [r3, #0]
 80035ea:	605a      	str	r2, [r3, #4]
 80035ec:	609a      	str	r2, [r3, #8]
 80035ee:	60da      	str	r2, [r3, #12]
 80035f0:	611a      	str	r2, [r3, #16]
 80035f2:	615a      	str	r2, [r3, #20]
 80035f4:	619a      	str	r2, [r3, #24]
 80035f6:	4b47      	ldr	r3, [pc, #284]	@ (8003714 <Recognize_Digit+0x18c>)
 80035f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80035fa:	4b49      	ldr	r3, [pc, #292]	@ (8003720 <Recognize_Digit+0x198>)
 80035fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035fe:	2328      	movs	r3, #40	@ 0x28
 8003600:	657b      	str	r3, [r7, #84]	@ 0x54
 8003602:	2301      	movs	r3, #1
 8003604:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
 8003608:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800360a:	2204      	movs	r2, #4
 800360c:	f362 231f 	bfi	r3, r2, #8, #24
 8003610:	65bb      	str	r3, [r7, #88]	@ 0x58
		{
			.data = AI_HANDLE_PTR(out_data),
			.size = AI_NETWORK_OUT_1_SIZE_BYTES, // 40
			.format = AI_BUFFER_FORMAT_FLOAT,
			.shape = AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, 10, 1, 1), // Matches model
 8003612:	4b44      	ldr	r3, [pc, #272]	@ (8003724 <Recognize_Digit+0x19c>)
 8003614:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003618:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800361a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ai_buffer ai_output[AI_NETWORK_OUT_NUM] = {
 800361e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003622:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
	};

  batch = ai_network_run(network, ai_input, ai_output);
 8003624:	4b40      	ldr	r3, [pc, #256]	@ (8003728 <Recognize_Digit+0x1a0>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800362c:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8003630:	4618      	mov	r0, r3
 8003632:	f006 fabb 	bl	8009bac <ai_network_run>
 8003636:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
  if (batch != 1) {
 800363a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800363e:	2b01      	cmp	r3, #1
 8003640:	d003      	beq.n	800364a <Recognize_Digit+0xc2>
    printf("Error: Inference failed\r\n");
 8003642:	483a      	ldr	r0, [pc, #232]	@ (800372c <Recognize_Digit+0x1a4>)
 8003644:	f009 ffee 	bl	800d624 <puts>
 8003648:	e060      	b.n	800370c <Recognize_Digit+0x184>
    return;
  }

  float *output = (float *)out_data;
 800364a:	4b35      	ldr	r3, [pc, #212]	@ (8003720 <Recognize_Digit+0x198>)
 800364c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  int max_idx = 0;
 8003650:	2300      	movs	r3, #0
 8003652:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  float max_val = output[0];
 8003656:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  for (int i = 1; i < 10; i++) {
 8003660:	2301      	movs	r3, #1
 8003662:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003666:	e020      	b.n	80036aa <Recognize_Digit+0x122>
    if (output[i] > max_val) {
 8003668:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8003672:	4413      	add	r3, r2
 8003674:	edd3 7a00 	vldr	s15, [r3]
 8003678:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800367c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003684:	d50c      	bpl.n	80036a0 <Recognize_Digit+0x118>
      max_val = output[i];
 8003686:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8003690:	4413      	add	r3, r2
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
      max_idx = i;
 8003698:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800369c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  for (int i = 1; i < 10; i++) {
 80036a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036a4:	3301      	adds	r3, #1
 80036a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80036aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036ae:	2b09      	cmp	r3, #9
 80036b0:	ddda      	ble.n	8003668 <Recognize_Digit+0xe0>
    }
  }

  /* Adjust result display position */
  BSP_LCD_SetFont(&Font24);
 80036b2:	481f      	ldr	r0, [pc, #124]	@ (8003730 <Recognize_Digit+0x1a8>)
 80036b4:	f7fe fa5a 	bl	8001b6c <BSP_LCD_SetFont>
  char result_str[20];
  sprintf(result_str, "Digit: %d", max_idx);
 80036b8:	f107 0320 	add.w	r3, r7, #32
 80036bc:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80036c0:	491c      	ldr	r1, [pc, #112]	@ (8003734 <Recognize_Digit+0x1ac>)
 80036c2:	4618      	mov	r0, r3
 80036c4:	f009 ffb6 	bl	800d634 <siprintf>
  BSP_LCD_DisplayStringAt(RESULT_TEXT_X - 60, RESULT_TEXT_Y, (uint8_t *)result_str, LEFT_MODE);
 80036c8:	f107 0220 	add.w	r2, r7, #32
 80036cc:	2303      	movs	r3, #3
 80036ce:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 80036d2:	203c      	movs	r0, #60	@ 0x3c
 80036d4:	f7fe fad0 	bl	8001c78 <BSP_LCD_DisplayStringAt>

  BSP_LCD_SetFont(&Font16);
 80036d8:	4817      	ldr	r0, [pc, #92]	@ (8003738 <Recognize_Digit+0x1b0>)
 80036da:	f7fe fa47 	bl	8001b6c <BSP_LCD_SetFont>
  char conf_str[30];
  sprintf(conf_str, "Conf: %.2f%%", max_val * 100);
 80036de:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80036e2:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800373c <Recognize_Digit+0x1b4>
 80036e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036ea:	ee17 0a90 	vmov	r0, s15
 80036ee:	f7fc ff3b 	bl	8000568 <__aeabi_f2d>
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	4638      	mov	r0, r7
 80036f8:	4911      	ldr	r1, [pc, #68]	@ (8003740 <Recognize_Digit+0x1b8>)
 80036fa:	f009 ff9b 	bl	800d634 <siprintf>
  BSP_LCD_DisplayStringAt(RESULT_TEXT_X - 60, RESULT_TEXT_Y + 30, (uint8_t *)conf_str, LEFT_MODE);
 80036fe:	463a      	mov	r2, r7
 8003700:	2303      	movs	r3, #3
 8003702:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8003706:	203c      	movs	r0, #60	@ 0x3c
 8003708:	f7fe fab6 	bl	8001c78 <BSP_LCD_DisplayStringAt>
}
 800370c:	37a4      	adds	r7, #164	@ 0xa4
 800370e:	46bd      	mov	sp, r7
 8003710:	bd90      	pop	{r4, r7, pc}
 8003712:	bf00      	nop
 8003714:	00821040 	.word	0x00821040
 8003718:	20002fcc 	.word	0x20002fcc
 800371c:	0800fa64 	.word	0x0800fa64
 8003720:	20003c0c 	.word	0x20003c0c
 8003724:	0800fa74 	.word	0x0800fa74
 8003728:	20003c34 	.word	0x20003c34
 800372c:	0800fa2c 	.word	0x0800fa2c
 8003730:	20000040 	.word	0x20000040
 8003734:	0800fa48 	.word	0x0800fa48
 8003738:	20000050 	.word	0x20000050
 800373c:	42c80000 	.word	0x42c80000
 8003740:	0800fa54 	.word	0x0800fa54

08003744 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003748:	f001 f82c 	bl	80047a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800374c:	f000 f83a 	bl	80037c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003750:	f000 fa8e 	bl	8003c70 <MX_GPIO_Init>
  MX_CRC_Init();
 8003754:	f000 f8a6 	bl	80038a4 <MX_CRC_Init>
  MX_DMA2D_Init();
 8003758:	f000 f8b8 	bl	80038cc <MX_DMA2D_Init>
  MX_FMC_Init();
 800375c:	f000 fa3a 	bl	8003bd4 <MX_FMC_Init>
  MX_I2C3_Init();
 8003760:	f000 f8e6 	bl	8003930 <MX_I2C3_Init>
  MX_LTDC_Init();
 8003764:	f000 f924 	bl	80039b0 <MX_LTDC_Init>
  MX_USART1_UART_Init();
 8003768:	f000 fa0a 	bl	8003b80 <MX_USART1_UART_Init>
  MX_SPI5_Init();
 800376c:	f000 f9d2 	bl	8003b14 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize LCD */
  LCD_Init();
 8003770:	f7ff fbf0 	bl	8002f54 <LCD_Init>

  /* Initialize Touchscreen */
  Touchscreen_Init();
 8003774:	f7ff fbd6 	bl	8002f24 <Touchscreen_Init>

  /* Initialize AI Model */
  AI_Init();
 8003778:	f7ff fb80 	bl	8002e7c <AI_Init>

  /* Clear Canvas to start */
  Clear_Canvas();
 800377c:	f7ff fc62 	bl	8003044 <Clear_Canvas>

  BSP_LCD_SetFont(&Font20);
 8003780:	480c      	ldr	r0, [pc, #48]	@ (80037b4 <main+0x70>)
 8003782:	f7fe f9f3 	bl	8001b6c <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 5, (uint8_t *)"Digit Recognition", CENTER_MODE);
 8003786:	2301      	movs	r3, #1
 8003788:	4a0b      	ldr	r2, [pc, #44]	@ (80037b8 <main+0x74>)
 800378a:	2105      	movs	r1, #5
 800378c:	2000      	movs	r0, #0
 800378e:	f7fe fa73 	bl	8001c78 <BSP_LCD_DisplayStringAt>
  BSP_LCD_SetFont(&Font16);
 8003792:	480a      	ldr	r0, [pc, #40]	@ (80037bc <main+0x78>)
 8003794:	f7fe f9ea 	bl	8001b6c <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 30, (uint8_t *)"Draw a digit (0-9)", CENTER_MODE);
 8003798:	2301      	movs	r3, #1
 800379a:	4a09      	ldr	r2, [pc, #36]	@ (80037c0 <main+0x7c>)
 800379c:	211e      	movs	r1, #30
 800379e:	2000      	movs	r0, #0
 80037a0:	f7fe fa6a 	bl	8001c78 <BSP_LCD_DisplayStringAt>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    Process_Touch();
 80037a4:	f7ff fd6a 	bl	800327c <Process_Touch>
    HAL_Delay(10); /* Poll touchscreen at 100Hz */
 80037a8:	200a      	movs	r0, #10
 80037aa:	f001 f83d 	bl	8004828 <HAL_Delay>
    Process_Touch();
 80037ae:	bf00      	nop
 80037b0:	e7f8      	b.n	80037a4 <main+0x60>
 80037b2:	bf00      	nop
 80037b4:	20000048 	.word	0x20000048
 80037b8:	0800fa04 	.word	0x0800fa04
 80037bc:	20000050 	.word	0x20000050
 80037c0:	0800fa18 	.word	0x0800fa18

080037c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b094      	sub	sp, #80	@ 0x50
 80037c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037ca:	f107 0320 	add.w	r3, r7, #32
 80037ce:	2230      	movs	r2, #48	@ 0x30
 80037d0:	2100      	movs	r1, #0
 80037d2:	4618      	mov	r0, r3
 80037d4:	f00a f828 	bl	800d828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037d8:	f107 030c 	add.w	r3, r7, #12
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	605a      	str	r2, [r3, #4]
 80037e2:	609a      	str	r2, [r3, #8]
 80037e4:	60da      	str	r2, [r3, #12]
 80037e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80037e8:	2300      	movs	r3, #0
 80037ea:	60bb      	str	r3, [r7, #8]
 80037ec:	4b2b      	ldr	r3, [pc, #172]	@ (800389c <SystemClock_Config+0xd8>)
 80037ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f0:	4a2a      	ldr	r2, [pc, #168]	@ (800389c <SystemClock_Config+0xd8>)
 80037f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80037f8:	4b28      	ldr	r3, [pc, #160]	@ (800389c <SystemClock_Config+0xd8>)
 80037fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003800:	60bb      	str	r3, [r7, #8]
 8003802:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003804:	2300      	movs	r3, #0
 8003806:	607b      	str	r3, [r7, #4]
 8003808:	4b25      	ldr	r3, [pc, #148]	@ (80038a0 <SystemClock_Config+0xdc>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a24      	ldr	r2, [pc, #144]	@ (80038a0 <SystemClock_Config+0xdc>)
 800380e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003812:	6013      	str	r3, [r2, #0]
 8003814:	4b22      	ldr	r3, [pc, #136]	@ (80038a0 <SystemClock_Config+0xdc>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800381c:	607b      	str	r3, [r7, #4]
 800381e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003820:	2302      	movs	r3, #2
 8003822:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003824:	2301      	movs	r3, #1
 8003826:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003828:	2310      	movs	r3, #16
 800382a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800382c:	2302      	movs	r3, #2
 800382e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003830:	2300      	movs	r3, #0
 8003832:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003834:	2308      	movs	r3, #8
 8003836:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003838:	23b4      	movs	r3, #180	@ 0xb4
 800383a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800383c:	2302      	movs	r3, #2
 800383e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003840:	2304      	movs	r3, #4
 8003842:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003844:	f107 0320 	add.w	r3, r7, #32
 8003848:	4618      	mov	r0, r3
 800384a:	f003 fc29 	bl	80070a0 <HAL_RCC_OscConfig>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003854:	f000 fa9a 	bl	8003d8c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003858:	f003 fbd2 	bl	8007000 <HAL_PWREx_EnableOverDrive>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003862:	f000 fa93 	bl	8003d8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003866:	230f      	movs	r3, #15
 8003868:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800386a:	2302      	movs	r3, #2
 800386c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003872:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003876:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003878:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800387c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800387e:	f107 030c 	add.w	r3, r7, #12
 8003882:	2105      	movs	r1, #5
 8003884:	4618      	mov	r0, r3
 8003886:	f003 fe83 	bl	8007590 <HAL_RCC_ClockConfig>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8003890:	f000 fa7c 	bl	8003d8c <Error_Handler>
  }
}
 8003894:	bf00      	nop
 8003896:	3750      	adds	r7, #80	@ 0x50
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40023800 	.word	0x40023800
 80038a0:	40007000 	.word	0x40007000

080038a4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80038a8:	4b06      	ldr	r3, [pc, #24]	@ (80038c4 <MX_CRC_Init+0x20>)
 80038aa:	4a07      	ldr	r2, [pc, #28]	@ (80038c8 <MX_CRC_Init+0x24>)
 80038ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80038ae:	4805      	ldr	r0, [pc, #20]	@ (80038c4 <MX_CRC_Init+0x20>)
 80038b0:	f001 f8c0 	bl	8004a34 <HAL_CRC_Init>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80038ba:	f000 fa67 	bl	8003d8c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80038be:	bf00      	nop
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	2000dc18 	.word	0x2000dc18
 80038c8:	40023000 	.word	0x40023000

080038cc <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80038d0:	4b15      	ldr	r3, [pc, #84]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 80038d2:	4a16      	ldr	r2, [pc, #88]	@ (800392c <MX_DMA2D_Init+0x60>)
 80038d4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80038d6:	4b14      	ldr	r3, [pc, #80]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 80038d8:	2200      	movs	r2, #0
 80038da:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80038dc:	4b12      	ldr	r3, [pc, #72]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 80038de:	2200      	movs	r2, #0
 80038e0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80038e2:	4b11      	ldr	r3, [pc, #68]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80038e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80038ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80038f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80038fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8003900:	4809      	ldr	r0, [pc, #36]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 8003902:	f001 fa71 	bl	8004de8 <HAL_DMA2D_Init>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800390c:	f000 fa3e 	bl	8003d8c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8003910:	2101      	movs	r1, #1
 8003912:	4805      	ldr	r0, [pc, #20]	@ (8003928 <MX_DMA2D_Init+0x5c>)
 8003914:	f001 fbc6 	bl	80050a4 <HAL_DMA2D_ConfigLayer>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800391e:	f000 fa35 	bl	8003d8c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8003922:	bf00      	nop
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	2000dc20 	.word	0x2000dc20
 800392c:	4002b000 	.word	0x4002b000

08003930 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003934:	4b1b      	ldr	r3, [pc, #108]	@ (80039a4 <MX_I2C3_Init+0x74>)
 8003936:	4a1c      	ldr	r2, [pc, #112]	@ (80039a8 <MX_I2C3_Init+0x78>)
 8003938:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800393a:	4b1a      	ldr	r3, [pc, #104]	@ (80039a4 <MX_I2C3_Init+0x74>)
 800393c:	4a1b      	ldr	r2, [pc, #108]	@ (80039ac <MX_I2C3_Init+0x7c>)
 800393e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003940:	4b18      	ldr	r3, [pc, #96]	@ (80039a4 <MX_I2C3_Init+0x74>)
 8003942:	2200      	movs	r2, #0
 8003944:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003946:	4b17      	ldr	r3, [pc, #92]	@ (80039a4 <MX_I2C3_Init+0x74>)
 8003948:	2200      	movs	r2, #0
 800394a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800394c:	4b15      	ldr	r3, [pc, #84]	@ (80039a4 <MX_I2C3_Init+0x74>)
 800394e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003952:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003954:	4b13      	ldr	r3, [pc, #76]	@ (80039a4 <MX_I2C3_Init+0x74>)
 8003956:	2200      	movs	r2, #0
 8003958:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800395a:	4b12      	ldr	r3, [pc, #72]	@ (80039a4 <MX_I2C3_Init+0x74>)
 800395c:	2200      	movs	r2, #0
 800395e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003960:	4b10      	ldr	r3, [pc, #64]	@ (80039a4 <MX_I2C3_Init+0x74>)
 8003962:	2200      	movs	r2, #0
 8003964:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003966:	4b0f      	ldr	r3, [pc, #60]	@ (80039a4 <MX_I2C3_Init+0x74>)
 8003968:	2200      	movs	r2, #0
 800396a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800396c:	480d      	ldr	r0, [pc, #52]	@ (80039a4 <MX_I2C3_Init+0x74>)
 800396e:	f001 ff99 	bl	80058a4 <HAL_I2C_Init>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003978:	f000 fa08 	bl	8003d8c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800397c:	2100      	movs	r1, #0
 800397e:	4809      	ldr	r0, [pc, #36]	@ (80039a4 <MX_I2C3_Init+0x74>)
 8003980:	f002 fff2 	bl	8006968 <HAL_I2CEx_ConfigAnalogFilter>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d001      	beq.n	800398e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800398a:	f000 f9ff 	bl	8003d8c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800398e:	2100      	movs	r1, #0
 8003990:	4804      	ldr	r0, [pc, #16]	@ (80039a4 <MX_I2C3_Init+0x74>)
 8003992:	f003 f825 	bl	80069e0 <HAL_I2CEx_ConfigDigitalFilter>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 800399c:	f000 f9f6 	bl	8003d8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80039a0:	bf00      	nop
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	2000dc60 	.word	0x2000dc60
 80039a8:	40005c00 	.word	0x40005c00
 80039ac:	000186a0 	.word	0x000186a0

080039b0 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b09a      	sub	sp, #104	@ 0x68
 80039b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80039b6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80039ba:	2234      	movs	r2, #52	@ 0x34
 80039bc:	2100      	movs	r1, #0
 80039be:	4618      	mov	r0, r3
 80039c0:	f009 ff32 	bl	800d828 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80039c4:	463b      	mov	r3, r7
 80039c6:	2234      	movs	r2, #52	@ 0x34
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f009 ff2c 	bl	800d828 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80039d0:	4b4e      	ldr	r3, [pc, #312]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 80039d2:	4a4f      	ldr	r2, [pc, #316]	@ (8003b10 <MX_LTDC_Init+0x160>)
 80039d4:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80039d6:	4b4d      	ldr	r3, [pc, #308]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 80039d8:	2200      	movs	r2, #0
 80039da:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80039dc:	4b4b      	ldr	r3, [pc, #300]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 80039de:	2200      	movs	r2, #0
 80039e0:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80039e2:	4b4a      	ldr	r3, [pc, #296]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80039e8:	4b48      	ldr	r3, [pc, #288]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 80039ee:	4b47      	ldr	r3, [pc, #284]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 80039f0:	2207      	movs	r2, #7
 80039f2:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 80039f4:	4b45      	ldr	r3, [pc, #276]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 80039f6:	2203      	movs	r2, #3
 80039f8:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 80039fa:	4b44      	ldr	r3, [pc, #272]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 80039fc:	220e      	movs	r2, #14
 80039fe:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8003a00:	4b42      	ldr	r3, [pc, #264]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a02:	2205      	movs	r2, #5
 8003a04:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8003a06:	4b41      	ldr	r3, [pc, #260]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a08:	f240 228e 	movw	r2, #654	@ 0x28e
 8003a0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8003a0e:	4b3f      	ldr	r3, [pc, #252]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a10:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8003a14:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 8003a16:	4b3d      	ldr	r3, [pc, #244]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a18:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8003a1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeight = 487;
 8003a1e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a20:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8003a24:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8003a26:	4b39      	ldr	r3, [pc, #228]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8003a2e:	4b37      	ldr	r3, [pc, #220]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8003a36:	4b35      	ldr	r3, [pc, #212]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8003a3e:	4833      	ldr	r0, [pc, #204]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a40:	f003 f80e 	bl	8006a60 <HAL_LTDC_Init>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8003a4a:	f000 f99f 	bl	8003d8c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8003a52:	2300      	movs	r3, #0
 8003a54:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8003a56:	2300      	movs	r3, #0
 8003a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8003a62:	2300      	movs	r3, #0
 8003a64:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8003a66:	2300      	movs	r3, #0
 8003a68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8003a6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a6e:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8003a70:	2305      	movs	r3, #5
 8003a72:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8003a74:	2300      	movs	r3, #0
 8003a76:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8003a80:	2300      	movs	r3, #0
 8003a82:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8003a86:	2300      	movs	r3, #0
 8003a88:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8003a92:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003a96:	2200      	movs	r2, #0
 8003a98:	4619      	mov	r1, r3
 8003a9a:	481c      	ldr	r0, [pc, #112]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003a9c:	f003 f8b0 	bl	8006c00 <HAL_LTDC_ConfigLayer>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8003aa6:	f000 f971 	bl	8003d8c <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8003aba:	2300      	movs	r3, #0
 8003abc:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8003ac6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003aca:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8003acc:	2305      	movs	r3, #5
 8003ace:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8003adc:	2300      	movs	r3, #0
 8003ade:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8003aee:	463b      	mov	r3, r7
 8003af0:	2201      	movs	r2, #1
 8003af2:	4619      	mov	r1, r3
 8003af4:	4805      	ldr	r0, [pc, #20]	@ (8003b0c <MX_LTDC_Init+0x15c>)
 8003af6:	f003 f883 	bl	8006c00 <HAL_LTDC_ConfigLayer>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d001      	beq.n	8003b04 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8003b00:	f000 f944 	bl	8003d8c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8003b04:	bf00      	nop
 8003b06:	3768      	adds	r7, #104	@ 0x68
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	2000dcb4 	.word	0x2000dcb4
 8003b10:	40016800 	.word	0x40016800

08003b14 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8003b18:	4b17      	ldr	r3, [pc, #92]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b1a:	4a18      	ldr	r2, [pc, #96]	@ (8003b7c <MX_SPI5_Init+0x68>)
 8003b1c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003b1e:	4b16      	ldr	r3, [pc, #88]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b20:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003b24:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8003b26:	4b14      	ldr	r3, [pc, #80]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b2c:	4b12      	ldr	r3, [pc, #72]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b32:	4b11      	ldr	r3, [pc, #68]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b38:	4b0f      	ldr	r3, [pc, #60]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8003b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b44:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b46:	4b0c      	ldr	r3, [pc, #48]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b52:	4b09      	ldr	r3, [pc, #36]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b58:	4b07      	ldr	r3, [pc, #28]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8003b5e:	4b06      	ldr	r3, [pc, #24]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b60:	220a      	movs	r2, #10
 8003b62:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003b64:	4804      	ldr	r0, [pc, #16]	@ (8003b78 <MX_SPI5_Init+0x64>)
 8003b66:	f004 f976 	bl	8007e56 <HAL_SPI_Init>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d001      	beq.n	8003b74 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8003b70:	f000 f90c 	bl	8003d8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8003b74:	bf00      	nop
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	2000dd5c 	.word	0x2000dd5c
 8003b7c:	40015000 	.word	0x40015000

08003b80 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003b84:	4b11      	ldr	r3, [pc, #68]	@ (8003bcc <MX_USART1_UART_Init+0x4c>)
 8003b86:	4a12      	ldr	r2, [pc, #72]	@ (8003bd0 <MX_USART1_UART_Init+0x50>)
 8003b88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003b8a:	4b10      	ldr	r3, [pc, #64]	@ (8003bcc <MX_USART1_UART_Init+0x4c>)
 8003b8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003b90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b92:	4b0e      	ldr	r3, [pc, #56]	@ (8003bcc <MX_USART1_UART_Init+0x4c>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003b98:	4b0c      	ldr	r3, [pc, #48]	@ (8003bcc <MX_USART1_UART_Init+0x4c>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8003bcc <MX_USART1_UART_Init+0x4c>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ba4:	4b09      	ldr	r3, [pc, #36]	@ (8003bcc <MX_USART1_UART_Init+0x4c>)
 8003ba6:	220c      	movs	r2, #12
 8003ba8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003baa:	4b08      	ldr	r3, [pc, #32]	@ (8003bcc <MX_USART1_UART_Init+0x4c>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bb0:	4b06      	ldr	r3, [pc, #24]	@ (8003bcc <MX_USART1_UART_Init+0x4c>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003bb6:	4805      	ldr	r0, [pc, #20]	@ (8003bcc <MX_USART1_UART_Init+0x4c>)
 8003bb8:	f005 f9f6 	bl	8008fa8 <HAL_UART_Init>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003bc2:	f000 f8e3 	bl	8003d8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003bc6:	bf00      	nop
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	2000ddb4 	.word	0x2000ddb4
 8003bd0:	40011000 	.word	0x40011000

08003bd4 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b088      	sub	sp, #32
 8003bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8003bda:	1d3b      	adds	r3, r7, #4
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
 8003be0:	605a      	str	r2, [r3, #4]
 8003be2:	609a      	str	r2, [r3, #8]
 8003be4:	60da      	str	r2, [r3, #12]
 8003be6:	611a      	str	r2, [r3, #16]
 8003be8:	615a      	str	r2, [r3, #20]
 8003bea:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8003bec:	4b1e      	ldr	r3, [pc, #120]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003bee:	4a1f      	ldr	r2, [pc, #124]	@ (8003c6c <MX_FMC_Init+0x98>)
 8003bf0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8003bf2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8003bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003c00:	2204      	movs	r2, #4
 8003c02:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8003c04:	4b18      	ldr	r3, [pc, #96]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003c06:	2210      	movs	r2, #16
 8003c08:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003c0a:	4b17      	ldr	r3, [pc, #92]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003c0c:	2240      	movs	r2, #64	@ 0x40
 8003c0e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8003c10:	4b15      	ldr	r3, [pc, #84]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003c12:	2280      	movs	r2, #128	@ 0x80
 8003c14:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003c16:	4b14      	ldr	r3, [pc, #80]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8003c1c:	4b12      	ldr	r3, [pc, #72]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8003c22:	4b11      	ldr	r3, [pc, #68]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8003c28:	4b0f      	ldr	r3, [pc, #60]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8003c2e:	2310      	movs	r3, #16
 8003c30:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8003c32:	2310      	movs	r3, #16
 8003c34:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8003c36:	2310      	movs	r3, #16
 8003c38:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8003c3a:	2310      	movs	r3, #16
 8003c3c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8003c3e:	2310      	movs	r3, #16
 8003c40:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8003c42:	2310      	movs	r3, #16
 8003c44:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8003c46:	2310      	movs	r3, #16
 8003c48:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8003c4a:	1d3b      	adds	r3, r7, #4
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	4806      	ldr	r0, [pc, #24]	@ (8003c68 <MX_FMC_Init+0x94>)
 8003c50:	f004 f870 	bl	8007d34 <HAL_SDRAM_Init>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8003c5a:	f000 f897 	bl	8003d8c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8003c5e:	bf00      	nop
 8003c60:	3720      	adds	r7, #32
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	2000ddfc 	.word	0x2000ddfc
 8003c6c:	a0000140 	.word	0xa0000140

08003c70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b089      	sub	sp, #36	@ 0x24
 8003c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c76:	2300      	movs	r3, #0
 8003c78:	61fb      	str	r3, [r7, #28]
 8003c7a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c7e:	4a39      	ldr	r2, [pc, #228]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003c80:	f043 0320 	orr.w	r3, r3, #32
 8003c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c86:	4b37      	ldr	r3, [pc, #220]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8a:	f003 0320 	and.w	r3, r3, #32
 8003c8e:	61fb      	str	r3, [r7, #28]
 8003c90:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003c92:	2300      	movs	r3, #0
 8003c94:	61bb      	str	r3, [r7, #24]
 8003c96:	4b33      	ldr	r3, [pc, #204]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c9a:	4a32      	ldr	r2, [pc, #200]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003c9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ca2:	4b30      	ldr	r3, [pc, #192]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003caa:	61bb      	str	r3, [r7, #24]
 8003cac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cae:	2300      	movs	r3, #0
 8003cb0:	617b      	str	r3, [r7, #20]
 8003cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb6:	4a2b      	ldr	r2, [pc, #172]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003cb8:	f043 0304 	orr.w	r3, r3, #4
 8003cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cbe:	4b29      	ldr	r3, [pc, #164]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc2:	f003 0304 	and.w	r3, r3, #4
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cca:	2300      	movs	r3, #0
 8003ccc:	613b      	str	r3, [r7, #16]
 8003cce:	4b25      	ldr	r3, [pc, #148]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd2:	4a24      	ldr	r2, [pc, #144]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003cd4:	f043 0301 	orr.w	r3, r3, #1
 8003cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cda:	4b22      	ldr	r3, [pc, #136]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	613b      	str	r3, [r7, #16]
 8003ce4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	60fb      	str	r3, [r7, #12]
 8003cea:	4b1e      	ldr	r3, [pc, #120]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cee:	4a1d      	ldr	r2, [pc, #116]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003cf0:	f043 0302 	orr.w	r3, r3, #2
 8003cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	60fb      	str	r3, [r7, #12]
 8003d00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003d02:	2300      	movs	r3, #0
 8003d04:	60bb      	str	r3, [r7, #8]
 8003d06:	4b17      	ldr	r3, [pc, #92]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0a:	4a16      	ldr	r2, [pc, #88]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003d0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d12:	4b14      	ldr	r3, [pc, #80]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d1a:	60bb      	str	r3, [r7, #8]
 8003d1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d1e:	2300      	movs	r3, #0
 8003d20:	607b      	str	r3, [r7, #4]
 8003d22:	4b10      	ldr	r3, [pc, #64]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d26:	4a0f      	ldr	r2, [pc, #60]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003d28:	f043 0310 	orr.w	r3, r3, #16
 8003d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d32:	f003 0310 	and.w	r3, r3, #16
 8003d36:	607b      	str	r3, [r7, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	603b      	str	r3, [r7, #0]
 8003d3e:	4b09      	ldr	r3, [pc, #36]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d42:	4a08      	ldr	r2, [pc, #32]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003d44:	f043 0308 	orr.w	r3, r3, #8
 8003d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d4a:	4b06      	ldr	r3, [pc, #24]	@ (8003d64 <MX_GPIO_Init+0xf4>)
 8003d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d4e:	f003 0308 	and.w	r3, r3, #8
 8003d52:	603b      	str	r3, [r7, #0]
 8003d54:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003d56:	bf00      	nop
 8003d58:	3724      	adds	r7, #36	@ 0x24
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	40023800 	.word	0x40023800

08003d68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a04      	ldr	r2, [pc, #16]	@ (8003d88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d101      	bne.n	8003d7e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003d7a:	f000 fd35 	bl	80047e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003d7e:	bf00      	nop
 8003d80:	3708      	adds	r7, #8
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40001000 	.word	0x40001000

08003d8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d90:	b672      	cpsid	i
}
 8003d92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d94:	bf00      	nop
 8003d96:	e7fd      	b.n	8003d94 <Error_Handler+0x8>

08003d98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d9e:	2300      	movs	r3, #0
 8003da0:	607b      	str	r3, [r7, #4]
 8003da2:	4b10      	ldr	r3, [pc, #64]	@ (8003de4 <HAL_MspInit+0x4c>)
 8003da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da6:	4a0f      	ldr	r2, [pc, #60]	@ (8003de4 <HAL_MspInit+0x4c>)
 8003da8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dae:	4b0d      	ldr	r3, [pc, #52]	@ (8003de4 <HAL_MspInit+0x4c>)
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003db6:	607b      	str	r3, [r7, #4]
 8003db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	603b      	str	r3, [r7, #0]
 8003dbe:	4b09      	ldr	r3, [pc, #36]	@ (8003de4 <HAL_MspInit+0x4c>)
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc2:	4a08      	ldr	r2, [pc, #32]	@ (8003de4 <HAL_MspInit+0x4c>)
 8003dc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dca:	4b06      	ldr	r3, [pc, #24]	@ (8003de4 <HAL_MspInit+0x4c>)
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dd2:	603b      	str	r3, [r7, #0]
 8003dd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40023800 	.word	0x40023800

08003de8 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a0b      	ldr	r2, [pc, #44]	@ (8003e24 <HAL_CRC_MspInit+0x3c>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d10d      	bne.n	8003e16 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	60fb      	str	r3, [r7, #12]
 8003dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003e28 <HAL_CRC_MspInit+0x40>)
 8003e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e02:	4a09      	ldr	r2, [pc, #36]	@ (8003e28 <HAL_CRC_MspInit+0x40>)
 8003e04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e0a:	4b07      	ldr	r3, [pc, #28]	@ (8003e28 <HAL_CRC_MspInit+0x40>)
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e12:	60fb      	str	r3, [r7, #12]
 8003e14:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8003e16:	bf00      	nop
 8003e18:	3714      	adds	r7, #20
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	40023000 	.word	0x40023000
 8003e28:	40023800 	.word	0x40023800

08003e2c <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b085      	sub	sp, #20
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a0b      	ldr	r2, [pc, #44]	@ (8003e68 <HAL_DMA2D_MspInit+0x3c>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d10d      	bne.n	8003e5a <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003e3e:	2300      	movs	r3, #0
 8003e40:	60fb      	str	r3, [r7, #12]
 8003e42:	4b0a      	ldr	r3, [pc, #40]	@ (8003e6c <HAL_DMA2D_MspInit+0x40>)
 8003e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e46:	4a09      	ldr	r2, [pc, #36]	@ (8003e6c <HAL_DMA2D_MspInit+0x40>)
 8003e48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e4e:	4b07      	ldr	r3, [pc, #28]	@ (8003e6c <HAL_DMA2D_MspInit+0x40>)
 8003e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e56:	60fb      	str	r3, [r7, #12]
 8003e58:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8003e5a:	bf00      	nop
 8003e5c:	3714      	adds	r7, #20
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	4002b000 	.word	0x4002b000
 8003e6c:	40023800 	.word	0x40023800

08003e70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08a      	sub	sp, #40	@ 0x28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e78:	f107 0314 	add.w	r3, r7, #20
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	605a      	str	r2, [r3, #4]
 8003e82:	609a      	str	r2, [r3, #8]
 8003e84:	60da      	str	r2, [r3, #12]
 8003e86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a29      	ldr	r2, [pc, #164]	@ (8003f34 <HAL_I2C_MspInit+0xc4>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d14b      	bne.n	8003f2a <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e92:	2300      	movs	r3, #0
 8003e94:	613b      	str	r3, [r7, #16]
 8003e96:	4b28      	ldr	r3, [pc, #160]	@ (8003f38 <HAL_I2C_MspInit+0xc8>)
 8003e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9a:	4a27      	ldr	r2, [pc, #156]	@ (8003f38 <HAL_I2C_MspInit+0xc8>)
 8003e9c:	f043 0304 	orr.w	r3, r3, #4
 8003ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ea2:	4b25      	ldr	r3, [pc, #148]	@ (8003f38 <HAL_I2C_MspInit+0xc8>)
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea6:	f003 0304 	and.w	r3, r3, #4
 8003eaa:	613b      	str	r3, [r7, #16]
 8003eac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eae:	2300      	movs	r3, #0
 8003eb0:	60fb      	str	r3, [r7, #12]
 8003eb2:	4b21      	ldr	r3, [pc, #132]	@ (8003f38 <HAL_I2C_MspInit+0xc8>)
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb6:	4a20      	ldr	r2, [pc, #128]	@ (8003f38 <HAL_I2C_MspInit+0xc8>)
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8003f38 <HAL_I2C_MspInit+0xc8>)
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	60fb      	str	r3, [r7, #12]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003eca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ed0:	2312      	movs	r3, #18
 8003ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003edc:	2304      	movs	r3, #4
 8003ede:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ee0:	f107 0314 	add.w	r3, r7, #20
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4815      	ldr	r0, [pc, #84]	@ (8003f3c <HAL_I2C_MspInit+0xcc>)
 8003ee8:	f001 fa0a 	bl	8005300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003eec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ef0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ef2:	2312      	movs	r3, #18
 8003ef4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003efa:	2303      	movs	r3, #3
 8003efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003efe:	2304      	movs	r3, #4
 8003f00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f02:	f107 0314 	add.w	r3, r7, #20
 8003f06:	4619      	mov	r1, r3
 8003f08:	480d      	ldr	r0, [pc, #52]	@ (8003f40 <HAL_I2C_MspInit+0xd0>)
 8003f0a:	f001 f9f9 	bl	8005300 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003f0e:	2300      	movs	r3, #0
 8003f10:	60bb      	str	r3, [r7, #8]
 8003f12:	4b09      	ldr	r3, [pc, #36]	@ (8003f38 <HAL_I2C_MspInit+0xc8>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f16:	4a08      	ldr	r2, [pc, #32]	@ (8003f38 <HAL_I2C_MspInit+0xc8>)
 8003f18:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003f1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f1e:	4b06      	ldr	r3, [pc, #24]	@ (8003f38 <HAL_I2C_MspInit+0xc8>)
 8003f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f26:	60bb      	str	r3, [r7, #8]
 8003f28:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8003f2a:	bf00      	nop
 8003f2c:	3728      	adds	r7, #40	@ 0x28
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	40005c00 	.word	0x40005c00
 8003f38:	40023800 	.word	0x40023800
 8003f3c:	40020800 	.word	0x40020800
 8003f40:	40020000 	.word	0x40020000

08003f44 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a0b      	ldr	r2, [pc, #44]	@ (8003f80 <HAL_I2C_MspDeInit+0x3c>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d10f      	bne.n	8003f76 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8003f56:	4b0b      	ldr	r3, [pc, #44]	@ (8003f84 <HAL_I2C_MspDeInit+0x40>)
 8003f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f84 <HAL_I2C_MspDeInit+0x40>)
 8003f5c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003f60:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8003f62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003f66:	4808      	ldr	r0, [pc, #32]	@ (8003f88 <HAL_I2C_MspDeInit+0x44>)
 8003f68:	f001 fb76 	bl	8005658 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8003f6c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003f70:	4806      	ldr	r0, [pc, #24]	@ (8003f8c <HAL_I2C_MspDeInit+0x48>)
 8003f72:	f001 fb71 	bl	8005658 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8003f76:	bf00      	nop
 8003f78:	3708      	adds	r7, #8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	40005c00 	.word	0x40005c00
 8003f84:	40023800 	.word	0x40023800
 8003f88:	40020800 	.word	0x40020800
 8003f8c:	40020000 	.word	0x40020000

08003f90 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b09a      	sub	sp, #104	@ 0x68
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f98:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	601a      	str	r2, [r3, #0]
 8003fa0:	605a      	str	r2, [r3, #4]
 8003fa2:	609a      	str	r2, [r3, #8]
 8003fa4:	60da      	str	r2, [r3, #12]
 8003fa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003fa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fac:	2230      	movs	r2, #48	@ 0x30
 8003fae:	2100      	movs	r1, #0
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f009 fc39 	bl	800d828 <memset>
  if(hltdc->Instance==LTDC)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a81      	ldr	r2, [pc, #516]	@ (80041c0 <HAL_LTDC_MspInit+0x230>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	f040 80fa 	bne.w	80041b6 <HAL_LTDC_MspInit+0x226>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003fc2:	2308      	movs	r3, #8
 8003fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8003fc6:	2332      	movs	r3, #50	@ 0x32
 8003fc8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8003fca:	2305      	movs	r3, #5
 8003fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8003fce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f003 fceb 	bl	80079b4 <HAL_RCCEx_PeriphCLKConfig>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8003fe4:	f7ff fed2 	bl	8003d8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8003fe8:	2300      	movs	r3, #0
 8003fea:	623b      	str	r3, [r7, #32]
 8003fec:	4b75      	ldr	r3, [pc, #468]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8003fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff0:	4a74      	ldr	r2, [pc, #464]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8003ff2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ff6:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ff8:	4b72      	ldr	r3, [pc, #456]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8003ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004000:	623b      	str	r3, [r7, #32]
 8004002:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004004:	2300      	movs	r3, #0
 8004006:	61fb      	str	r3, [r7, #28]
 8004008:	4b6e      	ldr	r3, [pc, #440]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 800400a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800400c:	4a6d      	ldr	r2, [pc, #436]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 800400e:	f043 0320 	orr.w	r3, r3, #32
 8004012:	6313      	str	r3, [r2, #48]	@ 0x30
 8004014:	4b6b      	ldr	r3, [pc, #428]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8004016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004018:	f003 0320 	and.w	r3, r3, #32
 800401c:	61fb      	str	r3, [r7, #28]
 800401e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004020:	2300      	movs	r3, #0
 8004022:	61bb      	str	r3, [r7, #24]
 8004024:	4b67      	ldr	r3, [pc, #412]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	4a66      	ldr	r2, [pc, #408]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 800402a:	f043 0301 	orr.w	r3, r3, #1
 800402e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004030:	4b64      	ldr	r3, [pc, #400]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8004032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	61bb      	str	r3, [r7, #24]
 800403a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800403c:	2300      	movs	r3, #0
 800403e:	617b      	str	r3, [r7, #20]
 8004040:	4b60      	ldr	r3, [pc, #384]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8004042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004044:	4a5f      	ldr	r2, [pc, #380]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8004046:	f043 0302 	orr.w	r3, r3, #2
 800404a:	6313      	str	r3, [r2, #48]	@ 0x30
 800404c:	4b5d      	ldr	r3, [pc, #372]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 800404e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004058:	2300      	movs	r3, #0
 800405a:	613b      	str	r3, [r7, #16]
 800405c:	4b59      	ldr	r3, [pc, #356]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 800405e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004060:	4a58      	ldr	r2, [pc, #352]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8004062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004066:	6313      	str	r3, [r2, #48]	@ 0x30
 8004068:	4b56      	ldr	r3, [pc, #344]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 800406a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004070:	613b      	str	r3, [r7, #16]
 8004072:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004074:	2300      	movs	r3, #0
 8004076:	60fb      	str	r3, [r7, #12]
 8004078:	4b52      	ldr	r3, [pc, #328]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 800407a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407c:	4a51      	ldr	r2, [pc, #324]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 800407e:	f043 0304 	orr.w	r3, r3, #4
 8004082:	6313      	str	r3, [r2, #48]	@ 0x30
 8004084:	4b4f      	ldr	r3, [pc, #316]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8004086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004088:	f003 0304 	and.w	r3, r3, #4
 800408c:	60fb      	str	r3, [r7, #12]
 800408e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004090:	2300      	movs	r3, #0
 8004092:	60bb      	str	r3, [r7, #8]
 8004094:	4b4b      	ldr	r3, [pc, #300]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 8004096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004098:	4a4a      	ldr	r2, [pc, #296]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 800409a:	f043 0308 	orr.w	r3, r3, #8
 800409e:	6313      	str	r3, [r2, #48]	@ 0x30
 80040a0:	4b48      	ldr	r3, [pc, #288]	@ (80041c4 <HAL_LTDC_MspInit+0x234>)
 80040a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	60bb      	str	r3, [r7, #8]
 80040aa:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80040ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040b0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040b2:	2302      	movs	r3, #2
 80040b4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b6:	2300      	movs	r3, #0
 80040b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ba:	2300      	movs	r3, #0
 80040bc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80040be:	230e      	movs	r3, #14
 80040c0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80040c2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80040c6:	4619      	mov	r1, r3
 80040c8:	483f      	ldr	r0, [pc, #252]	@ (80041c8 <HAL_LTDC_MspInit+0x238>)
 80040ca:	f001 f919 	bl	8005300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11
 80040ce:	f641 0358 	movw	r3, #6232	@ 0x1858
 80040d2:	657b      	str	r3, [r7, #84]	@ 0x54
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040d4:	2302      	movs	r3, #2
 80040d6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d8:	2300      	movs	r3, #0
 80040da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040dc:	2300      	movs	r3, #0
 80040de:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80040e0:	230e      	movs	r3, #14
 80040e2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80040e8:	4619      	mov	r1, r3
 80040ea:	4838      	ldr	r0, [pc, #224]	@ (80041cc <HAL_LTDC_MspInit+0x23c>)
 80040ec:	f001 f908 	bl	8005300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80040f0:	2303      	movs	r3, #3
 80040f2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040f4:	2302      	movs	r3, #2
 80040f6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040f8:	2300      	movs	r3, #0
 80040fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040fc:	2300      	movs	r3, #0
 80040fe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004100:	2309      	movs	r3, #9
 8004102:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004104:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004108:	4619      	mov	r1, r3
 800410a:	4831      	ldr	r0, [pc, #196]	@ (80041d0 <HAL_LTDC_MspInit+0x240>)
 800410c:	f001 f8f8 	bl	8005300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8004110:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8004114:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004116:	2302      	movs	r3, #2
 8004118:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800411a:	2300      	movs	r3, #0
 800411c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800411e:	2300      	movs	r3, #0
 8004120:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004122:	230e      	movs	r3, #14
 8004124:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004126:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800412a:	4619      	mov	r1, r3
 800412c:	4828      	ldr	r0, [pc, #160]	@ (80041d0 <HAL_LTDC_MspInit+0x240>)
 800412e:	f001 f8e7 	bl	8005300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 8004132:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8004136:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004138:	2302      	movs	r3, #2
 800413a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800413c:	2300      	movs	r3, #0
 800413e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004140:	2300      	movs	r3, #0
 8004142:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004144:	230e      	movs	r3, #14
 8004146:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004148:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800414c:	4619      	mov	r1, r3
 800414e:	4821      	ldr	r0, [pc, #132]	@ (80041d4 <HAL_LTDC_MspInit+0x244>)
 8004150:	f001 f8d6 	bl	8005300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004154:	23c0      	movs	r3, #192	@ 0xc0
 8004156:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004158:	2302      	movs	r3, #2
 800415a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800415c:	2300      	movs	r3, #0
 800415e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004160:	2300      	movs	r3, #0
 8004162:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004164:	230e      	movs	r3, #14
 8004166:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004168:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800416c:	4619      	mov	r1, r3
 800416e:	481a      	ldr	r0, [pc, #104]	@ (80041d8 <HAL_LTDC_MspInit+0x248>)
 8004170:	f001 f8c6 	bl	8005300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004174:	2308      	movs	r3, #8
 8004176:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004178:	2302      	movs	r3, #2
 800417a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800417c:	2300      	movs	r3, #0
 800417e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004180:	2300      	movs	r3, #0
 8004182:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004184:	230e      	movs	r3, #14
 8004186:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004188:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800418c:	4619      	mov	r1, r3
 800418e:	4813      	ldr	r0, [pc, #76]	@ (80041dc <HAL_LTDC_MspInit+0x24c>)
 8004190:	f001 f8b6 	bl	8005300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8004194:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004198:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800419a:	2302      	movs	r3, #2
 800419c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800419e:	2300      	movs	r3, #0
 80041a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041a2:	2300      	movs	r3, #0
 80041a4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80041a6:	2309      	movs	r3, #9
 80041a8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80041aa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80041ae:	4619      	mov	r1, r3
 80041b0:	4808      	ldr	r0, [pc, #32]	@ (80041d4 <HAL_LTDC_MspInit+0x244>)
 80041b2:	f001 f8a5 	bl	8005300 <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80041b6:	bf00      	nop
 80041b8:	3768      	adds	r7, #104	@ 0x68
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	40016800 	.word	0x40016800
 80041c4:	40023800 	.word	0x40023800
 80041c8:	40021400 	.word	0x40021400
 80041cc:	40020000 	.word	0x40020000
 80041d0:	40020400 	.word	0x40020400
 80041d4:	40021800 	.word	0x40021800
 80041d8:	40020800 	.word	0x40020800
 80041dc:	40020c00 	.word	0x40020c00

080041e0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b08a      	sub	sp, #40	@ 0x28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041e8:	f107 0314 	add.w	r3, r7, #20
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	605a      	str	r2, [r3, #4]
 80041f2:	609a      	str	r2, [r3, #8]
 80041f4:	60da      	str	r2, [r3, #12]
 80041f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a19      	ldr	r2, [pc, #100]	@ (8004264 <HAL_SPI_MspInit+0x84>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d12c      	bne.n	800425c <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8004202:	2300      	movs	r3, #0
 8004204:	613b      	str	r3, [r7, #16]
 8004206:	4b18      	ldr	r3, [pc, #96]	@ (8004268 <HAL_SPI_MspInit+0x88>)
 8004208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420a:	4a17      	ldr	r2, [pc, #92]	@ (8004268 <HAL_SPI_MspInit+0x88>)
 800420c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004210:	6453      	str	r3, [r2, #68]	@ 0x44
 8004212:	4b15      	ldr	r3, [pc, #84]	@ (8004268 <HAL_SPI_MspInit+0x88>)
 8004214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004216:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800421a:	613b      	str	r3, [r7, #16]
 800421c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800421e:	2300      	movs	r3, #0
 8004220:	60fb      	str	r3, [r7, #12]
 8004222:	4b11      	ldr	r3, [pc, #68]	@ (8004268 <HAL_SPI_MspInit+0x88>)
 8004224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004226:	4a10      	ldr	r2, [pc, #64]	@ (8004268 <HAL_SPI_MspInit+0x88>)
 8004228:	f043 0320 	orr.w	r3, r3, #32
 800422c:	6313      	str	r3, [r2, #48]	@ 0x30
 800422e:	4b0e      	ldr	r3, [pc, #56]	@ (8004268 <HAL_SPI_MspInit+0x88>)
 8004230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004232:	f003 0320 	and.w	r3, r3, #32
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800423a:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800423e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004240:	2302      	movs	r3, #2
 8004242:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004244:	2300      	movs	r3, #0
 8004246:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004248:	2303      	movs	r3, #3
 800424a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800424c:	2305      	movs	r3, #5
 800424e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004250:	f107 0314 	add.w	r3, r7, #20
 8004254:	4619      	mov	r1, r3
 8004256:	4805      	ldr	r0, [pc, #20]	@ (800426c <HAL_SPI_MspInit+0x8c>)
 8004258:	f001 f852 	bl	8005300 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 800425c:	bf00      	nop
 800425e:	3728      	adds	r7, #40	@ 0x28
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40015000 	.word	0x40015000
 8004268:	40023800 	.word	0x40023800
 800426c:	40021400 	.word	0x40021400

08004270 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a08      	ldr	r2, [pc, #32]	@ (80042a0 <HAL_SPI_MspDeInit+0x30>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d10a      	bne.n	8004298 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8004282:	4b08      	ldr	r3, [pc, #32]	@ (80042a4 <HAL_SPI_MspDeInit+0x34>)
 8004284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004286:	4a07      	ldr	r2, [pc, #28]	@ (80042a4 <HAL_SPI_MspDeInit+0x34>)
 8004288:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800428c:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 800428e:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8004292:	4805      	ldr	r0, [pc, #20]	@ (80042a8 <HAL_SPI_MspDeInit+0x38>)
 8004294:	f001 f9e0 	bl	8005658 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8004298:	bf00      	nop
 800429a:	3708      	adds	r7, #8
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40015000 	.word	0x40015000
 80042a4:	40023800 	.word	0x40023800
 80042a8:	40021400 	.word	0x40021400

080042ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b08a      	sub	sp, #40	@ 0x28
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042b4:	f107 0314 	add.w	r3, r7, #20
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	605a      	str	r2, [r3, #4]
 80042be:	609a      	str	r2, [r3, #8]
 80042c0:	60da      	str	r2, [r3, #12]
 80042c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a19      	ldr	r2, [pc, #100]	@ (8004330 <HAL_UART_MspInit+0x84>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d12c      	bne.n	8004328 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80042ce:	2300      	movs	r3, #0
 80042d0:	613b      	str	r3, [r7, #16]
 80042d2:	4b18      	ldr	r3, [pc, #96]	@ (8004334 <HAL_UART_MspInit+0x88>)
 80042d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d6:	4a17      	ldr	r2, [pc, #92]	@ (8004334 <HAL_UART_MspInit+0x88>)
 80042d8:	f043 0310 	orr.w	r3, r3, #16
 80042dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80042de:	4b15      	ldr	r3, [pc, #84]	@ (8004334 <HAL_UART_MspInit+0x88>)
 80042e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e2:	f003 0310 	and.w	r3, r3, #16
 80042e6:	613b      	str	r3, [r7, #16]
 80042e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042ea:	2300      	movs	r3, #0
 80042ec:	60fb      	str	r3, [r7, #12]
 80042ee:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <HAL_UART_MspInit+0x88>)
 80042f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f2:	4a10      	ldr	r2, [pc, #64]	@ (8004334 <HAL_UART_MspInit+0x88>)
 80042f4:	f043 0301 	orr.w	r3, r3, #1
 80042f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80042fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004334 <HAL_UART_MspInit+0x88>)
 80042fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	60fb      	str	r3, [r7, #12]
 8004304:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004306:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800430a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800430c:	2302      	movs	r3, #2
 800430e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004310:	2300      	movs	r3, #0
 8004312:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004314:	2303      	movs	r3, #3
 8004316:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004318:	2307      	movs	r3, #7
 800431a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800431c:	f107 0314 	add.w	r3, r7, #20
 8004320:	4619      	mov	r1, r3
 8004322:	4805      	ldr	r0, [pc, #20]	@ (8004338 <HAL_UART_MspInit+0x8c>)
 8004324:	f000 ffec 	bl	8005300 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004328:	bf00      	nop
 800432a:	3728      	adds	r7, #40	@ 0x28
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	40011000 	.word	0x40011000
 8004334:	40023800 	.word	0x40023800
 8004338:	40020000 	.word	0x40020000

0800433c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800433c:	b580      	push	{r7, lr}
 800433e:	b086      	sub	sp, #24
 8004340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004342:	1d3b      	adds	r3, r7, #4
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	605a      	str	r2, [r3, #4]
 800434a:	609a      	str	r2, [r3, #8]
 800434c:	60da      	str	r2, [r3, #12]
 800434e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004350:	4b3b      	ldr	r3, [pc, #236]	@ (8004440 <HAL_FMC_MspInit+0x104>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d16f      	bne.n	8004438 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8004358:	4b39      	ldr	r3, [pc, #228]	@ (8004440 <HAL_FMC_MspInit+0x104>)
 800435a:	2201      	movs	r2, #1
 800435c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800435e:	2300      	movs	r3, #0
 8004360:	603b      	str	r3, [r7, #0]
 8004362:	4b38      	ldr	r3, [pc, #224]	@ (8004444 <HAL_FMC_MspInit+0x108>)
 8004364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004366:	4a37      	ldr	r2, [pc, #220]	@ (8004444 <HAL_FMC_MspInit+0x108>)
 8004368:	f043 0301 	orr.w	r3, r3, #1
 800436c:	6393      	str	r3, [r2, #56]	@ 0x38
 800436e:	4b35      	ldr	r3, [pc, #212]	@ (8004444 <HAL_FMC_MspInit+0x108>)
 8004370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	603b      	str	r3, [r7, #0]
 8004378:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800437a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800437e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004380:	2302      	movs	r3, #2
 8004382:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004384:	2300      	movs	r3, #0
 8004386:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004388:	2303      	movs	r3, #3
 800438a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800438c:	230c      	movs	r3, #12
 800438e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004390:	1d3b      	adds	r3, r7, #4
 8004392:	4619      	mov	r1, r3
 8004394:	482c      	ldr	r0, [pc, #176]	@ (8004448 <HAL_FMC_MspInit+0x10c>)
 8004396:	f000 ffb3 	bl	8005300 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800439a:	2301      	movs	r3, #1
 800439c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800439e:	2302      	movs	r3, #2
 80043a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043a6:	2303      	movs	r3, #3
 80043a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80043aa:	230c      	movs	r3, #12
 80043ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043ae:	1d3b      	adds	r3, r7, #4
 80043b0:	4619      	mov	r1, r3
 80043b2:	4826      	ldr	r0, [pc, #152]	@ (800444c <HAL_FMC_MspInit+0x110>)
 80043b4:	f000 ffa4 	bl	8005300 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 80043b8:	f248 1333 	movw	r3, #33075	@ 0x8133
 80043bc:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043be:	2302      	movs	r3, #2
 80043c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c2:	2300      	movs	r3, #0
 80043c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043c6:	2303      	movs	r3, #3
 80043c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80043ca:	230c      	movs	r3, #12
 80043cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80043ce:	1d3b      	adds	r3, r7, #4
 80043d0:	4619      	mov	r1, r3
 80043d2:	481f      	ldr	r0, [pc, #124]	@ (8004450 <HAL_FMC_MspInit+0x114>)
 80043d4:	f000 ff94 	bl	8005300 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80043d8:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80043dc:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043de:	2302      	movs	r3, #2
 80043e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e2:	2300      	movs	r3, #0
 80043e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043e6:	2303      	movs	r3, #3
 80043e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80043ea:	230c      	movs	r3, #12
 80043ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043ee:	1d3b      	adds	r3, r7, #4
 80043f0:	4619      	mov	r1, r3
 80043f2:	4818      	ldr	r0, [pc, #96]	@ (8004454 <HAL_FMC_MspInit+0x118>)
 80043f4:	f000 ff84 	bl	8005300 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80043f8:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80043fc:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fe:	2302      	movs	r3, #2
 8004400:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004402:	2300      	movs	r3, #0
 8004404:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004406:	2303      	movs	r3, #3
 8004408:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800440a:	230c      	movs	r3, #12
 800440c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800440e:	1d3b      	adds	r3, r7, #4
 8004410:	4619      	mov	r1, r3
 8004412:	4811      	ldr	r0, [pc, #68]	@ (8004458 <HAL_FMC_MspInit+0x11c>)
 8004414:	f000 ff74 	bl	8005300 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004418:	2360      	movs	r3, #96	@ 0x60
 800441a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800441c:	2302      	movs	r3, #2
 800441e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004420:	2300      	movs	r3, #0
 8004422:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004424:	2303      	movs	r3, #3
 8004426:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004428:	230c      	movs	r3, #12
 800442a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800442c:	1d3b      	adds	r3, r7, #4
 800442e:	4619      	mov	r1, r3
 8004430:	480a      	ldr	r0, [pc, #40]	@ (800445c <HAL_FMC_MspInit+0x120>)
 8004432:	f000 ff65 	bl	8005300 <HAL_GPIO_Init>
 8004436:	e000      	b.n	800443a <HAL_FMC_MspInit+0xfe>
    return;
 8004438:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800443a:	3718      	adds	r7, #24
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	2000de30 	.word	0x2000de30
 8004444:	40023800 	.word	0x40023800
 8004448:	40021400 	.word	0x40021400
 800444c:	40020800 	.word	0x40020800
 8004450:	40021800 	.word	0x40021800
 8004454:	40021000 	.word	0x40021000
 8004458:	40020c00 	.word	0x40020c00
 800445c:	40020400 	.word	0x40020400

08004460 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8004468:	f7ff ff68 	bl	800433c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800446c:	bf00      	nop
 800446e:	3708      	adds	r7, #8
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b08e      	sub	sp, #56	@ 0x38
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800447c:	2300      	movs	r3, #0
 800447e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004484:	2300      	movs	r3, #0
 8004486:	60fb      	str	r3, [r7, #12]
 8004488:	4b33      	ldr	r3, [pc, #204]	@ (8004558 <HAL_InitTick+0xe4>)
 800448a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448c:	4a32      	ldr	r2, [pc, #200]	@ (8004558 <HAL_InitTick+0xe4>)
 800448e:	f043 0310 	orr.w	r3, r3, #16
 8004492:	6413      	str	r3, [r2, #64]	@ 0x40
 8004494:	4b30      	ldr	r3, [pc, #192]	@ (8004558 <HAL_InitTick+0xe4>)
 8004496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004498:	f003 0310 	and.w	r3, r3, #16
 800449c:	60fb      	str	r3, [r7, #12]
 800449e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80044a0:	f107 0210 	add.w	r2, r7, #16
 80044a4:	f107 0314 	add.w	r3, r7, #20
 80044a8:	4611      	mov	r1, r2
 80044aa:	4618      	mov	r0, r3
 80044ac:	f003 fa50 	bl	8007950 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80044b0:	6a3b      	ldr	r3, [r7, #32]
 80044b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80044b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d103      	bne.n	80044c2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80044ba:	f003 fa21 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 80044be:	6378      	str	r0, [r7, #52]	@ 0x34
 80044c0:	e004      	b.n	80044cc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80044c2:	f003 fa1d 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 80044c6:	4603      	mov	r3, r0
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80044cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ce:	4a23      	ldr	r2, [pc, #140]	@ (800455c <HAL_InitTick+0xe8>)
 80044d0:	fba2 2303 	umull	r2, r3, r2, r3
 80044d4:	0c9b      	lsrs	r3, r3, #18
 80044d6:	3b01      	subs	r3, #1
 80044d8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80044da:	4b21      	ldr	r3, [pc, #132]	@ (8004560 <HAL_InitTick+0xec>)
 80044dc:	4a21      	ldr	r2, [pc, #132]	@ (8004564 <HAL_InitTick+0xf0>)
 80044de:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80044e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004560 <HAL_InitTick+0xec>)
 80044e2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80044e6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80044e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004560 <HAL_InitTick+0xec>)
 80044ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ec:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80044ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004560 <HAL_InitTick+0xec>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004560 <HAL_InitTick+0xec>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044fa:	4b19      	ldr	r3, [pc, #100]	@ (8004560 <HAL_InitTick+0xec>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004500:	4817      	ldr	r0, [pc, #92]	@ (8004560 <HAL_InitTick+0xec>)
 8004502:	f004 faaf 	bl	8008a64 <HAL_TIM_Base_Init>
 8004506:	4603      	mov	r3, r0
 8004508:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800450c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004510:	2b00      	cmp	r3, #0
 8004512:	d11b      	bne.n	800454c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004514:	4812      	ldr	r0, [pc, #72]	@ (8004560 <HAL_InitTick+0xec>)
 8004516:	f004 faff 	bl	8008b18 <HAL_TIM_Base_Start_IT>
 800451a:	4603      	mov	r3, r0
 800451c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8004520:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004524:	2b00      	cmp	r3, #0
 8004526:	d111      	bne.n	800454c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004528:	2036      	movs	r0, #54	@ 0x36
 800452a:	f000 fa75 	bl	8004a18 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2b0f      	cmp	r3, #15
 8004532:	d808      	bhi.n	8004546 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004534:	2200      	movs	r2, #0
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	2036      	movs	r0, #54	@ 0x36
 800453a:	f000 fa51 	bl	80049e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800453e:	4a0a      	ldr	r2, [pc, #40]	@ (8004568 <HAL_InitTick+0xf4>)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6013      	str	r3, [r2, #0]
 8004544:	e002      	b.n	800454c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800454c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8004550:	4618      	mov	r0, r3
 8004552:	3738      	adds	r7, #56	@ 0x38
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40023800 	.word	0x40023800
 800455c:	431bde83 	.word	0x431bde83
 8004560:	2000de34 	.word	0x2000de34
 8004564:	40001000 	.word	0x40001000
 8004568:	20000088 	.word	0x20000088

0800456c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004570:	bf00      	nop
 8004572:	e7fd      	b.n	8004570 <NMI_Handler+0x4>

08004574 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004574:	b480      	push	{r7}
 8004576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004578:	bf00      	nop
 800457a:	e7fd      	b.n	8004578 <HardFault_Handler+0x4>

0800457c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004580:	bf00      	nop
 8004582:	e7fd      	b.n	8004580 <MemManage_Handler+0x4>

08004584 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004584:	b480      	push	{r7}
 8004586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004588:	bf00      	nop
 800458a:	e7fd      	b.n	8004588 <BusFault_Handler+0x4>

0800458c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004590:	bf00      	nop
 8004592:	e7fd      	b.n	8004590 <UsageFault_Handler+0x4>

08004594 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004594:	b480      	push	{r7}
 8004596:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004598:	bf00      	nop
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr

080045a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80045a2:	b480      	push	{r7}
 80045a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045a6:	bf00      	nop
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045b4:	bf00      	nop
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045be:	b480      	push	{r7}
 80045c0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045c2:	bf00      	nop
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80045d0:	4802      	ldr	r0, [pc, #8]	@ (80045dc <TIM6_DAC_IRQHandler+0x10>)
 80045d2:	f004 fb11 	bl	8008bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80045d6:	bf00      	nop
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	2000de34 	.word	0x2000de34

080045e0 <_close>:
#include <sys/stat.h>
#include <sys/unistd.h>
#include <errno.h>

// Function to handle `_close`
int _close(int file) {
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
    return -1;
 80045e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <_fstat>:

// Function to handle `_fstat`
int _fstat(int file, struct stat *st) {
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004608:	605a      	str	r2, [r3, #4]
    return 0;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <_isatty>:

// Function to handle `_isatty`
int _isatty(int file) {
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
    return 1;
 8004620:	2301      	movs	r3, #1
}
 8004622:	4618      	mov	r0, r3
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr

0800462e <_lseek>:

// Function to handle `_lseek`
off_t _lseek(int file, off_t ptr, int dir) {
 800462e:	b480      	push	{r7}
 8004630:	b085      	sub	sp, #20
 8004632:	af00      	add	r7, sp, #0
 8004634:	60f8      	str	r0, [r7, #12]
 8004636:	60b9      	str	r1, [r7, #8]
 8004638:	607a      	str	r2, [r7, #4]
    return 0;
 800463a:	2300      	movs	r3, #0
}
 800463c:	4618      	mov	r0, r3
 800463e:	3714      	adds	r7, #20
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <_read>:

// Function to handle `_read`
int _read(int file, char *ptr, int len) {
 8004648:	b480      	push	{r7}
 800464a:	b085      	sub	sp, #20
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
    return 0;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3714      	adds	r7, #20
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr

08004662 <_write>:

// Function to handle `_write`
int _write(int file, char *ptr, int len) {
 8004662:	b480      	push	{r7}
 8004664:	b087      	sub	sp, #28
 8004666:	af00      	add	r7, sp, #0
 8004668:	60f8      	str	r0, [r7, #12]
 800466a:	60b9      	str	r1, [r7, #8]
 800466c:	607a      	str	r2, [r7, #4]
    int i;
    for (i = 0; i < len; i++) {
 800466e:	2300      	movs	r3, #0
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	e002      	b.n	800467a <_write+0x18>
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	3301      	adds	r3, #1
 8004678:	617b      	str	r3, [r7, #20]
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	429a      	cmp	r2, r3
 8004680:	dbf8      	blt.n	8004674 <_write+0x12>
        // Implement your UART/Serial output function here
        // Example: HAL_UART_Transmit(&huart2, (uint8_t*)&ptr[i], 1, HAL_MAX_DELAY);
    }
    return len;
 8004682:	687b      	ldr	r3, [r7, #4]
}
 8004684:	4618      	mov	r0, r3
 8004686:	371c      	adds	r7, #28
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <_kill>:

// Function to handle `_kill`
int _kill(int pid, int sig) {
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
 800469a:	f009 f927 	bl	800d8ec <__errno>
 800469e:	4603      	mov	r3, r0
 80046a0:	2216      	movs	r2, #22
 80046a2:	601a      	str	r2, [r3, #0]
    return -1;
 80046a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3708      	adds	r7, #8
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <_getpid>:

// Function to handle `_getpid`
int _getpid(void) {
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0
    return 1;
 80046b4:	2301      	movs	r3, #1
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr

080046c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046c8:	4a14      	ldr	r2, [pc, #80]	@ (800471c <_sbrk+0x5c>)
 80046ca:	4b15      	ldr	r3, [pc, #84]	@ (8004720 <_sbrk+0x60>)
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80046d4:	4b13      	ldr	r3, [pc, #76]	@ (8004724 <_sbrk+0x64>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d102      	bne.n	80046e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80046dc:	4b11      	ldr	r3, [pc, #68]	@ (8004724 <_sbrk+0x64>)
 80046de:	4a12      	ldr	r2, [pc, #72]	@ (8004728 <_sbrk+0x68>)
 80046e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80046e2:	4b10      	ldr	r3, [pc, #64]	@ (8004724 <_sbrk+0x64>)
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4413      	add	r3, r2
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d207      	bcs.n	8004700 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80046f0:	f009 f8fc 	bl	800d8ec <__errno>
 80046f4:	4603      	mov	r3, r0
 80046f6:	220c      	movs	r2, #12
 80046f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80046fa:	f04f 33ff 	mov.w	r3, #4294967295
 80046fe:	e009      	b.n	8004714 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004700:	4b08      	ldr	r3, [pc, #32]	@ (8004724 <_sbrk+0x64>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004706:	4b07      	ldr	r3, [pc, #28]	@ (8004724 <_sbrk+0x64>)
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4413      	add	r3, r2
 800470e:	4a05      	ldr	r2, [pc, #20]	@ (8004724 <_sbrk+0x64>)
 8004710:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004712:	68fb      	ldr	r3, [r7, #12]
}
 8004714:	4618      	mov	r0, r3
 8004716:	3718      	adds	r7, #24
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	20030000 	.word	0x20030000
 8004720:	00000800 	.word	0x00000800
 8004724:	2000de7c 	.word	0x2000de7c
 8004728:	2000e098 	.word	0x2000e098

0800472c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800472c:	b480      	push	{r7}
 800472e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004730:	4b06      	ldr	r3, [pc, #24]	@ (800474c <SystemInit+0x20>)
 8004732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004736:	4a05      	ldr	r2, [pc, #20]	@ (800474c <SystemInit+0x20>)
 8004738:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800473c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004740:	bf00      	nop
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	e000ed00 	.word	0xe000ed00

08004750 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004750:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004788 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004754:	f7ff ffea 	bl	800472c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004758:	480c      	ldr	r0, [pc, #48]	@ (800478c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800475a:	490d      	ldr	r1, [pc, #52]	@ (8004790 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800475c:	4a0d      	ldr	r2, [pc, #52]	@ (8004794 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800475e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004760:	e002      	b.n	8004768 <LoopCopyDataInit>

08004762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004766:	3304      	adds	r3, #4

08004768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800476a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800476c:	d3f9      	bcc.n	8004762 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800476e:	4a0a      	ldr	r2, [pc, #40]	@ (8004798 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004770:	4c0a      	ldr	r4, [pc, #40]	@ (800479c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004774:	e001      	b.n	800477a <LoopFillZerobss>

08004776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004778:	3204      	adds	r2, #4

0800477a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800477a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800477c:	d3fb      	bcc.n	8004776 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800477e:	f009 f8bb 	bl	800d8f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004782:	f7fe ffdf 	bl	8003744 <main>
  bx  lr    
 8004786:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004788:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800478c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004790:	20000c3c 	.word	0x20000c3c
  ldr r2, =_sidata
 8004794:	080215d4 	.word	0x080215d4
  ldr r2, =_sbss
 8004798:	20000c40 	.word	0x20000c40
  ldr r4, =_ebss
 800479c:	2000e098 	.word	0x2000e098

080047a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047a0:	e7fe      	b.n	80047a0 <ADC_IRQHandler>
	...

080047a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80047a8:	4b0e      	ldr	r3, [pc, #56]	@ (80047e4 <HAL_Init+0x40>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a0d      	ldr	r2, [pc, #52]	@ (80047e4 <HAL_Init+0x40>)
 80047ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80047b4:	4b0b      	ldr	r3, [pc, #44]	@ (80047e4 <HAL_Init+0x40>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a0a      	ldr	r2, [pc, #40]	@ (80047e4 <HAL_Init+0x40>)
 80047ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047c0:	4b08      	ldr	r3, [pc, #32]	@ (80047e4 <HAL_Init+0x40>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a07      	ldr	r2, [pc, #28]	@ (80047e4 <HAL_Init+0x40>)
 80047c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047cc:	2003      	movs	r0, #3
 80047ce:	f000 f8fc 	bl	80049ca <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80047d2:	200f      	movs	r0, #15
 80047d4:	f7ff fe4e 	bl	8004474 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80047d8:	f7ff fade 	bl	8003d98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40023c00 	.word	0x40023c00

080047e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047e8:	b480      	push	{r7}
 80047ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80047ec:	4b06      	ldr	r3, [pc, #24]	@ (8004808 <HAL_IncTick+0x20>)
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	461a      	mov	r2, r3
 80047f2:	4b06      	ldr	r3, [pc, #24]	@ (800480c <HAL_IncTick+0x24>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4413      	add	r3, r2
 80047f8:	4a04      	ldr	r2, [pc, #16]	@ (800480c <HAL_IncTick+0x24>)
 80047fa:	6013      	str	r3, [r2, #0]
}
 80047fc:	bf00      	nop
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	2000008c 	.word	0x2000008c
 800480c:	2000de80 	.word	0x2000de80

08004810 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
  return uwTick;
 8004814:	4b03      	ldr	r3, [pc, #12]	@ (8004824 <HAL_GetTick+0x14>)
 8004816:	681b      	ldr	r3, [r3, #0]
}
 8004818:	4618      	mov	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	2000de80 	.word	0x2000de80

08004828 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004830:	f7ff ffee 	bl	8004810 <HAL_GetTick>
 8004834:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004840:	d005      	beq.n	800484e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004842:	4b0a      	ldr	r3, [pc, #40]	@ (800486c <HAL_Delay+0x44>)
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	461a      	mov	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	4413      	add	r3, r2
 800484c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800484e:	bf00      	nop
 8004850:	f7ff ffde 	bl	8004810 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	429a      	cmp	r2, r3
 800485e:	d8f7      	bhi.n	8004850 <HAL_Delay+0x28>
  {
  }
}
 8004860:	bf00      	nop
 8004862:	bf00      	nop
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	2000008c 	.word	0x2000008c

08004870 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004870:	b480      	push	{r7}
 8004872:	b085      	sub	sp, #20
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f003 0307 	and.w	r3, r3, #7
 800487e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004880:	4b0c      	ldr	r3, [pc, #48]	@ (80048b4 <__NVIC_SetPriorityGrouping+0x44>)
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004886:	68ba      	ldr	r2, [r7, #8]
 8004888:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800488c:	4013      	ands	r3, r2
 800488e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004898:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800489c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048a2:	4a04      	ldr	r2, [pc, #16]	@ (80048b4 <__NVIC_SetPriorityGrouping+0x44>)
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	60d3      	str	r3, [r2, #12]
}
 80048a8:	bf00      	nop
 80048aa:	3714      	adds	r7, #20
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr
 80048b4:	e000ed00 	.word	0xe000ed00

080048b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048bc:	4b04      	ldr	r3, [pc, #16]	@ (80048d0 <__NVIC_GetPriorityGrouping+0x18>)
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	0a1b      	lsrs	r3, r3, #8
 80048c2:	f003 0307 	and.w	r3, r3, #7
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	e000ed00 	.word	0xe000ed00

080048d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	4603      	mov	r3, r0
 80048dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	db0b      	blt.n	80048fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048e6:	79fb      	ldrb	r3, [r7, #7]
 80048e8:	f003 021f 	and.w	r2, r3, #31
 80048ec:	4907      	ldr	r1, [pc, #28]	@ (800490c <__NVIC_EnableIRQ+0x38>)
 80048ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048f2:	095b      	lsrs	r3, r3, #5
 80048f4:	2001      	movs	r0, #1
 80048f6:	fa00 f202 	lsl.w	r2, r0, r2
 80048fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80048fe:	bf00      	nop
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	e000e100 	.word	0xe000e100

08004910 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	4603      	mov	r3, r0
 8004918:	6039      	str	r1, [r7, #0]
 800491a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800491c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004920:	2b00      	cmp	r3, #0
 8004922:	db0a      	blt.n	800493a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	b2da      	uxtb	r2, r3
 8004928:	490c      	ldr	r1, [pc, #48]	@ (800495c <__NVIC_SetPriority+0x4c>)
 800492a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800492e:	0112      	lsls	r2, r2, #4
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	440b      	add	r3, r1
 8004934:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004938:	e00a      	b.n	8004950 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	b2da      	uxtb	r2, r3
 800493e:	4908      	ldr	r1, [pc, #32]	@ (8004960 <__NVIC_SetPriority+0x50>)
 8004940:	79fb      	ldrb	r3, [r7, #7]
 8004942:	f003 030f 	and.w	r3, r3, #15
 8004946:	3b04      	subs	r3, #4
 8004948:	0112      	lsls	r2, r2, #4
 800494a:	b2d2      	uxtb	r2, r2
 800494c:	440b      	add	r3, r1
 800494e:	761a      	strb	r2, [r3, #24]
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	e000e100 	.word	0xe000e100
 8004960:	e000ed00 	.word	0xe000ed00

08004964 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004964:	b480      	push	{r7}
 8004966:	b089      	sub	sp, #36	@ 0x24
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f003 0307 	and.w	r3, r3, #7
 8004976:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	f1c3 0307 	rsb	r3, r3, #7
 800497e:	2b04      	cmp	r3, #4
 8004980:	bf28      	it	cs
 8004982:	2304      	movcs	r3, #4
 8004984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	3304      	adds	r3, #4
 800498a:	2b06      	cmp	r3, #6
 800498c:	d902      	bls.n	8004994 <NVIC_EncodePriority+0x30>
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	3b03      	subs	r3, #3
 8004992:	e000      	b.n	8004996 <NVIC_EncodePriority+0x32>
 8004994:	2300      	movs	r3, #0
 8004996:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004998:	f04f 32ff 	mov.w	r2, #4294967295
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	43da      	mvns	r2, r3
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	401a      	ands	r2, r3
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049ac:	f04f 31ff 	mov.w	r1, #4294967295
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	fa01 f303 	lsl.w	r3, r1, r3
 80049b6:	43d9      	mvns	r1, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049bc:	4313      	orrs	r3, r2
         );
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3724      	adds	r7, #36	@ 0x24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr

080049ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b082      	sub	sp, #8
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7ff ff4c 	bl	8004870 <__NVIC_SetPriorityGrouping>
}
 80049d8:	bf00      	nop
 80049da:	3708      	adds	r7, #8
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b086      	sub	sp, #24
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	4603      	mov	r3, r0
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]
 80049ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80049f2:	f7ff ff61 	bl	80048b8 <__NVIC_GetPriorityGrouping>
 80049f6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	68b9      	ldr	r1, [r7, #8]
 80049fc:	6978      	ldr	r0, [r7, #20]
 80049fe:	f7ff ffb1 	bl	8004964 <NVIC_EncodePriority>
 8004a02:	4602      	mov	r2, r0
 8004a04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a08:	4611      	mov	r1, r2
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7ff ff80 	bl	8004910 <__NVIC_SetPriority>
}
 8004a10:	bf00      	nop
 8004a12:	3718      	adds	r7, #24
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	4603      	mov	r3, r0
 8004a20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7ff ff54 	bl	80048d4 <__NVIC_EnableIRQ>
}
 8004a2c:	bf00      	nop
 8004a2e:	3708      	adds	r7, #8
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e00e      	b.n	8004a64 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	795b      	ldrb	r3, [r3, #5]
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d105      	bne.n	8004a5c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7ff f9c6 	bl	8003de8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3708      	adds	r7, #8
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004a78:	f7ff feca 	bl	8004810 <HAL_GetTick>
 8004a7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d101      	bne.n	8004a88 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e099      	b.n	8004bbc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 0201 	bic.w	r2, r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004aa8:	e00f      	b.n	8004aca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004aaa:	f7ff feb1 	bl	8004810 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b05      	cmp	r3, #5
 8004ab6:	d908      	bls.n	8004aca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2220      	movs	r2, #32
 8004abc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2203      	movs	r2, #3
 8004ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e078      	b.n	8004bbc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0301 	and.w	r3, r3, #1
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d1e8      	bne.n	8004aaa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	4b38      	ldr	r3, [pc, #224]	@ (8004bc4 <HAL_DMA_Init+0x158>)
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685a      	ldr	r2, [r3, #4]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004af6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d107      	bne.n	8004b34 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	f023 0307 	bic.w	r3, r3, #7
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5a:	2b04      	cmp	r3, #4
 8004b5c:	d117      	bne.n	8004b8e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00e      	beq.n	8004b8e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 f8bd 	bl	8004cf0 <DMA_CheckFifoParam>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d008      	beq.n	8004b8e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2240      	movs	r2, #64	@ 0x40
 8004b80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e016      	b.n	8004bbc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 f874 	bl	8004c84 <DMA_CalcBaseAndBitshift>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba4:	223f      	movs	r2, #63	@ 0x3f
 8004ba6:	409a      	lsls	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3718      	adds	r7, #24
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	f010803f 	.word	0xf010803f

08004bc8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d101      	bne.n	8004bda <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e050      	b.n	8004c7c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d101      	bne.n	8004bea <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004be6:	2302      	movs	r3, #2
 8004be8:	e048      	b.n	8004c7c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f022 0201 	bic.w	r2, r2, #1
 8004bf8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2200      	movs	r2, #0
 8004c08:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2200      	movs	r2, #0
 8004c18:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2221      	movs	r2, #33	@ 0x21
 8004c28:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 f82a 	bl	8004c84 <DMA_CalcBaseAndBitshift>
 8004c30:	4603      	mov	r3, r0
 8004c32:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c5c:	223f      	movs	r2, #63	@ 0x3f
 8004c5e:	409a      	lsls	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	3b10      	subs	r3, #16
 8004c94:	4a14      	ldr	r2, [pc, #80]	@ (8004ce8 <DMA_CalcBaseAndBitshift+0x64>)
 8004c96:	fba2 2303 	umull	r2, r3, r2, r3
 8004c9a:	091b      	lsrs	r3, r3, #4
 8004c9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c9e:	4a13      	ldr	r2, [pc, #76]	@ (8004cec <DMA_CalcBaseAndBitshift+0x68>)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2b03      	cmp	r3, #3
 8004cb0:	d909      	bls.n	8004cc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004cba:	f023 0303 	bic.w	r3, r3, #3
 8004cbe:	1d1a      	adds	r2, r3, #4
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	659a      	str	r2, [r3, #88]	@ 0x58
 8004cc4:	e007      	b.n	8004cd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004cce:	f023 0303 	bic.w	r3, r3, #3
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	aaaaaaab 	.word	0xaaaaaaab
 8004cec:	080130b0 	.word	0x080130b0

08004cf0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d11f      	bne.n	8004d4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	2b03      	cmp	r3, #3
 8004d0e:	d856      	bhi.n	8004dbe <DMA_CheckFifoParam+0xce>
 8004d10:	a201      	add	r2, pc, #4	@ (adr r2, 8004d18 <DMA_CheckFifoParam+0x28>)
 8004d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d16:	bf00      	nop
 8004d18:	08004d29 	.word	0x08004d29
 8004d1c:	08004d3b 	.word	0x08004d3b
 8004d20:	08004d29 	.word	0x08004d29
 8004d24:	08004dbf 	.word	0x08004dbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d046      	beq.n	8004dc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d38:	e043      	b.n	8004dc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d42:	d140      	bne.n	8004dc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d48:	e03d      	b.n	8004dc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d52:	d121      	bne.n	8004d98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	2b03      	cmp	r3, #3
 8004d58:	d837      	bhi.n	8004dca <DMA_CheckFifoParam+0xda>
 8004d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d60 <DMA_CheckFifoParam+0x70>)
 8004d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d60:	08004d71 	.word	0x08004d71
 8004d64:	08004d77 	.word	0x08004d77
 8004d68:	08004d71 	.word	0x08004d71
 8004d6c:	08004d89 	.word	0x08004d89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	73fb      	strb	r3, [r7, #15]
      break;
 8004d74:	e030      	b.n	8004dd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d025      	beq.n	8004dce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d86:	e022      	b.n	8004dce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d90:	d11f      	bne.n	8004dd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d96:	e01c      	b.n	8004dd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d903      	bls.n	8004da6 <DMA_CheckFifoParam+0xb6>
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	2b03      	cmp	r3, #3
 8004da2:	d003      	beq.n	8004dac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004da4:	e018      	b.n	8004dd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	73fb      	strb	r3, [r7, #15]
      break;
 8004daa:	e015      	b.n	8004dd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00e      	beq.n	8004dd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	73fb      	strb	r3, [r7, #15]
      break;
 8004dbc:	e00b      	b.n	8004dd6 <DMA_CheckFifoParam+0xe6>
      break;
 8004dbe:	bf00      	nop
 8004dc0:	e00a      	b.n	8004dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dc2:	bf00      	nop
 8004dc4:	e008      	b.n	8004dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dc6:	bf00      	nop
 8004dc8:	e006      	b.n	8004dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dca:	bf00      	nop
 8004dcc:	e004      	b.n	8004dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dce:	bf00      	nop
 8004dd0:	e002      	b.n	8004dd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004dd2:	bf00      	nop
 8004dd4:	e000      	b.n	8004dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dd6:	bf00      	nop
    }
  } 
  
  return status; 
 8004dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop

08004de8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e03b      	b.n	8004e72 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d106      	bne.n	8004e14 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7ff f80c 	bl	8003e2c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2202      	movs	r2, #2
 8004e18:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685a      	ldr	r2, [r3, #4]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e38:	f023 0107 	bic.w	r1, r3, #7
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	430a      	orrs	r2, r1
 8004e46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004e52:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	68d1      	ldr	r1, [r2, #12]
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	6812      	ldr	r2, [r2, #0]
 8004e5e:	430b      	orrs	r3, r1
 8004e60:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3708      	adds	r7, #8
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b086      	sub	sp, #24
 8004e7e:	af02      	add	r7, sp, #8
 8004e80:	60f8      	str	r0, [r7, #12]
 8004e82:	60b9      	str	r1, [r7, #8]
 8004e84:	607a      	str	r2, [r7, #4]
 8004e86:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d101      	bne.n	8004e96 <HAL_DMA2D_Start+0x1c>
 8004e92:	2302      	movs	r3, #2
 8004e94:	e018      	b.n	8004ec8 <HAL_DMA2D_Start+0x4e>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2201      	movs	r2, #1
 8004e9a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	68b9      	ldr	r1, [r7, #8]
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f000 f989 	bl	80051c8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f042 0201 	orr.w	r2, r2, #1
 8004ec4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b086      	sub	sp, #24
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004eda:	2300      	movs	r3, #0
 8004edc:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 0301 	and.w	r3, r3, #1
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d056      	beq.n	8004f9a <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004eec:	f7ff fc90 	bl	8004810 <HAL_GetTick>
 8004ef0:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004ef2:	e04b      	b.n	8004f8c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d023      	beq.n	8004f4e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f003 0320 	and.w	r3, r3, #32
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d005      	beq.n	8004f1c <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f14:	f043 0202 	orr.w	r2, r3, #2
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d005      	beq.n	8004f32 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f2a:	f043 0201 	orr.w	r2, r3, #1
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2221      	movs	r2, #33	@ 0x21
 8004f38:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2204      	movs	r2, #4
 8004f3e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e0a5      	b.n	800509a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f54:	d01a      	beq.n	8004f8c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f56:	f7ff fc5b 	bl	8004810 <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d302      	bcc.n	8004f6c <HAL_DMA2D_PollForTransfer+0x9c>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10f      	bne.n	8004f8c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f70:	f043 0220 	orr.w	r2, r3, #32
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2203      	movs	r2, #3
 8004f7c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e086      	b.n	800509a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d0ac      	beq.n	8004ef4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	69db      	ldr	r3, [r3, #28]
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fac:	f003 0320 	and.w	r3, r3, #32
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d061      	beq.n	8005080 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fbc:	f7ff fc28 	bl	8004810 <HAL_GetTick>
 8004fc0:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004fc2:	e056      	b.n	8005072 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d02e      	beq.n	8005034 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f003 0308 	and.w	r3, r3, #8
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d005      	beq.n	8004fec <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fe4:	f043 0204 	orr.w	r2, r3, #4
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d005      	beq.n	8005002 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ffa:	f043 0202 	orr.w	r2, r3, #2
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	2b00      	cmp	r3, #0
 800500a:	d005      	beq.n	8005018 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005010:	f043 0201 	orr.w	r2, r3, #1
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2229      	movs	r2, #41	@ 0x29
 800501e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2204      	movs	r2, #4
 8005024:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e032      	b.n	800509a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503a:	d01a      	beq.n	8005072 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800503c:	f7ff fbe8 	bl	8004810 <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d302      	bcc.n	8005052 <HAL_DMA2D_PollForTransfer+0x182>
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d10f      	bne.n	8005072 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005056:	f043 0220 	orr.w	r2, r3, #32
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2203      	movs	r2, #3
 8005062:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e013      	b.n	800509a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f003 0310 	and.w	r3, r3, #16
 800507c:	2b00      	cmp	r3, #0
 800507e:	d0a1      	beq.n	8004fc4 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2212      	movs	r2, #18
 8005086:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
	...

080050a4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b087      	sub	sp, #28
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d101      	bne.n	80050c4 <HAL_DMA2D_ConfigLayer+0x20>
 80050c0:	2302      	movs	r3, #2
 80050c2:	e079      	b.n	80051b8 <HAL_DMA2D_ConfigLayer+0x114>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2202      	movs	r2, #2
 80050d0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	011b      	lsls	r3, r3, #4
 80050d8:	3318      	adds	r3, #24
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	4413      	add	r3, r2
 80050de:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	685a      	ldr	r2, [r3, #4]
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	041b      	lsls	r3, r3, #16
 80050ea:	4313      	orrs	r3, r2
 80050ec:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80050ee:	4b35      	ldr	r3, [pc, #212]	@ (80051c4 <HAL_DMA2D_ConfigLayer+0x120>)
 80050f0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	2b0a      	cmp	r3, #10
 80050f8:	d003      	beq.n	8005102 <HAL_DMA2D_ConfigLayer+0x5e>
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	2b09      	cmp	r3, #9
 8005100:	d107      	bne.n	8005112 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	4313      	orrs	r3, r2
 800510e:	617b      	str	r3, [r7, #20]
 8005110:	e005      	b.n	800511e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	061b      	lsls	r3, r3, #24
 8005118:	697a      	ldr	r2, [r7, #20]
 800511a:	4313      	orrs	r3, r2
 800511c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d120      	bne.n	8005166 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	43db      	mvns	r3, r3
 800512e:	ea02 0103 	and.w	r1, r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	430a      	orrs	r2, r1
 800513a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	6812      	ldr	r2, [r2, #0]
 8005144:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	2b0a      	cmp	r3, #10
 800514c:	d003      	beq.n	8005156 <HAL_DMA2D_ConfigLayer+0xb2>
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	2b09      	cmp	r3, #9
 8005154:	d127      	bne.n	80051a6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	68da      	ldr	r2, [r3, #12]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005162:	629a      	str	r2, [r3, #40]	@ 0x28
 8005164:	e01f      	b.n	80051a6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	69da      	ldr	r2, [r3, #28]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	43db      	mvns	r3, r3
 8005170:	ea02 0103 	and.w	r1, r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	430a      	orrs	r2, r1
 800517c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	6812      	ldr	r2, [r2, #0]
 8005186:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	2b0a      	cmp	r3, #10
 800518e:	d003      	beq.n	8005198 <HAL_DMA2D_ConfigLayer+0xf4>
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b09      	cmp	r3, #9
 8005196:	d106      	bne.n	80051a6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	68da      	ldr	r2, [r3, #12]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80051a4:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	371c      	adds	r7, #28
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr
 80051c4:	ff03000f 	.word	0xff03000f

080051c8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b08b      	sub	sp, #44	@ 0x2c
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
 80051d4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051dc:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	041a      	lsls	r2, r3, #16
 80051e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e6:	431a      	orrs	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	430a      	orrs	r2, r1
 80051ee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005200:	d174      	bne.n	80052ec <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005208:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005210:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005218:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	b2db      	uxtb	r3, r3
 800521e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d108      	bne.n	800523a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8005228:	69ba      	ldr	r2, [r7, #24]
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	431a      	orrs	r2, r3
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	4313      	orrs	r3, r2
 8005232:	697a      	ldr	r2, [r7, #20]
 8005234:	4313      	orrs	r3, r2
 8005236:	627b      	str	r3, [r7, #36]	@ 0x24
 8005238:	e053      	b.n	80052e2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	2b01      	cmp	r3, #1
 8005240:	d106      	bne.n	8005250 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005242:	69ba      	ldr	r2, [r7, #24]
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	4313      	orrs	r3, r2
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	627b      	str	r3, [r7, #36]	@ 0x24
 800524e:	e048      	b.n	80052e2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	2b02      	cmp	r3, #2
 8005256:	d111      	bne.n	800527c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	0cdb      	lsrs	r3, r3, #19
 800525c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	0a9b      	lsrs	r3, r3, #10
 8005262:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	08db      	lsrs	r3, r3, #3
 8005268:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	015a      	lsls	r2, r3, #5
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	02db      	lsls	r3, r3, #11
 8005272:	4313      	orrs	r3, r2
 8005274:	697a      	ldr	r2, [r7, #20]
 8005276:	4313      	orrs	r3, r2
 8005278:	627b      	str	r3, [r7, #36]	@ 0x24
 800527a:	e032      	b.n	80052e2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	2b03      	cmp	r3, #3
 8005282:	d117      	bne.n	80052b4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005284:	6a3b      	ldr	r3, [r7, #32]
 8005286:	0fdb      	lsrs	r3, r3, #31
 8005288:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	0cdb      	lsrs	r3, r3, #19
 800528e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	0adb      	lsrs	r3, r3, #11
 8005294:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	08db      	lsrs	r3, r3, #3
 800529a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	015a      	lsls	r2, r3, #5
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	029b      	lsls	r3, r3, #10
 80052a4:	431a      	orrs	r2, r3
 80052a6:	6a3b      	ldr	r3, [r7, #32]
 80052a8:	03db      	lsls	r3, r3, #15
 80052aa:	4313      	orrs	r3, r2
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80052b2:	e016      	b.n	80052e2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80052b4:	6a3b      	ldr	r3, [r7, #32]
 80052b6:	0f1b      	lsrs	r3, r3, #28
 80052b8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	0d1b      	lsrs	r3, r3, #20
 80052be:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	0b1b      	lsrs	r3, r3, #12
 80052c4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	091b      	lsrs	r3, r3, #4
 80052ca:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	011a      	lsls	r2, r3, #4
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	021b      	lsls	r3, r3, #8
 80052d4:	431a      	orrs	r2, r3
 80052d6:	6a3b      	ldr	r3, [r7, #32]
 80052d8:	031b      	lsls	r3, r3, #12
 80052da:	4313      	orrs	r3, r2
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	4313      	orrs	r3, r2
 80052e0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052e8:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80052ea:	e003      	b.n	80052f4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	60da      	str	r2, [r3, #12]
}
 80052f4:	bf00      	nop
 80052f6:	372c      	adds	r7, #44	@ 0x2c
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005300:	b480      	push	{r7}
 8005302:	b089      	sub	sp, #36	@ 0x24
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800530a:	2300      	movs	r3, #0
 800530c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800530e:	2300      	movs	r3, #0
 8005310:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005312:	2300      	movs	r3, #0
 8005314:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005316:	2300      	movs	r3, #0
 8005318:	61fb      	str	r3, [r7, #28]
 800531a:	e177      	b.n	800560c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800531c:	2201      	movs	r2, #1
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	fa02 f303 	lsl.w	r3, r2, r3
 8005324:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	4013      	ands	r3, r2
 800532e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	429a      	cmp	r2, r3
 8005336:	f040 8166 	bne.w	8005606 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f003 0303 	and.w	r3, r3, #3
 8005342:	2b01      	cmp	r3, #1
 8005344:	d005      	beq.n	8005352 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800534e:	2b02      	cmp	r3, #2
 8005350:	d130      	bne.n	80053b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	2203      	movs	r2, #3
 800535e:	fa02 f303 	lsl.w	r3, r2, r3
 8005362:	43db      	mvns	r3, r3
 8005364:	69ba      	ldr	r2, [r7, #24]
 8005366:	4013      	ands	r3, r2
 8005368:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	68da      	ldr	r2, [r3, #12]
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	005b      	lsls	r3, r3, #1
 8005372:	fa02 f303 	lsl.w	r3, r2, r3
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	4313      	orrs	r3, r2
 800537a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005388:	2201      	movs	r2, #1
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	fa02 f303 	lsl.w	r3, r2, r3
 8005390:	43db      	mvns	r3, r3
 8005392:	69ba      	ldr	r2, [r7, #24]
 8005394:	4013      	ands	r3, r2
 8005396:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	091b      	lsrs	r3, r3, #4
 800539e:	f003 0201 	and.w	r2, r3, #1
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	fa02 f303 	lsl.w	r3, r2, r3
 80053a8:	69ba      	ldr	r2, [r7, #24]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	69ba      	ldr	r2, [r7, #24]
 80053b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f003 0303 	and.w	r3, r3, #3
 80053bc:	2b03      	cmp	r3, #3
 80053be:	d017      	beq.n	80053f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	005b      	lsls	r3, r3, #1
 80053ca:	2203      	movs	r2, #3
 80053cc:	fa02 f303 	lsl.w	r3, r2, r3
 80053d0:	43db      	mvns	r3, r3
 80053d2:	69ba      	ldr	r2, [r7, #24]
 80053d4:	4013      	ands	r3, r2
 80053d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	005b      	lsls	r3, r3, #1
 80053e0:	fa02 f303 	lsl.w	r3, r2, r3
 80053e4:	69ba      	ldr	r2, [r7, #24]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69ba      	ldr	r2, [r7, #24]
 80053ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f003 0303 	and.w	r3, r3, #3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d123      	bne.n	8005444 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	08da      	lsrs	r2, r3, #3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	3208      	adds	r2, #8
 8005404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005408:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	220f      	movs	r2, #15
 8005414:	fa02 f303 	lsl.w	r3, r2, r3
 8005418:	43db      	mvns	r3, r3
 800541a:	69ba      	ldr	r2, [r7, #24]
 800541c:	4013      	ands	r3, r2
 800541e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	691a      	ldr	r2, [r3, #16]
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	f003 0307 	and.w	r3, r3, #7
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	fa02 f303 	lsl.w	r3, r2, r3
 8005430:	69ba      	ldr	r2, [r7, #24]
 8005432:	4313      	orrs	r3, r2
 8005434:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	08da      	lsrs	r2, r3, #3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	3208      	adds	r2, #8
 800543e:	69b9      	ldr	r1, [r7, #24]
 8005440:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	005b      	lsls	r3, r3, #1
 800544e:	2203      	movs	r2, #3
 8005450:	fa02 f303 	lsl.w	r3, r2, r3
 8005454:	43db      	mvns	r3, r3
 8005456:	69ba      	ldr	r2, [r7, #24]
 8005458:	4013      	ands	r3, r2
 800545a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f003 0203 	and.w	r2, r3, #3
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	fa02 f303 	lsl.w	r3, r2, r3
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	4313      	orrs	r3, r2
 8005470:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	69ba      	ldr	r2, [r7, #24]
 8005476:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 80c0 	beq.w	8005606 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005486:	2300      	movs	r3, #0
 8005488:	60fb      	str	r3, [r7, #12]
 800548a:	4b66      	ldr	r3, [pc, #408]	@ (8005624 <HAL_GPIO_Init+0x324>)
 800548c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548e:	4a65      	ldr	r2, [pc, #404]	@ (8005624 <HAL_GPIO_Init+0x324>)
 8005490:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005494:	6453      	str	r3, [r2, #68]	@ 0x44
 8005496:	4b63      	ldr	r3, [pc, #396]	@ (8005624 <HAL_GPIO_Init+0x324>)
 8005498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800549a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80054a2:	4a61      	ldr	r2, [pc, #388]	@ (8005628 <HAL_GPIO_Init+0x328>)
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	089b      	lsrs	r3, r3, #2
 80054a8:	3302      	adds	r3, #2
 80054aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	f003 0303 	and.w	r3, r3, #3
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	220f      	movs	r2, #15
 80054ba:	fa02 f303 	lsl.w	r3, r2, r3
 80054be:	43db      	mvns	r3, r3
 80054c0:	69ba      	ldr	r2, [r7, #24]
 80054c2:	4013      	ands	r3, r2
 80054c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a58      	ldr	r2, [pc, #352]	@ (800562c <HAL_GPIO_Init+0x32c>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d037      	beq.n	800553e <HAL_GPIO_Init+0x23e>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a57      	ldr	r2, [pc, #348]	@ (8005630 <HAL_GPIO_Init+0x330>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d031      	beq.n	800553a <HAL_GPIO_Init+0x23a>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a56      	ldr	r2, [pc, #344]	@ (8005634 <HAL_GPIO_Init+0x334>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d02b      	beq.n	8005536 <HAL_GPIO_Init+0x236>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a55      	ldr	r2, [pc, #340]	@ (8005638 <HAL_GPIO_Init+0x338>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d025      	beq.n	8005532 <HAL_GPIO_Init+0x232>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a54      	ldr	r2, [pc, #336]	@ (800563c <HAL_GPIO_Init+0x33c>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d01f      	beq.n	800552e <HAL_GPIO_Init+0x22e>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a53      	ldr	r2, [pc, #332]	@ (8005640 <HAL_GPIO_Init+0x340>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d019      	beq.n	800552a <HAL_GPIO_Init+0x22a>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a52      	ldr	r2, [pc, #328]	@ (8005644 <HAL_GPIO_Init+0x344>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d013      	beq.n	8005526 <HAL_GPIO_Init+0x226>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a51      	ldr	r2, [pc, #324]	@ (8005648 <HAL_GPIO_Init+0x348>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d00d      	beq.n	8005522 <HAL_GPIO_Init+0x222>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a50      	ldr	r2, [pc, #320]	@ (800564c <HAL_GPIO_Init+0x34c>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d007      	beq.n	800551e <HAL_GPIO_Init+0x21e>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a4f      	ldr	r2, [pc, #316]	@ (8005650 <HAL_GPIO_Init+0x350>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d101      	bne.n	800551a <HAL_GPIO_Init+0x21a>
 8005516:	2309      	movs	r3, #9
 8005518:	e012      	b.n	8005540 <HAL_GPIO_Init+0x240>
 800551a:	230a      	movs	r3, #10
 800551c:	e010      	b.n	8005540 <HAL_GPIO_Init+0x240>
 800551e:	2308      	movs	r3, #8
 8005520:	e00e      	b.n	8005540 <HAL_GPIO_Init+0x240>
 8005522:	2307      	movs	r3, #7
 8005524:	e00c      	b.n	8005540 <HAL_GPIO_Init+0x240>
 8005526:	2306      	movs	r3, #6
 8005528:	e00a      	b.n	8005540 <HAL_GPIO_Init+0x240>
 800552a:	2305      	movs	r3, #5
 800552c:	e008      	b.n	8005540 <HAL_GPIO_Init+0x240>
 800552e:	2304      	movs	r3, #4
 8005530:	e006      	b.n	8005540 <HAL_GPIO_Init+0x240>
 8005532:	2303      	movs	r3, #3
 8005534:	e004      	b.n	8005540 <HAL_GPIO_Init+0x240>
 8005536:	2302      	movs	r3, #2
 8005538:	e002      	b.n	8005540 <HAL_GPIO_Init+0x240>
 800553a:	2301      	movs	r3, #1
 800553c:	e000      	b.n	8005540 <HAL_GPIO_Init+0x240>
 800553e:	2300      	movs	r3, #0
 8005540:	69fa      	ldr	r2, [r7, #28]
 8005542:	f002 0203 	and.w	r2, r2, #3
 8005546:	0092      	lsls	r2, r2, #2
 8005548:	4093      	lsls	r3, r2
 800554a:	69ba      	ldr	r2, [r7, #24]
 800554c:	4313      	orrs	r3, r2
 800554e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005550:	4935      	ldr	r1, [pc, #212]	@ (8005628 <HAL_GPIO_Init+0x328>)
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	089b      	lsrs	r3, r3, #2
 8005556:	3302      	adds	r3, #2
 8005558:	69ba      	ldr	r2, [r7, #24]
 800555a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800555e:	4b3d      	ldr	r3, [pc, #244]	@ (8005654 <HAL_GPIO_Init+0x354>)
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	43db      	mvns	r3, r3
 8005568:	69ba      	ldr	r2, [r7, #24]
 800556a:	4013      	ands	r3, r2
 800556c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d003      	beq.n	8005582 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800557a:	69ba      	ldr	r2, [r7, #24]
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	4313      	orrs	r3, r2
 8005580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005582:	4a34      	ldr	r2, [pc, #208]	@ (8005654 <HAL_GPIO_Init+0x354>)
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005588:	4b32      	ldr	r3, [pc, #200]	@ (8005654 <HAL_GPIO_Init+0x354>)
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	43db      	mvns	r3, r3
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	4013      	ands	r3, r2
 8005596:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d003      	beq.n	80055ac <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80055a4:	69ba      	ldr	r2, [r7, #24]
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80055ac:	4a29      	ldr	r2, [pc, #164]	@ (8005654 <HAL_GPIO_Init+0x354>)
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80055b2:	4b28      	ldr	r3, [pc, #160]	@ (8005654 <HAL_GPIO_Init+0x354>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	43db      	mvns	r3, r3
 80055bc:	69ba      	ldr	r2, [r7, #24]
 80055be:	4013      	ands	r3, r2
 80055c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d003      	beq.n	80055d6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80055ce:	69ba      	ldr	r2, [r7, #24]
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80055d6:	4a1f      	ldr	r2, [pc, #124]	@ (8005654 <HAL_GPIO_Init+0x354>)
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80055dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005654 <HAL_GPIO_Init+0x354>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	43db      	mvns	r3, r3
 80055e6:	69ba      	ldr	r2, [r7, #24]
 80055e8:	4013      	ands	r3, r2
 80055ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d003      	beq.n	8005600 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80055f8:	69ba      	ldr	r2, [r7, #24]
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005600:	4a14      	ldr	r2, [pc, #80]	@ (8005654 <HAL_GPIO_Init+0x354>)
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	3301      	adds	r3, #1
 800560a:	61fb      	str	r3, [r7, #28]
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	2b0f      	cmp	r3, #15
 8005610:	f67f ae84 	bls.w	800531c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005614:	bf00      	nop
 8005616:	bf00      	nop
 8005618:	3724      	adds	r7, #36	@ 0x24
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40023800 	.word	0x40023800
 8005628:	40013800 	.word	0x40013800
 800562c:	40020000 	.word	0x40020000
 8005630:	40020400 	.word	0x40020400
 8005634:	40020800 	.word	0x40020800
 8005638:	40020c00 	.word	0x40020c00
 800563c:	40021000 	.word	0x40021000
 8005640:	40021400 	.word	0x40021400
 8005644:	40021800 	.word	0x40021800
 8005648:	40021c00 	.word	0x40021c00
 800564c:	40022000 	.word	0x40022000
 8005650:	40022400 	.word	0x40022400
 8005654:	40013c00 	.word	0x40013c00

08005658 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005658:	b480      	push	{r7}
 800565a:	b087      	sub	sp, #28
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005662:	2300      	movs	r3, #0
 8005664:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005666:	2300      	movs	r3, #0
 8005668:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800566a:	2300      	movs	r3, #0
 800566c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800566e:	2300      	movs	r3, #0
 8005670:	617b      	str	r3, [r7, #20]
 8005672:	e0d9      	b.n	8005828 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005674:	2201      	movs	r2, #1
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	fa02 f303 	lsl.w	r3, r2, r3
 800567c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800567e:	683a      	ldr	r2, [r7, #0]
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	4013      	ands	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005686:	68fa      	ldr	r2, [r7, #12]
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	429a      	cmp	r2, r3
 800568c:	f040 80c9 	bne.w	8005822 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005690:	4a6b      	ldr	r2, [pc, #428]	@ (8005840 <HAL_GPIO_DeInit+0x1e8>)
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	089b      	lsrs	r3, r3, #2
 8005696:	3302      	adds	r3, #2
 8005698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800569c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f003 0303 	and.w	r3, r3, #3
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	220f      	movs	r2, #15
 80056a8:	fa02 f303 	lsl.w	r3, r2, r3
 80056ac:	68ba      	ldr	r2, [r7, #8]
 80056ae:	4013      	ands	r3, r2
 80056b0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a63      	ldr	r2, [pc, #396]	@ (8005844 <HAL_GPIO_DeInit+0x1ec>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d037      	beq.n	800572a <HAL_GPIO_DeInit+0xd2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a62      	ldr	r2, [pc, #392]	@ (8005848 <HAL_GPIO_DeInit+0x1f0>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d031      	beq.n	8005726 <HAL_GPIO_DeInit+0xce>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a61      	ldr	r2, [pc, #388]	@ (800584c <HAL_GPIO_DeInit+0x1f4>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d02b      	beq.n	8005722 <HAL_GPIO_DeInit+0xca>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a60      	ldr	r2, [pc, #384]	@ (8005850 <HAL_GPIO_DeInit+0x1f8>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d025      	beq.n	800571e <HAL_GPIO_DeInit+0xc6>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a5f      	ldr	r2, [pc, #380]	@ (8005854 <HAL_GPIO_DeInit+0x1fc>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d01f      	beq.n	800571a <HAL_GPIO_DeInit+0xc2>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a5e      	ldr	r2, [pc, #376]	@ (8005858 <HAL_GPIO_DeInit+0x200>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d019      	beq.n	8005716 <HAL_GPIO_DeInit+0xbe>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a5d      	ldr	r2, [pc, #372]	@ (800585c <HAL_GPIO_DeInit+0x204>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d013      	beq.n	8005712 <HAL_GPIO_DeInit+0xba>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a5c      	ldr	r2, [pc, #368]	@ (8005860 <HAL_GPIO_DeInit+0x208>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d00d      	beq.n	800570e <HAL_GPIO_DeInit+0xb6>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a5b      	ldr	r2, [pc, #364]	@ (8005864 <HAL_GPIO_DeInit+0x20c>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d007      	beq.n	800570a <HAL_GPIO_DeInit+0xb2>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a5a      	ldr	r2, [pc, #360]	@ (8005868 <HAL_GPIO_DeInit+0x210>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d101      	bne.n	8005706 <HAL_GPIO_DeInit+0xae>
 8005702:	2309      	movs	r3, #9
 8005704:	e012      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 8005706:	230a      	movs	r3, #10
 8005708:	e010      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 800570a:	2308      	movs	r3, #8
 800570c:	e00e      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 800570e:	2307      	movs	r3, #7
 8005710:	e00c      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 8005712:	2306      	movs	r3, #6
 8005714:	e00a      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 8005716:	2305      	movs	r3, #5
 8005718:	e008      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 800571a:	2304      	movs	r3, #4
 800571c:	e006      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 800571e:	2303      	movs	r3, #3
 8005720:	e004      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 8005722:	2302      	movs	r3, #2
 8005724:	e002      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 8005726:	2301      	movs	r3, #1
 8005728:	e000      	b.n	800572c <HAL_GPIO_DeInit+0xd4>
 800572a:	2300      	movs	r3, #0
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	f002 0203 	and.w	r2, r2, #3
 8005732:	0092      	lsls	r2, r2, #2
 8005734:	4093      	lsls	r3, r2
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	429a      	cmp	r2, r3
 800573a:	d132      	bne.n	80057a2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800573c:	4b4b      	ldr	r3, [pc, #300]	@ (800586c <HAL_GPIO_DeInit+0x214>)
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	43db      	mvns	r3, r3
 8005744:	4949      	ldr	r1, [pc, #292]	@ (800586c <HAL_GPIO_DeInit+0x214>)
 8005746:	4013      	ands	r3, r2
 8005748:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800574a:	4b48      	ldr	r3, [pc, #288]	@ (800586c <HAL_GPIO_DeInit+0x214>)
 800574c:	685a      	ldr	r2, [r3, #4]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	43db      	mvns	r3, r3
 8005752:	4946      	ldr	r1, [pc, #280]	@ (800586c <HAL_GPIO_DeInit+0x214>)
 8005754:	4013      	ands	r3, r2
 8005756:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005758:	4b44      	ldr	r3, [pc, #272]	@ (800586c <HAL_GPIO_DeInit+0x214>)
 800575a:	68da      	ldr	r2, [r3, #12]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	43db      	mvns	r3, r3
 8005760:	4942      	ldr	r1, [pc, #264]	@ (800586c <HAL_GPIO_DeInit+0x214>)
 8005762:	4013      	ands	r3, r2
 8005764:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005766:	4b41      	ldr	r3, [pc, #260]	@ (800586c <HAL_GPIO_DeInit+0x214>)
 8005768:	689a      	ldr	r2, [r3, #8]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	43db      	mvns	r3, r3
 800576e:	493f      	ldr	r1, [pc, #252]	@ (800586c <HAL_GPIO_DeInit+0x214>)
 8005770:	4013      	ands	r3, r2
 8005772:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	f003 0303 	and.w	r3, r3, #3
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	220f      	movs	r2, #15
 800577e:	fa02 f303 	lsl.w	r3, r2, r3
 8005782:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005784:	4a2e      	ldr	r2, [pc, #184]	@ (8005840 <HAL_GPIO_DeInit+0x1e8>)
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	089b      	lsrs	r3, r3, #2
 800578a:	3302      	adds	r3, #2
 800578c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	43da      	mvns	r2, r3
 8005794:	482a      	ldr	r0, [pc, #168]	@ (8005840 <HAL_GPIO_DeInit+0x1e8>)
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	089b      	lsrs	r3, r3, #2
 800579a:	400a      	ands	r2, r1
 800579c:	3302      	adds	r3, #2
 800579e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	005b      	lsls	r3, r3, #1
 80057aa:	2103      	movs	r1, #3
 80057ac:	fa01 f303 	lsl.w	r3, r1, r3
 80057b0:	43db      	mvns	r3, r3
 80057b2:	401a      	ands	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	08da      	lsrs	r2, r3, #3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	3208      	adds	r2, #8
 80057c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f003 0307 	and.w	r3, r3, #7
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	220f      	movs	r2, #15
 80057ce:	fa02 f303 	lsl.w	r3, r2, r3
 80057d2:	43db      	mvns	r3, r3
 80057d4:	697a      	ldr	r2, [r7, #20]
 80057d6:	08d2      	lsrs	r2, r2, #3
 80057d8:	4019      	ands	r1, r3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	3208      	adds	r2, #8
 80057de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	68da      	ldr	r2, [r3, #12]
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	2103      	movs	r1, #3
 80057ec:	fa01 f303 	lsl.w	r3, r1, r3
 80057f0:	43db      	mvns	r3, r3
 80057f2:	401a      	ands	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	2101      	movs	r1, #1
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	fa01 f303 	lsl.w	r3, r1, r3
 8005804:	43db      	mvns	r3, r3
 8005806:	401a      	ands	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689a      	ldr	r2, [r3, #8]
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	005b      	lsls	r3, r3, #1
 8005814:	2103      	movs	r1, #3
 8005816:	fa01 f303 	lsl.w	r3, r1, r3
 800581a:	43db      	mvns	r3, r3
 800581c:	401a      	ands	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	3301      	adds	r3, #1
 8005826:	617b      	str	r3, [r7, #20]
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	2b0f      	cmp	r3, #15
 800582c:	f67f af22 	bls.w	8005674 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005830:	bf00      	nop
 8005832:	bf00      	nop
 8005834:	371c      	adds	r7, #28
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	40013800 	.word	0x40013800
 8005844:	40020000 	.word	0x40020000
 8005848:	40020400 	.word	0x40020400
 800584c:	40020800 	.word	0x40020800
 8005850:	40020c00 	.word	0x40020c00
 8005854:	40021000 	.word	0x40021000
 8005858:	40021400 	.word	0x40021400
 800585c:	40021800 	.word	0x40021800
 8005860:	40021c00 	.word	0x40021c00
 8005864:	40022000 	.word	0x40022000
 8005868:	40022400 	.word	0x40022400
 800586c:	40013c00 	.word	0x40013c00

08005870 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	460b      	mov	r3, r1
 800587a:	807b      	strh	r3, [r7, #2]
 800587c:	4613      	mov	r3, r2
 800587e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005880:	787b      	ldrb	r3, [r7, #1]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005886:	887a      	ldrh	r2, [r7, #2]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800588c:	e003      	b.n	8005896 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800588e:	887b      	ldrh	r3, [r7, #2]
 8005890:	041a      	lsls	r2, r3, #16
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	619a      	str	r2, [r3, #24]
}
 8005896:	bf00      	nop
 8005898:	370c      	adds	r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
	...

080058a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d101      	bne.n	80058b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e12b      	b.n	8005b0e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d106      	bne.n	80058d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f7fe fad0 	bl	8003e70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2224      	movs	r2, #36	@ 0x24
 80058d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 0201 	bic.w	r2, r2, #1
 80058e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005906:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005908:	f001 fffa 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 800590c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	4a81      	ldr	r2, [pc, #516]	@ (8005b18 <HAL_I2C_Init+0x274>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d807      	bhi.n	8005928 <HAL_I2C_Init+0x84>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	4a80      	ldr	r2, [pc, #512]	@ (8005b1c <HAL_I2C_Init+0x278>)
 800591c:	4293      	cmp	r3, r2
 800591e:	bf94      	ite	ls
 8005920:	2301      	movls	r3, #1
 8005922:	2300      	movhi	r3, #0
 8005924:	b2db      	uxtb	r3, r3
 8005926:	e006      	b.n	8005936 <HAL_I2C_Init+0x92>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4a7d      	ldr	r2, [pc, #500]	@ (8005b20 <HAL_I2C_Init+0x27c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	bf94      	ite	ls
 8005930:	2301      	movls	r3, #1
 8005932:	2300      	movhi	r3, #0
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e0e7      	b.n	8005b0e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	4a78      	ldr	r2, [pc, #480]	@ (8005b24 <HAL_I2C_Init+0x280>)
 8005942:	fba2 2303 	umull	r2, r3, r2, r3
 8005946:	0c9b      	lsrs	r3, r3, #18
 8005948:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68ba      	ldr	r2, [r7, #8]
 800595a:	430a      	orrs	r2, r1
 800595c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	4a6a      	ldr	r2, [pc, #424]	@ (8005b18 <HAL_I2C_Init+0x274>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d802      	bhi.n	8005978 <HAL_I2C_Init+0xd4>
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	3301      	adds	r3, #1
 8005976:	e009      	b.n	800598c <HAL_I2C_Init+0xe8>
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800597e:	fb02 f303 	mul.w	r3, r2, r3
 8005982:	4a69      	ldr	r2, [pc, #420]	@ (8005b28 <HAL_I2C_Init+0x284>)
 8005984:	fba2 2303 	umull	r2, r3, r2, r3
 8005988:	099b      	lsrs	r3, r3, #6
 800598a:	3301      	adds	r3, #1
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6812      	ldr	r2, [r2, #0]
 8005990:	430b      	orrs	r3, r1
 8005992:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800599e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	495c      	ldr	r1, [pc, #368]	@ (8005b18 <HAL_I2C_Init+0x274>)
 80059a8:	428b      	cmp	r3, r1
 80059aa:	d819      	bhi.n	80059e0 <HAL_I2C_Init+0x13c>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	1e59      	subs	r1, r3, #1
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	005b      	lsls	r3, r3, #1
 80059b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80059ba:	1c59      	adds	r1, r3, #1
 80059bc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80059c0:	400b      	ands	r3, r1
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <HAL_I2C_Init+0x138>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	1e59      	subs	r1, r3, #1
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80059d4:	3301      	adds	r3, #1
 80059d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059da:	e051      	b.n	8005a80 <HAL_I2C_Init+0x1dc>
 80059dc:	2304      	movs	r3, #4
 80059de:	e04f      	b.n	8005a80 <HAL_I2C_Init+0x1dc>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d111      	bne.n	8005a0c <HAL_I2C_Init+0x168>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	1e58      	subs	r0, r3, #1
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6859      	ldr	r1, [r3, #4]
 80059f0:	460b      	mov	r3, r1
 80059f2:	005b      	lsls	r3, r3, #1
 80059f4:	440b      	add	r3, r1
 80059f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80059fa:	3301      	adds	r3, #1
 80059fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	bf0c      	ite	eq
 8005a04:	2301      	moveq	r3, #1
 8005a06:	2300      	movne	r3, #0
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	e012      	b.n	8005a32 <HAL_I2C_Init+0x18e>
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	1e58      	subs	r0, r3, #1
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6859      	ldr	r1, [r3, #4]
 8005a14:	460b      	mov	r3, r1
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	440b      	add	r3, r1
 8005a1a:	0099      	lsls	r1, r3, #2
 8005a1c:	440b      	add	r3, r1
 8005a1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a22:	3301      	adds	r3, #1
 8005a24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	bf0c      	ite	eq
 8005a2c:	2301      	moveq	r3, #1
 8005a2e:	2300      	movne	r3, #0
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <HAL_I2C_Init+0x196>
 8005a36:	2301      	movs	r3, #1
 8005a38:	e022      	b.n	8005a80 <HAL_I2C_Init+0x1dc>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10e      	bne.n	8005a60 <HAL_I2C_Init+0x1bc>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	1e58      	subs	r0, r3, #1
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6859      	ldr	r1, [r3, #4]
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	005b      	lsls	r3, r3, #1
 8005a4e:	440b      	add	r3, r1
 8005a50:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a54:	3301      	adds	r3, #1
 8005a56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a5e:	e00f      	b.n	8005a80 <HAL_I2C_Init+0x1dc>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	1e58      	subs	r0, r3, #1
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6859      	ldr	r1, [r3, #4]
 8005a68:	460b      	mov	r3, r1
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	0099      	lsls	r1, r3, #2
 8005a70:	440b      	add	r3, r1
 8005a72:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a76:	3301      	adds	r3, #1
 8005a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a7c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a80:	6879      	ldr	r1, [r7, #4]
 8005a82:	6809      	ldr	r1, [r1, #0]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	69da      	ldr	r2, [r3, #28]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005aae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	6911      	ldr	r1, [r2, #16]
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	68d2      	ldr	r2, [r2, #12]
 8005aba:	4311      	orrs	r1, r2
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6812      	ldr	r2, [r2, #0]
 8005ac0:	430b      	orrs	r3, r1
 8005ac2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	695a      	ldr	r2, [r3, #20]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	430a      	orrs	r2, r1
 8005ade:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f042 0201 	orr.w	r2, r2, #1
 8005aee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	000186a0 	.word	0x000186a0
 8005b1c:	001e847f 	.word	0x001e847f
 8005b20:	003d08ff 	.word	0x003d08ff
 8005b24:	431bde83 	.word	0x431bde83
 8005b28:	10624dd3 	.word	0x10624dd3

08005b2c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d101      	bne.n	8005b3e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e021      	b.n	8005b82 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2224      	movs	r2, #36	@ 0x24
 8005b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f022 0201 	bic.w	r2, r2, #1
 8005b54:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f7fe f9f4 	bl	8003f44 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3708      	adds	r7, #8
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
	...

08005b8c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b088      	sub	sp, #32
 8005b90:	af02      	add	r7, sp, #8
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	4608      	mov	r0, r1
 8005b96:	4611      	mov	r1, r2
 8005b98:	461a      	mov	r2, r3
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	817b      	strh	r3, [r7, #10]
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	813b      	strh	r3, [r7, #8]
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ba6:	f7fe fe33 	bl	8004810 <HAL_GetTick>
 8005baa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	2b20      	cmp	r3, #32
 8005bb6:	f040 80d9 	bne.w	8005d6c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	2319      	movs	r3, #25
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	496d      	ldr	r1, [pc, #436]	@ (8005d78 <HAL_I2C_Mem_Write+0x1ec>)
 8005bc4:	68f8      	ldr	r0, [r7, #12]
 8005bc6:	f000 fc99 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d001      	beq.n	8005bd4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e0cc      	b.n	8005d6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d101      	bne.n	8005be2 <HAL_I2C_Mem_Write+0x56>
 8005bde:	2302      	movs	r3, #2
 8005be0:	e0c5      	b.n	8005d6e <HAL_I2C_Mem_Write+0x1e2>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0301 	and.w	r3, r3, #1
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d007      	beq.n	8005c08 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f042 0201 	orr.w	r2, r2, #1
 8005c06:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c16:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2221      	movs	r2, #33	@ 0x21
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2240      	movs	r2, #64	@ 0x40
 8005c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6a3a      	ldr	r2, [r7, #32]
 8005c32:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005c38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	4a4d      	ldr	r2, [pc, #308]	@ (8005d7c <HAL_I2C_Mem_Write+0x1f0>)
 8005c48:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c4a:	88f8      	ldrh	r0, [r7, #6]
 8005c4c:	893a      	ldrh	r2, [r7, #8]
 8005c4e:	8979      	ldrh	r1, [r7, #10]
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	9301      	str	r3, [sp, #4]
 8005c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	4603      	mov	r3, r0
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f000 fad0 	bl	8006200 <I2C_RequestMemoryWrite>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d052      	beq.n	8005d0c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e081      	b.n	8005d6e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f000 fd5e 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00d      	beq.n	8005c96 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c7e:	2b04      	cmp	r3, #4
 8005c80:	d107      	bne.n	8005c92 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e06b      	b.n	8005d6e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9a:	781a      	ldrb	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca6:	1c5a      	adds	r2, r3, #1
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	3b01      	subs	r3, #1
 8005cc0:	b29a      	uxth	r2, r3
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	695b      	ldr	r3, [r3, #20]
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b04      	cmp	r3, #4
 8005cd2:	d11b      	bne.n	8005d0c <HAL_I2C_Mem_Write+0x180>
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d017      	beq.n	8005d0c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce0:	781a      	ldrb	r2, [r3, #0]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cec:	1c5a      	adds	r2, r3, #1
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	3b01      	subs	r3, #1
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1aa      	bne.n	8005c6a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d18:	68f8      	ldr	r0, [r7, #12]
 8005d1a:	f000 fd51 	bl	80067c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00d      	beq.n	8005d40 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d28:	2b04      	cmp	r3, #4
 8005d2a:	d107      	bne.n	8005d3c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d3a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e016      	b.n	8005d6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2220      	movs	r2, #32
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	e000      	b.n	8005d6e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005d6c:	2302      	movs	r3, #2
  }
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3718      	adds	r7, #24
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	00100002 	.word	0x00100002
 8005d7c:	ffff0000 	.word	0xffff0000

08005d80 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b08c      	sub	sp, #48	@ 0x30
 8005d84:	af02      	add	r7, sp, #8
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	4608      	mov	r0, r1
 8005d8a:	4611      	mov	r1, r2
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	4603      	mov	r3, r0
 8005d90:	817b      	strh	r3, [r7, #10]
 8005d92:	460b      	mov	r3, r1
 8005d94:	813b      	strh	r3, [r7, #8]
 8005d96:	4613      	mov	r3, r2
 8005d98:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d9a:	f7fe fd39 	bl	8004810 <HAL_GetTick>
 8005d9e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	2b20      	cmp	r3, #32
 8005daa:	f040 8214 	bne.w	80061d6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db0:	9300      	str	r3, [sp, #0]
 8005db2:	2319      	movs	r3, #25
 8005db4:	2201      	movs	r2, #1
 8005db6:	497b      	ldr	r1, [pc, #492]	@ (8005fa4 <HAL_I2C_Mem_Read+0x224>)
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f000 fb9f 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d001      	beq.n	8005dc8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	e207      	b.n	80061d8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d101      	bne.n	8005dd6 <HAL_I2C_Mem_Read+0x56>
 8005dd2:	2302      	movs	r3, #2
 8005dd4:	e200      	b.n	80061d8 <HAL_I2C_Mem_Read+0x458>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d007      	beq.n	8005dfc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0201 	orr.w	r2, r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2222      	movs	r2, #34	@ 0x22
 8005e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2240      	movs	r2, #64	@ 0x40
 8005e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e26:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	4a5b      	ldr	r2, [pc, #364]	@ (8005fa8 <HAL_I2C_Mem_Read+0x228>)
 8005e3c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e3e:	88f8      	ldrh	r0, [r7, #6]
 8005e40:	893a      	ldrh	r2, [r7, #8]
 8005e42:	8979      	ldrh	r1, [r7, #10]
 8005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e46:	9301      	str	r3, [sp, #4]
 8005e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e4a:	9300      	str	r3, [sp, #0]
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f000 fa6c 	bl	800632c <I2C_RequestMemoryRead>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e1bc      	b.n	80061d8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d113      	bne.n	8005e8e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e66:	2300      	movs	r3, #0
 8005e68:	623b      	str	r3, [r7, #32]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	623b      	str	r3, [r7, #32]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	623b      	str	r3, [r7, #32]
 8005e7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e8a:	601a      	str	r2, [r3, #0]
 8005e8c:	e190      	b.n	80061b0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d11b      	bne.n	8005ece <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ea4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	61fb      	str	r3, [r7, #28]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	61fb      	str	r3, [r7, #28]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	699b      	ldr	r3, [r3, #24]
 8005eb8:	61fb      	str	r3, [r7, #28]
 8005eba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005eca:	601a      	str	r2, [r3, #0]
 8005ecc:	e170      	b.n	80061b0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d11b      	bne.n	8005f0e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ee4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ef4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	61bb      	str	r3, [r7, #24]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	61bb      	str	r3, [r7, #24]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	61bb      	str	r3, [r7, #24]
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	e150      	b.n	80061b0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f0e:	2300      	movs	r3, #0
 8005f10:	617b      	str	r3, [r7, #20]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	617b      	str	r3, [r7, #20]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	699b      	ldr	r3, [r3, #24]
 8005f20:	617b      	str	r3, [r7, #20]
 8005f22:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005f24:	e144      	b.n	80061b0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f2a:	2b03      	cmp	r3, #3
 8005f2c:	f200 80f1 	bhi.w	8006112 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d123      	bne.n	8005f80 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f3a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 fc87 	bl	8006850 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e145      	b.n	80061d8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	691a      	ldr	r2, [r3, #16]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f56:	b2d2      	uxtb	r2, r2
 8005f58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5e:	1c5a      	adds	r2, r3, #1
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	3b01      	subs	r3, #1
 8005f78:	b29a      	uxth	r2, r3
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f7e:	e117      	b.n	80061b0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d14e      	bne.n	8006026 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8a:	9300      	str	r3, [sp, #0]
 8005f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f8e:	2200      	movs	r2, #0
 8005f90:	4906      	ldr	r1, [pc, #24]	@ (8005fac <HAL_I2C_Mem_Read+0x22c>)
 8005f92:	68f8      	ldr	r0, [r7, #12]
 8005f94:	f000 fab2 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d008      	beq.n	8005fb0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e11a      	b.n	80061d8 <HAL_I2C_Mem_Read+0x458>
 8005fa2:	bf00      	nop
 8005fa4:	00100002 	.word	0x00100002
 8005fa8:	ffff0000 	.word	0xffff0000
 8005fac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	691a      	ldr	r2, [r3, #16]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fca:	b2d2      	uxtb	r2, r2
 8005fcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd2:	1c5a      	adds	r2, r3, #1
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fdc:	3b01      	subs	r3, #1
 8005fde:	b29a      	uxth	r2, r3
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	3b01      	subs	r3, #1
 8005fec:	b29a      	uxth	r2, r3
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	691a      	ldr	r2, [r3, #16]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffc:	b2d2      	uxtb	r2, r2
 8005ffe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006004:	1c5a      	adds	r2, r3, #1
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800600e:	3b01      	subs	r3, #1
 8006010:	b29a      	uxth	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800601a:	b29b      	uxth	r3, r3
 800601c:	3b01      	subs	r3, #1
 800601e:	b29a      	uxth	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006024:	e0c4      	b.n	80061b0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800602c:	2200      	movs	r2, #0
 800602e:	496c      	ldr	r1, [pc, #432]	@ (80061e0 <HAL_I2C_Mem_Read+0x460>)
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 fa63 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d001      	beq.n	8006040 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e0cb      	b.n	80061d8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800604e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	691a      	ldr	r2, [r3, #16]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800605a:	b2d2      	uxtb	r2, r2
 800605c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006062:	1c5a      	adds	r2, r3, #1
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800606c:	3b01      	subs	r3, #1
 800606e:	b29a      	uxth	r2, r3
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006078:	b29b      	uxth	r3, r3
 800607a:	3b01      	subs	r3, #1
 800607c:	b29a      	uxth	r2, r3
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006084:	9300      	str	r3, [sp, #0]
 8006086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006088:	2200      	movs	r2, #0
 800608a:	4955      	ldr	r1, [pc, #340]	@ (80061e0 <HAL_I2C_Mem_Read+0x460>)
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f000 fa35 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8006092:	4603      	mov	r3, r0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d001      	beq.n	800609c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e09d      	b.n	80061d8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	691a      	ldr	r2, [r3, #16]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b6:	b2d2      	uxtb	r2, r2
 80060b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060be:	1c5a      	adds	r2, r3, #1
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060c8:	3b01      	subs	r3, #1
 80060ca:	b29a      	uxth	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	3b01      	subs	r3, #1
 80060d8:	b29a      	uxth	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	691a      	ldr	r2, [r3, #16]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e8:	b2d2      	uxtb	r2, r2
 80060ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f0:	1c5a      	adds	r2, r3, #1
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060fa:	3b01      	subs	r3, #1
 80060fc:	b29a      	uxth	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006106:	b29b      	uxth	r3, r3
 8006108:	3b01      	subs	r3, #1
 800610a:	b29a      	uxth	r2, r3
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006110:	e04e      	b.n	80061b0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006114:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	f000 fb9a 	bl	8006850 <I2C_WaitOnRXNEFlagUntilTimeout>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d001      	beq.n	8006126 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e058      	b.n	80061d8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	691a      	ldr	r2, [r3, #16]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006130:	b2d2      	uxtb	r2, r2
 8006132:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006138:	1c5a      	adds	r2, r3, #1
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006142:	3b01      	subs	r3, #1
 8006144:	b29a      	uxth	r2, r3
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800614e:	b29b      	uxth	r3, r3
 8006150:	3b01      	subs	r3, #1
 8006152:	b29a      	uxth	r2, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	f003 0304 	and.w	r3, r3, #4
 8006162:	2b04      	cmp	r3, #4
 8006164:	d124      	bne.n	80061b0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800616a:	2b03      	cmp	r3, #3
 800616c:	d107      	bne.n	800617e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800617c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	691a      	ldr	r2, [r3, #16]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006188:	b2d2      	uxtb	r2, r2
 800618a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006190:	1c5a      	adds	r2, r3, #1
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800619a:	3b01      	subs	r3, #1
 800619c:	b29a      	uxth	r2, r3
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	3b01      	subs	r3, #1
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f47f aeb6 	bne.w	8005f26 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2220      	movs	r2, #32
 80061be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80061d2:	2300      	movs	r3, #0
 80061d4:	e000      	b.n	80061d8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80061d6:	2302      	movs	r3, #2
  }
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3728      	adds	r7, #40	@ 0x28
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	00010004 	.word	0x00010004

080061e4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061f2:	b2db      	uxtb	r3, r3
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b088      	sub	sp, #32
 8006204:	af02      	add	r7, sp, #8
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	4608      	mov	r0, r1
 800620a:	4611      	mov	r1, r2
 800620c:	461a      	mov	r2, r3
 800620e:	4603      	mov	r3, r0
 8006210:	817b      	strh	r3, [r7, #10]
 8006212:	460b      	mov	r3, r1
 8006214:	813b      	strh	r3, [r7, #8]
 8006216:	4613      	mov	r3, r2
 8006218:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006228:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800622a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	6a3b      	ldr	r3, [r7, #32]
 8006230:	2200      	movs	r2, #0
 8006232:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f000 f960 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00d      	beq.n	800625e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800624c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006250:	d103      	bne.n	800625a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006258:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800625a:	2303      	movs	r3, #3
 800625c:	e05f      	b.n	800631e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800625e:	897b      	ldrh	r3, [r7, #10]
 8006260:	b2db      	uxtb	r3, r3
 8006262:	461a      	mov	r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800626c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800626e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006270:	6a3a      	ldr	r2, [r7, #32]
 8006272:	492d      	ldr	r1, [pc, #180]	@ (8006328 <I2C_RequestMemoryWrite+0x128>)
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f000 f9bb 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d001      	beq.n	8006284 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e04c      	b.n	800631e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006284:	2300      	movs	r3, #0
 8006286:	617b      	str	r3, [r7, #20]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	617b      	str	r3, [r7, #20]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	699b      	ldr	r3, [r3, #24]
 8006296:	617b      	str	r3, [r7, #20]
 8006298:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800629a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800629c:	6a39      	ldr	r1, [r7, #32]
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f000 fa46 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00d      	beq.n	80062c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ae:	2b04      	cmp	r3, #4
 80062b0:	d107      	bne.n	80062c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e02b      	b.n	800631e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062c6:	88fb      	ldrh	r3, [r7, #6]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d105      	bne.n	80062d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062cc:	893b      	ldrh	r3, [r7, #8]
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	611a      	str	r2, [r3, #16]
 80062d6:	e021      	b.n	800631c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80062d8:	893b      	ldrh	r3, [r7, #8]
 80062da:	0a1b      	lsrs	r3, r3, #8
 80062dc:	b29b      	uxth	r3, r3
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e8:	6a39      	ldr	r1, [r7, #32]
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 fa20 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00d      	beq.n	8006312 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fa:	2b04      	cmp	r3, #4
 80062fc:	d107      	bne.n	800630e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800630c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e005      	b.n	800631e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006312:	893b      	ldrh	r3, [r7, #8]
 8006314:	b2da      	uxtb	r2, r3
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800631c:	2300      	movs	r3, #0
}
 800631e:	4618      	mov	r0, r3
 8006320:	3718      	adds	r7, #24
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	00010002 	.word	0x00010002

0800632c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b088      	sub	sp, #32
 8006330:	af02      	add	r7, sp, #8
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	4608      	mov	r0, r1
 8006336:	4611      	mov	r1, r2
 8006338:	461a      	mov	r2, r3
 800633a:	4603      	mov	r3, r0
 800633c:	817b      	strh	r3, [r7, #10]
 800633e:	460b      	mov	r3, r1
 8006340:	813b      	strh	r3, [r7, #8]
 8006342:	4613      	mov	r3, r2
 8006344:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006354:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006364:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	2200      	movs	r2, #0
 800636e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006372:	68f8      	ldr	r0, [r7, #12]
 8006374:	f000 f8c2 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8006378:	4603      	mov	r3, r0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d00d      	beq.n	800639a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006388:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800638c:	d103      	bne.n	8006396 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006394:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e0aa      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800639a:	897b      	ldrh	r3, [r7, #10]
 800639c:	b2db      	uxtb	r3, r3
 800639e:	461a      	mov	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80063a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ac:	6a3a      	ldr	r2, [r7, #32]
 80063ae:	4952      	ldr	r1, [pc, #328]	@ (80064f8 <I2C_RequestMemoryRead+0x1cc>)
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f000 f91d 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d001      	beq.n	80063c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e097      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063c0:	2300      	movs	r3, #0
 80063c2:	617b      	str	r3, [r7, #20]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	617b      	str	r3, [r7, #20]
 80063d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063d8:	6a39      	ldr	r1, [r7, #32]
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 f9a8 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00d      	beq.n	8006402 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	d107      	bne.n	80063fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e076      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006402:	88fb      	ldrh	r3, [r7, #6]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d105      	bne.n	8006414 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006408:	893b      	ldrh	r3, [r7, #8]
 800640a:	b2da      	uxtb	r2, r3
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	611a      	str	r2, [r3, #16]
 8006412:	e021      	b.n	8006458 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006414:	893b      	ldrh	r3, [r7, #8]
 8006416:	0a1b      	lsrs	r3, r3, #8
 8006418:	b29b      	uxth	r3, r3
 800641a:	b2da      	uxtb	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006424:	6a39      	ldr	r1, [r7, #32]
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	f000 f982 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 800642c:	4603      	mov	r3, r0
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00d      	beq.n	800644e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006436:	2b04      	cmp	r3, #4
 8006438:	d107      	bne.n	800644a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006448:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e050      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800644e:	893b      	ldrh	r3, [r7, #8]
 8006450:	b2da      	uxtb	r2, r3
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800645a:	6a39      	ldr	r1, [r7, #32]
 800645c:	68f8      	ldr	r0, [r7, #12]
 800645e:	f000 f967 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 8006462:	4603      	mov	r3, r0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00d      	beq.n	8006484 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646c:	2b04      	cmp	r3, #4
 800646e:	d107      	bne.n	8006480 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800647e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e035      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006492:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	6a3b      	ldr	r3, [r7, #32]
 800649a:	2200      	movs	r2, #0
 800649c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f000 f82b 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00d      	beq.n	80064c8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ba:	d103      	bne.n	80064c4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	e013      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80064c8:	897b      	ldrh	r3, [r7, #10]
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	f043 0301 	orr.w	r3, r3, #1
 80064d0:	b2da      	uxtb	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064da:	6a3a      	ldr	r2, [r7, #32]
 80064dc:	4906      	ldr	r1, [pc, #24]	@ (80064f8 <I2C_RequestMemoryRead+0x1cc>)
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f000 f886 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d001      	beq.n	80064ee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e000      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3718      	adds	r7, #24
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	00010002 	.word	0x00010002

080064fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	60b9      	str	r1, [r7, #8]
 8006506:	603b      	str	r3, [r7, #0]
 8006508:	4613      	mov	r3, r2
 800650a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800650c:	e048      	b.n	80065a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006514:	d044      	beq.n	80065a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006516:	f7fe f97b 	bl	8004810 <HAL_GetTick>
 800651a:	4602      	mov	r2, r0
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	683a      	ldr	r2, [r7, #0]
 8006522:	429a      	cmp	r2, r3
 8006524:	d302      	bcc.n	800652c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d139      	bne.n	80065a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	0c1b      	lsrs	r3, r3, #16
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b01      	cmp	r3, #1
 8006534:	d10d      	bne.n	8006552 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	43da      	mvns	r2, r3
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	4013      	ands	r3, r2
 8006542:	b29b      	uxth	r3, r3
 8006544:	2b00      	cmp	r3, #0
 8006546:	bf0c      	ite	eq
 8006548:	2301      	moveq	r3, #1
 800654a:	2300      	movne	r3, #0
 800654c:	b2db      	uxtb	r3, r3
 800654e:	461a      	mov	r2, r3
 8006550:	e00c      	b.n	800656c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	699b      	ldr	r3, [r3, #24]
 8006558:	43da      	mvns	r2, r3
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	4013      	ands	r3, r2
 800655e:	b29b      	uxth	r3, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	bf0c      	ite	eq
 8006564:	2301      	moveq	r3, #1
 8006566:	2300      	movne	r3, #0
 8006568:	b2db      	uxtb	r3, r3
 800656a:	461a      	mov	r2, r3
 800656c:	79fb      	ldrb	r3, [r7, #7]
 800656e:	429a      	cmp	r2, r3
 8006570:	d116      	bne.n	80065a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2220      	movs	r2, #32
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2200      	movs	r2, #0
 8006584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658c:	f043 0220 	orr.w	r2, r3, #32
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e023      	b.n	80065e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	0c1b      	lsrs	r3, r3, #16
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d10d      	bne.n	80065c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	695b      	ldr	r3, [r3, #20]
 80065b0:	43da      	mvns	r2, r3
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	4013      	ands	r3, r2
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	bf0c      	ite	eq
 80065bc:	2301      	moveq	r3, #1
 80065be:	2300      	movne	r3, #0
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	461a      	mov	r2, r3
 80065c4:	e00c      	b.n	80065e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	699b      	ldr	r3, [r3, #24]
 80065cc:	43da      	mvns	r2, r3
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	4013      	ands	r3, r2
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	bf0c      	ite	eq
 80065d8:	2301      	moveq	r3, #1
 80065da:	2300      	movne	r3, #0
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	461a      	mov	r2, r3
 80065e0:	79fb      	ldrb	r3, [r7, #7]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d093      	beq.n	800650e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065e6:	2300      	movs	r3, #0
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3710      	adds	r7, #16
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
 80065fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065fe:	e071      	b.n	80066e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	695b      	ldr	r3, [r3, #20]
 8006606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800660a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800660e:	d123      	bne.n	8006658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800661e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006628:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2200      	movs	r2, #0
 800662e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2220      	movs	r2, #32
 8006634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006644:	f043 0204 	orr.w	r2, r3, #4
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2200      	movs	r2, #0
 8006650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e067      	b.n	8006728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665e:	d041      	beq.n	80066e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006660:	f7fe f8d6 	bl	8004810 <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	429a      	cmp	r2, r3
 800666e:	d302      	bcc.n	8006676 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d136      	bne.n	80066e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	0c1b      	lsrs	r3, r3, #16
 800667a:	b2db      	uxtb	r3, r3
 800667c:	2b01      	cmp	r3, #1
 800667e:	d10c      	bne.n	800669a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	43da      	mvns	r2, r3
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	4013      	ands	r3, r2
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	bf14      	ite	ne
 8006692:	2301      	movne	r3, #1
 8006694:	2300      	moveq	r3, #0
 8006696:	b2db      	uxtb	r3, r3
 8006698:	e00b      	b.n	80066b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	43da      	mvns	r2, r3
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	4013      	ands	r3, r2
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	bf14      	ite	ne
 80066ac:	2301      	movne	r3, #1
 80066ae:	2300      	moveq	r3, #0
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d016      	beq.n	80066e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2220      	movs	r2, #32
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d0:	f043 0220 	orr.w	r2, r3, #32
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e021      	b.n	8006728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	0c1b      	lsrs	r3, r3, #16
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d10c      	bne.n	8006708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	43da      	mvns	r2, r3
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	4013      	ands	r3, r2
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	bf14      	ite	ne
 8006700:	2301      	movne	r3, #1
 8006702:	2300      	moveq	r3, #0
 8006704:	b2db      	uxtb	r3, r3
 8006706:	e00b      	b.n	8006720 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	43da      	mvns	r2, r3
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	4013      	ands	r3, r2
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	bf14      	ite	ne
 800671a:	2301      	movne	r3, #1
 800671c:	2300      	moveq	r3, #0
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b00      	cmp	r3, #0
 8006722:	f47f af6d 	bne.w	8006600 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006726:	2300      	movs	r3, #0
}
 8006728:	4618      	mov	r0, r3
 800672a:	3710      	adds	r7, #16
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800673c:	e034      	b.n	80067a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	f000 f8e3 	bl	800690a <I2C_IsAcknowledgeFailed>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e034      	b.n	80067b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006754:	d028      	beq.n	80067a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006756:	f7fe f85b 	bl	8004810 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	68ba      	ldr	r2, [r7, #8]
 8006762:	429a      	cmp	r2, r3
 8006764:	d302      	bcc.n	800676c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d11d      	bne.n	80067a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	695b      	ldr	r3, [r3, #20]
 8006772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006776:	2b80      	cmp	r3, #128	@ 0x80
 8006778:	d016      	beq.n	80067a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2200      	movs	r2, #0
 800677e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2220      	movs	r2, #32
 8006784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2200      	movs	r2, #0
 800678c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006794:	f043 0220 	orr.w	r2, r3, #32
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e007      	b.n	80067b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067b2:	2b80      	cmp	r3, #128	@ 0x80
 80067b4:	d1c3      	bne.n	800673e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3710      	adds	r7, #16
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80067cc:	e034      	b.n	8006838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067ce:	68f8      	ldr	r0, [r7, #12]
 80067d0:	f000 f89b 	bl	800690a <I2C_IsAcknowledgeFailed>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d001      	beq.n	80067de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e034      	b.n	8006848 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e4:	d028      	beq.n	8006838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067e6:	f7fe f813 	bl	8004810 <HAL_GetTick>
 80067ea:	4602      	mov	r2, r0
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	1ad3      	subs	r3, r2, r3
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d302      	bcc.n	80067fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d11d      	bne.n	8006838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	f003 0304 	and.w	r3, r3, #4
 8006806:	2b04      	cmp	r3, #4
 8006808:	d016      	beq.n	8006838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2200      	movs	r2, #0
 800680e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2220      	movs	r2, #32
 8006814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006824:	f043 0220 	orr.w	r2, r3, #32
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2200      	movs	r2, #0
 8006830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	e007      	b.n	8006848 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	f003 0304 	and.w	r3, r3, #4
 8006842:	2b04      	cmp	r3, #4
 8006844:	d1c3      	bne.n	80067ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3710      	adds	r7, #16
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	60f8      	str	r0, [r7, #12]
 8006858:	60b9      	str	r1, [r7, #8]
 800685a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800685c:	e049      	b.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	695b      	ldr	r3, [r3, #20]
 8006864:	f003 0310 	and.w	r3, r3, #16
 8006868:	2b10      	cmp	r3, #16
 800686a:	d119      	bne.n	80068a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f06f 0210 	mvn.w	r2, #16
 8006874:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2220      	movs	r2, #32
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	e030      	b.n	8006902 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068a0:	f7fd ffb6 	bl	8004810 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	68ba      	ldr	r2, [r7, #8]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d302      	bcc.n	80068b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d11d      	bne.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	695b      	ldr	r3, [r3, #20]
 80068bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c0:	2b40      	cmp	r3, #64	@ 0x40
 80068c2:	d016      	beq.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2220      	movs	r2, #32
 80068ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068de:	f043 0220 	orr.w	r2, r3, #32
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e007      	b.n	8006902 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	695b      	ldr	r3, [r3, #20]
 80068f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068fc:	2b40      	cmp	r3, #64	@ 0x40
 80068fe:	d1ae      	bne.n	800685e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006900:	2300      	movs	r3, #0
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}

0800690a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800690a:	b480      	push	{r7}
 800690c:	b083      	sub	sp, #12
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800691c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006920:	d11b      	bne.n	800695a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800692a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2220      	movs	r2, #32
 8006936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006946:	f043 0204 	orr.w	r2, r3, #4
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e000      	b.n	800695c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006978:	b2db      	uxtb	r3, r3
 800697a:	2b20      	cmp	r3, #32
 800697c:	d129      	bne.n	80069d2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2224      	movs	r2, #36	@ 0x24
 8006982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0201 	bic.w	r2, r2, #1
 8006994:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f022 0210 	bic.w	r2, r2, #16
 80069a4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	430a      	orrs	r2, r1
 80069b4:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f042 0201 	orr.w	r2, r2, #1
 80069c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2220      	movs	r2, #32
 80069ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80069ce:	2300      	movs	r3, #0
 80069d0:	e000      	b.n	80069d4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80069d2:	2302      	movs	r3, #2
  }
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80069ea:	2300      	movs	r3, #0
 80069ec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	2b20      	cmp	r3, #32
 80069f8:	d12a      	bne.n	8006a50 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2224      	movs	r2, #36	@ 0x24
 80069fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f022 0201 	bic.w	r2, r2, #1
 8006a10:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a18:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006a1a:	89fb      	ldrh	r3, [r7, #14]
 8006a1c:	f023 030f 	bic.w	r3, r3, #15
 8006a20:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	89fb      	ldrh	r3, [r7, #14]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	89fa      	ldrh	r2, [r7, #14]
 8006a32:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f042 0201 	orr.w	r2, r2, #1
 8006a42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2220      	movs	r2, #32
 8006a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	e000      	b.n	8006a52 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006a50:	2302      	movs	r3, #2
  }
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3714      	adds	r7, #20
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
	...

08006a60 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d101      	bne.n	8006a72 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e0bf      	b.n	8006bf2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d106      	bne.n	8006a8c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f7fd fa82 	bl	8003f90 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2202      	movs	r2, #2
 8006a90:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	699a      	ldr	r2, [r3, #24]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8006aa2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	6999      	ldr	r1, [r3, #24]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006ab8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6899      	ldr	r1, [r3, #8]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8006bfc <HAL_LTDC_Init+0x19c>)
 8006ad4:	400b      	ands	r3, r1
 8006ad6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	041b      	lsls	r3, r3, #16
 8006ade:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	6899      	ldr	r1, [r3, #8]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	699a      	ldr	r2, [r3, #24]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	431a      	orrs	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	430a      	orrs	r2, r1
 8006af4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68d9      	ldr	r1, [r3, #12]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	4b3e      	ldr	r3, [pc, #248]	@ (8006bfc <HAL_LTDC_Init+0x19c>)
 8006b02:	400b      	ands	r3, r1
 8006b04:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	041b      	lsls	r3, r3, #16
 8006b0c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	68d9      	ldr	r1, [r3, #12]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a1a      	ldr	r2, [r3, #32]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	430a      	orrs	r2, r1
 8006b22:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	6919      	ldr	r1, [r3, #16]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	4b33      	ldr	r3, [pc, #204]	@ (8006bfc <HAL_LTDC_Init+0x19c>)
 8006b30:	400b      	ands	r3, r1
 8006b32:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b38:	041b      	lsls	r3, r3, #16
 8006b3a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6919      	ldr	r1, [r3, #16]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	431a      	orrs	r2, r3
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	6959      	ldr	r1, [r3, #20]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	4b27      	ldr	r3, [pc, #156]	@ (8006bfc <HAL_LTDC_Init+0x19c>)
 8006b5e:	400b      	ands	r3, r1
 8006b60:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b66:	041b      	lsls	r3, r3, #16
 8006b68:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeight);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	6959      	ldr	r1, [r3, #20]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	431a      	orrs	r2, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	430a      	orrs	r2, r1
 8006b7e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b86:	021b      	lsls	r3, r3, #8
 8006b88:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006b90:	041b      	lsls	r3, r3, #16
 8006b92:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8006ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	430a      	orrs	r2, r1
 8006bbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f042 0206 	orr.w	r2, r2, #6
 8006bce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	699a      	ldr	r2, [r3, #24]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f042 0201 	orr.w	r2, r2, #1
 8006bde:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3710      	adds	r7, #16
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	f000f800 	.word	0xf000f800

08006c00 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006c00:	b5b0      	push	{r4, r5, r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d101      	bne.n	8006c1a <HAL_LTDC_ConfigLayer+0x1a>
 8006c16:	2302      	movs	r3, #2
 8006c18:	e02c      	b.n	8006c74 <HAL_LTDC_ConfigLayer+0x74>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2202      	movs	r2, #2
 8006c26:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006c2a:	68fa      	ldr	r2, [r7, #12]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2134      	movs	r1, #52	@ 0x34
 8006c30:	fb01 f303 	mul.w	r3, r1, r3
 8006c34:	4413      	add	r3, r2
 8006c36:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	4614      	mov	r4, r2
 8006c3e:	461d      	mov	r5, r3
 8006c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c4c:	682b      	ldr	r3, [r5, #0]
 8006c4e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	68b9      	ldr	r1, [r7, #8]
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f000 f83b 	bl	8006cd0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2201      	movs	r2, #1
 8006c66:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bdb0      	pop	{r4, r5, r7, pc}

08006c7c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d101      	bne.n	8006c92 <HAL_LTDC_EnableDither+0x16>
 8006c8e:	2302      	movs	r3, #2
 8006c90:	e016      	b.n	8006cc0 <HAL_LTDC_EnableDither+0x44>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8006ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8006ccc <HAL_LTDC_EnableDither+0x50>)
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	4a09      	ldr	r2, [pc, #36]	@ (8006ccc <HAL_LTDC_EnableDither+0x50>)
 8006ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cac:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	40016800 	.word	0x40016800

08006cd0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b089      	sub	sp, #36	@ 0x24
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	685a      	ldr	r2, [r3, #4]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	0c1b      	lsrs	r3, r3, #16
 8006ce8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cec:	4413      	add	r3, r2
 8006cee:	041b      	lsls	r3, r3, #16
 8006cf0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	01db      	lsls	r3, r3, #7
 8006cfc:	4413      	add	r3, r2
 8006cfe:	3384      	adds	r3, #132	@ 0x84
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	6812      	ldr	r2, [r2, #0]
 8006d06:	4611      	mov	r1, r2
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	01d2      	lsls	r2, r2, #7
 8006d0c:	440a      	add	r2, r1
 8006d0e:	3284      	adds	r2, #132	@ 0x84
 8006d10:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006d14:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	0c1b      	lsrs	r3, r3, #16
 8006d22:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006d26:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006d28:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4619      	mov	r1, r3
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	01db      	lsls	r3, r3, #7
 8006d34:	440b      	add	r3, r1
 8006d36:	3384      	adds	r3, #132	@ 0x84
 8006d38:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006d3e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	68da      	ldr	r2, [r3, #12]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68db      	ldr	r3, [r3, #12]
 8006d4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d4e:	4413      	add	r3, r2
 8006d50:	041b      	lsls	r3, r3, #16
 8006d52:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	461a      	mov	r2, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	01db      	lsls	r3, r3, #7
 8006d5e:	4413      	add	r3, r2
 8006d60:	3384      	adds	r3, #132	@ 0x84
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	6812      	ldr	r2, [r2, #0]
 8006d68:	4611      	mov	r1, r2
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	01d2      	lsls	r2, r2, #7
 8006d6e:	440a      	add	r2, r1
 8006d70:	3284      	adds	r2, #132	@ 0x84
 8006d72:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006d76:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d86:	4413      	add	r3, r2
 8006d88:	1c5a      	adds	r2, r3, #1
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4619      	mov	r1, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	01db      	lsls	r3, r3, #7
 8006d94:	440b      	add	r3, r1
 8006d96:	3384      	adds	r3, #132	@ 0x84
 8006d98:	4619      	mov	r1, r3
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	461a      	mov	r2, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	01db      	lsls	r3, r3, #7
 8006daa:	4413      	add	r3, r2
 8006dac:	3384      	adds	r3, #132	@ 0x84
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	6812      	ldr	r2, [r2, #0]
 8006db4:	4611      	mov	r1, r2
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	01d2      	lsls	r2, r2, #7
 8006dba:	440a      	add	r2, r1
 8006dbc:	3284      	adds	r2, #132	@ 0x84
 8006dbe:	f023 0307 	bic.w	r3, r3, #7
 8006dc2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	461a      	mov	r2, r3
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	01db      	lsls	r3, r3, #7
 8006dce:	4413      	add	r3, r2
 8006dd0:	3384      	adds	r3, #132	@ 0x84
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006de0:	021b      	lsls	r3, r3, #8
 8006de2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006dea:	041b      	lsls	r3, r3, #16
 8006dec:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	061b      	lsls	r3, r3, #24
 8006df4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	01db      	lsls	r3, r3, #7
 8006e00:	4413      	add	r3, r2
 8006e02:	3384      	adds	r3, #132	@ 0x84
 8006e04:	699b      	ldr	r3, [r3, #24]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	01db      	lsls	r3, r3, #7
 8006e10:	4413      	add	r3, r2
 8006e12:	3384      	adds	r3, #132	@ 0x84
 8006e14:	461a      	mov	r2, r3
 8006e16:	2300      	movs	r3, #0
 8006e18:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006e20:	461a      	mov	r2, r3
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	431a      	orrs	r2, r3
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	431a      	orrs	r2, r3
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4619      	mov	r1, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	01db      	lsls	r3, r3, #7
 8006e34:	440b      	add	r3, r1
 8006e36:	3384      	adds	r3, #132	@ 0x84
 8006e38:	4619      	mov	r1, r3
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	461a      	mov	r2, r3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	01db      	lsls	r3, r3, #7
 8006e4a:	4413      	add	r3, r2
 8006e4c:	3384      	adds	r3, #132	@ 0x84
 8006e4e:	695b      	ldr	r3, [r3, #20]
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	6812      	ldr	r2, [r2, #0]
 8006e54:	4611      	mov	r1, r2
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	01d2      	lsls	r2, r2, #7
 8006e5a:	440a      	add	r2, r1
 8006e5c:	3284      	adds	r2, #132	@ 0x84
 8006e5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006e62:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	461a      	mov	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	01db      	lsls	r3, r3, #7
 8006e6e:	4413      	add	r3, r2
 8006e70:	3384      	adds	r3, #132	@ 0x84
 8006e72:	461a      	mov	r2, r3
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	695b      	ldr	r3, [r3, #20]
 8006e78:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	461a      	mov	r2, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	01db      	lsls	r3, r3, #7
 8006e84:	4413      	add	r3, r2
 8006e86:	3384      	adds	r3, #132	@ 0x84
 8006e88:	69db      	ldr	r3, [r3, #28]
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	6812      	ldr	r2, [r2, #0]
 8006e8e:	4611      	mov	r1, r2
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	01d2      	lsls	r2, r2, #7
 8006e94:	440a      	add	r2, r1
 8006e96:	3284      	adds	r2, #132	@ 0x84
 8006e98:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006e9c:	f023 0307 	bic.w	r3, r3, #7
 8006ea0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	69da      	ldr	r2, [r3, #28]
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	6a1b      	ldr	r3, [r3, #32]
 8006eaa:	68f9      	ldr	r1, [r7, #12]
 8006eac:	6809      	ldr	r1, [r1, #0]
 8006eae:	4608      	mov	r0, r1
 8006eb0:	6879      	ldr	r1, [r7, #4]
 8006eb2:	01c9      	lsls	r1, r1, #7
 8006eb4:	4401      	add	r1, r0
 8006eb6:	3184      	adds	r1, #132	@ 0x84
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	01db      	lsls	r3, r3, #7
 8006ec6:	4413      	add	r3, r2
 8006ec8:	3384      	adds	r3, #132	@ 0x84
 8006eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	01db      	lsls	r3, r3, #7
 8006ed6:	4413      	add	r3, r2
 8006ed8:	3384      	adds	r3, #132	@ 0x84
 8006eda:	461a      	mov	r2, r3
 8006edc:	2300      	movs	r3, #0
 8006ede:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	01db      	lsls	r3, r3, #7
 8006eea:	4413      	add	r3, r2
 8006eec:	3384      	adds	r3, #132	@ 0x84
 8006eee:	461a      	mov	r2, r3
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef4:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	691b      	ldr	r3, [r3, #16]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d102      	bne.n	8006f04 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8006efe:	2304      	movs	r3, #4
 8006f00:	61fb      	str	r3, [r7, #28]
 8006f02:	e01b      	b.n	8006f3c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d102      	bne.n	8006f12 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	61fb      	str	r3, [r7, #28]
 8006f10:	e014      	b.n	8006f3c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	2b04      	cmp	r3, #4
 8006f18:	d00b      	beq.n	8006f32 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d007      	beq.n	8006f32 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006f26:	2b03      	cmp	r3, #3
 8006f28:	d003      	beq.n	8006f32 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006f2e:	2b07      	cmp	r3, #7
 8006f30:	d102      	bne.n	8006f38 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8006f32:	2302      	movs	r3, #2
 8006f34:	61fb      	str	r3, [r7, #28]
 8006f36:	e001      	b.n	8006f3c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	461a      	mov	r2, r3
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	01db      	lsls	r3, r3, #7
 8006f46:	4413      	add	r3, r2
 8006f48:	3384      	adds	r3, #132	@ 0x84
 8006f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	6812      	ldr	r2, [r2, #0]
 8006f50:	4611      	mov	r1, r2
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	01d2      	lsls	r2, r2, #7
 8006f56:	440a      	add	r2, r1
 8006f58:	3284      	adds	r2, #132	@ 0x84
 8006f5a:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8006f5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f64:	69fa      	ldr	r2, [r7, #28]
 8006f66:	fb02 f303 	mul.w	r3, r2, r3
 8006f6a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	6859      	ldr	r1, [r3, #4]
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	1acb      	subs	r3, r1, r3
 8006f76:	69f9      	ldr	r1, [r7, #28]
 8006f78:	fb01 f303 	mul.w	r3, r1, r3
 8006f7c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006f7e:	68f9      	ldr	r1, [r7, #12]
 8006f80:	6809      	ldr	r1, [r1, #0]
 8006f82:	4608      	mov	r0, r1
 8006f84:	6879      	ldr	r1, [r7, #4]
 8006f86:	01c9      	lsls	r1, r1, #7
 8006f88:	4401      	add	r1, r0
 8006f8a:	3184      	adds	r1, #132	@ 0x84
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	461a      	mov	r2, r3
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	01db      	lsls	r3, r3, #7
 8006f9a:	4413      	add	r3, r2
 8006f9c:	3384      	adds	r3, #132	@ 0x84
 8006f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	6812      	ldr	r2, [r2, #0]
 8006fa4:	4611      	mov	r1, r2
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	01d2      	lsls	r2, r2, #7
 8006faa:	440a      	add	r2, r1
 8006fac:	3284      	adds	r2, #132	@ 0x84
 8006fae:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006fb2:	f023 0307 	bic.w	r3, r3, #7
 8006fb6:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	01db      	lsls	r3, r3, #7
 8006fc2:	4413      	add	r3, r2
 8006fc4:	3384      	adds	r3, #132	@ 0x84
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fcc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	01db      	lsls	r3, r3, #7
 8006fd8:	4413      	add	r3, r2
 8006fda:	3384      	adds	r3, #132	@ 0x84
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68fa      	ldr	r2, [r7, #12]
 8006fe0:	6812      	ldr	r2, [r2, #0]
 8006fe2:	4611      	mov	r1, r2
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	01d2      	lsls	r2, r2, #7
 8006fe8:	440a      	add	r2, r1
 8006fea:	3284      	adds	r2, #132	@ 0x84
 8006fec:	f043 0301 	orr.w	r3, r3, #1
 8006ff0:	6013      	str	r3, [r2, #0]
}
 8006ff2:	bf00      	nop
 8006ff4:	3724      	adds	r7, #36	@ 0x24
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
	...

08007000 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b082      	sub	sp, #8
 8007004:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8007006:	2300      	movs	r3, #0
 8007008:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800700a:	2300      	movs	r3, #0
 800700c:	603b      	str	r3, [r7, #0]
 800700e:	4b20      	ldr	r3, [pc, #128]	@ (8007090 <HAL_PWREx_EnableOverDrive+0x90>)
 8007010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007012:	4a1f      	ldr	r2, [pc, #124]	@ (8007090 <HAL_PWREx_EnableOverDrive+0x90>)
 8007014:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007018:	6413      	str	r3, [r2, #64]	@ 0x40
 800701a:	4b1d      	ldr	r3, [pc, #116]	@ (8007090 <HAL_PWREx_EnableOverDrive+0x90>)
 800701c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800701e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007022:	603b      	str	r3, [r7, #0]
 8007024:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007026:	4b1b      	ldr	r3, [pc, #108]	@ (8007094 <HAL_PWREx_EnableOverDrive+0x94>)
 8007028:	2201      	movs	r2, #1
 800702a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800702c:	f7fd fbf0 	bl	8004810 <HAL_GetTick>
 8007030:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007032:	e009      	b.n	8007048 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007034:	f7fd fbec 	bl	8004810 <HAL_GetTick>
 8007038:	4602      	mov	r2, r0
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007042:	d901      	bls.n	8007048 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007044:	2303      	movs	r3, #3
 8007046:	e01f      	b.n	8007088 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007048:	4b13      	ldr	r3, [pc, #76]	@ (8007098 <HAL_PWREx_EnableOverDrive+0x98>)
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007054:	d1ee      	bne.n	8007034 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007056:	4b11      	ldr	r3, [pc, #68]	@ (800709c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007058:	2201      	movs	r2, #1
 800705a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800705c:	f7fd fbd8 	bl	8004810 <HAL_GetTick>
 8007060:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007062:	e009      	b.n	8007078 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007064:	f7fd fbd4 	bl	8004810 <HAL_GetTick>
 8007068:	4602      	mov	r2, r0
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	1ad3      	subs	r3, r2, r3
 800706e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007072:	d901      	bls.n	8007078 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007074:	2303      	movs	r3, #3
 8007076:	e007      	b.n	8007088 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007078:	4b07      	ldr	r3, [pc, #28]	@ (8007098 <HAL_PWREx_EnableOverDrive+0x98>)
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007080:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007084:	d1ee      	bne.n	8007064 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007086:	2300      	movs	r3, #0
}
 8007088:	4618      	mov	r0, r3
 800708a:	3708      	adds	r7, #8
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}
 8007090:	40023800 	.word	0x40023800
 8007094:	420e0040 	.word	0x420e0040
 8007098:	40007000 	.word	0x40007000
 800709c:	420e0044 	.word	0x420e0044

080070a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b086      	sub	sp, #24
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d101      	bne.n	80070b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e267      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d075      	beq.n	80071aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80070be:	4b88      	ldr	r3, [pc, #544]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f003 030c 	and.w	r3, r3, #12
 80070c6:	2b04      	cmp	r3, #4
 80070c8:	d00c      	beq.n	80070e4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80070ca:	4b85      	ldr	r3, [pc, #532]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80070d2:	2b08      	cmp	r3, #8
 80070d4:	d112      	bne.n	80070fc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80070d6:	4b82      	ldr	r3, [pc, #520]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80070e2:	d10b      	bne.n	80070fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070e4:	4b7e      	ldr	r3, [pc, #504]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d05b      	beq.n	80071a8 <HAL_RCC_OscConfig+0x108>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d157      	bne.n	80071a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e242      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007104:	d106      	bne.n	8007114 <HAL_RCC_OscConfig+0x74>
 8007106:	4b76      	ldr	r3, [pc, #472]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a75      	ldr	r2, [pc, #468]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 800710c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007110:	6013      	str	r3, [r2, #0]
 8007112:	e01d      	b.n	8007150 <HAL_RCC_OscConfig+0xb0>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800711c:	d10c      	bne.n	8007138 <HAL_RCC_OscConfig+0x98>
 800711e:	4b70      	ldr	r3, [pc, #448]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a6f      	ldr	r2, [pc, #444]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 8007124:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007128:	6013      	str	r3, [r2, #0]
 800712a:	4b6d      	ldr	r3, [pc, #436]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a6c      	ldr	r2, [pc, #432]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 8007130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007134:	6013      	str	r3, [r2, #0]
 8007136:	e00b      	b.n	8007150 <HAL_RCC_OscConfig+0xb0>
 8007138:	4b69      	ldr	r3, [pc, #420]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a68      	ldr	r2, [pc, #416]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 800713e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007142:	6013      	str	r3, [r2, #0]
 8007144:	4b66      	ldr	r3, [pc, #408]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a65      	ldr	r2, [pc, #404]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 800714a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800714e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d013      	beq.n	8007180 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007158:	f7fd fb5a 	bl	8004810 <HAL_GetTick>
 800715c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800715e:	e008      	b.n	8007172 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007160:	f7fd fb56 	bl	8004810 <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	2b64      	cmp	r3, #100	@ 0x64
 800716c:	d901      	bls.n	8007172 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	e207      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007172:	4b5b      	ldr	r3, [pc, #364]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800717a:	2b00      	cmp	r3, #0
 800717c:	d0f0      	beq.n	8007160 <HAL_RCC_OscConfig+0xc0>
 800717e:	e014      	b.n	80071aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007180:	f7fd fb46 	bl	8004810 <HAL_GetTick>
 8007184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007186:	e008      	b.n	800719a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007188:	f7fd fb42 	bl	8004810 <HAL_GetTick>
 800718c:	4602      	mov	r2, r0
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	2b64      	cmp	r3, #100	@ 0x64
 8007194:	d901      	bls.n	800719a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e1f3      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800719a:	4b51      	ldr	r3, [pc, #324]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1f0      	bne.n	8007188 <HAL_RCC_OscConfig+0xe8>
 80071a6:	e000      	b.n	80071aa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0302 	and.w	r3, r3, #2
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d063      	beq.n	800727e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80071b6:	4b4a      	ldr	r3, [pc, #296]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f003 030c 	and.w	r3, r3, #12
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00b      	beq.n	80071da <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80071c2:	4b47      	ldr	r3, [pc, #284]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80071ca:	2b08      	cmp	r3, #8
 80071cc:	d11c      	bne.n	8007208 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80071ce:	4b44      	ldr	r3, [pc, #272]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d116      	bne.n	8007208 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071da:	4b41      	ldr	r3, [pc, #260]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f003 0302 	and.w	r3, r3, #2
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d005      	beq.n	80071f2 <HAL_RCC_OscConfig+0x152>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d001      	beq.n	80071f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e1c7      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071f2:	4b3b      	ldr	r3, [pc, #236]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	00db      	lsls	r3, r3, #3
 8007200:	4937      	ldr	r1, [pc, #220]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 8007202:	4313      	orrs	r3, r2
 8007204:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007206:	e03a      	b.n	800727e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d020      	beq.n	8007252 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007210:	4b34      	ldr	r3, [pc, #208]	@ (80072e4 <HAL_RCC_OscConfig+0x244>)
 8007212:	2201      	movs	r2, #1
 8007214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007216:	f7fd fafb 	bl	8004810 <HAL_GetTick>
 800721a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800721c:	e008      	b.n	8007230 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800721e:	f7fd faf7 	bl	8004810 <HAL_GetTick>
 8007222:	4602      	mov	r2, r0
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	2b02      	cmp	r3, #2
 800722a:	d901      	bls.n	8007230 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800722c:	2303      	movs	r3, #3
 800722e:	e1a8      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007230:	4b2b      	ldr	r3, [pc, #172]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f003 0302 	and.w	r3, r3, #2
 8007238:	2b00      	cmp	r3, #0
 800723a:	d0f0      	beq.n	800721e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800723c:	4b28      	ldr	r3, [pc, #160]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	00db      	lsls	r3, r3, #3
 800724a:	4925      	ldr	r1, [pc, #148]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 800724c:	4313      	orrs	r3, r2
 800724e:	600b      	str	r3, [r1, #0]
 8007250:	e015      	b.n	800727e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007252:	4b24      	ldr	r3, [pc, #144]	@ (80072e4 <HAL_RCC_OscConfig+0x244>)
 8007254:	2200      	movs	r2, #0
 8007256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007258:	f7fd fada 	bl	8004810 <HAL_GetTick>
 800725c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800725e:	e008      	b.n	8007272 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007260:	f7fd fad6 	bl	8004810 <HAL_GetTick>
 8007264:	4602      	mov	r2, r0
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	2b02      	cmp	r3, #2
 800726c:	d901      	bls.n	8007272 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800726e:	2303      	movs	r3, #3
 8007270:	e187      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007272:	4b1b      	ldr	r3, [pc, #108]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f003 0302 	and.w	r3, r3, #2
 800727a:	2b00      	cmp	r3, #0
 800727c:	d1f0      	bne.n	8007260 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 0308 	and.w	r3, r3, #8
 8007286:	2b00      	cmp	r3, #0
 8007288:	d036      	beq.n	80072f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	695b      	ldr	r3, [r3, #20]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d016      	beq.n	80072c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007292:	4b15      	ldr	r3, [pc, #84]	@ (80072e8 <HAL_RCC_OscConfig+0x248>)
 8007294:	2201      	movs	r2, #1
 8007296:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007298:	f7fd faba 	bl	8004810 <HAL_GetTick>
 800729c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800729e:	e008      	b.n	80072b2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072a0:	f7fd fab6 	bl	8004810 <HAL_GetTick>
 80072a4:	4602      	mov	r2, r0
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	1ad3      	subs	r3, r2, r3
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	d901      	bls.n	80072b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e167      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072b2:	4b0b      	ldr	r3, [pc, #44]	@ (80072e0 <HAL_RCC_OscConfig+0x240>)
 80072b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072b6:	f003 0302 	and.w	r3, r3, #2
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d0f0      	beq.n	80072a0 <HAL_RCC_OscConfig+0x200>
 80072be:	e01b      	b.n	80072f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072c0:	4b09      	ldr	r3, [pc, #36]	@ (80072e8 <HAL_RCC_OscConfig+0x248>)
 80072c2:	2200      	movs	r2, #0
 80072c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072c6:	f7fd faa3 	bl	8004810 <HAL_GetTick>
 80072ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072cc:	e00e      	b.n	80072ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072ce:	f7fd fa9f 	bl	8004810 <HAL_GetTick>
 80072d2:	4602      	mov	r2, r0
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	1ad3      	subs	r3, r2, r3
 80072d8:	2b02      	cmp	r3, #2
 80072da:	d907      	bls.n	80072ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e150      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
 80072e0:	40023800 	.word	0x40023800
 80072e4:	42470000 	.word	0x42470000
 80072e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072ec:	4b88      	ldr	r3, [pc, #544]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80072ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072f0:	f003 0302 	and.w	r3, r3, #2
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d1ea      	bne.n	80072ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 0304 	and.w	r3, r3, #4
 8007300:	2b00      	cmp	r3, #0
 8007302:	f000 8097 	beq.w	8007434 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007306:	2300      	movs	r3, #0
 8007308:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800730a:	4b81      	ldr	r3, [pc, #516]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 800730c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800730e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10f      	bne.n	8007336 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007316:	2300      	movs	r3, #0
 8007318:	60bb      	str	r3, [r7, #8]
 800731a:	4b7d      	ldr	r3, [pc, #500]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 800731c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800731e:	4a7c      	ldr	r2, [pc, #496]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 8007320:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007324:	6413      	str	r3, [r2, #64]	@ 0x40
 8007326:	4b7a      	ldr	r3, [pc, #488]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 8007328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800732e:	60bb      	str	r3, [r7, #8]
 8007330:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007332:	2301      	movs	r3, #1
 8007334:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007336:	4b77      	ldr	r3, [pc, #476]	@ (8007514 <HAL_RCC_OscConfig+0x474>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800733e:	2b00      	cmp	r3, #0
 8007340:	d118      	bne.n	8007374 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007342:	4b74      	ldr	r3, [pc, #464]	@ (8007514 <HAL_RCC_OscConfig+0x474>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a73      	ldr	r2, [pc, #460]	@ (8007514 <HAL_RCC_OscConfig+0x474>)
 8007348:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800734c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800734e:	f7fd fa5f 	bl	8004810 <HAL_GetTick>
 8007352:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007354:	e008      	b.n	8007368 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007356:	f7fd fa5b 	bl	8004810 <HAL_GetTick>
 800735a:	4602      	mov	r2, r0
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	2b02      	cmp	r3, #2
 8007362:	d901      	bls.n	8007368 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007364:	2303      	movs	r3, #3
 8007366:	e10c      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007368:	4b6a      	ldr	r3, [pc, #424]	@ (8007514 <HAL_RCC_OscConfig+0x474>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007370:	2b00      	cmp	r3, #0
 8007372:	d0f0      	beq.n	8007356 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	2b01      	cmp	r3, #1
 800737a:	d106      	bne.n	800738a <HAL_RCC_OscConfig+0x2ea>
 800737c:	4b64      	ldr	r3, [pc, #400]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 800737e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007380:	4a63      	ldr	r2, [pc, #396]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 8007382:	f043 0301 	orr.w	r3, r3, #1
 8007386:	6713      	str	r3, [r2, #112]	@ 0x70
 8007388:	e01c      	b.n	80073c4 <HAL_RCC_OscConfig+0x324>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	2b05      	cmp	r3, #5
 8007390:	d10c      	bne.n	80073ac <HAL_RCC_OscConfig+0x30c>
 8007392:	4b5f      	ldr	r3, [pc, #380]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 8007394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007396:	4a5e      	ldr	r2, [pc, #376]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 8007398:	f043 0304 	orr.w	r3, r3, #4
 800739c:	6713      	str	r3, [r2, #112]	@ 0x70
 800739e:	4b5c      	ldr	r3, [pc, #368]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80073a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073a2:	4a5b      	ldr	r2, [pc, #364]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80073a4:	f043 0301 	orr.w	r3, r3, #1
 80073a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80073aa:	e00b      	b.n	80073c4 <HAL_RCC_OscConfig+0x324>
 80073ac:	4b58      	ldr	r3, [pc, #352]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80073ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073b0:	4a57      	ldr	r2, [pc, #348]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80073b2:	f023 0301 	bic.w	r3, r3, #1
 80073b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80073b8:	4b55      	ldr	r3, [pc, #340]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80073ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073bc:	4a54      	ldr	r2, [pc, #336]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80073be:	f023 0304 	bic.w	r3, r3, #4
 80073c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d015      	beq.n	80073f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073cc:	f7fd fa20 	bl	8004810 <HAL_GetTick>
 80073d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073d2:	e00a      	b.n	80073ea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073d4:	f7fd fa1c 	bl	8004810 <HAL_GetTick>
 80073d8:	4602      	mov	r2, r0
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d901      	bls.n	80073ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e0cb      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073ea:	4b49      	ldr	r3, [pc, #292]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80073ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073ee:	f003 0302 	and.w	r3, r3, #2
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d0ee      	beq.n	80073d4 <HAL_RCC_OscConfig+0x334>
 80073f6:	e014      	b.n	8007422 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073f8:	f7fd fa0a 	bl	8004810 <HAL_GetTick>
 80073fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073fe:	e00a      	b.n	8007416 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007400:	f7fd fa06 	bl	8004810 <HAL_GetTick>
 8007404:	4602      	mov	r2, r0
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	1ad3      	subs	r3, r2, r3
 800740a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800740e:	4293      	cmp	r3, r2
 8007410:	d901      	bls.n	8007416 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e0b5      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007416:	4b3e      	ldr	r3, [pc, #248]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 8007418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800741a:	f003 0302 	and.w	r3, r3, #2
 800741e:	2b00      	cmp	r3, #0
 8007420:	d1ee      	bne.n	8007400 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007422:	7dfb      	ldrb	r3, [r7, #23]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d105      	bne.n	8007434 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007428:	4b39      	ldr	r3, [pc, #228]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 800742a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742c:	4a38      	ldr	r2, [pc, #224]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 800742e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007432:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	699b      	ldr	r3, [r3, #24]
 8007438:	2b00      	cmp	r3, #0
 800743a:	f000 80a1 	beq.w	8007580 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800743e:	4b34      	ldr	r3, [pc, #208]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f003 030c 	and.w	r3, r3, #12
 8007446:	2b08      	cmp	r3, #8
 8007448:	d05c      	beq.n	8007504 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	2b02      	cmp	r3, #2
 8007450:	d141      	bne.n	80074d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007452:	4b31      	ldr	r3, [pc, #196]	@ (8007518 <HAL_RCC_OscConfig+0x478>)
 8007454:	2200      	movs	r2, #0
 8007456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007458:	f7fd f9da 	bl	8004810 <HAL_GetTick>
 800745c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800745e:	e008      	b.n	8007472 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007460:	f7fd f9d6 	bl	8004810 <HAL_GetTick>
 8007464:	4602      	mov	r2, r0
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	2b02      	cmp	r3, #2
 800746c:	d901      	bls.n	8007472 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	e087      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007472:	4b27      	ldr	r3, [pc, #156]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1f0      	bne.n	8007460 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	69da      	ldr	r2, [r3, #28]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a1b      	ldr	r3, [r3, #32]
 8007486:	431a      	orrs	r2, r3
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748c:	019b      	lsls	r3, r3, #6
 800748e:	431a      	orrs	r2, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007494:	085b      	lsrs	r3, r3, #1
 8007496:	3b01      	subs	r3, #1
 8007498:	041b      	lsls	r3, r3, #16
 800749a:	431a      	orrs	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a0:	061b      	lsls	r3, r3, #24
 80074a2:	491b      	ldr	r1, [pc, #108]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80074a4:	4313      	orrs	r3, r2
 80074a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007518 <HAL_RCC_OscConfig+0x478>)
 80074aa:	2201      	movs	r2, #1
 80074ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ae:	f7fd f9af 	bl	8004810 <HAL_GetTick>
 80074b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074b4:	e008      	b.n	80074c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074b6:	f7fd f9ab 	bl	8004810 <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	2b02      	cmp	r3, #2
 80074c2:	d901      	bls.n	80074c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e05c      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074c8:	4b11      	ldr	r3, [pc, #68]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d0f0      	beq.n	80074b6 <HAL_RCC_OscConfig+0x416>
 80074d4:	e054      	b.n	8007580 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074d6:	4b10      	ldr	r3, [pc, #64]	@ (8007518 <HAL_RCC_OscConfig+0x478>)
 80074d8:	2200      	movs	r2, #0
 80074da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074dc:	f7fd f998 	bl	8004810 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074e2:	e008      	b.n	80074f6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074e4:	f7fd f994 	bl	8004810 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e045      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074f6:	4b06      	ldr	r3, [pc, #24]	@ (8007510 <HAL_RCC_OscConfig+0x470>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1f0      	bne.n	80074e4 <HAL_RCC_OscConfig+0x444>
 8007502:	e03d      	b.n	8007580 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	699b      	ldr	r3, [r3, #24]
 8007508:	2b01      	cmp	r3, #1
 800750a:	d107      	bne.n	800751c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	e038      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
 8007510:	40023800 	.word	0x40023800
 8007514:	40007000 	.word	0x40007000
 8007518:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800751c:	4b1b      	ldr	r3, [pc, #108]	@ (800758c <HAL_RCC_OscConfig+0x4ec>)
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	2b01      	cmp	r3, #1
 8007528:	d028      	beq.n	800757c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007534:	429a      	cmp	r2, r3
 8007536:	d121      	bne.n	800757c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007542:	429a      	cmp	r2, r3
 8007544:	d11a      	bne.n	800757c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800754c:	4013      	ands	r3, r2
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007552:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007554:	4293      	cmp	r3, r2
 8007556:	d111      	bne.n	800757c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007562:	085b      	lsrs	r3, r3, #1
 8007564:	3b01      	subs	r3, #1
 8007566:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007568:	429a      	cmp	r2, r3
 800756a:	d107      	bne.n	800757c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007576:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007578:	429a      	cmp	r2, r3
 800757a:	d001      	beq.n	8007580 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e000      	b.n	8007582 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007580:	2300      	movs	r3, #0
}
 8007582:	4618      	mov	r0, r3
 8007584:	3718      	adds	r7, #24
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop
 800758c:	40023800 	.word	0x40023800

08007590 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d101      	bne.n	80075a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e0cc      	b.n	800773e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80075a4:	4b68      	ldr	r3, [pc, #416]	@ (8007748 <HAL_RCC_ClockConfig+0x1b8>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 030f 	and.w	r3, r3, #15
 80075ac:	683a      	ldr	r2, [r7, #0]
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d90c      	bls.n	80075cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075b2:	4b65      	ldr	r3, [pc, #404]	@ (8007748 <HAL_RCC_ClockConfig+0x1b8>)
 80075b4:	683a      	ldr	r2, [r7, #0]
 80075b6:	b2d2      	uxtb	r2, r2
 80075b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075ba:	4b63      	ldr	r3, [pc, #396]	@ (8007748 <HAL_RCC_ClockConfig+0x1b8>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 030f 	and.w	r3, r3, #15
 80075c2:	683a      	ldr	r2, [r7, #0]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d001      	beq.n	80075cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	e0b8      	b.n	800773e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 0302 	and.w	r3, r3, #2
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d020      	beq.n	800761a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 0304 	and.w	r3, r3, #4
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d005      	beq.n	80075f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80075e4:	4b59      	ldr	r3, [pc, #356]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	4a58      	ldr	r2, [pc, #352]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 80075ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80075ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 0308 	and.w	r3, r3, #8
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d005      	beq.n	8007608 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075fc:	4b53      	ldr	r3, [pc, #332]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	4a52      	ldr	r2, [pc, #328]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 8007602:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007606:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007608:	4b50      	ldr	r3, [pc, #320]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	494d      	ldr	r1, [pc, #308]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 8007616:	4313      	orrs	r3, r2
 8007618:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 0301 	and.w	r3, r3, #1
 8007622:	2b00      	cmp	r3, #0
 8007624:	d044      	beq.n	80076b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	2b01      	cmp	r3, #1
 800762c:	d107      	bne.n	800763e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800762e:	4b47      	ldr	r3, [pc, #284]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007636:	2b00      	cmp	r3, #0
 8007638:	d119      	bne.n	800766e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	e07f      	b.n	800773e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	2b02      	cmp	r3, #2
 8007644:	d003      	beq.n	800764e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800764a:	2b03      	cmp	r3, #3
 800764c:	d107      	bne.n	800765e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800764e:	4b3f      	ldr	r3, [pc, #252]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007656:	2b00      	cmp	r3, #0
 8007658:	d109      	bne.n	800766e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e06f      	b.n	800773e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800765e:	4b3b      	ldr	r3, [pc, #236]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 0302 	and.w	r3, r3, #2
 8007666:	2b00      	cmp	r3, #0
 8007668:	d101      	bne.n	800766e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	e067      	b.n	800773e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800766e:	4b37      	ldr	r3, [pc, #220]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	f023 0203 	bic.w	r2, r3, #3
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	4934      	ldr	r1, [pc, #208]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 800767c:	4313      	orrs	r3, r2
 800767e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007680:	f7fd f8c6 	bl	8004810 <HAL_GetTick>
 8007684:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007686:	e00a      	b.n	800769e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007688:	f7fd f8c2 	bl	8004810 <HAL_GetTick>
 800768c:	4602      	mov	r2, r0
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007696:	4293      	cmp	r3, r2
 8007698:	d901      	bls.n	800769e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800769a:	2303      	movs	r3, #3
 800769c:	e04f      	b.n	800773e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800769e:	4b2b      	ldr	r3, [pc, #172]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f003 020c 	and.w	r2, r3, #12
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d1eb      	bne.n	8007688 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076b0:	4b25      	ldr	r3, [pc, #148]	@ (8007748 <HAL_RCC_ClockConfig+0x1b8>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f003 030f 	and.w	r3, r3, #15
 80076b8:	683a      	ldr	r2, [r7, #0]
 80076ba:	429a      	cmp	r2, r3
 80076bc:	d20c      	bcs.n	80076d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076be:	4b22      	ldr	r3, [pc, #136]	@ (8007748 <HAL_RCC_ClockConfig+0x1b8>)
 80076c0:	683a      	ldr	r2, [r7, #0]
 80076c2:	b2d2      	uxtb	r2, r2
 80076c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076c6:	4b20      	ldr	r3, [pc, #128]	@ (8007748 <HAL_RCC_ClockConfig+0x1b8>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 030f 	and.w	r3, r3, #15
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d001      	beq.n	80076d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	e032      	b.n	800773e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 0304 	and.w	r3, r3, #4
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d008      	beq.n	80076f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80076e4:	4b19      	ldr	r3, [pc, #100]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	4916      	ldr	r1, [pc, #88]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 80076f2:	4313      	orrs	r3, r2
 80076f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f003 0308 	and.w	r3, r3, #8
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d009      	beq.n	8007716 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007702:	4b12      	ldr	r3, [pc, #72]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	00db      	lsls	r3, r3, #3
 8007710:	490e      	ldr	r1, [pc, #56]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 8007712:	4313      	orrs	r3, r2
 8007714:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007716:	f000 f821 	bl	800775c <HAL_RCC_GetSysClockFreq>
 800771a:	4602      	mov	r2, r0
 800771c:	4b0b      	ldr	r3, [pc, #44]	@ (800774c <HAL_RCC_ClockConfig+0x1bc>)
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	091b      	lsrs	r3, r3, #4
 8007722:	f003 030f 	and.w	r3, r3, #15
 8007726:	490a      	ldr	r1, [pc, #40]	@ (8007750 <HAL_RCC_ClockConfig+0x1c0>)
 8007728:	5ccb      	ldrb	r3, [r1, r3]
 800772a:	fa22 f303 	lsr.w	r3, r2, r3
 800772e:	4a09      	ldr	r2, [pc, #36]	@ (8007754 <HAL_RCC_ClockConfig+0x1c4>)
 8007730:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007732:	4b09      	ldr	r3, [pc, #36]	@ (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4618      	mov	r0, r3
 8007738:	f7fc fe9c 	bl	8004474 <HAL_InitTick>

  return HAL_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	4618      	mov	r0, r3
 8007740:	3710      	adds	r7, #16
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
 8007746:	bf00      	nop
 8007748:	40023c00 	.word	0x40023c00
 800774c:	40023800 	.word	0x40023800
 8007750:	08013098 	.word	0x08013098
 8007754:	20000084 	.word	0x20000084
 8007758:	20000088 	.word	0x20000088

0800775c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800775c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007760:	b090      	sub	sp, #64	@ 0x40
 8007762:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007764:	2300      	movs	r3, #0
 8007766:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007768:	2300      	movs	r3, #0
 800776a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800776c:	2300      	movs	r3, #0
 800776e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007770:	2300      	movs	r3, #0
 8007772:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007774:	4b59      	ldr	r3, [pc, #356]	@ (80078dc <HAL_RCC_GetSysClockFreq+0x180>)
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	f003 030c 	and.w	r3, r3, #12
 800777c:	2b08      	cmp	r3, #8
 800777e:	d00d      	beq.n	800779c <HAL_RCC_GetSysClockFreq+0x40>
 8007780:	2b08      	cmp	r3, #8
 8007782:	f200 80a1 	bhi.w	80078c8 <HAL_RCC_GetSysClockFreq+0x16c>
 8007786:	2b00      	cmp	r3, #0
 8007788:	d002      	beq.n	8007790 <HAL_RCC_GetSysClockFreq+0x34>
 800778a:	2b04      	cmp	r3, #4
 800778c:	d003      	beq.n	8007796 <HAL_RCC_GetSysClockFreq+0x3a>
 800778e:	e09b      	b.n	80078c8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007790:	4b53      	ldr	r3, [pc, #332]	@ (80078e0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007792:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007794:	e09b      	b.n	80078ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007796:	4b53      	ldr	r3, [pc, #332]	@ (80078e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007798:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800779a:	e098      	b.n	80078ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800779c:	4b4f      	ldr	r3, [pc, #316]	@ (80078dc <HAL_RCC_GetSysClockFreq+0x180>)
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80077a4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80077a6:	4b4d      	ldr	r3, [pc, #308]	@ (80078dc <HAL_RCC_GetSysClockFreq+0x180>)
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d028      	beq.n	8007804 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077b2:	4b4a      	ldr	r3, [pc, #296]	@ (80078dc <HAL_RCC_GetSysClockFreq+0x180>)
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	099b      	lsrs	r3, r3, #6
 80077b8:	2200      	movs	r2, #0
 80077ba:	623b      	str	r3, [r7, #32]
 80077bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80077be:	6a3b      	ldr	r3, [r7, #32]
 80077c0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80077c4:	2100      	movs	r1, #0
 80077c6:	4b47      	ldr	r3, [pc, #284]	@ (80078e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80077c8:	fb03 f201 	mul.w	r2, r3, r1
 80077cc:	2300      	movs	r3, #0
 80077ce:	fb00 f303 	mul.w	r3, r0, r3
 80077d2:	4413      	add	r3, r2
 80077d4:	4a43      	ldr	r2, [pc, #268]	@ (80078e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80077d6:	fba0 1202 	umull	r1, r2, r0, r2
 80077da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077dc:	460a      	mov	r2, r1
 80077de:	62ba      	str	r2, [r7, #40]	@ 0x28
 80077e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077e2:	4413      	add	r3, r2
 80077e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e8:	2200      	movs	r2, #0
 80077ea:	61bb      	str	r3, [r7, #24]
 80077ec:	61fa      	str	r2, [r7, #28]
 80077ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80077f6:	f7f9 f9e7 	bl	8000bc8 <__aeabi_uldivmod>
 80077fa:	4602      	mov	r2, r0
 80077fc:	460b      	mov	r3, r1
 80077fe:	4613      	mov	r3, r2
 8007800:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007802:	e053      	b.n	80078ac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007804:	4b35      	ldr	r3, [pc, #212]	@ (80078dc <HAL_RCC_GetSysClockFreq+0x180>)
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	099b      	lsrs	r3, r3, #6
 800780a:	2200      	movs	r2, #0
 800780c:	613b      	str	r3, [r7, #16]
 800780e:	617a      	str	r2, [r7, #20]
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007816:	f04f 0b00 	mov.w	fp, #0
 800781a:	4652      	mov	r2, sl
 800781c:	465b      	mov	r3, fp
 800781e:	f04f 0000 	mov.w	r0, #0
 8007822:	f04f 0100 	mov.w	r1, #0
 8007826:	0159      	lsls	r1, r3, #5
 8007828:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800782c:	0150      	lsls	r0, r2, #5
 800782e:	4602      	mov	r2, r0
 8007830:	460b      	mov	r3, r1
 8007832:	ebb2 080a 	subs.w	r8, r2, sl
 8007836:	eb63 090b 	sbc.w	r9, r3, fp
 800783a:	f04f 0200 	mov.w	r2, #0
 800783e:	f04f 0300 	mov.w	r3, #0
 8007842:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007846:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800784a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800784e:	ebb2 0408 	subs.w	r4, r2, r8
 8007852:	eb63 0509 	sbc.w	r5, r3, r9
 8007856:	f04f 0200 	mov.w	r2, #0
 800785a:	f04f 0300 	mov.w	r3, #0
 800785e:	00eb      	lsls	r3, r5, #3
 8007860:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007864:	00e2      	lsls	r2, r4, #3
 8007866:	4614      	mov	r4, r2
 8007868:	461d      	mov	r5, r3
 800786a:	eb14 030a 	adds.w	r3, r4, sl
 800786e:	603b      	str	r3, [r7, #0]
 8007870:	eb45 030b 	adc.w	r3, r5, fp
 8007874:	607b      	str	r3, [r7, #4]
 8007876:	f04f 0200 	mov.w	r2, #0
 800787a:	f04f 0300 	mov.w	r3, #0
 800787e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007882:	4629      	mov	r1, r5
 8007884:	028b      	lsls	r3, r1, #10
 8007886:	4621      	mov	r1, r4
 8007888:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800788c:	4621      	mov	r1, r4
 800788e:	028a      	lsls	r2, r1, #10
 8007890:	4610      	mov	r0, r2
 8007892:	4619      	mov	r1, r3
 8007894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007896:	2200      	movs	r2, #0
 8007898:	60bb      	str	r3, [r7, #8]
 800789a:	60fa      	str	r2, [r7, #12]
 800789c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80078a0:	f7f9 f992 	bl	8000bc8 <__aeabi_uldivmod>
 80078a4:	4602      	mov	r2, r0
 80078a6:	460b      	mov	r3, r1
 80078a8:	4613      	mov	r3, r2
 80078aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80078ac:	4b0b      	ldr	r3, [pc, #44]	@ (80078dc <HAL_RCC_GetSysClockFreq+0x180>)
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	0c1b      	lsrs	r3, r3, #16
 80078b2:	f003 0303 	and.w	r3, r3, #3
 80078b6:	3301      	adds	r3, #1
 80078b8:	005b      	lsls	r3, r3, #1
 80078ba:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80078bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80078be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80078c6:	e002      	b.n	80078ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80078c8:	4b05      	ldr	r3, [pc, #20]	@ (80078e0 <HAL_RCC_GetSysClockFreq+0x184>)
 80078ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80078cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80078ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3740      	adds	r7, #64	@ 0x40
 80078d4:	46bd      	mov	sp, r7
 80078d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078da:	bf00      	nop
 80078dc:	40023800 	.word	0x40023800
 80078e0:	00f42400 	.word	0x00f42400
 80078e4:	017d7840 	.word	0x017d7840

080078e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80078e8:	b480      	push	{r7}
 80078ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80078ec:	4b03      	ldr	r3, [pc, #12]	@ (80078fc <HAL_RCC_GetHCLKFreq+0x14>)
 80078ee:	681b      	ldr	r3, [r3, #0]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	20000084 	.word	0x20000084

08007900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007904:	f7ff fff0 	bl	80078e8 <HAL_RCC_GetHCLKFreq>
 8007908:	4602      	mov	r2, r0
 800790a:	4b05      	ldr	r3, [pc, #20]	@ (8007920 <HAL_RCC_GetPCLK1Freq+0x20>)
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	0a9b      	lsrs	r3, r3, #10
 8007910:	f003 0307 	and.w	r3, r3, #7
 8007914:	4903      	ldr	r1, [pc, #12]	@ (8007924 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007916:	5ccb      	ldrb	r3, [r1, r3]
 8007918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800791c:	4618      	mov	r0, r3
 800791e:	bd80      	pop	{r7, pc}
 8007920:	40023800 	.word	0x40023800
 8007924:	080130a8 	.word	0x080130a8

08007928 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800792c:	f7ff ffdc 	bl	80078e8 <HAL_RCC_GetHCLKFreq>
 8007930:	4602      	mov	r2, r0
 8007932:	4b05      	ldr	r3, [pc, #20]	@ (8007948 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	0b5b      	lsrs	r3, r3, #13
 8007938:	f003 0307 	and.w	r3, r3, #7
 800793c:	4903      	ldr	r1, [pc, #12]	@ (800794c <HAL_RCC_GetPCLK2Freq+0x24>)
 800793e:	5ccb      	ldrb	r3, [r1, r3]
 8007940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007944:	4618      	mov	r0, r3
 8007946:	bd80      	pop	{r7, pc}
 8007948:	40023800 	.word	0x40023800
 800794c:	080130a8 	.word	0x080130a8

08007950 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007950:	b480      	push	{r7}
 8007952:	b083      	sub	sp, #12
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	220f      	movs	r2, #15
 800795e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007960:	4b12      	ldr	r3, [pc, #72]	@ (80079ac <HAL_RCC_GetClockConfig+0x5c>)
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f003 0203 	and.w	r2, r3, #3
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800796c:	4b0f      	ldr	r3, [pc, #60]	@ (80079ac <HAL_RCC_GetClockConfig+0x5c>)
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007978:	4b0c      	ldr	r3, [pc, #48]	@ (80079ac <HAL_RCC_GetClockConfig+0x5c>)
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007984:	4b09      	ldr	r3, [pc, #36]	@ (80079ac <HAL_RCC_GetClockConfig+0x5c>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	08db      	lsrs	r3, r3, #3
 800798a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007992:	4b07      	ldr	r3, [pc, #28]	@ (80079b0 <HAL_RCC_GetClockConfig+0x60>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f003 020f 	and.w	r2, r3, #15
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	601a      	str	r2, [r3, #0]
}
 800799e:	bf00      	nop
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	40023800 	.word	0x40023800
 80079b0:	40023c00 	.word	0x40023c00

080079b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b086      	sub	sp, #24
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80079bc:	2300      	movs	r3, #0
 80079be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80079c0:	2300      	movs	r3, #0
 80079c2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0301 	and.w	r3, r3, #1
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d10b      	bne.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d105      	bne.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d075      	beq.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80079e8:	4b91      	ldr	r3, [pc, #580]	@ (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80079ea:	2200      	movs	r2, #0
 80079ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80079ee:	f7fc ff0f 	bl	8004810 <HAL_GetTick>
 80079f2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80079f4:	e008      	b.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80079f6:	f7fc ff0b 	bl	8004810 <HAL_GetTick>
 80079fa:	4602      	mov	r2, r0
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	1ad3      	subs	r3, r2, r3
 8007a00:	2b02      	cmp	r3, #2
 8007a02:	d901      	bls.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a04:	2303      	movs	r3, #3
 8007a06:	e189      	b.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007a08:	4b8a      	ldr	r3, [pc, #552]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1f0      	bne.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d009      	beq.n	8007a34 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	019a      	lsls	r2, r3, #6
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	071b      	lsls	r3, r3, #28
 8007a2c:	4981      	ldr	r1, [pc, #516]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f003 0302 	and.w	r3, r3, #2
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d01f      	beq.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007a40:	4b7c      	ldr	r3, [pc, #496]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a46:	0f1b      	lsrs	r3, r3, #28
 8007a48:	f003 0307 	and.w	r3, r3, #7
 8007a4c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	019a      	lsls	r2, r3, #6
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	061b      	lsls	r3, r3, #24
 8007a5a:	431a      	orrs	r2, r3
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	071b      	lsls	r3, r3, #28
 8007a60:	4974      	ldr	r1, [pc, #464]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a62:	4313      	orrs	r3, r2
 8007a64:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007a68:	4b72      	ldr	r3, [pc, #456]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a6e:	f023 021f 	bic.w	r2, r3, #31
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	69db      	ldr	r3, [r3, #28]
 8007a76:	3b01      	subs	r3, #1
 8007a78:	496e      	ldr	r1, [pc, #440]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d00d      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	019a      	lsls	r2, r3, #6
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	68db      	ldr	r3, [r3, #12]
 8007a96:	061b      	lsls	r3, r3, #24
 8007a98:	431a      	orrs	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	071b      	lsls	r3, r3, #28
 8007aa0:	4964      	ldr	r1, [pc, #400]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007aa8:	4b61      	ldr	r3, [pc, #388]	@ (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8007aaa:	2201      	movs	r2, #1
 8007aac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007aae:	f7fc feaf 	bl	8004810 <HAL_GetTick>
 8007ab2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ab4:	e008      	b.n	8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007ab6:	f7fc feab 	bl	8004810 <HAL_GetTick>
 8007aba:	4602      	mov	r2, r0
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	2b02      	cmp	r3, #2
 8007ac2:	d901      	bls.n	8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ac4:	2303      	movs	r3, #3
 8007ac6:	e129      	b.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ac8:	4b5a      	ldr	r3, [pc, #360]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d0f0      	beq.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f003 0304 	and.w	r3, r3, #4
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d105      	bne.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d079      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007aec:	4b52      	ldr	r3, [pc, #328]	@ (8007c38 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007aee:	2200      	movs	r2, #0
 8007af0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007af2:	f7fc fe8d 	bl	8004810 <HAL_GetTick>
 8007af6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007af8:	e008      	b.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007afa:	f7fc fe89 	bl	8004810 <HAL_GetTick>
 8007afe:	4602      	mov	r2, r0
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	1ad3      	subs	r3, r2, r3
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	d901      	bls.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b08:	2303      	movs	r3, #3
 8007b0a:	e107      	b.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007b0c:	4b49      	ldr	r3, [pc, #292]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b18:	d0ef      	beq.n	8007afa <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 0304 	and.w	r3, r3, #4
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d020      	beq.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007b26:	4b43      	ldr	r3, [pc, #268]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b2c:	0f1b      	lsrs	r3, r3, #28
 8007b2e:	f003 0307 	and.w	r3, r3, #7
 8007b32:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	019a      	lsls	r2, r3, #6
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	695b      	ldr	r3, [r3, #20]
 8007b3e:	061b      	lsls	r3, r3, #24
 8007b40:	431a      	orrs	r2, r3
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	071b      	lsls	r3, r3, #28
 8007b46:	493b      	ldr	r1, [pc, #236]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007b4e:	4b39      	ldr	r3, [pc, #228]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b54:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a1b      	ldr	r3, [r3, #32]
 8007b5c:	3b01      	subs	r3, #1
 8007b5e:	021b      	lsls	r3, r3, #8
 8007b60:	4934      	ldr	r1, [pc, #208]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b62:	4313      	orrs	r3, r2
 8007b64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 0308 	and.w	r3, r3, #8
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d01e      	beq.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007b74:	4b2f      	ldr	r3, [pc, #188]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b7a:	0e1b      	lsrs	r3, r3, #24
 8007b7c:	f003 030f 	and.w	r3, r3, #15
 8007b80:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	019a      	lsls	r2, r3, #6
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	061b      	lsls	r3, r3, #24
 8007b8c:	431a      	orrs	r2, r3
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	699b      	ldr	r3, [r3, #24]
 8007b92:	071b      	lsls	r3, r3, #28
 8007b94:	4927      	ldr	r1, [pc, #156]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b96:	4313      	orrs	r3, r2
 8007b98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007b9c:	4b25      	ldr	r3, [pc, #148]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ba2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007baa:	4922      	ldr	r1, [pc, #136]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007bac:	4313      	orrs	r3, r2
 8007bae:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007bb2:	4b21      	ldr	r3, [pc, #132]	@ (8007c38 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007bb8:	f7fc fe2a 	bl	8004810 <HAL_GetTick>
 8007bbc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007bbe:	e008      	b.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007bc0:	f7fc fe26 	bl	8004810 <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	d901      	bls.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e0a4      	b.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007bd2:	4b18      	ldr	r3, [pc, #96]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007bda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bde:	d1ef      	bne.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f003 0320 	and.w	r3, r3, #32
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 808b 	beq.w	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007bee:	2300      	movs	r3, #0
 8007bf0:	60fb      	str	r3, [r7, #12]
 8007bf2:	4b10      	ldr	r3, [pc, #64]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf6:	4a0f      	ldr	r2, [pc, #60]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8007bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c06:	60fb      	str	r3, [r7, #12]
 8007c08:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c3c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a0b      	ldr	r2, [pc, #44]	@ (8007c3c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c14:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007c16:	f7fc fdfb 	bl	8004810 <HAL_GetTick>
 8007c1a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007c1c:	e010      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c1e:	f7fc fdf7 	bl	8004810 <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d909      	bls.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e075      	b.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007c30:	42470068 	.word	0x42470068
 8007c34:	40023800 	.word	0x40023800
 8007c38:	42470070 	.word	0x42470070
 8007c3c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007c40:	4b38      	ldr	r3, [pc, #224]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d0e8      	beq.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007c4c:	4b36      	ldr	r3, [pc, #216]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c54:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d02f      	beq.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0x308>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c64:	693a      	ldr	r2, [r7, #16]
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d028      	beq.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c72:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c74:	4b2d      	ldr	r3, [pc, #180]	@ (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007c76:	2201      	movs	r2, #1
 8007c78:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c7a:	4b2c      	ldr	r3, [pc, #176]	@ (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007c80:	4a29      	ldr	r2, [pc, #164]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007c86:	4b28      	ldr	r3, [pc, #160]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c8a:	f003 0301 	and.w	r3, r3, #1
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d114      	bne.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007c92:	f7fc fdbd 	bl	8004810 <HAL_GetTick>
 8007c96:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c98:	e00a      	b.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c9a:	f7fc fdb9 	bl	8004810 <HAL_GetTick>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	1ad3      	subs	r3, r2, r3
 8007ca4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d901      	bls.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	e035      	b.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cb4:	f003 0302 	and.w	r3, r3, #2
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d0ee      	beq.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cc8:	d10d      	bne.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007cca:	4b17      	ldr	r3, [pc, #92]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007cda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cde:	4912      	ldr	r1, [pc, #72]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	608b      	str	r3, [r1, #8]
 8007ce4:	e005      	b.n	8007cf2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007ce6:	4b10      	ldr	r3, [pc, #64]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	4a0f      	ldr	r2, [pc, #60]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cec:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007cf0:	6093      	str	r3, [r2, #8]
 8007cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cf4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cfe:	490a      	ldr	r1, [pc, #40]	@ (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007d00:	4313      	orrs	r3, r2
 8007d02:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f003 0310 	and.w	r3, r3, #16
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d004      	beq.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8007d16:	4b06      	ldr	r3, [pc, #24]	@ (8007d30 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007d18:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007d1a:	2300      	movs	r3, #0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3718      	adds	r7, #24
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}
 8007d24:	40007000 	.word	0x40007000
 8007d28:	40023800 	.word	0x40023800
 8007d2c:	42470e40 	.word	0x42470e40
 8007d30:	424711e0 	.word	0x424711e0

08007d34 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d101      	bne.n	8007d48 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e025      	b.n	8007d94 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d106      	bne.n	8007d62 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7fc fb7f 	bl	8004460 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2202      	movs	r2, #2
 8007d66:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	3304      	adds	r3, #4
 8007d72:	4619      	mov	r1, r3
 8007d74:	4610      	mov	r0, r2
 8007d76:	f001 fbdb 	bl	8009530 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6818      	ldr	r0, [r3, #0]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	461a      	mov	r2, r3
 8007d84:	6839      	ldr	r1, [r7, #0]
 8007d86:	f001 fc30 	bl	80095ea <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3708      	adds	r7, #8
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b086      	sub	sp, #24
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007dae:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8007db0:	7dfb      	ldrb	r3, [r7, #23]
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	d101      	bne.n	8007dba <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8007db6:	2302      	movs	r3, #2
 8007db8:	e021      	b.n	8007dfe <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8007dba:	7dfb      	ldrb	r3, [r7, #23]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d002      	beq.n	8007dc6 <HAL_SDRAM_SendCommand+0x2a>
 8007dc0:	7dfb      	ldrb	r3, [r7, #23]
 8007dc2:	2b05      	cmp	r3, #5
 8007dc4:	d118      	bne.n	8007df8 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2202      	movs	r2, #2
 8007dca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	68b9      	ldr	r1, [r7, #8]
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f001 fc70 	bl	80096bc <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2b02      	cmp	r3, #2
 8007de2:	d104      	bne.n	8007dee <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2205      	movs	r2, #5
 8007de8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007dec:	e006      	b.n	8007dfc <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007df6:	e001      	b.n	8007dfc <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e000      	b.n	8007dfe <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3718      	adds	r7, #24
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}

08007e06 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007e06:	b580      	push	{r7, lr}
 8007e08:	b082      	sub	sp, #8
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	6078      	str	r0, [r7, #4]
 8007e0e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	2b02      	cmp	r3, #2
 8007e1a:	d101      	bne.n	8007e20 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8007e1c:	2302      	movs	r3, #2
 8007e1e:	e016      	b.n	8007e4e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007e26:	b2db      	uxtb	r3, r3
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d10f      	bne.n	8007e4c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2202      	movs	r2, #2
 8007e30:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	6839      	ldr	r1, [r7, #0]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f001 fc7b 	bl	8009736 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	e000      	b.n	8007e4e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8007e4c:	2301      	movs	r3, #1
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3708      	adds	r7, #8
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}

08007e56 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e56:	b580      	push	{r7, lr}
 8007e58:	b082      	sub	sp, #8
 8007e5a:	af00      	add	r7, sp, #0
 8007e5c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d101      	bne.n	8007e68 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e64:	2301      	movs	r3, #1
 8007e66:	e07b      	b.n	8007f60 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d108      	bne.n	8007e82 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e78:	d009      	beq.n	8007e8e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	61da      	str	r2, [r3, #28]
 8007e80:	e005      	b.n	8007e8e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d106      	bne.n	8007eae <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f7fc f999 	bl	80041e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ec4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007ed6:	431a      	orrs	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ee0:	431a      	orrs	r2, r3
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	f003 0302 	and.w	r3, r3, #2
 8007eea:	431a      	orrs	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	695b      	ldr	r3, [r3, #20]
 8007ef0:	f003 0301 	and.w	r3, r3, #1
 8007ef4:	431a      	orrs	r2, r3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007efe:	431a      	orrs	r2, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	69db      	ldr	r3, [r3, #28]
 8007f04:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f08:	431a      	orrs	r2, r3
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6a1b      	ldr	r3, [r3, #32]
 8007f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f12:	ea42 0103 	orr.w	r1, r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f1a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	430a      	orrs	r2, r1
 8007f24:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	699b      	ldr	r3, [r3, #24]
 8007f2a:	0c1b      	lsrs	r3, r3, #16
 8007f2c:	f003 0104 	and.w	r1, r3, #4
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f34:	f003 0210 	and.w	r2, r3, #16
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	430a      	orrs	r2, r1
 8007f3e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	69da      	ldr	r2, [r3, #28]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f4e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2201      	movs	r2, #1
 8007f5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3708      	adds	r7, #8
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d101      	bne.n	8007f7a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e01a      	b.n	8007fb0 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2202      	movs	r2, #2
 8007f7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f90:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f7fc f96c 	bl	8004270 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007fae:	2300      	movs	r3, #0
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3708      	adds	r7, #8
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b088      	sub	sp, #32
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	603b      	str	r3, [r7, #0]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007fc8:	f7fc fc22 	bl	8004810 <HAL_GetTick>
 8007fcc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007fce:	88fb      	ldrh	r3, [r7, #6]
 8007fd0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d001      	beq.n	8007fe2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007fde:	2302      	movs	r3, #2
 8007fe0:	e12a      	b.n	8008238 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d002      	beq.n	8007fee <HAL_SPI_Transmit+0x36>
 8007fe8:	88fb      	ldrh	r3, [r7, #6]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d101      	bne.n	8007ff2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e122      	b.n	8008238 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d101      	bne.n	8008000 <HAL_SPI_Transmit+0x48>
 8007ffc:	2302      	movs	r3, #2
 8007ffe:	e11b      	b.n	8008238 <HAL_SPI_Transmit+0x280>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2203      	movs	r2, #3
 800800c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2200      	movs	r2, #0
 8008014:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	68ba      	ldr	r2, [r7, #8]
 800801a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	88fa      	ldrh	r2, [r7, #6]
 8008020:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	88fa      	ldrh	r2, [r7, #6]
 8008026:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2200      	movs	r2, #0
 8008032:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2200      	movs	r2, #0
 8008038:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2200      	movs	r2, #0
 8008044:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800804e:	d10f      	bne.n	8008070 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800805e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	681a      	ldr	r2, [r3, #0]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800806e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800807a:	2b40      	cmp	r3, #64	@ 0x40
 800807c:	d007      	beq.n	800808e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800808c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008096:	d152      	bne.n	800813e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d002      	beq.n	80080a6 <HAL_SPI_Transmit+0xee>
 80080a0:	8b7b      	ldrh	r3, [r7, #26]
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d145      	bne.n	8008132 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080aa:	881a      	ldrh	r2, [r3, #0]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b6:	1c9a      	adds	r2, r3, #2
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	3b01      	subs	r3, #1
 80080c4:	b29a      	uxth	r2, r3
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80080ca:	e032      	b.n	8008132 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f003 0302 	and.w	r3, r3, #2
 80080d6:	2b02      	cmp	r3, #2
 80080d8:	d112      	bne.n	8008100 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080de:	881a      	ldrh	r2, [r3, #0]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080ea:	1c9a      	adds	r2, r3, #2
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	3b01      	subs	r3, #1
 80080f8:	b29a      	uxth	r2, r3
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80080fe:	e018      	b.n	8008132 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008100:	f7fc fb86 	bl	8004810 <HAL_GetTick>
 8008104:	4602      	mov	r2, r0
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	1ad3      	subs	r3, r2, r3
 800810a:	683a      	ldr	r2, [r7, #0]
 800810c:	429a      	cmp	r2, r3
 800810e:	d803      	bhi.n	8008118 <HAL_SPI_Transmit+0x160>
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008116:	d102      	bne.n	800811e <HAL_SPI_Transmit+0x166>
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d109      	bne.n	8008132 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800812e:	2303      	movs	r3, #3
 8008130:	e082      	b.n	8008238 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008136:	b29b      	uxth	r3, r3
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1c7      	bne.n	80080cc <HAL_SPI_Transmit+0x114>
 800813c:	e053      	b.n	80081e6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d002      	beq.n	800814c <HAL_SPI_Transmit+0x194>
 8008146:	8b7b      	ldrh	r3, [r7, #26]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d147      	bne.n	80081dc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	330c      	adds	r3, #12
 8008156:	7812      	ldrb	r2, [r2, #0]
 8008158:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800815e:	1c5a      	adds	r2, r3, #1
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008168:	b29b      	uxth	r3, r3
 800816a:	3b01      	subs	r3, #1
 800816c:	b29a      	uxth	r2, r3
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008172:	e033      	b.n	80081dc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	f003 0302 	and.w	r3, r3, #2
 800817e:	2b02      	cmp	r3, #2
 8008180:	d113      	bne.n	80081aa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	330c      	adds	r3, #12
 800818c:	7812      	ldrb	r2, [r2, #0]
 800818e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008194:	1c5a      	adds	r2, r3, #1
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800819e:	b29b      	uxth	r3, r3
 80081a0:	3b01      	subs	r3, #1
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80081a8:	e018      	b.n	80081dc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081aa:	f7fc fb31 	bl	8004810 <HAL_GetTick>
 80081ae:	4602      	mov	r2, r0
 80081b0:	69fb      	ldr	r3, [r7, #28]
 80081b2:	1ad3      	subs	r3, r2, r3
 80081b4:	683a      	ldr	r2, [r7, #0]
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d803      	bhi.n	80081c2 <HAL_SPI_Transmit+0x20a>
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c0:	d102      	bne.n	80081c8 <HAL_SPI_Transmit+0x210>
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d109      	bne.n	80081dc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2200      	movs	r2, #0
 80081d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80081d8:	2303      	movs	r3, #3
 80081da:	e02d      	b.n	8008238 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d1c6      	bne.n	8008174 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80081e6:	69fa      	ldr	r2, [r7, #28]
 80081e8:	6839      	ldr	r1, [r7, #0]
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f000 fbe6 	bl	80089bc <SPI_EndRxTxTransaction>
 80081f0:	4603      	mov	r3, r0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d002      	beq.n	80081fc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2220      	movs	r2, #32
 80081fa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d10a      	bne.n	800821a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008204:	2300      	movs	r3, #0
 8008206:	617b      	str	r3, [r7, #20]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	617b      	str	r3, [r7, #20]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	617b      	str	r3, [r7, #20]
 8008218:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800822e:	2b00      	cmp	r3, #0
 8008230:	d001      	beq.n	8008236 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008232:	2301      	movs	r3, #1
 8008234:	e000      	b.n	8008238 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008236:	2300      	movs	r3, #0
  }
}
 8008238:	4618      	mov	r0, r3
 800823a:	3720      	adds	r7, #32
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}

08008240 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b088      	sub	sp, #32
 8008244:	af02      	add	r7, sp, #8
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	603b      	str	r3, [r7, #0]
 800824c:	4613      	mov	r3, r2
 800824e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008256:	b2db      	uxtb	r3, r3
 8008258:	2b01      	cmp	r3, #1
 800825a:	d001      	beq.n	8008260 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800825c:	2302      	movs	r3, #2
 800825e:	e104      	b.n	800846a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008268:	d112      	bne.n	8008290 <HAL_SPI_Receive+0x50>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d10e      	bne.n	8008290 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2204      	movs	r2, #4
 8008276:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800827a:	88fa      	ldrh	r2, [r7, #6]
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	9300      	str	r3, [sp, #0]
 8008280:	4613      	mov	r3, r2
 8008282:	68ba      	ldr	r2, [r7, #8]
 8008284:	68b9      	ldr	r1, [r7, #8]
 8008286:	68f8      	ldr	r0, [r7, #12]
 8008288:	f000 f8f3 	bl	8008472 <HAL_SPI_TransmitReceive>
 800828c:	4603      	mov	r3, r0
 800828e:	e0ec      	b.n	800846a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008290:	f7fc fabe 	bl	8004810 <HAL_GetTick>
 8008294:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d002      	beq.n	80082a2 <HAL_SPI_Receive+0x62>
 800829c:	88fb      	ldrh	r3, [r7, #6]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d101      	bne.n	80082a6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e0e1      	b.n	800846a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d101      	bne.n	80082b4 <HAL_SPI_Receive+0x74>
 80082b0:	2302      	movs	r3, #2
 80082b2:	e0da      	b.n	800846a <HAL_SPI_Receive+0x22a>
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2204      	movs	r2, #4
 80082c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2200      	movs	r2, #0
 80082c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	68ba      	ldr	r2, [r7, #8]
 80082ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	88fa      	ldrh	r2, [r7, #6]
 80082d4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	88fa      	ldrh	r2, [r7, #6]
 80082da:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2200      	movs	r2, #0
 80082e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2200      	movs	r2, #0
 80082e6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2200      	movs	r2, #0
 80082ec:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2200      	movs	r2, #0
 80082f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2200      	movs	r2, #0
 80082f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008302:	d10f      	bne.n	8008324 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681a      	ldr	r2, [r3, #0]
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008312:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008322:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800832e:	2b40      	cmp	r3, #64	@ 0x40
 8008330:	d007      	beq.n	8008342 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008340:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d170      	bne.n	800842c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800834a:	e035      	b.n	80083b8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	f003 0301 	and.w	r3, r3, #1
 8008356:	2b01      	cmp	r3, #1
 8008358:	d115      	bne.n	8008386 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f103 020c 	add.w	r2, r3, #12
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008366:	7812      	ldrb	r2, [r2, #0]
 8008368:	b2d2      	uxtb	r2, r2
 800836a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008370:	1c5a      	adds	r2, r3, #1
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800837a:	b29b      	uxth	r3, r3
 800837c:	3b01      	subs	r3, #1
 800837e:	b29a      	uxth	r2, r3
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008384:	e018      	b.n	80083b8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008386:	f7fc fa43 	bl	8004810 <HAL_GetTick>
 800838a:	4602      	mov	r2, r0
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	1ad3      	subs	r3, r2, r3
 8008390:	683a      	ldr	r2, [r7, #0]
 8008392:	429a      	cmp	r2, r3
 8008394:	d803      	bhi.n	800839e <HAL_SPI_Receive+0x15e>
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800839c:	d102      	bne.n	80083a4 <HAL_SPI_Receive+0x164>
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d109      	bne.n	80083b8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80083b4:	2303      	movs	r3, #3
 80083b6:	e058      	b.n	800846a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083bc:	b29b      	uxth	r3, r3
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1c4      	bne.n	800834c <HAL_SPI_Receive+0x10c>
 80083c2:	e038      	b.n	8008436 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	f003 0301 	and.w	r3, r3, #1
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d113      	bne.n	80083fa <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	68da      	ldr	r2, [r3, #12]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083dc:	b292      	uxth	r2, r2
 80083de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083e4:	1c9a      	adds	r2, r3, #2
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	3b01      	subs	r3, #1
 80083f2:	b29a      	uxth	r2, r3
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80083f8:	e018      	b.n	800842c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083fa:	f7fc fa09 	bl	8004810 <HAL_GetTick>
 80083fe:	4602      	mov	r2, r0
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	1ad3      	subs	r3, r2, r3
 8008404:	683a      	ldr	r2, [r7, #0]
 8008406:	429a      	cmp	r2, r3
 8008408:	d803      	bhi.n	8008412 <HAL_SPI_Receive+0x1d2>
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008410:	d102      	bne.n	8008418 <HAL_SPI_Receive+0x1d8>
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d109      	bne.n	800842c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2201      	movs	r2, #1
 800841c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2200      	movs	r2, #0
 8008424:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008428:	2303      	movs	r3, #3
 800842a:	e01e      	b.n	800846a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008430:	b29b      	uxth	r3, r3
 8008432:	2b00      	cmp	r3, #0
 8008434:	d1c6      	bne.n	80083c4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008436:	697a      	ldr	r2, [r7, #20]
 8008438:	6839      	ldr	r1, [r7, #0]
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f000 fa58 	bl	80088f0 <SPI_EndRxTransaction>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d002      	beq.n	800844c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2220      	movs	r2, #32
 800844a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2200      	movs	r2, #0
 8008458:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008460:	2b00      	cmp	r3, #0
 8008462:	d001      	beq.n	8008468 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e000      	b.n	800846a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8008468:	2300      	movs	r3, #0
  }
}
 800846a:	4618      	mov	r0, r3
 800846c:	3718      	adds	r7, #24
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008472:	b580      	push	{r7, lr}
 8008474:	b08a      	sub	sp, #40	@ 0x28
 8008476:	af00      	add	r7, sp, #0
 8008478:	60f8      	str	r0, [r7, #12]
 800847a:	60b9      	str	r1, [r7, #8]
 800847c:	607a      	str	r2, [r7, #4]
 800847e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008480:	2301      	movs	r3, #1
 8008482:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008484:	f7fc f9c4 	bl	8004810 <HAL_GetTick>
 8008488:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008490:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008498:	887b      	ldrh	r3, [r7, #2]
 800849a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800849c:	7ffb      	ldrb	r3, [r7, #31]
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d00c      	beq.n	80084bc <HAL_SPI_TransmitReceive+0x4a>
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084a8:	d106      	bne.n	80084b8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d102      	bne.n	80084b8 <HAL_SPI_TransmitReceive+0x46>
 80084b2:	7ffb      	ldrb	r3, [r7, #31]
 80084b4:	2b04      	cmp	r3, #4
 80084b6:	d001      	beq.n	80084bc <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80084b8:	2302      	movs	r3, #2
 80084ba:	e17f      	b.n	80087bc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d005      	beq.n	80084ce <HAL_SPI_TransmitReceive+0x5c>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <HAL_SPI_TransmitReceive+0x5c>
 80084c8:	887b      	ldrh	r3, [r7, #2]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d101      	bne.n	80084d2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e174      	b.n	80087bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d101      	bne.n	80084e0 <HAL_SPI_TransmitReceive+0x6e>
 80084dc:	2302      	movs	r3, #2
 80084de:	e16d      	b.n	80087bc <HAL_SPI_TransmitReceive+0x34a>
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	2b04      	cmp	r3, #4
 80084f2:	d003      	beq.n	80084fc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2205      	movs	r2, #5
 80084f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2200      	movs	r2, #0
 8008500:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	887a      	ldrh	r2, [r7, #2]
 800850c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	887a      	ldrh	r2, [r7, #2]
 8008512:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	68ba      	ldr	r2, [r7, #8]
 8008518:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	887a      	ldrh	r2, [r7, #2]
 800851e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	887a      	ldrh	r2, [r7, #2]
 8008524:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2200      	movs	r2, #0
 8008530:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800853c:	2b40      	cmp	r3, #64	@ 0x40
 800853e:	d007      	beq.n	8008550 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800854e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008558:	d17e      	bne.n	8008658 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d002      	beq.n	8008568 <HAL_SPI_TransmitReceive+0xf6>
 8008562:	8afb      	ldrh	r3, [r7, #22]
 8008564:	2b01      	cmp	r3, #1
 8008566:	d16c      	bne.n	8008642 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800856c:	881a      	ldrh	r2, [r3, #0]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008578:	1c9a      	adds	r2, r3, #2
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008582:	b29b      	uxth	r3, r3
 8008584:	3b01      	subs	r3, #1
 8008586:	b29a      	uxth	r2, r3
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800858c:	e059      	b.n	8008642 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	f003 0302 	and.w	r3, r3, #2
 8008598:	2b02      	cmp	r3, #2
 800859a:	d11b      	bne.n	80085d4 <HAL_SPI_TransmitReceive+0x162>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d016      	beq.n	80085d4 <HAL_SPI_TransmitReceive+0x162>
 80085a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d113      	bne.n	80085d4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085b0:	881a      	ldrh	r2, [r3, #0]
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085bc:	1c9a      	adds	r2, r3, #2
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	3b01      	subs	r3, #1
 80085ca:	b29a      	uxth	r2, r3
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80085d0:	2300      	movs	r3, #0
 80085d2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	f003 0301 	and.w	r3, r3, #1
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d119      	bne.n	8008616 <HAL_SPI_TransmitReceive+0x1a4>
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d014      	beq.n	8008616 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	68da      	ldr	r2, [r3, #12]
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f6:	b292      	uxth	r2, r2
 80085f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085fe:	1c9a      	adds	r2, r3, #2
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008608:	b29b      	uxth	r3, r3
 800860a:	3b01      	subs	r3, #1
 800860c:	b29a      	uxth	r2, r3
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008612:	2301      	movs	r3, #1
 8008614:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008616:	f7fc f8fb 	bl	8004810 <HAL_GetTick>
 800861a:	4602      	mov	r2, r0
 800861c:	6a3b      	ldr	r3, [r7, #32]
 800861e:	1ad3      	subs	r3, r2, r3
 8008620:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008622:	429a      	cmp	r2, r3
 8008624:	d80d      	bhi.n	8008642 <HAL_SPI_TransmitReceive+0x1d0>
 8008626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800862c:	d009      	beq.n	8008642 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2201      	movs	r2, #1
 8008632:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800863e:	2303      	movs	r3, #3
 8008640:	e0bc      	b.n	80087bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008646:	b29b      	uxth	r3, r3
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1a0      	bne.n	800858e <HAL_SPI_TransmitReceive+0x11c>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008650:	b29b      	uxth	r3, r3
 8008652:	2b00      	cmp	r3, #0
 8008654:	d19b      	bne.n	800858e <HAL_SPI_TransmitReceive+0x11c>
 8008656:	e082      	b.n	800875e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d002      	beq.n	8008666 <HAL_SPI_TransmitReceive+0x1f4>
 8008660:	8afb      	ldrh	r3, [r7, #22]
 8008662:	2b01      	cmp	r3, #1
 8008664:	d171      	bne.n	800874a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	330c      	adds	r3, #12
 8008670:	7812      	ldrb	r2, [r2, #0]
 8008672:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008678:	1c5a      	adds	r2, r3, #1
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008682:	b29b      	uxth	r3, r3
 8008684:	3b01      	subs	r3, #1
 8008686:	b29a      	uxth	r2, r3
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800868c:	e05d      	b.n	800874a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	f003 0302 	and.w	r3, r3, #2
 8008698:	2b02      	cmp	r3, #2
 800869a:	d11c      	bne.n	80086d6 <HAL_SPI_TransmitReceive+0x264>
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d017      	beq.n	80086d6 <HAL_SPI_TransmitReceive+0x264>
 80086a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d114      	bne.n	80086d6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	330c      	adds	r3, #12
 80086b6:	7812      	ldrb	r2, [r2, #0]
 80086b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086be:	1c5a      	adds	r2, r3, #1
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	3b01      	subs	r3, #1
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80086d2:	2300      	movs	r3, #0
 80086d4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	f003 0301 	and.w	r3, r3, #1
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d119      	bne.n	8008718 <HAL_SPI_TransmitReceive+0x2a6>
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d014      	beq.n	8008718 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68da      	ldr	r2, [r3, #12]
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086f8:	b2d2      	uxtb	r2, r2
 80086fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008700:	1c5a      	adds	r2, r3, #1
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800870a:	b29b      	uxth	r3, r3
 800870c:	3b01      	subs	r3, #1
 800870e:	b29a      	uxth	r2, r3
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008714:	2301      	movs	r3, #1
 8008716:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008718:	f7fc f87a 	bl	8004810 <HAL_GetTick>
 800871c:	4602      	mov	r2, r0
 800871e:	6a3b      	ldr	r3, [r7, #32]
 8008720:	1ad3      	subs	r3, r2, r3
 8008722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008724:	429a      	cmp	r2, r3
 8008726:	d803      	bhi.n	8008730 <HAL_SPI_TransmitReceive+0x2be>
 8008728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800872e:	d102      	bne.n	8008736 <HAL_SPI_TransmitReceive+0x2c4>
 8008730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008732:	2b00      	cmp	r3, #0
 8008734:	d109      	bne.n	800874a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2201      	movs	r2, #1
 800873a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2200      	movs	r2, #0
 8008742:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008746:	2303      	movs	r3, #3
 8008748:	e038      	b.n	80087bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800874e:	b29b      	uxth	r3, r3
 8008750:	2b00      	cmp	r3, #0
 8008752:	d19c      	bne.n	800868e <HAL_SPI_TransmitReceive+0x21c>
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008758:	b29b      	uxth	r3, r3
 800875a:	2b00      	cmp	r3, #0
 800875c:	d197      	bne.n	800868e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800875e:	6a3a      	ldr	r2, [r7, #32]
 8008760:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 f92a 	bl	80089bc <SPI_EndRxTxTransaction>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d008      	beq.n	8008780 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2220      	movs	r2, #32
 8008772:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2200      	movs	r2, #0
 8008778:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800877c:	2301      	movs	r3, #1
 800877e:	e01d      	b.n	80087bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	689b      	ldr	r3, [r3, #8]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d10a      	bne.n	800879e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008788:	2300      	movs	r3, #0
 800878a:	613b      	str	r3, [r7, #16]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	68db      	ldr	r3, [r3, #12]
 8008792:	613b      	str	r3, [r7, #16]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	613b      	str	r3, [r7, #16]
 800879c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2201      	movs	r2, #1
 80087a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d001      	beq.n	80087ba <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e000      	b.n	80087bc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80087ba:	2300      	movs	r3, #0
  }
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3728      	adds	r7, #40	@ 0x28
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b083      	sub	sp, #12
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80087d2:	b2db      	uxtb	r3, r3
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	370c      	adds	r7, #12
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b088      	sub	sp, #32
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	60f8      	str	r0, [r7, #12]
 80087e8:	60b9      	str	r1, [r7, #8]
 80087ea:	603b      	str	r3, [r7, #0]
 80087ec:	4613      	mov	r3, r2
 80087ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80087f0:	f7fc f80e 	bl	8004810 <HAL_GetTick>
 80087f4:	4602      	mov	r2, r0
 80087f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f8:	1a9b      	subs	r3, r3, r2
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	4413      	add	r3, r2
 80087fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008800:	f7fc f806 	bl	8004810 <HAL_GetTick>
 8008804:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008806:	4b39      	ldr	r3, [pc, #228]	@ (80088ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	015b      	lsls	r3, r3, #5
 800880c:	0d1b      	lsrs	r3, r3, #20
 800880e:	69fa      	ldr	r2, [r7, #28]
 8008810:	fb02 f303 	mul.w	r3, r2, r3
 8008814:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008816:	e054      	b.n	80088c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800881e:	d050      	beq.n	80088c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008820:	f7fb fff6 	bl	8004810 <HAL_GetTick>
 8008824:	4602      	mov	r2, r0
 8008826:	69bb      	ldr	r3, [r7, #24]
 8008828:	1ad3      	subs	r3, r2, r3
 800882a:	69fa      	ldr	r2, [r7, #28]
 800882c:	429a      	cmp	r2, r3
 800882e:	d902      	bls.n	8008836 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d13d      	bne.n	80088b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	685a      	ldr	r2, [r3, #4]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008844:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800884e:	d111      	bne.n	8008874 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008858:	d004      	beq.n	8008864 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008862:	d107      	bne.n	8008874 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	681a      	ldr	r2, [r3, #0]
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008872:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008878:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800887c:	d10f      	bne.n	800889e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	681a      	ldr	r2, [r3, #0]
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800888c:	601a      	str	r2, [r3, #0]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800889c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2201      	movs	r2, #1
 80088a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2200      	movs	r2, #0
 80088aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80088ae:	2303      	movs	r3, #3
 80088b0:	e017      	b.n	80088e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d101      	bne.n	80088bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80088b8:	2300      	movs	r3, #0
 80088ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	3b01      	subs	r3, #1
 80088c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	689a      	ldr	r2, [r3, #8]
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	4013      	ands	r3, r2
 80088cc:	68ba      	ldr	r2, [r7, #8]
 80088ce:	429a      	cmp	r2, r3
 80088d0:	bf0c      	ite	eq
 80088d2:	2301      	moveq	r3, #1
 80088d4:	2300      	movne	r3, #0
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	461a      	mov	r2, r3
 80088da:	79fb      	ldrb	r3, [r7, #7]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d19b      	bne.n	8008818 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3720      	adds	r7, #32
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	20000084 	.word	0x20000084

080088f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b086      	sub	sp, #24
 80088f4:	af02      	add	r7, sp, #8
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008904:	d111      	bne.n	800892a <SPI_EndRxTransaction+0x3a>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800890e:	d004      	beq.n	800891a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008918:	d107      	bne.n	800892a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008928:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008932:	d12a      	bne.n	800898a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800893c:	d012      	beq.n	8008964 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	9300      	str	r3, [sp, #0]
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	2200      	movs	r2, #0
 8008946:	2180      	movs	r1, #128	@ 0x80
 8008948:	68f8      	ldr	r0, [r7, #12]
 800894a:	f7ff ff49 	bl	80087e0 <SPI_WaitFlagStateUntilTimeout>
 800894e:	4603      	mov	r3, r0
 8008950:	2b00      	cmp	r3, #0
 8008952:	d02d      	beq.n	80089b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008958:	f043 0220 	orr.w	r2, r3, #32
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008960:	2303      	movs	r3, #3
 8008962:	e026      	b.n	80089b2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	9300      	str	r3, [sp, #0]
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	2200      	movs	r2, #0
 800896c:	2101      	movs	r1, #1
 800896e:	68f8      	ldr	r0, [r7, #12]
 8008970:	f7ff ff36 	bl	80087e0 <SPI_WaitFlagStateUntilTimeout>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d01a      	beq.n	80089b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800897e:	f043 0220 	orr.w	r2, r3, #32
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008986:	2303      	movs	r3, #3
 8008988:	e013      	b.n	80089b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	2200      	movs	r2, #0
 8008992:	2101      	movs	r1, #1
 8008994:	68f8      	ldr	r0, [r7, #12]
 8008996:	f7ff ff23 	bl	80087e0 <SPI_WaitFlagStateUntilTimeout>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d007      	beq.n	80089b0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089a4:	f043 0220 	orr.w	r2, r3, #32
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80089ac:	2303      	movs	r3, #3
 80089ae:	e000      	b.n	80089b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80089b0:	2300      	movs	r3, #0
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
	...

080089bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b088      	sub	sp, #32
 80089c0:	af02      	add	r7, sp, #8
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	9300      	str	r3, [sp, #0]
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	2201      	movs	r2, #1
 80089d0:	2102      	movs	r1, #2
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f7ff ff04 	bl	80087e0 <SPI_WaitFlagStateUntilTimeout>
 80089d8:	4603      	mov	r3, r0
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d007      	beq.n	80089ee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089e2:	f043 0220 	orr.w	r2, r3, #32
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80089ea:	2303      	movs	r3, #3
 80089ec:	e032      	b.n	8008a54 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80089ee:	4b1b      	ldr	r3, [pc, #108]	@ (8008a5c <SPI_EndRxTxTransaction+0xa0>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a1b      	ldr	r2, [pc, #108]	@ (8008a60 <SPI_EndRxTxTransaction+0xa4>)
 80089f4:	fba2 2303 	umull	r2, r3, r2, r3
 80089f8:	0d5b      	lsrs	r3, r3, #21
 80089fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80089fe:	fb02 f303 	mul.w	r3, r2, r3
 8008a02:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a0c:	d112      	bne.n	8008a34 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	9300      	str	r3, [sp, #0]
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	2200      	movs	r2, #0
 8008a16:	2180      	movs	r1, #128	@ 0x80
 8008a18:	68f8      	ldr	r0, [r7, #12]
 8008a1a:	f7ff fee1 	bl	80087e0 <SPI_WaitFlagStateUntilTimeout>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d016      	beq.n	8008a52 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a28:	f043 0220 	orr.w	r2, r3, #32
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008a30:	2303      	movs	r3, #3
 8008a32:	e00f      	b.n	8008a54 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d00a      	beq.n	8008a50 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	3b01      	subs	r3, #1
 8008a3e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a4a:	2b80      	cmp	r3, #128	@ 0x80
 8008a4c:	d0f2      	beq.n	8008a34 <SPI_EndRxTxTransaction+0x78>
 8008a4e:	e000      	b.n	8008a52 <SPI_EndRxTxTransaction+0x96>
        break;
 8008a50:	bf00      	nop
  }

  return HAL_OK;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3718      	adds	r7, #24
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}
 8008a5c:	20000084 	.word	0x20000084
 8008a60:	165e9f81 	.word	0x165e9f81

08008a64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d101      	bne.n	8008a76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	e041      	b.n	8008afa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d106      	bne.n	8008a90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2200      	movs	r2, #0
 8008a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 f839 	bl	8008b02 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2202      	movs	r2, #2
 8008a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	3304      	adds	r3, #4
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	4610      	mov	r0, r2
 8008aa4:	f000 f9c0 	bl	8008e28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3708      	adds	r7, #8
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008b02:	b480      	push	{r7}
 8008b04:	b083      	sub	sp, #12
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008b0a:	bf00      	nop
 8008b0c:	370c      	adds	r7, #12
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b14:	4770      	bx	lr
	...

08008b18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b085      	sub	sp, #20
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d001      	beq.n	8008b30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	e04e      	b.n	8008bce <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2202      	movs	r2, #2
 8008b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	68da      	ldr	r2, [r3, #12]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f042 0201 	orr.w	r2, r2, #1
 8008b46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a23      	ldr	r2, [pc, #140]	@ (8008bdc <HAL_TIM_Base_Start_IT+0xc4>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d022      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x80>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b5a:	d01d      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x80>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a1f      	ldr	r2, [pc, #124]	@ (8008be0 <HAL_TIM_Base_Start_IT+0xc8>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d018      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x80>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8008be4 <HAL_TIM_Base_Start_IT+0xcc>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d013      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x80>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a1c      	ldr	r2, [pc, #112]	@ (8008be8 <HAL_TIM_Base_Start_IT+0xd0>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d00e      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x80>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8008bec <HAL_TIM_Base_Start_IT+0xd4>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d009      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x80>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a19      	ldr	r2, [pc, #100]	@ (8008bf0 <HAL_TIM_Base_Start_IT+0xd8>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d004      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x80>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a18      	ldr	r2, [pc, #96]	@ (8008bf4 <HAL_TIM_Base_Start_IT+0xdc>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d111      	bne.n	8008bbc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	f003 0307 	and.w	r3, r3, #7
 8008ba2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2b06      	cmp	r3, #6
 8008ba8:	d010      	beq.n	8008bcc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f042 0201 	orr.w	r2, r2, #1
 8008bb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bba:	e007      	b.n	8008bcc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	681a      	ldr	r2, [r3, #0]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f042 0201 	orr.w	r2, r2, #1
 8008bca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bcc:	2300      	movs	r3, #0
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3714      	adds	r7, #20
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop
 8008bdc:	40010000 	.word	0x40010000
 8008be0:	40000400 	.word	0x40000400
 8008be4:	40000800 	.word	0x40000800
 8008be8:	40000c00 	.word	0x40000c00
 8008bec:	40010400 	.word	0x40010400
 8008bf0:	40014000 	.word	0x40014000
 8008bf4:	40001800 	.word	0x40001800

08008bf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	691b      	ldr	r3, [r3, #16]
 8008c0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	f003 0302 	and.w	r3, r3, #2
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d020      	beq.n	8008c5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f003 0302 	and.w	r3, r3, #2
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d01b      	beq.n	8008c5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f06f 0202 	mvn.w	r2, #2
 8008c2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2201      	movs	r2, #1
 8008c32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	699b      	ldr	r3, [r3, #24]
 8008c3a:	f003 0303 	and.w	r3, r3, #3
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d003      	beq.n	8008c4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 f8d2 	bl	8008dec <HAL_TIM_IC_CaptureCallback>
 8008c48:	e005      	b.n	8008c56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f8c4 	bl	8008dd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f000 f8d5 	bl	8008e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	f003 0304 	and.w	r3, r3, #4
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d020      	beq.n	8008ca8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f003 0304 	and.w	r3, r3, #4
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d01b      	beq.n	8008ca8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f06f 0204 	mvn.w	r2, #4
 8008c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2202      	movs	r2, #2
 8008c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	699b      	ldr	r3, [r3, #24]
 8008c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d003      	beq.n	8008c96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f8ac 	bl	8008dec <HAL_TIM_IC_CaptureCallback>
 8008c94:	e005      	b.n	8008ca2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 f89e 	bl	8008dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 f8af 	bl	8008e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	f003 0308 	and.w	r3, r3, #8
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d020      	beq.n	8008cf4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f003 0308 	and.w	r3, r3, #8
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d01b      	beq.n	8008cf4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f06f 0208 	mvn.w	r2, #8
 8008cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2204      	movs	r2, #4
 8008cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	69db      	ldr	r3, [r3, #28]
 8008cd2:	f003 0303 	and.w	r3, r3, #3
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d003      	beq.n	8008ce2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 f886 	bl	8008dec <HAL_TIM_IC_CaptureCallback>
 8008ce0:	e005      	b.n	8008cee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 f878 	bl	8008dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 f889 	bl	8008e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	f003 0310 	and.w	r3, r3, #16
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d020      	beq.n	8008d40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f003 0310 	and.w	r3, r3, #16
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d01b      	beq.n	8008d40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f06f 0210 	mvn.w	r2, #16
 8008d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2208      	movs	r2, #8
 8008d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	69db      	ldr	r3, [r3, #28]
 8008d1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d003      	beq.n	8008d2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 f860 	bl	8008dec <HAL_TIM_IC_CaptureCallback>
 8008d2c:	e005      	b.n	8008d3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 f852 	bl	8008dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 f863 	bl	8008e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	f003 0301 	and.w	r3, r3, #1
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00c      	beq.n	8008d64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	f003 0301 	and.w	r3, r3, #1
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d007      	beq.n	8008d64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f06f 0201 	mvn.w	r2, #1
 8008d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f7fb f802 	bl	8003d68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00c      	beq.n	8008d88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d007      	beq.n	8008d88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 f906 	bl	8008f94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d00c      	beq.n	8008dac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d007      	beq.n	8008dac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 f834 	bl	8008e14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	f003 0320 	and.w	r3, r3, #32
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d00c      	beq.n	8008dd0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f003 0320 	and.w	r3, r3, #32
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d007      	beq.n	8008dd0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f06f 0220 	mvn.w	r2, #32
 8008dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 f8d8 	bl	8008f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008dd0:	bf00      	nop
 8008dd2:	3710      	adds	r7, #16
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008de0:	bf00      	nop
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e08:	bf00      	nop
 8008e0a:	370c      	adds	r7, #12
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr

08008e14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e1c:	bf00      	nop
 8008e1e:	370c      	adds	r7, #12
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b085      	sub	sp, #20
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	4a46      	ldr	r2, [pc, #280]	@ (8008f54 <TIM_Base_SetConfig+0x12c>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d013      	beq.n	8008e68 <TIM_Base_SetConfig+0x40>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e46:	d00f      	beq.n	8008e68 <TIM_Base_SetConfig+0x40>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	4a43      	ldr	r2, [pc, #268]	@ (8008f58 <TIM_Base_SetConfig+0x130>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d00b      	beq.n	8008e68 <TIM_Base_SetConfig+0x40>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	4a42      	ldr	r2, [pc, #264]	@ (8008f5c <TIM_Base_SetConfig+0x134>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d007      	beq.n	8008e68 <TIM_Base_SetConfig+0x40>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	4a41      	ldr	r2, [pc, #260]	@ (8008f60 <TIM_Base_SetConfig+0x138>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d003      	beq.n	8008e68 <TIM_Base_SetConfig+0x40>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	4a40      	ldr	r2, [pc, #256]	@ (8008f64 <TIM_Base_SetConfig+0x13c>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d108      	bne.n	8008e7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	68fa      	ldr	r2, [r7, #12]
 8008e76:	4313      	orrs	r3, r2
 8008e78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a35      	ldr	r2, [pc, #212]	@ (8008f54 <TIM_Base_SetConfig+0x12c>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d02b      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e88:	d027      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a32      	ldr	r2, [pc, #200]	@ (8008f58 <TIM_Base_SetConfig+0x130>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d023      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a31      	ldr	r2, [pc, #196]	@ (8008f5c <TIM_Base_SetConfig+0x134>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d01f      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	4a30      	ldr	r2, [pc, #192]	@ (8008f60 <TIM_Base_SetConfig+0x138>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d01b      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4a2f      	ldr	r2, [pc, #188]	@ (8008f64 <TIM_Base_SetConfig+0x13c>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d017      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	4a2e      	ldr	r2, [pc, #184]	@ (8008f68 <TIM_Base_SetConfig+0x140>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d013      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	4a2d      	ldr	r2, [pc, #180]	@ (8008f6c <TIM_Base_SetConfig+0x144>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d00f      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	4a2c      	ldr	r2, [pc, #176]	@ (8008f70 <TIM_Base_SetConfig+0x148>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d00b      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	4a2b      	ldr	r2, [pc, #172]	@ (8008f74 <TIM_Base_SetConfig+0x14c>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d007      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a2a      	ldr	r2, [pc, #168]	@ (8008f78 <TIM_Base_SetConfig+0x150>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d003      	beq.n	8008eda <TIM_Base_SetConfig+0xb2>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4a29      	ldr	r2, [pc, #164]	@ (8008f7c <TIM_Base_SetConfig+0x154>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d108      	bne.n	8008eec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ee0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	68db      	ldr	r3, [r3, #12]
 8008ee6:	68fa      	ldr	r2, [r7, #12]
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	695b      	ldr	r3, [r3, #20]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	689a      	ldr	r2, [r3, #8]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	4a10      	ldr	r2, [pc, #64]	@ (8008f54 <TIM_Base_SetConfig+0x12c>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d003      	beq.n	8008f20 <TIM_Base_SetConfig+0xf8>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	4a12      	ldr	r2, [pc, #72]	@ (8008f64 <TIM_Base_SetConfig+0x13c>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d103      	bne.n	8008f28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	691a      	ldr	r2, [r3, #16]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	691b      	ldr	r3, [r3, #16]
 8008f32:	f003 0301 	and.w	r3, r3, #1
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d105      	bne.n	8008f46 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	691b      	ldr	r3, [r3, #16]
 8008f3e:	f023 0201 	bic.w	r2, r3, #1
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	611a      	str	r2, [r3, #16]
  }
}
 8008f46:	bf00      	nop
 8008f48:	3714      	adds	r7, #20
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
 8008f52:	bf00      	nop
 8008f54:	40010000 	.word	0x40010000
 8008f58:	40000400 	.word	0x40000400
 8008f5c:	40000800 	.word	0x40000800
 8008f60:	40000c00 	.word	0x40000c00
 8008f64:	40010400 	.word	0x40010400
 8008f68:	40014000 	.word	0x40014000
 8008f6c:	40014400 	.word	0x40014400
 8008f70:	40014800 	.word	0x40014800
 8008f74:	40001800 	.word	0x40001800
 8008f78:	40001c00 	.word	0x40001c00
 8008f7c:	40002000 	.word	0x40002000

08008f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d101      	bne.n	8008fba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e042      	b.n	8009040 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d106      	bne.n	8008fd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f7fb f96c 	bl	80042ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2224      	movs	r2, #36	@ 0x24
 8008fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68da      	ldr	r2, [r3, #12]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008fea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 f82b 	bl	8009048 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	691a      	ldr	r2, [r3, #16]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009000:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	695a      	ldr	r2, [r3, #20]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009010:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	68da      	ldr	r2, [r3, #12]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009020:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2220      	movs	r2, #32
 800902c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2220      	movs	r2, #32
 8009034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2200      	movs	r2, #0
 800903c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800904c:	b0c0      	sub	sp, #256	@ 0x100
 800904e:	af00      	add	r7, sp, #0
 8009050:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	691b      	ldr	r3, [r3, #16]
 800905c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009064:	68d9      	ldr	r1, [r3, #12]
 8009066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800906a:	681a      	ldr	r2, [r3, #0]
 800906c:	ea40 0301 	orr.w	r3, r0, r1
 8009070:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009076:	689a      	ldr	r2, [r3, #8]
 8009078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	431a      	orrs	r2, r3
 8009080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009084:	695b      	ldr	r3, [r3, #20]
 8009086:	431a      	orrs	r2, r3
 8009088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800908c:	69db      	ldr	r3, [r3, #28]
 800908e:	4313      	orrs	r3, r2
 8009090:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80090a0:	f021 010c 	bic.w	r1, r1, #12
 80090a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090a8:	681a      	ldr	r2, [r3, #0]
 80090aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80090ae:	430b      	orrs	r3, r1
 80090b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80090b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	695b      	ldr	r3, [r3, #20]
 80090ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80090be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090c2:	6999      	ldr	r1, [r3, #24]
 80090c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	ea40 0301 	orr.w	r3, r0, r1
 80090ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80090d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	4b8f      	ldr	r3, [pc, #572]	@ (8009314 <UART_SetConfig+0x2cc>)
 80090d8:	429a      	cmp	r2, r3
 80090da:	d005      	beq.n	80090e8 <UART_SetConfig+0xa0>
 80090dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	4b8d      	ldr	r3, [pc, #564]	@ (8009318 <UART_SetConfig+0x2d0>)
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d104      	bne.n	80090f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80090e8:	f7fe fc1e 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 80090ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80090f0:	e003      	b.n	80090fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80090f2:	f7fe fc05 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 80090f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090fe:	69db      	ldr	r3, [r3, #28]
 8009100:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009104:	f040 810c 	bne.w	8009320 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009108:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800910c:	2200      	movs	r2, #0
 800910e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009112:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009116:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800911a:	4622      	mov	r2, r4
 800911c:	462b      	mov	r3, r5
 800911e:	1891      	adds	r1, r2, r2
 8009120:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009122:	415b      	adcs	r3, r3
 8009124:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009126:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800912a:	4621      	mov	r1, r4
 800912c:	eb12 0801 	adds.w	r8, r2, r1
 8009130:	4629      	mov	r1, r5
 8009132:	eb43 0901 	adc.w	r9, r3, r1
 8009136:	f04f 0200 	mov.w	r2, #0
 800913a:	f04f 0300 	mov.w	r3, #0
 800913e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009142:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009146:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800914a:	4690      	mov	r8, r2
 800914c:	4699      	mov	r9, r3
 800914e:	4623      	mov	r3, r4
 8009150:	eb18 0303 	adds.w	r3, r8, r3
 8009154:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009158:	462b      	mov	r3, r5
 800915a:	eb49 0303 	adc.w	r3, r9, r3
 800915e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	2200      	movs	r2, #0
 800916a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800916e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009172:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009176:	460b      	mov	r3, r1
 8009178:	18db      	adds	r3, r3, r3
 800917a:	653b      	str	r3, [r7, #80]	@ 0x50
 800917c:	4613      	mov	r3, r2
 800917e:	eb42 0303 	adc.w	r3, r2, r3
 8009182:	657b      	str	r3, [r7, #84]	@ 0x54
 8009184:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009188:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800918c:	f7f7 fd1c 	bl	8000bc8 <__aeabi_uldivmod>
 8009190:	4602      	mov	r2, r0
 8009192:	460b      	mov	r3, r1
 8009194:	4b61      	ldr	r3, [pc, #388]	@ (800931c <UART_SetConfig+0x2d4>)
 8009196:	fba3 2302 	umull	r2, r3, r3, r2
 800919a:	095b      	lsrs	r3, r3, #5
 800919c:	011c      	lsls	r4, r3, #4
 800919e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091a2:	2200      	movs	r2, #0
 80091a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80091a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80091ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80091b0:	4642      	mov	r2, r8
 80091b2:	464b      	mov	r3, r9
 80091b4:	1891      	adds	r1, r2, r2
 80091b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80091b8:	415b      	adcs	r3, r3
 80091ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80091c0:	4641      	mov	r1, r8
 80091c2:	eb12 0a01 	adds.w	sl, r2, r1
 80091c6:	4649      	mov	r1, r9
 80091c8:	eb43 0b01 	adc.w	fp, r3, r1
 80091cc:	f04f 0200 	mov.w	r2, #0
 80091d0:	f04f 0300 	mov.w	r3, #0
 80091d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80091d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80091dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091e0:	4692      	mov	sl, r2
 80091e2:	469b      	mov	fp, r3
 80091e4:	4643      	mov	r3, r8
 80091e6:	eb1a 0303 	adds.w	r3, sl, r3
 80091ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80091ee:	464b      	mov	r3, r9
 80091f0:	eb4b 0303 	adc.w	r3, fp, r3
 80091f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80091f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009204:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009208:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800920c:	460b      	mov	r3, r1
 800920e:	18db      	adds	r3, r3, r3
 8009210:	643b      	str	r3, [r7, #64]	@ 0x40
 8009212:	4613      	mov	r3, r2
 8009214:	eb42 0303 	adc.w	r3, r2, r3
 8009218:	647b      	str	r3, [r7, #68]	@ 0x44
 800921a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800921e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009222:	f7f7 fcd1 	bl	8000bc8 <__aeabi_uldivmod>
 8009226:	4602      	mov	r2, r0
 8009228:	460b      	mov	r3, r1
 800922a:	4611      	mov	r1, r2
 800922c:	4b3b      	ldr	r3, [pc, #236]	@ (800931c <UART_SetConfig+0x2d4>)
 800922e:	fba3 2301 	umull	r2, r3, r3, r1
 8009232:	095b      	lsrs	r3, r3, #5
 8009234:	2264      	movs	r2, #100	@ 0x64
 8009236:	fb02 f303 	mul.w	r3, r2, r3
 800923a:	1acb      	subs	r3, r1, r3
 800923c:	00db      	lsls	r3, r3, #3
 800923e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009242:	4b36      	ldr	r3, [pc, #216]	@ (800931c <UART_SetConfig+0x2d4>)
 8009244:	fba3 2302 	umull	r2, r3, r3, r2
 8009248:	095b      	lsrs	r3, r3, #5
 800924a:	005b      	lsls	r3, r3, #1
 800924c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009250:	441c      	add	r4, r3
 8009252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009256:	2200      	movs	r2, #0
 8009258:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800925c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009260:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009264:	4642      	mov	r2, r8
 8009266:	464b      	mov	r3, r9
 8009268:	1891      	adds	r1, r2, r2
 800926a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800926c:	415b      	adcs	r3, r3
 800926e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009270:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009274:	4641      	mov	r1, r8
 8009276:	1851      	adds	r1, r2, r1
 8009278:	6339      	str	r1, [r7, #48]	@ 0x30
 800927a:	4649      	mov	r1, r9
 800927c:	414b      	adcs	r3, r1
 800927e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009280:	f04f 0200 	mov.w	r2, #0
 8009284:	f04f 0300 	mov.w	r3, #0
 8009288:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800928c:	4659      	mov	r1, fp
 800928e:	00cb      	lsls	r3, r1, #3
 8009290:	4651      	mov	r1, sl
 8009292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009296:	4651      	mov	r1, sl
 8009298:	00ca      	lsls	r2, r1, #3
 800929a:	4610      	mov	r0, r2
 800929c:	4619      	mov	r1, r3
 800929e:	4603      	mov	r3, r0
 80092a0:	4642      	mov	r2, r8
 80092a2:	189b      	adds	r3, r3, r2
 80092a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80092a8:	464b      	mov	r3, r9
 80092aa:	460a      	mov	r2, r1
 80092ac:	eb42 0303 	adc.w	r3, r2, r3
 80092b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80092b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80092c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80092c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80092c8:	460b      	mov	r3, r1
 80092ca:	18db      	adds	r3, r3, r3
 80092cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80092ce:	4613      	mov	r3, r2
 80092d0:	eb42 0303 	adc.w	r3, r2, r3
 80092d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80092d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80092da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80092de:	f7f7 fc73 	bl	8000bc8 <__aeabi_uldivmod>
 80092e2:	4602      	mov	r2, r0
 80092e4:	460b      	mov	r3, r1
 80092e6:	4b0d      	ldr	r3, [pc, #52]	@ (800931c <UART_SetConfig+0x2d4>)
 80092e8:	fba3 1302 	umull	r1, r3, r3, r2
 80092ec:	095b      	lsrs	r3, r3, #5
 80092ee:	2164      	movs	r1, #100	@ 0x64
 80092f0:	fb01 f303 	mul.w	r3, r1, r3
 80092f4:	1ad3      	subs	r3, r2, r3
 80092f6:	00db      	lsls	r3, r3, #3
 80092f8:	3332      	adds	r3, #50	@ 0x32
 80092fa:	4a08      	ldr	r2, [pc, #32]	@ (800931c <UART_SetConfig+0x2d4>)
 80092fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009300:	095b      	lsrs	r3, r3, #5
 8009302:	f003 0207 	and.w	r2, r3, #7
 8009306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4422      	add	r2, r4
 800930e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009310:	e106      	b.n	8009520 <UART_SetConfig+0x4d8>
 8009312:	bf00      	nop
 8009314:	40011000 	.word	0x40011000
 8009318:	40011400 	.word	0x40011400
 800931c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009320:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009324:	2200      	movs	r2, #0
 8009326:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800932a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800932e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009332:	4642      	mov	r2, r8
 8009334:	464b      	mov	r3, r9
 8009336:	1891      	adds	r1, r2, r2
 8009338:	6239      	str	r1, [r7, #32]
 800933a:	415b      	adcs	r3, r3
 800933c:	627b      	str	r3, [r7, #36]	@ 0x24
 800933e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009342:	4641      	mov	r1, r8
 8009344:	1854      	adds	r4, r2, r1
 8009346:	4649      	mov	r1, r9
 8009348:	eb43 0501 	adc.w	r5, r3, r1
 800934c:	f04f 0200 	mov.w	r2, #0
 8009350:	f04f 0300 	mov.w	r3, #0
 8009354:	00eb      	lsls	r3, r5, #3
 8009356:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800935a:	00e2      	lsls	r2, r4, #3
 800935c:	4614      	mov	r4, r2
 800935e:	461d      	mov	r5, r3
 8009360:	4643      	mov	r3, r8
 8009362:	18e3      	adds	r3, r4, r3
 8009364:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009368:	464b      	mov	r3, r9
 800936a:	eb45 0303 	adc.w	r3, r5, r3
 800936e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	2200      	movs	r2, #0
 800937a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800937e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009382:	f04f 0200 	mov.w	r2, #0
 8009386:	f04f 0300 	mov.w	r3, #0
 800938a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800938e:	4629      	mov	r1, r5
 8009390:	008b      	lsls	r3, r1, #2
 8009392:	4621      	mov	r1, r4
 8009394:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009398:	4621      	mov	r1, r4
 800939a:	008a      	lsls	r2, r1, #2
 800939c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80093a0:	f7f7 fc12 	bl	8000bc8 <__aeabi_uldivmod>
 80093a4:	4602      	mov	r2, r0
 80093a6:	460b      	mov	r3, r1
 80093a8:	4b60      	ldr	r3, [pc, #384]	@ (800952c <UART_SetConfig+0x4e4>)
 80093aa:	fba3 2302 	umull	r2, r3, r3, r2
 80093ae:	095b      	lsrs	r3, r3, #5
 80093b0:	011c      	lsls	r4, r3, #4
 80093b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093b6:	2200      	movs	r2, #0
 80093b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80093bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80093c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80093c4:	4642      	mov	r2, r8
 80093c6:	464b      	mov	r3, r9
 80093c8:	1891      	adds	r1, r2, r2
 80093ca:	61b9      	str	r1, [r7, #24]
 80093cc:	415b      	adcs	r3, r3
 80093ce:	61fb      	str	r3, [r7, #28]
 80093d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80093d4:	4641      	mov	r1, r8
 80093d6:	1851      	adds	r1, r2, r1
 80093d8:	6139      	str	r1, [r7, #16]
 80093da:	4649      	mov	r1, r9
 80093dc:	414b      	adcs	r3, r1
 80093de:	617b      	str	r3, [r7, #20]
 80093e0:	f04f 0200 	mov.w	r2, #0
 80093e4:	f04f 0300 	mov.w	r3, #0
 80093e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80093ec:	4659      	mov	r1, fp
 80093ee:	00cb      	lsls	r3, r1, #3
 80093f0:	4651      	mov	r1, sl
 80093f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093f6:	4651      	mov	r1, sl
 80093f8:	00ca      	lsls	r2, r1, #3
 80093fa:	4610      	mov	r0, r2
 80093fc:	4619      	mov	r1, r3
 80093fe:	4603      	mov	r3, r0
 8009400:	4642      	mov	r2, r8
 8009402:	189b      	adds	r3, r3, r2
 8009404:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009408:	464b      	mov	r3, r9
 800940a:	460a      	mov	r2, r1
 800940c:	eb42 0303 	adc.w	r3, r2, r3
 8009410:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	2200      	movs	r2, #0
 800941c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800941e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009420:	f04f 0200 	mov.w	r2, #0
 8009424:	f04f 0300 	mov.w	r3, #0
 8009428:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800942c:	4649      	mov	r1, r9
 800942e:	008b      	lsls	r3, r1, #2
 8009430:	4641      	mov	r1, r8
 8009432:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009436:	4641      	mov	r1, r8
 8009438:	008a      	lsls	r2, r1, #2
 800943a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800943e:	f7f7 fbc3 	bl	8000bc8 <__aeabi_uldivmod>
 8009442:	4602      	mov	r2, r0
 8009444:	460b      	mov	r3, r1
 8009446:	4611      	mov	r1, r2
 8009448:	4b38      	ldr	r3, [pc, #224]	@ (800952c <UART_SetConfig+0x4e4>)
 800944a:	fba3 2301 	umull	r2, r3, r3, r1
 800944e:	095b      	lsrs	r3, r3, #5
 8009450:	2264      	movs	r2, #100	@ 0x64
 8009452:	fb02 f303 	mul.w	r3, r2, r3
 8009456:	1acb      	subs	r3, r1, r3
 8009458:	011b      	lsls	r3, r3, #4
 800945a:	3332      	adds	r3, #50	@ 0x32
 800945c:	4a33      	ldr	r2, [pc, #204]	@ (800952c <UART_SetConfig+0x4e4>)
 800945e:	fba2 2303 	umull	r2, r3, r2, r3
 8009462:	095b      	lsrs	r3, r3, #5
 8009464:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009468:	441c      	add	r4, r3
 800946a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800946e:	2200      	movs	r2, #0
 8009470:	673b      	str	r3, [r7, #112]	@ 0x70
 8009472:	677a      	str	r2, [r7, #116]	@ 0x74
 8009474:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009478:	4642      	mov	r2, r8
 800947a:	464b      	mov	r3, r9
 800947c:	1891      	adds	r1, r2, r2
 800947e:	60b9      	str	r1, [r7, #8]
 8009480:	415b      	adcs	r3, r3
 8009482:	60fb      	str	r3, [r7, #12]
 8009484:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009488:	4641      	mov	r1, r8
 800948a:	1851      	adds	r1, r2, r1
 800948c:	6039      	str	r1, [r7, #0]
 800948e:	4649      	mov	r1, r9
 8009490:	414b      	adcs	r3, r1
 8009492:	607b      	str	r3, [r7, #4]
 8009494:	f04f 0200 	mov.w	r2, #0
 8009498:	f04f 0300 	mov.w	r3, #0
 800949c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80094a0:	4659      	mov	r1, fp
 80094a2:	00cb      	lsls	r3, r1, #3
 80094a4:	4651      	mov	r1, sl
 80094a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094aa:	4651      	mov	r1, sl
 80094ac:	00ca      	lsls	r2, r1, #3
 80094ae:	4610      	mov	r0, r2
 80094b0:	4619      	mov	r1, r3
 80094b2:	4603      	mov	r3, r0
 80094b4:	4642      	mov	r2, r8
 80094b6:	189b      	adds	r3, r3, r2
 80094b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094ba:	464b      	mov	r3, r9
 80094bc:	460a      	mov	r2, r1
 80094be:	eb42 0303 	adc.w	r3, r2, r3
 80094c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80094c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094c8:	685b      	ldr	r3, [r3, #4]
 80094ca:	2200      	movs	r2, #0
 80094cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80094ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80094d0:	f04f 0200 	mov.w	r2, #0
 80094d4:	f04f 0300 	mov.w	r3, #0
 80094d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80094dc:	4649      	mov	r1, r9
 80094de:	008b      	lsls	r3, r1, #2
 80094e0:	4641      	mov	r1, r8
 80094e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094e6:	4641      	mov	r1, r8
 80094e8:	008a      	lsls	r2, r1, #2
 80094ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80094ee:	f7f7 fb6b 	bl	8000bc8 <__aeabi_uldivmod>
 80094f2:	4602      	mov	r2, r0
 80094f4:	460b      	mov	r3, r1
 80094f6:	4b0d      	ldr	r3, [pc, #52]	@ (800952c <UART_SetConfig+0x4e4>)
 80094f8:	fba3 1302 	umull	r1, r3, r3, r2
 80094fc:	095b      	lsrs	r3, r3, #5
 80094fe:	2164      	movs	r1, #100	@ 0x64
 8009500:	fb01 f303 	mul.w	r3, r1, r3
 8009504:	1ad3      	subs	r3, r2, r3
 8009506:	011b      	lsls	r3, r3, #4
 8009508:	3332      	adds	r3, #50	@ 0x32
 800950a:	4a08      	ldr	r2, [pc, #32]	@ (800952c <UART_SetConfig+0x4e4>)
 800950c:	fba2 2303 	umull	r2, r3, r2, r3
 8009510:	095b      	lsrs	r3, r3, #5
 8009512:	f003 020f 	and.w	r2, r3, #15
 8009516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4422      	add	r2, r4
 800951e:	609a      	str	r2, [r3, #8]
}
 8009520:	bf00      	nop
 8009522:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009526:	46bd      	mov	sp, r7
 8009528:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800952c:	51eb851f 	.word	0x51eb851f

08009530 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8009530:	b480      	push	{r7}
 8009532:	b083      	sub	sp, #12
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d123      	bne.n	800958a <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800954a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800954e:	683a      	ldr	r2, [r7, #0]
 8009550:	6851      	ldr	r1, [r2, #4]
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	6892      	ldr	r2, [r2, #8]
 8009556:	4311      	orrs	r1, r2
 8009558:	683a      	ldr	r2, [r7, #0]
 800955a:	68d2      	ldr	r2, [r2, #12]
 800955c:	4311      	orrs	r1, r2
 800955e:	683a      	ldr	r2, [r7, #0]
 8009560:	6912      	ldr	r2, [r2, #16]
 8009562:	4311      	orrs	r1, r2
 8009564:	683a      	ldr	r2, [r7, #0]
 8009566:	6952      	ldr	r2, [r2, #20]
 8009568:	4311      	orrs	r1, r2
 800956a:	683a      	ldr	r2, [r7, #0]
 800956c:	6992      	ldr	r2, [r2, #24]
 800956e:	4311      	orrs	r1, r2
 8009570:	683a      	ldr	r2, [r7, #0]
 8009572:	69d2      	ldr	r2, [r2, #28]
 8009574:	4311      	orrs	r1, r2
 8009576:	683a      	ldr	r2, [r7, #0]
 8009578:	6a12      	ldr	r2, [r2, #32]
 800957a:	4311      	orrs	r1, r2
 800957c:	683a      	ldr	r2, [r7, #0]
 800957e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009580:	430a      	orrs	r2, r1
 8009582:	431a      	orrs	r2, r3
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	601a      	str	r2, [r3, #0]
 8009588:	e028      	b.n	80095dc <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	69d9      	ldr	r1, [r3, #28]
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	6a1b      	ldr	r3, [r3, #32]
 800959a:	4319      	orrs	r1, r3
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095a0:	430b      	orrs	r3, r1
 80095a2:	431a      	orrs	r2, r3
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80095b0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80095b4:	683a      	ldr	r2, [r7, #0]
 80095b6:	6851      	ldr	r1, [r2, #4]
 80095b8:	683a      	ldr	r2, [r7, #0]
 80095ba:	6892      	ldr	r2, [r2, #8]
 80095bc:	4311      	orrs	r1, r2
 80095be:	683a      	ldr	r2, [r7, #0]
 80095c0:	68d2      	ldr	r2, [r2, #12]
 80095c2:	4311      	orrs	r1, r2
 80095c4:	683a      	ldr	r2, [r7, #0]
 80095c6:	6912      	ldr	r2, [r2, #16]
 80095c8:	4311      	orrs	r1, r2
 80095ca:	683a      	ldr	r2, [r7, #0]
 80095cc:	6952      	ldr	r2, [r2, #20]
 80095ce:	4311      	orrs	r1, r2
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	6992      	ldr	r2, [r2, #24]
 80095d4:	430a      	orrs	r2, r1
 80095d6:	431a      	orrs	r2, r3
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80095dc:	2300      	movs	r3, #0
}
 80095de:	4618      	mov	r0, r3
 80095e0:	370c      	adds	r7, #12
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr

080095ea <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80095ea:	b480      	push	{r7}
 80095ec:	b085      	sub	sp, #20
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	60f8      	str	r0, [r7, #12]
 80095f2:	60b9      	str	r1, [r7, #8]
 80095f4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d128      	bne.n	800964e <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	689b      	ldr	r3, [r3, #8]
 8009600:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	1e59      	subs	r1, r3, #1
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	3b01      	subs	r3, #1
 8009610:	011b      	lsls	r3, r3, #4
 8009612:	4319      	orrs	r1, r3
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	3b01      	subs	r3, #1
 800961a:	021b      	lsls	r3, r3, #8
 800961c:	4319      	orrs	r1, r3
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	68db      	ldr	r3, [r3, #12]
 8009622:	3b01      	subs	r3, #1
 8009624:	031b      	lsls	r3, r3, #12
 8009626:	4319      	orrs	r1, r3
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	691b      	ldr	r3, [r3, #16]
 800962c:	3b01      	subs	r3, #1
 800962e:	041b      	lsls	r3, r3, #16
 8009630:	4319      	orrs	r1, r3
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	695b      	ldr	r3, [r3, #20]
 8009636:	3b01      	subs	r3, #1
 8009638:	051b      	lsls	r3, r3, #20
 800963a:	4319      	orrs	r1, r3
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	699b      	ldr	r3, [r3, #24]
 8009640:	3b01      	subs	r3, #1
 8009642:	061b      	lsls	r3, r3, #24
 8009644:	430b      	orrs	r3, r1
 8009646:	431a      	orrs	r2, r3
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	609a      	str	r2, [r3, #8]
 800964c:	e02f      	b.n	80096ae <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009656:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800965a:	68ba      	ldr	r2, [r7, #8]
 800965c:	68d2      	ldr	r2, [r2, #12]
 800965e:	3a01      	subs	r2, #1
 8009660:	0311      	lsls	r1, r2, #12
 8009662:	68ba      	ldr	r2, [r7, #8]
 8009664:	6952      	ldr	r2, [r2, #20]
 8009666:	3a01      	subs	r2, #1
 8009668:	0512      	lsls	r2, r2, #20
 800966a:	430a      	orrs	r2, r1
 800966c:	431a      	orrs	r2, r3
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	1e59      	subs	r1, r3, #1
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	3b01      	subs	r3, #1
 8009686:	011b      	lsls	r3, r3, #4
 8009688:	4319      	orrs	r1, r3
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	689b      	ldr	r3, [r3, #8]
 800968e:	3b01      	subs	r3, #1
 8009690:	021b      	lsls	r3, r3, #8
 8009692:	4319      	orrs	r1, r3
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	691b      	ldr	r3, [r3, #16]
 8009698:	3b01      	subs	r3, #1
 800969a:	041b      	lsls	r3, r3, #16
 800969c:	4319      	orrs	r1, r3
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	699b      	ldr	r3, [r3, #24]
 80096a2:	3b01      	subs	r3, #1
 80096a4:	061b      	lsls	r3, r3, #24
 80096a6:	430b      	orrs	r3, r1
 80096a8:	431a      	orrs	r2, r3
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80096ae:	2300      	movs	r3, #0
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3714      	adds	r7, #20
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr

080096bc <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b086      	sub	sp, #24
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80096c8:	2300      	movs	r3, #0
 80096ca:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	691b      	ldr	r3, [r3, #16]
 80096d0:	0d9b      	lsrs	r3, r3, #22
 80096d2:	059b      	lsls	r3, r3, #22
 80096d4:	68ba      	ldr	r2, [r7, #8]
 80096d6:	6811      	ldr	r1, [r2, #0]
 80096d8:	68ba      	ldr	r2, [r7, #8]
 80096da:	6852      	ldr	r2, [r2, #4]
 80096dc:	4311      	orrs	r1, r2
 80096de:	68ba      	ldr	r2, [r7, #8]
 80096e0:	6892      	ldr	r2, [r2, #8]
 80096e2:	3a01      	subs	r2, #1
 80096e4:	0152      	lsls	r2, r2, #5
 80096e6:	4311      	orrs	r1, r2
 80096e8:	68ba      	ldr	r2, [r7, #8]
 80096ea:	68d2      	ldr	r2, [r2, #12]
 80096ec:	0252      	lsls	r2, r2, #9
 80096ee:	430a      	orrs	r2, r1
 80096f0:	431a      	orrs	r2, r3
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 80096f6:	f7fb f88b 	bl	8004810 <HAL_GetTick>
 80096fa:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80096fc:	e010      	b.n	8009720 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009704:	d00c      	beq.n	8009720 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d007      	beq.n	800971c <FMC_SDRAM_SendCommand+0x60>
 800970c:	f7fb f880 	bl	8004810 <HAL_GetTick>
 8009710:	4602      	mov	r2, r0
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	1ad3      	subs	r3, r2, r3
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	429a      	cmp	r2, r3
 800971a:	d201      	bcs.n	8009720 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 800971c:	2303      	movs	r3, #3
 800971e:	e006      	b.n	800972e <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	f003 0320 	and.w	r3, r3, #32
 8009728:	2b20      	cmp	r3, #32
 800972a:	d0e8      	beq.n	80096fe <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 800972c:	2300      	movs	r3, #0
}
 800972e:	4618      	mov	r0, r3
 8009730:	3718      	adds	r7, #24
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}

08009736 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009736:	b480      	push	{r7}
 8009738:	b083      	sub	sp, #12
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
 800973e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	695b      	ldr	r3, [r3, #20]
 8009744:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009748:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 800974c:	683a      	ldr	r2, [r7, #0]
 800974e:	0052      	lsls	r2, r2, #1
 8009750:	431a      	orrs	r2, r3
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009756:	2300      	movs	r3, #0
}
 8009758:	4618      	mov	r0, r3
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b082      	sub	sp, #8
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	2101      	movs	r1, #1
 8009772:	4846      	ldr	r0, [pc, #280]	@ (800988c <network_configure_activations+0x128>)
 8009774:	f000 fb2e 	bl	8009dd4 <ai_platform_get_activations_map>
 8009778:	4603      	mov	r3, r0
 800977a:	2b00      	cmp	r3, #0
 800977c:	d07b      	beq.n	8009876 <network_configure_activations+0x112>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor0_output_array.data = AI_PTR(g_network_activations_map[0] + 3536);
 800977e:	4b43      	ldr	r3, [pc, #268]	@ (800988c <network_configure_activations+0x128>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f503 635d 	add.w	r3, r3, #3536	@ 0xdd0
 8009786:	4a42      	ldr	r2, [pc, #264]	@ (8009890 <network_configure_activations+0x12c>)
 8009788:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3536);
 800978a:	4b40      	ldr	r3, [pc, #256]	@ (800988c <network_configure_activations+0x128>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f503 635d 	add.w	r3, r3, #3536	@ 0xdd0
 8009792:	4a3f      	ldr	r2, [pc, #252]	@ (8009890 <network_configure_activations+0x12c>)
 8009794:	60d3      	str	r3, [r2, #12]
    conv2d_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 6672);
 8009796:	4b3d      	ldr	r3, [pc, #244]	@ (800988c <network_configure_activations+0x128>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f503 53d0 	add.w	r3, r3, #6656	@ 0x1a00
 800979e:	3310      	adds	r3, #16
 80097a0:	4a3c      	ldr	r2, [pc, #240]	@ (8009894 <network_configure_activations+0x130>)
 80097a2:	6093      	str	r3, [r2, #8]
    conv2d_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 6672);
 80097a4:	4b39      	ldr	r3, [pc, #228]	@ (800988c <network_configure_activations+0x128>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f503 53d0 	add.w	r3, r3, #6656	@ 0x1a00
 80097ac:	3310      	adds	r3, #16
 80097ae:	4a39      	ldr	r2, [pc, #228]	@ (8009894 <network_configure_activations+0x130>)
 80097b0:	60d3      	str	r3, [r2, #12]
    conv2d_0_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 6708);
 80097b2:	4b36      	ldr	r3, [pc, #216]	@ (800988c <network_configure_activations+0x128>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f503 53d1 	add.w	r3, r3, #6688	@ 0x1a20
 80097ba:	3314      	adds	r3, #20
 80097bc:	4a36      	ldr	r2, [pc, #216]	@ (8009898 <network_configure_activations+0x134>)
 80097be:	6093      	str	r3, [r2, #8]
    conv2d_0_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 6708);
 80097c0:	4b32      	ldr	r3, [pc, #200]	@ (800988c <network_configure_activations+0x128>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f503 53d1 	add.w	r3, r3, #6688	@ 0x1a20
 80097c8:	3314      	adds	r3, #20
 80097ca:	4a33      	ldr	r2, [pc, #204]	@ (8009898 <network_configure_activations+0x134>)
 80097cc:	60d3      	str	r3, [r2, #12]
    conv2d_0_output_array.data = AI_PTR(g_network_activations_map[0] + 320);
 80097ce:	4b2f      	ldr	r3, [pc, #188]	@ (800988c <network_configure_activations+0x128>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80097d6:	4a31      	ldr	r2, [pc, #196]	@ (800989c <network_configure_activations+0x138>)
 80097d8:	6093      	str	r3, [r2, #8]
    conv2d_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 320);
 80097da:	4b2c      	ldr	r3, [pc, #176]	@ (800988c <network_configure_activations+0x128>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80097e2:	4a2e      	ldr	r2, [pc, #184]	@ (800989c <network_configure_activations+0x138>)
 80097e4:	60d3      	str	r3, [r2, #12]
    conv2d_2_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 5728);
 80097e6:	4b29      	ldr	r3, [pc, #164]	@ (800988c <network_configure_activations+0x128>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f503 53b3 	add.w	r3, r3, #5728	@ 0x1660
 80097ee:	4a2c      	ldr	r2, [pc, #176]	@ (80098a0 <network_configure_activations+0x13c>)
 80097f0:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 5728);
 80097f2:	4b26      	ldr	r3, [pc, #152]	@ (800988c <network_configure_activations+0x128>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f503 53b3 	add.w	r3, r3, #5728	@ 0x1660
 80097fa:	4a29      	ldr	r2, [pc, #164]	@ (80098a0 <network_configure_activations+0x13c>)
 80097fc:	60d3      	str	r3, [r2, #12]
    conv2d_2_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 6016);
 80097fe:	4b23      	ldr	r3, [pc, #140]	@ (800988c <network_configure_activations+0x128>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f503 53bc 	add.w	r3, r3, #6016	@ 0x1780
 8009806:	4a27      	ldr	r2, [pc, #156]	@ (80098a4 <network_configure_activations+0x140>)
 8009808:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 6016);
 800980a:	4b20      	ldr	r3, [pc, #128]	@ (800988c <network_configure_activations+0x128>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f503 53bc 	add.w	r3, r3, #6016	@ 0x1780
 8009812:	4a24      	ldr	r2, [pc, #144]	@ (80098a4 <network_configure_activations+0x140>)
 8009814:	60d3      	str	r3, [r2, #12]
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8009816:	4b1d      	ldr	r3, [pc, #116]	@ (800988c <network_configure_activations+0x128>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a23      	ldr	r2, [pc, #140]	@ (80098a8 <network_configure_activations+0x144>)
 800981c:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800981e:	4b1b      	ldr	r3, [pc, #108]	@ (800988c <network_configure_activations+0x128>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4a21      	ldr	r2, [pc, #132]	@ (80098a8 <network_configure_activations+0x144>)
 8009824:	60d3      	str	r3, [r2, #12]
    gemm_5_output_array.data = AI_PTR(g_network_activations_map[0] + 1600);
 8009826:	4b19      	ldr	r3, [pc, #100]	@ (800988c <network_configure_activations+0x128>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800982e:	4a1f      	ldr	r2, [pc, #124]	@ (80098ac <network_configure_activations+0x148>)
 8009830:	6093      	str	r3, [r2, #8]
    gemm_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1600);
 8009832:	4b16      	ldr	r3, [pc, #88]	@ (800988c <network_configure_activations+0x128>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800983a:	4a1c      	ldr	r2, [pc, #112]	@ (80098ac <network_configure_activations+0x148>)
 800983c:	60d3      	str	r3, [r2, #12]
    nl_5_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800983e:	4b13      	ldr	r3, [pc, #76]	@ (800988c <network_configure_activations+0x128>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a1b      	ldr	r2, [pc, #108]	@ (80098b0 <network_configure_activations+0x14c>)
 8009844:	6093      	str	r3, [r2, #8]
    nl_5_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8009846:	4b11      	ldr	r3, [pc, #68]	@ (800988c <network_configure_activations+0x128>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	4a19      	ldr	r2, [pc, #100]	@ (80098b0 <network_configure_activations+0x14c>)
 800984c:	60d3      	str	r3, [r2, #12]
    gemm_6_output_array.data = AI_PTR(g_network_activations_map[0] + 128);
 800984e:	4b0f      	ldr	r3, [pc, #60]	@ (800988c <network_configure_activations+0x128>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	3380      	adds	r3, #128	@ 0x80
 8009854:	4a17      	ldr	r2, [pc, #92]	@ (80098b4 <network_configure_activations+0x150>)
 8009856:	6093      	str	r3, [r2, #8]
    gemm_6_output_array.data_start = AI_PTR(g_network_activations_map[0] + 128);
 8009858:	4b0c      	ldr	r3, [pc, #48]	@ (800988c <network_configure_activations+0x128>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	3380      	adds	r3, #128	@ 0x80
 800985e:	4a15      	ldr	r2, [pc, #84]	@ (80098b4 <network_configure_activations+0x150>)
 8009860:	60d3      	str	r3, [r2, #12]
    nl_7_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8009862:	4b0a      	ldr	r3, [pc, #40]	@ (800988c <network_configure_activations+0x128>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a14      	ldr	r2, [pc, #80]	@ (80098b8 <network_configure_activations+0x154>)
 8009868:	6093      	str	r3, [r2, #8]
    nl_7_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800986a:	4b08      	ldr	r3, [pc, #32]	@ (800988c <network_configure_activations+0x128>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a12      	ldr	r2, [pc, #72]	@ (80098b8 <network_configure_activations+0x154>)
 8009870:	60d3      	str	r3, [r2, #12]
    return true;
 8009872:	2301      	movs	r3, #1
 8009874:	e005      	b.n	8009882 <network_configure_activations+0x11e>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8009876:	2213      	movs	r2, #19
 8009878:	2130      	movs	r1, #48	@ 0x30
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f000 fb3a 	bl	8009ef4 <ai_platform_network_set_error>
  return false;
 8009880:	2300      	movs	r3, #0
}
 8009882:	4618      	mov	r0, r3
 8009884:	3708      	adds	r7, #8
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
 800988a:	bf00      	nop
 800988c:	2000de84 	.word	0x2000de84
 8009890:	20000090 	.word	0x20000090
 8009894:	20000180 	.word	0x20000180
 8009898:	20000190 	.word	0x20000190
 800989c:	200000a0 	.word	0x200000a0
 80098a0:	200001a0 	.word	0x200001a0
 80098a4:	200001b0 	.word	0x200001b0
 80098a8:	200000b0 	.word	0x200000b0
 80098ac:	200000c0 	.word	0x200000c0
 80098b0:	200000d0 	.word	0x200000d0
 80098b4:	200000e0 	.word	0x200000e0
 80098b8:	200000f0 	.word	0x200000f0

080098bc <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b082      	sub	sp, #8
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 80098c6:	683a      	ldr	r2, [r7, #0]
 80098c8:	2101      	movs	r1, #1
 80098ca:	4850      	ldr	r0, [pc, #320]	@ (8009a0c <network_configure_weights+0x150>)
 80098cc:	f000 fa2e 	bl	8009d2c <ai_platform_get_weights_map>
 80098d0:	4603      	mov	r3, r0
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	f000 8090 	beq.w	80099f8 <network_configure_weights+0x13c>
    /* Updating weights (byte) offsets */
    
    conv2d_0_weights_array.format |= AI_FMT_FLAG_CONST;
 80098d8:	4b4d      	ldr	r3, [pc, #308]	@ (8009a10 <network_configure_weights+0x154>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098e0:	4a4b      	ldr	r2, [pc, #300]	@ (8009a10 <network_configure_weights+0x154>)
 80098e2:	6013      	str	r3, [r2, #0]
    conv2d_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 80098e4:	4b49      	ldr	r3, [pc, #292]	@ (8009a0c <network_configure_weights+0x150>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a49      	ldr	r2, [pc, #292]	@ (8009a10 <network_configure_weights+0x154>)
 80098ea:	6093      	str	r3, [r2, #8]
    conv2d_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 80098ec:	4b47      	ldr	r3, [pc, #284]	@ (8009a0c <network_configure_weights+0x150>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a47      	ldr	r2, [pc, #284]	@ (8009a10 <network_configure_weights+0x154>)
 80098f2:	60d3      	str	r3, [r2, #12]
    conv2d_0_bias_array.format |= AI_FMT_FLAG_CONST;
 80098f4:	4b47      	ldr	r3, [pc, #284]	@ (8009a14 <network_configure_weights+0x158>)
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098fc:	4a45      	ldr	r2, [pc, #276]	@ (8009a14 <network_configure_weights+0x158>)
 80098fe:	6013      	str	r3, [r2, #0]
    conv2d_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 288);
 8009900:	4b42      	ldr	r3, [pc, #264]	@ (8009a0c <network_configure_weights+0x150>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8009908:	4a42      	ldr	r2, [pc, #264]	@ (8009a14 <network_configure_weights+0x158>)
 800990a:	6093      	str	r3, [r2, #8]
    conv2d_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 288);
 800990c:	4b3f      	ldr	r3, [pc, #252]	@ (8009a0c <network_configure_weights+0x150>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8009914:	4a3f      	ldr	r2, [pc, #252]	@ (8009a14 <network_configure_weights+0x158>)
 8009916:	60d3      	str	r3, [r2, #12]
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8009918:	4b3f      	ldr	r3, [pc, #252]	@ (8009a18 <network_configure_weights+0x15c>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009920:	4a3d      	ldr	r2, [pc, #244]	@ (8009a18 <network_configure_weights+0x15c>)
 8009922:	6013      	str	r3, [r2, #0]
    conv2d_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 320);
 8009924:	4b39      	ldr	r3, [pc, #228]	@ (8009a0c <network_configure_weights+0x150>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800992c:	4a3a      	ldr	r2, [pc, #232]	@ (8009a18 <network_configure_weights+0x15c>)
 800992e:	6093      	str	r3, [r2, #8]
    conv2d_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 320);
 8009930:	4b36      	ldr	r3, [pc, #216]	@ (8009a0c <network_configure_weights+0x150>)
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8009938:	4a37      	ldr	r2, [pc, #220]	@ (8009a18 <network_configure_weights+0x15c>)
 800993a:	60d3      	str	r3, [r2, #12]
    conv2d_2_bias_array.format |= AI_FMT_FLAG_CONST;
 800993c:	4b37      	ldr	r3, [pc, #220]	@ (8009a1c <network_configure_weights+0x160>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009944:	4a35      	ldr	r2, [pc, #212]	@ (8009a1c <network_configure_weights+0x160>)
 8009946:	6013      	str	r3, [r2, #0]
    conv2d_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 4928);
 8009948:	4b30      	ldr	r3, [pc, #192]	@ (8009a0c <network_configure_weights+0x150>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 8009950:	4a32      	ldr	r2, [pc, #200]	@ (8009a1c <network_configure_weights+0x160>)
 8009952:	6093      	str	r3, [r2, #8]
    conv2d_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 4928);
 8009954:	4b2d      	ldr	r3, [pc, #180]	@ (8009a0c <network_configure_weights+0x150>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 800995c:	4a2f      	ldr	r2, [pc, #188]	@ (8009a1c <network_configure_weights+0x160>)
 800995e:	60d3      	str	r3, [r2, #12]
    gemm_5_weights_array.format |= AI_FMT_FLAG_CONST;
 8009960:	4b2f      	ldr	r3, [pc, #188]	@ (8009a20 <network_configure_weights+0x164>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009968:	4a2d      	ldr	r2, [pc, #180]	@ (8009a20 <network_configure_weights+0x164>)
 800996a:	6013      	str	r3, [r2, #0]
    gemm_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 4992);
 800996c:	4b27      	ldr	r3, [pc, #156]	@ (8009a0c <network_configure_weights+0x150>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8009974:	4a2a      	ldr	r2, [pc, #168]	@ (8009a20 <network_configure_weights+0x164>)
 8009976:	6093      	str	r3, [r2, #8]
    gemm_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 4992);
 8009978:	4b24      	ldr	r3, [pc, #144]	@ (8009a0c <network_configure_weights+0x150>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8009980:	4a27      	ldr	r2, [pc, #156]	@ (8009a20 <network_configure_weights+0x164>)
 8009982:	60d3      	str	r3, [r2, #12]
    gemm_5_bias_array.format |= AI_FMT_FLAG_CONST;
 8009984:	4b27      	ldr	r3, [pc, #156]	@ (8009a24 <network_configure_weights+0x168>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800998c:	4a25      	ldr	r2, [pc, #148]	@ (8009a24 <network_configure_weights+0x168>)
 800998e:	6013      	str	r3, [r2, #0]
    gemm_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 56192);
 8009990:	4b1e      	ldr	r3, [pc, #120]	@ (8009a0c <network_configure_weights+0x150>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f503 435b 	add.w	r3, r3, #56064	@ 0xdb00
 8009998:	3380      	adds	r3, #128	@ 0x80
 800999a:	4a22      	ldr	r2, [pc, #136]	@ (8009a24 <network_configure_weights+0x168>)
 800999c:	6093      	str	r3, [r2, #8]
    gemm_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 56192);
 800999e:	4b1b      	ldr	r3, [pc, #108]	@ (8009a0c <network_configure_weights+0x150>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f503 435b 	add.w	r3, r3, #56064	@ 0xdb00
 80099a6:	3380      	adds	r3, #128	@ 0x80
 80099a8:	4a1e      	ldr	r2, [pc, #120]	@ (8009a24 <network_configure_weights+0x168>)
 80099aa:	60d3      	str	r3, [r2, #12]
    gemm_6_weights_array.format |= AI_FMT_FLAG_CONST;
 80099ac:	4b1e      	ldr	r3, [pc, #120]	@ (8009a28 <network_configure_weights+0x16c>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80099b4:	4a1c      	ldr	r2, [pc, #112]	@ (8009a28 <network_configure_weights+0x16c>)
 80099b6:	6013      	str	r3, [r2, #0]
    gemm_6_weights_array.data = AI_PTR(g_network_weights_map[0] + 56320);
 80099b8:	4b14      	ldr	r3, [pc, #80]	@ (8009a0c <network_configure_weights+0x150>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f503 435c 	add.w	r3, r3, #56320	@ 0xdc00
 80099c0:	4a19      	ldr	r2, [pc, #100]	@ (8009a28 <network_configure_weights+0x16c>)
 80099c2:	6093      	str	r3, [r2, #8]
    gemm_6_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 56320);
 80099c4:	4b11      	ldr	r3, [pc, #68]	@ (8009a0c <network_configure_weights+0x150>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f503 435c 	add.w	r3, r3, #56320	@ 0xdc00
 80099cc:	4a16      	ldr	r2, [pc, #88]	@ (8009a28 <network_configure_weights+0x16c>)
 80099ce:	60d3      	str	r3, [r2, #12]
    gemm_6_bias_array.format |= AI_FMT_FLAG_CONST;
 80099d0:	4b16      	ldr	r3, [pc, #88]	@ (8009a2c <network_configure_weights+0x170>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80099d8:	4a14      	ldr	r2, [pc, #80]	@ (8009a2c <network_configure_weights+0x170>)
 80099da:	6013      	str	r3, [r2, #0]
    gemm_6_bias_array.data = AI_PTR(g_network_weights_map[0] + 57600);
 80099dc:	4b0b      	ldr	r3, [pc, #44]	@ (8009a0c <network_configure_weights+0x150>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f503 4361 	add.w	r3, r3, #57600	@ 0xe100
 80099e4:	4a11      	ldr	r2, [pc, #68]	@ (8009a2c <network_configure_weights+0x170>)
 80099e6:	6093      	str	r3, [r2, #8]
    gemm_6_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 57600);
 80099e8:	4b08      	ldr	r3, [pc, #32]	@ (8009a0c <network_configure_weights+0x150>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f503 4361 	add.w	r3, r3, #57600	@ 0xe100
 80099f0:	4a0e      	ldr	r2, [pc, #56]	@ (8009a2c <network_configure_weights+0x170>)
 80099f2:	60d3      	str	r3, [r2, #12]
    return true;
 80099f4:	2301      	movs	r3, #1
 80099f6:	e005      	b.n	8009a04 <network_configure_weights+0x148>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80099f8:	2212      	movs	r2, #18
 80099fa:	2130      	movs	r1, #48	@ 0x30
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 fa79 	bl	8009ef4 <ai_platform_network_set_error>
  return false;
 8009a02:	2300      	movs	r3, #0
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3708      	adds	r7, #8
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}
 8009a0c:	2000de88 	.word	0x2000de88
 8009a10:	20000100 	.word	0x20000100
 8009a14:	20000110 	.word	0x20000110
 8009a18:	20000120 	.word	0x20000120
 8009a1c:	20000130 	.word	0x20000130
 8009a20:	20000140 	.word	0x20000140
 8009a24:	20000150 	.word	0x20000150
 8009a28:	20000160 	.word	0x20000160
 8009a2c:	20000170 	.word	0x20000170

08009a30 <ai_network_get_report>:


AI_API_ENTRY
ai_bool ai_network_get_report(
  ai_handle network, ai_network_report* report)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b0a6      	sub	sp, #152	@ 0x98
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_ACQUIRE_CTX(network);
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 fa52 	bl	8009ee4 <ai_platform_context_acquire>
 8009a40:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94

  if (report && net_ctx)
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d049      	beq.n	8009ade <ai_network_get_report+0xae>
 8009a4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d045      	beq.n	8009ade <ai_network_get_report+0xae>
  {
    ai_network_report r = {
 8009a52:	f107 0308 	add.w	r3, r7, #8
 8009a56:	2288      	movs	r2, #136	@ 0x88
 8009a58:	2100      	movs	r1, #0
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f003 fee4 	bl	800d828 <memset>
 8009a60:	4b21      	ldr	r3, [pc, #132]	@ (8009ae8 <ai_network_get_report+0xb8>)
 8009a62:	60bb      	str	r3, [r7, #8]
 8009a64:	4b21      	ldr	r3, [pc, #132]	@ (8009aec <ai_network_get_report+0xbc>)
 8009a66:	60fb      	str	r3, [r7, #12]
 8009a68:	4b21      	ldr	r3, [pc, #132]	@ (8009af0 <ai_network_get_report+0xc0>)
 8009a6a:	613b      	str	r3, [r7, #16]
 8009a6c:	4b21      	ldr	r3, [pc, #132]	@ (8009af4 <ai_network_get_report+0xc4>)
 8009a6e:	617b      	str	r3, [r7, #20]
      .model_signature   = AI_NETWORK_MODEL_SIGNATURE,
      .model_datetime    = AI_TOOLS_DATE_TIME,
      
      .compile_datetime  = AI_TOOLS_COMPILE_TIME,
      
      .runtime_revision  = ai_platform_runtime_get_revision(),
 8009a70:	f000 fa04 	bl	8009e7c <ai_platform_runtime_get_revision>
 8009a74:	4603      	mov	r3, r0
    ai_network_report r = {
 8009a76:	61bb      	str	r3, [r7, #24]
      .runtime_version   = ai_platform_runtime_get_version(),
 8009a78:	f000 fa04 	bl	8009e84 <ai_platform_runtime_get_version>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	61fb      	str	r3, [r7, #28]
    ai_network_report r = {
 8009a80:	4b1d      	ldr	r3, [pc, #116]	@ (8009af8 <ai_network_get_report+0xc8>)
 8009a82:	623b      	str	r3, [r7, #32]
 8009a84:	2302      	movs	r3, #2
 8009a86:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
      .tool_revision     = AI_TOOLS_REVISION_ID,
      .tool_version      = {AI_TOOLS_VERSION_MAJOR, AI_TOOLS_VERSION_MINOR,
                            AI_TOOLS_VERSION_MICRO, 0x0},
      .tool_api_version  = AI_STRUCT_INIT,

      .api_version            = ai_platform_api_get_version(),
 8009a8a:	f000 f9ff 	bl	8009e8c <ai_platform_api_get_version>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
      .interface_api_version  = ai_platform_interface_api_get_version(),
 8009a92:	f000 fa11 	bl	8009eb8 <ai_platform_interface_api_get_version>
 8009a96:	4603      	mov	r3, r0
 8009a98:	633b      	str	r3, [r7, #48]	@ 0x30
    ai_network_report r = {
 8009a9a:	4a18      	ldr	r2, [pc, #96]	@ (8009afc <ai_network_get_report+0xcc>)
 8009a9c:	f04f 0300 	mov.w	r3, #0
 8009aa0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8009aa4:	4b16      	ldr	r3, [pc, #88]	@ (8009b00 <ai_network_get_report+0xd0>)
 8009aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009aa8:	4b16      	ldr	r3, [pc, #88]	@ (8009b04 <ai_network_get_report+0xd4>)
 8009aaa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      .map_activations   = AI_STRUCT_INIT,
      .n_nodes           = 0,
      .signature         = 0x730c4bd7,
    };

    if (!ai_platform_api_get_network_report(network, &r)) return false;
 8009aae:	f107 0308 	add.w	r3, r7, #8
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 fa23 	bl	8009f00 <ai_platform_api_get_network_report>
 8009aba:	4603      	mov	r3, r0
 8009abc:	f083 0301 	eor.w	r3, r3, #1
 8009ac0:	b2db      	uxtb	r3, r3
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d001      	beq.n	8009aca <ai_network_get_report+0x9a>
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	e00a      	b.n	8009ae0 <ai_network_get_report+0xb0>

    *report = r;
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	4618      	mov	r0, r3
 8009ace:	f107 0308 	add.w	r3, r7, #8
 8009ad2:	2288      	movs	r2, #136	@ 0x88
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	f003 ff36 	bl	800d946 <memcpy>
    return true;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e000      	b.n	8009ae0 <ai_network_get_report+0xb0>
  }
  return false;
 8009ade:	2300      	movs	r3, #0
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3798      	adds	r7, #152	@ 0x98
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	0800fa84 	.word	0x0800fa84
 8009aec:	0800fa8c 	.word	0x0800fa8c
 8009af0:	0800fab0 	.word	0x0800fab0
 8009af4:	0800facc 	.word	0x0800facc
 8009af8:	0800fae4 	.word	0x0800fae4
 8009afc:	00034ae8 	.word	0x00034ae8
 8009b00:	a1facade 	.word	0xa1facade
 8009b04:	730c4bd7 	.word	0x730c4bd7

08009b08 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b084      	sub	sp, #16
 8009b0c:	af02      	add	r7, sp, #8
 8009b0e:	6078      	str	r0, [r7, #4]
 8009b10:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8009b12:	2300      	movs	r3, #0
 8009b14:	9301      	str	r3, [sp, #4]
 8009b16:	2305      	movs	r3, #5
 8009b18:	9300      	str	r3, [sp, #0]
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	4a04      	ldr	r2, [pc, #16]	@ (8009b30 <ai_network_create+0x28>)
 8009b1e:	6839      	ldr	r1, [r7, #0]
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 fb9b 	bl	800a25c <ai_platform_network_create>
 8009b26:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3708      	adds	r7, #8
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}
 8009b30:	200009c4 	.word	0x200009c4

08009b34 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 8009b3e:	6839      	ldr	r1, [r7, #0]
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f000 fbcd 	bl	800a2e0 <ai_platform_network_init>
 8009b46:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8009b48:	2301      	movs	r3, #1
 8009b4a:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d101      	bne.n	8009b56 <ai_network_init+0x22>
 8009b52:	2300      	movs	r3, #0
 8009b54:	e026      	b.n	8009ba4 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 8009b56:	6839      	ldr	r1, [r7, #0]
 8009b58:	68f8      	ldr	r0, [r7, #12]
 8009b5a:	f7ff feaf 	bl	80098bc <network_configure_weights>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	461a      	mov	r2, r3
 8009b62:	7afb      	ldrb	r3, [r7, #11]
 8009b64:	4013      	ands	r3, r2
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	bf14      	ite	ne
 8009b6a:	2301      	movne	r3, #1
 8009b6c:	2300      	moveq	r3, #0
 8009b6e:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 8009b70:	6839      	ldr	r1, [r7, #0]
 8009b72:	68f8      	ldr	r0, [r7, #12]
 8009b74:	f7ff fdf6 	bl	8009764 <network_configure_activations>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	7afb      	ldrb	r3, [r7, #11]
 8009b7e:	4013      	ands	r3, r2
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	bf14      	ite	ne
 8009b84:	2301      	movne	r3, #1
 8009b86:	2300      	moveq	r3, #0
 8009b88:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f000 fc76 	bl	800a47c <ai_platform_network_post_init>
 8009b90:	4603      	mov	r3, r0
 8009b92:	461a      	mov	r2, r3
 8009b94:	7afb      	ldrb	r3, [r7, #11]
 8009b96:	4013      	ands	r3, r2
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	bf14      	ite	ne
 8009b9c:	2301      	movne	r3, #1
 8009b9e:	2300      	moveq	r3, #0
 8009ba0:	72fb      	strb	r3, [r7, #11]

  return ok;
 8009ba2:	7afb      	ldrb	r3, [r7, #11]
}
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	3710      	adds	r7, #16
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}

08009bac <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b084      	sub	sp, #16
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	60f8      	str	r0, [r7, #12]
 8009bb4:	60b9      	str	r1, [r7, #8]
 8009bb6:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8009bb8:	687a      	ldr	r2, [r7, #4]
 8009bba:	68b9      	ldr	r1, [r7, #8]
 8009bbc:	68f8      	ldr	r0, [r7, #12]
 8009bbe:	f000 fc8d 	bl	800a4dc <ai_platform_network_process>
 8009bc2:	4603      	mov	r3, r0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3710      	adds	r7, #16
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 8009bcc:	b4b0      	push	{r4, r5, r7}
 8009bce:	b08f      	sub	sp, #60	@ 0x3c
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
 8009bd4:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8009bd6:	4b15      	ldr	r3, [pc, #84]	@ (8009c2c <ai_network_data_activations_buffer_get+0x60>)
 8009bd8:	61fb      	str	r3, [r7, #28]
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	623b      	str	r3, [r7, #32]
 8009bde:	2300      	movs	r3, #0
 8009be0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009be2:	2300      	movs	r3, #0
 8009be4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009be6:	f242 03b4 	movw	r3, #8372	@ 0x20b4
 8009bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bec:	2301      	movs	r3, #1
 8009bee:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8009bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf4:	2204      	movs	r2, #4
 8009bf6:	f362 231f 	bfi	r3, r2, #8, #24
 8009bfa:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8009c30 <ai_network_data_activations_buffer_get+0x64>)
 8009bfe:	f107 040c 	add.w	r4, r7, #12
 8009c02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009c04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009c08:	f107 030c 	add.w	r3, r7, #12
 8009c0c:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	461d      	mov	r5, r3
 8009c12:	f107 041c 	add.w	r4, r7, #28
 8009c16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009c18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009c1a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8009c1e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	373c      	adds	r7, #60	@ 0x3c
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bcb0      	pop	{r4, r5, r7}
 8009c2a:	4770      	bx	lr
 8009c2c:	00040440 	.word	0x00040440
 8009c30:	0800fae8 	.word	0x0800fae8

08009c34 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 8009c34:	b4b0      	push	{r4, r5, r7}
 8009c36:	b08f      	sub	sp, #60	@ 0x3c
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8009c3e:	4b15      	ldr	r3, [pc, #84]	@ (8009c94 <ai_network_data_weights_buffer_get+0x60>)
 8009c40:	61fb      	str	r3, [r7, #28]
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	623b      	str	r3, [r7, #32]
 8009c46:	2300      	movs	r3, #0
 8009c48:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009c4e:	f24e 1328 	movw	r3, #57640	@ 0xe128
 8009c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c54:	2301      	movs	r3, #1
 8009c56:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8009c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5c:	2204      	movs	r2, #4
 8009c5e:	f362 231f 	bfi	r3, r2, #8, #24
 8009c62:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c64:	4b0c      	ldr	r3, [pc, #48]	@ (8009c98 <ai_network_data_weights_buffer_get+0x64>)
 8009c66:	f107 040c 	add.w	r4, r7, #12
 8009c6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009c6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009c70:	f107 030c 	add.w	r3, r7, #12
 8009c74:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	461d      	mov	r5, r3
 8009c7a:	f107 041c 	add.w	r4, r7, #28
 8009c7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009c80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009c82:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8009c86:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	373c      	adds	r7, #60	@ 0x3c
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bcb0      	pop	{r4, r5, r7}
 8009c92:	4770      	bx	lr
 8009c94:	40040440 	.word	0x40040440
 8009c98:	0800faf8 	.word	0x0800faf8

08009c9c <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 8009ca0:	4b02      	ldr	r3, [pc, #8]	@ (8009cac <ai_network_data_weights_get+0x10>)

}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr
 8009cac:	20000a68 	.word	0x20000a68

08009cb0 <ai_buffer_get_size>:
 8009cb0:	b378      	cbz	r0, 8009d12 <ai_buffer_get_size+0x62>
 8009cb2:	b410      	push	{r4}
 8009cb4:	6803      	ldr	r3, [r0, #0]
 8009cb6:	4a17      	ldr	r2, [pc, #92]	@ (8009d14 <ai_buffer_get_size+0x64>)
 8009cb8:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8009cbc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d01e      	beq.n	8009d02 <ai_buffer_get_size+0x52>
 8009cc4:	6984      	ldr	r4, [r0, #24]
 8009cc6:	6862      	ldr	r2, [r4, #4]
 8009cc8:	7d03      	ldrb	r3, [r0, #20]
 8009cca:	6941      	ldr	r1, [r0, #20]
 8009ccc:	f1a3 0301 	sub.w	r3, r3, #1
 8009cd0:	fab3 f383 	clz	r3, r3
 8009cd4:	095b      	lsrs	r3, r3, #5
 8009cd6:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8009cda:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8009cde:	da0b      	bge.n	8009cf8 <ai_buffer_get_size+0x48>
 8009ce0:	2b01      	cmp	r3, #1
 8009ce2:	d102      	bne.n	8009cea <ai_buffer_get_size+0x3a>
 8009ce4:	2802      	cmp	r0, #2
 8009ce6:	d007      	beq.n	8009cf8 <ai_buffer_get_size+0x48>
 8009ce8:	2302      	movs	r3, #2
 8009cea:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8009cee:	3301      	adds	r3, #1
 8009cf0:	4298      	cmp	r0, r3
 8009cf2:	fb01 f202 	mul.w	r2, r1, r2
 8009cf6:	d1f3      	bne.n	8009ce0 <ai_buffer_get_size+0x30>
 8009cf8:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8009cfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d00:	4770      	bx	lr
 8009d02:	2900      	cmp	r1, #0
 8009d04:	d0de      	beq.n	8009cc4 <ai_buffer_get_size+0x14>
 8009d06:	6984      	ldr	r4, [r0, #24]
 8009d08:	6862      	ldr	r2, [r4, #4]
 8009d0a:	321f      	adds	r2, #31
 8009d0c:	f022 021f 	bic.w	r2, r2, #31
 8009d10:	e7da      	b.n	8009cc8 <ai_buffer_get_size+0x18>
 8009d12:	4770      	bx	lr
 8009d14:	000400c0 	.word	0x000400c0

08009d18 <ai_buffer_array_sane>:
 8009d18:	b138      	cbz	r0, 8009d2a <ai_buffer_array_sane+0x12>
 8009d1a:	6843      	ldr	r3, [r0, #4]
 8009d1c:	b123      	cbz	r3, 8009d28 <ai_buffer_array_sane+0x10>
 8009d1e:	8840      	ldrh	r0, [r0, #2]
 8009d20:	3800      	subs	r0, #0
 8009d22:	bf18      	it	ne
 8009d24:	2001      	movne	r0, #1
 8009d26:	4770      	bx	lr
 8009d28:	4618      	mov	r0, r3
 8009d2a:	4770      	bx	lr

08009d2c <ai_platform_get_weights_map>:
 8009d2c:	2a00      	cmp	r2, #0
 8009d2e:	d037      	beq.n	8009da0 <ai_platform_get_weights_map+0x74>
 8009d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d32:	4604      	mov	r4, r0
 8009d34:	b1a0      	cbz	r0, 8009d60 <ai_platform_get_weights_map+0x34>
 8009d36:	460f      	mov	r7, r1
 8009d38:	b191      	cbz	r1, 8009d60 <ai_platform_get_weights_map+0x34>
 8009d3a:	4b25      	ldr	r3, [pc, #148]	@ (8009dd0 <ai_platform_get_weights_map+0xa4>)
 8009d3c:	6810      	ldr	r0, [r2, #0]
 8009d3e:	4298      	cmp	r0, r3
 8009d40:	4615      	mov	r5, r2
 8009d42:	d00f      	beq.n	8009d64 <ai_platform_get_weights_map+0x38>
 8009d44:	6855      	ldr	r5, [r2, #4]
 8009d46:	b15d      	cbz	r5, 8009d60 <ai_platform_get_weights_map+0x34>
 8009d48:	682e      	ldr	r6, [r5, #0]
 8009d4a:	429e      	cmp	r6, r3
 8009d4c:	d02a      	beq.n	8009da4 <ai_platform_get_weights_map+0x78>
 8009d4e:	f1a1 0001 	sub.w	r0, r1, #1
 8009d52:	6025      	str	r5, [r4, #0]
 8009d54:	fab0 f080 	clz	r0, r0
 8009d58:	0940      	lsrs	r0, r0, #5
 8009d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d5c:	42a7      	cmp	r7, r4
 8009d5e:	d034      	beq.n	8009dca <ai_platform_get_weights_map+0x9e>
 8009d60:	2000      	movs	r0, #0
 8009d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d64:	1d10      	adds	r0, r2, #4
 8009d66:	f7ff ffd7 	bl	8009d18 <ai_buffer_array_sane>
 8009d6a:	2800      	cmp	r0, #0
 8009d6c:	d0f8      	beq.n	8009d60 <ai_platform_get_weights_map+0x34>
 8009d6e:	88eb      	ldrh	r3, [r5, #6]
 8009d70:	429f      	cmp	r7, r3
 8009d72:	d1f5      	bne.n	8009d60 <ai_platform_get_weights_map+0x34>
 8009d74:	f04f 0c00 	mov.w	ip, #0
 8009d78:	1f20      	subs	r0, r4, #4
 8009d7a:	46e6      	mov	lr, ip
 8009d7c:	68ab      	ldr	r3, [r5, #8]
 8009d7e:	4463      	add	r3, ip
 8009d80:	f10c 0c1c 	add.w	ip, ip, #28
 8009d84:	685b      	ldr	r3, [r3, #4]
 8009d86:	b12b      	cbz	r3, 8009d94 <ai_platform_get_weights_map+0x68>
 8009d88:	f10e 0e01 	add.w	lr, lr, #1
 8009d8c:	4577      	cmp	r7, lr
 8009d8e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009d92:	d1f3      	bne.n	8009d7c <ai_platform_get_weights_map+0x50>
 8009d94:	eba7 000e 	sub.w	r0, r7, lr
 8009d98:	fab0 f080 	clz	r0, r0
 8009d9c:	0940      	lsrs	r0, r0, #5
 8009d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009da0:	2000      	movs	r0, #0
 8009da2:	4770      	bx	lr
 8009da4:	1f20      	subs	r0, r4, #4
 8009da6:	462a      	mov	r2, r5
 8009da8:	2400      	movs	r4, #0
 8009daa:	e000      	b.n	8009dae <ai_platform_get_weights_map+0x82>
 8009dac:	461c      	mov	r4, r3
 8009dae:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8009db2:	42b3      	cmp	r3, r6
 8009db4:	d0d2      	beq.n	8009d5c <ai_platform_get_weights_map+0x30>
 8009db6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009dba:	1c63      	adds	r3, r4, #1
 8009dbc:	429f      	cmp	r7, r3
 8009dbe:	d1f5      	bne.n	8009dac <ai_platform_get_weights_map+0x80>
 8009dc0:	3402      	adds	r4, #2
 8009dc2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009dc6:	42b3      	cmp	r3, r6
 8009dc8:	d1ca      	bne.n	8009d60 <ai_platform_get_weights_map+0x34>
 8009dca:	2001      	movs	r0, #1
 8009dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dce:	bf00      	nop
 8009dd0:	a1facade 	.word	0xa1facade

08009dd4 <ai_platform_get_activations_map>:
 8009dd4:	2a00      	cmp	r2, #0
 8009dd6:	d038      	beq.n	8009e4a <ai_platform_get_activations_map+0x76>
 8009dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dda:	4604      	mov	r4, r0
 8009ddc:	b1a0      	cbz	r0, 8009e08 <ai_platform_get_activations_map+0x34>
 8009dde:	460f      	mov	r7, r1
 8009de0:	b191      	cbz	r1, 8009e08 <ai_platform_get_activations_map+0x34>
 8009de2:	4b25      	ldr	r3, [pc, #148]	@ (8009e78 <ai_platform_get_activations_map+0xa4>)
 8009de4:	6810      	ldr	r0, [r2, #0]
 8009de6:	4298      	cmp	r0, r3
 8009de8:	4615      	mov	r5, r2
 8009dea:	d00f      	beq.n	8009e0c <ai_platform_get_activations_map+0x38>
 8009dec:	6a15      	ldr	r5, [r2, #32]
 8009dee:	b15d      	cbz	r5, 8009e08 <ai_platform_get_activations_map+0x34>
 8009df0:	682e      	ldr	r6, [r5, #0]
 8009df2:	429e      	cmp	r6, r3
 8009df4:	d02b      	beq.n	8009e4e <ai_platform_get_activations_map+0x7a>
 8009df6:	f1a1 0001 	sub.w	r0, r1, #1
 8009dfa:	6025      	str	r5, [r4, #0]
 8009dfc:	fab0 f080 	clz	r0, r0
 8009e00:	0940      	lsrs	r0, r0, #5
 8009e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e04:	42a7      	cmp	r7, r4
 8009e06:	d035      	beq.n	8009e74 <ai_platform_get_activations_map+0xa0>
 8009e08:	2000      	movs	r0, #0
 8009e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e0c:	f102 000c 	add.w	r0, r2, #12
 8009e10:	f7ff ff82 	bl	8009d18 <ai_buffer_array_sane>
 8009e14:	2800      	cmp	r0, #0
 8009e16:	d0f7      	beq.n	8009e08 <ai_platform_get_activations_map+0x34>
 8009e18:	89eb      	ldrh	r3, [r5, #14]
 8009e1a:	429f      	cmp	r7, r3
 8009e1c:	d1f4      	bne.n	8009e08 <ai_platform_get_activations_map+0x34>
 8009e1e:	f04f 0c00 	mov.w	ip, #0
 8009e22:	1f20      	subs	r0, r4, #4
 8009e24:	46e6      	mov	lr, ip
 8009e26:	692b      	ldr	r3, [r5, #16]
 8009e28:	4463      	add	r3, ip
 8009e2a:	f10c 0c1c 	add.w	ip, ip, #28
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	b12b      	cbz	r3, 8009e3e <ai_platform_get_activations_map+0x6a>
 8009e32:	f10e 0e01 	add.w	lr, lr, #1
 8009e36:	4577      	cmp	r7, lr
 8009e38:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e3c:	d1f3      	bne.n	8009e26 <ai_platform_get_activations_map+0x52>
 8009e3e:	eba7 000e 	sub.w	r0, r7, lr
 8009e42:	fab0 f080 	clz	r0, r0
 8009e46:	0940      	lsrs	r0, r0, #5
 8009e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e4a:	2000      	movs	r0, #0
 8009e4c:	4770      	bx	lr
 8009e4e:	1f20      	subs	r0, r4, #4
 8009e50:	462a      	mov	r2, r5
 8009e52:	2400      	movs	r4, #0
 8009e54:	e000      	b.n	8009e58 <ai_platform_get_activations_map+0x84>
 8009e56:	461c      	mov	r4, r3
 8009e58:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8009e5c:	42b3      	cmp	r3, r6
 8009e5e:	d0d1      	beq.n	8009e04 <ai_platform_get_activations_map+0x30>
 8009e60:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e64:	1c63      	adds	r3, r4, #1
 8009e66:	429f      	cmp	r7, r3
 8009e68:	d1f5      	bne.n	8009e56 <ai_platform_get_activations_map+0x82>
 8009e6a:	3402      	adds	r4, #2
 8009e6c:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009e70:	42b3      	cmp	r3, r6
 8009e72:	d1c9      	bne.n	8009e08 <ai_platform_get_activations_map+0x34>
 8009e74:	2001      	movs	r0, #1
 8009e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e78:	a1facade 	.word	0xa1facade

08009e7c <ai_platform_runtime_get_revision>:
 8009e7c:	4800      	ldr	r0, [pc, #0]	@ (8009e80 <ai_platform_runtime_get_revision+0x4>)
 8009e7e:	4770      	bx	lr
 8009e80:	08021228 	.word	0x08021228

08009e84 <ai_platform_runtime_get_version>:
 8009e84:	b082      	sub	sp, #8
 8009e86:	200a      	movs	r0, #10
 8009e88:	b002      	add	sp, #8
 8009e8a:	4770      	bx	lr

08009e8c <ai_platform_api_get_version>:
 8009e8c:	4b09      	ldr	r3, [pc, #36]	@ (8009eb4 <ai_platform_api_get_version+0x28>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	2000      	movs	r0, #0
 8009e92:	b2da      	uxtb	r2, r3
 8009e94:	f362 0007 	bfi	r0, r2, #0, #8
 8009e98:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009e9c:	f362 200f 	bfi	r0, r2, #8, #8
 8009ea0:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8009ea4:	f362 4017 	bfi	r0, r2, #16, #8
 8009ea8:	0e1b      	lsrs	r3, r3, #24
 8009eaa:	b082      	sub	sp, #8
 8009eac:	f363 601f 	bfi	r0, r3, #24, #8
 8009eb0:	b002      	add	sp, #8
 8009eb2:	4770      	bx	lr
 8009eb4:	0802122c 	.word	0x0802122c

08009eb8 <ai_platform_interface_api_get_version>:
 8009eb8:	4b09      	ldr	r3, [pc, #36]	@ (8009ee0 <ai_platform_interface_api_get_version+0x28>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	2000      	movs	r0, #0
 8009ebe:	b2da      	uxtb	r2, r3
 8009ec0:	f362 0007 	bfi	r0, r2, #0, #8
 8009ec4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009ec8:	f362 200f 	bfi	r0, r2, #8, #8
 8009ecc:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8009ed0:	f362 4017 	bfi	r0, r2, #16, #8
 8009ed4:	0e1b      	lsrs	r3, r3, #24
 8009ed6:	b082      	sub	sp, #8
 8009ed8:	f363 601f 	bfi	r0, r3, #24, #8
 8009edc:	b002      	add	sp, #8
 8009ede:	4770      	bx	lr
 8009ee0:	08021230 	.word	0x08021230

08009ee4 <ai_platform_context_acquire>:
 8009ee4:	6802      	ldr	r2, [r0, #0]
 8009ee6:	4b02      	ldr	r3, [pc, #8]	@ (8009ef0 <ai_platform_context_acquire+0xc>)
 8009ee8:	4393      	bics	r3, r2
 8009eea:	bf18      	it	ne
 8009eec:	2000      	movne	r0, #0
 8009eee:	4770      	bx	lr
 8009ef0:	a1c00100 	.word	0xa1c00100

08009ef4 <ai_platform_network_set_error>:
 8009ef4:	b110      	cbz	r0, 8009efc <ai_platform_network_set_error+0x8>
 8009ef6:	300c      	adds	r0, #12
 8009ef8:	f000 bd32 	b.w	800a960 <core_set_error>
 8009efc:	4770      	bx	lr
 8009efe:	bf00      	nop

08009f00 <ai_platform_api_get_network_report>:
 8009f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f04:	4ba4      	ldr	r3, [pc, #656]	@ (800a198 <ai_platform_api_get_network_report+0x298>)
 8009f06:	6802      	ldr	r2, [r0, #0]
 8009f08:	b089      	sub	sp, #36	@ 0x24
 8009f0a:	4393      	bics	r3, r2
 8009f0c:	9002      	str	r0, [sp, #8]
 8009f0e:	9103      	str	r1, [sp, #12]
 8009f10:	d164      	bne.n	8009fdc <ai_platform_api_get_network_report+0xdc>
 8009f12:	2900      	cmp	r1, #0
 8009f14:	d075      	beq.n	800a002 <ai_platform_api_get_network_report+0x102>
 8009f16:	2400      	movs	r4, #0
 8009f18:	67cc      	str	r4, [r1, #124]	@ 0x7c
 8009f1a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8009f1c:	b143      	cbz	r3, 8009f30 <ai_platform_api_get_network_report+0x30>
 8009f1e:	3401      	adds	r4, #1
 8009f20:	67cc      	str	r4, [r1, #124]	@ 0x7c
 8009f22:	691a      	ldr	r2, [r3, #16]
 8009f24:	429a      	cmp	r2, r3
 8009f26:	d003      	beq.n	8009f30 <ai_platform_api_get_network_report+0x30>
 8009f28:	b112      	cbz	r2, 8009f30 <ai_platform_api_get_network_report+0x30>
 8009f2a:	4613      	mov	r3, r2
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d1f6      	bne.n	8009f1e <ai_platform_api_get_network_report+0x1e>
 8009f30:	2c00      	cmp	r4, #0
 8009f32:	f000 812a 	beq.w	800a18a <ai_platform_api_get_network_report+0x28a>
 8009f36:	9a02      	ldr	r2, [sp, #8]
 8009f38:	8e13      	ldrh	r3, [r2, #48]	@ 0x30
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d053      	beq.n	8009fe6 <ai_platform_api_get_network_report+0xe6>
 8009f3e:	f8d2 a034 	ldr.w	sl, [r2, #52]	@ 0x34
 8009f42:	f1ba 0f00 	cmp.w	sl, #0
 8009f46:	d04e      	beq.n	8009fe6 <ai_platform_api_get_network_report+0xe6>
 8009f48:	f04f 0b00 	mov.w	fp, #0
 8009f4c:	465d      	mov	r5, fp
 8009f4e:	e015      	b.n	8009f7c <ai_platform_api_get_network_report+0x7c>
 8009f50:	00e9      	lsls	r1, r5, #3
 8009f52:	2201      	movs	r2, #1
 8009f54:	507a      	str	r2, [r7, r1]
 8009f56:	69b1      	ldr	r1, [r6, #24]
 8009f58:	6849      	ldr	r1, [r1, #4]
 8009f5a:	60a3      	str	r3, [r4, #8]
 8009f5c:	f04f 0201 	mov.w	r2, #1
 8009f60:	7522      	strb	r2, [r4, #20]
 8009f62:	6963      	ldr	r3, [r4, #20]
 8009f64:	6121      	str	r1, [r4, #16]
 8009f66:	f369 231f 	bfi	r3, r9, #8, #24
 8009f6a:	e9c4 0c00 	strd	r0, ip, [r4]
 8009f6e:	e9c4 3805 	strd	r3, r8, [r4, #20]
 8009f72:	2200      	movs	r2, #0
 8009f74:	60e2      	str	r2, [r4, #12]
 8009f76:	3501      	adds	r5, #1
 8009f78:	f10b 0b1c 	add.w	fp, fp, #28
 8009f7c:	f8ba 3000 	ldrh.w	r3, [sl]
 8009f80:	42ab      	cmp	r3, r5
 8009f82:	b2aa      	uxth	r2, r5
 8009f84:	d942      	bls.n	800a00c <ai_platform_api_get_network_report+0x10c>
 8009f86:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d03e      	beq.n	800a00c <ai_platform_api_get_network_report+0x10c>
 8009f8e:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8009f92:	2e00      	cmp	r6, #0
 8009f94:	d03a      	beq.n	800a00c <ai_platform_api_get_network_report+0x10c>
 8009f96:	f8da 3008 	ldr.w	r3, [sl, #8]
 8009f9a:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8009f9e:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8009fa2:	69b3      	ldr	r3, [r6, #24]
 8009fa4:	6818      	ldr	r0, [r3, #0]
 8009fa6:	68b3      	ldr	r3, [r6, #8]
 8009fa8:	00ea      	lsls	r2, r5, #3
 8009faa:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8009fae:	9201      	str	r2, [sp, #4]
 8009fb0:	f002 fc0c 	bl	800c7cc <ai_array_to_buffer_fmt>
 8009fb4:	69b1      	ldr	r1, [r6, #24]
 8009fb6:	eb07 03c5 	add.w	r3, r7, r5, lsl #3
 8009fba:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8009fbe:	445c      	add	r4, fp
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d0c9      	beq.n	8009f58 <ai_platform_api_get_network_report+0x58>
 8009fc4:	2100      	movs	r1, #0
 8009fc6:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8009fca:	6831      	ldr	r1, [r6, #0]
 8009fcc:	6059      	str	r1, [r3, #4]
 8009fce:	b111      	cbz	r1, 8009fd6 <ai_platform_api_get_network_report+0xd6>
 8009fd0:	8849      	ldrh	r1, [r1, #2]
 8009fd2:	2900      	cmp	r1, #0
 8009fd4:	d1bc      	bne.n	8009f50 <ai_platform_api_get_network_report+0x50>
 8009fd6:	69b1      	ldr	r1, [r6, #24]
 8009fd8:	2300      	movs	r3, #0
 8009fda:	e7bd      	b.n	8009f58 <ai_platform_api_get_network_report+0x58>
 8009fdc:	2400      	movs	r4, #0
 8009fde:	4620      	mov	r0, r4
 8009fe0:	b009      	add	sp, #36	@ 0x24
 8009fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fe6:	9b03      	ldr	r3, [sp, #12]
 8009fe8:	9802      	ldr	r0, [sp, #8]
 8009fea:	2400      	movs	r4, #0
 8009fec:	63dc      	str	r4, [r3, #60]	@ 0x3c
 8009fee:	871c      	strh	r4, [r3, #56]	@ 0x38
 8009ff0:	2218      	movs	r2, #24
 8009ff2:	2112      	movs	r1, #18
 8009ff4:	300c      	adds	r0, #12
 8009ff6:	f000 fcb3 	bl	800a960 <core_set_error>
 8009ffa:	4620      	mov	r0, r4
 8009ffc:	b009      	add	sp, #36	@ 0x24
 8009ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a002:	460c      	mov	r4, r1
 800a004:	4620      	mov	r0, r4
 800a006:	b009      	add	sp, #36	@ 0x24
 800a008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a00c:	2a00      	cmp	r2, #0
 800a00e:	d0ea      	beq.n	8009fe6 <ai_platform_api_get_network_report+0xe6>
 800a010:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a014:	9903      	ldr	r1, [sp, #12]
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	63cb      	str	r3, [r1, #60]	@ 0x3c
 800a01a:	9b02      	ldr	r3, [sp, #8]
 800a01c:	870a      	strh	r2, [r1, #56]	@ 0x38
 800a01e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800a020:	2b01      	cmp	r3, #1
 800a022:	f240 80a4 	bls.w	800a16e <ai_platform_api_get_network_report+0x26e>
 800a026:	9b02      	ldr	r3, [sp, #8]
 800a028:	f04f 0900 	mov.w	r9, #0
 800a02c:	f8d3 8034 	ldr.w	r8, [r3, #52]	@ 0x34
 800a030:	464d      	mov	r5, r9
 800a032:	46cb      	mov	fp, r9
 800a034:	e016      	b.n	800a064 <ai_platform_api_get_network_report+0x164>
 800a036:	2201      	movs	r2, #1
 800a038:	f84a 200e 	str.w	r2, [sl, lr]
 800a03c:	69b1      	ldr	r1, [r6, #24]
 800a03e:	684a      	ldr	r2, [r1, #4]
 800a040:	60a3      	str	r3, [r4, #8]
 800a042:	9b01      	ldr	r3, [sp, #4]
 800a044:	61a3      	str	r3, [r4, #24]
 800a046:	f04f 0301 	mov.w	r3, #1
 800a04a:	7523      	strb	r3, [r4, #20]
 800a04c:	6963      	ldr	r3, [r4, #20]
 800a04e:	6122      	str	r2, [r4, #16]
 800a050:	e9c4 0c00 	strd	r0, ip, [r4]
 800a054:	f367 231f 	bfi	r3, r7, #8, #24
 800a058:	f8c4 b00c 	str.w	fp, [r4, #12]
 800a05c:	3501      	adds	r5, #1
 800a05e:	f109 091c 	add.w	r9, r9, #28
 800a062:	6163      	str	r3, [r4, #20]
 800a064:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800a068:	42ab      	cmp	r3, r5
 800a06a:	b2aa      	uxth	r2, r5
 800a06c:	d927      	bls.n	800a0be <ai_platform_api_get_network_report+0x1be>
 800a06e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a072:	b323      	cbz	r3, 800a0be <ai_platform_api_get_network_report+0x1be>
 800a074:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800a078:	b30e      	cbz	r6, 800a0be <ai_platform_api_get_network_report+0x1be>
 800a07a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800a07e:	68b7      	ldr	r7, [r6, #8]
 800a080:	e9d3 4a01 	ldrd	r4, sl, [r3, #4]
 800a084:	69b3      	ldr	r3, [r6, #24]
 800a086:	6818      	ldr	r0, [r3, #0]
 800a088:	68f3      	ldr	r3, [r6, #12]
 800a08a:	9301      	str	r3, [sp, #4]
 800a08c:	f002 fb9e 	bl	800c7cc <ai_array_to_buffer_fmt>
 800a090:	69b1      	ldr	r1, [r6, #24]
 800a092:	eb0a 03c5 	add.w	r3, sl, r5, lsl #3
 800a096:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800a09a:	444c      	add	r4, r9
 800a09c:	f3c7 2717 	ubfx	r7, r7, #8, #24
 800a0a0:	ea4f 0ec5 	mov.w	lr, r5, lsl #3
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d0ca      	beq.n	800a03e <ai_platform_api_get_network_report+0x13e>
 800a0a8:	f84a b035 	str.w	fp, [sl, r5, lsl #3]
 800a0ac:	6831      	ldr	r1, [r6, #0]
 800a0ae:	6059      	str	r1, [r3, #4]
 800a0b0:	b111      	cbz	r1, 800a0b8 <ai_platform_api_get_network_report+0x1b8>
 800a0b2:	8849      	ldrh	r1, [r1, #2]
 800a0b4:	2900      	cmp	r1, #0
 800a0b6:	d1be      	bne.n	800a036 <ai_platform_api_get_network_report+0x136>
 800a0b8:	69b1      	ldr	r1, [r6, #24]
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	e7bf      	b.n	800a03e <ai_platform_api_get_network_report+0x13e>
 800a0be:	2a00      	cmp	r2, #0
 800a0c0:	d055      	beq.n	800a16e <ai_platform_api_get_network_report+0x26e>
 800a0c2:	9902      	ldr	r1, [sp, #8]
 800a0c4:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800a0c8:	f101 0628 	add.w	r6, r1, #40	@ 0x28
 800a0cc:	9903      	ldr	r1, [sp, #12]
 800a0ce:	685b      	ldr	r3, [r3, #4]
 800a0d0:	640b      	str	r3, [r1, #64]	@ 0x40
 800a0d2:	874a      	strh	r2, [r1, #58]	@ 0x3a
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	f7ff fe1f 	bl	8009d18 <ai_buffer_array_sane>
 800a0da:	4604      	mov	r4, r0
 800a0dc:	b968      	cbnz	r0, 800a0fa <ai_platform_api_get_network_report+0x1fa>
 800a0de:	4630      	mov	r0, r6
 800a0e0:	f7ff fe1a 	bl	8009d18 <ai_buffer_array_sane>
 800a0e4:	b148      	cbz	r0, 800a0fa <ai_platform_api_get_network_report+0x1fa>
 800a0e6:	9b02      	ldr	r3, [sp, #8]
 800a0e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0ea:	b133      	cbz	r3, 800a0fa <ai_platform_api_get_network_report+0x1fa>
 800a0ec:	9802      	ldr	r0, [sp, #8]
 800a0ee:	2213      	movs	r2, #19
 800a0f0:	2111      	movs	r1, #17
 800a0f2:	300c      	adds	r0, #12
 800a0f4:	f000 fc34 	bl	800a960 <core_set_error>
 800a0f8:	e771      	b.n	8009fde <ai_platform_api_get_network_report+0xde>
 800a0fa:	9d02      	ldr	r5, [sp, #8]
 800a0fc:	f105 0720 	add.w	r7, r5, #32
 800a100:	4638      	mov	r0, r7
 800a102:	f7ff fe09 	bl	8009d18 <ai_buffer_array_sane>
 800a106:	4604      	mov	r4, r0
 800a108:	b960      	cbnz	r0, 800a124 <ai_platform_api_get_network_report+0x224>
 800a10a:	4638      	mov	r0, r7
 800a10c:	f7ff fe04 	bl	8009d18 <ai_buffer_array_sane>
 800a110:	b140      	cbz	r0, 800a124 <ai_platform_api_get_network_report+0x224>
 800a112:	8c6b      	ldrh	r3, [r5, #34]	@ 0x22
 800a114:	b133      	cbz	r3, 800a124 <ai_platform_api_get_network_report+0x224>
 800a116:	9802      	ldr	r0, [sp, #8]
 800a118:	2212      	movs	r2, #18
 800a11a:	2111      	movs	r1, #17
 800a11c:	300c      	adds	r0, #12
 800a11e:	f000 fc1f 	bl	800a960 <core_set_error>
 800a122:	e75c      	b.n	8009fde <ai_platform_api_get_network_report+0xde>
 800a124:	9a02      	ldr	r2, [sp, #8]
 800a126:	9c03      	ldr	r4, [sp, #12]
 800a128:	6853      	ldr	r3, [r2, #4]
 800a12a:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
 800a12e:	4b1b      	ldr	r3, [pc, #108]	@ (800a19c <ai_platform_api_get_network_report+0x29c>)
 800a130:	6123      	str	r3, [r4, #16]
 800a132:	230a      	movs	r3, #10
 800a134:	6163      	str	r3, [r4, #20]
 800a136:	f240 2c01 	movw	ip, #513	@ 0x201
 800a13a:	f240 5301 	movw	r3, #1281	@ 0x501
 800a13e:	e9c4 c309 	strd	ip, r3, [r4, #36]	@ 0x24
 800a142:	6890      	ldr	r0, [r2, #8]
 800a144:	f002 fbf2 	bl	800c92c <ai_platform_version_get>
 800a148:	4b15      	ldr	r3, [pc, #84]	@ (800a1a0 <ai_platform_api_get_network_report+0x2a0>)
 800a14a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800a14c:	6220      	str	r0, [r4, #32]
 800a14e:	429a      	cmp	r2, r3
 800a150:	d128      	bne.n	800a1a4 <ai_platform_api_get_network_report+0x2a4>
 800a152:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a156:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a15a:	e882 0003 	stmia.w	r2, {r0, r1}
 800a15e:	e897 0003 	ldmia.w	r7, {r0, r1}
 800a162:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 800a166:	e883 0003 	stmia.w	r3, {r0, r1}
 800a16a:	2401      	movs	r4, #1
 800a16c:	e737      	b.n	8009fde <ai_platform_api_get_network_report+0xde>
 800a16e:	9b03      	ldr	r3, [sp, #12]
 800a170:	9802      	ldr	r0, [sp, #8]
 800a172:	2400      	movs	r4, #0
 800a174:	641c      	str	r4, [r3, #64]	@ 0x40
 800a176:	875c      	strh	r4, [r3, #58]	@ 0x3a
 800a178:	2218      	movs	r2, #24
 800a17a:	2113      	movs	r1, #19
 800a17c:	300c      	adds	r0, #12
 800a17e:	f000 fbef 	bl	800a960 <core_set_error>
 800a182:	4620      	mov	r0, r4
 800a184:	b009      	add	sp, #36	@ 0x24
 800a186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a18a:	9802      	ldr	r0, [sp, #8]
 800a18c:	2218      	movs	r2, #24
 800a18e:	2111      	movs	r1, #17
 800a190:	300c      	adds	r0, #12
 800a192:	f000 fbe5 	bl	800a960 <core_set_error>
 800a196:	e722      	b.n	8009fde <ai_platform_api_get_network_report+0xde>
 800a198:	a1c00100 	.word	0xa1c00100
 800a19c:	08021228 	.word	0x08021228
 800a1a0:	a1facade 	.word	0xa1facade
 800a1a4:	9903      	ldr	r1, [sp, #12]
 800a1a6:	4b2b      	ldr	r3, [pc, #172]	@ (800a254 <ai_platform_api_get_network_report+0x354>)
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	e9c1 2212 	strd	r2, r2, [r1, #72]	@ 0x48
 800a1ae:	e9c1 2214 	strd	r2, r2, [r1, #80]	@ 0x50
 800a1b2:	4a29      	ldr	r2, [pc, #164]	@ (800a258 <ai_platform_api_get_network_report+0x358>)
 800a1b4:	644a      	str	r2, [r1, #68]	@ 0x44
 800a1b6:	f10d 0c10 	add.w	ip, sp, #16
 800a1ba:	f240 4201 	movw	r2, #1025	@ 0x401
 800a1be:	f8c1 c05c 	str.w	ip, [r1, #92]	@ 0x5c
 800a1c2:	658a      	str	r2, [r1, #88]	@ 0x58
 800a1c4:	f101 0844 	add.w	r8, r1, #68	@ 0x44
 800a1c8:	f101 0960 	add.w	r9, r1, #96	@ 0x60
 800a1cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a1ce:	4645      	mov	r5, r8
 800a1d0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800a1d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1d6:	464c      	mov	r4, r9
 800a1d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a1de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a1e2:	4630      	mov	r0, r6
 800a1e4:	f7ff fd98 	bl	8009d18 <ai_buffer_array_sane>
 800a1e8:	b998      	cbnz	r0, 800a212 <ai_platform_api_get_network_report+0x312>
 800a1ea:	4638      	mov	r0, r7
 800a1ec:	f7ff fd94 	bl	8009d18 <ai_buffer_array_sane>
 800a1f0:	b908      	cbnz	r0, 800a1f6 <ai_platform_api_get_network_report+0x2f6>
 800a1f2:	2401      	movs	r4, #1
 800a1f4:	e6f3      	b.n	8009fde <ai_platform_api_get_network_report+0xde>
 800a1f6:	4638      	mov	r0, r7
 800a1f8:	f7ff fd8e 	bl	8009d18 <ai_buffer_array_sane>
 800a1fc:	b1b8      	cbz	r0, 800a22e <ai_platform_api_get_network_report+0x32e>
 800a1fe:	9b02      	ldr	r3, [sp, #8]
 800a200:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800a202:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a204:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 800a208:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a20c:	e888 0007 	stmia.w	r8, {r0, r1, r2}
 800a210:	e7ef      	b.n	800a1f2 <ai_platform_api_get_network_report+0x2f2>
 800a212:	4630      	mov	r0, r6
 800a214:	f7ff fd80 	bl	8009d18 <ai_buffer_array_sane>
 800a218:	b190      	cbz	r0, 800a240 <ai_platform_api_get_network_report+0x340>
 800a21a:	9b02      	ldr	r3, [sp, #8]
 800a21c:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 800a21e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a220:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 800a224:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a228:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 800a22c:	e7dd      	b.n	800a1ea <ai_platform_api_get_network_report+0x2ea>
 800a22e:	4604      	mov	r4, r0
 800a230:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a232:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 800a236:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a23a:	e888 0007 	stmia.w	r8, {r0, r1, r2}
 800a23e:	deff      	udf	#255	@ 0xff
 800a240:	4604      	mov	r4, r0
 800a242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a244:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 800a248:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a24c:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 800a250:	deff      	udf	#255	@ 0xff
 800a252:	bf00      	nop
 800a254:	0800fb18 	.word	0x0800fb18
 800a258:	00040440 	.word	0x00040440

0800a25c <ai_platform_network_create>:
 800a25c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a260:	b083      	sub	sp, #12
 800a262:	f89d 9028 	ldrb.w	r9, [sp, #40]	@ 0x28
 800a266:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 800a26a:	b320      	cbz	r0, 800a2b6 <ai_platform_network_create+0x5a>
 800a26c:	6002      	str	r2, [r0, #0]
 800a26e:	4616      	mov	r6, r2
 800a270:	461f      	mov	r7, r3
 800a272:	4604      	mov	r4, r0
 800a274:	f000 fb72 	bl	800a95c <core_init>
 800a278:	b970      	cbnz	r0, 800a298 <ai_platform_network_create+0x3c>
 800a27a:	2530      	movs	r5, #48	@ 0x30
 800a27c:	2300      	movs	r3, #0
 800a27e:	6023      	str	r3, [r4, #0]
 800a280:	2410      	movs	r4, #16
 800a282:	4642      	mov	r2, r8
 800a284:	4649      	mov	r1, r9
 800a286:	4638      	mov	r0, r7
 800a288:	f002 fb4a 	bl	800c920 <ai_version_get>
 800a28c:	60b0      	str	r0, [r6, #8]
 800a28e:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800a292:	b003      	add	sp, #12
 800a294:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a298:	2200      	movs	r2, #0
 800a29a:	4649      	mov	r1, r9
 800a29c:	4638      	mov	r0, r7
 800a29e:	f002 fb3f 	bl	800c920 <ai_version_get>
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	4605      	mov	r5, r0
 800a2a6:	2105      	movs	r1, #5
 800a2a8:	2001      	movs	r0, #1
 800a2aa:	f002 fb39 	bl	800c920 <ai_version_get>
 800a2ae:	4285      	cmp	r5, r0
 800a2b0:	d008      	beq.n	800a2c4 <ai_platform_network_create+0x68>
 800a2b2:	2501      	movs	r5, #1
 800a2b4:	e7e2      	b.n	800a27c <ai_platform_network_create+0x20>
 800a2b6:	2510      	movs	r5, #16
 800a2b8:	462c      	mov	r4, r5
 800a2ba:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800a2be:	b003      	add	sp, #12
 800a2c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a2c4:	4b05      	ldr	r3, [pc, #20]	@ (800a2dc <ai_platform_network_create+0x80>)
 800a2c6:	9301      	str	r3, [sp, #4]
 800a2c8:	a801      	add	r0, sp, #4
 800a2ca:	f000 fb55 	bl	800a978 <ai_check_custom_types>
 800a2ce:	b110      	cbz	r0, 800a2d6 <ai_platform_network_create+0x7a>
 800a2d0:	2400      	movs	r4, #0
 800a2d2:	4625      	mov	r5, r4
 800a2d4:	e7d5      	b.n	800a282 <ai_platform_network_create+0x26>
 800a2d6:	2502      	movs	r5, #2
 800a2d8:	e7d0      	b.n	800a27c <ai_platform_network_create+0x20>
 800a2da:	bf00      	nop
 800a2dc:	84048403 	.word	0x84048403

0800a2e0 <ai_platform_network_init>:
 800a2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2e4:	4b63      	ldr	r3, [pc, #396]	@ (800a474 <ai_platform_network_init+0x194>)
 800a2e6:	6802      	ldr	r2, [r0, #0]
 800a2e8:	4393      	bics	r3, r2
 800a2ea:	b083      	sub	sp, #12
 800a2ec:	d156      	bne.n	800a39c <ai_platform_network_init+0xbc>
 800a2ee:	4604      	mov	r4, r0
 800a2f0:	460f      	mov	r7, r1
 800a2f2:	2900      	cmp	r1, #0
 800a2f4:	f000 80a9 	beq.w	800a44a <ai_platform_network_init+0x16a>
 800a2f8:	680b      	ldr	r3, [r1, #0]
 800a2fa:	495f      	ldr	r1, [pc, #380]	@ (800a478 <ai_platform_network_init+0x198>)
 800a2fc:	428b      	cmp	r3, r1
 800a2fe:	d113      	bne.n	800a328 <ai_platform_network_init+0x48>
 800a300:	495c      	ldr	r1, [pc, #368]	@ (800a474 <ai_platform_network_init+0x194>)
 800a302:	89bd      	ldrh	r5, [r7, #12]
 800a304:	f8b7 a00e 	ldrh.w	sl, [r7, #14]
 800a308:	f8d7 8010 	ldr.w	r8, [r7, #16]
 800a30c:	f8b7 b004 	ldrh.w	fp, [r7, #4]
 800a310:	f8b7 9006 	ldrh.w	r9, [r7, #6]
 800a314:	68be      	ldr	r6, [r7, #8]
 800a316:	428a      	cmp	r2, r1
 800a318:	d02c      	beq.n	800a374 <ai_platform_network_init+0x94>
 800a31a:	2303      	movs	r3, #3
 800a31c:	6123      	str	r3, [r4, #16]
 800a31e:	4627      	mov	r7, r4
 800a320:	4638      	mov	r0, r7
 800a322:	b003      	add	sp, #12
 800a324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a328:	2101      	movs	r1, #1
 800a32a:	4638      	mov	r0, r7
 800a32c:	9301      	str	r3, [sp, #4]
 800a32e:	f8d7 b004 	ldr.w	fp, [r7, #4]
 800a332:	f7ff fcbd 	bl	8009cb0 <ai_buffer_get_size>
 800a336:	f107 081c 	add.w	r8, r7, #28
 800a33a:	4605      	mov	r5, r0
 800a33c:	2101      	movs	r1, #1
 800a33e:	4640      	mov	r0, r8
 800a340:	463e      	mov	r6, r7
 800a342:	6a3f      	ldr	r7, [r7, #32]
 800a344:	f7ff fcb4 	bl	8009cb0 <ai_buffer_get_size>
 800a348:	2d00      	cmp	r5, #0
 800a34a:	9b01      	ldr	r3, [sp, #4]
 800a34c:	bf0a      	itet	eq
 800a34e:	46a9      	moveq	r9, r5
 800a350:	f04f 0901 	movne.w	r9, #1
 800a354:	462e      	moveq	r6, r5
 800a356:	b330      	cbz	r0, 800a3a6 <ai_platform_network_init+0xc6>
 800a358:	2f00      	cmp	r7, #0
 800a35a:	f000 8084 	beq.w	800a466 <ai_platform_network_init+0x186>
 800a35e:	f04f 0a01 	mov.w	sl, #1
 800a362:	f1bb 0f00 	cmp.w	fp, #0
 800a366:	d021      	beq.n	800a3ac <ai_platform_network_init+0xcc>
 800a368:	2500      	movs	r5, #0
 800a36a:	6822      	ldr	r2, [r4, #0]
 800a36c:	4941      	ldr	r1, [pc, #260]	@ (800a474 <ai_platform_network_init+0x194>)
 800a36e:	428a      	cmp	r2, r1
 800a370:	46ab      	mov	fp, r5
 800a372:	d1d2      	bne.n	800a31a <ai_platform_network_init+0x3a>
 800a374:	8c62      	ldrh	r2, [r4, #34]	@ 0x22
 800a376:	454a      	cmp	r2, r9
 800a378:	4a3f      	ldr	r2, [pc, #252]	@ (800a478 <ai_platform_network_init+0x198>)
 800a37a:	d221      	bcs.n	800a3c0 <ai_platform_network_init+0xe0>
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d15c      	bne.n	800a43a <ai_platform_network_init+0x15a>
 800a380:	6266      	str	r6, [r4, #36]	@ 0x24
 800a382:	f8a4 9022 	strh.w	r9, [r4, #34]	@ 0x22
 800a386:	f8a4 b020 	strh.w	fp, [r4, #32]
 800a38a:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
 800a38e:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
 800a392:	8525      	strh	r5, [r4, #40]	@ 0x28
 800a394:	4620      	mov	r0, r4
 800a396:	f000 fb19 	bl	800a9cc <ai_layers_init_all>
 800a39a:	e7be      	b.n	800a31a <ai_platform_network_init+0x3a>
 800a39c:	2700      	movs	r7, #0
 800a39e:	4638      	mov	r0, r7
 800a3a0:	b003      	add	sp, #12
 800a3a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3a6:	4680      	mov	r8, r0
 800a3a8:	4682      	mov	sl, r0
 800a3aa:	e7da      	b.n	800a362 <ai_platform_network_init+0x82>
 800a3ac:	2d00      	cmp	r5, #0
 800a3ae:	d0dc      	beq.n	800a36a <ai_platform_network_init+0x8a>
 800a3b0:	2212      	movs	r2, #18
 800a3b2:	2110      	movs	r1, #16
 800a3b4:	f104 000c 	add.w	r0, r4, #12
 800a3b8:	f000 fad2 	bl	800a960 <core_set_error>
 800a3bc:	465f      	mov	r7, fp
 800a3be:	e7af      	b.n	800a320 <ai_platform_network_init+0x40>
 800a3c0:	4293      	cmp	r3, r2
 800a3c2:	d0dd      	beq.n	800a380 <ai_platform_network_init+0xa0>
 800a3c4:	f1b9 0f00 	cmp.w	r9, #0
 800a3c8:	d018      	beq.n	800a3fc <ai_platform_network_init+0x11c>
 800a3ca:	ebc9 03c9 	rsb	r3, r9, r9, lsl #3
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	f8cd 9004 	str.w	r9, [sp, #4]
 800a3d4:	2700      	movs	r7, #0
 800a3d6:	4699      	mov	r9, r3
 800a3d8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a3da:	eb06 0e07 	add.w	lr, r6, r7
 800a3de:	eb03 0c07 	add.w	ip, r3, r7
 800a3e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a3e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a3ea:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800a3ee:	371c      	adds	r7, #28
 800a3f0:	45b9      	cmp	r9, r7
 800a3f2:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 800a3f6:	d1ef      	bne.n	800a3d8 <ai_platform_network_init+0xf8>
 800a3f8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a3fc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800a3fe:	f8a4 9022 	strh.w	r9, [r4, #34]	@ 0x22
 800a402:	4553      	cmp	r3, sl
 800a404:	f8a4 b020 	strh.w	fp, [r4, #32]
 800a408:	d325      	bcc.n	800a456 <ai_platform_network_init+0x176>
 800a40a:	f1ba 0f00 	cmp.w	sl, #0
 800a40e:	d0be      	beq.n	800a38e <ai_platform_network_init+0xae>
 800a410:	ebca 0eca 	rsb	lr, sl, sl, lsl #3
 800a414:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800a418:	f04f 0c00 	mov.w	ip, #0
 800a41c:	eb08 070c 	add.w	r7, r8, ip
 800a420:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800a422:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a424:	4466      	add	r6, ip
 800a426:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800a428:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800a42c:	f10c 0c1c 	add.w	ip, ip, #28
 800a430:	45f4      	cmp	ip, lr
 800a432:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800a436:	d1f1      	bne.n	800a41c <ai_platform_network_init+0x13c>
 800a438:	e7a9      	b.n	800a38e <ai_platform_network_init+0xae>
 800a43a:	2212      	movs	r2, #18
 800a43c:	2116      	movs	r1, #22
 800a43e:	f104 000c 	add.w	r0, r4, #12
 800a442:	f000 fa8d 	bl	800a960 <core_set_error>
 800a446:	2700      	movs	r7, #0
 800a448:	e76a      	b.n	800a320 <ai_platform_network_init+0x40>
 800a44a:	2211      	movs	r2, #17
 800a44c:	2110      	movs	r1, #16
 800a44e:	300c      	adds	r0, #12
 800a450:	f000 fa86 	bl	800a960 <core_set_error>
 800a454:	e764      	b.n	800a320 <ai_platform_network_init+0x40>
 800a456:	2213      	movs	r2, #19
 800a458:	2116      	movs	r1, #22
 800a45a:	f104 000c 	add.w	r0, r4, #12
 800a45e:	f000 fa7f 	bl	800a960 <core_set_error>
 800a462:	2700      	movs	r7, #0
 800a464:	e75c      	b.n	800a320 <ai_platform_network_init+0x40>
 800a466:	2213      	movs	r2, #19
 800a468:	2110      	movs	r1, #16
 800a46a:	f104 000c 	add.w	r0, r4, #12
 800a46e:	f000 fa77 	bl	800a960 <core_set_error>
 800a472:	e755      	b.n	800a320 <ai_platform_network_init+0x40>
 800a474:	a1c00100 	.word	0xa1c00100
 800a478:	a1facade 	.word	0xa1facade

0800a47c <ai_platform_network_post_init>:
 800a47c:	b538      	push	{r3, r4, r5, lr}
 800a47e:	4b16      	ldr	r3, [pc, #88]	@ (800a4d8 <ai_platform_network_post_init+0x5c>)
 800a480:	6802      	ldr	r2, [r0, #0]
 800a482:	ea02 0103 	and.w	r1, r2, r3
 800a486:	4393      	bics	r3, r2
 800a488:	d108      	bne.n	800a49c <ai_platform_network_post_init+0x20>
 800a48a:	6903      	ldr	r3, [r0, #16]
 800a48c:	f013 0502 	ands.w	r5, r3, #2
 800a490:	4604      	mov	r4, r0
 800a492:	d005      	beq.n	800a4a0 <ai_platform_network_post_init+0x24>
 800a494:	428a      	cmp	r2, r1
 800a496:	d00a      	beq.n	800a4ae <ai_platform_network_post_init+0x32>
 800a498:	2001      	movs	r0, #1
 800a49a:	bd38      	pop	{r3, r4, r5, pc}
 800a49c:	2000      	movs	r0, #0
 800a49e:	bd38      	pop	{r3, r4, r5, pc}
 800a4a0:	2210      	movs	r2, #16
 800a4a2:	2111      	movs	r1, #17
 800a4a4:	300c      	adds	r0, #12
 800a4a6:	f000 fa5b 	bl	800a960 <core_set_error>
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	bd38      	pop	{r3, r4, r5, pc}
 800a4ae:	f000 fa9b 	bl	800a9e8 <ai_layers_post_init_all>
 800a4b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d0ef      	beq.n	800a498 <ai_platform_network_post_init+0x1c>
 800a4b8:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800a4ba:	e008      	b.n	800a4ce <ai_platform_network_post_init+0x52>
 800a4bc:	e9d4 3210 	ldrd	r3, r2, [r4, #64]	@ 0x40
 800a4c0:	4798      	blx	r3
 800a4c2:	692b      	ldr	r3, [r5, #16]
 800a4c4:	42ab      	cmp	r3, r5
 800a4c6:	d0e7      	beq.n	800a498 <ai_platform_network_post_init+0x1c>
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d0e5      	beq.n	800a498 <ai_platform_network_post_init+0x1c>
 800a4cc:	461d      	mov	r5, r3
 800a4ce:	4629      	mov	r1, r5
 800a4d0:	2000      	movs	r0, #0
 800a4d2:	2d00      	cmp	r5, #0
 800a4d4:	d1f2      	bne.n	800a4bc <ai_platform_network_post_init+0x40>
 800a4d6:	e7df      	b.n	800a498 <ai_platform_network_post_init+0x1c>
 800a4d8:	a1c00100 	.word	0xa1c00100

0800a4dc <ai_platform_network_process>:
 800a4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e0:	4bb5      	ldr	r3, [pc, #724]	@ (800a7b8 <ai_platform_network_process+0x2dc>)
 800a4e2:	4605      	mov	r5, r0
 800a4e4:	6800      	ldr	r0, [r0, #0]
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	4383      	bics	r3, r0
 800a4ea:	9202      	str	r2, [sp, #8]
 800a4ec:	f040 8140 	bne.w	800a770 <ai_platform_network_process+0x294>
 800a4f0:	8e2b      	ldrh	r3, [r5, #48]	@ 0x30
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	f000 8125 	beq.w	800a742 <ai_platform_network_process+0x266>
 800a4f8:	692b      	ldr	r3, [r5, #16]
 800a4fa:	f8d5 a034 	ldr.w	sl, [r5, #52]	@ 0x34
 800a4fe:	f003 0303 	and.w	r3, r3, #3
 800a502:	2700      	movs	r7, #0
 800a504:	2b03      	cmp	r3, #3
 800a506:	61af      	str	r7, [r5, #24]
 800a508:	f040 8137 	bne.w	800a77a <ai_platform_network_process+0x29e>
 800a50c:	2900      	cmp	r1, #0
 800a50e:	f000 811e 	beq.w	800a74e <ai_platform_network_process+0x272>
 800a512:	f1ba 0f00 	cmp.w	sl, #0
 800a516:	f000 811a 	beq.w	800a74e <ai_platform_network_process+0x272>
 800a51a:	f8ba 3000 	ldrh.w	r3, [sl]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	f000 8115 	beq.w	800a74e <ai_platform_network_process+0x272>
 800a524:	698b      	ldr	r3, [r1, #24]
 800a526:	9503      	str	r5, [sp, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	9301      	str	r3, [sp, #4]
 800a52c:	460e      	mov	r6, r1
 800a52e:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d072      	beq.n	800a61c <ai_platform_network_process+0x140>
 800a536:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800a53a:	2c00      	cmp	r4, #0
 800a53c:	d06e      	beq.n	800a61c <ai_platform_network_process+0x140>
 800a53e:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a542:	f8d3 9000 	ldr.w	r9, [r3]
 800a546:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 800a54a:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800a54e:	f000 81d3 	beq.w	800a8f8 <ai_platform_network_process+0x41c>
 800a552:	69a3      	ldr	r3, [r4, #24]
 800a554:	2101      	movs	r1, #1
 800a556:	4630      	mov	r0, r6
 800a558:	685d      	ldr	r5, [r3, #4]
 800a55a:	f7ff fba9 	bl	8009cb0 <ai_buffer_get_size>
 800a55e:	4285      	cmp	r5, r0
 800a560:	f0c0 8116 	bcc.w	800a790 <ai_platform_network_process+0x2b4>
 800a564:	68e0      	ldr	r0, [r4, #12]
 800a566:	69b1      	ldr	r1, [r6, #24]
 800a568:	68c2      	ldr	r2, [r0, #12]
 800a56a:	68cb      	ldr	r3, [r1, #12]
 800a56c:	429a      	cmp	r2, r3
 800a56e:	f040 810f 	bne.w	800a790 <ai_platform_network_process+0x2b4>
 800a572:	6882      	ldr	r2, [r0, #8]
 800a574:	688b      	ldr	r3, [r1, #8]
 800a576:	429a      	cmp	r2, r3
 800a578:	f040 810a 	bne.w	800a790 <ai_platform_network_process+0x2b4>
 800a57c:	6842      	ldr	r2, [r0, #4]
 800a57e:	684b      	ldr	r3, [r1, #4]
 800a580:	429a      	cmp	r2, r3
 800a582:	f040 8105 	bne.w	800a790 <ai_platform_network_process+0x2b4>
 800a586:	69a3      	ldr	r3, [r4, #24]
 800a588:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a58c:	f002 f9b6 	bl	800c8fc <ai_array_get_data_byte_size>
 800a590:	4605      	mov	r5, r0
 800a592:	4620      	mov	r0, r4
 800a594:	f002 f9dc 	bl	800c950 <get_tensor_byte_size>
 800a598:	4285      	cmp	r5, r0
 800a59a:	f0c0 80f9 	bcc.w	800a790 <ai_platform_network_process+0x2b4>
 800a59e:	69a3      	ldr	r3, [r4, #24]
 800a5a0:	6818      	ldr	r0, [r3, #0]
 800a5a2:	f002 f913 	bl	800c7cc <ai_array_to_buffer_fmt>
 800a5a6:	6833      	ldr	r3, [r6, #0]
 800a5a8:	4058      	eors	r0, r3
 800a5aa:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 800a5ae:	f040 81a5 	bne.w	800a8fc <ai_platform_network_process+0x420>
 800a5b2:	6873      	ldr	r3, [r6, #4]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	f000 819f 	beq.w	800a8f8 <ai_platform_network_process+0x41c>
 800a5ba:	69b3      	ldr	r3, [r6, #24]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	f000 81a5 	beq.w	800a90e <ai_platform_network_process+0x432>
 800a5c4:	9a01      	ldr	r2, [sp, #4]
 800a5c6:	429a      	cmp	r2, r3
 800a5c8:	bf38      	it	cc
 800a5ca:	461a      	movcc	r2, r3
 800a5cc:	4620      	mov	r0, r4
 800a5ce:	9201      	str	r2, [sp, #4]
 800a5d0:	f002 f9be 	bl	800c950 <get_tensor_byte_size>
 800a5d4:	f8c8 0008 	str.w	r0, [r8, #8]
 800a5d8:	69b3      	ldr	r3, [r6, #24]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	fb00 f303 	mul.w	r3, r0, r3
 800a5e0:	f8c8 300c 	str.w	r3, [r8, #12]
 800a5e4:	6871      	ldr	r1, [r6, #4]
 800a5e6:	f8c8 1004 	str.w	r1, [r8, #4]
 800a5ea:	440b      	add	r3, r1
 800a5ec:	f849 300b 	str.w	r3, [r9, fp]
 800a5f0:	69a0      	ldr	r0, [r4, #24]
 800a5f2:	6803      	ldr	r3, [r0, #0]
 800a5f4:	009a      	lsls	r2, r3, #2
 800a5f6:	f107 0701 	add.w	r7, r7, #1
 800a5fa:	f106 061c 	add.w	r6, r6, #28
 800a5fe:	f100 80b1 	bmi.w	800a764 <ai_platform_network_process+0x288>
 800a602:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800a606:	1a9b      	subs	r3, r3, r2
 800a608:	4419      	add	r1, r3
 800a60a:	6081      	str	r1, [r0, #8]
 800a60c:	69a3      	ldr	r3, [r4, #24]
 800a60e:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800a612:	60da      	str	r2, [r3, #12]
 800a614:	f8ba 3000 	ldrh.w	r3, [sl]
 800a618:	42bb      	cmp	r3, r7
 800a61a:	d888      	bhi.n	800a52e <ai_platform_network_process+0x52>
 800a61c:	9d03      	ldr	r5, [sp, #12]
 800a61e:	9b02      	ldr	r3, [sp, #8]
 800a620:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 800a622:	2b00      	cmp	r3, #0
 800a624:	f000 817c 	beq.w	800a920 <ai_platform_network_process+0x444>
 800a628:	2a01      	cmp	r2, #1
 800a62a:	f240 80bd 	bls.w	800a7a8 <ai_platform_network_process+0x2cc>
 800a62e:	f8d5 8034 	ldr.w	r8, [r5, #52]	@ 0x34
 800a632:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800a636:	2b00      	cmp	r3, #0
 800a638:	f000 80b6 	beq.w	800a7a8 <ai_platform_network_process+0x2cc>
 800a63c:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a640:	2700      	movs	r7, #0
 800a642:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a646:	2b00      	cmp	r3, #0
 800a648:	f000 80bd 	beq.w	800a7c6 <ai_platform_network_process+0x2ea>
 800a64c:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 800a650:	2e00      	cmp	r6, #0
 800a652:	f000 80b8 	beq.w	800a7c6 <ai_platform_network_process+0x2ea>
 800a656:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800a65a:	681c      	ldr	r4, [r3, #0]
 800a65c:	eb14 1907 	adds.w	r9, r4, r7, lsl #4
 800a660:	ea4f 1a07 	mov.w	sl, r7, lsl #4
 800a664:	f000 8160 	beq.w	800a928 <ai_platform_network_process+0x44c>
 800a668:	69b3      	ldr	r3, [r6, #24]
 800a66a:	2101      	movs	r1, #1
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	9302      	str	r3, [sp, #8]
 800a670:	4658      	mov	r0, fp
 800a672:	f7ff fb1d 	bl	8009cb0 <ai_buffer_get_size>
 800a676:	9b02      	ldr	r3, [sp, #8]
 800a678:	4283      	cmp	r3, r0
 800a67a:	f0c0 8095 	bcc.w	800a7a8 <ai_platform_network_process+0x2cc>
 800a67e:	68f0      	ldr	r0, [r6, #12]
 800a680:	f8db 1018 	ldr.w	r1, [fp, #24]
 800a684:	68c2      	ldr	r2, [r0, #12]
 800a686:	68cb      	ldr	r3, [r1, #12]
 800a688:	429a      	cmp	r2, r3
 800a68a:	f040 808d 	bne.w	800a7a8 <ai_platform_network_process+0x2cc>
 800a68e:	6882      	ldr	r2, [r0, #8]
 800a690:	688b      	ldr	r3, [r1, #8]
 800a692:	429a      	cmp	r2, r3
 800a694:	f040 8088 	bne.w	800a7a8 <ai_platform_network_process+0x2cc>
 800a698:	6842      	ldr	r2, [r0, #4]
 800a69a:	684b      	ldr	r3, [r1, #4]
 800a69c:	429a      	cmp	r2, r3
 800a69e:	f040 8083 	bne.w	800a7a8 <ai_platform_network_process+0x2cc>
 800a6a2:	69b3      	ldr	r3, [r6, #24]
 800a6a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a6a8:	f002 f928 	bl	800c8fc <ai_array_get_data_byte_size>
 800a6ac:	9002      	str	r0, [sp, #8]
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	f002 f94e 	bl	800c950 <get_tensor_byte_size>
 800a6b4:	9b02      	ldr	r3, [sp, #8]
 800a6b6:	4283      	cmp	r3, r0
 800a6b8:	d376      	bcc.n	800a7a8 <ai_platform_network_process+0x2cc>
 800a6ba:	69b3      	ldr	r3, [r6, #24]
 800a6bc:	6818      	ldr	r0, [r3, #0]
 800a6be:	f002 f885 	bl	800c7cc <ai_array_to_buffer_fmt>
 800a6c2:	f8db 3000 	ldr.w	r3, [fp]
 800a6c6:	4058      	eors	r0, r3
 800a6c8:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 800a6cc:	f040 8134 	bne.w	800a938 <ai_platform_network_process+0x45c>
 800a6d0:	f8db 3004 	ldr.w	r3, [fp, #4]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	f000 8127 	beq.w	800a928 <ai_platform_network_process+0x44c>
 800a6da:	f8db 3018 	ldr.w	r3, [fp, #24]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	f000 8133 	beq.w	800a94c <ai_platform_network_process+0x470>
 800a6e6:	9a01      	ldr	r2, [sp, #4]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	bf38      	it	cc
 800a6ec:	461a      	movcc	r2, r3
 800a6ee:	4630      	mov	r0, r6
 800a6f0:	9201      	str	r2, [sp, #4]
 800a6f2:	f002 f92d 	bl	800c950 <get_tensor_byte_size>
 800a6f6:	f8c9 0008 	str.w	r0, [r9, #8]
 800a6fa:	f8db 3018 	ldr.w	r3, [fp, #24]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	fb00 f303 	mul.w	r3, r0, r3
 800a704:	f8c9 300c 	str.w	r3, [r9, #12]
 800a708:	f8db 1004 	ldr.w	r1, [fp, #4]
 800a70c:	f8c9 1004 	str.w	r1, [r9, #4]
 800a710:	440b      	add	r3, r1
 800a712:	f844 300a 	str.w	r3, [r4, sl]
 800a716:	69b0      	ldr	r0, [r6, #24]
 800a718:	6803      	ldr	r3, [r0, #0]
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	f107 0701 	add.w	r7, r7, #1
 800a720:	f10b 0b1c 	add.w	fp, fp, #28
 800a724:	d44a      	bmi.n	800a7bc <ai_platform_network_process+0x2e0>
 800a726:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800a72a:	1a9b      	subs	r3, r3, r2
 800a72c:	4419      	add	r1, r3
 800a72e:	6081      	str	r1, [r0, #8]
 800a730:	69b3      	ldr	r3, [r6, #24]
 800a732:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800a736:	60da      	str	r2, [r3, #12]
 800a738:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800a73c:	42bb      	cmp	r3, r7
 800a73e:	d880      	bhi.n	800a642 <ai_platform_network_process+0x166>
 800a740:	e041      	b.n	800a7c6 <ai_platform_network_process+0x2ea>
 800a742:	692a      	ldr	r2, [r5, #16]
 800a744:	61ab      	str	r3, [r5, #24]
 800a746:	f002 0203 	and.w	r2, r2, #3
 800a74a:	2a03      	cmp	r2, #3
 800a74c:	d115      	bne.n	800a77a <ai_platform_network_process+0x29e>
 800a74e:	2217      	movs	r2, #23
 800a750:	2112      	movs	r1, #18
 800a752:	f105 000c 	add.w	r0, r5, #12
 800a756:	f000 f903 	bl	800a960 <core_set_error>
 800a75a:	2400      	movs	r4, #0
 800a75c:	4620      	mov	r0, r4
 800a75e:	b005      	add	sp, #20
 800a760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a764:	f8ba 3000 	ldrh.w	r3, [sl]
 800a768:	429f      	cmp	r7, r3
 800a76a:	f4ff aee0 	bcc.w	800a52e <ai_platform_network_process+0x52>
 800a76e:	e755      	b.n	800a61c <ai_platform_network_process+0x140>
 800a770:	2400      	movs	r4, #0
 800a772:	4620      	mov	r0, r4
 800a774:	b005      	add	sp, #20
 800a776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a77a:	2230      	movs	r2, #48	@ 0x30
 800a77c:	2111      	movs	r1, #17
 800a77e:	f105 000c 	add.w	r0, r5, #12
 800a782:	f000 f8ed 	bl	800a960 <core_set_error>
 800a786:	2400      	movs	r4, #0
 800a788:	4620      	mov	r0, r4
 800a78a:	b005      	add	sp, #20
 800a78c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a790:	9d03      	ldr	r5, [sp, #12]
 800a792:	2218      	movs	r2, #24
 800a794:	2112      	movs	r1, #18
 800a796:	f105 000c 	add.w	r0, r5, #12
 800a79a:	f000 f8e1 	bl	800a960 <core_set_error>
 800a79e:	2400      	movs	r4, #0
 800a7a0:	4620      	mov	r0, r4
 800a7a2:	b005      	add	sp, #20
 800a7a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a8:	2218      	movs	r2, #24
 800a7aa:	2113      	movs	r1, #19
 800a7ac:	f105 000c 	add.w	r0, r5, #12
 800a7b0:	f000 f8d6 	bl	800a960 <core_set_error>
 800a7b4:	2400      	movs	r4, #0
 800a7b6:	e7d1      	b.n	800a75c <ai_platform_network_process+0x280>
 800a7b8:	a1c00100 	.word	0xa1c00100
 800a7bc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800a7c0:	429f      	cmp	r7, r3
 800a7c2:	f4ff af3e 	bcc.w	800a642 <ai_platform_network_process+0x166>
 800a7c6:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800a7ca:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 800a7cc:	832b      	strh	r3, [r5, #24]
 800a7ce:	2a00      	cmp	r2, #0
 800a7d0:	f040 808c 	bne.w	800a8ec <ai_platform_network_process+0x410>
 800a7d4:	4616      	mov	r6, r2
 800a7d6:	4617      	mov	r7, r2
 800a7d8:	8b6c      	ldrh	r4, [r5, #26]
 800a7da:	429c      	cmp	r4, r3
 800a7dc:	bf38      	it	cc
 800a7de:	46ab      	movcc	fp, r5
 800a7e0:	d2bc      	bcs.n	800a75c <ai_platform_network_process+0x280>
 800a7e2:	2e00      	cmp	r6, #0
 800a7e4:	d030      	beq.n	800a848 <ai_platform_network_process+0x36c>
 800a7e6:	f04f 0800 	mov.w	r8, #0
 800a7ea:	e014      	b.n	800a816 <ai_platform_network_process+0x33a>
 800a7ec:	6882      	ldr	r2, [r0, #8]
 800a7ee:	68c5      	ldr	r5, [r0, #12]
 800a7f0:	6863      	ldr	r3, [r4, #4]
 800a7f2:	1b52      	subs	r2, r2, r5
 800a7f4:	4413      	add	r3, r2
 800a7f6:	6083      	str	r3, [r0, #8]
 800a7f8:	698b      	ldr	r3, [r1, #24]
 800a7fa:	6862      	ldr	r2, [r4, #4]
 800a7fc:	60da      	str	r2, [r3, #12]
 800a7fe:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 800a802:	f859 200a 	ldr.w	r2, [r9, sl]
 800a806:	440b      	add	r3, r1
 800a808:	4293      	cmp	r3, r2
 800a80a:	bf24      	itt	cs
 800a80c:	68e3      	ldrcs	r3, [r4, #12]
 800a80e:	1ad3      	subcs	r3, r2, r3
 800a810:	6063      	str	r3, [r4, #4]
 800a812:	f108 0801 	add.w	r8, r8, #1
 800a816:	8833      	ldrh	r3, [r6, #0]
 800a818:	4543      	cmp	r3, r8
 800a81a:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800a81e:	d913      	bls.n	800a848 <ai_platform_network_process+0x36c>
 800a820:	6873      	ldr	r3, [r6, #4]
 800a822:	b18b      	cbz	r3, 800a848 <ai_platform_network_process+0x36c>
 800a824:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 800a828:	b171      	cbz	r1, 800a848 <ai_platform_network_process+0x36c>
 800a82a:	6988      	ldr	r0, [r1, #24]
 800a82c:	68b2      	ldr	r2, [r6, #8]
 800a82e:	6803      	ldr	r3, [r0, #0]
 800a830:	f8d2 9000 	ldr.w	r9, [r2]
 800a834:	009d      	lsls	r5, r3, #2
 800a836:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800a83a:	d5d7      	bpl.n	800a7ec <ai_platform_network_process+0x310>
 800a83c:	6881      	ldr	r1, [r0, #8]
 800a83e:	68a2      	ldr	r2, [r4, #8]
 800a840:	6860      	ldr	r0, [r4, #4]
 800a842:	f001 ff21 	bl	800c688 <st_int8_copy>
 800a846:	e7da      	b.n	800a7fe <ai_platform_network_process+0x322>
 800a848:	4658      	mov	r0, fp
 800a84a:	f000 f8e1 	bl	800aa10 <ai_layers_forward_all>
 800a84e:	2f00      	cmp	r7, #0
 800a850:	d03d      	beq.n	800a8ce <ai_platform_network_process+0x3f2>
 800a852:	2400      	movs	r4, #0
 800a854:	e016      	b.n	800a884 <ai_platform_network_process+0x3a8>
 800a856:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 800a85a:	f859 100a 	ldr.w	r1, [r9, sl]
 800a85e:	4413      	add	r3, r2
 800a860:	428b      	cmp	r3, r1
 800a862:	bf24      	itt	cs
 800a864:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800a868:	1acb      	subcs	r3, r1, r3
 800a86a:	f8c8 3004 	str.w	r3, [r8, #4]
 800a86e:	6981      	ldr	r1, [r0, #24]
 800a870:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 800a874:	1b52      	subs	r2, r2, r5
 800a876:	4413      	add	r3, r2
 800a878:	608b      	str	r3, [r1, #8]
 800a87a:	6983      	ldr	r3, [r0, #24]
 800a87c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800a880:	60da      	str	r2, [r3, #12]
 800a882:	3401      	adds	r4, #1
 800a884:	883b      	ldrh	r3, [r7, #0]
 800a886:	42a3      	cmp	r3, r4
 800a888:	d921      	bls.n	800a8ce <ai_platform_network_process+0x3f2>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	b1fb      	cbz	r3, 800a8ce <ai_platform_network_process+0x3f2>
 800a88e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a892:	b1e0      	cbz	r0, 800a8ce <ai_platform_network_process+0x3f2>
 800a894:	68ba      	ldr	r2, [r7, #8]
 800a896:	6983      	ldr	r3, [r0, #24]
 800a898:	f8d2 9000 	ldr.w	r9, [r2]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	0092      	lsls	r2, r2, #2
 800a8a0:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800a8a4:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 800a8a8:	d5d5      	bpl.n	800a856 <ai_platform_network_process+0x37a>
 800a8aa:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 800a8ae:	6898      	ldr	r0, [r3, #8]
 800a8b0:	f001 feea 	bl	800c688 <st_int8_copy>
 800a8b4:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800a8b8:	f859 200a 	ldr.w	r2, [r9, sl]
 800a8bc:	440b      	add	r3, r1
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	bf24      	itt	cs
 800a8c2:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800a8c6:	1ad3      	subcs	r3, r2, r3
 800a8c8:	f8c8 3004 	str.w	r3, [r8, #4]
 800a8cc:	e7d9      	b.n	800a882 <ai_platform_network_process+0x3a6>
 800a8ce:	f8bb 401a 	ldrh.w	r4, [fp, #26]
 800a8d2:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 800a8d6:	3401      	adds	r4, #1
 800a8d8:	b2a4      	uxth	r4, r4
 800a8da:	42a3      	cmp	r3, r4
 800a8dc:	f8ab 401a 	strh.w	r4, [fp, #26]
 800a8e0:	f63f af7f 	bhi.w	800a7e2 <ai_platform_network_process+0x306>
 800a8e4:	4620      	mov	r0, r4
 800a8e6:	b005      	add	sp, #20
 800a8e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ec:	2a01      	cmp	r2, #1
 800a8ee:	6b6e      	ldr	r6, [r5, #52]	@ 0x34
 800a8f0:	d02a      	beq.n	800a948 <ai_platform_network_process+0x46c>
 800a8f2:	f106 070c 	add.w	r7, r6, #12
 800a8f6:	e76f      	b.n	800a7d8 <ai_platform_network_process+0x2fc>
 800a8f8:	9d03      	ldr	r5, [sp, #12]
 800a8fa:	e728      	b.n	800a74e <ai_platform_network_process+0x272>
 800a8fc:	9d03      	ldr	r5, [sp, #12]
 800a8fe:	2219      	movs	r2, #25
 800a900:	2112      	movs	r1, #18
 800a902:	f105 000c 	add.w	r0, r5, #12
 800a906:	f000 f82b 	bl	800a960 <core_set_error>
 800a90a:	2400      	movs	r4, #0
 800a90c:	e726      	b.n	800a75c <ai_platform_network_process+0x280>
 800a90e:	9d03      	ldr	r5, [sp, #12]
 800a910:	4604      	mov	r4, r0
 800a912:	2221      	movs	r2, #33	@ 0x21
 800a914:	2112      	movs	r1, #18
 800a916:	f105 000c 	add.w	r0, r5, #12
 800a91a:	f000 f821 	bl	800a960 <core_set_error>
 800a91e:	e71d      	b.n	800a75c <ai_platform_network_process+0x280>
 800a920:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800a924:	832b      	strh	r3, [r5, #24]
 800a926:	e752      	b.n	800a7ce <ai_platform_network_process+0x2f2>
 800a928:	2217      	movs	r2, #23
 800a92a:	2113      	movs	r1, #19
 800a92c:	f105 000c 	add.w	r0, r5, #12
 800a930:	f000 f816 	bl	800a960 <core_set_error>
 800a934:	2400      	movs	r4, #0
 800a936:	e711      	b.n	800a75c <ai_platform_network_process+0x280>
 800a938:	2219      	movs	r2, #25
 800a93a:	2113      	movs	r1, #19
 800a93c:	f105 000c 	add.w	r0, r5, #12
 800a940:	f000 f80e 	bl	800a960 <core_set_error>
 800a944:	2400      	movs	r4, #0
 800a946:	e709      	b.n	800a75c <ai_platform_network_process+0x280>
 800a948:	2700      	movs	r7, #0
 800a94a:	e745      	b.n	800a7d8 <ai_platform_network_process+0x2fc>
 800a94c:	4604      	mov	r4, r0
 800a94e:	2221      	movs	r2, #33	@ 0x21
 800a950:	2113      	movs	r1, #19
 800a952:	f105 000c 	add.w	r0, r5, #12
 800a956:	f000 f803 	bl	800a960 <core_set_error>
 800a95a:	e6ff      	b.n	800a75c <ai_platform_network_process+0x280>

0800a95c <core_init>:
 800a95c:	2001      	movs	r0, #1
 800a95e:	4770      	bx	lr

0800a960 <core_set_error>:
 800a960:	4603      	mov	r3, r0
 800a962:	7800      	ldrb	r0, [r0, #0]
 800a964:	b108      	cbz	r0, 800a96a <core_set_error+0xa>
 800a966:	2000      	movs	r0, #0
 800a968:	4770      	bx	lr
 800a96a:	7019      	strb	r1, [r3, #0]
 800a96c:	6819      	ldr	r1, [r3, #0]
 800a96e:	f362 211f 	bfi	r1, r2, #8, #24
 800a972:	2001      	movs	r0, #1
 800a974:	6019      	str	r1, [r3, #0]
 800a976:	4770      	bx	lr

0800a978 <ai_check_custom_types>:
 800a978:	b082      	sub	sp, #8
 800a97a:	4b13      	ldr	r3, [pc, #76]	@ (800a9c8 <ai_check_custom_types+0x50>)
 800a97c:	9301      	str	r3, [sp, #4]
 800a97e:	b118      	cbz	r0, 800a988 <ai_check_custom_types+0x10>
 800a980:	7803      	ldrb	r3, [r0, #0]
 800a982:	2b03      	cmp	r3, #3
 800a984:	d002      	beq.n	800a98c <ai_check_custom_types+0x14>
 800a986:	2000      	movs	r0, #0
 800a988:	b002      	add	sp, #8
 800a98a:	4770      	bx	lr
 800a98c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a990:	4293      	cmp	r3, r2
 800a992:	d004      	beq.n	800a99e <ai_check_custom_types+0x26>
 800a994:	2001      	movs	r0, #1
 800a996:	f080 0001 	eor.w	r0, r0, #1
 800a99a:	b002      	add	sp, #8
 800a99c:	4770      	bx	lr
 800a99e:	7842      	ldrb	r2, [r0, #1]
 800a9a0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	f100 0001 	add.w	r0, r0, #1
 800a9aa:	d1f3      	bne.n	800a994 <ai_check_custom_types+0x1c>
 800a9ac:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800a9b0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d1ed      	bne.n	800a994 <ai_check_custom_types+0x1c>
 800a9b8:	7842      	ldrb	r2, [r0, #1]
 800a9ba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a9be:	429a      	cmp	r2, r3
 800a9c0:	d1e8      	bne.n	800a994 <ai_check_custom_types+0x1c>
 800a9c2:	2000      	movs	r0, #0
 800a9c4:	e7e7      	b.n	800a996 <ai_check_custom_types+0x1e>
 800a9c6:	bf00      	nop
 800a9c8:	84048403 	.word	0x84048403

0800a9cc <ai_layers_init_all>:
 800a9cc:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	b143      	cbz	r3, 800a9e4 <ai_layers_init_all+0x18>
 800a9d2:	691a      	ldr	r2, [r3, #16]
 800a9d4:	60d8      	str	r0, [r3, #12]
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	f101 0101 	add.w	r1, r1, #1
 800a9dc:	d002      	beq.n	800a9e4 <ai_layers_init_all+0x18>
 800a9de:	b10a      	cbz	r2, 800a9e4 <ai_layers_init_all+0x18>
 800a9e0:	4613      	mov	r3, r2
 800a9e2:	e7f5      	b.n	800a9d0 <ai_layers_init_all+0x4>
 800a9e4:	4608      	mov	r0, r1
 800a9e6:	4770      	bx	lr

0800a9e8 <ai_layers_post_init_all>:
 800a9e8:	b538      	push	{r3, r4, r5, lr}
 800a9ea:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800a9ec:	2500      	movs	r5, #0
 800a9ee:	b16c      	cbz	r4, 800aa0c <ai_layers_post_init_all+0x24>
 800a9f0:	6863      	ldr	r3, [r4, #4]
 800a9f2:	07db      	lsls	r3, r3, #31
 800a9f4:	d504      	bpl.n	800aa00 <ai_layers_post_init_all+0x18>
 800a9f6:	6a23      	ldr	r3, [r4, #32]
 800a9f8:	4620      	mov	r0, r4
 800a9fa:	b10b      	cbz	r3, 800aa00 <ai_layers_post_init_all+0x18>
 800a9fc:	4798      	blx	r3
 800a9fe:	3501      	adds	r5, #1
 800aa00:	6923      	ldr	r3, [r4, #16]
 800aa02:	42a3      	cmp	r3, r4
 800aa04:	d002      	beq.n	800aa0c <ai_layers_post_init_all+0x24>
 800aa06:	b10b      	cbz	r3, 800aa0c <ai_layers_post_init_all+0x24>
 800aa08:	461c      	mov	r4, r3
 800aa0a:	e7f0      	b.n	800a9ee <ai_layers_post_init_all+0x6>
 800aa0c:	4628      	mov	r0, r5
 800aa0e:	bd38      	pop	{r3, r4, r5, pc}

0800aa10 <ai_layers_forward_all>:
 800aa10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa14:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 800aa18:	4604      	mov	r4, r0
 800aa1a:	f1b8 0f00 	cmp.w	r8, #0
 800aa1e:	d02b      	beq.n	800aa78 <ai_layers_forward_all+0x68>
 800aa20:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800aa22:	63c1      	str	r1, [r0, #60]	@ 0x3c
 800aa24:	b321      	cbz	r1, 800aa70 <ai_layers_forward_all+0x60>
 800aa26:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800aa28:	2001      	movs	r0, #1
 800aa2a:	47c0      	blx	r8
 800aa2c:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 800aa2e:	b1fe      	cbz	r6, 800aa70 <ai_layers_forward_all+0x60>
 800aa30:	2700      	movs	r7, #0
 800aa32:	4631      	mov	r1, r6
 800aa34:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800aa36:	2002      	movs	r0, #2
 800aa38:	47c0      	blx	r8
 800aa3a:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	696b      	ldr	r3, [r5, #20]
 800aa40:	4798      	blx	r3
 800aa42:	692e      	ldr	r6, [r5, #16]
 800aa44:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800aa46:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800aa48:	42b5      	cmp	r5, r6
 800aa4a:	f04f 0003 	mov.w	r0, #3
 800aa4e:	d007      	beq.n	800aa60 <ai_layers_forward_all+0x50>
 800aa50:	47c0      	blx	r8
 800aa52:	3701      	adds	r7, #1
 800aa54:	63e6      	str	r6, [r4, #60]	@ 0x3c
 800aa56:	2e00      	cmp	r6, #0
 800aa58:	d1eb      	bne.n	800aa32 <ai_layers_forward_all+0x22>
 800aa5a:	4638      	mov	r0, r7
 800aa5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa60:	2003      	movs	r0, #3
 800aa62:	47c0      	blx	r8
 800aa64:	2300      	movs	r3, #0
 800aa66:	3701      	adds	r7, #1
 800aa68:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800aa6a:	4638      	mov	r0, r7
 800aa6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa70:	2700      	movs	r7, #0
 800aa72:	4638      	mov	r0, r7
 800aa74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa78:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 800aa7a:	63c5      	str	r5, [r0, #60]	@ 0x3c
 800aa7c:	2d00      	cmp	r5, #0
 800aa7e:	d0f7      	beq.n	800aa70 <ai_layers_forward_all+0x60>
 800aa80:	4647      	mov	r7, r8
 800aa82:	696b      	ldr	r3, [r5, #20]
 800aa84:	4628      	mov	r0, r5
 800aa86:	4798      	blx	r3
 800aa88:	462b      	mov	r3, r5
 800aa8a:	692d      	ldr	r5, [r5, #16]
 800aa8c:	429d      	cmp	r5, r3
 800aa8e:	d004      	beq.n	800aa9a <ai_layers_forward_all+0x8a>
 800aa90:	63e5      	str	r5, [r4, #60]	@ 0x3c
 800aa92:	3701      	adds	r7, #1
 800aa94:	2d00      	cmp	r5, #0
 800aa96:	d1f4      	bne.n	800aa82 <ai_layers_forward_all+0x72>
 800aa98:	e7df      	b.n	800aa5a <ai_layers_forward_all+0x4a>
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800aa9e:	3701      	adds	r7, #1
 800aaa0:	e7db      	b.n	800aa5a <ai_layers_forward_all+0x4a>
 800aaa2:	bf00      	nop

0800aaa4 <forward_conv2d_if32of32wf32_nl_pool>:
 800aaa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa8:	f8d0 c018 	ldr.w	ip, [r0, #24]
 800aaac:	b0c3      	sub	sp, #268	@ 0x10c
 800aaae:	f8bc 3000 	ldrh.w	r3, [ip]
 800aab2:	9321      	str	r3, [sp, #132]	@ 0x84
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	f000 8139 	beq.w	800ad2c <forward_conv2d_if32of32wf32_nl_pool+0x288>
 800aaba:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800aabe:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800aac2:	4604      	mov	r4, r0
 800aac4:	f1ba 0f00 	cmp.w	sl, #0
 800aac8:	d001      	beq.n	800aace <forward_conv2d_if32of32wf32_nl_pool+0x2a>
 800aaca:	f8da a000 	ldr.w	sl, [sl]
 800aace:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800aad0:	2a01      	cmp	r2, #1
 800aad2:	f000 812a 	beq.w	800ad2a <forward_conv2d_if32of32wf32_nl_pool+0x286>
 800aad6:	f8d3 9010 	ldr.w	r9, [r3, #16]
 800aada:	f1b9 0f00 	cmp.w	r9, #0
 800aade:	d001      	beq.n	800aae4 <forward_conv2d_if32of32wf32_nl_pool+0x40>
 800aae0:	f8d9 9000 	ldr.w	r9, [r9]
 800aae4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800aae6:	2a02      	cmp	r2, #2
 800aae8:	f000 811f 	beq.w	800ad2a <forward_conv2d_if32of32wf32_nl_pool+0x286>
 800aaec:	f8d3 801c 	ldr.w	r8, [r3, #28]
 800aaf0:	8b1b      	ldrh	r3, [r3, #24]
 800aaf2:	f1b8 0f00 	cmp.w	r8, #0
 800aaf6:	f000 812d 	beq.w	800ad54 <forward_conv2d_if32of32wf32_nl_pool+0x2b0>
 800aafa:	2b01      	cmp	r3, #1
 800aafc:	f8d8 b000 	ldr.w	fp, [r8]
 800ab00:	f240 812e 	bls.w	800ad60 <forward_conv2d_if32of32wf32_nl_pool+0x2bc>
 800ab04:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ab08:	9341      	str	r3, [sp, #260]	@ 0x104
 800ab0a:	f8d8 8008 	ldr.w	r8, [r8, #8]
 800ab0e:	f8da 200c 	ldr.w	r2, [sl, #12]
 800ab12:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800ab16:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab18:	f8db e00c 	ldr.w	lr, [fp, #12]
 800ab1c:	9022      	str	r0, [sp, #136]	@ 0x88
 800ab1e:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
 800ab22:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800ab24:	9031      	str	r0, [sp, #196]	@ 0xc4
 800ab26:	f9b1 0004 	ldrsh.w	r0, [r1, #4]
 800ab2a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 800ab2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ab2e:	f8de 7004 	ldr.w	r7, [lr, #4]
 800ab32:	9032      	str	r0, [sp, #200]	@ 0xc8
 800ab34:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800ab38:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 800ab3c:	9527      	str	r5, [sp, #156]	@ 0x9c
 800ab3e:	9628      	str	r6, [sp, #160]	@ 0xa0
 800ab40:	681d      	ldr	r5, [r3, #0]
 800ab42:	685e      	ldr	r6, [r3, #4]
 800ab44:	972b      	str	r7, [sp, #172]	@ 0xac
 800ab46:	9134      	str	r1, [sp, #208]	@ 0xd0
 800ab48:	f8de 7008 	ldr.w	r7, [lr, #8]
 800ab4c:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 800ab50:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800ab54:	9529      	str	r5, [sp, #164]	@ 0xa4
 800ab56:	962a      	str	r6, [sp, #168]	@ 0xa8
 800ab58:	9730      	str	r7, [sp, #192]	@ 0xc0
 800ab5a:	e9d4 560c 	ldrd	r5, r6, [r4, #48]	@ 0x30
 800ab5e:	9033      	str	r0, [sp, #204]	@ 0xcc
 800ab60:	9123      	str	r1, [sp, #140]	@ 0x8c
 800ab62:	9224      	str	r2, [sp, #144]	@ 0x90
 800ab64:	689a      	ldr	r2, [r3, #8]
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	932f      	str	r3, [sp, #188]	@ 0xbc
 800ab6a:	f9b4 301c 	ldrsh.w	r3, [r4, #28]
 800ab6e:	9339      	str	r3, [sp, #228]	@ 0xe4
 800ab70:	f9b4 3044 	ldrsh.w	r3, [r4, #68]	@ 0x44
 800ab74:	922e      	str	r2, [sp, #184]	@ 0xb8
 800ab76:	933c      	str	r3, [sp, #240]	@ 0xf0
 800ab78:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ab7a:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	@ 0x4c
 800ab7e:	933d      	str	r3, [sp, #244]	@ 0xf4
 800ab80:	f9b4 3050 	ldrsh.w	r3, [r4, #80]	@ 0x50
 800ab84:	933e      	str	r3, [sp, #248]	@ 0xf8
 800ab86:	f9b2 3000 	ldrsh.w	r3, [r2]
 800ab8a:	933f      	str	r3, [sp, #252]	@ 0xfc
 800ab8c:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 800ab90:	9340      	str	r3, [sp, #256]	@ 0x100
 800ab92:	6a23      	ldr	r3, [r4, #32]
 800ab94:	9322      	str	r3, [sp, #136]	@ 0x88
 800ab96:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 800ab9a:	9335      	str	r3, [sp, #212]	@ 0xd4
 800ab9c:	f8bd 30a0 	ldrh.w	r3, [sp, #160]	@ 0xa0
 800aba0:	9336      	str	r3, [sp, #216]	@ 0xd8
 800aba2:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	@ 0xa4
 800aba6:	9337      	str	r3, [sp, #220]	@ 0xdc
 800aba8:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800abac:	9338      	str	r3, [sp, #224]	@ 0xe0
 800abae:	b2ab      	uxth	r3, r5
 800abb0:	933a      	str	r3, [sp, #232]	@ 0xe8
 800abb2:	b2b3      	uxth	r3, r6
 800abb4:	933b      	str	r3, [sp, #236]	@ 0xec
 800abb6:	f9bd 30ac 	ldrsh.w	r3, [sp, #172]	@ 0xac
 800abba:	9325      	str	r3, [sp, #148]	@ 0x94
 800abbc:	b23b      	sxth	r3, r7
 800abbe:	9326      	str	r3, [sp, #152]	@ 0x98
 800abc0:	f1b8 0f00 	cmp.w	r8, #0
 800abc4:	f000 80b4 	beq.w	800ad30 <forward_conv2d_if32of32wf32_nl_pool+0x28c>
 800abc8:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	f000 80b8 	beq.w	800ad42 <forward_conv2d_if32of32wf32_nl_pool+0x29e>
 800abd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800abd6:	689b      	ldr	r3, [r3, #8]
 800abd8:	9322      	str	r3, [sp, #136]	@ 0x88
 800abda:	f001 fe67 	bl	800c8ac <ai_array_get_byte_size>
 800abde:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800abe2:	902d      	str	r0, [sp, #180]	@ 0xb4
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	f000 80be 	beq.w	800ad66 <forward_conv2d_if32of32wf32_nl_pool+0x2c2>
 800abea:	e9d3 0100 	ldrd	r0, r1, [r3]
 800abee:	f001 fe5d 	bl	800c8ac <ai_array_get_byte_size>
 800abf2:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800abf6:	902c      	str	r0, [sp, #176]	@ 0xb0
 800abf8:	f8bc 3000 	ldrh.w	r3, [ip]
 800abfc:	9321      	str	r3, [sp, #132]	@ 0x84
 800abfe:	f8da 1018 	ldr.w	r1, [sl, #24]
 800ac02:	f8d9 8018 	ldr.w	r8, [r9, #24]
 800ac06:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800ac08:	6888      	ldr	r0, [r1, #8]
 800ac0a:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800ac0e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ac10:	f8bd 909c 	ldrh.w	r9, [sp, #156]	@ 0x9c
 800ac14:	699b      	ldr	r3, [r3, #24]
 800ac16:	f8db 2018 	ldr.w	r2, [fp, #24]
 800ac1a:	f8d3 b008 	ldr.w	fp, [r3, #8]
 800ac1e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac20:	f8bd e0a0 	ldrh.w	lr, [sp, #160]	@ 0xa0
 800ac24:	f8d4 a05c 	ldr.w	sl, [r4, #92]	@ 0x5c
 800ac28:	6892      	ldr	r2, [r2, #8]
 800ac2a:	f107 38ff 	add.w	r8, r7, #4294967295
 800ac2e:	b2ad      	uxth	r5, r5
 800ac30:	9f2b      	ldr	r7, [sp, #172]	@ 0xac
 800ac32:	3d01      	subs	r5, #1
 800ac34:	fb15 7508 	smlabb	r5, r5, r8, r7
 800ac38:	fa0f f885 	sxth.w	r8, r5
 800ac3c:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 800ac3e:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 800ac40:	b2b6      	uxth	r6, r6
 800ac42:	3d01      	subs	r5, #1
 800ac44:	3e01      	subs	r6, #1
 800ac46:	fb16 7605 	smlabb	r6, r6, r5, r7
 800ac4a:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800ac4c:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 800ac4e:	eba5 0508 	sub.w	r5, r5, r8
 800ac52:	fa15 f587 	uxtah	r5, r5, r7
 800ac56:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 800ac58:	fa15 f587 	uxtah	r5, r5, r7
 800ac5c:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 800ac5e:	fb95 f5f9 	sdiv	r5, r5, r9
 800ac62:	b236      	sxth	r6, r6
 800ac64:	eba7 0906 	sub.w	r9, r7, r6
 800ac68:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800ac6a:	fa19 f987 	uxtah	r9, r9, r7
 800ac6e:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 800ac70:	3501      	adds	r5, #1
 800ac72:	2b03      	cmp	r3, #3
 800ac74:	fa19 f987 	uxtah	r9, r9, r7
 800ac78:	b22d      	sxth	r5, r5
 800ac7a:	fb99 f9fe 	sdiv	r9, r9, lr
 800ac7e:	f109 0e01 	add.w	lr, r9, #1
 800ac82:	f8d4 9024 	ldr.w	r9, [r4, #36]	@ 0x24
 800ac86:	f9b4 4048 	ldrsh.w	r4, [r4, #72]	@ 0x48
 800ac8a:	d94e      	bls.n	800ad2a <forward_conv2d_if32of32wf32_nl_pool+0x286>
 800ac8c:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800ac90:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 800ac94:	f1bc 0f00 	cmp.w	ip, #0
 800ac98:	d070      	beq.n	800ad7c <forward_conv2d_if32of32wf32_nl_pool+0x2d8>
 800ac9a:	f8dc 7000 	ldr.w	r7, [ip]
 800ac9e:	b10f      	cbz	r7, 800aca4 <forward_conv2d_if32of32wf32_nl_pool+0x200>
 800aca0:	69bf      	ldr	r7, [r7, #24]
 800aca2:	68bf      	ldr	r7, [r7, #8]
 800aca4:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 800aca6:	931f      	str	r3, [sp, #124]	@ 0x7c
 800aca8:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 800acaa:	931e      	str	r3, [sp, #120]	@ 0x78
 800acac:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 800acae:	931d      	str	r3, [sp, #116]	@ 0x74
 800acb0:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800acb2:	9513      	str	r5, [sp, #76]	@ 0x4c
 800acb4:	e9cd 431b 	strd	r4, r3, [sp, #108]	@ 0x6c
 800acb8:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 800acba:	960e      	str	r6, [sp, #56]	@ 0x38
 800acbc:	e9cd a319 	strd	sl, r3, [sp, #100]	@ 0x64
 800acc0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800acc2:	9318      	str	r3, [sp, #96]	@ 0x60
 800acc4:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 800acc6:	9317      	str	r3, [sp, #92]	@ 0x5c
 800acc8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800acca:	e9cd 9315 	strd	r9, r3, [sp, #84]	@ 0x54
 800acce:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800acd0:	9312      	str	r3, [sp, #72]	@ 0x48
 800acd2:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 800acd4:	9311      	str	r3, [sp, #68]	@ 0x44
 800acd6:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 800acd8:	e9cd 830f 	strd	r8, r3, [sp, #60]	@ 0x3c
 800acdc:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 800acde:	930d      	str	r3, [sp, #52]	@ 0x34
 800ace0:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800ace2:	930c      	str	r3, [sp, #48]	@ 0x30
 800ace4:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800ace6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ace8:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 800acea:	930a      	str	r3, [sp, #40]	@ 0x28
 800acec:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800acee:	9309      	str	r3, [sp, #36]	@ 0x24
 800acf0:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800acf2:	9308      	str	r3, [sp, #32]
 800acf4:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800acf6:	9307      	str	r3, [sp, #28]
 800acf8:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800acfa:	9306      	str	r3, [sp, #24]
 800acfc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800acfe:	9305      	str	r3, [sp, #20]
 800ad00:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ad02:	9304      	str	r3, [sp, #16]
 800ad04:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800ad06:	9303      	str	r3, [sp, #12]
 800ad08:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800ad0a:	e9cd 7301 	strd	r7, r3, [sp, #4]
 800ad0e:	fa0f f48e 	sxth.w	r4, lr
 800ad12:	9414      	str	r4, [sp, #80]	@ 0x50
 800ad14:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800ad18:	69a4      	ldr	r4, [r4, #24]
 800ad1a:	68a4      	ldr	r4, [r4, #8]
 800ad1c:	9400      	str	r4, [sp, #0]
 800ad1e:	465b      	mov	r3, fp
 800ad20:	f000 f98c 	bl	800b03c <forward_lite_conv2d_if32of32wf32_pool>
 800ad24:	b043      	add	sp, #268	@ 0x10c
 800ad26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	685b      	ldr	r3, [r3, #4]
 800ad2e:	deff      	udf	#255	@ 0xff
 800ad30:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ad32:	b10b      	cbz	r3, 800ad38 <forward_conv2d_if32of32wf32_nl_pool+0x294>
 800ad34:	689b      	ldr	r3, [r3, #8]
 800ad36:	9322      	str	r3, [sp, #136]	@ 0x88
 800ad38:	2301      	movs	r3, #1
 800ad3a:	f8cd 80b4 	str.w	r8, [sp, #180]	@ 0xb4
 800ad3e:	932c      	str	r3, [sp, #176]	@ 0xb0
 800ad40:	e75d      	b.n	800abfe <forward_conv2d_if32of32wf32_nl_pool+0x15a>
 800ad42:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ad44:	b10b      	cbz	r3, 800ad4a <forward_conv2d_if32of32wf32_nl_pool+0x2a6>
 800ad46:	689b      	ldr	r3, [r3, #8]
 800ad48:	9322      	str	r3, [sp, #136]	@ 0x88
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	e9cd 322c 	strd	r3, r2, [sp, #176]	@ 0xb0
 800ad52:	e754      	b.n	800abfe <forward_conv2d_if32of32wf32_nl_pool+0x15a>
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d90e      	bls.n	800ad76 <forward_conv2d_if32of32wf32_nl_pool+0x2d2>
 800ad58:	f8cd 8104 	str.w	r8, [sp, #260]	@ 0x104
 800ad5c:	46c3      	mov	fp, r8
 800ad5e:	e6d6      	b.n	800ab0e <forward_conv2d_if32of32wf32_nl_pool+0x6a>
 800ad60:	2300      	movs	r3, #0
 800ad62:	9341      	str	r3, [sp, #260]	@ 0x104
 800ad64:	e6d1      	b.n	800ab0a <forward_conv2d_if32of32wf32_nl_pool+0x66>
 800ad66:	2301      	movs	r3, #1
 800ad68:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800ad6c:	932c      	str	r3, [sp, #176]	@ 0xb0
 800ad6e:	f8bc 3000 	ldrh.w	r3, [ip]
 800ad72:	9321      	str	r3, [sp, #132]	@ 0x84
 800ad74:	e743      	b.n	800abfe <forward_conv2d_if32of32wf32_nl_pool+0x15a>
 800ad76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad7a:	deff      	udf	#255	@ 0xff
 800ad7c:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800ad80:	deff      	udf	#255	@ 0xff
 800ad82:	bf00      	nop

0800ad84 <forward_dense>:
 800ad84:	6982      	ldr	r2, [r0, #24]
 800ad86:	8813      	ldrh	r3, [r2, #0]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d043      	beq.n	800ae14 <forward_dense+0x90>
 800ad8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad90:	6855      	ldr	r5, [r2, #4]
 800ad92:	6869      	ldr	r1, [r5, #4]
 800ad94:	b08e      	sub	sp, #56	@ 0x38
 800ad96:	b101      	cbz	r1, 800ad9a <forward_dense+0x16>
 800ad98:	6809      	ldr	r1, [r1, #0]
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d069      	beq.n	800ae72 <forward_dense+0xee>
 800ad9e:	692a      	ldr	r2, [r5, #16]
 800ada0:	b102      	cbz	r2, 800ada4 <forward_dense+0x20>
 800ada2:	6812      	ldr	r2, [r2, #0]
 800ada4:	2b02      	cmp	r3, #2
 800ada6:	d061      	beq.n	800ae6c <forward_dense+0xe8>
 800ada8:	69ec      	ldr	r4, [r5, #28]
 800adaa:	2c00      	cmp	r4, #0
 800adac:	d057      	beq.n	800ae5e <forward_dense+0xda>
 800adae:	8b2e      	ldrh	r6, [r5, #24]
 800adb0:	6820      	ldr	r0, [r4, #0]
 800adb2:	2e01      	cmp	r6, #1
 800adb4:	d955      	bls.n	800ae62 <forward_dense+0xde>
 800adb6:	6864      	ldr	r4, [r4, #4]
 800adb8:	f8d0 9018 	ldr.w	r9, [r0, #24]
 800adbc:	68cf      	ldr	r7, [r1, #12]
 800adbe:	68d0      	ldr	r0, [r2, #12]
 800adc0:	f8d7 a004 	ldr.w	sl, [r7, #4]
 800adc4:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800adc8:	e9d0 7602 	ldrd	r7, r6, [r0, #8]
 800adcc:	f8d9 0000 	ldr.w	r0, [r9]
 800add0:	2b03      	cmp	r3, #3
 800add2:	fb06 f807 	mul.w	r8, r6, r7
 800add6:	f020 4c7e 	bic.w	ip, r0, #4261412864	@ 0xfe000000
 800adda:	d044      	beq.n	800ae66 <forward_dense+0xe2>
 800addc:	6aad      	ldr	r5, [r5, #40]	@ 0x28
 800adde:	b11d      	cbz	r5, 800ade8 <forward_dense+0x64>
 800ade0:	682d      	ldr	r5, [r5, #0]
 800ade2:	b10d      	cbz	r5, 800ade8 <forward_dense+0x64>
 800ade4:	69ab      	ldr	r3, [r5, #24]
 800ade6:	689d      	ldr	r5, [r3, #8]
 800ade8:	6992      	ldr	r2, [r2, #24]
 800adea:	698b      	ldr	r3, [r1, #24]
 800adec:	6890      	ldr	r0, [r2, #8]
 800adee:	6899      	ldr	r1, [r3, #8]
 800adf0:	b10c      	cbz	r4, 800adf6 <forward_dense+0x72>
 800adf2:	69a3      	ldr	r3, [r4, #24]
 800adf4:	689c      	ldr	r4, [r3, #8]
 800adf6:	4b20      	ldr	r3, [pc, #128]	@ (800ae78 <forward_dense+0xf4>)
 800adf8:	459c      	cmp	ip, r3
 800adfa:	e9d9 2902 	ldrd	r2, r9, [r9, #8]
 800adfe:	d023      	beq.n	800ae48 <forward_dense+0xc4>
 800ae00:	4e1e      	ldr	r6, [pc, #120]	@ (800ae7c <forward_dense+0xf8>)
 800ae02:	45b4      	cmp	ip, r6
 800ae04:	d015      	beq.n	800ae32 <forward_dense+0xae>
 800ae06:	f5a3 039c 	sub.w	r3, r3, #5111808	@ 0x4e0000
 800ae0a:	459c      	cmp	ip, r3
 800ae0c:	d004      	beq.n	800ae18 <forward_dense+0x94>
 800ae0e:	b00e      	add	sp, #56	@ 0x38
 800ae10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae14:	685b      	ldr	r3, [r3, #4]
 800ae16:	deff      	udf	#255	@ 0xff
 800ae18:	e9cd 0107 	strd	r0, r1, [sp, #28]
 800ae1c:	a807      	add	r0, sp, #28
 800ae1e:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	@ 0x28
 800ae22:	e9cd e80c 	strd	lr, r8, [sp, #48]	@ 0x30
 800ae26:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae28:	f001 f826 	bl	800be78 <forward_lite_dense_if32of32wf32>
 800ae2c:	b00e      	add	sp, #56	@ 0x38
 800ae2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae32:	e9cd e803 	strd	lr, r8, [sp, #12]
 800ae36:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 800ae3a:	9500      	str	r5, [sp, #0]
 800ae3c:	464b      	mov	r3, r9
 800ae3e:	f001 f975 	bl	800c12c <forward_lite_dense_if32of32wf32_lut4>
 800ae42:	b00e      	add	sp, #56	@ 0x38
 800ae44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae48:	e9cd e803 	strd	lr, r8, [sp, #12]
 800ae4c:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 800ae50:	9500      	str	r5, [sp, #0]
 800ae52:	464b      	mov	r3, r9
 800ae54:	f001 fa92 	bl	800c37c <forward_lite_dense_if32of32wf32_lut8>
 800ae58:	b00e      	add	sp, #56	@ 0x38
 800ae5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae5e:	4620      	mov	r0, r4
 800ae60:	e7aa      	b.n	800adb8 <forward_dense+0x34>
 800ae62:	2400      	movs	r4, #0
 800ae64:	e7a8      	b.n	800adb8 <forward_dense+0x34>
 800ae66:	2300      	movs	r3, #0
 800ae68:	685b      	ldr	r3, [r3, #4]
 800ae6a:	deff      	udf	#255	@ 0xff
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	685b      	ldr	r3, [r3, #4]
 800ae70:	deff      	udf	#255	@ 0xff
 800ae72:	2300      	movs	r3, #0
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	deff      	udf	#255	@ 0xff
 800ae78:	00d01040 	.word	0x00d01040
 800ae7c:	00f01040 	.word	0x00f01040

0800ae80 <forward_relu>:
 800ae80:	6982      	ldr	r2, [r0, #24]
 800ae82:	8813      	ldrh	r3, [r2, #0]
 800ae84:	b323      	cbz	r3, 800aed0 <forward_relu+0x50>
 800ae86:	6851      	ldr	r1, [r2, #4]
 800ae88:	684a      	ldr	r2, [r1, #4]
 800ae8a:	b102      	cbz	r2, 800ae8e <forward_relu+0xe>
 800ae8c:	6812      	ldr	r2, [r2, #0]
 800ae8e:	2b01      	cmp	r3, #1
 800ae90:	f000 808d 	beq.w	800afae <forward_relu+0x12e>
 800ae94:	b470      	push	{r4, r5, r6}
 800ae96:	6909      	ldr	r1, [r1, #16]
 800ae98:	b101      	cbz	r1, 800ae9c <forward_relu+0x1c>
 800ae9a:	6809      	ldr	r1, [r1, #0]
 800ae9c:	69c6      	ldr	r6, [r0, #28]
 800ae9e:	b1ce      	cbz	r6, 800aed4 <forward_relu+0x54>
 800aea0:	6873      	ldr	r3, [r6, #4]
 800aea2:	6988      	ldr	r0, [r1, #24]
 800aea4:	6991      	ldr	r1, [r2, #24]
 800aea6:	2b01      	cmp	r3, #1
 800aea8:	d044      	beq.n	800af34 <forward_relu+0xb4>
 800aeaa:	6893      	ldr	r3, [r2, #8]
 800aeac:	6880      	ldr	r0, [r0, #8]
 800aeae:	6889      	ldr	r1, [r1, #8]
 800aeb0:	0a1b      	lsrs	r3, r3, #8
 800aeb2:	d073      	beq.n	800af9c <forward_relu+0x11c>
 800aeb4:	68d5      	ldr	r5, [r2, #12]
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800aebc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800aec0:	429d      	cmp	r5, r3
 800aec2:	fb04 f202 	mul.w	r2, r4, r2
 800aec6:	d1f9      	bne.n	800aebc <forward_relu+0x3c>
 800aec8:	68b3      	ldr	r3, [r6, #8]
 800aeca:	bc70      	pop	{r4, r5, r6}
 800aecc:	f000 bd2e 	b.w	800b92c <forward_lite_nl_relu_generic_if32of32_kernel>
 800aed0:	685b      	ldr	r3, [r3, #4]
 800aed2:	deff      	udf	#255	@ 0xff
 800aed4:	6893      	ldr	r3, [r2, #8]
 800aed6:	6989      	ldr	r1, [r1, #24]
 800aed8:	6990      	ldr	r0, [r2, #24]
 800aeda:	6889      	ldr	r1, [r1, #8]
 800aedc:	6884      	ldr	r4, [r0, #8]
 800aede:	0a1b      	lsrs	r3, r3, #8
 800aee0:	d05e      	beq.n	800afa0 <forward_relu+0x120>
 800aee2:	68d5      	ldr	r5, [r2, #12]
 800aee4:	2201      	movs	r2, #1
 800aee6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800aeea:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800aeee:	429d      	cmp	r5, r3
 800aef0:	fb00 f202 	mul.w	r2, r0, r2
 800aef4:	d1f9      	bne.n	800aeea <forward_relu+0x6a>
 800aef6:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 800aefa:	3b01      	subs	r3, #1
 800aefc:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800af00:	4294      	cmp	r4, r2
 800af02:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800af06:	d813      	bhi.n	800af30 <forward_relu+0xb0>
 800af08:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800afb4 <forward_relu+0x134>
 800af0c:	3204      	adds	r2, #4
 800af0e:	3104      	adds	r1, #4
 800af10:	4613      	mov	r3, r2
 800af12:	ed72 7a01 	vldmdb	r2!, {s15}
 800af16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800af1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af1e:	f1a3 0308 	sub.w	r3, r3, #8
 800af22:	bfb8      	it	lt
 800af24:	eef0 7a47 	vmovlt.f32	s15, s14
 800af28:	429c      	cmp	r4, r3
 800af2a:	ed61 7a01 	vstmdb	r1!, {s15}
 800af2e:	d9ef      	bls.n	800af10 <forward_relu+0x90>
 800af30:	bc70      	pop	{r4, r5, r6}
 800af32:	4770      	bx	lr
 800af34:	688c      	ldr	r4, [r1, #8]
 800af36:	6891      	ldr	r1, [r2, #8]
 800af38:	6880      	ldr	r0, [r0, #8]
 800af3a:	0a09      	lsrs	r1, r1, #8
 800af3c:	d032      	beq.n	800afa4 <forward_relu+0x124>
 800af3e:	68d5      	ldr	r5, [r2, #12]
 800af40:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 800af44:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800af48:	4295      	cmp	r5, r2
 800af4a:	fb01 f303 	mul.w	r3, r1, r3
 800af4e:	d1f9      	bne.n	800af44 <forward_relu+0xc4>
 800af50:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 800af54:	3a01      	subs	r2, #1
 800af56:	68b1      	ldr	r1, [r6, #8]
 800af58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af5c:	429c      	cmp	r4, r3
 800af5e:	ed91 7a00 	vldr	s14, [r1]
 800af62:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800af66:	d8e3      	bhi.n	800af30 <forward_relu+0xb0>
 800af68:	2500      	movs	r5, #0
 800af6a:	3304      	adds	r3, #4
 800af6c:	1d02      	adds	r2, r0, #4
 800af6e:	ed53 7a01 	vldr	s15, [r3, #-4]
 800af72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800af76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af7a:	f1a3 0104 	sub.w	r1, r3, #4
 800af7e:	f1a3 0308 	sub.w	r3, r3, #8
 800af82:	d405      	bmi.n	800af90 <forward_relu+0x110>
 800af84:	429c      	cmp	r4, r3
 800af86:	f842 5d04 	str.w	r5, [r2, #-4]!
 800af8a:	d8d1      	bhi.n	800af30 <forward_relu+0xb0>
 800af8c:	460b      	mov	r3, r1
 800af8e:	e7ee      	b.n	800af6e <forward_relu+0xee>
 800af90:	429c      	cmp	r4, r3
 800af92:	ed62 7a01 	vstmdb	r2!, {s15}
 800af96:	d8cb      	bhi.n	800af30 <forward_relu+0xb0>
 800af98:	460b      	mov	r3, r1
 800af9a:	e7e8      	b.n	800af6e <forward_relu+0xee>
 800af9c:	2201      	movs	r2, #1
 800af9e:	e793      	b.n	800aec8 <forward_relu+0x48>
 800afa0:	4622      	mov	r2, r4
 800afa2:	e7b1      	b.n	800af08 <forward_relu+0x88>
 800afa4:	68b2      	ldr	r2, [r6, #8]
 800afa6:	4623      	mov	r3, r4
 800afa8:	ed92 7a00 	vldr	s14, [r2]
 800afac:	e7dc      	b.n	800af68 <forward_relu+0xe8>
 800afae:	2300      	movs	r3, #0
 800afb0:	685b      	ldr	r3, [r3, #4]
 800afb2:	deff      	udf	#255	@ 0xff
 800afb4:	00000000 	.word	0x00000000

0800afb8 <forward_sm>:
 800afb8:	6982      	ldr	r2, [r0, #24]
 800afba:	8813      	ldrh	r3, [r2, #0]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d036      	beq.n	800b02e <forward_sm+0x76>
 800afc0:	b570      	push	{r4, r5, r6, lr}
 800afc2:	6852      	ldr	r2, [r2, #4]
 800afc4:	6855      	ldr	r5, [r2, #4]
 800afc6:	b082      	sub	sp, #8
 800afc8:	b105      	cbz	r5, 800afcc <forward_sm+0x14>
 800afca:	682d      	ldr	r5, [r5, #0]
 800afcc:	2b01      	cmp	r3, #1
 800afce:	d032      	beq.n	800b036 <forward_sm+0x7e>
 800afd0:	6916      	ldr	r6, [r2, #16]
 800afd2:	b106      	cbz	r6, 800afd6 <forward_sm+0x1e>
 800afd4:	6836      	ldr	r6, [r6, #0]
 800afd6:	68ab      	ldr	r3, [r5, #8]
 800afd8:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 800afdc:	d029      	beq.n	800b032 <forward_sm+0x7a>
 800afde:	68ec      	ldr	r4, [r5, #12]
 800afe0:	2201      	movs	r2, #1
 800afe2:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 800afe6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800afea:	429c      	cmp	r4, r3
 800afec:	fb01 f202 	mul.w	r2, r1, r2
 800aff0:	d1f9      	bne.n	800afe6 <forward_sm+0x2e>
 800aff2:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 800aff6:	69b0      	ldr	r0, [r6, #24]
 800aff8:	4563      	cmp	r3, ip
 800affa:	bfb8      	it	lt
 800affc:	68e9      	ldrlt	r1, [r5, #12]
 800affe:	6880      	ldr	r0, [r0, #8]
 800b000:	bfb8      	it	lt
 800b002:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 800b006:	6929      	ldr	r1, [r5, #16]
 800b008:	bfa8      	it	ge
 800b00a:	2401      	movge	r4, #1
 800b00c:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800b010:	bfbc      	itt	lt
 800b012:	6969      	ldrlt	r1, [r5, #20]
 800b014:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 800b018:	69a9      	ldr	r1, [r5, #24]
 800b01a:	bfb8      	it	lt
 800b01c:	089b      	lsrlt	r3, r3, #2
 800b01e:	6889      	ldr	r1, [r1, #8]
 800b020:	9400      	str	r4, [sp, #0]
 800b022:	bfa8      	it	ge
 800b024:	2300      	movge	r3, #0
 800b026:	f001 faf9 	bl	800c61c <forward_lite_nl_softmax_if32of32>
 800b02a:	b002      	add	sp, #8
 800b02c:	bd70      	pop	{r4, r5, r6, pc}
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	deff      	udf	#255	@ 0xff
 800b032:	2201      	movs	r2, #1
 800b034:	e7dd      	b.n	800aff2 <forward_sm+0x3a>
 800b036:	2300      	movs	r3, #0
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	deff      	udf	#255	@ 0xff

0800b03c <forward_lite_conv2d_if32of32wf32_pool>:
 800b03c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b040:	ed2d 8b02 	vpush	{d8}
 800b044:	b0c9      	sub	sp, #292	@ 0x124
 800b046:	4696      	mov	lr, r2
 800b048:	f9bd 519c 	ldrsh.w	r5, [sp, #412]	@ 0x19c
 800b04c:	9323      	str	r3, [sp, #140]	@ 0x8c
 800b04e:	f9bd 31bc 	ldrsh.w	r3, [sp, #444]	@ 0x1bc
 800b052:	9137      	str	r1, [sp, #220]	@ 0xdc
 800b054:	f9bd 115c 	ldrsh.w	r1, [sp, #348]	@ 0x15c
 800b058:	9238      	str	r2, [sp, #224]	@ 0xe0
 800b05a:	fb05 f203 	mul.w	r2, r5, r3
 800b05e:	9129      	str	r1, [sp, #164]	@ 0xa4
 800b060:	460e      	mov	r6, r1
 800b062:	fb01 f202 	mul.w	r2, r1, r2
 800b066:	f9bd 1164 	ldrsh.w	r1, [sp, #356]	@ 0x164
 800b06a:	f9bd 416c 	ldrsh.w	r4, [sp, #364]	@ 0x16c
 800b06e:	f8bd c180 	ldrh.w	ip, [sp, #384]	@ 0x180
 800b072:	9142      	str	r1, [sp, #264]	@ 0x108
 800b074:	f9bd 1170 	ldrsh.w	r1, [sp, #368]	@ 0x170
 800b078:	f9bd 7160 	ldrsh.w	r7, [sp, #352]	@ 0x160
 800b07c:	932d      	str	r3, [sp, #180]	@ 0xb4
 800b07e:	942a      	str	r4, [sp, #168]	@ 0xa8
 800b080:	f9bd 3168 	ldrsh.w	r3, [sp, #360]	@ 0x168
 800b084:	f9bd 4158 	ldrsh.w	r4, [sp, #344]	@ 0x158
 800b088:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b08a:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 800b08e:	f8bd 1178 	ldrh.w	r1, [sp, #376]	@ 0x178
 800b092:	f8bd c184 	ldrh.w	ip, [sp, #388]	@ 0x184
 800b096:	9041      	str	r0, [sp, #260]	@ 0x104
 800b098:	9339      	str	r3, [sp, #228]	@ 0xe4
 800b09a:	912b      	str	r1, [sp, #172]	@ 0xac
 800b09c:	f9bd 9174 	ldrsh.w	r9, [sp, #372]	@ 0x174
 800b0a0:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b0a2:	4680      	mov	r8, r0
 800b0a4:	9418      	str	r4, [sp, #96]	@ 0x60
 800b0a6:	f8bd 017c 	ldrh.w	r0, [sp, #380]	@ 0x17c
 800b0aa:	9714      	str	r7, [sp, #80]	@ 0x50
 800b0ac:	f8cd c0b0 	str.w	ip, [sp, #176]	@ 0xb0
 800b0b0:	f9bd c188 	ldrsh.w	ip, [sp, #392]	@ 0x188
 800b0b4:	f8cd c10c 	str.w	ip, [sp, #268]	@ 0x10c
 800b0b8:	f9bd c1b8 	ldrsh.w	ip, [sp, #440]	@ 0x1b8
 800b0bc:	f8cd c110 	str.w	ip, [sp, #272]	@ 0x110
 800b0c0:	4243      	negs	r3, r0
 800b0c2:	f9bd c1c0 	ldrsh.w	ip, [sp, #448]	@ 0x1c0
 800b0c6:	f8cd c114 	str.w	ip, [sp, #276]	@ 0x114
 800b0ca:	931e      	str	r3, [sp, #120]	@ 0x78
 800b0cc:	f9bd c1c4 	ldrsh.w	ip, [sp, #452]	@ 0x1c4
 800b0d0:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800b0d2:	f8cd c0b8 	str.w	ip, [sp, #184]	@ 0xb8
 800b0d6:	f9bd c1c8 	ldrsh.w	ip, [sp, #456]	@ 0x1c8
 800b0da:	f8cd c118 	str.w	ip, [sp, #280]	@ 0x118
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	f9bd c1cc 	ldrsh.w	ip, [sp, #460]	@ 0x1cc
 800b0e4:	f9bd 11a0 	ldrsh.w	r1, [sp, #416]	@ 0x1a0
 800b0e8:	f8cd c074 	str.w	ip, [sp, #116]	@ 0x74
 800b0ec:	f340 80a7 	ble.w	800b23e <forward_lite_conv2d_if32of32wf32_pool+0x202>
 800b0f0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b0f2:	ed9f 8a55 	vldr	s16, [pc, #340]	@ 800b248 <forward_lite_conv2d_if32of32wf32_pool+0x20c>
 800b0f6:	fb03 f309 	mul.w	r3, r3, r9
 800b0fa:	fb04 f303 	mul.w	r3, r4, r3
 800b0fe:	3901      	subs	r1, #1
 800b100:	009b      	lsls	r3, r3, #2
 800b102:	fa1f fc81 	uxth.w	ip, r1
 800b106:	4631      	mov	r1, r6
 800b108:	b2b6      	uxth	r6, r6
 800b10a:	9324      	str	r3, [sp, #144]	@ 0x90
 800b10c:	1e73      	subs	r3, r6, #1
 800b10e:	e9cd 0c20 	strd	r0, ip, [sp, #128]	@ 0x80
 800b112:	b29b      	uxth	r3, r3
 800b114:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 800b116:	963f      	str	r6, [sp, #252]	@ 0xfc
 800b118:	3301      	adds	r3, #1
 800b11a:	009e      	lsls	r6, r3, #2
 800b11c:	fb00 f301 	mul.w	r3, r0, r1
 800b120:	fb05 f303 	mul.w	r3, r5, r3
 800b124:	0098      	lsls	r0, r3, #2
 800b126:	903d      	str	r0, [sp, #244]	@ 0xf4
 800b128:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 800b12a:	9635      	str	r6, [sp, #212]	@ 0xd4
 800b12c:	fb00 f307 	mul.w	r3, r0, r7
 800b130:	fb04 f303 	mul.w	r3, r4, r3
 800b134:	0098      	lsls	r0, r3, #2
 800b136:	9034      	str	r0, [sp, #208]	@ 0xd0
 800b138:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800b13a:	0090      	lsls	r0, r2, #2
 800b13c:	9033      	str	r0, [sp, #204]	@ 0xcc
 800b13e:	9854      	ldr	r0, [sp, #336]	@ 0x150
 800b140:	fb01 f303 	mul.w	r3, r1, r3
 800b144:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b148:	0098      	lsls	r0, r3, #2
 800b14a:	00a6      	lsls	r6, r4, #2
 800b14c:	903b      	str	r0, [sp, #236]	@ 0xec
 800b14e:	981e      	ldr	r0, [sp, #120]	@ 0x78
 800b150:	9616      	str	r6, [sp, #88]	@ 0x58
 800b152:	fb07 f306 	mul.w	r3, r7, r6
 800b156:	fb00 8703 	mla	r7, r0, r3, r8
 800b15a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800b15c:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 800b15e:	9722      	str	r7, [sp, #136]	@ 0x88
 800b160:	425f      	negs	r7, r3
 800b162:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b164:	921f      	str	r2, [sp, #124]	@ 0x7c
 800b166:	fb05 f501 	mul.w	r5, r5, r1
 800b16a:	0089      	lsls	r1, r1, #2
 800b16c:	fb03 f304 	mul.w	r3, r3, r4
 800b170:	9112      	str	r1, [sp, #72]	@ 0x48
 800b172:	4241      	negs	r1, r0
 800b174:	009c      	lsls	r4, r3, #2
 800b176:	9125      	str	r1, [sp, #148]	@ 0x94
 800b178:	fb06 f107 	mul.w	r1, r6, r7
 800b17c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b17e:	9417      	str	r4, [sp, #92]	@ 0x5c
 800b180:	953c      	str	r5, [sp, #240]	@ 0xf0
 800b182:	2400      	movs	r4, #0
 800b184:	9136      	str	r1, [sp, #216]	@ 0xd8
 800b186:	f10e 4578 	add.w	r5, lr, #4160749568	@ 0xf8000000
 800b18a:	9954      	ldr	r1, [sp, #336]	@ 0x150
 800b18c:	9731      	str	r7, [sp, #196]	@ 0xc4
 800b18e:	9428      	str	r4, [sp, #160]	@ 0xa0
 800b190:	953a      	str	r5, [sp, #232]	@ 0xe8
 800b192:	911b      	str	r1, [sp, #108]	@ 0x6c
 800b194:	9332      	str	r3, [sp, #200]	@ 0xc8
 800b196:	9b6a      	ldr	r3, [sp, #424]	@ 0x1a8
 800b198:	932f      	str	r3, [sp, #188]	@ 0xbc
 800b19a:	1e53      	subs	r3, r2, #1
 800b19c:	9427      	str	r4, [sp, #156]	@ 0x9c
 800b19e:	9347      	str	r3, [sp, #284]	@ 0x11c
 800b1a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	b21b      	sxth	r3, r3
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	dc68      	bgt.n	800b27c <forward_lite_conv2d_if32of32wf32_pool+0x240>
 800b1aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1ac:	041b      	lsls	r3, r3, #16
 800b1ae:	f100 81d4 	bmi.w	800b55a <forward_lite_conv2d_if32of32wf32_pool+0x51e>
 800b1b2:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800b1b4:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800b1b6:	4282      	cmp	r2, r0
 800b1b8:	dc48      	bgt.n	800b24c <forward_lite_conv2d_if32of32wf32_pool+0x210>
 800b1ba:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b1bc:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 800b1be:	9108      	str	r1, [sp, #32]
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	b21c      	sxth	r4, r3
 800b1c4:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 800b1c6:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 800b1c8:	9e32      	ldr	r6, [sp, #200]	@ 0xc8
 800b1ca:	9427      	str	r4, [sp, #156]	@ 0x9c
 800b1cc:	18cb      	adds	r3, r1, r3
 800b1ce:	9337      	str	r3, [sp, #220]	@ 0xdc
 800b1d0:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800b1d2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b1d4:	440b      	add	r3, r1
 800b1d6:	931e      	str	r3, [sp, #120]	@ 0x78
 800b1d8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b1da:	1a5b      	subs	r3, r3, r1
 800b1dc:	9320      	str	r3, [sp, #128]	@ 0x80
 800b1de:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800b1e0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b1e2:	440b      	add	r3, r1
 800b1e4:	9322      	str	r3, [sp, #136]	@ 0x88
 800b1e6:	b293      	uxth	r3, r2
 800b1e8:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800b1ea:	9301      	str	r3, [sp, #4]
 800b1ec:	1a9b      	subs	r3, r3, r2
 800b1ee:	b29a      	uxth	r2, r3
 800b1f0:	b2bb      	uxth	r3, r7
 800b1f2:	1ac1      	subs	r1, r0, r3
 800b1f4:	9305      	str	r3, [sp, #20]
 800b1f6:	b20b      	sxth	r3, r1
 800b1f8:	931d      	str	r3, [sp, #116]	@ 0x74
 800b1fa:	b2b3      	uxth	r3, r6
 800b1fc:	9303      	str	r3, [sp, #12]
 800b1fe:	2301      	movs	r3, #1
 800b200:	9307      	str	r3, [sp, #28]
 800b202:	f8bd 30e4 	ldrh.w	r3, [sp, #228]	@ 0xe4
 800b206:	9306      	str	r3, [sp, #24]
 800b208:	f8bd 3114 	ldrh.w	r3, [sp, #276]	@ 0x114
 800b20c:	9304      	str	r3, [sp, #16]
 800b20e:	f8bd 3118 	ldrh.w	r3, [sp, #280]	@ 0x118
 800b212:	9302      	str	r3, [sp, #8]
 800b214:	f8bd 3110 	ldrh.w	r3, [sp, #272]	@ 0x110
 800b218:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 800b21c:	9300      	str	r3, [sp, #0]
 800b21e:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 800b220:	9854      	ldr	r0, [sp, #336]	@ 0x150
 800b222:	9d6d      	ldr	r5, [sp, #436]	@ 0x1b4
 800b224:	47a8      	blx	r5
 800b226:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b228:	1bf3      	subs	r3, r6, r7
 800b22a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b22e:	b21b      	sxth	r3, r3
 800b230:	3a01      	subs	r2, #1
 800b232:	9332      	str	r3, [sp, #200]	@ 0xc8
 800b234:	b293      	uxth	r3, r2
 800b236:	9321      	str	r3, [sp, #132]	@ 0x84
 800b238:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800b23a:	42a3      	cmp	r3, r4
 800b23c:	dcb0      	bgt.n	800b1a0 <forward_lite_conv2d_if32of32wf32_pool+0x164>
 800b23e:	b049      	add	sp, #292	@ 0x124
 800b240:	ecbd 8b02 	vpop	{d8}
 800b244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b248:	00000000 	.word	0x00000000
 800b24c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b24e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800b250:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800b252:	3b01      	subs	r3, #1
 800b254:	b29b      	uxth	r3, r3
 800b256:	9321      	str	r3, [sp, #132]	@ 0x84
 800b258:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b25a:	440a      	add	r2, r1
 800b25c:	1a5b      	subs	r3, r3, r1
 800b25e:	921e      	str	r2, [sp, #120]	@ 0x78
 800b260:	9320      	str	r3, [sp, #128]	@ 0x80
 800b262:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 800b264:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b266:	4413      	add	r3, r2
 800b268:	9322      	str	r3, [sp, #136]	@ 0x88
 800b26a:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800b26c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800b26e:	4293      	cmp	r3, r2
 800b270:	dde5      	ble.n	800b23e <forward_lite_conv2d_if32of32wf32_pool+0x202>
 800b272:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b274:	3301      	adds	r3, #1
 800b276:	b21b      	sxth	r3, r3
 800b278:	2b00      	cmp	r3, #0
 800b27a:	dd96      	ble.n	800b1aa <forward_lite_conv2d_if32of32wf32_pool+0x16e>
 800b27c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b27e:	2b00      	cmp	r3, #0
 800b280:	f2c0 82cc 	blt.w	800b81c <forward_lite_conv2d_if32of32wf32_pool+0x7e0>
 800b284:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b286:	931c      	str	r3, [sp, #112]	@ 0x70
 800b288:	2300      	movs	r3, #0
 800b28a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800b28c:	9a42      	ldr	r2, [sp, #264]	@ 0x108
 800b28e:	440a      	add	r2, r1
 800b290:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800b292:	428a      	cmp	r2, r1
 800b294:	bfd4      	ite	le
 800b296:	ebc3 0b02 	rsble	fp, r3, r2
 800b29a:	ebc3 0b01 	rsbgt	fp, r3, r1
 800b29e:	9a55      	ldr	r2, [sp, #340]	@ 0x154
 800b2a0:	2a00      	cmp	r2, #0
 800b2a2:	f000 819c 	beq.w	800b5de <forward_lite_conv2d_if32of32wf32_pool+0x5a2>
 800b2a6:	9a3a      	ldr	r2, [sp, #232]	@ 0xe8
 800b2a8:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800b2ac:	f0c0 8197 	bcc.w	800b5de <forward_lite_conv2d_if32of32wf32_pool+0x5a2>
 800b2b0:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 800b2b2:	2a00      	cmp	r2, #0
 800b2b4:	f340 8117 	ble.w	800b4e6 <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 800b2b8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b2ba:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 800b2bc:	fb02 f303 	mul.w	r3, r2, r3
 800b2c0:	9319      	str	r3, [sp, #100]	@ 0x64
 800b2c2:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 800b2c4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b2c6:	9326      	str	r3, [sp, #152]	@ 0x98
 800b2c8:	189a      	adds	r2, r3, r2
 800b2ca:	923e      	str	r2, [sp, #248]	@ 0xf8
 800b2cc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b2ce:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b2d0:	9330      	str	r3, [sp, #192]	@ 0xc0
 800b2d2:	440a      	add	r2, r1
 800b2d4:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 800b2d6:	9240      	str	r2, [sp, #256]	@ 0x100
 800b2d8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b2dc:	9955      	ldr	r1, [sp, #340]	@ 0x154
 800b2de:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800b2e0:	f001 f9d2 	bl	800c688 <st_int8_copy>
 800b2e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	f000 8134 	beq.w	800b554 <forward_lite_conv2d_if32of32wf32_pool+0x518>
 800b2ec:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800b2ee:	ecf3 1a01 	vldmia	r3!, {s3}
 800b2f2:	9330      	str	r3, [sp, #192]	@ 0xc0
 800b2f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	f000 80ea 	beq.w	800b4d0 <forward_lite_conv2d_if32of32wf32_pool+0x494>
 800b2fc:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800b2fe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b300:	189a      	adds	r2, r3, r2
 800b302:	920c      	str	r2, [sp, #48]	@ 0x30
 800b304:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 800b306:	e9cd 230d 	strd	r2, r3, [sp, #52]	@ 0x34
 800b30a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b30c:	9310      	str	r3, [sp, #64]	@ 0x40
 800b30e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800b310:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b312:	2300      	movs	r3, #0
 800b314:	9311      	str	r3, [sp, #68]	@ 0x44
 800b316:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b318:	2b00      	cmp	r3, #0
 800b31a:	f2c0 8115 	blt.w	800b548 <forward_lite_conv2d_if32of32wf32_pool+0x50c>
 800b31e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b320:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b322:	2600      	movs	r6, #0
 800b324:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b326:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b328:	9c55      	ldr	r4, [sp, #340]	@ 0x154
 800b32a:	4298      	cmp	r0, r3
 800b32c:	bf94      	ite	ls
 800b32e:	ebc6 0600 	rsbls	r6, r6, r0
 800b332:	ebc6 0603 	rsbhi	r6, r6, r3
 800b336:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b338:	eba0 0906 	sub.w	r9, r0, r6
 800b33c:	fb02 4203 	mla	r2, r2, r3, r4
 800b340:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800b342:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 800b344:	f1bb 0f00 	cmp.w	fp, #0
 800b348:	eba4 0a06 	sub.w	sl, r4, r6
 800b34c:	eeb0 7a61 	vmov.f32	s14, s3
 800b350:	fb00 f606 	mul.w	r6, r0, r6
 800b354:	f340 80a1 	ble.w	800b49a <forward_lite_conv2d_if32of32wf32_pool+0x45e>
 800b358:	f026 070f 	bic.w	r7, r6, #15
 800b35c:	f107 38ff 	add.w	r8, r7, #4294967295
 800b360:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800b364:	f108 0801 	add.w	r8, r8, #1
 800b368:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800b36c:	fb0a fa03 	mul.w	sl, sl, r3
 800b370:	fb09 f903 	mul.w	r9, r9, r3
 800b374:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800b378:	f04f 0c00 	mov.w	ip, #0
 800b37c:	2f00      	cmp	r7, #0
 800b37e:	bfd8      	it	le
 800b380:	2500      	movle	r5, #0
 800b382:	dd70      	ble.n	800b466 <forward_lite_conv2d_if32of32wf32_pool+0x42a>
 800b384:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 800b388:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 800b38c:	2400      	movs	r4, #0
 800b38e:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 800b392:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800b396:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 800b39a:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 800b39e:	ed50 4a0d 	vldr	s9, [r0, #-52]	@ 0xffffffcc
 800b3a2:	ed10 5a0c 	vldr	s10, [r0, #-48]	@ 0xffffffd0
 800b3a6:	ed10 3a0a 	vldr	s6, [r0, #-40]	@ 0xffffffd8
 800b3aa:	ed53 3a0a 	vldr	s7, [r3, #-40]	@ 0xffffffd8
 800b3ae:	ed10 4a09 	vldr	s8, [r0, #-36]	@ 0xffffffdc
 800b3b2:	ed50 0a06 	vldr	s1, [r0, #-24]	@ 0xffffffe8
 800b3b6:	ed13 1a06 	vldr	s2, [r3, #-24]	@ 0xffffffe8
 800b3ba:	ed10 2a05 	vldr	s4, [r0, #-20]	@ 0xffffffec
 800b3be:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 800b3c2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b3c6:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 800b3ca:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b3ce:	3410      	adds	r4, #16
 800b3d0:	42bc      	cmp	r4, r7
 800b3d2:	ed13 6a0e 	vldr	s12, [r3, #-56]	@ 0xffffffc8
 800b3d6:	ed53 6a0d 	vldr	s13, [r3, #-52]	@ 0xffffffcc
 800b3da:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b3de:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800b3e2:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800b3e6:	ed53 5a1c 	vldr	s11, [r3, #-112]	@ 0xffffff90
 800b3ea:	ed10 6a1b 	vldr	s12, [r0, #-108]	@ 0xffffff94
 800b3ee:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800b3f2:	ed53 6a1b 	vldr	s13, [r3, #-108]	@ 0xffffff94
 800b3f6:	ed53 4a19 	vldr	s9, [r3, #-100]	@ 0xffffff9c
 800b3fa:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b3fe:	ed10 5a18 	vldr	s10, [r0, #-96]	@ 0xffffffa0
 800b402:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 800b406:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b40a:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 800b40e:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 800b412:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b416:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800b41a:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800b41e:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b422:	ed10 4a13 	vldr	s8, [r0, #-76]	@ 0xffffffb4
 800b426:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 800b42a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b42e:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 800b432:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 800b436:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b43a:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800b43e:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 800b442:	eee0 7a81 	vfma.f32	s15, s1, s2
 800b446:	eee2 7a22 	vfma.f32	s15, s4, s5
 800b44a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b44e:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b452:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b456:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b45a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b45e:	db96      	blt.n	800b38e <forward_lite_conv2d_if32of32wf32_pool+0x352>
 800b460:	4471      	add	r1, lr
 800b462:	4472      	add	r2, lr
 800b464:	4645      	mov	r5, r8
 800b466:	42ae      	cmp	r6, r5
 800b468:	dd10      	ble.n	800b48c <forward_lite_conv2d_if32of32wf32_pool+0x450>
 800b46a:	462b      	mov	r3, r5
 800b46c:	460c      	mov	r4, r1
 800b46e:	4610      	mov	r0, r2
 800b470:	ecf0 6a01 	vldmia	r0!, {s13}
 800b474:	ecf4 7a01 	vldmia	r4!, {s15}
 800b478:	3301      	adds	r3, #1
 800b47a:	429e      	cmp	r6, r3
 800b47c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b480:	d1f6      	bne.n	800b470 <forward_lite_conv2d_if32of32wf32_pool+0x434>
 800b482:	1b75      	subs	r5, r6, r5
 800b484:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800b488:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800b48c:	f10c 0c01 	add.w	ip, ip, #1
 800b490:	45e3      	cmp	fp, ip
 800b492:	4451      	add	r1, sl
 800b494:	444a      	add	r2, r9
 800b496:	f47f af71 	bne.w	800b37c <forward_lite_conv2d_if32of32wf32_pool+0x340>
 800b49a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b49c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b49e:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b4a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b4a2:	ed81 7a00 	vstr	s14, [r1]
 800b4a6:	4410      	add	r0, r2
 800b4a8:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b4aa:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b4ac:	4401      	add	r1, r0
 800b4ae:	9110      	str	r1, [sp, #64]	@ 0x40
 800b4b0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b4b2:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800b4b4:	1a89      	subs	r1, r1, r2
 800b4b6:	910e      	str	r1, [sp, #56]	@ 0x38
 800b4b8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b4ba:	4401      	add	r1, r0
 800b4bc:	910d      	str	r1, [sp, #52]	@ 0x34
 800b4be:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b4c0:	1a8a      	subs	r2, r1, r2
 800b4c2:	920c      	str	r2, [sp, #48]	@ 0x30
 800b4c4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b4c6:	3301      	adds	r3, #1
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	9311      	str	r3, [sp, #68]	@ 0x44
 800b4cc:	f47f af23 	bne.w	800b316 <forward_lite_conv2d_if32of32wf32_pool+0x2da>
 800b4d0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b4d2:	9924      	ldr	r1, [sp, #144]	@ 0x90
 800b4d4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b4d6:	440a      	add	r2, r1
 800b4d8:	921a      	str	r2, [sp, #104]	@ 0x68
 800b4da:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 800b4dc:	3304      	adds	r3, #4
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	9326      	str	r3, [sp, #152]	@ 0x98
 800b4e2:	f47f aefa 	bne.w	800b2da <forward_lite_conv2d_if32of32wf32_pool+0x29e>
 800b4e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	dd28      	ble.n	800b53e <forward_lite_conv2d_if32of32wf32_pool+0x502>
 800b4ec:	9b69      	ldr	r3, [sp, #420]	@ 0x1a4
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	f000 8198 	beq.w	800b824 <forward_lite_conv2d_if32of32wf32_pool+0x7e8>
 800b4f4:	e9dd 6a6a 	ldrd	r6, sl, [sp, #424]	@ 0x1a8
 800b4f8:	9d2f      	ldr	r5, [sp, #188]	@ 0xbc
 800b4fa:	f8dd 806c 	ldr.w	r8, [sp, #108]	@ 0x6c
 800b4fe:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800b500:	f8dd b1b0 	ldr.w	fp, [sp, #432]	@ 0x1b0
 800b504:	4699      	mov	r9, r3
 800b506:	2400      	movs	r4, #0
 800b508:	462b      	mov	r3, r5
 800b50a:	463a      	mov	r2, r7
 800b50c:	4455      	add	r5, sl
 800b50e:	4641      	mov	r1, r8
 800b510:	4640      	mov	r0, r8
 800b512:	47c8      	blx	r9
 800b514:	1bab      	subs	r3, r5, r6
 800b516:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b518:	455b      	cmp	r3, fp
 800b51a:	bfa8      	it	ge
 800b51c:	4635      	movge	r5, r6
 800b51e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b520:	4490      	add	r8, r2
 800b522:	4543      	cmp	r3, r8
 800b524:	bf98      	it	ls
 800b526:	9b25      	ldrls	r3, [sp, #148]	@ 0x94
 800b528:	f104 0401 	add.w	r4, r4, #1
 800b52c:	bf98      	it	ls
 800b52e:	4498      	addls	r8, r3
 800b530:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b532:	b224      	sxth	r4, r4
 800b534:	42a3      	cmp	r3, r4
 800b536:	d1e7      	bne.n	800b508 <forward_lite_conv2d_if32of32wf32_pool+0x4cc>
 800b538:	952f      	str	r5, [sp, #188]	@ 0xbc
 800b53a:	f8cd 806c 	str.w	r8, [sp, #108]	@ 0x6c
 800b53e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b540:	3301      	adds	r3, #1
 800b542:	b21b      	sxth	r3, r3
 800b544:	931d      	str	r3, [sp, #116]	@ 0x74
 800b546:	e634      	b.n	800b1b2 <forward_lite_conv2d_if32of32wf32_pool+0x176>
 800b548:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b54a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b54c:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800b54e:	4616      	mov	r6, r2
 800b550:	189a      	adds	r2, r3, r2
 800b552:	e6e7      	b.n	800b324 <forward_lite_conv2d_if32of32wf32_pool+0x2e8>
 800b554:	eef0 1a48 	vmov.f32	s3, s16
 800b558:	e6cc      	b.n	800b2f4 <forward_lite_conv2d_if32of32wf32_pool+0x2b8>
 800b55a:	9a3c      	ldr	r2, [sp, #240]	@ 0xf0
 800b55c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b55e:	fb02 f303 	mul.w	r3, r2, r3
 800b562:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b564:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 800b568:	9a54      	ldr	r2, [sp, #336]	@ 0x150
 800b56a:	429a      	cmp	r2, r3
 800b56c:	bf84      	itt	hi
 800b56e:	9a33      	ldrhi	r2, [sp, #204]	@ 0xcc
 800b570:	189b      	addhi	r3, r3, r2
 800b572:	9a54      	ldr	r2, [sp, #336]	@ 0x150
 800b574:	429a      	cmp	r2, r3
 800b576:	d217      	bcs.n	800b5a8 <forward_lite_conv2d_if32of32wf32_pool+0x56c>
 800b578:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800b57a:	991d      	ldr	r1, [sp, #116]	@ 0x74
 800b57c:	428a      	cmp	r2, r1
 800b57e:	d013      	beq.n	800b5a8 <forward_lite_conv2d_if32of32wf32_pool+0x56c>
 800b580:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800b582:	429a      	cmp	r2, r3
 800b584:	d910      	bls.n	800b5a8 <forward_lite_conv2d_if32of32wf32_pool+0x56c>
 800b586:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800b588:	461a      	mov	r2, r3
 800b58a:	f852 0b04 	ldr.w	r0, [r2], #4
 800b58e:	f841 0b04 	str.w	r0, [r1], #4
 800b592:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 800b594:	4290      	cmp	r0, r2
 800b596:	d8f8      	bhi.n	800b58a <forward_lite_conv2d_if32of32wf32_pool+0x54e>
 800b598:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800b59a:	1ad3      	subs	r3, r2, r3
 800b59c:	f023 0303 	bic.w	r3, r3, #3
 800b5a0:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b5a2:	3304      	adds	r3, #4
 800b5a4:	441a      	add	r2, r3
 800b5a6:	921b      	str	r2, [sp, #108]	@ 0x6c
 800b5a8:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800b5aa:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800b5ac:	f8bd 3074 	ldrh.w	r3, [sp, #116]	@ 0x74
 800b5b0:	983d      	ldr	r0, [sp, #244]	@ 0xf4
 800b5b2:	440a      	add	r2, r1
 800b5b4:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800b5b6:	1ad2      	subs	r2, r2, r3
 800b5b8:	b212      	sxth	r2, r2
 800b5ba:	440b      	add	r3, r1
 800b5bc:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800b5be:	9228      	str	r2, [sp, #160]	@ 0xa0
 800b5c0:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800b5c2:	4401      	add	r1, r0
 800b5c4:	b21b      	sxth	r3, r3
 800b5c6:	428a      	cmp	r2, r1
 800b5c8:	931d      	str	r3, [sp, #116]	@ 0x74
 800b5ca:	911b      	str	r1, [sp, #108]	@ 0x6c
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	f63f adf0 	bhi.w	800b1b2 <forward_lite_conv2d_if32of32wf32_pool+0x176>
 800b5d2:	9925      	ldr	r1, [sp, #148]	@ 0x94
 800b5d4:	440b      	add	r3, r1
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d9fc      	bls.n	800b5d4 <forward_lite_conv2d_if32of32wf32_pool+0x598>
 800b5da:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b5dc:	e5e9      	b.n	800b1b2 <forward_lite_conv2d_if32of32wf32_pool+0x176>
 800b5de:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 800b5e0:	2a00      	cmp	r2, #0
 800b5e2:	dd80      	ble.n	800b4e6 <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 800b5e4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b5e6:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 800b5e8:	fb02 f303 	mul.w	r3, r2, r3
 800b5ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5ee:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 800b5f0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b5f2:	9326      	str	r3, [sp, #152]	@ 0x98
 800b5f4:	189a      	adds	r2, r3, r2
 800b5f6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b5f8:	923e      	str	r2, [sp, #248]	@ 0xf8
 800b5fa:	9330      	str	r3, [sp, #192]	@ 0xc0
 800b5fc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b5fe:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 800b600:	9319      	str	r3, [sp, #100]	@ 0x64
 800b602:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b604:	440a      	add	r2, r1
 800b606:	9240      	str	r2, [sp, #256]	@ 0x100
 800b608:	2b00      	cmp	r3, #0
 800b60a:	f000 80fe 	beq.w	800b80a <forward_lite_conv2d_if32of32wf32_pool+0x7ce>
 800b60e:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800b610:	ecf3 1a01 	vldmia	r3!, {s3}
 800b614:	9330      	str	r3, [sp, #192]	@ 0xc0
 800b616:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b618:	2b00      	cmp	r3, #0
 800b61a:	f000 80e7 	beq.w	800b7ec <forward_lite_conv2d_if32of32wf32_pool+0x7b0>
 800b61e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800b620:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b622:	189a      	adds	r2, r3, r2
 800b624:	920c      	str	r2, [sp, #48]	@ 0x30
 800b626:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 800b628:	e9cd 230d 	strd	r2, r3, [sp, #52]	@ 0x34
 800b62c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b62e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b630:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800b632:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b634:	2300      	movs	r3, #0
 800b636:	9311      	str	r3, [sp, #68]	@ 0x44
 800b638:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	f2c0 80e8 	blt.w	800b810 <forward_lite_conv2d_if32of32wf32_pool+0x7d4>
 800b640:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b642:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b644:	2000      	movs	r0, #0
 800b646:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b648:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b64a:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b64c:	428c      	cmp	r4, r1
 800b64e:	bf94      	ite	ls
 800b650:	ebc0 0004 	rsbls	r0, r0, r4
 800b654:	ebc0 0001 	rsbhi	r0, r0, r1
 800b658:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800b65a:	eba4 0900 	sub.w	r9, r4, r0
 800b65e:	fb03 5301 	mla	r3, r3, r1, r5
 800b662:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 800b664:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800b666:	f1bb 0f00 	cmp.w	fp, #0
 800b66a:	eba5 0a00 	sub.w	sl, r5, r0
 800b66e:	eeb0 7a61 	vmov.f32	s14, s3
 800b672:	fb04 f000 	mul.w	r0, r4, r0
 800b676:	f340 809e 	ble.w	800b7b6 <forward_lite_conv2d_if32of32wf32_pool+0x77a>
 800b67a:	f020 080f 	bic.w	r8, r0, #15
 800b67e:	f108 37ff 	add.w	r7, r8, #4294967295
 800b682:	093f      	lsrs	r7, r7, #4
 800b684:	3701      	adds	r7, #1
 800b686:	01be      	lsls	r6, r7, #6
 800b688:	fb0a fa01 	mul.w	sl, sl, r1
 800b68c:	fb09 f901 	mul.w	r9, r9, r1
 800b690:	013f      	lsls	r7, r7, #4
 800b692:	2400      	movs	r4, #0
 800b694:	f1b8 0f00 	cmp.w	r8, #0
 800b698:	bfd8      	it	le
 800b69a:	2100      	movle	r1, #0
 800b69c:	dd72      	ble.n	800b784 <forward_lite_conv2d_if32of32wf32_pool+0x748>
 800b69e:	f102 0540 	add.w	r5, r2, #64	@ 0x40
 800b6a2:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800b6a6:	f04f 0c00 	mov.w	ip, #0
 800b6aa:	ed51 5a0f 	vldr	s11, [r1, #-60]	@ 0xffffffc4
 800b6ae:	ed55 7a0f 	vldr	s15, [r5, #-60]	@ 0xffffffc4
 800b6b2:	ed15 6a10 	vldr	s12, [r5, #-64]	@ 0xffffffc0
 800b6b6:	ed51 6a10 	vldr	s13, [r1, #-64]	@ 0xffffffc0
 800b6ba:	ed55 4a0d 	vldr	s9, [r5, #-52]	@ 0xffffffcc
 800b6be:	ed15 5a0c 	vldr	s10, [r5, #-48]	@ 0xffffffd0
 800b6c2:	ed15 3a0a 	vldr	s6, [r5, #-40]	@ 0xffffffd8
 800b6c6:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 800b6ca:	ed15 4a09 	vldr	s8, [r5, #-36]	@ 0xffffffdc
 800b6ce:	ed55 0a06 	vldr	s1, [r5, #-24]	@ 0xffffffe8
 800b6d2:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800b6d6:	ed15 2a05 	vldr	s4, [r5, #-20]	@ 0xffffffec
 800b6da:	ed51 2a05 	vldr	s5, [r1, #-20]	@ 0xffffffec
 800b6de:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b6e2:	ed55 5a0e 	vldr	s11, [r5, #-56]	@ 0xffffffc8
 800b6e6:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b6ea:	f10c 0c10 	add.w	ip, ip, #16
 800b6ee:	45e0      	cmp	r8, ip
 800b6f0:	ed11 6a0e 	vldr	s12, [r1, #-56]	@ 0xffffffc8
 800b6f4:	ed51 6a0d 	vldr	s13, [r1, #-52]	@ 0xffffffcc
 800b6f8:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b6fc:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 800b700:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800b704:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 800b708:	ed15 6a1b 	vldr	s12, [r5, #-108]	@ 0xffffff94
 800b70c:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800b710:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 800b714:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 800b718:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b71c:	ed15 5a18 	vldr	s10, [r5, #-96]	@ 0xffffffa0
 800b720:	ed51 5a18 	vldr	s11, [r1, #-96]	@ 0xffffffa0
 800b724:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b728:	ed15 6a17 	vldr	s12, [r5, #-92]	@ 0xffffffa4
 800b72c:	ed51 6a17 	vldr	s13, [r1, #-92]	@ 0xffffffa4
 800b730:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b734:	ed15 3a14 	vldr	s6, [r5, #-80]	@ 0xffffffb0
 800b738:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 800b73c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b740:	ed15 4a13 	vldr	s8, [r5, #-76]	@ 0xffffffb4
 800b744:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 800b748:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b74c:	ed15 5a12 	vldr	s10, [r5, #-72]	@ 0xffffffb8
 800b750:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800b754:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b758:	ed15 6a11 	vldr	s12, [r5, #-68]	@ 0xffffffbc
 800b75c:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800b760:	eee0 7a81 	vfma.f32	s15, s1, s2
 800b764:	eee2 7a22 	vfma.f32	s15, s4, s5
 800b768:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b76c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b770:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b774:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b778:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b77c:	dc95      	bgt.n	800b6aa <forward_lite_conv2d_if32of32wf32_pool+0x66e>
 800b77e:	4432      	add	r2, r6
 800b780:	4433      	add	r3, r6
 800b782:	4639      	mov	r1, r7
 800b784:	4288      	cmp	r0, r1
 800b786:	dd10      	ble.n	800b7aa <forward_lite_conv2d_if32of32wf32_pool+0x76e>
 800b788:	460d      	mov	r5, r1
 800b78a:	4696      	mov	lr, r2
 800b78c:	469c      	mov	ip, r3
 800b78e:	ecfc 6a01 	vldmia	ip!, {s13}
 800b792:	ecfe 7a01 	vldmia	lr!, {s15}
 800b796:	3501      	adds	r5, #1
 800b798:	42a8      	cmp	r0, r5
 800b79a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b79e:	d1f6      	bne.n	800b78e <forward_lite_conv2d_if32of32wf32_pool+0x752>
 800b7a0:	1a41      	subs	r1, r0, r1
 800b7a2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800b7a6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b7aa:	3401      	adds	r4, #1
 800b7ac:	45a3      	cmp	fp, r4
 800b7ae:	4452      	add	r2, sl
 800b7b0:	444b      	add	r3, r9
 800b7b2:	f47f af6f 	bne.w	800b694 <forward_lite_conv2d_if32of32wf32_pool+0x658>
 800b7b6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b7b8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b7ba:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b7bc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b7be:	ed81 7a00 	vstr	s14, [r1]
 800b7c2:	4410      	add	r0, r2
 800b7c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b7c6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b7c8:	4401      	add	r1, r0
 800b7ca:	9110      	str	r1, [sp, #64]	@ 0x40
 800b7cc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b7ce:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800b7d0:	1a89      	subs	r1, r1, r2
 800b7d2:	910e      	str	r1, [sp, #56]	@ 0x38
 800b7d4:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b7d6:	4401      	add	r1, r0
 800b7d8:	910d      	str	r1, [sp, #52]	@ 0x34
 800b7da:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b7dc:	1a8a      	subs	r2, r1, r2
 800b7de:	920c      	str	r2, [sp, #48]	@ 0x30
 800b7e0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	9311      	str	r3, [sp, #68]	@ 0x44
 800b7e8:	f47f af26 	bne.w	800b638 <forward_lite_conv2d_if32of32wf32_pool+0x5fc>
 800b7ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b7ee:	9924      	ldr	r1, [sp, #144]	@ 0x90
 800b7f0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b7f2:	440a      	add	r2, r1
 800b7f4:	9219      	str	r2, [sp, #100]	@ 0x64
 800b7f6:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 800b7f8:	3304      	adds	r3, #4
 800b7fa:	4293      	cmp	r3, r2
 800b7fc:	9326      	str	r3, [sp, #152]	@ 0x98
 800b7fe:	f43f ae72 	beq.w	800b4e6 <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 800b802:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b804:	2b00      	cmp	r3, #0
 800b806:	f47f af02 	bne.w	800b60e <forward_lite_conv2d_if32of32wf32_pool+0x5d2>
 800b80a:	eef0 1a48 	vmov.f32	s3, s16
 800b80e:	e702      	b.n	800b616 <forward_lite_conv2d_if32of32wf32_pool+0x5da>
 800b810:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b812:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b814:	4610      	mov	r0, r2
 800b816:	4413      	add	r3, r2
 800b818:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b81a:	e714      	b.n	800b646 <forward_lite_conv2d_if32of32wf32_pool+0x60a>
 800b81c:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b81e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b820:	921c      	str	r2, [sp, #112]	@ 0x70
 800b822:	e532      	b.n	800b28a <forward_lite_conv2d_if32of32wf32_pool+0x24e>
 800b824:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b826:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b828:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 800b82a:	440a      	add	r2, r1
 800b82c:	4290      	cmp	r0, r2
 800b82e:	bf98      	it	ls
 800b830:	9825      	ldrls	r0, [sp, #148]	@ 0x94
 800b832:	f103 0301 	add.w	r3, r3, #1
 800b836:	bf98      	it	ls
 800b838:	1812      	addls	r2, r2, r0
 800b83a:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800b83c:	b219      	sxth	r1, r3
 800b83e:	4281      	cmp	r1, r0
 800b840:	dbf1      	blt.n	800b826 <forward_lite_conv2d_if32of32wf32_pool+0x7ea>
 800b842:	921b      	str	r2, [sp, #108]	@ 0x6c
 800b844:	e67b      	b.n	800b53e <forward_lite_conv2d_if32of32wf32_pool+0x502>
 800b846:	bf00      	nop

0800b848 <forward_lite_nl_softmax_if32of32_kernel>:
 800b848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b84c:	2a01      	cmp	r2, #1
 800b84e:	ed2d 8b02 	vpush	{d8}
 800b852:	4691      	mov	r9, r2
 800b854:	ed91 8a00 	vldr	s16, [r1]
 800b858:	4698      	mov	r8, r3
 800b85a:	d960      	bls.n	800b91e <forward_lite_nl_softmax_if32of32_kernel+0xd6>
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d14a      	bne.n	800b8f6 <forward_lite_nl_softmax_if32of32_kernel+0xae>
 800b860:	1d0c      	adds	r4, r1, #4
 800b862:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 800b866:	ecf4 7a01 	vldmia	r4!, {s15}
 800b86a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b86e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b872:	bfb8      	it	lt
 800b874:	eeb0 8a67 	vmovlt.f32	s16, s15
 800b878:	429c      	cmp	r4, r3
 800b87a:	d1f4      	bne.n	800b866 <forward_lite_nl_softmax_if32of32_kernel+0x1e>
 800b87c:	f04f 0a04 	mov.w	sl, #4
 800b880:	eddf 8a29 	vldr	s17, [pc, #164]	@ 800b928 <forward_lite_nl_softmax_if32of32_kernel+0xe0>
 800b884:	4607      	mov	r7, r0
 800b886:	460c      	mov	r4, r1
 800b888:	4606      	mov	r6, r0
 800b88a:	2500      	movs	r5, #0
 800b88c:	ed94 0a00 	vldr	s0, [r4]
 800b890:	ee30 0a48 	vsub.f32	s0, s0, s16
 800b894:	f003 ff1e 	bl	800f6d4 <expf>
 800b898:	3501      	adds	r5, #1
 800b89a:	45a9      	cmp	r9, r5
 800b89c:	ed86 0a00 	vstr	s0, [r6]
 800b8a0:	ee78 8a80 	vadd.f32	s17, s17, s0
 800b8a4:	4454      	add	r4, sl
 800b8a6:	4456      	add	r6, sl
 800b8a8:	d8f0      	bhi.n	800b88c <forward_lite_nl_softmax_if32of32_kernel+0x44>
 800b8aa:	eef5 8a40 	vcmp.f32	s17, #0.0
 800b8ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8b2:	d011      	beq.n	800b8d8 <forward_lite_nl_softmax_if32of32_kernel+0x90>
 800b8b4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b8b8:	f1b8 0f01 	cmp.w	r8, #1
 800b8bc:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 800b8c0:	f04f 0300 	mov.w	r3, #0
 800b8c4:	d10c      	bne.n	800b8e0 <forward_lite_nl_softmax_if32of32_kernel+0x98>
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	4599      	cmp	r9, r3
 800b8ca:	edd7 7a00 	vldr	s15, [r7]
 800b8ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8d2:	ece7 7a01 	vstmia	r7!, {s15}
 800b8d6:	d8f6      	bhi.n	800b8c6 <forward_lite_nl_softmax_if32of32_kernel+0x7e>
 800b8d8:	ecbd 8b02 	vpop	{d8}
 800b8dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8e0:	edd7 7a00 	vldr	s15, [r7]
 800b8e4:	3301      	adds	r3, #1
 800b8e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b8ea:	4599      	cmp	r9, r3
 800b8ec:	edc7 7a00 	vstr	s15, [r7]
 800b8f0:	4457      	add	r7, sl
 800b8f2:	d8f5      	bhi.n	800b8e0 <forward_lite_nl_softmax_if32of32_kernel+0x98>
 800b8f4:	e7f0      	b.n	800b8d8 <forward_lite_nl_softmax_if32of32_kernel+0x90>
 800b8f6:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 800b8fa:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 800b8fe:	2301      	movs	r3, #1
 800b900:	edd2 7a00 	vldr	s15, [r2]
 800b904:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b90c:	f103 0301 	add.w	r3, r3, #1
 800b910:	bfb8      	it	lt
 800b912:	eeb0 8a67 	vmovlt.f32	s16, s15
 800b916:	4599      	cmp	r9, r3
 800b918:	4452      	add	r2, sl
 800b91a:	d1f1      	bne.n	800b900 <forward_lite_nl_softmax_if32of32_kernel+0xb8>
 800b91c:	e7b0      	b.n	800b880 <forward_lite_nl_softmax_if32of32_kernel+0x38>
 800b91e:	2a00      	cmp	r2, #0
 800b920:	d0da      	beq.n	800b8d8 <forward_lite_nl_softmax_if32of32_kernel+0x90>
 800b922:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 800b926:	e7ab      	b.n	800b880 <forward_lite_nl_softmax_if32of32_kernel+0x38>
 800b928:	00000000 	.word	0x00000000

0800b92c <forward_lite_nl_relu_generic_if32of32_kernel>:
 800b92c:	edd3 6a02 	vldr	s13, [r3, #8]
 800b930:	ed93 7a00 	vldr	s14, [r3]
 800b934:	ed93 6a01 	vldr	s12, [r3, #4]
 800b938:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800b93c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b940:	d42a      	bmi.n	800b998 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 800b942:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800b946:	3a01      	subs	r2, #1
 800b948:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 800b94c:	4561      	cmp	r1, ip
 800b94e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800b952:	d85d      	bhi.n	800ba10 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 800b954:	1d11      	adds	r1, r2, #4
 800b956:	f10c 0304 	add.w	r3, ip, #4
 800b95a:	4408      	add	r0, r1
 800b95c:	ebac 0202 	sub.w	r2, ip, r2
 800b960:	e00c      	b.n	800b97c <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 800b962:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b96a:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800b96e:	db01      	blt.n	800b974 <forward_lite_nl_relu_generic_if32of32_kernel+0x48>
 800b970:	ee65 7a86 	vmul.f32	s15, s11, s12
 800b974:	4293      	cmp	r3, r2
 800b976:	ed60 7a01 	vstmdb	r0!, {s15}
 800b97a:	d00c      	beq.n	800b996 <forward_lite_nl_relu_generic_if32of32_kernel+0x6a>
 800b97c:	ed73 7a01 	vldmdb	r3!, {s15}
 800b980:	eef4 6ae7 	vcmpe.f32	s13, s15
 800b984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b988:	daeb      	bge.n	800b962 <forward_lite_nl_relu_generic_if32of32_kernel+0x36>
 800b98a:	eef0 7a66 	vmov.f32	s15, s13
 800b98e:	4293      	cmp	r3, r2
 800b990:	ed60 7a01 	vstmdb	r0!, {s15}
 800b994:	d1f2      	bne.n	800b97c <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 800b996:	4770      	bx	lr
 800b998:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800b99c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800b9a0:	3a01      	subs	r2, #1
 800b9a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9a6:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 800b9aa:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800b9ae:	d017      	beq.n	800b9e0 <forward_lite_nl_relu_generic_if32of32_kernel+0xb4>
 800b9b0:	4561      	cmp	r1, ip
 800b9b2:	d82d      	bhi.n	800ba10 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 800b9b4:	1d11      	adds	r1, r2, #4
 800b9b6:	f10c 0304 	add.w	r3, ip, #4
 800b9ba:	4401      	add	r1, r0
 800b9bc:	ebac 0202 	sub.w	r2, ip, r2
 800b9c0:	ed73 7a01 	vldmdb	r3!, {s15}
 800b9c4:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800b9c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b9cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9d0:	ee66 6a86 	vmul.f32	s13, s13, s12
 800b9d4:	d81d      	bhi.n	800ba12 <forward_lite_nl_relu_generic_if32of32_kernel+0xe6>
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	ed61 6a01 	vstmdb	r1!, {s13}
 800b9dc:	d1f0      	bne.n	800b9c0 <forward_lite_nl_relu_generic_if32of32_kernel+0x94>
 800b9de:	4770      	bx	lr
 800b9e0:	4561      	cmp	r1, ip
 800b9e2:	d815      	bhi.n	800ba10 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 800b9e4:	1d11      	adds	r1, r2, #4
 800b9e6:	b500      	push	{lr}
 800b9e8:	f10c 0304 	add.w	r3, ip, #4
 800b9ec:	f04f 0e00 	mov.w	lr, #0
 800b9f0:	4401      	add	r1, r0
 800b9f2:	ebac 0202 	sub.w	r2, ip, r2
 800b9f6:	ed73 7a01 	vldmdb	r3!, {s15}
 800b9fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b9fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba02:	d40b      	bmi.n	800ba1c <forward_lite_nl_relu_generic_if32of32_kernel+0xf0>
 800ba04:	4293      	cmp	r3, r2
 800ba06:	f841 ed04 	str.w	lr, [r1, #-4]!
 800ba0a:	d1f4      	bne.n	800b9f6 <forward_lite_nl_relu_generic_if32of32_kernel+0xca>
 800ba0c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ba10:	4770      	bx	lr
 800ba12:	4293      	cmp	r3, r2
 800ba14:	ed61 7a01 	vstmdb	r1!, {s15}
 800ba18:	d1d2      	bne.n	800b9c0 <forward_lite_nl_relu_generic_if32of32_kernel+0x94>
 800ba1a:	4770      	bx	lr
 800ba1c:	4293      	cmp	r3, r2
 800ba1e:	ed61 7a01 	vstmdb	r1!, {s15}
 800ba22:	d1e8      	bne.n	800b9f6 <forward_lite_nl_relu_generic_if32of32_kernel+0xca>
 800ba24:	e7f2      	b.n	800ba0c <forward_lite_nl_relu_generic_if32of32_kernel+0xe0>
 800ba26:	bf00      	nop

0800ba28 <pool_func_mp_array_f32>:
 800ba28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba2c:	b093      	sub	sp, #76	@ 0x4c
 800ba2e:	468b      	mov	fp, r1
 800ba30:	f8bd 1074 	ldrh.w	r1, [sp, #116]	@ 0x74
 800ba34:	9101      	str	r1, [sp, #4]
 800ba36:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 800ba3a:	9105      	str	r1, [sp, #20]
 800ba3c:	4691      	mov	r9, r2
 800ba3e:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 800ba42:	f8bd 207c 	ldrh.w	r2, [sp, #124]	@ 0x7c
 800ba46:	f8bd 4070 	ldrh.w	r4, [sp, #112]	@ 0x70
 800ba4a:	9106      	str	r1, [sp, #24]
 800ba4c:	4698      	mov	r8, r3
 800ba4e:	f8bd 3078 	ldrh.w	r3, [sp, #120]	@ 0x78
 800ba52:	f8bd 1088 	ldrh.w	r1, [sp, #136]	@ 0x88
 800ba56:	9404      	str	r4, [sp, #16]
 800ba58:	9102      	str	r1, [sp, #8]
 800ba5a:	ea52 0403 	orrs.w	r4, r2, r3
 800ba5e:	f8bd 108c 	ldrh.w	r1, [sp, #140]	@ 0x8c
 800ba62:	9103      	str	r1, [sp, #12]
 800ba64:	4682      	mov	sl, r0
 800ba66:	d10b      	bne.n	800ba80 <pool_func_mp_array_f32+0x58>
 800ba68:	9904      	ldr	r1, [sp, #16]
 800ba6a:	9d02      	ldr	r5, [sp, #8]
 800ba6c:	9e05      	ldr	r6, [sp, #20]
 800ba6e:	eba1 000b 	sub.w	r0, r1, fp
 800ba72:	3801      	subs	r0, #1
 800ba74:	1e69      	subs	r1, r5, #1
 800ba76:	fb11 0106 	smlabb	r1, r1, r6, r0
 800ba7a:	0408      	lsls	r0, r1, #16
 800ba7c:	f100 8083 	bmi.w	800bb86 <pool_func_mp_array_f32+0x15e>
 800ba80:	9903      	ldr	r1, [sp, #12]
 800ba82:	2900      	cmp	r1, #0
 800ba84:	d07c      	beq.n	800bb80 <pool_func_mp_array_f32+0x158>
 800ba86:	9902      	ldr	r1, [sp, #8]
 800ba88:	2900      	cmp	r1, #0
 800ba8a:	d079      	beq.n	800bb80 <pool_func_mp_array_f32+0x158>
 800ba8c:	f1b8 0f00 	cmp.w	r8, #0
 800ba90:	d076      	beq.n	800bb80 <pool_func_mp_array_f32+0x158>
 800ba92:	f1b8 0f01 	cmp.w	r8, #1
 800ba96:	9901      	ldr	r1, [sp, #4]
 800ba98:	f040 80e3 	bne.w	800bc62 <pool_func_mp_array_f32+0x23a>
 800ba9c:	1a8a      	subs	r2, r1, r2
 800ba9e:	9904      	ldr	r1, [sp, #16]
 800baa0:	1ac9      	subs	r1, r1, r3
 800baa2:	425b      	negs	r3, r3
 800baa4:	b292      	uxth	r2, r2
 800baa6:	b29b      	uxth	r3, r3
 800baa8:	9207      	str	r2, [sp, #28]
 800baaa:	930c      	str	r3, [sp, #48]	@ 0x30
 800baac:	b28a      	uxth	r2, r1
 800baae:	2300      	movs	r3, #0
 800bab0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bab2:	9308      	str	r3, [sp, #32]
 800bab4:	9a02      	ldr	r2, [sp, #8]
 800bab6:	fb02 f303 	mul.w	r3, r2, r3
 800baba:	9309      	str	r3, [sp, #36]	@ 0x24
 800babc:	9a07      	ldr	r2, [sp, #28]
 800babe:	9b01      	ldr	r3, [sp, #4]
 800bac0:	1ad3      	subs	r3, r2, r3
 800bac2:	b21b      	sxth	r3, r3
 800bac4:	930a      	str	r3, [sp, #40]	@ 0x28
 800bac6:	e9dd 830b 	ldrd	r8, r3, [sp, #44]	@ 0x2c
 800baca:	f04f 0c00 	mov.w	ip, #0
 800bace:	9304      	str	r3, [sp, #16]
 800bad0:	b217      	sxth	r7, r2
 800bad2:	46e6      	mov	lr, ip
 800bad4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bad8:	f9bd 6010 	ldrsh.w	r6, [sp, #16]
 800badc:	eddf 7aac 	vldr	s15, [pc, #688]	@ 800bd90 <pool_func_mp_array_f32+0x368>
 800bae0:	428f      	cmp	r7, r1
 800bae2:	449e      	add	lr, r3
 800bae4:	fa0f f088 	sxth.w	r0, r8
 800bae8:	dd28      	ble.n	800bb3c <pool_func_mp_array_f32+0x114>
 800baea:	ea00 75e0 	and.w	r5, r0, r0, asr #31
 800baee:	4286      	cmp	r6, r0
 800baf0:	da20      	bge.n	800bb34 <pool_func_mp_array_f32+0x10c>
 800baf2:	2900      	cmp	r1, #0
 800baf4:	fb0b f401 	mul.w	r4, fp, r1
 800baf8:	db1c      	blt.n	800bb34 <pool_func_mp_array_f32+0x10c>
 800bafa:	4549      	cmp	r1, r9
 800bafc:	da1a      	bge.n	800bb34 <pool_func_mp_array_f32+0x10c>
 800bafe:	2e00      	cmp	r6, #0
 800bb00:	4633      	mov	r3, r6
 800bb02:	da05      	bge.n	800bb10 <pool_func_mp_array_f32+0xe8>
 800bb04:	3301      	adds	r3, #1
 800bb06:	b21b      	sxth	r3, r3
 800bb08:	429d      	cmp	r5, r3
 800bb0a:	dcfb      	bgt.n	800bb04 <pool_func_mp_array_f32+0xdc>
 800bb0c:	4283      	cmp	r3, r0
 800bb0e:	da11      	bge.n	800bb34 <pool_func_mp_array_f32+0x10c>
 800bb10:	18e2      	adds	r2, r4, r3
 800bb12:	459b      	cmp	fp, r3
 800bb14:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bb18:	dd08      	ble.n	800bb2c <pool_func_mp_array_f32+0x104>
 800bb1a:	ed92 7a00 	vldr	s14, [r2]
 800bb1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb26:	bfb8      	it	lt
 800bb28:	eef0 7a47 	vmovlt.f32	s15, s14
 800bb2c:	3301      	adds	r3, #1
 800bb2e:	b21b      	sxth	r3, r3
 800bb30:	4283      	cmp	r3, r0
 800bb32:	dbed      	blt.n	800bb10 <pool_func_mp_array_f32+0xe8>
 800bb34:	3101      	adds	r1, #1
 800bb36:	b209      	sxth	r1, r1
 800bb38:	42b9      	cmp	r1, r7
 800bb3a:	dbd8      	blt.n	800baee <pool_func_mp_array_f32+0xc6>
 800bb3c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bb3e:	9a05      	ldr	r2, [sp, #20]
 800bb40:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 800bb44:	9b04      	ldr	r3, [sp, #16]
 800bb46:	edce 7a00 	vstr	s15, [lr]
 800bb4a:	4413      	add	r3, r2
 800bb4c:	b29b      	uxth	r3, r3
 800bb4e:	f10c 0c01 	add.w	ip, ip, #1
 800bb52:	9304      	str	r3, [sp, #16]
 800bb54:	9b02      	ldr	r3, [sp, #8]
 800bb56:	fa0f fc8c 	sxth.w	ip, ip
 800bb5a:	4490      	add	r8, r2
 800bb5c:	4563      	cmp	r3, ip
 800bb5e:	fa1f f888 	uxth.w	r8, r8
 800bb62:	46e6      	mov	lr, ip
 800bb64:	dcb6      	bgt.n	800bad4 <pool_func_mp_array_f32+0xac>
 800bb66:	9b08      	ldr	r3, [sp, #32]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	b21a      	sxth	r2, r3
 800bb6c:	e9dd 1306 	ldrd	r1, r3, [sp, #24]
 800bb70:	440b      	add	r3, r1
 800bb72:	9903      	ldr	r1, [sp, #12]
 800bb74:	9208      	str	r2, [sp, #32]
 800bb76:	b29b      	uxth	r3, r3
 800bb78:	4291      	cmp	r1, r2
 800bb7a:	9307      	str	r3, [sp, #28]
 800bb7c:	4613      	mov	r3, r2
 800bb7e:	dc99      	bgt.n	800bab4 <pool_func_mp_array_f32+0x8c>
 800bb80:	b013      	add	sp, #76	@ 0x4c
 800bb82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb86:	9901      	ldr	r1, [sp, #4]
 800bb88:	9e03      	ldr	r6, [sp, #12]
 800bb8a:	9f06      	ldr	r7, [sp, #24]
 800bb8c:	eba1 0009 	sub.w	r0, r1, r9
 800bb90:	3801      	subs	r0, #1
 800bb92:	1e71      	subs	r1, r6, #1
 800bb94:	fb11 0107 	smlabb	r1, r1, r7, r0
 800bb98:	0409      	lsls	r1, r1, #16
 800bb9a:	f57f af71 	bpl.w	800ba80 <pool_func_mp_array_f32+0x58>
 800bb9e:	2e00      	cmp	r6, #0
 800bba0:	d0ee      	beq.n	800bb80 <pool_func_mp_array_f32+0x158>
 800bba2:	2d00      	cmp	r5, #0
 800bba4:	d0ec      	beq.n	800bb80 <pool_func_mp_array_f32+0x158>
 800bba6:	f1b8 0f00 	cmp.w	r8, #0
 800bbaa:	d0e9      	beq.n	800bb80 <pool_func_mp_array_f32+0x158>
 800bbac:	f1b8 0f01 	cmp.w	r8, #1
 800bbb0:	f040 80f0 	bne.w	800bd94 <pool_func_mp_array_f32+0x36c>
 800bbb4:	46a1      	mov	r9, r4
 800bbb6:	9407      	str	r4, [sp, #28]
 800bbb8:	46a0      	mov	r8, r4
 800bbba:	9b02      	ldr	r3, [sp, #8]
 800bbbc:	f8dd e010 	ldr.w	lr, [sp, #16]
 800bbc0:	fb03 f308 	mul.w	r3, r3, r8
 800bbc4:	2600      	movs	r6, #0
 800bbc6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbc8:	f9bd 8004 	ldrsh.w	r8, [sp, #4]
 800bbcc:	fa0f f389 	sxth.w	r3, r9
 800bbd0:	9308      	str	r3, [sp, #32]
 800bbd2:	46b4      	mov	ip, r6
 800bbd4:	4637      	mov	r7, r6
 800bbd6:	9c08      	ldr	r4, [sp, #32]
 800bbd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbda:	eddf 7a6d 	vldr	s15, [pc, #436]	@ 800bd90 <pool_func_mp_array_f32+0x368>
 800bbde:	4544      	cmp	r4, r8
 800bbe0:	441f      	add	r7, r3
 800bbe2:	b235      	sxth	r5, r6
 800bbe4:	fa0f f08e 	sxth.w	r0, lr
 800bbe8:	da17      	bge.n	800bc1a <pool_func_mp_array_f32+0x1f2>
 800bbea:	4285      	cmp	r5, r0
 800bbec:	da11      	bge.n	800bc12 <pool_func_mp_array_f32+0x1ea>
 800bbee:	fb04 520b 	mla	r2, r4, fp, r5
 800bbf2:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bbf6:	462b      	mov	r3, r5
 800bbf8:	ecb2 7a01 	vldmia	r2!, {s14}
 800bbfc:	3301      	adds	r3, #1
 800bbfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc06:	b219      	sxth	r1, r3
 800bc08:	bfb8      	it	lt
 800bc0a:	eef0 7a47 	vmovlt.f32	s15, s14
 800bc0e:	4281      	cmp	r1, r0
 800bc10:	dbf2      	blt.n	800bbf8 <pool_func_mp_array_f32+0x1d0>
 800bc12:	3401      	adds	r4, #1
 800bc14:	b224      	sxth	r4, r4
 800bc16:	4544      	cmp	r4, r8
 800bc18:	dbe7      	blt.n	800bbea <pool_func_mp_array_f32+0x1c2>
 800bc1a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bc1c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bc20:	9b05      	ldr	r3, [sp, #20]
 800bc22:	edc7 7a00 	vstr	s15, [r7]
 800bc26:	449e      	add	lr, r3
 800bc28:	441e      	add	r6, r3
 800bc2a:	f10c 0c01 	add.w	ip, ip, #1
 800bc2e:	9b02      	ldr	r3, [sp, #8]
 800bc30:	fa0f fc8c 	sxth.w	ip, ip
 800bc34:	4563      	cmp	r3, ip
 800bc36:	fa1f fe8e 	uxth.w	lr, lr
 800bc3a:	b2b6      	uxth	r6, r6
 800bc3c:	4667      	mov	r7, ip
 800bc3e:	dcca      	bgt.n	800bbd6 <pool_func_mp_array_f32+0x1ae>
 800bc40:	9b07      	ldr	r3, [sp, #28]
 800bc42:	9906      	ldr	r1, [sp, #24]
 800bc44:	3301      	adds	r3, #1
 800bc46:	b21a      	sxth	r2, r3
 800bc48:	9b01      	ldr	r3, [sp, #4]
 800bc4a:	9207      	str	r2, [sp, #28]
 800bc4c:	440b      	add	r3, r1
 800bc4e:	b29b      	uxth	r3, r3
 800bc50:	9301      	str	r3, [sp, #4]
 800bc52:	9b03      	ldr	r3, [sp, #12]
 800bc54:	4489      	add	r9, r1
 800bc56:	4293      	cmp	r3, r2
 800bc58:	fa1f f989 	uxth.w	r9, r9
 800bc5c:	4690      	mov	r8, r2
 800bc5e:	dcac      	bgt.n	800bbba <pool_func_mp_array_f32+0x192>
 800bc60:	e78e      	b.n	800bb80 <pool_func_mp_array_f32+0x158>
 800bc62:	1a88      	subs	r0, r1, r2
 800bc64:	9904      	ldr	r1, [sp, #16]
 800bc66:	f8cd 9038 	str.w	r9, [sp, #56]	@ 0x38
 800bc6a:	1ac9      	subs	r1, r1, r3
 800bc6c:	4252      	negs	r2, r2
 800bc6e:	425b      	negs	r3, r3
 800bc70:	b292      	uxth	r2, r2
 800bc72:	b29b      	uxth	r3, r3
 800bc74:	b280      	uxth	r0, r0
 800bc76:	9208      	str	r2, [sp, #32]
 800bc78:	9311      	str	r3, [sp, #68]	@ 0x44
 800bc7a:	b28a      	uxth	r2, r1
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	9007      	str	r0, [sp, #28]
 800bc80:	9210      	str	r2, [sp, #64]	@ 0x40
 800bc82:	930c      	str	r3, [sp, #48]	@ 0x30
 800bc84:	9a02      	ldr	r2, [sp, #8]
 800bc86:	f9bd 901c 	ldrsh.w	r9, [sp, #28]
 800bc8a:	fb03 f302 	mul.w	r3, r3, r2
 800bc8e:	f9bd 2020 	ldrsh.w	r2, [sp, #32]
 800bc92:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bc94:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800bc96:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bc98:	9201      	str	r2, [sp, #4]
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bc9e:	930d      	str	r3, [sp, #52]	@ 0x34
 800bca0:	9204      	str	r2, [sp, #16]
 800bca2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bca4:	f9bd 4004 	ldrsh.w	r4, [sp, #4]
 800bca8:	f9bd c010 	ldrsh.w	ip, [sp, #16]
 800bcac:	4413      	add	r3, r2
 800bcae:	fb08 f303 	mul.w	r3, r8, r3
 800bcb2:	f04f 0e00 	mov.w	lr, #0
 800bcb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bcb8:	4676      	mov	r6, lr
 800bcba:	ea04 77e4 	and.w	r7, r4, r4, asr #31
 800bcbe:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bcc0:	eddf 7a33 	vldr	s15, [pc, #204]	@ 800bd90 <pool_func_mp_array_f32+0x368>
 800bcc4:	4549      	cmp	r1, r9
 800bcc6:	da2f      	bge.n	800bd28 <pool_func_mp_array_f32+0x300>
 800bcc8:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 800bccc:	f8dd e038 	ldr.w	lr, [sp, #56]	@ 0x38
 800bcd0:	45a4      	cmp	ip, r4
 800bcd2:	da23      	bge.n	800bd1c <pool_func_mp_array_f32+0x2f4>
 800bcd4:	2900      	cmp	r1, #0
 800bcd6:	fb0b f501 	mul.w	r5, fp, r1
 800bcda:	db1f      	blt.n	800bd1c <pool_func_mp_array_f32+0x2f4>
 800bcdc:	4571      	cmp	r1, lr
 800bcde:	da1d      	bge.n	800bd1c <pool_func_mp_array_f32+0x2f4>
 800bce0:	f1bc 0f00 	cmp.w	ip, #0
 800bce4:	4663      	mov	r3, ip
 800bce6:	da05      	bge.n	800bcf4 <pool_func_mp_array_f32+0x2cc>
 800bce8:	3301      	adds	r3, #1
 800bcea:	b21b      	sxth	r3, r3
 800bcec:	429f      	cmp	r7, r3
 800bcee:	dcfb      	bgt.n	800bce8 <pool_func_mp_array_f32+0x2c0>
 800bcf0:	42a3      	cmp	r3, r4
 800bcf2:	da13      	bge.n	800bd1c <pool_func_mp_array_f32+0x2f4>
 800bcf4:	18ea      	adds	r2, r5, r3
 800bcf6:	fb08 6202 	mla	r2, r8, r2, r6
 800bcfa:	1c58      	adds	r0, r3, #1
 800bcfc:	459b      	cmp	fp, r3
 800bcfe:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bd02:	b203      	sxth	r3, r0
 800bd04:	dd08      	ble.n	800bd18 <pool_func_mp_array_f32+0x2f0>
 800bd06:	ed92 7a00 	vldr	s14, [r2]
 800bd0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd12:	bfb8      	it	lt
 800bd14:	eef0 7a47 	vmovlt.f32	s15, s14
 800bd18:	42a3      	cmp	r3, r4
 800bd1a:	dbeb      	blt.n	800bcf4 <pool_func_mp_array_f32+0x2cc>
 800bd1c:	3101      	adds	r1, #1
 800bd1e:	b209      	sxth	r1, r1
 800bd20:	4549      	cmp	r1, r9
 800bd22:	dbd5      	blt.n	800bcd0 <pool_func_mp_array_f32+0x2a8>
 800bd24:	f8dd e024 	ldr.w	lr, [sp, #36]	@ 0x24
 800bd28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bd2c:	f10e 0e01 	add.w	lr, lr, #1
 800bd30:	4433      	add	r3, r6
 800bd32:	fa0f fe8e 	sxth.w	lr, lr
 800bd36:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bd3a:	45c6      	cmp	lr, r8
 800bd3c:	edc3 7a00 	vstr	s15, [r3]
 800bd40:	4676      	mov	r6, lr
 800bd42:	dbbc      	blt.n	800bcbe <pool_func_mp_array_f32+0x296>
 800bd44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd46:	9a01      	ldr	r2, [sp, #4]
 800bd48:	9805      	ldr	r0, [sp, #20]
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	4402      	add	r2, r0
 800bd4e:	b219      	sxth	r1, r3
 800bd50:	b292      	uxth	r2, r2
 800bd52:	9b04      	ldr	r3, [sp, #16]
 800bd54:	9201      	str	r2, [sp, #4]
 800bd56:	9a02      	ldr	r2, [sp, #8]
 800bd58:	910d      	str	r1, [sp, #52]	@ 0x34
 800bd5a:	4403      	add	r3, r0
 800bd5c:	b29b      	uxth	r3, r3
 800bd5e:	428a      	cmp	r2, r1
 800bd60:	9304      	str	r3, [sp, #16]
 800bd62:	460b      	mov	r3, r1
 800bd64:	dc9d      	bgt.n	800bca2 <pool_func_mp_array_f32+0x27a>
 800bd66:	e9dd 0206 	ldrd	r0, r2, [sp, #24]
 800bd6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd6c:	4402      	add	r2, r0
 800bd6e:	3301      	adds	r3, #1
 800bd70:	b219      	sxth	r1, r3
 800bd72:	b292      	uxth	r2, r2
 800bd74:	9b08      	ldr	r3, [sp, #32]
 800bd76:	9207      	str	r2, [sp, #28]
 800bd78:	9a03      	ldr	r2, [sp, #12]
 800bd7a:	910c      	str	r1, [sp, #48]	@ 0x30
 800bd7c:	4403      	add	r3, r0
 800bd7e:	b29b      	uxth	r3, r3
 800bd80:	428a      	cmp	r2, r1
 800bd82:	9308      	str	r3, [sp, #32]
 800bd84:	460b      	mov	r3, r1
 800bd86:	f73f af7d 	bgt.w	800bc84 <pool_func_mp_array_f32+0x25c>
 800bd8a:	b013      	add	sp, #76	@ 0x4c
 800bd8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd90:	cf000000 	.word	0xcf000000
 800bd94:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800bd98:	46a4      	mov	ip, r4
 800bd9a:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800bd9e:	9407      	str	r4, [sp, #28]
 800bda0:	4623      	mov	r3, r4
 800bda2:	9a02      	ldr	r2, [sp, #8]
 800bda4:	f8dd e010 	ldr.w	lr, [sp, #16]
 800bda8:	fb03 f302 	mul.w	r3, r3, r2
 800bdac:	930a      	str	r3, [sp, #40]	@ 0x28
 800bdae:	fa0f f38c 	sxth.w	r3, ip
 800bdb2:	2400      	movs	r4, #0
 800bdb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bdb6:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 800bdba:	9308      	str	r3, [sp, #32]
 800bdbc:	4627      	mov	r7, r4
 800bdbe:	4623      	mov	r3, r4
 800bdc0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bdc2:	4413      	add	r3, r2
 800bdc4:	fb08 f303 	mul.w	r3, r8, r3
 800bdc8:	2600      	movs	r6, #0
 800bdca:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdcc:	fa0f fb84 	sxth.w	fp, r4
 800bdd0:	fa0f f08e 	sxth.w	r0, lr
 800bdd4:	4635      	mov	r5, r6
 800bdd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bdd8:	9a08      	ldr	r2, [sp, #32]
 800bdda:	ed5f 7a13 	vldr	s15, [pc, #-76]	@ 800bd90 <pool_func_mp_array_f32+0x368>
 800bdde:	4293      	cmp	r3, r2
 800bde0:	da20      	bge.n	800be24 <pool_func_mp_array_f32+0x3fc>
 800bde2:	469a      	mov	sl, r3
 800bde4:	4583      	cmp	fp, r0
 800bde6:	da16      	bge.n	800be16 <pool_func_mp_array_f32+0x3ee>
 800bde8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bdea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bdec:	fb03 b30a 	mla	r3, r3, sl, fp
 800bdf0:	fb08 5303 	mla	r3, r8, r3, r5
 800bdf4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bdf8:	465a      	mov	r2, fp
 800bdfa:	ed93 7a00 	vldr	s14, [r3]
 800bdfe:	3201      	adds	r2, #1
 800be00:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be08:	b211      	sxth	r1, r2
 800be0a:	bfb8      	it	lt
 800be0c:	eef0 7a47 	vmovlt.f32	s15, s14
 800be10:	4281      	cmp	r1, r0
 800be12:	444b      	add	r3, r9
 800be14:	dbf1      	blt.n	800bdfa <pool_func_mp_array_f32+0x3d2>
 800be16:	9b08      	ldr	r3, [sp, #32]
 800be18:	f10a 0a01 	add.w	sl, sl, #1
 800be1c:	fa0f fa8a 	sxth.w	sl, sl
 800be20:	459a      	cmp	sl, r3
 800be22:	dbdf      	blt.n	800bde4 <pool_func_mp_array_f32+0x3bc>
 800be24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be26:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800be28:	3601      	adds	r6, #1
 800be2a:	442b      	add	r3, r5
 800be2c:	b236      	sxth	r6, r6
 800be2e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800be32:	4546      	cmp	r6, r8
 800be34:	edc3 7a00 	vstr	s15, [r3]
 800be38:	4635      	mov	r5, r6
 800be3a:	dbcc      	blt.n	800bdd6 <pool_func_mp_array_f32+0x3ae>
 800be3c:	9b05      	ldr	r3, [sp, #20]
 800be3e:	9a02      	ldr	r2, [sp, #8]
 800be40:	3701      	adds	r7, #1
 800be42:	b23f      	sxth	r7, r7
 800be44:	449e      	add	lr, r3
 800be46:	441c      	add	r4, r3
 800be48:	42ba      	cmp	r2, r7
 800be4a:	fa1f fe8e 	uxth.w	lr, lr
 800be4e:	b2a4      	uxth	r4, r4
 800be50:	463b      	mov	r3, r7
 800be52:	dcb5      	bgt.n	800bdc0 <pool_func_mp_array_f32+0x398>
 800be54:	9b07      	ldr	r3, [sp, #28]
 800be56:	9906      	ldr	r1, [sp, #24]
 800be58:	3301      	adds	r3, #1
 800be5a:	b21a      	sxth	r2, r3
 800be5c:	9b01      	ldr	r3, [sp, #4]
 800be5e:	9207      	str	r2, [sp, #28]
 800be60:	440b      	add	r3, r1
 800be62:	448c      	add	ip, r1
 800be64:	9903      	ldr	r1, [sp, #12]
 800be66:	b29b      	uxth	r3, r3
 800be68:	4291      	cmp	r1, r2
 800be6a:	9301      	str	r3, [sp, #4]
 800be6c:	fa1f fc8c 	uxth.w	ip, ip
 800be70:	4613      	mov	r3, r2
 800be72:	dc96      	bgt.n	800bda2 <pool_func_mp_array_f32+0x37a>
 800be74:	e684      	b.n	800bb80 <pool_func_mp_array_f32+0x158>
 800be76:	bf00      	nop

0800be78 <forward_lite_dense_if32of32wf32>:
 800be78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be7c:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 800be80:	6801      	ldr	r1, [r0, #0]
 800be82:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800be86:	fb02 f303 	mul.w	r3, r2, r3
 800be8a:	b083      	sub	sp, #12
 800be8c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800be90:	4299      	cmp	r1, r3
 800be92:	9100      	str	r1, [sp, #0]
 800be94:	9301      	str	r3, [sp, #4]
 800be96:	f080 811e 	bcs.w	800c0d6 <forward_lite_dense_if32of32wf32+0x25e>
 800be9a:	6904      	ldr	r4, [r0, #16]
 800be9c:	4607      	mov	r7, r0
 800be9e:	0096      	lsls	r6, r2, #2
 800bea0:	9b00      	ldr	r3, [sp, #0]
 800bea2:	68bd      	ldr	r5, [r7, #8]
 800bea4:	eb03 0e06 	add.w	lr, r3, r6
 800bea8:	459e      	cmp	lr, r3
 800beaa:	461e      	mov	r6, r3
 800beac:	f240 8104 	bls.w	800c0b8 <forward_lite_dense_if32of32wf32+0x240>
 800beb0:	f1a4 0c10 	sub.w	ip, r4, #16
 800beb4:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 800beb8:	f10c 0c01 	add.w	ip, ip, #1
 800bebc:	ea4f 1b8c 	mov.w	fp, ip, lsl #6
 800bec0:	ea4f 0984 	mov.w	r9, r4, lsl #2
 800bec4:	eb08 1c8c 	add.w	ip, r8, ip, lsl #6
 800bec8:	2c0f      	cmp	r4, #15
 800beca:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800c128 <forward_lite_dense_if32of32wf32+0x2b0>
 800bece:	f240 8105 	bls.w	800c0dc <forward_lite_dense_if32of32wf32+0x264>
 800bed2:	f108 0240 	add.w	r2, r8, #64	@ 0x40
 800bed6:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 800beda:	4621      	mov	r1, r4
 800bedc:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 800bee0:	ed52 7a0f 	vldr	s15, [r2, #-60]	@ 0xffffffc4
 800bee4:	ed12 6a10 	vldr	s12, [r2, #-64]	@ 0xffffffc0
 800bee8:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 800beec:	ed52 4a0d 	vldr	s9, [r2, #-52]	@ 0xffffffcc
 800bef0:	ed12 5a0c 	vldr	s10, [r2, #-48]	@ 0xffffffd0
 800bef4:	ed12 3a0a 	vldr	s6, [r2, #-40]	@ 0xffffffd8
 800bef8:	ed53 3a0a 	vldr	s7, [r3, #-40]	@ 0xffffffd8
 800befc:	ed12 4a09 	vldr	s8, [r2, #-36]	@ 0xffffffdc
 800bf00:	ed12 1a06 	vldr	s2, [r2, #-24]	@ 0xffffffe8
 800bf04:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800bf08:	ed12 2a05 	vldr	s4, [r2, #-20]	@ 0xffffffec
 800bf0c:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 800bf10:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800bf14:	ed52 5a0e 	vldr	s11, [r2, #-56]	@ 0xffffffc8
 800bf18:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bf1c:	3910      	subs	r1, #16
 800bf1e:	290f      	cmp	r1, #15
 800bf20:	ed13 6a0e 	vldr	s12, [r3, #-56]	@ 0xffffffc8
 800bf24:	ed53 6a0d 	vldr	s13, [r3, #-52]	@ 0xffffffcc
 800bf28:	eee5 7a86 	vfma.f32	s15, s11, s12
 800bf2c:	f102 0240 	add.w	r2, r2, #64	@ 0x40
 800bf30:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800bf34:	ed53 5a1c 	vldr	s11, [r3, #-112]	@ 0xffffff90
 800bf38:	ed12 6a1b 	vldr	s12, [r2, #-108]	@ 0xffffff94
 800bf3c:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800bf40:	ed53 6a1b 	vldr	s13, [r3, #-108]	@ 0xffffff94
 800bf44:	ed53 4a19 	vldr	s9, [r3, #-100]	@ 0xffffff9c
 800bf48:	eee5 7a25 	vfma.f32	s15, s10, s11
 800bf4c:	ed12 5a18 	vldr	s10, [r2, #-96]	@ 0xffffffa0
 800bf50:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 800bf54:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bf58:	ed12 6a17 	vldr	s12, [r2, #-92]	@ 0xffffffa4
 800bf5c:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 800bf60:	eee3 7a23 	vfma.f32	s15, s6, s7
 800bf64:	ed12 3a14 	vldr	s6, [r2, #-80]	@ 0xffffffb0
 800bf68:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800bf6c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800bf70:	ed12 4a13 	vldr	s8, [r2, #-76]	@ 0xffffffb4
 800bf74:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 800bf78:	eee5 7a25 	vfma.f32	s15, s10, s11
 800bf7c:	ed12 5a12 	vldr	s10, [r2, #-72]	@ 0xffffffb8
 800bf80:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 800bf84:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bf88:	ed12 6a11 	vldr	s12, [r2, #-68]	@ 0xffffffbc
 800bf8c:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 800bf90:	eee1 7a21 	vfma.f32	s15, s2, s3
 800bf94:	eee2 7a22 	vfma.f32	s15, s4, s5
 800bf98:	eee3 7a23 	vfma.f32	s15, s6, s7
 800bf9c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800bfa0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800bfa4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bfa8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bfac:	d896      	bhi.n	800bedc <forward_lite_dense_if32of32wf32+0x64>
 800bfae:	eb05 020b 	add.w	r2, r5, fp
 800bfb2:	f004 010f 	and.w	r1, r4, #15
 800bfb6:	4663      	mov	r3, ip
 800bfb8:	2903      	cmp	r1, #3
 800bfba:	d95f      	bls.n	800c07c <forward_lite_dense_if32of32wf32+0x204>
 800bfbc:	edd2 6a01 	vldr	s13, [r2, #4]
 800bfc0:	edd3 7a01 	vldr	s15, [r3, #4]
 800bfc4:	ed93 6a00 	vldr	s12, [r3]
 800bfc8:	ed93 5a02 	vldr	s10, [r3, #8]
 800bfcc:	edd2 5a02 	vldr	s11, [r2, #8]
 800bfd0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bfd4:	edd2 6a00 	vldr	s13, [r2]
 800bfd8:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bfdc:	1f08      	subs	r0, r1, #4
 800bfde:	2803      	cmp	r0, #3
 800bfe0:	ed93 6a03 	vldr	s12, [r3, #12]
 800bfe4:	edd2 6a03 	vldr	s13, [r2, #12]
 800bfe8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bfec:	eee5 7a25 	vfma.f32	s15, s10, s11
 800bff0:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bff4:	eeb0 7a67 	vmov.f32	s14, s15
 800bff8:	d938      	bls.n	800c06c <forward_lite_dense_if32of32wf32+0x1f4>
 800bffa:	edd2 6a05 	vldr	s13, [r2, #20]
 800bffe:	edd3 7a05 	vldr	s15, [r3, #20]
 800c002:	ed93 6a04 	vldr	s12, [r3, #16]
 800c006:	ed93 5a06 	vldr	s10, [r3, #24]
 800c00a:	edd2 5a06 	vldr	s11, [r2, #24]
 800c00e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c012:	edd2 6a04 	vldr	s13, [r2, #16]
 800c016:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c01a:	f1a1 0a08 	sub.w	sl, r1, #8
 800c01e:	f1ba 0f03 	cmp.w	sl, #3
 800c022:	ed93 6a07 	vldr	s12, [r3, #28]
 800c026:	edd2 6a07 	vldr	s13, [r2, #28]
 800c02a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c02e:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c032:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c036:	d919      	bls.n	800c06c <forward_lite_dense_if32of32wf32+0x1f4>
 800c038:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800c03c:	edd2 7a09 	vldr	s15, [r2, #36]	@ 0x24
 800c040:	ed92 6a08 	vldr	s12, [r2, #32]
 800c044:	ed92 5a0a 	vldr	s10, [r2, #40]	@ 0x28
 800c048:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 800c04c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c050:	edd3 6a08 	vldr	s13, [r3, #32]
 800c054:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c058:	ed92 6a0b 	vldr	s12, [r2, #44]	@ 0x2c
 800c05c:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800c060:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c064:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c068:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c06c:	0880      	lsrs	r0, r0, #2
 800c06e:	3001      	adds	r0, #1
 800c070:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 800c074:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 800c078:	f001 0103 	and.w	r1, r1, #3
 800c07c:	b1a9      	cbz	r1, 800c0aa <forward_lite_dense_if32of32wf32+0x232>
 800c07e:	edd3 6a00 	vldr	s13, [r3]
 800c082:	edd2 7a00 	vldr	s15, [r2]
 800c086:	3901      	subs	r1, #1
 800c088:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c08c:	d00d      	beq.n	800c0aa <forward_lite_dense_if32of32wf32+0x232>
 800c08e:	edd3 6a01 	vldr	s13, [r3, #4]
 800c092:	edd2 7a01 	vldr	s15, [r2, #4]
 800c096:	2901      	cmp	r1, #1
 800c098:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c09c:	d005      	beq.n	800c0aa <forward_lite_dense_if32of32wf32+0x232>
 800c09e:	edd2 6a02 	vldr	s13, [r2, #8]
 800c0a2:	edd3 7a02 	vldr	s15, [r3, #8]
 800c0a6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c0aa:	444d      	add	r5, r9
 800c0ac:	eca6 7a01 	vstmia	r6!, {s14}
 800c0b0:	45b6      	cmp	lr, r6
 800c0b2:	f63f af09 	bhi.w	800bec8 <forward_lite_dense_if32of32wf32+0x50>
 800c0b6:	697a      	ldr	r2, [r7, #20]
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	b99b      	cbnz	r3, 800c0e4 <forward_lite_dense_if32of32wf32+0x26c>
 800c0bc:	9b00      	ldr	r3, [sp, #0]
 800c0be:	9901      	ldr	r1, [sp, #4]
 800c0c0:	693c      	ldr	r4, [r7, #16]
 800c0c2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800c0c6:	4299      	cmp	r1, r3
 800c0c8:	9300      	str	r3, [sp, #0]
 800c0ca:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 800c0ce:	ea4f 0682 	mov.w	r6, r2, lsl #2
 800c0d2:	f63f aee5 	bhi.w	800bea0 <forward_lite_dense_if32of32wf32+0x28>
 800c0d6:	b003      	add	sp, #12
 800c0d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0dc:	4621      	mov	r1, r4
 800c0de:	462a      	mov	r2, r5
 800c0e0:	4643      	mov	r3, r8
 800c0e2:	e769      	b.n	800bfb8 <forward_lite_dense_if32of32wf32+0x140>
 800c0e4:	2a00      	cmp	r2, #0
 800c0e6:	d0e9      	beq.n	800c0bc <forward_lite_dense_if32of32wf32+0x244>
 800c0e8:	9a00      	ldr	r2, [sp, #0]
 800c0ea:	ed93 7a00 	vldr	s14, [r3]
 800c0ee:	edd2 7a00 	vldr	s15, [r2]
 800c0f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0f6:	4613      	mov	r3, r2
 800c0f8:	edc2 7a00 	vstr	s15, [r2]
 800c0fc:	697a      	ldr	r2, [r7, #20]
 800c0fe:	2a01      	cmp	r2, #1
 800c100:	d9dc      	bls.n	800c0bc <forward_lite_dense_if32of32wf32+0x244>
 800c102:	1d19      	adds	r1, r3, #4
 800c104:	2301      	movs	r3, #1
 800c106:	68fa      	ldr	r2, [r7, #12]
 800c108:	ed91 7a00 	vldr	s14, [r1]
 800c10c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c110:	edd2 7a00 	vldr	s15, [r2]
 800c114:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c118:	3301      	adds	r3, #1
 800c11a:	ece1 7a01 	vstmia	r1!, {s15}
 800c11e:	697a      	ldr	r2, [r7, #20]
 800c120:	429a      	cmp	r2, r3
 800c122:	d8f0      	bhi.n	800c106 <forward_lite_dense_if32of32wf32+0x28e>
 800c124:	e7ca      	b.n	800c0bc <forward_lite_dense_if32of32wf32+0x244>
 800c126:	bf00      	nop
 800c128:	00000000 	.word	0x00000000

0800c12c <forward_lite_dense_if32of32wf32_lut4>:
 800c12c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c130:	b08d      	sub	sp, #52	@ 0x34
 800c132:	4605      	mov	r5, r0
 800c134:	9005      	str	r0, [sp, #20]
 800c136:	920a      	str	r2, [sp, #40]	@ 0x28
 800c138:	4618      	mov	r0, r3
 800c13a:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 800c13e:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800c140:	fb02 f303 	mul.w	r3, r2, r3
 800c144:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800c148:	460c      	mov	r4, r1
 800c14a:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 800c14c:	9308      	str	r3, [sp, #32]
 800c14e:	b126      	cbz	r6, 800c15a <forward_lite_dense_if32of32wf32_lut4+0x2e>
 800c150:	2240      	movs	r2, #64	@ 0x40
 800c152:	4631      	mov	r1, r6
 800c154:	f000 fa98 	bl	800c688 <st_int8_copy>
 800c158:	4630      	mov	r0, r6
 800c15a:	9b05      	ldr	r3, [sp, #20]
 800c15c:	9a08      	ldr	r2, [sp, #32]
 800c15e:	4293      	cmp	r3, r2
 800c160:	f080 80f5 	bcs.w	800c34e <forward_lite_dense_if32of32wf32_lut4+0x222>
 800c164:	08eb      	lsrs	r3, r5, #3
 800c166:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c168:	9301      	str	r3, [sp, #4]
 800c16a:	f005 0101 	and.w	r1, r5, #1
 800c16e:	eb04 1a43 	add.w	sl, r4, r3, lsl #5
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	0092      	lsls	r2, r2, #2
 800c176:	f025 0801 	bic.w	r8, r5, #1
 800c17a:	9102      	str	r1, [sp, #8]
 800c17c:	9304      	str	r3, [sp, #16]
 800c17e:	00a9      	lsls	r1, r5, #2
 800c180:	9b05      	ldr	r3, [sp, #20]
 800c182:	9207      	str	r2, [sp, #28]
 800c184:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 800c188:	9109      	str	r1, [sp, #36]	@ 0x24
 800c18a:	f104 0b20 	add.w	fp, r4, #32
 800c18e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c190:	9a07      	ldr	r2, [sp, #28]
 800c192:	eb03 0902 	add.w	r9, r3, r2
 800c196:	4599      	cmp	r9, r3
 800c198:	f1ab 0220 	sub.w	r2, fp, #32
 800c19c:	9206      	str	r2, [sp, #24]
 800c19e:	f240 80d9 	bls.w	800c354 <forward_lite_dense_if32of32wf32_lut4+0x228>
 800c1a2:	469e      	mov	lr, r3
 800c1a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c1a6:	f108 33ff 	add.w	r3, r8, #4294967295
 800c1aa:	9303      	str	r3, [sp, #12]
 800c1ac:	9b01      	ldr	r3, [sp, #4]
 800c1ae:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 800c378 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	f000 80b2 	beq.w	800c31c <forward_lite_dense_if32of32wf32_lut4+0x1f0>
 800c1b8:	9b04      	ldr	r3, [sp, #16]
 800c1ba:	18d5      	adds	r5, r2, r3
 800c1bc:	465b      	mov	r3, fp
 800c1be:	7814      	ldrb	r4, [r2, #0]
 800c1c0:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 800c1c4:	7851      	ldrb	r1, [r2, #1]
 800c1c6:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 800c1ca:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 800c1ce:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 800c1d2:	ed13 5a04 	vldr	s10, [r3, #-16]
 800c1d6:	ed53 5a03 	vldr	s11, [r3, #-12]
 800c1da:	ed13 6a02 	vldr	s12, [r3, #-8]
 800c1de:	ed53 6a01 	vldr	s13, [r3, #-4]
 800c1e2:	f004 060f 	and.w	r6, r4, #15
 800c1e6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c1ea:	edd6 7a00 	vldr	s15, [r6]
 800c1ee:	0924      	lsrs	r4, r4, #4
 800c1f0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800c1f4:	ed94 3a00 	vldr	s6, [r4]
 800c1f8:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800c1fc:	090c      	lsrs	r4, r1, #4
 800c1fe:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c202:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800c206:	f001 010f 	and.w	r1, r1, #15
 800c20a:	edd4 3a00 	vldr	s7, [r4]
 800c20e:	7894      	ldrb	r4, [r2, #2]
 800c210:	eee3 7a84 	vfma.f32	s15, s7, s8
 800c214:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c218:	0926      	lsrs	r6, r4, #4
 800c21a:	ed91 4a00 	vldr	s8, [r1]
 800c21e:	78d1      	ldrb	r1, [r2, #3]
 800c220:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c224:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c228:	f004 040f 	and.w	r4, r4, #15
 800c22c:	edd6 4a00 	vldr	s9, [r6]
 800c230:	eee4 7a85 	vfma.f32	s15, s9, s10
 800c234:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800c238:	3204      	adds	r2, #4
 800c23a:	ed94 5a00 	vldr	s10, [r4]
 800c23e:	090c      	lsrs	r4, r1, #4
 800c240:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c244:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800c248:	f001 010f 	and.w	r1, r1, #15
 800c24c:	edd4 5a00 	vldr	s11, [r4]
 800c250:	eee5 7a86 	vfma.f32	s15, s11, s12
 800c254:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c258:	42aa      	cmp	r2, r5
 800c25a:	ed91 6a00 	vldr	s12, [r1]
 800c25e:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c262:	f103 0320 	add.w	r3, r3, #32
 800c266:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c26a:	d1a8      	bne.n	800c1be <forward_lite_dense_if32of32wf32_lut4+0x92>
 800c26c:	4656      	mov	r6, sl
 800c26e:	4546      	cmp	r6, r8
 800c270:	d258      	bcs.n	800c324 <forward_lite_dense_if32of32wf32_lut4+0x1f8>
 800c272:	9b03      	ldr	r3, [sp, #12]
 800c274:	1b9c      	subs	r4, r3, r6
 800c276:	08e7      	lsrs	r7, r4, #3
 800c278:	f106 0208 	add.w	r2, r6, #8
 800c27c:	1e69      	subs	r1, r5, #1
 800c27e:	eb05 04d4 	add.w	r4, r5, r4, lsr #3
 800c282:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c286:	ed52 5a01 	vldr	s11, [r2, #-4]
 800c28a:	ed52 6a02 	vldr	s13, [r2, #-8]
 800c28e:	f003 0c0f 	and.w	ip, r3, #15
 800c292:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800c296:	eddc 7a00 	vldr	s15, [ip]
 800c29a:	091b      	lsrs	r3, r3, #4
 800c29c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c2a0:	ed93 6a00 	vldr	s12, [r3]
 800c2a4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c2a8:	42a1      	cmp	r1, r4
 800c2aa:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c2ae:	f102 0208 	add.w	r2, r2, #8
 800c2b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c2b6:	d1e4      	bne.n	800c282 <forward_lite_dense_if32of32wf32_lut4+0x156>
 800c2b8:	3701      	adds	r7, #1
 800c2ba:	19ea      	adds	r2, r5, r7
 800c2bc:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
 800c2c0:	9b02      	ldr	r3, [sp, #8]
 800c2c2:	b30b      	cbz	r3, 800c308 <forward_lite_dense_if32of32wf32_lut4+0x1dc>
 800c2c4:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c2c8:	edd6 7a00 	vldr	s15, [r6]
 800c2cc:	091b      	lsrs	r3, r3, #4
 800c2ce:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c2d2:	edd3 6a00 	vldr	s13, [r3]
 800c2d6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c2da:	ecae 7a01 	vstmia	lr!, {s14}
 800c2de:	45f1      	cmp	r9, lr
 800c2e0:	f63f af64 	bhi.w	800c1ac <forward_lite_dense_if32of32wf32_lut4+0x80>
 800c2e4:	9b05      	ldr	r3, [sp, #20]
 800c2e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c2e8:	1899      	adds	r1, r3, r2
 800c2ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c2ec:	b9e3      	cbnz	r3, 800c328 <forward_lite_dense_if32of32wf32_lut4+0x1fc>
 800c2ee:	9b08      	ldr	r3, [sp, #32]
 800c2f0:	428b      	cmp	r3, r1
 800c2f2:	d92c      	bls.n	800c34e <forward_lite_dense_if32of32wf32_lut4+0x222>
 800c2f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2f6:	4498      	add	r8, r3
 800c2f8:	449a      	add	sl, r3
 800c2fa:	449b      	add	fp, r3
 800c2fc:	9b05      	ldr	r3, [sp, #20]
 800c2fe:	4599      	cmp	r9, r3
 800c300:	d92a      	bls.n	800c358 <forward_lite_dense_if32of32wf32_lut4+0x22c>
 800c302:	9105      	str	r1, [sp, #20]
 800c304:	460b      	mov	r3, r1
 800c306:	e743      	b.n	800c190 <forward_lite_dense_if32of32wf32_lut4+0x64>
 800c308:	ecae 7a01 	vstmia	lr!, {s14}
 800c30c:	45f1      	cmp	r9, lr
 800c30e:	d9e9      	bls.n	800c2e4 <forward_lite_dense_if32of32wf32_lut4+0x1b8>
 800c310:	9b01      	ldr	r3, [sp, #4]
 800c312:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c378 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800c316:	2b00      	cmp	r3, #0
 800c318:	f47f af4e 	bne.w	800c1b8 <forward_lite_dense_if32of32wf32_lut4+0x8c>
 800c31c:	9e06      	ldr	r6, [sp, #24]
 800c31e:	4546      	cmp	r6, r8
 800c320:	4615      	mov	r5, r2
 800c322:	d3a6      	bcc.n	800c272 <forward_lite_dense_if32of32wf32_lut4+0x146>
 800c324:	462a      	mov	r2, r5
 800c326:	e7cb      	b.n	800c2c0 <forward_lite_dense_if32of32wf32_lut4+0x194>
 800c328:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d0df      	beq.n	800c2ee <forward_lite_dense_if32of32wf32_lut4+0x1c2>
 800c32e:	9b07      	ldr	r3, [sp, #28]
 800c330:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c332:	1acb      	subs	r3, r1, r3
 800c334:	edd3 7a00 	vldr	s15, [r3]
 800c338:	ecb2 7a01 	vldmia	r2!, {s14}
 800c33c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c340:	ece3 7a01 	vstmia	r3!, {s15}
 800c344:	428b      	cmp	r3, r1
 800c346:	d1f5      	bne.n	800c334 <forward_lite_dense_if32of32wf32_lut4+0x208>
 800c348:	9b08      	ldr	r3, [sp, #32]
 800c34a:	428b      	cmp	r3, r1
 800c34c:	d8d2      	bhi.n	800c2f4 <forward_lite_dense_if32of32wf32_lut4+0x1c8>
 800c34e:	b00d      	add	sp, #52	@ 0x34
 800c350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c354:	4619      	mov	r1, r3
 800c356:	e7c8      	b.n	800c2ea <forward_lite_dense_if32of32wf32_lut4+0x1be>
 800c358:	9b07      	ldr	r3, [sp, #28]
 800c35a:	1acb      	subs	r3, r1, r3
 800c35c:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800c35e:	461a      	mov	r2, r3
 800c360:	ed92 7a00 	vldr	s14, [r2]
 800c364:	ecf0 7a01 	vldmia	r0!, {s15}
 800c368:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c36c:	ece2 7a01 	vstmia	r2!, {s15}
 800c370:	428a      	cmp	r2, r1
 800c372:	d1f5      	bne.n	800c360 <forward_lite_dense_if32of32wf32_lut4+0x234>
 800c374:	e7f2      	b.n	800c35c <forward_lite_dense_if32of32wf32_lut4+0x230>
 800c376:	bf00      	nop
 800c378:	00000000 	.word	0x00000000

0800c37c <forward_lite_dense_if32of32wf32_lut8>:
 800c37c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c380:	b087      	sub	sp, #28
 800c382:	460f      	mov	r7, r1
 800c384:	9204      	str	r2, [sp, #16]
 800c386:	e9dd 1213 	ldrd	r1, r2, [sp, #76]	@ 0x4c
 800c38a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800c38c:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800c38e:	fb01 f202 	mul.w	r2, r1, r2
 800c392:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800c396:	4605      	mov	r5, r0
 800c398:	9202      	str	r2, [sp, #8]
 800c39a:	b136      	cbz	r6, 800c3aa <forward_lite_dense_if32of32wf32_lut8+0x2e>
 800c39c:	4618      	mov	r0, r3
 800c39e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c3a2:	4631      	mov	r1, r6
 800c3a4:	f000 f970 	bl	800c688 <st_int8_copy>
 800c3a8:	4633      	mov	r3, r6
 800c3aa:	9a02      	ldr	r2, [sp, #8]
 800c3ac:	4295      	cmp	r5, r2
 800c3ae:	f080 80f9 	bcs.w	800c5a4 <forward_lite_dense_if32of32wf32_lut8+0x228>
 800c3b2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c3b4:	0092      	lsls	r2, r2, #2
 800c3b6:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 800c3ba:	9201      	str	r2, [sp, #4]
 800c3bc:	9205      	str	r2, [sp, #20]
 800c3be:	462a      	mov	r2, r5
 800c3c0:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 800c3c4:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 800c3c8:	464d      	mov	r5, r9
 800c3ca:	4691      	mov	r9, r2
 800c3cc:	9a01      	ldr	r2, [sp, #4]
 800c3ce:	eb09 0e02 	add.w	lr, r9, r2
 800c3d2:	00a1      	lsls	r1, r4, #2
 800c3d4:	3720      	adds	r7, #32
 800c3d6:	45ce      	cmp	lr, r9
 800c3d8:	f004 0007 	and.w	r0, r4, #7
 800c3dc:	9103      	str	r1, [sp, #12]
 800c3de:	f1a7 0b20 	sub.w	fp, r7, #32
 800c3e2:	f240 80c8 	bls.w	800c576 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 800c3e6:	9a04      	ldr	r2, [sp, #16]
 800c3e8:	46cc      	mov	ip, r9
 800c3ea:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 800c5d4 <forward_lite_dense_if32of32wf32_lut8+0x258>
 800c3ee:	2d00      	cmp	r5, #0
 800c3f0:	f000 80dd 	beq.w	800c5ae <forward_lite_dense_if32of32wf32_lut8+0x232>
 800c3f4:	eb02 060a 	add.w	r6, r2, sl
 800c3f8:	4639      	mov	r1, r7
 800c3fa:	7854      	ldrb	r4, [r2, #1]
 800c3fc:	ed11 3a07 	vldr	s6, [r1, #-28]	@ 0xffffffe4
 800c400:	ed51 3a08 	vldr	s7, [r1, #-32]	@ 0xffffffe0
 800c404:	ed11 4a06 	vldr	s8, [r1, #-24]	@ 0xffffffe8
 800c408:	ed51 4a05 	vldr	s9, [r1, #-20]	@ 0xffffffec
 800c40c:	ed11 5a04 	vldr	s10, [r1, #-16]
 800c410:	ed51 5a03 	vldr	s11, [r1, #-12]
 800c414:	ed11 6a02 	vldr	s12, [r1, #-8]
 800c418:	ed51 6a01 	vldr	s13, [r1, #-4]
 800c41c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c420:	edd4 7a00 	vldr	s15, [r4]
 800c424:	7814      	ldrb	r4, [r2, #0]
 800c426:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c42a:	ee67 7a83 	vmul.f32	s15, s15, s6
 800c42e:	ed94 3a00 	vldr	s6, [r4]
 800c432:	7894      	ldrb	r4, [r2, #2]
 800c434:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c438:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c43c:	3208      	adds	r2, #8
 800c43e:	edd4 3a00 	vldr	s7, [r4]
 800c442:	f812 4c05 	ldrb.w	r4, [r2, #-5]
 800c446:	eee3 7a84 	vfma.f32	s15, s7, s8
 800c44a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c44e:	3120      	adds	r1, #32
 800c450:	ed94 4a00 	vldr	s8, [r4]
 800c454:	f812 4c04 	ldrb.w	r4, [r2, #-4]
 800c458:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c45c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c460:	edd4 4a00 	vldr	s9, [r4]
 800c464:	f812 4c03 	ldrb.w	r4, [r2, #-3]
 800c468:	eee4 7a85 	vfma.f32	s15, s9, s10
 800c46c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c470:	ed94 5a00 	vldr	s10, [r4]
 800c474:	f812 4c02 	ldrb.w	r4, [r2, #-2]
 800c478:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c47c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c480:	edd4 5a00 	vldr	s11, [r4]
 800c484:	f812 4c01 	ldrb.w	r4, [r2, #-1]
 800c488:	eee5 7a86 	vfma.f32	s15, s11, s12
 800c48c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c490:	42b2      	cmp	r2, r6
 800c492:	ed94 6a00 	vldr	s12, [r4]
 800c496:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c49a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c49e:	d1ac      	bne.n	800c3fa <forward_lite_dense_if32of32wf32_lut8+0x7e>
 800c4a0:	4642      	mov	r2, r8
 800c4a2:	2800      	cmp	r0, #0
 800c4a4:	f000 8081 	beq.w	800c5aa <forward_lite_dense_if32of32wf32_lut8+0x22e>
 800c4a8:	7831      	ldrb	r1, [r6, #0]
 800c4aa:	edd2 7a00 	vldr	s15, [r2]
 800c4ae:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c4b2:	edd1 6a00 	vldr	s13, [r1]
 800c4b6:	2801      	cmp	r0, #1
 800c4b8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c4bc:	d03f      	beq.n	800c53e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 800c4be:	7871      	ldrb	r1, [r6, #1]
 800c4c0:	edd2 7a01 	vldr	s15, [r2, #4]
 800c4c4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c4c8:	edd1 6a00 	vldr	s13, [r1]
 800c4cc:	2802      	cmp	r0, #2
 800c4ce:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c4d2:	d034      	beq.n	800c53e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 800c4d4:	78b1      	ldrb	r1, [r6, #2]
 800c4d6:	edd2 7a02 	vldr	s15, [r2, #8]
 800c4da:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c4de:	edd1 6a00 	vldr	s13, [r1]
 800c4e2:	2803      	cmp	r0, #3
 800c4e4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c4e8:	d029      	beq.n	800c53e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 800c4ea:	78f1      	ldrb	r1, [r6, #3]
 800c4ec:	edd2 6a03 	vldr	s13, [r2, #12]
 800c4f0:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c4f4:	edd1 7a00 	vldr	s15, [r1]
 800c4f8:	2804      	cmp	r0, #4
 800c4fa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c4fe:	d01e      	beq.n	800c53e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 800c500:	7931      	ldrb	r1, [r6, #4]
 800c502:	edd2 6a04 	vldr	s13, [r2, #16]
 800c506:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c50a:	edd1 7a00 	vldr	s15, [r1]
 800c50e:	2805      	cmp	r0, #5
 800c510:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c514:	d013      	beq.n	800c53e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 800c516:	7971      	ldrb	r1, [r6, #5]
 800c518:	edd2 6a05 	vldr	s13, [r2, #20]
 800c51c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c520:	edd1 7a00 	vldr	s15, [r1]
 800c524:	2806      	cmp	r0, #6
 800c526:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c52a:	d008      	beq.n	800c53e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 800c52c:	edd2 7a06 	vldr	s15, [r2, #24]
 800c530:	79b2      	ldrb	r2, [r6, #6]
 800c532:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800c536:	edd2 6a00 	vldr	s13, [r2]
 800c53a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c53e:	1832      	adds	r2, r6, r0
 800c540:	ecac 7a01 	vstmia	ip!, {s14}
 800c544:	45e6      	cmp	lr, ip
 800c546:	f63f af50 	bhi.w	800c3ea <forward_lite_dense_if32of32wf32_lut8+0x6e>
 800c54a:	9a05      	ldr	r2, [sp, #20]
 800c54c:	eb09 0402 	add.w	r4, r9, r2
 800c550:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c552:	b9a2      	cbnz	r2, 800c57e <forward_lite_dense_if32of32wf32_lut8+0x202>
 800c554:	9a02      	ldr	r2, [sp, #8]
 800c556:	42a2      	cmp	r2, r4
 800c558:	d924      	bls.n	800c5a4 <forward_lite_dense_if32of32wf32_lut8+0x228>
 800c55a:	9a03      	ldr	r2, [sp, #12]
 800c55c:	45ce      	cmp	lr, r9
 800c55e:	4490      	add	r8, r2
 800c560:	4417      	add	r7, r2
 800c562:	d927      	bls.n	800c5b4 <forward_lite_dense_if32of32wf32_lut8+0x238>
 800c564:	9a01      	ldr	r2, [sp, #4]
 800c566:	46a1      	mov	r9, r4
 800c568:	eb09 0e02 	add.w	lr, r9, r2
 800c56c:	45ce      	cmp	lr, r9
 800c56e:	f1a7 0b20 	sub.w	fp, r7, #32
 800c572:	f63f af38 	bhi.w	800c3e6 <forward_lite_dense_if32of32wf32_lut8+0x6a>
 800c576:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c578:	464c      	mov	r4, r9
 800c57a:	2a00      	cmp	r2, #0
 800c57c:	d0ea      	beq.n	800c554 <forward_lite_dense_if32of32wf32_lut8+0x1d8>
 800c57e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c580:	2a00      	cmp	r2, #0
 800c582:	d0e7      	beq.n	800c554 <forward_lite_dense_if32of32wf32_lut8+0x1d8>
 800c584:	9a01      	ldr	r2, [sp, #4]
 800c586:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c588:	1aa2      	subs	r2, r4, r2
 800c58a:	edd2 7a00 	vldr	s15, [r2]
 800c58e:	ecb1 7a01 	vldmia	r1!, {s14}
 800c592:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c596:	ece2 7a01 	vstmia	r2!, {s15}
 800c59a:	4294      	cmp	r4, r2
 800c59c:	d1f5      	bne.n	800c58a <forward_lite_dense_if32of32wf32_lut8+0x20e>
 800c59e:	9a02      	ldr	r2, [sp, #8]
 800c5a0:	42a2      	cmp	r2, r4
 800c5a2:	d8da      	bhi.n	800c55a <forward_lite_dense_if32of32wf32_lut8+0x1de>
 800c5a4:	b007      	add	sp, #28
 800c5a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5aa:	4632      	mov	r2, r6
 800c5ac:	e7c8      	b.n	800c540 <forward_lite_dense_if32of32wf32_lut8+0x1c4>
 800c5ae:	4616      	mov	r6, r2
 800c5b0:	465a      	mov	r2, fp
 800c5b2:	e776      	b.n	800c4a2 <forward_lite_dense_if32of32wf32_lut8+0x126>
 800c5b4:	9b01      	ldr	r3, [sp, #4]
 800c5b6:	1ae3      	subs	r3, r4, r3
 800c5b8:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	ed92 7a00 	vldr	s14, [r2]
 800c5c0:	ecf1 7a01 	vldmia	r1!, {s15}
 800c5c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c5c8:	ece2 7a01 	vstmia	r2!, {s15}
 800c5cc:	42a2      	cmp	r2, r4
 800c5ce:	d1f5      	bne.n	800c5bc <forward_lite_dense_if32of32wf32_lut8+0x240>
 800c5d0:	e7f2      	b.n	800c5b8 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 800c5d2:	bf00      	nop
 800c5d4:	00000000 	.word	0x00000000

0800c5d8 <forward_lite_nl_relu_if32of32>:
 800c5d8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800c5dc:	3a01      	subs	r2, #1
 800c5de:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 800c5e2:	4561      	cmp	r1, ip
 800c5e4:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800c5e8:	d814      	bhi.n	800c614 <forward_lite_nl_relu_if32of32+0x3c>
 800c5ea:	1d11      	adds	r1, r2, #4
 800c5ec:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800c618 <forward_lite_nl_relu_if32of32+0x40>
 800c5f0:	f10c 0304 	add.w	r3, ip, #4
 800c5f4:	4408      	add	r0, r1
 800c5f6:	ebac 0202 	sub.w	r2, ip, r2
 800c5fa:	ed73 7a01 	vldmdb	r3!, {s15}
 800c5fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c606:	bfb8      	it	lt
 800c608:	eef0 7a47 	vmovlt.f32	s15, s14
 800c60c:	4293      	cmp	r3, r2
 800c60e:	ed60 7a01 	vstmdb	r0!, {s15}
 800c612:	d1f2      	bne.n	800c5fa <forward_lite_nl_relu_if32of32+0x22>
 800c614:	4770      	bx	lr
 800c616:	bf00      	nop
 800c618:	00000000 	.word	0x00000000

0800c61c <forward_lite_nl_softmax_if32of32>:
 800c61c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c620:	fbb2 f2f3 	udiv	r2, r2, r3
 800c624:	b083      	sub	sp, #12
 800c626:	469b      	mov	fp, r3
 800c628:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800c62a:	fbb2 f3f7 	udiv	r3, r2, r7
 800c62e:	42ba      	cmp	r2, r7
 800c630:	9300      	str	r3, [sp, #0]
 800c632:	d326      	bcc.n	800c682 <forward_lite_nl_softmax_if32of32+0x66>
 800c634:	fb07 f30b 	mul.w	r3, r7, fp
 800c638:	009b      	lsls	r3, r3, #2
 800c63a:	9301      	str	r3, [sp, #4]
 800c63c:	f1bb 0f00 	cmp.w	fp, #0
 800c640:	d01f      	beq.n	800c682 <forward_lite_nl_softmax_if32of32+0x66>
 800c642:	970c      	str	r7, [sp, #48]	@ 0x30
 800c644:	465f      	mov	r7, fp
 800c646:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800c64a:	4680      	mov	r8, r0
 800c64c:	4689      	mov	r9, r1
 800c64e:	f04f 0a00 	mov.w	sl, #0
 800c652:	464e      	mov	r6, r9
 800c654:	4645      	mov	r5, r8
 800c656:	2400      	movs	r4, #0
 800c658:	4631      	mov	r1, r6
 800c65a:	4628      	mov	r0, r5
 800c65c:	463b      	mov	r3, r7
 800c65e:	3401      	adds	r4, #1
 800c660:	465a      	mov	r2, fp
 800c662:	f7ff f8f1 	bl	800b848 <forward_lite_nl_softmax_if32of32_kernel>
 800c666:	42a7      	cmp	r7, r4
 800c668:	f106 0604 	add.w	r6, r6, #4
 800c66c:	f105 0504 	add.w	r5, r5, #4
 800c670:	d1f2      	bne.n	800c658 <forward_lite_nl_softmax_if32of32+0x3c>
 800c672:	9b01      	ldr	r3, [sp, #4]
 800c674:	4499      	add	r9, r3
 800c676:	4498      	add	r8, r3
 800c678:	9b00      	ldr	r3, [sp, #0]
 800c67a:	f10a 0a01 	add.w	sl, sl, #1
 800c67e:	4553      	cmp	r3, sl
 800c680:	d8e7      	bhi.n	800c652 <forward_lite_nl_softmax_if32of32+0x36>
 800c682:	b003      	add	sp, #12
 800c684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c688 <st_int8_copy>:
 800c688:	4288      	cmp	r0, r1
 800c68a:	d022      	beq.n	800c6d2 <st_int8_copy+0x4a>
 800c68c:	b30a      	cbz	r2, 800c6d2 <st_int8_copy+0x4a>
 800c68e:	4288      	cmp	r0, r1
 800c690:	d312      	bcc.n	800c6b8 <st_int8_copy+0x30>
 800c692:	2a03      	cmp	r2, #3
 800c694:	d81e      	bhi.n	800c6d4 <st_int8_copy+0x4c>
 800c696:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c69a:	f801 3b01 	strb.w	r3, [r1], #1
 800c69e:	2a01      	cmp	r2, #1
 800c6a0:	d017      	beq.n	800c6d2 <st_int8_copy+0x4a>
 800c6a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c6a6:	f801 3b01 	strb.w	r3, [r1], #1
 800c6aa:	2a02      	cmp	r2, #2
 800c6ac:	d011      	beq.n	800c6d2 <st_int8_copy+0x4a>
 800c6ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c6b2:	f801 3b01 	strb.w	r3, [r1], #1
 800c6b6:	4770      	bx	lr
 800c6b8:	1883      	adds	r3, r0, r2
 800c6ba:	4299      	cmp	r1, r3
 800c6bc:	d2e9      	bcs.n	800c692 <st_int8_copy+0xa>
 800c6be:	4298      	cmp	r0, r3
 800c6c0:	440a      	add	r2, r1
 800c6c2:	d206      	bcs.n	800c6d2 <st_int8_copy+0x4a>
 800c6c4:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800c6c8:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800c6cc:	4298      	cmp	r0, r3
 800c6ce:	d1f9      	bne.n	800c6c4 <st_int8_copy+0x3c>
 800c6d0:	4770      	bx	lr
 800c6d2:	4770      	bx	lr
 800c6d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c6d8:	f001 0403 	and.w	r4, r1, #3
 800c6dc:	f1c4 0304 	rsb	r3, r4, #4
 800c6e0:	f000 0e03 	and.w	lr, r0, #3
 800c6e4:	eba2 0c03 	sub.w	ip, r2, r3
 800c6e8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c6ec:	f801 3b01 	strb.w	r3, [r1], #1
 800c6f0:	2c03      	cmp	r4, #3
 800c6f2:	f1c4 0202 	rsb	r2, r4, #2
 800c6f6:	d00e      	beq.n	800c716 <st_int8_copy+0x8e>
 800c6f8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c6fc:	f801 3b01 	strb.w	r3, [r1], #1
 800c700:	2a00      	cmp	r2, #0
 800c702:	dd08      	ble.n	800c716 <st_int8_copy+0x8e>
 800c704:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c708:	f801 3b01 	strb.w	r3, [r1], #1
 800c70c:	b91c      	cbnz	r4, 800c716 <st_int8_copy+0x8e>
 800c70e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c712:	f801 3b01 	strb.w	r3, [r1], #1
 800c716:	4574      	cmp	r4, lr
 800c718:	d02b      	beq.n	800c772 <st_int8_copy+0xea>
 800c71a:	ea4f 131c 	mov.w	r3, ip, lsr #4
 800c71e:	1e5a      	subs	r2, r3, #1
 800c720:	b153      	cbz	r3, 800c738 <st_int8_copy+0xb0>
 800c722:	f850 3b04 	ldr.w	r3, [r0], #4
 800c726:	f850 4b04 	ldr.w	r4, [r0], #4
 800c72a:	f850 5b04 	ldr.w	r5, [r0], #4
 800c72e:	f850 6b04 	ldr.w	r6, [r0], #4
 800c732:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800c734:	3a01      	subs	r2, #1
 800c736:	d2f4      	bcs.n	800c722 <st_int8_copy+0x9a>
 800c738:	f01c 0f08 	tst.w	ip, #8
 800c73c:	d004      	beq.n	800c748 <st_int8_copy+0xc0>
 800c73e:	f850 3b04 	ldr.w	r3, [r0], #4
 800c742:	f850 4b04 	ldr.w	r4, [r0], #4
 800c746:	c118      	stmia	r1!, {r3, r4}
 800c748:	f01c 0f04 	tst.w	ip, #4
 800c74c:	d003      	beq.n	800c756 <st_int8_copy+0xce>
 800c74e:	f850 3b04 	ldr.w	r3, [r0], #4
 800c752:	f841 3b04 	str.w	r3, [r1], #4
 800c756:	f01c 0f02 	tst.w	ip, #2
 800c75a:	d003      	beq.n	800c764 <st_int8_copy+0xdc>
 800c75c:	f830 3b02 	ldrh.w	r3, [r0], #2
 800c760:	f821 3b02 	strh.w	r3, [r1], #2
 800c764:	f01c 0f01 	tst.w	ip, #1
 800c768:	d001      	beq.n	800c76e <st_int8_copy+0xe6>
 800c76a:	7803      	ldrb	r3, [r0, #0]
 800c76c:	700b      	strb	r3, [r1, #0]
 800c76e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c772:	ea4f 139c 	mov.w	r3, ip, lsr #6
 800c776:	f103 39ff 	add.w	r9, r3, #4294967295
 800c77a:	b183      	cbz	r3, 800c79e <st_int8_copy+0x116>
 800c77c:	4688      	mov	r8, r1
 800c77e:	4686      	mov	lr, r0
 800c780:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c784:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c788:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c78c:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c790:	f109 39ff 	add.w	r9, r9, #4294967295
 800c794:	f1b9 3fff 	cmp.w	r9, #4294967295
 800c798:	4641      	mov	r1, r8
 800c79a:	4670      	mov	r0, lr
 800c79c:	d1ee      	bne.n	800c77c <st_int8_copy+0xf4>
 800c79e:	f01c 0f20 	tst.w	ip, #32
 800c7a2:	d007      	beq.n	800c7b4 <st_int8_copy+0x12c>
 800c7a4:	4688      	mov	r8, r1
 800c7a6:	4686      	mov	lr, r0
 800c7a8:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c7ac:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c7b0:	4641      	mov	r1, r8
 800c7b2:	4670      	mov	r0, lr
 800c7b4:	f01c 0f10 	tst.w	ip, #16
 800c7b8:	d001      	beq.n	800c7be <st_int8_copy+0x136>
 800c7ba:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800c7bc:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800c7be:	f01c 0f08 	tst.w	ip, #8
 800c7c2:	d0c1      	beq.n	800c748 <st_int8_copy+0xc0>
 800c7c4:	c818      	ldmia	r0!, {r3, r4}
 800c7c6:	c118      	stmia	r1!, {r3, r4}
 800c7c8:	e7be      	b.n	800c748 <st_int8_copy+0xc0>
 800c7ca:	bf00      	nop

0800c7cc <ai_array_to_buffer_fmt>:
 800c7cc:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800c7d0:	2b02      	cmp	r3, #2
 800c7d2:	d055      	beq.n	800c880 <ai_array_to_buffer_fmt+0xb4>
 800c7d4:	4a2d      	ldr	r2, [pc, #180]	@ (800c88c <ai_array_to_buffer_fmt+0xc0>)
 800c7d6:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d010      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c7de:	dc21      	bgt.n	800c824 <ai_array_to_buffer_fmt+0x58>
 800c7e0:	4a2b      	ldr	r2, [pc, #172]	@ (800c890 <ai_array_to_buffer_fmt+0xc4>)
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d00c      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c7e6:	dd0f      	ble.n	800c808 <ai_array_to_buffer_fmt+0x3c>
 800c7e8:	4a2a      	ldr	r2, [pc, #168]	@ (800c894 <ai_array_to_buffer_fmt+0xc8>)
 800c7ea:	4293      	cmp	r3, r2
 800c7ec:	d008      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c7ee:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800c7f2:	4293      	cmp	r3, r2
 800c7f4:	d004      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c7f6:	4a28      	ldr	r2, [pc, #160]	@ (800c898 <ai_array_to_buffer_fmt+0xcc>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	bf0c      	ite	eq
 800c7fc:	4613      	moveq	r3, r2
 800c7fe:	2340      	movne	r3, #64	@ 0x40
 800c800:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800c804:	4318      	orrs	r0, r3
 800c806:	4770      	bx	lr
 800c808:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d0f7      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c810:	dd2c      	ble.n	800c86c <ai_array_to_buffer_fmt+0xa0>
 800c812:	4a22      	ldr	r2, [pc, #136]	@ (800c89c <ai_array_to_buffer_fmt+0xd0>)
 800c814:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800c818:	4293      	cmp	r3, r2
 800c81a:	bf0c      	ite	eq
 800c81c:	4613      	moveq	r3, r2
 800c81e:	2340      	movne	r3, #64	@ 0x40
 800c820:	4318      	orrs	r0, r3
 800c822:	4770      	bx	lr
 800c824:	4a1e      	ldr	r2, [pc, #120]	@ (800c8a0 <ai_array_to_buffer_fmt+0xd4>)
 800c826:	4293      	cmp	r3, r2
 800c828:	d0ea      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c82a:	dd10      	ble.n	800c84e <ai_array_to_buffer_fmt+0x82>
 800c82c:	4a1d      	ldr	r2, [pc, #116]	@ (800c8a4 <ai_array_to_buffer_fmt+0xd8>)
 800c82e:	4293      	cmp	r3, r2
 800c830:	d0e6      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c832:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 800c836:	4293      	cmp	r3, r2
 800c838:	d0e2      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c83a:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800c83e:	4293      	cmp	r3, r2
 800c840:	bf0c      	ite	eq
 800c842:	4613      	moveq	r3, r2
 800c844:	2340      	movne	r3, #64	@ 0x40
 800c846:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800c84a:	4318      	orrs	r0, r3
 800c84c:	4770      	bx	lr
 800c84e:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 800c852:	4293      	cmp	r3, r2
 800c854:	d0d4      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c856:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800c85a:	4293      	cmp	r3, r2
 800c85c:	d0d0      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c85e:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800c862:	4293      	cmp	r3, r2
 800c864:	bf0c      	ite	eq
 800c866:	4613      	moveq	r3, r2
 800c868:	2340      	movne	r3, #64	@ 0x40
 800c86a:	e7c9      	b.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c86c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800c870:	4293      	cmp	r3, r2
 800c872:	d0c5      	beq.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c874:	3280      	adds	r2, #128	@ 0x80
 800c876:	4293      	cmp	r3, r2
 800c878:	bf0c      	ite	eq
 800c87a:	4613      	moveq	r3, r2
 800c87c:	2340      	movne	r3, #64	@ 0x40
 800c87e:	e7bf      	b.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c880:	4b09      	ldr	r3, [pc, #36]	@ (800c8a8 <ai_array_to_buffer_fmt+0xdc>)
 800c882:	4003      	ands	r3, r0
 800c884:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c888:	e7ba      	b.n	800c800 <ai_array_to_buffer_fmt+0x34>
 800c88a:	bf00      	nop
 800c88c:	00821040 	.word	0x00821040
 800c890:	00040840 	.word	0x00040840
 800c894:	00041040 	.word	0x00041040
 800c898:	0004084f 	.word	0x0004084f
 800c89c:	00040447 	.word	0x00040447
 800c8a0:	00840447 	.word	0x00840447
 800c8a4:	0084084f 	.word	0x0084084f
 800c8a8:	00803fff 	.word	0x00803fff

0800c8ac <ai_array_get_byte_size>:
 800c8ac:	b319      	cbz	r1, 800c8f6 <ai_array_get_byte_size+0x4a>
 800c8ae:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800c8b2:	b500      	push	{lr}
 800c8b4:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 800c8b8:	f3c0 4e43 	ubfx	lr, r0, #17, #4
 800c8bc:	fb03 f101 	mul.w	r1, r3, r1
 800c8c0:	fa42 f20e 	asr.w	r2, r2, lr
 800c8c4:	07d2      	lsls	r2, r2, #31
 800c8c6:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 800c8ca:	f101 0107 	add.w	r1, r1, #7
 800c8ce:	ea4f 10e0 	mov.w	r0, r0, asr #7
 800c8d2:	bf58      	it	pl
 800c8d4:	f000 007f 	andpl.w	r0, r0, #127	@ 0x7f
 800c8d8:	f021 0107 	bic.w	r1, r1, #7
 800c8dc:	bf58      	it	pl
 800c8de:	fa40 f00c 	asrpl.w	r0, r0, ip
 800c8e2:	fa21 f10c 	lsr.w	r1, r1, ip
 800c8e6:	bf54      	ite	pl
 800c8e8:	4083      	lslpl	r3, r0
 800c8ea:	2300      	movmi	r3, #0
 800c8ec:	3107      	adds	r1, #7
 800c8ee:	4419      	add	r1, r3
 800c8f0:	08c8      	lsrs	r0, r1, #3
 800c8f2:	f85d fb04 	ldr.w	pc, [sp], #4
 800c8f6:	4608      	mov	r0, r1
 800c8f8:	4770      	bx	lr
 800c8fa:	bf00      	nop

0800c8fc <ai_array_get_data_byte_size>:
 800c8fc:	b169      	cbz	r1, 800c91a <ai_array_get_data_byte_size+0x1e>
 800c8fe:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800c902:	fb03 f101 	mul.w	r1, r3, r1
 800c906:	1dcb      	adds	r3, r1, #7
 800c908:	f023 0307 	bic.w	r3, r3, #7
 800c90c:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800c910:	fa23 f000 	lsr.w	r0, r3, r0
 800c914:	3007      	adds	r0, #7
 800c916:	08c0      	lsrs	r0, r0, #3
 800c918:	4770      	bx	lr
 800c91a:	4608      	mov	r0, r1
 800c91c:	4770      	bx	lr
 800c91e:	bf00      	nop

0800c920 <ai_version_get>:
 800c920:	0212      	lsls	r2, r2, #8
 800c922:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800c926:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800c92a:	4770      	bx	lr

0800c92c <ai_platform_version_get>:
 800c92c:	0e02      	lsrs	r2, r0, #24
 800c92e:	2300      	movs	r3, #0
 800c930:	f362 0307 	bfi	r3, r2, #0, #8
 800c934:	f3c0 4207 	ubfx	r2, r0, #16, #8
 800c938:	f362 230f 	bfi	r3, r2, #8, #8
 800c93c:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800c940:	f360 4317 	bfi	r3, r0, #16, #8
 800c944:	b082      	sub	sp, #8
 800c946:	f023 407f 	bic.w	r0, r3, #4278190080	@ 0xff000000
 800c94a:	b002      	add	sp, #8
 800c94c:	4770      	bx	lr
 800c94e:	bf00      	nop

0800c950 <get_tensor_byte_size>:
 800c950:	b410      	push	{r4}
 800c952:	6983      	ldr	r3, [r0, #24]
 800c954:	68c4      	ldr	r4, [r0, #12]
 800c956:	6941      	ldr	r1, [r0, #20]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	68e0      	ldr	r0, [r4, #12]
 800c95c:	4a07      	ldr	r2, [pc, #28]	@ (800c97c <get_tensor_byte_size+0x2c>)
 800c95e:	68c9      	ldr	r1, [r1, #12]
 800c960:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c964:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800c968:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c96c:	fb01 f000 	mul.w	r0, r1, r0
 800c970:	4293      	cmp	r3, r2
 800c972:	bf04      	itt	eq
 800c974:	3007      	addeq	r0, #7
 800c976:	08c0      	lsreq	r0, r0, #3
 800c978:	4770      	bx	lr
 800c97a:	bf00      	nop
 800c97c:	000400c0 	.word	0x000400c0

0800c980 <malloc>:
 800c980:	4b02      	ldr	r3, [pc, #8]	@ (800c98c <malloc+0xc>)
 800c982:	4601      	mov	r1, r0
 800c984:	6818      	ldr	r0, [r3, #0]
 800c986:	f000 b825 	b.w	800c9d4 <_malloc_r>
 800c98a:	bf00      	nop
 800c98c:	20000a80 	.word	0x20000a80

0800c990 <sbrk_aligned>:
 800c990:	b570      	push	{r4, r5, r6, lr}
 800c992:	4e0f      	ldr	r6, [pc, #60]	@ (800c9d0 <sbrk_aligned+0x40>)
 800c994:	460c      	mov	r4, r1
 800c996:	6831      	ldr	r1, [r6, #0]
 800c998:	4605      	mov	r5, r0
 800c99a:	b911      	cbnz	r1, 800c9a2 <sbrk_aligned+0x12>
 800c99c:	f000 ff84 	bl	800d8a8 <_sbrk_r>
 800c9a0:	6030      	str	r0, [r6, #0]
 800c9a2:	4621      	mov	r1, r4
 800c9a4:	4628      	mov	r0, r5
 800c9a6:	f000 ff7f 	bl	800d8a8 <_sbrk_r>
 800c9aa:	1c43      	adds	r3, r0, #1
 800c9ac:	d103      	bne.n	800c9b6 <sbrk_aligned+0x26>
 800c9ae:	f04f 34ff 	mov.w	r4, #4294967295
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	bd70      	pop	{r4, r5, r6, pc}
 800c9b6:	1cc4      	adds	r4, r0, #3
 800c9b8:	f024 0403 	bic.w	r4, r4, #3
 800c9bc:	42a0      	cmp	r0, r4
 800c9be:	d0f8      	beq.n	800c9b2 <sbrk_aligned+0x22>
 800c9c0:	1a21      	subs	r1, r4, r0
 800c9c2:	4628      	mov	r0, r5
 800c9c4:	f000 ff70 	bl	800d8a8 <_sbrk_r>
 800c9c8:	3001      	adds	r0, #1
 800c9ca:	d1f2      	bne.n	800c9b2 <sbrk_aligned+0x22>
 800c9cc:	e7ef      	b.n	800c9ae <sbrk_aligned+0x1e>
 800c9ce:	bf00      	nop
 800c9d0:	2000df4c 	.word	0x2000df4c

0800c9d4 <_malloc_r>:
 800c9d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9d8:	1ccd      	adds	r5, r1, #3
 800c9da:	f025 0503 	bic.w	r5, r5, #3
 800c9de:	3508      	adds	r5, #8
 800c9e0:	2d0c      	cmp	r5, #12
 800c9e2:	bf38      	it	cc
 800c9e4:	250c      	movcc	r5, #12
 800c9e6:	2d00      	cmp	r5, #0
 800c9e8:	4606      	mov	r6, r0
 800c9ea:	db01      	blt.n	800c9f0 <_malloc_r+0x1c>
 800c9ec:	42a9      	cmp	r1, r5
 800c9ee:	d904      	bls.n	800c9fa <_malloc_r+0x26>
 800c9f0:	230c      	movs	r3, #12
 800c9f2:	6033      	str	r3, [r6, #0]
 800c9f4:	2000      	movs	r0, #0
 800c9f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cad0 <_malloc_r+0xfc>
 800c9fe:	f000 f869 	bl	800cad4 <__malloc_lock>
 800ca02:	f8d8 3000 	ldr.w	r3, [r8]
 800ca06:	461c      	mov	r4, r3
 800ca08:	bb44      	cbnz	r4, 800ca5c <_malloc_r+0x88>
 800ca0a:	4629      	mov	r1, r5
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	f7ff ffbf 	bl	800c990 <sbrk_aligned>
 800ca12:	1c43      	adds	r3, r0, #1
 800ca14:	4604      	mov	r4, r0
 800ca16:	d158      	bne.n	800caca <_malloc_r+0xf6>
 800ca18:	f8d8 4000 	ldr.w	r4, [r8]
 800ca1c:	4627      	mov	r7, r4
 800ca1e:	2f00      	cmp	r7, #0
 800ca20:	d143      	bne.n	800caaa <_malloc_r+0xd6>
 800ca22:	2c00      	cmp	r4, #0
 800ca24:	d04b      	beq.n	800cabe <_malloc_r+0xea>
 800ca26:	6823      	ldr	r3, [r4, #0]
 800ca28:	4639      	mov	r1, r7
 800ca2a:	4630      	mov	r0, r6
 800ca2c:	eb04 0903 	add.w	r9, r4, r3
 800ca30:	f000 ff3a 	bl	800d8a8 <_sbrk_r>
 800ca34:	4581      	cmp	r9, r0
 800ca36:	d142      	bne.n	800cabe <_malloc_r+0xea>
 800ca38:	6821      	ldr	r1, [r4, #0]
 800ca3a:	1a6d      	subs	r5, r5, r1
 800ca3c:	4629      	mov	r1, r5
 800ca3e:	4630      	mov	r0, r6
 800ca40:	f7ff ffa6 	bl	800c990 <sbrk_aligned>
 800ca44:	3001      	adds	r0, #1
 800ca46:	d03a      	beq.n	800cabe <_malloc_r+0xea>
 800ca48:	6823      	ldr	r3, [r4, #0]
 800ca4a:	442b      	add	r3, r5
 800ca4c:	6023      	str	r3, [r4, #0]
 800ca4e:	f8d8 3000 	ldr.w	r3, [r8]
 800ca52:	685a      	ldr	r2, [r3, #4]
 800ca54:	bb62      	cbnz	r2, 800cab0 <_malloc_r+0xdc>
 800ca56:	f8c8 7000 	str.w	r7, [r8]
 800ca5a:	e00f      	b.n	800ca7c <_malloc_r+0xa8>
 800ca5c:	6822      	ldr	r2, [r4, #0]
 800ca5e:	1b52      	subs	r2, r2, r5
 800ca60:	d420      	bmi.n	800caa4 <_malloc_r+0xd0>
 800ca62:	2a0b      	cmp	r2, #11
 800ca64:	d917      	bls.n	800ca96 <_malloc_r+0xc2>
 800ca66:	1961      	adds	r1, r4, r5
 800ca68:	42a3      	cmp	r3, r4
 800ca6a:	6025      	str	r5, [r4, #0]
 800ca6c:	bf18      	it	ne
 800ca6e:	6059      	strne	r1, [r3, #4]
 800ca70:	6863      	ldr	r3, [r4, #4]
 800ca72:	bf08      	it	eq
 800ca74:	f8c8 1000 	streq.w	r1, [r8]
 800ca78:	5162      	str	r2, [r4, r5]
 800ca7a:	604b      	str	r3, [r1, #4]
 800ca7c:	4630      	mov	r0, r6
 800ca7e:	f000 f82f 	bl	800cae0 <__malloc_unlock>
 800ca82:	f104 000b 	add.w	r0, r4, #11
 800ca86:	1d23      	adds	r3, r4, #4
 800ca88:	f020 0007 	bic.w	r0, r0, #7
 800ca8c:	1ac2      	subs	r2, r0, r3
 800ca8e:	bf1c      	itt	ne
 800ca90:	1a1b      	subne	r3, r3, r0
 800ca92:	50a3      	strne	r3, [r4, r2]
 800ca94:	e7af      	b.n	800c9f6 <_malloc_r+0x22>
 800ca96:	6862      	ldr	r2, [r4, #4]
 800ca98:	42a3      	cmp	r3, r4
 800ca9a:	bf0c      	ite	eq
 800ca9c:	f8c8 2000 	streq.w	r2, [r8]
 800caa0:	605a      	strne	r2, [r3, #4]
 800caa2:	e7eb      	b.n	800ca7c <_malloc_r+0xa8>
 800caa4:	4623      	mov	r3, r4
 800caa6:	6864      	ldr	r4, [r4, #4]
 800caa8:	e7ae      	b.n	800ca08 <_malloc_r+0x34>
 800caaa:	463c      	mov	r4, r7
 800caac:	687f      	ldr	r7, [r7, #4]
 800caae:	e7b6      	b.n	800ca1e <_malloc_r+0x4a>
 800cab0:	461a      	mov	r2, r3
 800cab2:	685b      	ldr	r3, [r3, #4]
 800cab4:	42a3      	cmp	r3, r4
 800cab6:	d1fb      	bne.n	800cab0 <_malloc_r+0xdc>
 800cab8:	2300      	movs	r3, #0
 800caba:	6053      	str	r3, [r2, #4]
 800cabc:	e7de      	b.n	800ca7c <_malloc_r+0xa8>
 800cabe:	230c      	movs	r3, #12
 800cac0:	6033      	str	r3, [r6, #0]
 800cac2:	4630      	mov	r0, r6
 800cac4:	f000 f80c 	bl	800cae0 <__malloc_unlock>
 800cac8:	e794      	b.n	800c9f4 <_malloc_r+0x20>
 800caca:	6005      	str	r5, [r0, #0]
 800cacc:	e7d6      	b.n	800ca7c <_malloc_r+0xa8>
 800cace:	bf00      	nop
 800cad0:	2000df50 	.word	0x2000df50

0800cad4 <__malloc_lock>:
 800cad4:	4801      	ldr	r0, [pc, #4]	@ (800cadc <__malloc_lock+0x8>)
 800cad6:	f000 bf34 	b.w	800d942 <__retarget_lock_acquire_recursive>
 800cada:	bf00      	nop
 800cadc:	2000e094 	.word	0x2000e094

0800cae0 <__malloc_unlock>:
 800cae0:	4801      	ldr	r0, [pc, #4]	@ (800cae8 <__malloc_unlock+0x8>)
 800cae2:	f000 bf2f 	b.w	800d944 <__retarget_lock_release_recursive>
 800cae6:	bf00      	nop
 800cae8:	2000e094 	.word	0x2000e094

0800caec <_realloc_r>:
 800caec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caf0:	4607      	mov	r7, r0
 800caf2:	4614      	mov	r4, r2
 800caf4:	460d      	mov	r5, r1
 800caf6:	b921      	cbnz	r1, 800cb02 <_realloc_r+0x16>
 800caf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cafc:	4611      	mov	r1, r2
 800cafe:	f7ff bf69 	b.w	800c9d4 <_malloc_r>
 800cb02:	b92a      	cbnz	r2, 800cb10 <_realloc_r+0x24>
 800cb04:	f001 fd88 	bl	800e618 <_free_r>
 800cb08:	4625      	mov	r5, r4
 800cb0a:	4628      	mov	r0, r5
 800cb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb10:	f002 f946 	bl	800eda0 <_malloc_usable_size_r>
 800cb14:	4284      	cmp	r4, r0
 800cb16:	4606      	mov	r6, r0
 800cb18:	d802      	bhi.n	800cb20 <_realloc_r+0x34>
 800cb1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb1e:	d8f4      	bhi.n	800cb0a <_realloc_r+0x1e>
 800cb20:	4621      	mov	r1, r4
 800cb22:	4638      	mov	r0, r7
 800cb24:	f7ff ff56 	bl	800c9d4 <_malloc_r>
 800cb28:	4680      	mov	r8, r0
 800cb2a:	b908      	cbnz	r0, 800cb30 <_realloc_r+0x44>
 800cb2c:	4645      	mov	r5, r8
 800cb2e:	e7ec      	b.n	800cb0a <_realloc_r+0x1e>
 800cb30:	42b4      	cmp	r4, r6
 800cb32:	4622      	mov	r2, r4
 800cb34:	4629      	mov	r1, r5
 800cb36:	bf28      	it	cs
 800cb38:	4632      	movcs	r2, r6
 800cb3a:	f000 ff04 	bl	800d946 <memcpy>
 800cb3e:	4629      	mov	r1, r5
 800cb40:	4638      	mov	r0, r7
 800cb42:	f001 fd69 	bl	800e618 <_free_r>
 800cb46:	e7f1      	b.n	800cb2c <_realloc_r+0x40>

0800cb48 <__cvt>:
 800cb48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cb4c:	ec57 6b10 	vmov	r6, r7, d0
 800cb50:	2f00      	cmp	r7, #0
 800cb52:	460c      	mov	r4, r1
 800cb54:	4619      	mov	r1, r3
 800cb56:	463b      	mov	r3, r7
 800cb58:	bfbb      	ittet	lt
 800cb5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cb5e:	461f      	movlt	r7, r3
 800cb60:	2300      	movge	r3, #0
 800cb62:	232d      	movlt	r3, #45	@ 0x2d
 800cb64:	700b      	strb	r3, [r1, #0]
 800cb66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cb6c:	4691      	mov	r9, r2
 800cb6e:	f023 0820 	bic.w	r8, r3, #32
 800cb72:	bfbc      	itt	lt
 800cb74:	4632      	movlt	r2, r6
 800cb76:	4616      	movlt	r6, r2
 800cb78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cb7c:	d005      	beq.n	800cb8a <__cvt+0x42>
 800cb7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cb82:	d100      	bne.n	800cb86 <__cvt+0x3e>
 800cb84:	3401      	adds	r4, #1
 800cb86:	2102      	movs	r1, #2
 800cb88:	e000      	b.n	800cb8c <__cvt+0x44>
 800cb8a:	2103      	movs	r1, #3
 800cb8c:	ab03      	add	r3, sp, #12
 800cb8e:	9301      	str	r3, [sp, #4]
 800cb90:	ab02      	add	r3, sp, #8
 800cb92:	9300      	str	r3, [sp, #0]
 800cb94:	ec47 6b10 	vmov	d0, r6, r7
 800cb98:	4653      	mov	r3, sl
 800cb9a:	4622      	mov	r2, r4
 800cb9c:	f000 ff6c 	bl	800da78 <_dtoa_r>
 800cba0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cba4:	4605      	mov	r5, r0
 800cba6:	d119      	bne.n	800cbdc <__cvt+0x94>
 800cba8:	f019 0f01 	tst.w	r9, #1
 800cbac:	d00e      	beq.n	800cbcc <__cvt+0x84>
 800cbae:	eb00 0904 	add.w	r9, r0, r4
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	4630      	mov	r0, r6
 800cbb8:	4639      	mov	r1, r7
 800cbba:	f7f3 ff95 	bl	8000ae8 <__aeabi_dcmpeq>
 800cbbe:	b108      	cbz	r0, 800cbc4 <__cvt+0x7c>
 800cbc0:	f8cd 900c 	str.w	r9, [sp, #12]
 800cbc4:	2230      	movs	r2, #48	@ 0x30
 800cbc6:	9b03      	ldr	r3, [sp, #12]
 800cbc8:	454b      	cmp	r3, r9
 800cbca:	d31e      	bcc.n	800cc0a <__cvt+0xc2>
 800cbcc:	9b03      	ldr	r3, [sp, #12]
 800cbce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cbd0:	1b5b      	subs	r3, r3, r5
 800cbd2:	4628      	mov	r0, r5
 800cbd4:	6013      	str	r3, [r2, #0]
 800cbd6:	b004      	add	sp, #16
 800cbd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbdc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cbe0:	eb00 0904 	add.w	r9, r0, r4
 800cbe4:	d1e5      	bne.n	800cbb2 <__cvt+0x6a>
 800cbe6:	7803      	ldrb	r3, [r0, #0]
 800cbe8:	2b30      	cmp	r3, #48	@ 0x30
 800cbea:	d10a      	bne.n	800cc02 <__cvt+0xba>
 800cbec:	2200      	movs	r2, #0
 800cbee:	2300      	movs	r3, #0
 800cbf0:	4630      	mov	r0, r6
 800cbf2:	4639      	mov	r1, r7
 800cbf4:	f7f3 ff78 	bl	8000ae8 <__aeabi_dcmpeq>
 800cbf8:	b918      	cbnz	r0, 800cc02 <__cvt+0xba>
 800cbfa:	f1c4 0401 	rsb	r4, r4, #1
 800cbfe:	f8ca 4000 	str.w	r4, [sl]
 800cc02:	f8da 3000 	ldr.w	r3, [sl]
 800cc06:	4499      	add	r9, r3
 800cc08:	e7d3      	b.n	800cbb2 <__cvt+0x6a>
 800cc0a:	1c59      	adds	r1, r3, #1
 800cc0c:	9103      	str	r1, [sp, #12]
 800cc0e:	701a      	strb	r2, [r3, #0]
 800cc10:	e7d9      	b.n	800cbc6 <__cvt+0x7e>

0800cc12 <__exponent>:
 800cc12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc14:	2900      	cmp	r1, #0
 800cc16:	bfba      	itte	lt
 800cc18:	4249      	neglt	r1, r1
 800cc1a:	232d      	movlt	r3, #45	@ 0x2d
 800cc1c:	232b      	movge	r3, #43	@ 0x2b
 800cc1e:	2909      	cmp	r1, #9
 800cc20:	7002      	strb	r2, [r0, #0]
 800cc22:	7043      	strb	r3, [r0, #1]
 800cc24:	dd29      	ble.n	800cc7a <__exponent+0x68>
 800cc26:	f10d 0307 	add.w	r3, sp, #7
 800cc2a:	461d      	mov	r5, r3
 800cc2c:	270a      	movs	r7, #10
 800cc2e:	461a      	mov	r2, r3
 800cc30:	fbb1 f6f7 	udiv	r6, r1, r7
 800cc34:	fb07 1416 	mls	r4, r7, r6, r1
 800cc38:	3430      	adds	r4, #48	@ 0x30
 800cc3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cc3e:	460c      	mov	r4, r1
 800cc40:	2c63      	cmp	r4, #99	@ 0x63
 800cc42:	f103 33ff 	add.w	r3, r3, #4294967295
 800cc46:	4631      	mov	r1, r6
 800cc48:	dcf1      	bgt.n	800cc2e <__exponent+0x1c>
 800cc4a:	3130      	adds	r1, #48	@ 0x30
 800cc4c:	1e94      	subs	r4, r2, #2
 800cc4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cc52:	1c41      	adds	r1, r0, #1
 800cc54:	4623      	mov	r3, r4
 800cc56:	42ab      	cmp	r3, r5
 800cc58:	d30a      	bcc.n	800cc70 <__exponent+0x5e>
 800cc5a:	f10d 0309 	add.w	r3, sp, #9
 800cc5e:	1a9b      	subs	r3, r3, r2
 800cc60:	42ac      	cmp	r4, r5
 800cc62:	bf88      	it	hi
 800cc64:	2300      	movhi	r3, #0
 800cc66:	3302      	adds	r3, #2
 800cc68:	4403      	add	r3, r0
 800cc6a:	1a18      	subs	r0, r3, r0
 800cc6c:	b003      	add	sp, #12
 800cc6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc70:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cc74:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cc78:	e7ed      	b.n	800cc56 <__exponent+0x44>
 800cc7a:	2330      	movs	r3, #48	@ 0x30
 800cc7c:	3130      	adds	r1, #48	@ 0x30
 800cc7e:	7083      	strb	r3, [r0, #2]
 800cc80:	70c1      	strb	r1, [r0, #3]
 800cc82:	1d03      	adds	r3, r0, #4
 800cc84:	e7f1      	b.n	800cc6a <__exponent+0x58>
	...

0800cc88 <_printf_float>:
 800cc88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc8c:	b08d      	sub	sp, #52	@ 0x34
 800cc8e:	460c      	mov	r4, r1
 800cc90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cc94:	4616      	mov	r6, r2
 800cc96:	461f      	mov	r7, r3
 800cc98:	4605      	mov	r5, r0
 800cc9a:	f000 fdcd 	bl	800d838 <_localeconv_r>
 800cc9e:	6803      	ldr	r3, [r0, #0]
 800cca0:	9304      	str	r3, [sp, #16]
 800cca2:	4618      	mov	r0, r3
 800cca4:	f7f3 faf4 	bl	8000290 <strlen>
 800cca8:	2300      	movs	r3, #0
 800ccaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800ccac:	f8d8 3000 	ldr.w	r3, [r8]
 800ccb0:	9005      	str	r0, [sp, #20]
 800ccb2:	3307      	adds	r3, #7
 800ccb4:	f023 0307 	bic.w	r3, r3, #7
 800ccb8:	f103 0208 	add.w	r2, r3, #8
 800ccbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ccc0:	f8d4 b000 	ldr.w	fp, [r4]
 800ccc4:	f8c8 2000 	str.w	r2, [r8]
 800ccc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cccc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ccd0:	9307      	str	r3, [sp, #28]
 800ccd2:	f8cd 8018 	str.w	r8, [sp, #24]
 800ccd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ccda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ccde:	4b9c      	ldr	r3, [pc, #624]	@ (800cf50 <_printf_float+0x2c8>)
 800cce0:	f04f 32ff 	mov.w	r2, #4294967295
 800cce4:	f7f3 ff32 	bl	8000b4c <__aeabi_dcmpun>
 800cce8:	bb70      	cbnz	r0, 800cd48 <_printf_float+0xc0>
 800ccea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ccee:	4b98      	ldr	r3, [pc, #608]	@ (800cf50 <_printf_float+0x2c8>)
 800ccf0:	f04f 32ff 	mov.w	r2, #4294967295
 800ccf4:	f7f3 ff0c 	bl	8000b10 <__aeabi_dcmple>
 800ccf8:	bb30      	cbnz	r0, 800cd48 <_printf_float+0xc0>
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	4640      	mov	r0, r8
 800cd00:	4649      	mov	r1, r9
 800cd02:	f7f3 fefb 	bl	8000afc <__aeabi_dcmplt>
 800cd06:	b110      	cbz	r0, 800cd0e <_printf_float+0x86>
 800cd08:	232d      	movs	r3, #45	@ 0x2d
 800cd0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd0e:	4a91      	ldr	r2, [pc, #580]	@ (800cf54 <_printf_float+0x2cc>)
 800cd10:	4b91      	ldr	r3, [pc, #580]	@ (800cf58 <_printf_float+0x2d0>)
 800cd12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cd16:	bf8c      	ite	hi
 800cd18:	4690      	movhi	r8, r2
 800cd1a:	4698      	movls	r8, r3
 800cd1c:	2303      	movs	r3, #3
 800cd1e:	6123      	str	r3, [r4, #16]
 800cd20:	f02b 0304 	bic.w	r3, fp, #4
 800cd24:	6023      	str	r3, [r4, #0]
 800cd26:	f04f 0900 	mov.w	r9, #0
 800cd2a:	9700      	str	r7, [sp, #0]
 800cd2c:	4633      	mov	r3, r6
 800cd2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cd30:	4621      	mov	r1, r4
 800cd32:	4628      	mov	r0, r5
 800cd34:	f000 f9d2 	bl	800d0dc <_printf_common>
 800cd38:	3001      	adds	r0, #1
 800cd3a:	f040 808d 	bne.w	800ce58 <_printf_float+0x1d0>
 800cd3e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd42:	b00d      	add	sp, #52	@ 0x34
 800cd44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd48:	4642      	mov	r2, r8
 800cd4a:	464b      	mov	r3, r9
 800cd4c:	4640      	mov	r0, r8
 800cd4e:	4649      	mov	r1, r9
 800cd50:	f7f3 fefc 	bl	8000b4c <__aeabi_dcmpun>
 800cd54:	b140      	cbz	r0, 800cd68 <_printf_float+0xe0>
 800cd56:	464b      	mov	r3, r9
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	bfbc      	itt	lt
 800cd5c:	232d      	movlt	r3, #45	@ 0x2d
 800cd5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cd62:	4a7e      	ldr	r2, [pc, #504]	@ (800cf5c <_printf_float+0x2d4>)
 800cd64:	4b7e      	ldr	r3, [pc, #504]	@ (800cf60 <_printf_float+0x2d8>)
 800cd66:	e7d4      	b.n	800cd12 <_printf_float+0x8a>
 800cd68:	6863      	ldr	r3, [r4, #4]
 800cd6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cd6e:	9206      	str	r2, [sp, #24]
 800cd70:	1c5a      	adds	r2, r3, #1
 800cd72:	d13b      	bne.n	800cdec <_printf_float+0x164>
 800cd74:	2306      	movs	r3, #6
 800cd76:	6063      	str	r3, [r4, #4]
 800cd78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	6022      	str	r2, [r4, #0]
 800cd80:	9303      	str	r3, [sp, #12]
 800cd82:	ab0a      	add	r3, sp, #40	@ 0x28
 800cd84:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cd88:	ab09      	add	r3, sp, #36	@ 0x24
 800cd8a:	9300      	str	r3, [sp, #0]
 800cd8c:	6861      	ldr	r1, [r4, #4]
 800cd8e:	ec49 8b10 	vmov	d0, r8, r9
 800cd92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cd96:	4628      	mov	r0, r5
 800cd98:	f7ff fed6 	bl	800cb48 <__cvt>
 800cd9c:	9b06      	ldr	r3, [sp, #24]
 800cd9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cda0:	2b47      	cmp	r3, #71	@ 0x47
 800cda2:	4680      	mov	r8, r0
 800cda4:	d129      	bne.n	800cdfa <_printf_float+0x172>
 800cda6:	1cc8      	adds	r0, r1, #3
 800cda8:	db02      	blt.n	800cdb0 <_printf_float+0x128>
 800cdaa:	6863      	ldr	r3, [r4, #4]
 800cdac:	4299      	cmp	r1, r3
 800cdae:	dd41      	ble.n	800ce34 <_printf_float+0x1ac>
 800cdb0:	f1aa 0a02 	sub.w	sl, sl, #2
 800cdb4:	fa5f fa8a 	uxtb.w	sl, sl
 800cdb8:	3901      	subs	r1, #1
 800cdba:	4652      	mov	r2, sl
 800cdbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cdc0:	9109      	str	r1, [sp, #36]	@ 0x24
 800cdc2:	f7ff ff26 	bl	800cc12 <__exponent>
 800cdc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cdc8:	1813      	adds	r3, r2, r0
 800cdca:	2a01      	cmp	r2, #1
 800cdcc:	4681      	mov	r9, r0
 800cdce:	6123      	str	r3, [r4, #16]
 800cdd0:	dc02      	bgt.n	800cdd8 <_printf_float+0x150>
 800cdd2:	6822      	ldr	r2, [r4, #0]
 800cdd4:	07d2      	lsls	r2, r2, #31
 800cdd6:	d501      	bpl.n	800cddc <_printf_float+0x154>
 800cdd8:	3301      	adds	r3, #1
 800cdda:	6123      	str	r3, [r4, #16]
 800cddc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d0a2      	beq.n	800cd2a <_printf_float+0xa2>
 800cde4:	232d      	movs	r3, #45	@ 0x2d
 800cde6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cdea:	e79e      	b.n	800cd2a <_printf_float+0xa2>
 800cdec:	9a06      	ldr	r2, [sp, #24]
 800cdee:	2a47      	cmp	r2, #71	@ 0x47
 800cdf0:	d1c2      	bne.n	800cd78 <_printf_float+0xf0>
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d1c0      	bne.n	800cd78 <_printf_float+0xf0>
 800cdf6:	2301      	movs	r3, #1
 800cdf8:	e7bd      	b.n	800cd76 <_printf_float+0xee>
 800cdfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cdfe:	d9db      	bls.n	800cdb8 <_printf_float+0x130>
 800ce00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ce04:	d118      	bne.n	800ce38 <_printf_float+0x1b0>
 800ce06:	2900      	cmp	r1, #0
 800ce08:	6863      	ldr	r3, [r4, #4]
 800ce0a:	dd0b      	ble.n	800ce24 <_printf_float+0x19c>
 800ce0c:	6121      	str	r1, [r4, #16]
 800ce0e:	b913      	cbnz	r3, 800ce16 <_printf_float+0x18e>
 800ce10:	6822      	ldr	r2, [r4, #0]
 800ce12:	07d0      	lsls	r0, r2, #31
 800ce14:	d502      	bpl.n	800ce1c <_printf_float+0x194>
 800ce16:	3301      	adds	r3, #1
 800ce18:	440b      	add	r3, r1
 800ce1a:	6123      	str	r3, [r4, #16]
 800ce1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ce1e:	f04f 0900 	mov.w	r9, #0
 800ce22:	e7db      	b.n	800cddc <_printf_float+0x154>
 800ce24:	b913      	cbnz	r3, 800ce2c <_printf_float+0x1a4>
 800ce26:	6822      	ldr	r2, [r4, #0]
 800ce28:	07d2      	lsls	r2, r2, #31
 800ce2a:	d501      	bpl.n	800ce30 <_printf_float+0x1a8>
 800ce2c:	3302      	adds	r3, #2
 800ce2e:	e7f4      	b.n	800ce1a <_printf_float+0x192>
 800ce30:	2301      	movs	r3, #1
 800ce32:	e7f2      	b.n	800ce1a <_printf_float+0x192>
 800ce34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ce38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce3a:	4299      	cmp	r1, r3
 800ce3c:	db05      	blt.n	800ce4a <_printf_float+0x1c2>
 800ce3e:	6823      	ldr	r3, [r4, #0]
 800ce40:	6121      	str	r1, [r4, #16]
 800ce42:	07d8      	lsls	r0, r3, #31
 800ce44:	d5ea      	bpl.n	800ce1c <_printf_float+0x194>
 800ce46:	1c4b      	adds	r3, r1, #1
 800ce48:	e7e7      	b.n	800ce1a <_printf_float+0x192>
 800ce4a:	2900      	cmp	r1, #0
 800ce4c:	bfd4      	ite	le
 800ce4e:	f1c1 0202 	rsble	r2, r1, #2
 800ce52:	2201      	movgt	r2, #1
 800ce54:	4413      	add	r3, r2
 800ce56:	e7e0      	b.n	800ce1a <_printf_float+0x192>
 800ce58:	6823      	ldr	r3, [r4, #0]
 800ce5a:	055a      	lsls	r2, r3, #21
 800ce5c:	d407      	bmi.n	800ce6e <_printf_float+0x1e6>
 800ce5e:	6923      	ldr	r3, [r4, #16]
 800ce60:	4642      	mov	r2, r8
 800ce62:	4631      	mov	r1, r6
 800ce64:	4628      	mov	r0, r5
 800ce66:	47b8      	blx	r7
 800ce68:	3001      	adds	r0, #1
 800ce6a:	d12b      	bne.n	800cec4 <_printf_float+0x23c>
 800ce6c:	e767      	b.n	800cd3e <_printf_float+0xb6>
 800ce6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ce72:	f240 80dd 	bls.w	800d030 <_printf_float+0x3a8>
 800ce76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	f7f3 fe33 	bl	8000ae8 <__aeabi_dcmpeq>
 800ce82:	2800      	cmp	r0, #0
 800ce84:	d033      	beq.n	800ceee <_printf_float+0x266>
 800ce86:	4a37      	ldr	r2, [pc, #220]	@ (800cf64 <_printf_float+0x2dc>)
 800ce88:	2301      	movs	r3, #1
 800ce8a:	4631      	mov	r1, r6
 800ce8c:	4628      	mov	r0, r5
 800ce8e:	47b8      	blx	r7
 800ce90:	3001      	adds	r0, #1
 800ce92:	f43f af54 	beq.w	800cd3e <_printf_float+0xb6>
 800ce96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ce9a:	4543      	cmp	r3, r8
 800ce9c:	db02      	blt.n	800cea4 <_printf_float+0x21c>
 800ce9e:	6823      	ldr	r3, [r4, #0]
 800cea0:	07d8      	lsls	r0, r3, #31
 800cea2:	d50f      	bpl.n	800cec4 <_printf_float+0x23c>
 800cea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cea8:	4631      	mov	r1, r6
 800ceaa:	4628      	mov	r0, r5
 800ceac:	47b8      	blx	r7
 800ceae:	3001      	adds	r0, #1
 800ceb0:	f43f af45 	beq.w	800cd3e <_printf_float+0xb6>
 800ceb4:	f04f 0900 	mov.w	r9, #0
 800ceb8:	f108 38ff 	add.w	r8, r8, #4294967295
 800cebc:	f104 0a1a 	add.w	sl, r4, #26
 800cec0:	45c8      	cmp	r8, r9
 800cec2:	dc09      	bgt.n	800ced8 <_printf_float+0x250>
 800cec4:	6823      	ldr	r3, [r4, #0]
 800cec6:	079b      	lsls	r3, r3, #30
 800cec8:	f100 8103 	bmi.w	800d0d2 <_printf_float+0x44a>
 800cecc:	68e0      	ldr	r0, [r4, #12]
 800cece:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ced0:	4298      	cmp	r0, r3
 800ced2:	bfb8      	it	lt
 800ced4:	4618      	movlt	r0, r3
 800ced6:	e734      	b.n	800cd42 <_printf_float+0xba>
 800ced8:	2301      	movs	r3, #1
 800ceda:	4652      	mov	r2, sl
 800cedc:	4631      	mov	r1, r6
 800cede:	4628      	mov	r0, r5
 800cee0:	47b8      	blx	r7
 800cee2:	3001      	adds	r0, #1
 800cee4:	f43f af2b 	beq.w	800cd3e <_printf_float+0xb6>
 800cee8:	f109 0901 	add.w	r9, r9, #1
 800ceec:	e7e8      	b.n	800cec0 <_printf_float+0x238>
 800ceee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	dc39      	bgt.n	800cf68 <_printf_float+0x2e0>
 800cef4:	4a1b      	ldr	r2, [pc, #108]	@ (800cf64 <_printf_float+0x2dc>)
 800cef6:	2301      	movs	r3, #1
 800cef8:	4631      	mov	r1, r6
 800cefa:	4628      	mov	r0, r5
 800cefc:	47b8      	blx	r7
 800cefe:	3001      	adds	r0, #1
 800cf00:	f43f af1d 	beq.w	800cd3e <_printf_float+0xb6>
 800cf04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cf08:	ea59 0303 	orrs.w	r3, r9, r3
 800cf0c:	d102      	bne.n	800cf14 <_printf_float+0x28c>
 800cf0e:	6823      	ldr	r3, [r4, #0]
 800cf10:	07d9      	lsls	r1, r3, #31
 800cf12:	d5d7      	bpl.n	800cec4 <_printf_float+0x23c>
 800cf14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf18:	4631      	mov	r1, r6
 800cf1a:	4628      	mov	r0, r5
 800cf1c:	47b8      	blx	r7
 800cf1e:	3001      	adds	r0, #1
 800cf20:	f43f af0d 	beq.w	800cd3e <_printf_float+0xb6>
 800cf24:	f04f 0a00 	mov.w	sl, #0
 800cf28:	f104 0b1a 	add.w	fp, r4, #26
 800cf2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf2e:	425b      	negs	r3, r3
 800cf30:	4553      	cmp	r3, sl
 800cf32:	dc01      	bgt.n	800cf38 <_printf_float+0x2b0>
 800cf34:	464b      	mov	r3, r9
 800cf36:	e793      	b.n	800ce60 <_printf_float+0x1d8>
 800cf38:	2301      	movs	r3, #1
 800cf3a:	465a      	mov	r2, fp
 800cf3c:	4631      	mov	r1, r6
 800cf3e:	4628      	mov	r0, r5
 800cf40:	47b8      	blx	r7
 800cf42:	3001      	adds	r0, #1
 800cf44:	f43f aefb 	beq.w	800cd3e <_printf_float+0xb6>
 800cf48:	f10a 0a01 	add.w	sl, sl, #1
 800cf4c:	e7ee      	b.n	800cf2c <_printf_float+0x2a4>
 800cf4e:	bf00      	nop
 800cf50:	7fefffff 	.word	0x7fefffff
 800cf54:	08021238 	.word	0x08021238
 800cf58:	08021234 	.word	0x08021234
 800cf5c:	08021240 	.word	0x08021240
 800cf60:	0802123c 	.word	0x0802123c
 800cf64:	08021244 	.word	0x08021244
 800cf68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cf6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cf6e:	4553      	cmp	r3, sl
 800cf70:	bfa8      	it	ge
 800cf72:	4653      	movge	r3, sl
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	4699      	mov	r9, r3
 800cf78:	dc36      	bgt.n	800cfe8 <_printf_float+0x360>
 800cf7a:	f04f 0b00 	mov.w	fp, #0
 800cf7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cf82:	f104 021a 	add.w	r2, r4, #26
 800cf86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cf88:	9306      	str	r3, [sp, #24]
 800cf8a:	eba3 0309 	sub.w	r3, r3, r9
 800cf8e:	455b      	cmp	r3, fp
 800cf90:	dc31      	bgt.n	800cff6 <_printf_float+0x36e>
 800cf92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf94:	459a      	cmp	sl, r3
 800cf96:	dc3a      	bgt.n	800d00e <_printf_float+0x386>
 800cf98:	6823      	ldr	r3, [r4, #0]
 800cf9a:	07da      	lsls	r2, r3, #31
 800cf9c:	d437      	bmi.n	800d00e <_printf_float+0x386>
 800cf9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfa0:	ebaa 0903 	sub.w	r9, sl, r3
 800cfa4:	9b06      	ldr	r3, [sp, #24]
 800cfa6:	ebaa 0303 	sub.w	r3, sl, r3
 800cfaa:	4599      	cmp	r9, r3
 800cfac:	bfa8      	it	ge
 800cfae:	4699      	movge	r9, r3
 800cfb0:	f1b9 0f00 	cmp.w	r9, #0
 800cfb4:	dc33      	bgt.n	800d01e <_printf_float+0x396>
 800cfb6:	f04f 0800 	mov.w	r8, #0
 800cfba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cfbe:	f104 0b1a 	add.w	fp, r4, #26
 800cfc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfc4:	ebaa 0303 	sub.w	r3, sl, r3
 800cfc8:	eba3 0309 	sub.w	r3, r3, r9
 800cfcc:	4543      	cmp	r3, r8
 800cfce:	f77f af79 	ble.w	800cec4 <_printf_float+0x23c>
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	465a      	mov	r2, fp
 800cfd6:	4631      	mov	r1, r6
 800cfd8:	4628      	mov	r0, r5
 800cfda:	47b8      	blx	r7
 800cfdc:	3001      	adds	r0, #1
 800cfde:	f43f aeae 	beq.w	800cd3e <_printf_float+0xb6>
 800cfe2:	f108 0801 	add.w	r8, r8, #1
 800cfe6:	e7ec      	b.n	800cfc2 <_printf_float+0x33a>
 800cfe8:	4642      	mov	r2, r8
 800cfea:	4631      	mov	r1, r6
 800cfec:	4628      	mov	r0, r5
 800cfee:	47b8      	blx	r7
 800cff0:	3001      	adds	r0, #1
 800cff2:	d1c2      	bne.n	800cf7a <_printf_float+0x2f2>
 800cff4:	e6a3      	b.n	800cd3e <_printf_float+0xb6>
 800cff6:	2301      	movs	r3, #1
 800cff8:	4631      	mov	r1, r6
 800cffa:	4628      	mov	r0, r5
 800cffc:	9206      	str	r2, [sp, #24]
 800cffe:	47b8      	blx	r7
 800d000:	3001      	adds	r0, #1
 800d002:	f43f ae9c 	beq.w	800cd3e <_printf_float+0xb6>
 800d006:	9a06      	ldr	r2, [sp, #24]
 800d008:	f10b 0b01 	add.w	fp, fp, #1
 800d00c:	e7bb      	b.n	800cf86 <_printf_float+0x2fe>
 800d00e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d012:	4631      	mov	r1, r6
 800d014:	4628      	mov	r0, r5
 800d016:	47b8      	blx	r7
 800d018:	3001      	adds	r0, #1
 800d01a:	d1c0      	bne.n	800cf9e <_printf_float+0x316>
 800d01c:	e68f      	b.n	800cd3e <_printf_float+0xb6>
 800d01e:	9a06      	ldr	r2, [sp, #24]
 800d020:	464b      	mov	r3, r9
 800d022:	4442      	add	r2, r8
 800d024:	4631      	mov	r1, r6
 800d026:	4628      	mov	r0, r5
 800d028:	47b8      	blx	r7
 800d02a:	3001      	adds	r0, #1
 800d02c:	d1c3      	bne.n	800cfb6 <_printf_float+0x32e>
 800d02e:	e686      	b.n	800cd3e <_printf_float+0xb6>
 800d030:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d034:	f1ba 0f01 	cmp.w	sl, #1
 800d038:	dc01      	bgt.n	800d03e <_printf_float+0x3b6>
 800d03a:	07db      	lsls	r3, r3, #31
 800d03c:	d536      	bpl.n	800d0ac <_printf_float+0x424>
 800d03e:	2301      	movs	r3, #1
 800d040:	4642      	mov	r2, r8
 800d042:	4631      	mov	r1, r6
 800d044:	4628      	mov	r0, r5
 800d046:	47b8      	blx	r7
 800d048:	3001      	adds	r0, #1
 800d04a:	f43f ae78 	beq.w	800cd3e <_printf_float+0xb6>
 800d04e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d052:	4631      	mov	r1, r6
 800d054:	4628      	mov	r0, r5
 800d056:	47b8      	blx	r7
 800d058:	3001      	adds	r0, #1
 800d05a:	f43f ae70 	beq.w	800cd3e <_printf_float+0xb6>
 800d05e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d062:	2200      	movs	r2, #0
 800d064:	2300      	movs	r3, #0
 800d066:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d06a:	f7f3 fd3d 	bl	8000ae8 <__aeabi_dcmpeq>
 800d06e:	b9c0      	cbnz	r0, 800d0a2 <_printf_float+0x41a>
 800d070:	4653      	mov	r3, sl
 800d072:	f108 0201 	add.w	r2, r8, #1
 800d076:	4631      	mov	r1, r6
 800d078:	4628      	mov	r0, r5
 800d07a:	47b8      	blx	r7
 800d07c:	3001      	adds	r0, #1
 800d07e:	d10c      	bne.n	800d09a <_printf_float+0x412>
 800d080:	e65d      	b.n	800cd3e <_printf_float+0xb6>
 800d082:	2301      	movs	r3, #1
 800d084:	465a      	mov	r2, fp
 800d086:	4631      	mov	r1, r6
 800d088:	4628      	mov	r0, r5
 800d08a:	47b8      	blx	r7
 800d08c:	3001      	adds	r0, #1
 800d08e:	f43f ae56 	beq.w	800cd3e <_printf_float+0xb6>
 800d092:	f108 0801 	add.w	r8, r8, #1
 800d096:	45d0      	cmp	r8, sl
 800d098:	dbf3      	blt.n	800d082 <_printf_float+0x3fa>
 800d09a:	464b      	mov	r3, r9
 800d09c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d0a0:	e6df      	b.n	800ce62 <_printf_float+0x1da>
 800d0a2:	f04f 0800 	mov.w	r8, #0
 800d0a6:	f104 0b1a 	add.w	fp, r4, #26
 800d0aa:	e7f4      	b.n	800d096 <_printf_float+0x40e>
 800d0ac:	2301      	movs	r3, #1
 800d0ae:	4642      	mov	r2, r8
 800d0b0:	e7e1      	b.n	800d076 <_printf_float+0x3ee>
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	464a      	mov	r2, r9
 800d0b6:	4631      	mov	r1, r6
 800d0b8:	4628      	mov	r0, r5
 800d0ba:	47b8      	blx	r7
 800d0bc:	3001      	adds	r0, #1
 800d0be:	f43f ae3e 	beq.w	800cd3e <_printf_float+0xb6>
 800d0c2:	f108 0801 	add.w	r8, r8, #1
 800d0c6:	68e3      	ldr	r3, [r4, #12]
 800d0c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d0ca:	1a5b      	subs	r3, r3, r1
 800d0cc:	4543      	cmp	r3, r8
 800d0ce:	dcf0      	bgt.n	800d0b2 <_printf_float+0x42a>
 800d0d0:	e6fc      	b.n	800cecc <_printf_float+0x244>
 800d0d2:	f04f 0800 	mov.w	r8, #0
 800d0d6:	f104 0919 	add.w	r9, r4, #25
 800d0da:	e7f4      	b.n	800d0c6 <_printf_float+0x43e>

0800d0dc <_printf_common>:
 800d0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0e0:	4616      	mov	r6, r2
 800d0e2:	4698      	mov	r8, r3
 800d0e4:	688a      	ldr	r2, [r1, #8]
 800d0e6:	690b      	ldr	r3, [r1, #16]
 800d0e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d0ec:	4293      	cmp	r3, r2
 800d0ee:	bfb8      	it	lt
 800d0f0:	4613      	movlt	r3, r2
 800d0f2:	6033      	str	r3, [r6, #0]
 800d0f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d0f8:	4607      	mov	r7, r0
 800d0fa:	460c      	mov	r4, r1
 800d0fc:	b10a      	cbz	r2, 800d102 <_printf_common+0x26>
 800d0fe:	3301      	adds	r3, #1
 800d100:	6033      	str	r3, [r6, #0]
 800d102:	6823      	ldr	r3, [r4, #0]
 800d104:	0699      	lsls	r1, r3, #26
 800d106:	bf42      	ittt	mi
 800d108:	6833      	ldrmi	r3, [r6, #0]
 800d10a:	3302      	addmi	r3, #2
 800d10c:	6033      	strmi	r3, [r6, #0]
 800d10e:	6825      	ldr	r5, [r4, #0]
 800d110:	f015 0506 	ands.w	r5, r5, #6
 800d114:	d106      	bne.n	800d124 <_printf_common+0x48>
 800d116:	f104 0a19 	add.w	sl, r4, #25
 800d11a:	68e3      	ldr	r3, [r4, #12]
 800d11c:	6832      	ldr	r2, [r6, #0]
 800d11e:	1a9b      	subs	r3, r3, r2
 800d120:	42ab      	cmp	r3, r5
 800d122:	dc26      	bgt.n	800d172 <_printf_common+0x96>
 800d124:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d128:	6822      	ldr	r2, [r4, #0]
 800d12a:	3b00      	subs	r3, #0
 800d12c:	bf18      	it	ne
 800d12e:	2301      	movne	r3, #1
 800d130:	0692      	lsls	r2, r2, #26
 800d132:	d42b      	bmi.n	800d18c <_printf_common+0xb0>
 800d134:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d138:	4641      	mov	r1, r8
 800d13a:	4638      	mov	r0, r7
 800d13c:	47c8      	blx	r9
 800d13e:	3001      	adds	r0, #1
 800d140:	d01e      	beq.n	800d180 <_printf_common+0xa4>
 800d142:	6823      	ldr	r3, [r4, #0]
 800d144:	6922      	ldr	r2, [r4, #16]
 800d146:	f003 0306 	and.w	r3, r3, #6
 800d14a:	2b04      	cmp	r3, #4
 800d14c:	bf02      	ittt	eq
 800d14e:	68e5      	ldreq	r5, [r4, #12]
 800d150:	6833      	ldreq	r3, [r6, #0]
 800d152:	1aed      	subeq	r5, r5, r3
 800d154:	68a3      	ldr	r3, [r4, #8]
 800d156:	bf0c      	ite	eq
 800d158:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d15c:	2500      	movne	r5, #0
 800d15e:	4293      	cmp	r3, r2
 800d160:	bfc4      	itt	gt
 800d162:	1a9b      	subgt	r3, r3, r2
 800d164:	18ed      	addgt	r5, r5, r3
 800d166:	2600      	movs	r6, #0
 800d168:	341a      	adds	r4, #26
 800d16a:	42b5      	cmp	r5, r6
 800d16c:	d11a      	bne.n	800d1a4 <_printf_common+0xc8>
 800d16e:	2000      	movs	r0, #0
 800d170:	e008      	b.n	800d184 <_printf_common+0xa8>
 800d172:	2301      	movs	r3, #1
 800d174:	4652      	mov	r2, sl
 800d176:	4641      	mov	r1, r8
 800d178:	4638      	mov	r0, r7
 800d17a:	47c8      	blx	r9
 800d17c:	3001      	adds	r0, #1
 800d17e:	d103      	bne.n	800d188 <_printf_common+0xac>
 800d180:	f04f 30ff 	mov.w	r0, #4294967295
 800d184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d188:	3501      	adds	r5, #1
 800d18a:	e7c6      	b.n	800d11a <_printf_common+0x3e>
 800d18c:	18e1      	adds	r1, r4, r3
 800d18e:	1c5a      	adds	r2, r3, #1
 800d190:	2030      	movs	r0, #48	@ 0x30
 800d192:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d196:	4422      	add	r2, r4
 800d198:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d19c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d1a0:	3302      	adds	r3, #2
 800d1a2:	e7c7      	b.n	800d134 <_printf_common+0x58>
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	4622      	mov	r2, r4
 800d1a8:	4641      	mov	r1, r8
 800d1aa:	4638      	mov	r0, r7
 800d1ac:	47c8      	blx	r9
 800d1ae:	3001      	adds	r0, #1
 800d1b0:	d0e6      	beq.n	800d180 <_printf_common+0xa4>
 800d1b2:	3601      	adds	r6, #1
 800d1b4:	e7d9      	b.n	800d16a <_printf_common+0x8e>
	...

0800d1b8 <_printf_i>:
 800d1b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d1bc:	7e0f      	ldrb	r7, [r1, #24]
 800d1be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d1c0:	2f78      	cmp	r7, #120	@ 0x78
 800d1c2:	4691      	mov	r9, r2
 800d1c4:	4680      	mov	r8, r0
 800d1c6:	460c      	mov	r4, r1
 800d1c8:	469a      	mov	sl, r3
 800d1ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d1ce:	d807      	bhi.n	800d1e0 <_printf_i+0x28>
 800d1d0:	2f62      	cmp	r7, #98	@ 0x62
 800d1d2:	d80a      	bhi.n	800d1ea <_printf_i+0x32>
 800d1d4:	2f00      	cmp	r7, #0
 800d1d6:	f000 80d1 	beq.w	800d37c <_printf_i+0x1c4>
 800d1da:	2f58      	cmp	r7, #88	@ 0x58
 800d1dc:	f000 80b8 	beq.w	800d350 <_printf_i+0x198>
 800d1e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d1e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d1e8:	e03a      	b.n	800d260 <_printf_i+0xa8>
 800d1ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d1ee:	2b15      	cmp	r3, #21
 800d1f0:	d8f6      	bhi.n	800d1e0 <_printf_i+0x28>
 800d1f2:	a101      	add	r1, pc, #4	@ (adr r1, 800d1f8 <_printf_i+0x40>)
 800d1f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d1f8:	0800d251 	.word	0x0800d251
 800d1fc:	0800d265 	.word	0x0800d265
 800d200:	0800d1e1 	.word	0x0800d1e1
 800d204:	0800d1e1 	.word	0x0800d1e1
 800d208:	0800d1e1 	.word	0x0800d1e1
 800d20c:	0800d1e1 	.word	0x0800d1e1
 800d210:	0800d265 	.word	0x0800d265
 800d214:	0800d1e1 	.word	0x0800d1e1
 800d218:	0800d1e1 	.word	0x0800d1e1
 800d21c:	0800d1e1 	.word	0x0800d1e1
 800d220:	0800d1e1 	.word	0x0800d1e1
 800d224:	0800d363 	.word	0x0800d363
 800d228:	0800d28f 	.word	0x0800d28f
 800d22c:	0800d31d 	.word	0x0800d31d
 800d230:	0800d1e1 	.word	0x0800d1e1
 800d234:	0800d1e1 	.word	0x0800d1e1
 800d238:	0800d385 	.word	0x0800d385
 800d23c:	0800d1e1 	.word	0x0800d1e1
 800d240:	0800d28f 	.word	0x0800d28f
 800d244:	0800d1e1 	.word	0x0800d1e1
 800d248:	0800d1e1 	.word	0x0800d1e1
 800d24c:	0800d325 	.word	0x0800d325
 800d250:	6833      	ldr	r3, [r6, #0]
 800d252:	1d1a      	adds	r2, r3, #4
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	6032      	str	r2, [r6, #0]
 800d258:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d25c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d260:	2301      	movs	r3, #1
 800d262:	e09c      	b.n	800d39e <_printf_i+0x1e6>
 800d264:	6833      	ldr	r3, [r6, #0]
 800d266:	6820      	ldr	r0, [r4, #0]
 800d268:	1d19      	adds	r1, r3, #4
 800d26a:	6031      	str	r1, [r6, #0]
 800d26c:	0606      	lsls	r6, r0, #24
 800d26e:	d501      	bpl.n	800d274 <_printf_i+0xbc>
 800d270:	681d      	ldr	r5, [r3, #0]
 800d272:	e003      	b.n	800d27c <_printf_i+0xc4>
 800d274:	0645      	lsls	r5, r0, #25
 800d276:	d5fb      	bpl.n	800d270 <_printf_i+0xb8>
 800d278:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d27c:	2d00      	cmp	r5, #0
 800d27e:	da03      	bge.n	800d288 <_printf_i+0xd0>
 800d280:	232d      	movs	r3, #45	@ 0x2d
 800d282:	426d      	negs	r5, r5
 800d284:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d288:	4858      	ldr	r0, [pc, #352]	@ (800d3ec <_printf_i+0x234>)
 800d28a:	230a      	movs	r3, #10
 800d28c:	e011      	b.n	800d2b2 <_printf_i+0xfa>
 800d28e:	6821      	ldr	r1, [r4, #0]
 800d290:	6833      	ldr	r3, [r6, #0]
 800d292:	0608      	lsls	r0, r1, #24
 800d294:	f853 5b04 	ldr.w	r5, [r3], #4
 800d298:	d402      	bmi.n	800d2a0 <_printf_i+0xe8>
 800d29a:	0649      	lsls	r1, r1, #25
 800d29c:	bf48      	it	mi
 800d29e:	b2ad      	uxthmi	r5, r5
 800d2a0:	2f6f      	cmp	r7, #111	@ 0x6f
 800d2a2:	4852      	ldr	r0, [pc, #328]	@ (800d3ec <_printf_i+0x234>)
 800d2a4:	6033      	str	r3, [r6, #0]
 800d2a6:	bf14      	ite	ne
 800d2a8:	230a      	movne	r3, #10
 800d2aa:	2308      	moveq	r3, #8
 800d2ac:	2100      	movs	r1, #0
 800d2ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d2b2:	6866      	ldr	r6, [r4, #4]
 800d2b4:	60a6      	str	r6, [r4, #8]
 800d2b6:	2e00      	cmp	r6, #0
 800d2b8:	db05      	blt.n	800d2c6 <_printf_i+0x10e>
 800d2ba:	6821      	ldr	r1, [r4, #0]
 800d2bc:	432e      	orrs	r6, r5
 800d2be:	f021 0104 	bic.w	r1, r1, #4
 800d2c2:	6021      	str	r1, [r4, #0]
 800d2c4:	d04b      	beq.n	800d35e <_printf_i+0x1a6>
 800d2c6:	4616      	mov	r6, r2
 800d2c8:	fbb5 f1f3 	udiv	r1, r5, r3
 800d2cc:	fb03 5711 	mls	r7, r3, r1, r5
 800d2d0:	5dc7      	ldrb	r7, [r0, r7]
 800d2d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d2d6:	462f      	mov	r7, r5
 800d2d8:	42bb      	cmp	r3, r7
 800d2da:	460d      	mov	r5, r1
 800d2dc:	d9f4      	bls.n	800d2c8 <_printf_i+0x110>
 800d2de:	2b08      	cmp	r3, #8
 800d2e0:	d10b      	bne.n	800d2fa <_printf_i+0x142>
 800d2e2:	6823      	ldr	r3, [r4, #0]
 800d2e4:	07df      	lsls	r7, r3, #31
 800d2e6:	d508      	bpl.n	800d2fa <_printf_i+0x142>
 800d2e8:	6923      	ldr	r3, [r4, #16]
 800d2ea:	6861      	ldr	r1, [r4, #4]
 800d2ec:	4299      	cmp	r1, r3
 800d2ee:	bfde      	ittt	le
 800d2f0:	2330      	movle	r3, #48	@ 0x30
 800d2f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d2f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d2fa:	1b92      	subs	r2, r2, r6
 800d2fc:	6122      	str	r2, [r4, #16]
 800d2fe:	f8cd a000 	str.w	sl, [sp]
 800d302:	464b      	mov	r3, r9
 800d304:	aa03      	add	r2, sp, #12
 800d306:	4621      	mov	r1, r4
 800d308:	4640      	mov	r0, r8
 800d30a:	f7ff fee7 	bl	800d0dc <_printf_common>
 800d30e:	3001      	adds	r0, #1
 800d310:	d14a      	bne.n	800d3a8 <_printf_i+0x1f0>
 800d312:	f04f 30ff 	mov.w	r0, #4294967295
 800d316:	b004      	add	sp, #16
 800d318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d31c:	6823      	ldr	r3, [r4, #0]
 800d31e:	f043 0320 	orr.w	r3, r3, #32
 800d322:	6023      	str	r3, [r4, #0]
 800d324:	4832      	ldr	r0, [pc, #200]	@ (800d3f0 <_printf_i+0x238>)
 800d326:	2778      	movs	r7, #120	@ 0x78
 800d328:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d32c:	6823      	ldr	r3, [r4, #0]
 800d32e:	6831      	ldr	r1, [r6, #0]
 800d330:	061f      	lsls	r7, r3, #24
 800d332:	f851 5b04 	ldr.w	r5, [r1], #4
 800d336:	d402      	bmi.n	800d33e <_printf_i+0x186>
 800d338:	065f      	lsls	r7, r3, #25
 800d33a:	bf48      	it	mi
 800d33c:	b2ad      	uxthmi	r5, r5
 800d33e:	6031      	str	r1, [r6, #0]
 800d340:	07d9      	lsls	r1, r3, #31
 800d342:	bf44      	itt	mi
 800d344:	f043 0320 	orrmi.w	r3, r3, #32
 800d348:	6023      	strmi	r3, [r4, #0]
 800d34a:	b11d      	cbz	r5, 800d354 <_printf_i+0x19c>
 800d34c:	2310      	movs	r3, #16
 800d34e:	e7ad      	b.n	800d2ac <_printf_i+0xf4>
 800d350:	4826      	ldr	r0, [pc, #152]	@ (800d3ec <_printf_i+0x234>)
 800d352:	e7e9      	b.n	800d328 <_printf_i+0x170>
 800d354:	6823      	ldr	r3, [r4, #0]
 800d356:	f023 0320 	bic.w	r3, r3, #32
 800d35a:	6023      	str	r3, [r4, #0]
 800d35c:	e7f6      	b.n	800d34c <_printf_i+0x194>
 800d35e:	4616      	mov	r6, r2
 800d360:	e7bd      	b.n	800d2de <_printf_i+0x126>
 800d362:	6833      	ldr	r3, [r6, #0]
 800d364:	6825      	ldr	r5, [r4, #0]
 800d366:	6961      	ldr	r1, [r4, #20]
 800d368:	1d18      	adds	r0, r3, #4
 800d36a:	6030      	str	r0, [r6, #0]
 800d36c:	062e      	lsls	r6, r5, #24
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	d501      	bpl.n	800d376 <_printf_i+0x1be>
 800d372:	6019      	str	r1, [r3, #0]
 800d374:	e002      	b.n	800d37c <_printf_i+0x1c4>
 800d376:	0668      	lsls	r0, r5, #25
 800d378:	d5fb      	bpl.n	800d372 <_printf_i+0x1ba>
 800d37a:	8019      	strh	r1, [r3, #0]
 800d37c:	2300      	movs	r3, #0
 800d37e:	6123      	str	r3, [r4, #16]
 800d380:	4616      	mov	r6, r2
 800d382:	e7bc      	b.n	800d2fe <_printf_i+0x146>
 800d384:	6833      	ldr	r3, [r6, #0]
 800d386:	1d1a      	adds	r2, r3, #4
 800d388:	6032      	str	r2, [r6, #0]
 800d38a:	681e      	ldr	r6, [r3, #0]
 800d38c:	6862      	ldr	r2, [r4, #4]
 800d38e:	2100      	movs	r1, #0
 800d390:	4630      	mov	r0, r6
 800d392:	f7f2 ff2d 	bl	80001f0 <memchr>
 800d396:	b108      	cbz	r0, 800d39c <_printf_i+0x1e4>
 800d398:	1b80      	subs	r0, r0, r6
 800d39a:	6060      	str	r0, [r4, #4]
 800d39c:	6863      	ldr	r3, [r4, #4]
 800d39e:	6123      	str	r3, [r4, #16]
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d3a6:	e7aa      	b.n	800d2fe <_printf_i+0x146>
 800d3a8:	6923      	ldr	r3, [r4, #16]
 800d3aa:	4632      	mov	r2, r6
 800d3ac:	4649      	mov	r1, r9
 800d3ae:	4640      	mov	r0, r8
 800d3b0:	47d0      	blx	sl
 800d3b2:	3001      	adds	r0, #1
 800d3b4:	d0ad      	beq.n	800d312 <_printf_i+0x15a>
 800d3b6:	6823      	ldr	r3, [r4, #0]
 800d3b8:	079b      	lsls	r3, r3, #30
 800d3ba:	d413      	bmi.n	800d3e4 <_printf_i+0x22c>
 800d3bc:	68e0      	ldr	r0, [r4, #12]
 800d3be:	9b03      	ldr	r3, [sp, #12]
 800d3c0:	4298      	cmp	r0, r3
 800d3c2:	bfb8      	it	lt
 800d3c4:	4618      	movlt	r0, r3
 800d3c6:	e7a6      	b.n	800d316 <_printf_i+0x15e>
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	4632      	mov	r2, r6
 800d3cc:	4649      	mov	r1, r9
 800d3ce:	4640      	mov	r0, r8
 800d3d0:	47d0      	blx	sl
 800d3d2:	3001      	adds	r0, #1
 800d3d4:	d09d      	beq.n	800d312 <_printf_i+0x15a>
 800d3d6:	3501      	adds	r5, #1
 800d3d8:	68e3      	ldr	r3, [r4, #12]
 800d3da:	9903      	ldr	r1, [sp, #12]
 800d3dc:	1a5b      	subs	r3, r3, r1
 800d3de:	42ab      	cmp	r3, r5
 800d3e0:	dcf2      	bgt.n	800d3c8 <_printf_i+0x210>
 800d3e2:	e7eb      	b.n	800d3bc <_printf_i+0x204>
 800d3e4:	2500      	movs	r5, #0
 800d3e6:	f104 0619 	add.w	r6, r4, #25
 800d3ea:	e7f5      	b.n	800d3d8 <_printf_i+0x220>
 800d3ec:	08021246 	.word	0x08021246
 800d3f0:	08021257 	.word	0x08021257

0800d3f4 <std>:
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	b510      	push	{r4, lr}
 800d3f8:	4604      	mov	r4, r0
 800d3fa:	e9c0 3300 	strd	r3, r3, [r0]
 800d3fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d402:	6083      	str	r3, [r0, #8]
 800d404:	8181      	strh	r1, [r0, #12]
 800d406:	6643      	str	r3, [r0, #100]	@ 0x64
 800d408:	81c2      	strh	r2, [r0, #14]
 800d40a:	6183      	str	r3, [r0, #24]
 800d40c:	4619      	mov	r1, r3
 800d40e:	2208      	movs	r2, #8
 800d410:	305c      	adds	r0, #92	@ 0x5c
 800d412:	f000 fa09 	bl	800d828 <memset>
 800d416:	4b0d      	ldr	r3, [pc, #52]	@ (800d44c <std+0x58>)
 800d418:	6263      	str	r3, [r4, #36]	@ 0x24
 800d41a:	4b0d      	ldr	r3, [pc, #52]	@ (800d450 <std+0x5c>)
 800d41c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d41e:	4b0d      	ldr	r3, [pc, #52]	@ (800d454 <std+0x60>)
 800d420:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d422:	4b0d      	ldr	r3, [pc, #52]	@ (800d458 <std+0x64>)
 800d424:	6323      	str	r3, [r4, #48]	@ 0x30
 800d426:	4b0d      	ldr	r3, [pc, #52]	@ (800d45c <std+0x68>)
 800d428:	6224      	str	r4, [r4, #32]
 800d42a:	429c      	cmp	r4, r3
 800d42c:	d006      	beq.n	800d43c <std+0x48>
 800d42e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d432:	4294      	cmp	r4, r2
 800d434:	d002      	beq.n	800d43c <std+0x48>
 800d436:	33d0      	adds	r3, #208	@ 0xd0
 800d438:	429c      	cmp	r4, r3
 800d43a:	d105      	bne.n	800d448 <std+0x54>
 800d43c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d444:	f000 ba7c 	b.w	800d940 <__retarget_lock_init_recursive>
 800d448:	bd10      	pop	{r4, pc}
 800d44a:	bf00      	nop
 800d44c:	0800d679 	.word	0x0800d679
 800d450:	0800d69b 	.word	0x0800d69b
 800d454:	0800d6d3 	.word	0x0800d6d3
 800d458:	0800d6f7 	.word	0x0800d6f7
 800d45c:	2000df54 	.word	0x2000df54

0800d460 <stdio_exit_handler>:
 800d460:	4a02      	ldr	r2, [pc, #8]	@ (800d46c <stdio_exit_handler+0xc>)
 800d462:	4903      	ldr	r1, [pc, #12]	@ (800d470 <stdio_exit_handler+0x10>)
 800d464:	4803      	ldr	r0, [pc, #12]	@ (800d474 <stdio_exit_handler+0x14>)
 800d466:	f000 b869 	b.w	800d53c <_fwalk_sglue>
 800d46a:	bf00      	nop
 800d46c:	20000a74 	.word	0x20000a74
 800d470:	0800f169 	.word	0x0800f169
 800d474:	20000a84 	.word	0x20000a84

0800d478 <cleanup_stdio>:
 800d478:	6841      	ldr	r1, [r0, #4]
 800d47a:	4b0c      	ldr	r3, [pc, #48]	@ (800d4ac <cleanup_stdio+0x34>)
 800d47c:	4299      	cmp	r1, r3
 800d47e:	b510      	push	{r4, lr}
 800d480:	4604      	mov	r4, r0
 800d482:	d001      	beq.n	800d488 <cleanup_stdio+0x10>
 800d484:	f001 fe70 	bl	800f168 <_fflush_r>
 800d488:	68a1      	ldr	r1, [r4, #8]
 800d48a:	4b09      	ldr	r3, [pc, #36]	@ (800d4b0 <cleanup_stdio+0x38>)
 800d48c:	4299      	cmp	r1, r3
 800d48e:	d002      	beq.n	800d496 <cleanup_stdio+0x1e>
 800d490:	4620      	mov	r0, r4
 800d492:	f001 fe69 	bl	800f168 <_fflush_r>
 800d496:	68e1      	ldr	r1, [r4, #12]
 800d498:	4b06      	ldr	r3, [pc, #24]	@ (800d4b4 <cleanup_stdio+0x3c>)
 800d49a:	4299      	cmp	r1, r3
 800d49c:	d004      	beq.n	800d4a8 <cleanup_stdio+0x30>
 800d49e:	4620      	mov	r0, r4
 800d4a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4a4:	f001 be60 	b.w	800f168 <_fflush_r>
 800d4a8:	bd10      	pop	{r4, pc}
 800d4aa:	bf00      	nop
 800d4ac:	2000df54 	.word	0x2000df54
 800d4b0:	2000dfbc 	.word	0x2000dfbc
 800d4b4:	2000e024 	.word	0x2000e024

0800d4b8 <global_stdio_init.part.0>:
 800d4b8:	b510      	push	{r4, lr}
 800d4ba:	4b0b      	ldr	r3, [pc, #44]	@ (800d4e8 <global_stdio_init.part.0+0x30>)
 800d4bc:	4c0b      	ldr	r4, [pc, #44]	@ (800d4ec <global_stdio_init.part.0+0x34>)
 800d4be:	4a0c      	ldr	r2, [pc, #48]	@ (800d4f0 <global_stdio_init.part.0+0x38>)
 800d4c0:	601a      	str	r2, [r3, #0]
 800d4c2:	4620      	mov	r0, r4
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	2104      	movs	r1, #4
 800d4c8:	f7ff ff94 	bl	800d3f4 <std>
 800d4cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d4d0:	2201      	movs	r2, #1
 800d4d2:	2109      	movs	r1, #9
 800d4d4:	f7ff ff8e 	bl	800d3f4 <std>
 800d4d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d4dc:	2202      	movs	r2, #2
 800d4de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4e2:	2112      	movs	r1, #18
 800d4e4:	f7ff bf86 	b.w	800d3f4 <std>
 800d4e8:	2000e08c 	.word	0x2000e08c
 800d4ec:	2000df54 	.word	0x2000df54
 800d4f0:	0800d461 	.word	0x0800d461

0800d4f4 <__sfp_lock_acquire>:
 800d4f4:	4801      	ldr	r0, [pc, #4]	@ (800d4fc <__sfp_lock_acquire+0x8>)
 800d4f6:	f000 ba24 	b.w	800d942 <__retarget_lock_acquire_recursive>
 800d4fa:	bf00      	nop
 800d4fc:	2000e095 	.word	0x2000e095

0800d500 <__sfp_lock_release>:
 800d500:	4801      	ldr	r0, [pc, #4]	@ (800d508 <__sfp_lock_release+0x8>)
 800d502:	f000 ba1f 	b.w	800d944 <__retarget_lock_release_recursive>
 800d506:	bf00      	nop
 800d508:	2000e095 	.word	0x2000e095

0800d50c <__sinit>:
 800d50c:	b510      	push	{r4, lr}
 800d50e:	4604      	mov	r4, r0
 800d510:	f7ff fff0 	bl	800d4f4 <__sfp_lock_acquire>
 800d514:	6a23      	ldr	r3, [r4, #32]
 800d516:	b11b      	cbz	r3, 800d520 <__sinit+0x14>
 800d518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d51c:	f7ff bff0 	b.w	800d500 <__sfp_lock_release>
 800d520:	4b04      	ldr	r3, [pc, #16]	@ (800d534 <__sinit+0x28>)
 800d522:	6223      	str	r3, [r4, #32]
 800d524:	4b04      	ldr	r3, [pc, #16]	@ (800d538 <__sinit+0x2c>)
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d1f5      	bne.n	800d518 <__sinit+0xc>
 800d52c:	f7ff ffc4 	bl	800d4b8 <global_stdio_init.part.0>
 800d530:	e7f2      	b.n	800d518 <__sinit+0xc>
 800d532:	bf00      	nop
 800d534:	0800d479 	.word	0x0800d479
 800d538:	2000e08c 	.word	0x2000e08c

0800d53c <_fwalk_sglue>:
 800d53c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d540:	4607      	mov	r7, r0
 800d542:	4688      	mov	r8, r1
 800d544:	4614      	mov	r4, r2
 800d546:	2600      	movs	r6, #0
 800d548:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d54c:	f1b9 0901 	subs.w	r9, r9, #1
 800d550:	d505      	bpl.n	800d55e <_fwalk_sglue+0x22>
 800d552:	6824      	ldr	r4, [r4, #0]
 800d554:	2c00      	cmp	r4, #0
 800d556:	d1f7      	bne.n	800d548 <_fwalk_sglue+0xc>
 800d558:	4630      	mov	r0, r6
 800d55a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d55e:	89ab      	ldrh	r3, [r5, #12]
 800d560:	2b01      	cmp	r3, #1
 800d562:	d907      	bls.n	800d574 <_fwalk_sglue+0x38>
 800d564:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d568:	3301      	adds	r3, #1
 800d56a:	d003      	beq.n	800d574 <_fwalk_sglue+0x38>
 800d56c:	4629      	mov	r1, r5
 800d56e:	4638      	mov	r0, r7
 800d570:	47c0      	blx	r8
 800d572:	4306      	orrs	r6, r0
 800d574:	3568      	adds	r5, #104	@ 0x68
 800d576:	e7e9      	b.n	800d54c <_fwalk_sglue+0x10>

0800d578 <_puts_r>:
 800d578:	6a03      	ldr	r3, [r0, #32]
 800d57a:	b570      	push	{r4, r5, r6, lr}
 800d57c:	6884      	ldr	r4, [r0, #8]
 800d57e:	4605      	mov	r5, r0
 800d580:	460e      	mov	r6, r1
 800d582:	b90b      	cbnz	r3, 800d588 <_puts_r+0x10>
 800d584:	f7ff ffc2 	bl	800d50c <__sinit>
 800d588:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d58a:	07db      	lsls	r3, r3, #31
 800d58c:	d405      	bmi.n	800d59a <_puts_r+0x22>
 800d58e:	89a3      	ldrh	r3, [r4, #12]
 800d590:	0598      	lsls	r0, r3, #22
 800d592:	d402      	bmi.n	800d59a <_puts_r+0x22>
 800d594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d596:	f000 f9d4 	bl	800d942 <__retarget_lock_acquire_recursive>
 800d59a:	89a3      	ldrh	r3, [r4, #12]
 800d59c:	0719      	lsls	r1, r3, #28
 800d59e:	d502      	bpl.n	800d5a6 <_puts_r+0x2e>
 800d5a0:	6923      	ldr	r3, [r4, #16]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d135      	bne.n	800d612 <_puts_r+0x9a>
 800d5a6:	4621      	mov	r1, r4
 800d5a8:	4628      	mov	r0, r5
 800d5aa:	f000 f8e7 	bl	800d77c <__swsetup_r>
 800d5ae:	b380      	cbz	r0, 800d612 <_puts_r+0x9a>
 800d5b0:	f04f 35ff 	mov.w	r5, #4294967295
 800d5b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d5b6:	07da      	lsls	r2, r3, #31
 800d5b8:	d405      	bmi.n	800d5c6 <_puts_r+0x4e>
 800d5ba:	89a3      	ldrh	r3, [r4, #12]
 800d5bc:	059b      	lsls	r3, r3, #22
 800d5be:	d402      	bmi.n	800d5c6 <_puts_r+0x4e>
 800d5c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d5c2:	f000 f9bf 	bl	800d944 <__retarget_lock_release_recursive>
 800d5c6:	4628      	mov	r0, r5
 800d5c8:	bd70      	pop	{r4, r5, r6, pc}
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	da04      	bge.n	800d5d8 <_puts_r+0x60>
 800d5ce:	69a2      	ldr	r2, [r4, #24]
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	dc17      	bgt.n	800d604 <_puts_r+0x8c>
 800d5d4:	290a      	cmp	r1, #10
 800d5d6:	d015      	beq.n	800d604 <_puts_r+0x8c>
 800d5d8:	6823      	ldr	r3, [r4, #0]
 800d5da:	1c5a      	adds	r2, r3, #1
 800d5dc:	6022      	str	r2, [r4, #0]
 800d5de:	7019      	strb	r1, [r3, #0]
 800d5e0:	68a3      	ldr	r3, [r4, #8]
 800d5e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d5e6:	3b01      	subs	r3, #1
 800d5e8:	60a3      	str	r3, [r4, #8]
 800d5ea:	2900      	cmp	r1, #0
 800d5ec:	d1ed      	bne.n	800d5ca <_puts_r+0x52>
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	da11      	bge.n	800d616 <_puts_r+0x9e>
 800d5f2:	4622      	mov	r2, r4
 800d5f4:	210a      	movs	r1, #10
 800d5f6:	4628      	mov	r0, r5
 800d5f8:	f000 f881 	bl	800d6fe <__swbuf_r>
 800d5fc:	3001      	adds	r0, #1
 800d5fe:	d0d7      	beq.n	800d5b0 <_puts_r+0x38>
 800d600:	250a      	movs	r5, #10
 800d602:	e7d7      	b.n	800d5b4 <_puts_r+0x3c>
 800d604:	4622      	mov	r2, r4
 800d606:	4628      	mov	r0, r5
 800d608:	f000 f879 	bl	800d6fe <__swbuf_r>
 800d60c:	3001      	adds	r0, #1
 800d60e:	d1e7      	bne.n	800d5e0 <_puts_r+0x68>
 800d610:	e7ce      	b.n	800d5b0 <_puts_r+0x38>
 800d612:	3e01      	subs	r6, #1
 800d614:	e7e4      	b.n	800d5e0 <_puts_r+0x68>
 800d616:	6823      	ldr	r3, [r4, #0]
 800d618:	1c5a      	adds	r2, r3, #1
 800d61a:	6022      	str	r2, [r4, #0]
 800d61c:	220a      	movs	r2, #10
 800d61e:	701a      	strb	r2, [r3, #0]
 800d620:	e7ee      	b.n	800d600 <_puts_r+0x88>
	...

0800d624 <puts>:
 800d624:	4b02      	ldr	r3, [pc, #8]	@ (800d630 <puts+0xc>)
 800d626:	4601      	mov	r1, r0
 800d628:	6818      	ldr	r0, [r3, #0]
 800d62a:	f7ff bfa5 	b.w	800d578 <_puts_r>
 800d62e:	bf00      	nop
 800d630:	20000a80 	.word	0x20000a80

0800d634 <siprintf>:
 800d634:	b40e      	push	{r1, r2, r3}
 800d636:	b510      	push	{r4, lr}
 800d638:	b09d      	sub	sp, #116	@ 0x74
 800d63a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d63c:	9002      	str	r0, [sp, #8]
 800d63e:	9006      	str	r0, [sp, #24]
 800d640:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d644:	480a      	ldr	r0, [pc, #40]	@ (800d670 <siprintf+0x3c>)
 800d646:	9107      	str	r1, [sp, #28]
 800d648:	9104      	str	r1, [sp, #16]
 800d64a:	490a      	ldr	r1, [pc, #40]	@ (800d674 <siprintf+0x40>)
 800d64c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d650:	9105      	str	r1, [sp, #20]
 800d652:	2400      	movs	r4, #0
 800d654:	a902      	add	r1, sp, #8
 800d656:	6800      	ldr	r0, [r0, #0]
 800d658:	9301      	str	r3, [sp, #4]
 800d65a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d65c:	f001 fc04 	bl	800ee68 <_svfiprintf_r>
 800d660:	9b02      	ldr	r3, [sp, #8]
 800d662:	701c      	strb	r4, [r3, #0]
 800d664:	b01d      	add	sp, #116	@ 0x74
 800d666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d66a:	b003      	add	sp, #12
 800d66c:	4770      	bx	lr
 800d66e:	bf00      	nop
 800d670:	20000a80 	.word	0x20000a80
 800d674:	ffff0208 	.word	0xffff0208

0800d678 <__sread>:
 800d678:	b510      	push	{r4, lr}
 800d67a:	460c      	mov	r4, r1
 800d67c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d680:	f000 f900 	bl	800d884 <_read_r>
 800d684:	2800      	cmp	r0, #0
 800d686:	bfab      	itete	ge
 800d688:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d68a:	89a3      	ldrhlt	r3, [r4, #12]
 800d68c:	181b      	addge	r3, r3, r0
 800d68e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d692:	bfac      	ite	ge
 800d694:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d696:	81a3      	strhlt	r3, [r4, #12]
 800d698:	bd10      	pop	{r4, pc}

0800d69a <__swrite>:
 800d69a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d69e:	461f      	mov	r7, r3
 800d6a0:	898b      	ldrh	r3, [r1, #12]
 800d6a2:	05db      	lsls	r3, r3, #23
 800d6a4:	4605      	mov	r5, r0
 800d6a6:	460c      	mov	r4, r1
 800d6a8:	4616      	mov	r6, r2
 800d6aa:	d505      	bpl.n	800d6b8 <__swrite+0x1e>
 800d6ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6b0:	2302      	movs	r3, #2
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	f000 f8d4 	bl	800d860 <_lseek_r>
 800d6b8:	89a3      	ldrh	r3, [r4, #12]
 800d6ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d6c2:	81a3      	strh	r3, [r4, #12]
 800d6c4:	4632      	mov	r2, r6
 800d6c6:	463b      	mov	r3, r7
 800d6c8:	4628      	mov	r0, r5
 800d6ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d6ce:	f000 b8fb 	b.w	800d8c8 <_write_r>

0800d6d2 <__sseek>:
 800d6d2:	b510      	push	{r4, lr}
 800d6d4:	460c      	mov	r4, r1
 800d6d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6da:	f000 f8c1 	bl	800d860 <_lseek_r>
 800d6de:	1c43      	adds	r3, r0, #1
 800d6e0:	89a3      	ldrh	r3, [r4, #12]
 800d6e2:	bf15      	itete	ne
 800d6e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d6e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d6ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d6ee:	81a3      	strheq	r3, [r4, #12]
 800d6f0:	bf18      	it	ne
 800d6f2:	81a3      	strhne	r3, [r4, #12]
 800d6f4:	bd10      	pop	{r4, pc}

0800d6f6 <__sclose>:
 800d6f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6fa:	f000 b8a1 	b.w	800d840 <_close_r>

0800d6fe <__swbuf_r>:
 800d6fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d700:	460e      	mov	r6, r1
 800d702:	4614      	mov	r4, r2
 800d704:	4605      	mov	r5, r0
 800d706:	b118      	cbz	r0, 800d710 <__swbuf_r+0x12>
 800d708:	6a03      	ldr	r3, [r0, #32]
 800d70a:	b90b      	cbnz	r3, 800d710 <__swbuf_r+0x12>
 800d70c:	f7ff fefe 	bl	800d50c <__sinit>
 800d710:	69a3      	ldr	r3, [r4, #24]
 800d712:	60a3      	str	r3, [r4, #8]
 800d714:	89a3      	ldrh	r3, [r4, #12]
 800d716:	071a      	lsls	r2, r3, #28
 800d718:	d501      	bpl.n	800d71e <__swbuf_r+0x20>
 800d71a:	6923      	ldr	r3, [r4, #16]
 800d71c:	b943      	cbnz	r3, 800d730 <__swbuf_r+0x32>
 800d71e:	4621      	mov	r1, r4
 800d720:	4628      	mov	r0, r5
 800d722:	f000 f82b 	bl	800d77c <__swsetup_r>
 800d726:	b118      	cbz	r0, 800d730 <__swbuf_r+0x32>
 800d728:	f04f 37ff 	mov.w	r7, #4294967295
 800d72c:	4638      	mov	r0, r7
 800d72e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d730:	6823      	ldr	r3, [r4, #0]
 800d732:	6922      	ldr	r2, [r4, #16]
 800d734:	1a98      	subs	r0, r3, r2
 800d736:	6963      	ldr	r3, [r4, #20]
 800d738:	b2f6      	uxtb	r6, r6
 800d73a:	4283      	cmp	r3, r0
 800d73c:	4637      	mov	r7, r6
 800d73e:	dc05      	bgt.n	800d74c <__swbuf_r+0x4e>
 800d740:	4621      	mov	r1, r4
 800d742:	4628      	mov	r0, r5
 800d744:	f001 fd10 	bl	800f168 <_fflush_r>
 800d748:	2800      	cmp	r0, #0
 800d74a:	d1ed      	bne.n	800d728 <__swbuf_r+0x2a>
 800d74c:	68a3      	ldr	r3, [r4, #8]
 800d74e:	3b01      	subs	r3, #1
 800d750:	60a3      	str	r3, [r4, #8]
 800d752:	6823      	ldr	r3, [r4, #0]
 800d754:	1c5a      	adds	r2, r3, #1
 800d756:	6022      	str	r2, [r4, #0]
 800d758:	701e      	strb	r6, [r3, #0]
 800d75a:	6962      	ldr	r2, [r4, #20]
 800d75c:	1c43      	adds	r3, r0, #1
 800d75e:	429a      	cmp	r2, r3
 800d760:	d004      	beq.n	800d76c <__swbuf_r+0x6e>
 800d762:	89a3      	ldrh	r3, [r4, #12]
 800d764:	07db      	lsls	r3, r3, #31
 800d766:	d5e1      	bpl.n	800d72c <__swbuf_r+0x2e>
 800d768:	2e0a      	cmp	r6, #10
 800d76a:	d1df      	bne.n	800d72c <__swbuf_r+0x2e>
 800d76c:	4621      	mov	r1, r4
 800d76e:	4628      	mov	r0, r5
 800d770:	f001 fcfa 	bl	800f168 <_fflush_r>
 800d774:	2800      	cmp	r0, #0
 800d776:	d0d9      	beq.n	800d72c <__swbuf_r+0x2e>
 800d778:	e7d6      	b.n	800d728 <__swbuf_r+0x2a>
	...

0800d77c <__swsetup_r>:
 800d77c:	b538      	push	{r3, r4, r5, lr}
 800d77e:	4b29      	ldr	r3, [pc, #164]	@ (800d824 <__swsetup_r+0xa8>)
 800d780:	4605      	mov	r5, r0
 800d782:	6818      	ldr	r0, [r3, #0]
 800d784:	460c      	mov	r4, r1
 800d786:	b118      	cbz	r0, 800d790 <__swsetup_r+0x14>
 800d788:	6a03      	ldr	r3, [r0, #32]
 800d78a:	b90b      	cbnz	r3, 800d790 <__swsetup_r+0x14>
 800d78c:	f7ff febe 	bl	800d50c <__sinit>
 800d790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d794:	0719      	lsls	r1, r3, #28
 800d796:	d422      	bmi.n	800d7de <__swsetup_r+0x62>
 800d798:	06da      	lsls	r2, r3, #27
 800d79a:	d407      	bmi.n	800d7ac <__swsetup_r+0x30>
 800d79c:	2209      	movs	r2, #9
 800d79e:	602a      	str	r2, [r5, #0]
 800d7a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7a4:	81a3      	strh	r3, [r4, #12]
 800d7a6:	f04f 30ff 	mov.w	r0, #4294967295
 800d7aa:	e033      	b.n	800d814 <__swsetup_r+0x98>
 800d7ac:	0758      	lsls	r0, r3, #29
 800d7ae:	d512      	bpl.n	800d7d6 <__swsetup_r+0x5a>
 800d7b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d7b2:	b141      	cbz	r1, 800d7c6 <__swsetup_r+0x4a>
 800d7b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d7b8:	4299      	cmp	r1, r3
 800d7ba:	d002      	beq.n	800d7c2 <__swsetup_r+0x46>
 800d7bc:	4628      	mov	r0, r5
 800d7be:	f000 ff2b 	bl	800e618 <_free_r>
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d7c6:	89a3      	ldrh	r3, [r4, #12]
 800d7c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d7cc:	81a3      	strh	r3, [r4, #12]
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	6063      	str	r3, [r4, #4]
 800d7d2:	6923      	ldr	r3, [r4, #16]
 800d7d4:	6023      	str	r3, [r4, #0]
 800d7d6:	89a3      	ldrh	r3, [r4, #12]
 800d7d8:	f043 0308 	orr.w	r3, r3, #8
 800d7dc:	81a3      	strh	r3, [r4, #12]
 800d7de:	6923      	ldr	r3, [r4, #16]
 800d7e0:	b94b      	cbnz	r3, 800d7f6 <__swsetup_r+0x7a>
 800d7e2:	89a3      	ldrh	r3, [r4, #12]
 800d7e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d7e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d7ec:	d003      	beq.n	800d7f6 <__swsetup_r+0x7a>
 800d7ee:	4621      	mov	r1, r4
 800d7f0:	4628      	mov	r0, r5
 800d7f2:	f001 fd07 	bl	800f204 <__smakebuf_r>
 800d7f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7fa:	f013 0201 	ands.w	r2, r3, #1
 800d7fe:	d00a      	beq.n	800d816 <__swsetup_r+0x9a>
 800d800:	2200      	movs	r2, #0
 800d802:	60a2      	str	r2, [r4, #8]
 800d804:	6962      	ldr	r2, [r4, #20]
 800d806:	4252      	negs	r2, r2
 800d808:	61a2      	str	r2, [r4, #24]
 800d80a:	6922      	ldr	r2, [r4, #16]
 800d80c:	b942      	cbnz	r2, 800d820 <__swsetup_r+0xa4>
 800d80e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d812:	d1c5      	bne.n	800d7a0 <__swsetup_r+0x24>
 800d814:	bd38      	pop	{r3, r4, r5, pc}
 800d816:	0799      	lsls	r1, r3, #30
 800d818:	bf58      	it	pl
 800d81a:	6962      	ldrpl	r2, [r4, #20]
 800d81c:	60a2      	str	r2, [r4, #8]
 800d81e:	e7f4      	b.n	800d80a <__swsetup_r+0x8e>
 800d820:	2000      	movs	r0, #0
 800d822:	e7f7      	b.n	800d814 <__swsetup_r+0x98>
 800d824:	20000a80 	.word	0x20000a80

0800d828 <memset>:
 800d828:	4402      	add	r2, r0
 800d82a:	4603      	mov	r3, r0
 800d82c:	4293      	cmp	r3, r2
 800d82e:	d100      	bne.n	800d832 <memset+0xa>
 800d830:	4770      	bx	lr
 800d832:	f803 1b01 	strb.w	r1, [r3], #1
 800d836:	e7f9      	b.n	800d82c <memset+0x4>

0800d838 <_localeconv_r>:
 800d838:	4800      	ldr	r0, [pc, #0]	@ (800d83c <_localeconv_r+0x4>)
 800d83a:	4770      	bx	lr
 800d83c:	20000bc0 	.word	0x20000bc0

0800d840 <_close_r>:
 800d840:	b538      	push	{r3, r4, r5, lr}
 800d842:	4d06      	ldr	r5, [pc, #24]	@ (800d85c <_close_r+0x1c>)
 800d844:	2300      	movs	r3, #0
 800d846:	4604      	mov	r4, r0
 800d848:	4608      	mov	r0, r1
 800d84a:	602b      	str	r3, [r5, #0]
 800d84c:	f7f6 fec8 	bl	80045e0 <_close>
 800d850:	1c43      	adds	r3, r0, #1
 800d852:	d102      	bne.n	800d85a <_close_r+0x1a>
 800d854:	682b      	ldr	r3, [r5, #0]
 800d856:	b103      	cbz	r3, 800d85a <_close_r+0x1a>
 800d858:	6023      	str	r3, [r4, #0]
 800d85a:	bd38      	pop	{r3, r4, r5, pc}
 800d85c:	2000e090 	.word	0x2000e090

0800d860 <_lseek_r>:
 800d860:	b538      	push	{r3, r4, r5, lr}
 800d862:	4d07      	ldr	r5, [pc, #28]	@ (800d880 <_lseek_r+0x20>)
 800d864:	4604      	mov	r4, r0
 800d866:	4608      	mov	r0, r1
 800d868:	4611      	mov	r1, r2
 800d86a:	2200      	movs	r2, #0
 800d86c:	602a      	str	r2, [r5, #0]
 800d86e:	461a      	mov	r2, r3
 800d870:	f7f6 fedd 	bl	800462e <_lseek>
 800d874:	1c43      	adds	r3, r0, #1
 800d876:	d102      	bne.n	800d87e <_lseek_r+0x1e>
 800d878:	682b      	ldr	r3, [r5, #0]
 800d87a:	b103      	cbz	r3, 800d87e <_lseek_r+0x1e>
 800d87c:	6023      	str	r3, [r4, #0]
 800d87e:	bd38      	pop	{r3, r4, r5, pc}
 800d880:	2000e090 	.word	0x2000e090

0800d884 <_read_r>:
 800d884:	b538      	push	{r3, r4, r5, lr}
 800d886:	4d07      	ldr	r5, [pc, #28]	@ (800d8a4 <_read_r+0x20>)
 800d888:	4604      	mov	r4, r0
 800d88a:	4608      	mov	r0, r1
 800d88c:	4611      	mov	r1, r2
 800d88e:	2200      	movs	r2, #0
 800d890:	602a      	str	r2, [r5, #0]
 800d892:	461a      	mov	r2, r3
 800d894:	f7f6 fed8 	bl	8004648 <_read>
 800d898:	1c43      	adds	r3, r0, #1
 800d89a:	d102      	bne.n	800d8a2 <_read_r+0x1e>
 800d89c:	682b      	ldr	r3, [r5, #0]
 800d89e:	b103      	cbz	r3, 800d8a2 <_read_r+0x1e>
 800d8a0:	6023      	str	r3, [r4, #0]
 800d8a2:	bd38      	pop	{r3, r4, r5, pc}
 800d8a4:	2000e090 	.word	0x2000e090

0800d8a8 <_sbrk_r>:
 800d8a8:	b538      	push	{r3, r4, r5, lr}
 800d8aa:	4d06      	ldr	r5, [pc, #24]	@ (800d8c4 <_sbrk_r+0x1c>)
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	4604      	mov	r4, r0
 800d8b0:	4608      	mov	r0, r1
 800d8b2:	602b      	str	r3, [r5, #0]
 800d8b4:	f7f6 ff04 	bl	80046c0 <_sbrk>
 800d8b8:	1c43      	adds	r3, r0, #1
 800d8ba:	d102      	bne.n	800d8c2 <_sbrk_r+0x1a>
 800d8bc:	682b      	ldr	r3, [r5, #0]
 800d8be:	b103      	cbz	r3, 800d8c2 <_sbrk_r+0x1a>
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	bd38      	pop	{r3, r4, r5, pc}
 800d8c4:	2000e090 	.word	0x2000e090

0800d8c8 <_write_r>:
 800d8c8:	b538      	push	{r3, r4, r5, lr}
 800d8ca:	4d07      	ldr	r5, [pc, #28]	@ (800d8e8 <_write_r+0x20>)
 800d8cc:	4604      	mov	r4, r0
 800d8ce:	4608      	mov	r0, r1
 800d8d0:	4611      	mov	r1, r2
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	602a      	str	r2, [r5, #0]
 800d8d6:	461a      	mov	r2, r3
 800d8d8:	f7f6 fec3 	bl	8004662 <_write>
 800d8dc:	1c43      	adds	r3, r0, #1
 800d8de:	d102      	bne.n	800d8e6 <_write_r+0x1e>
 800d8e0:	682b      	ldr	r3, [r5, #0]
 800d8e2:	b103      	cbz	r3, 800d8e6 <_write_r+0x1e>
 800d8e4:	6023      	str	r3, [r4, #0]
 800d8e6:	bd38      	pop	{r3, r4, r5, pc}
 800d8e8:	2000e090 	.word	0x2000e090

0800d8ec <__errno>:
 800d8ec:	4b01      	ldr	r3, [pc, #4]	@ (800d8f4 <__errno+0x8>)
 800d8ee:	6818      	ldr	r0, [r3, #0]
 800d8f0:	4770      	bx	lr
 800d8f2:	bf00      	nop
 800d8f4:	20000a80 	.word	0x20000a80

0800d8f8 <__libc_init_array>:
 800d8f8:	b570      	push	{r4, r5, r6, lr}
 800d8fa:	4d0d      	ldr	r5, [pc, #52]	@ (800d930 <__libc_init_array+0x38>)
 800d8fc:	4c0d      	ldr	r4, [pc, #52]	@ (800d934 <__libc_init_array+0x3c>)
 800d8fe:	1b64      	subs	r4, r4, r5
 800d900:	10a4      	asrs	r4, r4, #2
 800d902:	2600      	movs	r6, #0
 800d904:	42a6      	cmp	r6, r4
 800d906:	d109      	bne.n	800d91c <__libc_init_array+0x24>
 800d908:	4d0b      	ldr	r5, [pc, #44]	@ (800d938 <__libc_init_array+0x40>)
 800d90a:	4c0c      	ldr	r4, [pc, #48]	@ (800d93c <__libc_init_array+0x44>)
 800d90c:	f002 f818 	bl	800f940 <_init>
 800d910:	1b64      	subs	r4, r4, r5
 800d912:	10a4      	asrs	r4, r4, #2
 800d914:	2600      	movs	r6, #0
 800d916:	42a6      	cmp	r6, r4
 800d918:	d105      	bne.n	800d926 <__libc_init_array+0x2e>
 800d91a:	bd70      	pop	{r4, r5, r6, pc}
 800d91c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d920:	4798      	blx	r3
 800d922:	3601      	adds	r6, #1
 800d924:	e7ee      	b.n	800d904 <__libc_init_array+0xc>
 800d926:	f855 3b04 	ldr.w	r3, [r5], #4
 800d92a:	4798      	blx	r3
 800d92c:	3601      	adds	r6, #1
 800d92e:	e7f2      	b.n	800d916 <__libc_init_array+0x1e>
 800d930:	080215cc 	.word	0x080215cc
 800d934:	080215cc 	.word	0x080215cc
 800d938:	080215cc 	.word	0x080215cc
 800d93c:	080215d0 	.word	0x080215d0

0800d940 <__retarget_lock_init_recursive>:
 800d940:	4770      	bx	lr

0800d942 <__retarget_lock_acquire_recursive>:
 800d942:	4770      	bx	lr

0800d944 <__retarget_lock_release_recursive>:
 800d944:	4770      	bx	lr

0800d946 <memcpy>:
 800d946:	440a      	add	r2, r1
 800d948:	4291      	cmp	r1, r2
 800d94a:	f100 33ff 	add.w	r3, r0, #4294967295
 800d94e:	d100      	bne.n	800d952 <memcpy+0xc>
 800d950:	4770      	bx	lr
 800d952:	b510      	push	{r4, lr}
 800d954:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d958:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d95c:	4291      	cmp	r1, r2
 800d95e:	d1f9      	bne.n	800d954 <memcpy+0xe>
 800d960:	bd10      	pop	{r4, pc}

0800d962 <quorem>:
 800d962:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d966:	6903      	ldr	r3, [r0, #16]
 800d968:	690c      	ldr	r4, [r1, #16]
 800d96a:	42a3      	cmp	r3, r4
 800d96c:	4607      	mov	r7, r0
 800d96e:	db7e      	blt.n	800da6e <quorem+0x10c>
 800d970:	3c01      	subs	r4, #1
 800d972:	f101 0814 	add.w	r8, r1, #20
 800d976:	00a3      	lsls	r3, r4, #2
 800d978:	f100 0514 	add.w	r5, r0, #20
 800d97c:	9300      	str	r3, [sp, #0]
 800d97e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d982:	9301      	str	r3, [sp, #4]
 800d984:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d988:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d98c:	3301      	adds	r3, #1
 800d98e:	429a      	cmp	r2, r3
 800d990:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d994:	fbb2 f6f3 	udiv	r6, r2, r3
 800d998:	d32e      	bcc.n	800d9f8 <quorem+0x96>
 800d99a:	f04f 0a00 	mov.w	sl, #0
 800d99e:	46c4      	mov	ip, r8
 800d9a0:	46ae      	mov	lr, r5
 800d9a2:	46d3      	mov	fp, sl
 800d9a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d9a8:	b298      	uxth	r0, r3
 800d9aa:	fb06 a000 	mla	r0, r6, r0, sl
 800d9ae:	0c02      	lsrs	r2, r0, #16
 800d9b0:	0c1b      	lsrs	r3, r3, #16
 800d9b2:	fb06 2303 	mla	r3, r6, r3, r2
 800d9b6:	f8de 2000 	ldr.w	r2, [lr]
 800d9ba:	b280      	uxth	r0, r0
 800d9bc:	b292      	uxth	r2, r2
 800d9be:	1a12      	subs	r2, r2, r0
 800d9c0:	445a      	add	r2, fp
 800d9c2:	f8de 0000 	ldr.w	r0, [lr]
 800d9c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d9ca:	b29b      	uxth	r3, r3
 800d9cc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d9d0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d9d4:	b292      	uxth	r2, r2
 800d9d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d9da:	45e1      	cmp	r9, ip
 800d9dc:	f84e 2b04 	str.w	r2, [lr], #4
 800d9e0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d9e4:	d2de      	bcs.n	800d9a4 <quorem+0x42>
 800d9e6:	9b00      	ldr	r3, [sp, #0]
 800d9e8:	58eb      	ldr	r3, [r5, r3]
 800d9ea:	b92b      	cbnz	r3, 800d9f8 <quorem+0x96>
 800d9ec:	9b01      	ldr	r3, [sp, #4]
 800d9ee:	3b04      	subs	r3, #4
 800d9f0:	429d      	cmp	r5, r3
 800d9f2:	461a      	mov	r2, r3
 800d9f4:	d32f      	bcc.n	800da56 <quorem+0xf4>
 800d9f6:	613c      	str	r4, [r7, #16]
 800d9f8:	4638      	mov	r0, r7
 800d9fa:	f001 f8c9 	bl	800eb90 <__mcmp>
 800d9fe:	2800      	cmp	r0, #0
 800da00:	db25      	blt.n	800da4e <quorem+0xec>
 800da02:	4629      	mov	r1, r5
 800da04:	2000      	movs	r0, #0
 800da06:	f858 2b04 	ldr.w	r2, [r8], #4
 800da0a:	f8d1 c000 	ldr.w	ip, [r1]
 800da0e:	fa1f fe82 	uxth.w	lr, r2
 800da12:	fa1f f38c 	uxth.w	r3, ip
 800da16:	eba3 030e 	sub.w	r3, r3, lr
 800da1a:	4403      	add	r3, r0
 800da1c:	0c12      	lsrs	r2, r2, #16
 800da1e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800da22:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800da26:	b29b      	uxth	r3, r3
 800da28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da2c:	45c1      	cmp	r9, r8
 800da2e:	f841 3b04 	str.w	r3, [r1], #4
 800da32:	ea4f 4022 	mov.w	r0, r2, asr #16
 800da36:	d2e6      	bcs.n	800da06 <quorem+0xa4>
 800da38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da40:	b922      	cbnz	r2, 800da4c <quorem+0xea>
 800da42:	3b04      	subs	r3, #4
 800da44:	429d      	cmp	r5, r3
 800da46:	461a      	mov	r2, r3
 800da48:	d30b      	bcc.n	800da62 <quorem+0x100>
 800da4a:	613c      	str	r4, [r7, #16]
 800da4c:	3601      	adds	r6, #1
 800da4e:	4630      	mov	r0, r6
 800da50:	b003      	add	sp, #12
 800da52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da56:	6812      	ldr	r2, [r2, #0]
 800da58:	3b04      	subs	r3, #4
 800da5a:	2a00      	cmp	r2, #0
 800da5c:	d1cb      	bne.n	800d9f6 <quorem+0x94>
 800da5e:	3c01      	subs	r4, #1
 800da60:	e7c6      	b.n	800d9f0 <quorem+0x8e>
 800da62:	6812      	ldr	r2, [r2, #0]
 800da64:	3b04      	subs	r3, #4
 800da66:	2a00      	cmp	r2, #0
 800da68:	d1ef      	bne.n	800da4a <quorem+0xe8>
 800da6a:	3c01      	subs	r4, #1
 800da6c:	e7ea      	b.n	800da44 <quorem+0xe2>
 800da6e:	2000      	movs	r0, #0
 800da70:	e7ee      	b.n	800da50 <quorem+0xee>
 800da72:	0000      	movs	r0, r0
 800da74:	0000      	movs	r0, r0
	...

0800da78 <_dtoa_r>:
 800da78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da7c:	69c7      	ldr	r7, [r0, #28]
 800da7e:	b097      	sub	sp, #92	@ 0x5c
 800da80:	ed8d 0b04 	vstr	d0, [sp, #16]
 800da84:	ec55 4b10 	vmov	r4, r5, d0
 800da88:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800da8a:	9107      	str	r1, [sp, #28]
 800da8c:	4681      	mov	r9, r0
 800da8e:	920c      	str	r2, [sp, #48]	@ 0x30
 800da90:	9311      	str	r3, [sp, #68]	@ 0x44
 800da92:	b97f      	cbnz	r7, 800dab4 <_dtoa_r+0x3c>
 800da94:	2010      	movs	r0, #16
 800da96:	f7fe ff73 	bl	800c980 <malloc>
 800da9a:	4602      	mov	r2, r0
 800da9c:	f8c9 001c 	str.w	r0, [r9, #28]
 800daa0:	b920      	cbnz	r0, 800daac <_dtoa_r+0x34>
 800daa2:	4ba9      	ldr	r3, [pc, #676]	@ (800dd48 <_dtoa_r+0x2d0>)
 800daa4:	21ef      	movs	r1, #239	@ 0xef
 800daa6:	48a9      	ldr	r0, [pc, #676]	@ (800dd4c <_dtoa_r+0x2d4>)
 800daa8:	f001 fc24 	bl	800f2f4 <__assert_func>
 800daac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dab0:	6007      	str	r7, [r0, #0]
 800dab2:	60c7      	str	r7, [r0, #12]
 800dab4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dab8:	6819      	ldr	r1, [r3, #0]
 800daba:	b159      	cbz	r1, 800dad4 <_dtoa_r+0x5c>
 800dabc:	685a      	ldr	r2, [r3, #4]
 800dabe:	604a      	str	r2, [r1, #4]
 800dac0:	2301      	movs	r3, #1
 800dac2:	4093      	lsls	r3, r2
 800dac4:	608b      	str	r3, [r1, #8]
 800dac6:	4648      	mov	r0, r9
 800dac8:	f000 fe30 	bl	800e72c <_Bfree>
 800dacc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dad0:	2200      	movs	r2, #0
 800dad2:	601a      	str	r2, [r3, #0]
 800dad4:	1e2b      	subs	r3, r5, #0
 800dad6:	bfb9      	ittee	lt
 800dad8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dadc:	9305      	strlt	r3, [sp, #20]
 800dade:	2300      	movge	r3, #0
 800dae0:	6033      	strge	r3, [r6, #0]
 800dae2:	9f05      	ldr	r7, [sp, #20]
 800dae4:	4b9a      	ldr	r3, [pc, #616]	@ (800dd50 <_dtoa_r+0x2d8>)
 800dae6:	bfbc      	itt	lt
 800dae8:	2201      	movlt	r2, #1
 800daea:	6032      	strlt	r2, [r6, #0]
 800daec:	43bb      	bics	r3, r7
 800daee:	d112      	bne.n	800db16 <_dtoa_r+0x9e>
 800daf0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800daf2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800daf6:	6013      	str	r3, [r2, #0]
 800daf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dafc:	4323      	orrs	r3, r4
 800dafe:	f000 855a 	beq.w	800e5b6 <_dtoa_r+0xb3e>
 800db02:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800db04:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800dd64 <_dtoa_r+0x2ec>
 800db08:	2b00      	cmp	r3, #0
 800db0a:	f000 855c 	beq.w	800e5c6 <_dtoa_r+0xb4e>
 800db0e:	f10a 0303 	add.w	r3, sl, #3
 800db12:	f000 bd56 	b.w	800e5c2 <_dtoa_r+0xb4a>
 800db16:	ed9d 7b04 	vldr	d7, [sp, #16]
 800db1a:	2200      	movs	r2, #0
 800db1c:	ec51 0b17 	vmov	r0, r1, d7
 800db20:	2300      	movs	r3, #0
 800db22:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800db26:	f7f2 ffdf 	bl	8000ae8 <__aeabi_dcmpeq>
 800db2a:	4680      	mov	r8, r0
 800db2c:	b158      	cbz	r0, 800db46 <_dtoa_r+0xce>
 800db2e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800db30:	2301      	movs	r3, #1
 800db32:	6013      	str	r3, [r2, #0]
 800db34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800db36:	b113      	cbz	r3, 800db3e <_dtoa_r+0xc6>
 800db38:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800db3a:	4b86      	ldr	r3, [pc, #536]	@ (800dd54 <_dtoa_r+0x2dc>)
 800db3c:	6013      	str	r3, [r2, #0]
 800db3e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800dd68 <_dtoa_r+0x2f0>
 800db42:	f000 bd40 	b.w	800e5c6 <_dtoa_r+0xb4e>
 800db46:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800db4a:	aa14      	add	r2, sp, #80	@ 0x50
 800db4c:	a915      	add	r1, sp, #84	@ 0x54
 800db4e:	4648      	mov	r0, r9
 800db50:	f001 f8ce 	bl	800ecf0 <__d2b>
 800db54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800db58:	9002      	str	r0, [sp, #8]
 800db5a:	2e00      	cmp	r6, #0
 800db5c:	d078      	beq.n	800dc50 <_dtoa_r+0x1d8>
 800db5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db60:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800db64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800db6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800db70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800db74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800db78:	4619      	mov	r1, r3
 800db7a:	2200      	movs	r2, #0
 800db7c:	4b76      	ldr	r3, [pc, #472]	@ (800dd58 <_dtoa_r+0x2e0>)
 800db7e:	f7f2 fb93 	bl	80002a8 <__aeabi_dsub>
 800db82:	a36b      	add	r3, pc, #428	@ (adr r3, 800dd30 <_dtoa_r+0x2b8>)
 800db84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db88:	f7f2 fd46 	bl	8000618 <__aeabi_dmul>
 800db8c:	a36a      	add	r3, pc, #424	@ (adr r3, 800dd38 <_dtoa_r+0x2c0>)
 800db8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db92:	f7f2 fb8b 	bl	80002ac <__adddf3>
 800db96:	4604      	mov	r4, r0
 800db98:	4630      	mov	r0, r6
 800db9a:	460d      	mov	r5, r1
 800db9c:	f7f2 fcd2 	bl	8000544 <__aeabi_i2d>
 800dba0:	a367      	add	r3, pc, #412	@ (adr r3, 800dd40 <_dtoa_r+0x2c8>)
 800dba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dba6:	f7f2 fd37 	bl	8000618 <__aeabi_dmul>
 800dbaa:	4602      	mov	r2, r0
 800dbac:	460b      	mov	r3, r1
 800dbae:	4620      	mov	r0, r4
 800dbb0:	4629      	mov	r1, r5
 800dbb2:	f7f2 fb7b 	bl	80002ac <__adddf3>
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	460d      	mov	r5, r1
 800dbba:	f7f2 ffdd 	bl	8000b78 <__aeabi_d2iz>
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	4607      	mov	r7, r0
 800dbc2:	2300      	movs	r3, #0
 800dbc4:	4620      	mov	r0, r4
 800dbc6:	4629      	mov	r1, r5
 800dbc8:	f7f2 ff98 	bl	8000afc <__aeabi_dcmplt>
 800dbcc:	b140      	cbz	r0, 800dbe0 <_dtoa_r+0x168>
 800dbce:	4638      	mov	r0, r7
 800dbd0:	f7f2 fcb8 	bl	8000544 <__aeabi_i2d>
 800dbd4:	4622      	mov	r2, r4
 800dbd6:	462b      	mov	r3, r5
 800dbd8:	f7f2 ff86 	bl	8000ae8 <__aeabi_dcmpeq>
 800dbdc:	b900      	cbnz	r0, 800dbe0 <_dtoa_r+0x168>
 800dbde:	3f01      	subs	r7, #1
 800dbe0:	2f16      	cmp	r7, #22
 800dbe2:	d852      	bhi.n	800dc8a <_dtoa_r+0x212>
 800dbe4:	4b5d      	ldr	r3, [pc, #372]	@ (800dd5c <_dtoa_r+0x2e4>)
 800dbe6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dbf2:	f7f2 ff83 	bl	8000afc <__aeabi_dcmplt>
 800dbf6:	2800      	cmp	r0, #0
 800dbf8:	d049      	beq.n	800dc8e <_dtoa_r+0x216>
 800dbfa:	3f01      	subs	r7, #1
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	9310      	str	r3, [sp, #64]	@ 0x40
 800dc00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dc02:	1b9b      	subs	r3, r3, r6
 800dc04:	1e5a      	subs	r2, r3, #1
 800dc06:	bf45      	ittet	mi
 800dc08:	f1c3 0301 	rsbmi	r3, r3, #1
 800dc0c:	9300      	strmi	r3, [sp, #0]
 800dc0e:	2300      	movpl	r3, #0
 800dc10:	2300      	movmi	r3, #0
 800dc12:	9206      	str	r2, [sp, #24]
 800dc14:	bf54      	ite	pl
 800dc16:	9300      	strpl	r3, [sp, #0]
 800dc18:	9306      	strmi	r3, [sp, #24]
 800dc1a:	2f00      	cmp	r7, #0
 800dc1c:	db39      	blt.n	800dc92 <_dtoa_r+0x21a>
 800dc1e:	9b06      	ldr	r3, [sp, #24]
 800dc20:	970d      	str	r7, [sp, #52]	@ 0x34
 800dc22:	443b      	add	r3, r7
 800dc24:	9306      	str	r3, [sp, #24]
 800dc26:	2300      	movs	r3, #0
 800dc28:	9308      	str	r3, [sp, #32]
 800dc2a:	9b07      	ldr	r3, [sp, #28]
 800dc2c:	2b09      	cmp	r3, #9
 800dc2e:	d863      	bhi.n	800dcf8 <_dtoa_r+0x280>
 800dc30:	2b05      	cmp	r3, #5
 800dc32:	bfc4      	itt	gt
 800dc34:	3b04      	subgt	r3, #4
 800dc36:	9307      	strgt	r3, [sp, #28]
 800dc38:	9b07      	ldr	r3, [sp, #28]
 800dc3a:	f1a3 0302 	sub.w	r3, r3, #2
 800dc3e:	bfcc      	ite	gt
 800dc40:	2400      	movgt	r4, #0
 800dc42:	2401      	movle	r4, #1
 800dc44:	2b03      	cmp	r3, #3
 800dc46:	d863      	bhi.n	800dd10 <_dtoa_r+0x298>
 800dc48:	e8df f003 	tbb	[pc, r3]
 800dc4c:	2b375452 	.word	0x2b375452
 800dc50:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dc54:	441e      	add	r6, r3
 800dc56:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dc5a:	2b20      	cmp	r3, #32
 800dc5c:	bfc1      	itttt	gt
 800dc5e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dc62:	409f      	lslgt	r7, r3
 800dc64:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dc68:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dc6c:	bfd6      	itet	le
 800dc6e:	f1c3 0320 	rsble	r3, r3, #32
 800dc72:	ea47 0003 	orrgt.w	r0, r7, r3
 800dc76:	fa04 f003 	lslle.w	r0, r4, r3
 800dc7a:	f7f2 fc53 	bl	8000524 <__aeabi_ui2d>
 800dc7e:	2201      	movs	r2, #1
 800dc80:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dc84:	3e01      	subs	r6, #1
 800dc86:	9212      	str	r2, [sp, #72]	@ 0x48
 800dc88:	e776      	b.n	800db78 <_dtoa_r+0x100>
 800dc8a:	2301      	movs	r3, #1
 800dc8c:	e7b7      	b.n	800dbfe <_dtoa_r+0x186>
 800dc8e:	9010      	str	r0, [sp, #64]	@ 0x40
 800dc90:	e7b6      	b.n	800dc00 <_dtoa_r+0x188>
 800dc92:	9b00      	ldr	r3, [sp, #0]
 800dc94:	1bdb      	subs	r3, r3, r7
 800dc96:	9300      	str	r3, [sp, #0]
 800dc98:	427b      	negs	r3, r7
 800dc9a:	9308      	str	r3, [sp, #32]
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	930d      	str	r3, [sp, #52]	@ 0x34
 800dca0:	e7c3      	b.n	800dc2a <_dtoa_r+0x1b2>
 800dca2:	2301      	movs	r3, #1
 800dca4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dca6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dca8:	eb07 0b03 	add.w	fp, r7, r3
 800dcac:	f10b 0301 	add.w	r3, fp, #1
 800dcb0:	2b01      	cmp	r3, #1
 800dcb2:	9303      	str	r3, [sp, #12]
 800dcb4:	bfb8      	it	lt
 800dcb6:	2301      	movlt	r3, #1
 800dcb8:	e006      	b.n	800dcc8 <_dtoa_r+0x250>
 800dcba:	2301      	movs	r3, #1
 800dcbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	dd28      	ble.n	800dd16 <_dtoa_r+0x29e>
 800dcc4:	469b      	mov	fp, r3
 800dcc6:	9303      	str	r3, [sp, #12]
 800dcc8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dccc:	2100      	movs	r1, #0
 800dcce:	2204      	movs	r2, #4
 800dcd0:	f102 0514 	add.w	r5, r2, #20
 800dcd4:	429d      	cmp	r5, r3
 800dcd6:	d926      	bls.n	800dd26 <_dtoa_r+0x2ae>
 800dcd8:	6041      	str	r1, [r0, #4]
 800dcda:	4648      	mov	r0, r9
 800dcdc:	f000 fce6 	bl	800e6ac <_Balloc>
 800dce0:	4682      	mov	sl, r0
 800dce2:	2800      	cmp	r0, #0
 800dce4:	d142      	bne.n	800dd6c <_dtoa_r+0x2f4>
 800dce6:	4b1e      	ldr	r3, [pc, #120]	@ (800dd60 <_dtoa_r+0x2e8>)
 800dce8:	4602      	mov	r2, r0
 800dcea:	f240 11af 	movw	r1, #431	@ 0x1af
 800dcee:	e6da      	b.n	800daa6 <_dtoa_r+0x2e>
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	e7e3      	b.n	800dcbc <_dtoa_r+0x244>
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	e7d5      	b.n	800dca4 <_dtoa_r+0x22c>
 800dcf8:	2401      	movs	r4, #1
 800dcfa:	2300      	movs	r3, #0
 800dcfc:	9307      	str	r3, [sp, #28]
 800dcfe:	9409      	str	r4, [sp, #36]	@ 0x24
 800dd00:	f04f 3bff 	mov.w	fp, #4294967295
 800dd04:	2200      	movs	r2, #0
 800dd06:	f8cd b00c 	str.w	fp, [sp, #12]
 800dd0a:	2312      	movs	r3, #18
 800dd0c:	920c      	str	r2, [sp, #48]	@ 0x30
 800dd0e:	e7db      	b.n	800dcc8 <_dtoa_r+0x250>
 800dd10:	2301      	movs	r3, #1
 800dd12:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd14:	e7f4      	b.n	800dd00 <_dtoa_r+0x288>
 800dd16:	f04f 0b01 	mov.w	fp, #1
 800dd1a:	f8cd b00c 	str.w	fp, [sp, #12]
 800dd1e:	465b      	mov	r3, fp
 800dd20:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800dd24:	e7d0      	b.n	800dcc8 <_dtoa_r+0x250>
 800dd26:	3101      	adds	r1, #1
 800dd28:	0052      	lsls	r2, r2, #1
 800dd2a:	e7d1      	b.n	800dcd0 <_dtoa_r+0x258>
 800dd2c:	f3af 8000 	nop.w
 800dd30:	636f4361 	.word	0x636f4361
 800dd34:	3fd287a7 	.word	0x3fd287a7
 800dd38:	8b60c8b3 	.word	0x8b60c8b3
 800dd3c:	3fc68a28 	.word	0x3fc68a28
 800dd40:	509f79fb 	.word	0x509f79fb
 800dd44:	3fd34413 	.word	0x3fd34413
 800dd48:	08021275 	.word	0x08021275
 800dd4c:	0802128c 	.word	0x0802128c
 800dd50:	7ff00000 	.word	0x7ff00000
 800dd54:	08021245 	.word	0x08021245
 800dd58:	3ff80000 	.word	0x3ff80000
 800dd5c:	080213e0 	.word	0x080213e0
 800dd60:	080212e4 	.word	0x080212e4
 800dd64:	08021271 	.word	0x08021271
 800dd68:	08021244 	.word	0x08021244
 800dd6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dd70:	6018      	str	r0, [r3, #0]
 800dd72:	9b03      	ldr	r3, [sp, #12]
 800dd74:	2b0e      	cmp	r3, #14
 800dd76:	f200 80a1 	bhi.w	800debc <_dtoa_r+0x444>
 800dd7a:	2c00      	cmp	r4, #0
 800dd7c:	f000 809e 	beq.w	800debc <_dtoa_r+0x444>
 800dd80:	2f00      	cmp	r7, #0
 800dd82:	dd33      	ble.n	800ddec <_dtoa_r+0x374>
 800dd84:	4b9c      	ldr	r3, [pc, #624]	@ (800dff8 <_dtoa_r+0x580>)
 800dd86:	f007 020f 	and.w	r2, r7, #15
 800dd8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd8e:	ed93 7b00 	vldr	d7, [r3]
 800dd92:	05f8      	lsls	r0, r7, #23
 800dd94:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dd98:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dd9c:	d516      	bpl.n	800ddcc <_dtoa_r+0x354>
 800dd9e:	4b97      	ldr	r3, [pc, #604]	@ (800dffc <_dtoa_r+0x584>)
 800dda0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dda4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dda8:	f7f2 fd60 	bl	800086c <__aeabi_ddiv>
 800ddac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ddb0:	f004 040f 	and.w	r4, r4, #15
 800ddb4:	2603      	movs	r6, #3
 800ddb6:	4d91      	ldr	r5, [pc, #580]	@ (800dffc <_dtoa_r+0x584>)
 800ddb8:	b954      	cbnz	r4, 800ddd0 <_dtoa_r+0x358>
 800ddba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ddbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddc2:	f7f2 fd53 	bl	800086c <__aeabi_ddiv>
 800ddc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ddca:	e028      	b.n	800de1e <_dtoa_r+0x3a6>
 800ddcc:	2602      	movs	r6, #2
 800ddce:	e7f2      	b.n	800ddb6 <_dtoa_r+0x33e>
 800ddd0:	07e1      	lsls	r1, r4, #31
 800ddd2:	d508      	bpl.n	800dde6 <_dtoa_r+0x36e>
 800ddd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ddd8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dddc:	f7f2 fc1c 	bl	8000618 <__aeabi_dmul>
 800dde0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dde4:	3601      	adds	r6, #1
 800dde6:	1064      	asrs	r4, r4, #1
 800dde8:	3508      	adds	r5, #8
 800ddea:	e7e5      	b.n	800ddb8 <_dtoa_r+0x340>
 800ddec:	f000 80af 	beq.w	800df4e <_dtoa_r+0x4d6>
 800ddf0:	427c      	negs	r4, r7
 800ddf2:	4b81      	ldr	r3, [pc, #516]	@ (800dff8 <_dtoa_r+0x580>)
 800ddf4:	4d81      	ldr	r5, [pc, #516]	@ (800dffc <_dtoa_r+0x584>)
 800ddf6:	f004 020f 	and.w	r2, r4, #15
 800ddfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ddfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800de06:	f7f2 fc07 	bl	8000618 <__aeabi_dmul>
 800de0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de0e:	1124      	asrs	r4, r4, #4
 800de10:	2300      	movs	r3, #0
 800de12:	2602      	movs	r6, #2
 800de14:	2c00      	cmp	r4, #0
 800de16:	f040 808f 	bne.w	800df38 <_dtoa_r+0x4c0>
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d1d3      	bne.n	800ddc6 <_dtoa_r+0x34e>
 800de1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800de20:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800de24:	2b00      	cmp	r3, #0
 800de26:	f000 8094 	beq.w	800df52 <_dtoa_r+0x4da>
 800de2a:	4b75      	ldr	r3, [pc, #468]	@ (800e000 <_dtoa_r+0x588>)
 800de2c:	2200      	movs	r2, #0
 800de2e:	4620      	mov	r0, r4
 800de30:	4629      	mov	r1, r5
 800de32:	f7f2 fe63 	bl	8000afc <__aeabi_dcmplt>
 800de36:	2800      	cmp	r0, #0
 800de38:	f000 808b 	beq.w	800df52 <_dtoa_r+0x4da>
 800de3c:	9b03      	ldr	r3, [sp, #12]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	f000 8087 	beq.w	800df52 <_dtoa_r+0x4da>
 800de44:	f1bb 0f00 	cmp.w	fp, #0
 800de48:	dd34      	ble.n	800deb4 <_dtoa_r+0x43c>
 800de4a:	4620      	mov	r0, r4
 800de4c:	4b6d      	ldr	r3, [pc, #436]	@ (800e004 <_dtoa_r+0x58c>)
 800de4e:	2200      	movs	r2, #0
 800de50:	4629      	mov	r1, r5
 800de52:	f7f2 fbe1 	bl	8000618 <__aeabi_dmul>
 800de56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de5a:	f107 38ff 	add.w	r8, r7, #4294967295
 800de5e:	3601      	adds	r6, #1
 800de60:	465c      	mov	r4, fp
 800de62:	4630      	mov	r0, r6
 800de64:	f7f2 fb6e 	bl	8000544 <__aeabi_i2d>
 800de68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de6c:	f7f2 fbd4 	bl	8000618 <__aeabi_dmul>
 800de70:	4b65      	ldr	r3, [pc, #404]	@ (800e008 <_dtoa_r+0x590>)
 800de72:	2200      	movs	r2, #0
 800de74:	f7f2 fa1a 	bl	80002ac <__adddf3>
 800de78:	4605      	mov	r5, r0
 800de7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800de7e:	2c00      	cmp	r4, #0
 800de80:	d16a      	bne.n	800df58 <_dtoa_r+0x4e0>
 800de82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de86:	4b61      	ldr	r3, [pc, #388]	@ (800e00c <_dtoa_r+0x594>)
 800de88:	2200      	movs	r2, #0
 800de8a:	f7f2 fa0d 	bl	80002a8 <__aeabi_dsub>
 800de8e:	4602      	mov	r2, r0
 800de90:	460b      	mov	r3, r1
 800de92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800de96:	462a      	mov	r2, r5
 800de98:	4633      	mov	r3, r6
 800de9a:	f7f2 fe4d 	bl	8000b38 <__aeabi_dcmpgt>
 800de9e:	2800      	cmp	r0, #0
 800dea0:	f040 8298 	bne.w	800e3d4 <_dtoa_r+0x95c>
 800dea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dea8:	462a      	mov	r2, r5
 800deaa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800deae:	f7f2 fe25 	bl	8000afc <__aeabi_dcmplt>
 800deb2:	bb38      	cbnz	r0, 800df04 <_dtoa_r+0x48c>
 800deb4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800deb8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800debc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800debe:	2b00      	cmp	r3, #0
 800dec0:	f2c0 8157 	blt.w	800e172 <_dtoa_r+0x6fa>
 800dec4:	2f0e      	cmp	r7, #14
 800dec6:	f300 8154 	bgt.w	800e172 <_dtoa_r+0x6fa>
 800deca:	4b4b      	ldr	r3, [pc, #300]	@ (800dff8 <_dtoa_r+0x580>)
 800decc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ded0:	ed93 7b00 	vldr	d7, [r3]
 800ded4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	ed8d 7b00 	vstr	d7, [sp]
 800dedc:	f280 80e5 	bge.w	800e0aa <_dtoa_r+0x632>
 800dee0:	9b03      	ldr	r3, [sp, #12]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	f300 80e1 	bgt.w	800e0aa <_dtoa_r+0x632>
 800dee8:	d10c      	bne.n	800df04 <_dtoa_r+0x48c>
 800deea:	4b48      	ldr	r3, [pc, #288]	@ (800e00c <_dtoa_r+0x594>)
 800deec:	2200      	movs	r2, #0
 800deee:	ec51 0b17 	vmov	r0, r1, d7
 800def2:	f7f2 fb91 	bl	8000618 <__aeabi_dmul>
 800def6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800defa:	f7f2 fe13 	bl	8000b24 <__aeabi_dcmpge>
 800defe:	2800      	cmp	r0, #0
 800df00:	f000 8266 	beq.w	800e3d0 <_dtoa_r+0x958>
 800df04:	2400      	movs	r4, #0
 800df06:	4625      	mov	r5, r4
 800df08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df0a:	4656      	mov	r6, sl
 800df0c:	ea6f 0803 	mvn.w	r8, r3
 800df10:	2700      	movs	r7, #0
 800df12:	4621      	mov	r1, r4
 800df14:	4648      	mov	r0, r9
 800df16:	f000 fc09 	bl	800e72c <_Bfree>
 800df1a:	2d00      	cmp	r5, #0
 800df1c:	f000 80bd 	beq.w	800e09a <_dtoa_r+0x622>
 800df20:	b12f      	cbz	r7, 800df2e <_dtoa_r+0x4b6>
 800df22:	42af      	cmp	r7, r5
 800df24:	d003      	beq.n	800df2e <_dtoa_r+0x4b6>
 800df26:	4639      	mov	r1, r7
 800df28:	4648      	mov	r0, r9
 800df2a:	f000 fbff 	bl	800e72c <_Bfree>
 800df2e:	4629      	mov	r1, r5
 800df30:	4648      	mov	r0, r9
 800df32:	f000 fbfb 	bl	800e72c <_Bfree>
 800df36:	e0b0      	b.n	800e09a <_dtoa_r+0x622>
 800df38:	07e2      	lsls	r2, r4, #31
 800df3a:	d505      	bpl.n	800df48 <_dtoa_r+0x4d0>
 800df3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800df40:	f7f2 fb6a 	bl	8000618 <__aeabi_dmul>
 800df44:	3601      	adds	r6, #1
 800df46:	2301      	movs	r3, #1
 800df48:	1064      	asrs	r4, r4, #1
 800df4a:	3508      	adds	r5, #8
 800df4c:	e762      	b.n	800de14 <_dtoa_r+0x39c>
 800df4e:	2602      	movs	r6, #2
 800df50:	e765      	b.n	800de1e <_dtoa_r+0x3a6>
 800df52:	9c03      	ldr	r4, [sp, #12]
 800df54:	46b8      	mov	r8, r7
 800df56:	e784      	b.n	800de62 <_dtoa_r+0x3ea>
 800df58:	4b27      	ldr	r3, [pc, #156]	@ (800dff8 <_dtoa_r+0x580>)
 800df5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800df60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800df64:	4454      	add	r4, sl
 800df66:	2900      	cmp	r1, #0
 800df68:	d054      	beq.n	800e014 <_dtoa_r+0x59c>
 800df6a:	4929      	ldr	r1, [pc, #164]	@ (800e010 <_dtoa_r+0x598>)
 800df6c:	2000      	movs	r0, #0
 800df6e:	f7f2 fc7d 	bl	800086c <__aeabi_ddiv>
 800df72:	4633      	mov	r3, r6
 800df74:	462a      	mov	r2, r5
 800df76:	f7f2 f997 	bl	80002a8 <__aeabi_dsub>
 800df7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800df7e:	4656      	mov	r6, sl
 800df80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df84:	f7f2 fdf8 	bl	8000b78 <__aeabi_d2iz>
 800df88:	4605      	mov	r5, r0
 800df8a:	f7f2 fadb 	bl	8000544 <__aeabi_i2d>
 800df8e:	4602      	mov	r2, r0
 800df90:	460b      	mov	r3, r1
 800df92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df96:	f7f2 f987 	bl	80002a8 <__aeabi_dsub>
 800df9a:	3530      	adds	r5, #48	@ 0x30
 800df9c:	4602      	mov	r2, r0
 800df9e:	460b      	mov	r3, r1
 800dfa0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dfa4:	f806 5b01 	strb.w	r5, [r6], #1
 800dfa8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dfac:	f7f2 fda6 	bl	8000afc <__aeabi_dcmplt>
 800dfb0:	2800      	cmp	r0, #0
 800dfb2:	d172      	bne.n	800e09a <_dtoa_r+0x622>
 800dfb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfb8:	4911      	ldr	r1, [pc, #68]	@ (800e000 <_dtoa_r+0x588>)
 800dfba:	2000      	movs	r0, #0
 800dfbc:	f7f2 f974 	bl	80002a8 <__aeabi_dsub>
 800dfc0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dfc4:	f7f2 fd9a 	bl	8000afc <__aeabi_dcmplt>
 800dfc8:	2800      	cmp	r0, #0
 800dfca:	f040 80b4 	bne.w	800e136 <_dtoa_r+0x6be>
 800dfce:	42a6      	cmp	r6, r4
 800dfd0:	f43f af70 	beq.w	800deb4 <_dtoa_r+0x43c>
 800dfd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dfd8:	4b0a      	ldr	r3, [pc, #40]	@ (800e004 <_dtoa_r+0x58c>)
 800dfda:	2200      	movs	r2, #0
 800dfdc:	f7f2 fb1c 	bl	8000618 <__aeabi_dmul>
 800dfe0:	4b08      	ldr	r3, [pc, #32]	@ (800e004 <_dtoa_r+0x58c>)
 800dfe2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfec:	f7f2 fb14 	bl	8000618 <__aeabi_dmul>
 800dff0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dff4:	e7c4      	b.n	800df80 <_dtoa_r+0x508>
 800dff6:	bf00      	nop
 800dff8:	080213e0 	.word	0x080213e0
 800dffc:	080213b8 	.word	0x080213b8
 800e000:	3ff00000 	.word	0x3ff00000
 800e004:	40240000 	.word	0x40240000
 800e008:	401c0000 	.word	0x401c0000
 800e00c:	40140000 	.word	0x40140000
 800e010:	3fe00000 	.word	0x3fe00000
 800e014:	4631      	mov	r1, r6
 800e016:	4628      	mov	r0, r5
 800e018:	f7f2 fafe 	bl	8000618 <__aeabi_dmul>
 800e01c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e020:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e022:	4656      	mov	r6, sl
 800e024:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e028:	f7f2 fda6 	bl	8000b78 <__aeabi_d2iz>
 800e02c:	4605      	mov	r5, r0
 800e02e:	f7f2 fa89 	bl	8000544 <__aeabi_i2d>
 800e032:	4602      	mov	r2, r0
 800e034:	460b      	mov	r3, r1
 800e036:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e03a:	f7f2 f935 	bl	80002a8 <__aeabi_dsub>
 800e03e:	3530      	adds	r5, #48	@ 0x30
 800e040:	f806 5b01 	strb.w	r5, [r6], #1
 800e044:	4602      	mov	r2, r0
 800e046:	460b      	mov	r3, r1
 800e048:	42a6      	cmp	r6, r4
 800e04a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e04e:	f04f 0200 	mov.w	r2, #0
 800e052:	d124      	bne.n	800e09e <_dtoa_r+0x626>
 800e054:	4baf      	ldr	r3, [pc, #700]	@ (800e314 <_dtoa_r+0x89c>)
 800e056:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e05a:	f7f2 f927 	bl	80002ac <__adddf3>
 800e05e:	4602      	mov	r2, r0
 800e060:	460b      	mov	r3, r1
 800e062:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e066:	f7f2 fd67 	bl	8000b38 <__aeabi_dcmpgt>
 800e06a:	2800      	cmp	r0, #0
 800e06c:	d163      	bne.n	800e136 <_dtoa_r+0x6be>
 800e06e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e072:	49a8      	ldr	r1, [pc, #672]	@ (800e314 <_dtoa_r+0x89c>)
 800e074:	2000      	movs	r0, #0
 800e076:	f7f2 f917 	bl	80002a8 <__aeabi_dsub>
 800e07a:	4602      	mov	r2, r0
 800e07c:	460b      	mov	r3, r1
 800e07e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e082:	f7f2 fd3b 	bl	8000afc <__aeabi_dcmplt>
 800e086:	2800      	cmp	r0, #0
 800e088:	f43f af14 	beq.w	800deb4 <_dtoa_r+0x43c>
 800e08c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e08e:	1e73      	subs	r3, r6, #1
 800e090:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e092:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e096:	2b30      	cmp	r3, #48	@ 0x30
 800e098:	d0f8      	beq.n	800e08c <_dtoa_r+0x614>
 800e09a:	4647      	mov	r7, r8
 800e09c:	e03b      	b.n	800e116 <_dtoa_r+0x69e>
 800e09e:	4b9e      	ldr	r3, [pc, #632]	@ (800e318 <_dtoa_r+0x8a0>)
 800e0a0:	f7f2 faba 	bl	8000618 <__aeabi_dmul>
 800e0a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e0a8:	e7bc      	b.n	800e024 <_dtoa_r+0x5ac>
 800e0aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e0ae:	4656      	mov	r6, sl
 800e0b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0b4:	4620      	mov	r0, r4
 800e0b6:	4629      	mov	r1, r5
 800e0b8:	f7f2 fbd8 	bl	800086c <__aeabi_ddiv>
 800e0bc:	f7f2 fd5c 	bl	8000b78 <__aeabi_d2iz>
 800e0c0:	4680      	mov	r8, r0
 800e0c2:	f7f2 fa3f 	bl	8000544 <__aeabi_i2d>
 800e0c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0ca:	f7f2 faa5 	bl	8000618 <__aeabi_dmul>
 800e0ce:	4602      	mov	r2, r0
 800e0d0:	460b      	mov	r3, r1
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	4629      	mov	r1, r5
 800e0d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e0da:	f7f2 f8e5 	bl	80002a8 <__aeabi_dsub>
 800e0de:	f806 4b01 	strb.w	r4, [r6], #1
 800e0e2:	9d03      	ldr	r5, [sp, #12]
 800e0e4:	eba6 040a 	sub.w	r4, r6, sl
 800e0e8:	42a5      	cmp	r5, r4
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	460b      	mov	r3, r1
 800e0ee:	d133      	bne.n	800e158 <_dtoa_r+0x6e0>
 800e0f0:	f7f2 f8dc 	bl	80002ac <__adddf3>
 800e0f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0f8:	4604      	mov	r4, r0
 800e0fa:	460d      	mov	r5, r1
 800e0fc:	f7f2 fd1c 	bl	8000b38 <__aeabi_dcmpgt>
 800e100:	b9c0      	cbnz	r0, 800e134 <_dtoa_r+0x6bc>
 800e102:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e106:	4620      	mov	r0, r4
 800e108:	4629      	mov	r1, r5
 800e10a:	f7f2 fced 	bl	8000ae8 <__aeabi_dcmpeq>
 800e10e:	b110      	cbz	r0, 800e116 <_dtoa_r+0x69e>
 800e110:	f018 0f01 	tst.w	r8, #1
 800e114:	d10e      	bne.n	800e134 <_dtoa_r+0x6bc>
 800e116:	9902      	ldr	r1, [sp, #8]
 800e118:	4648      	mov	r0, r9
 800e11a:	f000 fb07 	bl	800e72c <_Bfree>
 800e11e:	2300      	movs	r3, #0
 800e120:	7033      	strb	r3, [r6, #0]
 800e122:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e124:	3701      	adds	r7, #1
 800e126:	601f      	str	r7, [r3, #0]
 800e128:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	f000 824b 	beq.w	800e5c6 <_dtoa_r+0xb4e>
 800e130:	601e      	str	r6, [r3, #0]
 800e132:	e248      	b.n	800e5c6 <_dtoa_r+0xb4e>
 800e134:	46b8      	mov	r8, r7
 800e136:	4633      	mov	r3, r6
 800e138:	461e      	mov	r6, r3
 800e13a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e13e:	2a39      	cmp	r2, #57	@ 0x39
 800e140:	d106      	bne.n	800e150 <_dtoa_r+0x6d8>
 800e142:	459a      	cmp	sl, r3
 800e144:	d1f8      	bne.n	800e138 <_dtoa_r+0x6c0>
 800e146:	2230      	movs	r2, #48	@ 0x30
 800e148:	f108 0801 	add.w	r8, r8, #1
 800e14c:	f88a 2000 	strb.w	r2, [sl]
 800e150:	781a      	ldrb	r2, [r3, #0]
 800e152:	3201      	adds	r2, #1
 800e154:	701a      	strb	r2, [r3, #0]
 800e156:	e7a0      	b.n	800e09a <_dtoa_r+0x622>
 800e158:	4b6f      	ldr	r3, [pc, #444]	@ (800e318 <_dtoa_r+0x8a0>)
 800e15a:	2200      	movs	r2, #0
 800e15c:	f7f2 fa5c 	bl	8000618 <__aeabi_dmul>
 800e160:	2200      	movs	r2, #0
 800e162:	2300      	movs	r3, #0
 800e164:	4604      	mov	r4, r0
 800e166:	460d      	mov	r5, r1
 800e168:	f7f2 fcbe 	bl	8000ae8 <__aeabi_dcmpeq>
 800e16c:	2800      	cmp	r0, #0
 800e16e:	d09f      	beq.n	800e0b0 <_dtoa_r+0x638>
 800e170:	e7d1      	b.n	800e116 <_dtoa_r+0x69e>
 800e172:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e174:	2a00      	cmp	r2, #0
 800e176:	f000 80ea 	beq.w	800e34e <_dtoa_r+0x8d6>
 800e17a:	9a07      	ldr	r2, [sp, #28]
 800e17c:	2a01      	cmp	r2, #1
 800e17e:	f300 80cd 	bgt.w	800e31c <_dtoa_r+0x8a4>
 800e182:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e184:	2a00      	cmp	r2, #0
 800e186:	f000 80c1 	beq.w	800e30c <_dtoa_r+0x894>
 800e18a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e18e:	9c08      	ldr	r4, [sp, #32]
 800e190:	9e00      	ldr	r6, [sp, #0]
 800e192:	9a00      	ldr	r2, [sp, #0]
 800e194:	441a      	add	r2, r3
 800e196:	9200      	str	r2, [sp, #0]
 800e198:	9a06      	ldr	r2, [sp, #24]
 800e19a:	2101      	movs	r1, #1
 800e19c:	441a      	add	r2, r3
 800e19e:	4648      	mov	r0, r9
 800e1a0:	9206      	str	r2, [sp, #24]
 800e1a2:	f000 fb77 	bl	800e894 <__i2b>
 800e1a6:	4605      	mov	r5, r0
 800e1a8:	b166      	cbz	r6, 800e1c4 <_dtoa_r+0x74c>
 800e1aa:	9b06      	ldr	r3, [sp, #24]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	dd09      	ble.n	800e1c4 <_dtoa_r+0x74c>
 800e1b0:	42b3      	cmp	r3, r6
 800e1b2:	9a00      	ldr	r2, [sp, #0]
 800e1b4:	bfa8      	it	ge
 800e1b6:	4633      	movge	r3, r6
 800e1b8:	1ad2      	subs	r2, r2, r3
 800e1ba:	9200      	str	r2, [sp, #0]
 800e1bc:	9a06      	ldr	r2, [sp, #24]
 800e1be:	1af6      	subs	r6, r6, r3
 800e1c0:	1ad3      	subs	r3, r2, r3
 800e1c2:	9306      	str	r3, [sp, #24]
 800e1c4:	9b08      	ldr	r3, [sp, #32]
 800e1c6:	b30b      	cbz	r3, 800e20c <_dtoa_r+0x794>
 800e1c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	f000 80c6 	beq.w	800e35c <_dtoa_r+0x8e4>
 800e1d0:	2c00      	cmp	r4, #0
 800e1d2:	f000 80c0 	beq.w	800e356 <_dtoa_r+0x8de>
 800e1d6:	4629      	mov	r1, r5
 800e1d8:	4622      	mov	r2, r4
 800e1da:	4648      	mov	r0, r9
 800e1dc:	f000 fc12 	bl	800ea04 <__pow5mult>
 800e1e0:	9a02      	ldr	r2, [sp, #8]
 800e1e2:	4601      	mov	r1, r0
 800e1e4:	4605      	mov	r5, r0
 800e1e6:	4648      	mov	r0, r9
 800e1e8:	f000 fb6a 	bl	800e8c0 <__multiply>
 800e1ec:	9902      	ldr	r1, [sp, #8]
 800e1ee:	4680      	mov	r8, r0
 800e1f0:	4648      	mov	r0, r9
 800e1f2:	f000 fa9b 	bl	800e72c <_Bfree>
 800e1f6:	9b08      	ldr	r3, [sp, #32]
 800e1f8:	1b1b      	subs	r3, r3, r4
 800e1fa:	9308      	str	r3, [sp, #32]
 800e1fc:	f000 80b1 	beq.w	800e362 <_dtoa_r+0x8ea>
 800e200:	9a08      	ldr	r2, [sp, #32]
 800e202:	4641      	mov	r1, r8
 800e204:	4648      	mov	r0, r9
 800e206:	f000 fbfd 	bl	800ea04 <__pow5mult>
 800e20a:	9002      	str	r0, [sp, #8]
 800e20c:	2101      	movs	r1, #1
 800e20e:	4648      	mov	r0, r9
 800e210:	f000 fb40 	bl	800e894 <__i2b>
 800e214:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e216:	4604      	mov	r4, r0
 800e218:	2b00      	cmp	r3, #0
 800e21a:	f000 81d8 	beq.w	800e5ce <_dtoa_r+0xb56>
 800e21e:	461a      	mov	r2, r3
 800e220:	4601      	mov	r1, r0
 800e222:	4648      	mov	r0, r9
 800e224:	f000 fbee 	bl	800ea04 <__pow5mult>
 800e228:	9b07      	ldr	r3, [sp, #28]
 800e22a:	2b01      	cmp	r3, #1
 800e22c:	4604      	mov	r4, r0
 800e22e:	f300 809f 	bgt.w	800e370 <_dtoa_r+0x8f8>
 800e232:	9b04      	ldr	r3, [sp, #16]
 800e234:	2b00      	cmp	r3, #0
 800e236:	f040 8097 	bne.w	800e368 <_dtoa_r+0x8f0>
 800e23a:	9b05      	ldr	r3, [sp, #20]
 800e23c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e240:	2b00      	cmp	r3, #0
 800e242:	f040 8093 	bne.w	800e36c <_dtoa_r+0x8f4>
 800e246:	9b05      	ldr	r3, [sp, #20]
 800e248:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e24c:	0d1b      	lsrs	r3, r3, #20
 800e24e:	051b      	lsls	r3, r3, #20
 800e250:	b133      	cbz	r3, 800e260 <_dtoa_r+0x7e8>
 800e252:	9b00      	ldr	r3, [sp, #0]
 800e254:	3301      	adds	r3, #1
 800e256:	9300      	str	r3, [sp, #0]
 800e258:	9b06      	ldr	r3, [sp, #24]
 800e25a:	3301      	adds	r3, #1
 800e25c:	9306      	str	r3, [sp, #24]
 800e25e:	2301      	movs	r3, #1
 800e260:	9308      	str	r3, [sp, #32]
 800e262:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e264:	2b00      	cmp	r3, #0
 800e266:	f000 81b8 	beq.w	800e5da <_dtoa_r+0xb62>
 800e26a:	6923      	ldr	r3, [r4, #16]
 800e26c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e270:	6918      	ldr	r0, [r3, #16]
 800e272:	f000 fac3 	bl	800e7fc <__hi0bits>
 800e276:	f1c0 0020 	rsb	r0, r0, #32
 800e27a:	9b06      	ldr	r3, [sp, #24]
 800e27c:	4418      	add	r0, r3
 800e27e:	f010 001f 	ands.w	r0, r0, #31
 800e282:	f000 8082 	beq.w	800e38a <_dtoa_r+0x912>
 800e286:	f1c0 0320 	rsb	r3, r0, #32
 800e28a:	2b04      	cmp	r3, #4
 800e28c:	dd73      	ble.n	800e376 <_dtoa_r+0x8fe>
 800e28e:	9b00      	ldr	r3, [sp, #0]
 800e290:	f1c0 001c 	rsb	r0, r0, #28
 800e294:	4403      	add	r3, r0
 800e296:	9300      	str	r3, [sp, #0]
 800e298:	9b06      	ldr	r3, [sp, #24]
 800e29a:	4403      	add	r3, r0
 800e29c:	4406      	add	r6, r0
 800e29e:	9306      	str	r3, [sp, #24]
 800e2a0:	9b00      	ldr	r3, [sp, #0]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	dd05      	ble.n	800e2b2 <_dtoa_r+0x83a>
 800e2a6:	9902      	ldr	r1, [sp, #8]
 800e2a8:	461a      	mov	r2, r3
 800e2aa:	4648      	mov	r0, r9
 800e2ac:	f000 fc04 	bl	800eab8 <__lshift>
 800e2b0:	9002      	str	r0, [sp, #8]
 800e2b2:	9b06      	ldr	r3, [sp, #24]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	dd05      	ble.n	800e2c4 <_dtoa_r+0x84c>
 800e2b8:	4621      	mov	r1, r4
 800e2ba:	461a      	mov	r2, r3
 800e2bc:	4648      	mov	r0, r9
 800e2be:	f000 fbfb 	bl	800eab8 <__lshift>
 800e2c2:	4604      	mov	r4, r0
 800e2c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d061      	beq.n	800e38e <_dtoa_r+0x916>
 800e2ca:	9802      	ldr	r0, [sp, #8]
 800e2cc:	4621      	mov	r1, r4
 800e2ce:	f000 fc5f 	bl	800eb90 <__mcmp>
 800e2d2:	2800      	cmp	r0, #0
 800e2d4:	da5b      	bge.n	800e38e <_dtoa_r+0x916>
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	9902      	ldr	r1, [sp, #8]
 800e2da:	220a      	movs	r2, #10
 800e2dc:	4648      	mov	r0, r9
 800e2de:	f000 fa47 	bl	800e770 <__multadd>
 800e2e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2e4:	9002      	str	r0, [sp, #8]
 800e2e6:	f107 38ff 	add.w	r8, r7, #4294967295
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	f000 8177 	beq.w	800e5de <_dtoa_r+0xb66>
 800e2f0:	4629      	mov	r1, r5
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	220a      	movs	r2, #10
 800e2f6:	4648      	mov	r0, r9
 800e2f8:	f000 fa3a 	bl	800e770 <__multadd>
 800e2fc:	f1bb 0f00 	cmp.w	fp, #0
 800e300:	4605      	mov	r5, r0
 800e302:	dc6f      	bgt.n	800e3e4 <_dtoa_r+0x96c>
 800e304:	9b07      	ldr	r3, [sp, #28]
 800e306:	2b02      	cmp	r3, #2
 800e308:	dc49      	bgt.n	800e39e <_dtoa_r+0x926>
 800e30a:	e06b      	b.n	800e3e4 <_dtoa_r+0x96c>
 800e30c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e30e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e312:	e73c      	b.n	800e18e <_dtoa_r+0x716>
 800e314:	3fe00000 	.word	0x3fe00000
 800e318:	40240000 	.word	0x40240000
 800e31c:	9b03      	ldr	r3, [sp, #12]
 800e31e:	1e5c      	subs	r4, r3, #1
 800e320:	9b08      	ldr	r3, [sp, #32]
 800e322:	42a3      	cmp	r3, r4
 800e324:	db09      	blt.n	800e33a <_dtoa_r+0x8c2>
 800e326:	1b1c      	subs	r4, r3, r4
 800e328:	9b03      	ldr	r3, [sp, #12]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	f6bf af30 	bge.w	800e190 <_dtoa_r+0x718>
 800e330:	9b00      	ldr	r3, [sp, #0]
 800e332:	9a03      	ldr	r2, [sp, #12]
 800e334:	1a9e      	subs	r6, r3, r2
 800e336:	2300      	movs	r3, #0
 800e338:	e72b      	b.n	800e192 <_dtoa_r+0x71a>
 800e33a:	9b08      	ldr	r3, [sp, #32]
 800e33c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e33e:	9408      	str	r4, [sp, #32]
 800e340:	1ae3      	subs	r3, r4, r3
 800e342:	441a      	add	r2, r3
 800e344:	9e00      	ldr	r6, [sp, #0]
 800e346:	9b03      	ldr	r3, [sp, #12]
 800e348:	920d      	str	r2, [sp, #52]	@ 0x34
 800e34a:	2400      	movs	r4, #0
 800e34c:	e721      	b.n	800e192 <_dtoa_r+0x71a>
 800e34e:	9c08      	ldr	r4, [sp, #32]
 800e350:	9e00      	ldr	r6, [sp, #0]
 800e352:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e354:	e728      	b.n	800e1a8 <_dtoa_r+0x730>
 800e356:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e35a:	e751      	b.n	800e200 <_dtoa_r+0x788>
 800e35c:	9a08      	ldr	r2, [sp, #32]
 800e35e:	9902      	ldr	r1, [sp, #8]
 800e360:	e750      	b.n	800e204 <_dtoa_r+0x78c>
 800e362:	f8cd 8008 	str.w	r8, [sp, #8]
 800e366:	e751      	b.n	800e20c <_dtoa_r+0x794>
 800e368:	2300      	movs	r3, #0
 800e36a:	e779      	b.n	800e260 <_dtoa_r+0x7e8>
 800e36c:	9b04      	ldr	r3, [sp, #16]
 800e36e:	e777      	b.n	800e260 <_dtoa_r+0x7e8>
 800e370:	2300      	movs	r3, #0
 800e372:	9308      	str	r3, [sp, #32]
 800e374:	e779      	b.n	800e26a <_dtoa_r+0x7f2>
 800e376:	d093      	beq.n	800e2a0 <_dtoa_r+0x828>
 800e378:	9a00      	ldr	r2, [sp, #0]
 800e37a:	331c      	adds	r3, #28
 800e37c:	441a      	add	r2, r3
 800e37e:	9200      	str	r2, [sp, #0]
 800e380:	9a06      	ldr	r2, [sp, #24]
 800e382:	441a      	add	r2, r3
 800e384:	441e      	add	r6, r3
 800e386:	9206      	str	r2, [sp, #24]
 800e388:	e78a      	b.n	800e2a0 <_dtoa_r+0x828>
 800e38a:	4603      	mov	r3, r0
 800e38c:	e7f4      	b.n	800e378 <_dtoa_r+0x900>
 800e38e:	9b03      	ldr	r3, [sp, #12]
 800e390:	2b00      	cmp	r3, #0
 800e392:	46b8      	mov	r8, r7
 800e394:	dc20      	bgt.n	800e3d8 <_dtoa_r+0x960>
 800e396:	469b      	mov	fp, r3
 800e398:	9b07      	ldr	r3, [sp, #28]
 800e39a:	2b02      	cmp	r3, #2
 800e39c:	dd1e      	ble.n	800e3dc <_dtoa_r+0x964>
 800e39e:	f1bb 0f00 	cmp.w	fp, #0
 800e3a2:	f47f adb1 	bne.w	800df08 <_dtoa_r+0x490>
 800e3a6:	4621      	mov	r1, r4
 800e3a8:	465b      	mov	r3, fp
 800e3aa:	2205      	movs	r2, #5
 800e3ac:	4648      	mov	r0, r9
 800e3ae:	f000 f9df 	bl	800e770 <__multadd>
 800e3b2:	4601      	mov	r1, r0
 800e3b4:	4604      	mov	r4, r0
 800e3b6:	9802      	ldr	r0, [sp, #8]
 800e3b8:	f000 fbea 	bl	800eb90 <__mcmp>
 800e3bc:	2800      	cmp	r0, #0
 800e3be:	f77f ada3 	ble.w	800df08 <_dtoa_r+0x490>
 800e3c2:	4656      	mov	r6, sl
 800e3c4:	2331      	movs	r3, #49	@ 0x31
 800e3c6:	f806 3b01 	strb.w	r3, [r6], #1
 800e3ca:	f108 0801 	add.w	r8, r8, #1
 800e3ce:	e59f      	b.n	800df10 <_dtoa_r+0x498>
 800e3d0:	9c03      	ldr	r4, [sp, #12]
 800e3d2:	46b8      	mov	r8, r7
 800e3d4:	4625      	mov	r5, r4
 800e3d6:	e7f4      	b.n	800e3c2 <_dtoa_r+0x94a>
 800e3d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e3dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	f000 8101 	beq.w	800e5e6 <_dtoa_r+0xb6e>
 800e3e4:	2e00      	cmp	r6, #0
 800e3e6:	dd05      	ble.n	800e3f4 <_dtoa_r+0x97c>
 800e3e8:	4629      	mov	r1, r5
 800e3ea:	4632      	mov	r2, r6
 800e3ec:	4648      	mov	r0, r9
 800e3ee:	f000 fb63 	bl	800eab8 <__lshift>
 800e3f2:	4605      	mov	r5, r0
 800e3f4:	9b08      	ldr	r3, [sp, #32]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d05c      	beq.n	800e4b4 <_dtoa_r+0xa3c>
 800e3fa:	6869      	ldr	r1, [r5, #4]
 800e3fc:	4648      	mov	r0, r9
 800e3fe:	f000 f955 	bl	800e6ac <_Balloc>
 800e402:	4606      	mov	r6, r0
 800e404:	b928      	cbnz	r0, 800e412 <_dtoa_r+0x99a>
 800e406:	4b82      	ldr	r3, [pc, #520]	@ (800e610 <_dtoa_r+0xb98>)
 800e408:	4602      	mov	r2, r0
 800e40a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e40e:	f7ff bb4a 	b.w	800daa6 <_dtoa_r+0x2e>
 800e412:	692a      	ldr	r2, [r5, #16]
 800e414:	3202      	adds	r2, #2
 800e416:	0092      	lsls	r2, r2, #2
 800e418:	f105 010c 	add.w	r1, r5, #12
 800e41c:	300c      	adds	r0, #12
 800e41e:	f7ff fa92 	bl	800d946 <memcpy>
 800e422:	2201      	movs	r2, #1
 800e424:	4631      	mov	r1, r6
 800e426:	4648      	mov	r0, r9
 800e428:	f000 fb46 	bl	800eab8 <__lshift>
 800e42c:	f10a 0301 	add.w	r3, sl, #1
 800e430:	9300      	str	r3, [sp, #0]
 800e432:	eb0a 030b 	add.w	r3, sl, fp
 800e436:	9308      	str	r3, [sp, #32]
 800e438:	9b04      	ldr	r3, [sp, #16]
 800e43a:	f003 0301 	and.w	r3, r3, #1
 800e43e:	462f      	mov	r7, r5
 800e440:	9306      	str	r3, [sp, #24]
 800e442:	4605      	mov	r5, r0
 800e444:	9b00      	ldr	r3, [sp, #0]
 800e446:	9802      	ldr	r0, [sp, #8]
 800e448:	4621      	mov	r1, r4
 800e44a:	f103 3bff 	add.w	fp, r3, #4294967295
 800e44e:	f7ff fa88 	bl	800d962 <quorem>
 800e452:	4603      	mov	r3, r0
 800e454:	3330      	adds	r3, #48	@ 0x30
 800e456:	9003      	str	r0, [sp, #12]
 800e458:	4639      	mov	r1, r7
 800e45a:	9802      	ldr	r0, [sp, #8]
 800e45c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e45e:	f000 fb97 	bl	800eb90 <__mcmp>
 800e462:	462a      	mov	r2, r5
 800e464:	9004      	str	r0, [sp, #16]
 800e466:	4621      	mov	r1, r4
 800e468:	4648      	mov	r0, r9
 800e46a:	f000 fbad 	bl	800ebc8 <__mdiff>
 800e46e:	68c2      	ldr	r2, [r0, #12]
 800e470:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e472:	4606      	mov	r6, r0
 800e474:	bb02      	cbnz	r2, 800e4b8 <_dtoa_r+0xa40>
 800e476:	4601      	mov	r1, r0
 800e478:	9802      	ldr	r0, [sp, #8]
 800e47a:	f000 fb89 	bl	800eb90 <__mcmp>
 800e47e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e480:	4602      	mov	r2, r0
 800e482:	4631      	mov	r1, r6
 800e484:	4648      	mov	r0, r9
 800e486:	920c      	str	r2, [sp, #48]	@ 0x30
 800e488:	9309      	str	r3, [sp, #36]	@ 0x24
 800e48a:	f000 f94f 	bl	800e72c <_Bfree>
 800e48e:	9b07      	ldr	r3, [sp, #28]
 800e490:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e492:	9e00      	ldr	r6, [sp, #0]
 800e494:	ea42 0103 	orr.w	r1, r2, r3
 800e498:	9b06      	ldr	r3, [sp, #24]
 800e49a:	4319      	orrs	r1, r3
 800e49c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e49e:	d10d      	bne.n	800e4bc <_dtoa_r+0xa44>
 800e4a0:	2b39      	cmp	r3, #57	@ 0x39
 800e4a2:	d027      	beq.n	800e4f4 <_dtoa_r+0xa7c>
 800e4a4:	9a04      	ldr	r2, [sp, #16]
 800e4a6:	2a00      	cmp	r2, #0
 800e4a8:	dd01      	ble.n	800e4ae <_dtoa_r+0xa36>
 800e4aa:	9b03      	ldr	r3, [sp, #12]
 800e4ac:	3331      	adds	r3, #49	@ 0x31
 800e4ae:	f88b 3000 	strb.w	r3, [fp]
 800e4b2:	e52e      	b.n	800df12 <_dtoa_r+0x49a>
 800e4b4:	4628      	mov	r0, r5
 800e4b6:	e7b9      	b.n	800e42c <_dtoa_r+0x9b4>
 800e4b8:	2201      	movs	r2, #1
 800e4ba:	e7e2      	b.n	800e482 <_dtoa_r+0xa0a>
 800e4bc:	9904      	ldr	r1, [sp, #16]
 800e4be:	2900      	cmp	r1, #0
 800e4c0:	db04      	blt.n	800e4cc <_dtoa_r+0xa54>
 800e4c2:	9807      	ldr	r0, [sp, #28]
 800e4c4:	4301      	orrs	r1, r0
 800e4c6:	9806      	ldr	r0, [sp, #24]
 800e4c8:	4301      	orrs	r1, r0
 800e4ca:	d120      	bne.n	800e50e <_dtoa_r+0xa96>
 800e4cc:	2a00      	cmp	r2, #0
 800e4ce:	ddee      	ble.n	800e4ae <_dtoa_r+0xa36>
 800e4d0:	9902      	ldr	r1, [sp, #8]
 800e4d2:	9300      	str	r3, [sp, #0]
 800e4d4:	2201      	movs	r2, #1
 800e4d6:	4648      	mov	r0, r9
 800e4d8:	f000 faee 	bl	800eab8 <__lshift>
 800e4dc:	4621      	mov	r1, r4
 800e4de:	9002      	str	r0, [sp, #8]
 800e4e0:	f000 fb56 	bl	800eb90 <__mcmp>
 800e4e4:	2800      	cmp	r0, #0
 800e4e6:	9b00      	ldr	r3, [sp, #0]
 800e4e8:	dc02      	bgt.n	800e4f0 <_dtoa_r+0xa78>
 800e4ea:	d1e0      	bne.n	800e4ae <_dtoa_r+0xa36>
 800e4ec:	07da      	lsls	r2, r3, #31
 800e4ee:	d5de      	bpl.n	800e4ae <_dtoa_r+0xa36>
 800e4f0:	2b39      	cmp	r3, #57	@ 0x39
 800e4f2:	d1da      	bne.n	800e4aa <_dtoa_r+0xa32>
 800e4f4:	2339      	movs	r3, #57	@ 0x39
 800e4f6:	f88b 3000 	strb.w	r3, [fp]
 800e4fa:	4633      	mov	r3, r6
 800e4fc:	461e      	mov	r6, r3
 800e4fe:	3b01      	subs	r3, #1
 800e500:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e504:	2a39      	cmp	r2, #57	@ 0x39
 800e506:	d04e      	beq.n	800e5a6 <_dtoa_r+0xb2e>
 800e508:	3201      	adds	r2, #1
 800e50a:	701a      	strb	r2, [r3, #0]
 800e50c:	e501      	b.n	800df12 <_dtoa_r+0x49a>
 800e50e:	2a00      	cmp	r2, #0
 800e510:	dd03      	ble.n	800e51a <_dtoa_r+0xaa2>
 800e512:	2b39      	cmp	r3, #57	@ 0x39
 800e514:	d0ee      	beq.n	800e4f4 <_dtoa_r+0xa7c>
 800e516:	3301      	adds	r3, #1
 800e518:	e7c9      	b.n	800e4ae <_dtoa_r+0xa36>
 800e51a:	9a00      	ldr	r2, [sp, #0]
 800e51c:	9908      	ldr	r1, [sp, #32]
 800e51e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e522:	428a      	cmp	r2, r1
 800e524:	d028      	beq.n	800e578 <_dtoa_r+0xb00>
 800e526:	9902      	ldr	r1, [sp, #8]
 800e528:	2300      	movs	r3, #0
 800e52a:	220a      	movs	r2, #10
 800e52c:	4648      	mov	r0, r9
 800e52e:	f000 f91f 	bl	800e770 <__multadd>
 800e532:	42af      	cmp	r7, r5
 800e534:	9002      	str	r0, [sp, #8]
 800e536:	f04f 0300 	mov.w	r3, #0
 800e53a:	f04f 020a 	mov.w	r2, #10
 800e53e:	4639      	mov	r1, r7
 800e540:	4648      	mov	r0, r9
 800e542:	d107      	bne.n	800e554 <_dtoa_r+0xadc>
 800e544:	f000 f914 	bl	800e770 <__multadd>
 800e548:	4607      	mov	r7, r0
 800e54a:	4605      	mov	r5, r0
 800e54c:	9b00      	ldr	r3, [sp, #0]
 800e54e:	3301      	adds	r3, #1
 800e550:	9300      	str	r3, [sp, #0]
 800e552:	e777      	b.n	800e444 <_dtoa_r+0x9cc>
 800e554:	f000 f90c 	bl	800e770 <__multadd>
 800e558:	4629      	mov	r1, r5
 800e55a:	4607      	mov	r7, r0
 800e55c:	2300      	movs	r3, #0
 800e55e:	220a      	movs	r2, #10
 800e560:	4648      	mov	r0, r9
 800e562:	f000 f905 	bl	800e770 <__multadd>
 800e566:	4605      	mov	r5, r0
 800e568:	e7f0      	b.n	800e54c <_dtoa_r+0xad4>
 800e56a:	f1bb 0f00 	cmp.w	fp, #0
 800e56e:	bfcc      	ite	gt
 800e570:	465e      	movgt	r6, fp
 800e572:	2601      	movle	r6, #1
 800e574:	4456      	add	r6, sl
 800e576:	2700      	movs	r7, #0
 800e578:	9902      	ldr	r1, [sp, #8]
 800e57a:	9300      	str	r3, [sp, #0]
 800e57c:	2201      	movs	r2, #1
 800e57e:	4648      	mov	r0, r9
 800e580:	f000 fa9a 	bl	800eab8 <__lshift>
 800e584:	4621      	mov	r1, r4
 800e586:	9002      	str	r0, [sp, #8]
 800e588:	f000 fb02 	bl	800eb90 <__mcmp>
 800e58c:	2800      	cmp	r0, #0
 800e58e:	dcb4      	bgt.n	800e4fa <_dtoa_r+0xa82>
 800e590:	d102      	bne.n	800e598 <_dtoa_r+0xb20>
 800e592:	9b00      	ldr	r3, [sp, #0]
 800e594:	07db      	lsls	r3, r3, #31
 800e596:	d4b0      	bmi.n	800e4fa <_dtoa_r+0xa82>
 800e598:	4633      	mov	r3, r6
 800e59a:	461e      	mov	r6, r3
 800e59c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e5a0:	2a30      	cmp	r2, #48	@ 0x30
 800e5a2:	d0fa      	beq.n	800e59a <_dtoa_r+0xb22>
 800e5a4:	e4b5      	b.n	800df12 <_dtoa_r+0x49a>
 800e5a6:	459a      	cmp	sl, r3
 800e5a8:	d1a8      	bne.n	800e4fc <_dtoa_r+0xa84>
 800e5aa:	2331      	movs	r3, #49	@ 0x31
 800e5ac:	f108 0801 	add.w	r8, r8, #1
 800e5b0:	f88a 3000 	strb.w	r3, [sl]
 800e5b4:	e4ad      	b.n	800df12 <_dtoa_r+0x49a>
 800e5b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e5b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e614 <_dtoa_r+0xb9c>
 800e5bc:	b11b      	cbz	r3, 800e5c6 <_dtoa_r+0xb4e>
 800e5be:	f10a 0308 	add.w	r3, sl, #8
 800e5c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e5c4:	6013      	str	r3, [r2, #0]
 800e5c6:	4650      	mov	r0, sl
 800e5c8:	b017      	add	sp, #92	@ 0x5c
 800e5ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ce:	9b07      	ldr	r3, [sp, #28]
 800e5d0:	2b01      	cmp	r3, #1
 800e5d2:	f77f ae2e 	ble.w	800e232 <_dtoa_r+0x7ba>
 800e5d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e5d8:	9308      	str	r3, [sp, #32]
 800e5da:	2001      	movs	r0, #1
 800e5dc:	e64d      	b.n	800e27a <_dtoa_r+0x802>
 800e5de:	f1bb 0f00 	cmp.w	fp, #0
 800e5e2:	f77f aed9 	ble.w	800e398 <_dtoa_r+0x920>
 800e5e6:	4656      	mov	r6, sl
 800e5e8:	9802      	ldr	r0, [sp, #8]
 800e5ea:	4621      	mov	r1, r4
 800e5ec:	f7ff f9b9 	bl	800d962 <quorem>
 800e5f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e5f4:	f806 3b01 	strb.w	r3, [r6], #1
 800e5f8:	eba6 020a 	sub.w	r2, r6, sl
 800e5fc:	4593      	cmp	fp, r2
 800e5fe:	ddb4      	ble.n	800e56a <_dtoa_r+0xaf2>
 800e600:	9902      	ldr	r1, [sp, #8]
 800e602:	2300      	movs	r3, #0
 800e604:	220a      	movs	r2, #10
 800e606:	4648      	mov	r0, r9
 800e608:	f000 f8b2 	bl	800e770 <__multadd>
 800e60c:	9002      	str	r0, [sp, #8]
 800e60e:	e7eb      	b.n	800e5e8 <_dtoa_r+0xb70>
 800e610:	080212e4 	.word	0x080212e4
 800e614:	08021268 	.word	0x08021268

0800e618 <_free_r>:
 800e618:	b538      	push	{r3, r4, r5, lr}
 800e61a:	4605      	mov	r5, r0
 800e61c:	2900      	cmp	r1, #0
 800e61e:	d041      	beq.n	800e6a4 <_free_r+0x8c>
 800e620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e624:	1f0c      	subs	r4, r1, #4
 800e626:	2b00      	cmp	r3, #0
 800e628:	bfb8      	it	lt
 800e62a:	18e4      	addlt	r4, r4, r3
 800e62c:	f7fe fa52 	bl	800cad4 <__malloc_lock>
 800e630:	4a1d      	ldr	r2, [pc, #116]	@ (800e6a8 <_free_r+0x90>)
 800e632:	6813      	ldr	r3, [r2, #0]
 800e634:	b933      	cbnz	r3, 800e644 <_free_r+0x2c>
 800e636:	6063      	str	r3, [r4, #4]
 800e638:	6014      	str	r4, [r2, #0]
 800e63a:	4628      	mov	r0, r5
 800e63c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e640:	f7fe ba4e 	b.w	800cae0 <__malloc_unlock>
 800e644:	42a3      	cmp	r3, r4
 800e646:	d908      	bls.n	800e65a <_free_r+0x42>
 800e648:	6820      	ldr	r0, [r4, #0]
 800e64a:	1821      	adds	r1, r4, r0
 800e64c:	428b      	cmp	r3, r1
 800e64e:	bf01      	itttt	eq
 800e650:	6819      	ldreq	r1, [r3, #0]
 800e652:	685b      	ldreq	r3, [r3, #4]
 800e654:	1809      	addeq	r1, r1, r0
 800e656:	6021      	streq	r1, [r4, #0]
 800e658:	e7ed      	b.n	800e636 <_free_r+0x1e>
 800e65a:	461a      	mov	r2, r3
 800e65c:	685b      	ldr	r3, [r3, #4]
 800e65e:	b10b      	cbz	r3, 800e664 <_free_r+0x4c>
 800e660:	42a3      	cmp	r3, r4
 800e662:	d9fa      	bls.n	800e65a <_free_r+0x42>
 800e664:	6811      	ldr	r1, [r2, #0]
 800e666:	1850      	adds	r0, r2, r1
 800e668:	42a0      	cmp	r0, r4
 800e66a:	d10b      	bne.n	800e684 <_free_r+0x6c>
 800e66c:	6820      	ldr	r0, [r4, #0]
 800e66e:	4401      	add	r1, r0
 800e670:	1850      	adds	r0, r2, r1
 800e672:	4283      	cmp	r3, r0
 800e674:	6011      	str	r1, [r2, #0]
 800e676:	d1e0      	bne.n	800e63a <_free_r+0x22>
 800e678:	6818      	ldr	r0, [r3, #0]
 800e67a:	685b      	ldr	r3, [r3, #4]
 800e67c:	6053      	str	r3, [r2, #4]
 800e67e:	4408      	add	r0, r1
 800e680:	6010      	str	r0, [r2, #0]
 800e682:	e7da      	b.n	800e63a <_free_r+0x22>
 800e684:	d902      	bls.n	800e68c <_free_r+0x74>
 800e686:	230c      	movs	r3, #12
 800e688:	602b      	str	r3, [r5, #0]
 800e68a:	e7d6      	b.n	800e63a <_free_r+0x22>
 800e68c:	6820      	ldr	r0, [r4, #0]
 800e68e:	1821      	adds	r1, r4, r0
 800e690:	428b      	cmp	r3, r1
 800e692:	bf04      	itt	eq
 800e694:	6819      	ldreq	r1, [r3, #0]
 800e696:	685b      	ldreq	r3, [r3, #4]
 800e698:	6063      	str	r3, [r4, #4]
 800e69a:	bf04      	itt	eq
 800e69c:	1809      	addeq	r1, r1, r0
 800e69e:	6021      	streq	r1, [r4, #0]
 800e6a0:	6054      	str	r4, [r2, #4]
 800e6a2:	e7ca      	b.n	800e63a <_free_r+0x22>
 800e6a4:	bd38      	pop	{r3, r4, r5, pc}
 800e6a6:	bf00      	nop
 800e6a8:	2000df50 	.word	0x2000df50

0800e6ac <_Balloc>:
 800e6ac:	b570      	push	{r4, r5, r6, lr}
 800e6ae:	69c6      	ldr	r6, [r0, #28]
 800e6b0:	4604      	mov	r4, r0
 800e6b2:	460d      	mov	r5, r1
 800e6b4:	b976      	cbnz	r6, 800e6d4 <_Balloc+0x28>
 800e6b6:	2010      	movs	r0, #16
 800e6b8:	f7fe f962 	bl	800c980 <malloc>
 800e6bc:	4602      	mov	r2, r0
 800e6be:	61e0      	str	r0, [r4, #28]
 800e6c0:	b920      	cbnz	r0, 800e6cc <_Balloc+0x20>
 800e6c2:	4b18      	ldr	r3, [pc, #96]	@ (800e724 <_Balloc+0x78>)
 800e6c4:	4818      	ldr	r0, [pc, #96]	@ (800e728 <_Balloc+0x7c>)
 800e6c6:	216b      	movs	r1, #107	@ 0x6b
 800e6c8:	f000 fe14 	bl	800f2f4 <__assert_func>
 800e6cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e6d0:	6006      	str	r6, [r0, #0]
 800e6d2:	60c6      	str	r6, [r0, #12]
 800e6d4:	69e6      	ldr	r6, [r4, #28]
 800e6d6:	68f3      	ldr	r3, [r6, #12]
 800e6d8:	b183      	cbz	r3, 800e6fc <_Balloc+0x50>
 800e6da:	69e3      	ldr	r3, [r4, #28]
 800e6dc:	68db      	ldr	r3, [r3, #12]
 800e6de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e6e2:	b9b8      	cbnz	r0, 800e714 <_Balloc+0x68>
 800e6e4:	2101      	movs	r1, #1
 800e6e6:	fa01 f605 	lsl.w	r6, r1, r5
 800e6ea:	1d72      	adds	r2, r6, #5
 800e6ec:	0092      	lsls	r2, r2, #2
 800e6ee:	4620      	mov	r0, r4
 800e6f0:	f000 fe1e 	bl	800f330 <_calloc_r>
 800e6f4:	b160      	cbz	r0, 800e710 <_Balloc+0x64>
 800e6f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e6fa:	e00e      	b.n	800e71a <_Balloc+0x6e>
 800e6fc:	2221      	movs	r2, #33	@ 0x21
 800e6fe:	2104      	movs	r1, #4
 800e700:	4620      	mov	r0, r4
 800e702:	f000 fe15 	bl	800f330 <_calloc_r>
 800e706:	69e3      	ldr	r3, [r4, #28]
 800e708:	60f0      	str	r0, [r6, #12]
 800e70a:	68db      	ldr	r3, [r3, #12]
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d1e4      	bne.n	800e6da <_Balloc+0x2e>
 800e710:	2000      	movs	r0, #0
 800e712:	bd70      	pop	{r4, r5, r6, pc}
 800e714:	6802      	ldr	r2, [r0, #0]
 800e716:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e71a:	2300      	movs	r3, #0
 800e71c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e720:	e7f7      	b.n	800e712 <_Balloc+0x66>
 800e722:	bf00      	nop
 800e724:	08021275 	.word	0x08021275
 800e728:	080212f5 	.word	0x080212f5

0800e72c <_Bfree>:
 800e72c:	b570      	push	{r4, r5, r6, lr}
 800e72e:	69c6      	ldr	r6, [r0, #28]
 800e730:	4605      	mov	r5, r0
 800e732:	460c      	mov	r4, r1
 800e734:	b976      	cbnz	r6, 800e754 <_Bfree+0x28>
 800e736:	2010      	movs	r0, #16
 800e738:	f7fe f922 	bl	800c980 <malloc>
 800e73c:	4602      	mov	r2, r0
 800e73e:	61e8      	str	r0, [r5, #28]
 800e740:	b920      	cbnz	r0, 800e74c <_Bfree+0x20>
 800e742:	4b09      	ldr	r3, [pc, #36]	@ (800e768 <_Bfree+0x3c>)
 800e744:	4809      	ldr	r0, [pc, #36]	@ (800e76c <_Bfree+0x40>)
 800e746:	218f      	movs	r1, #143	@ 0x8f
 800e748:	f000 fdd4 	bl	800f2f4 <__assert_func>
 800e74c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e750:	6006      	str	r6, [r0, #0]
 800e752:	60c6      	str	r6, [r0, #12]
 800e754:	b13c      	cbz	r4, 800e766 <_Bfree+0x3a>
 800e756:	69eb      	ldr	r3, [r5, #28]
 800e758:	6862      	ldr	r2, [r4, #4]
 800e75a:	68db      	ldr	r3, [r3, #12]
 800e75c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e760:	6021      	str	r1, [r4, #0]
 800e762:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e766:	bd70      	pop	{r4, r5, r6, pc}
 800e768:	08021275 	.word	0x08021275
 800e76c:	080212f5 	.word	0x080212f5

0800e770 <__multadd>:
 800e770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e774:	690d      	ldr	r5, [r1, #16]
 800e776:	4607      	mov	r7, r0
 800e778:	460c      	mov	r4, r1
 800e77a:	461e      	mov	r6, r3
 800e77c:	f101 0c14 	add.w	ip, r1, #20
 800e780:	2000      	movs	r0, #0
 800e782:	f8dc 3000 	ldr.w	r3, [ip]
 800e786:	b299      	uxth	r1, r3
 800e788:	fb02 6101 	mla	r1, r2, r1, r6
 800e78c:	0c1e      	lsrs	r6, r3, #16
 800e78e:	0c0b      	lsrs	r3, r1, #16
 800e790:	fb02 3306 	mla	r3, r2, r6, r3
 800e794:	b289      	uxth	r1, r1
 800e796:	3001      	adds	r0, #1
 800e798:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e79c:	4285      	cmp	r5, r0
 800e79e:	f84c 1b04 	str.w	r1, [ip], #4
 800e7a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e7a6:	dcec      	bgt.n	800e782 <__multadd+0x12>
 800e7a8:	b30e      	cbz	r6, 800e7ee <__multadd+0x7e>
 800e7aa:	68a3      	ldr	r3, [r4, #8]
 800e7ac:	42ab      	cmp	r3, r5
 800e7ae:	dc19      	bgt.n	800e7e4 <__multadd+0x74>
 800e7b0:	6861      	ldr	r1, [r4, #4]
 800e7b2:	4638      	mov	r0, r7
 800e7b4:	3101      	adds	r1, #1
 800e7b6:	f7ff ff79 	bl	800e6ac <_Balloc>
 800e7ba:	4680      	mov	r8, r0
 800e7bc:	b928      	cbnz	r0, 800e7ca <__multadd+0x5a>
 800e7be:	4602      	mov	r2, r0
 800e7c0:	4b0c      	ldr	r3, [pc, #48]	@ (800e7f4 <__multadd+0x84>)
 800e7c2:	480d      	ldr	r0, [pc, #52]	@ (800e7f8 <__multadd+0x88>)
 800e7c4:	21ba      	movs	r1, #186	@ 0xba
 800e7c6:	f000 fd95 	bl	800f2f4 <__assert_func>
 800e7ca:	6922      	ldr	r2, [r4, #16]
 800e7cc:	3202      	adds	r2, #2
 800e7ce:	f104 010c 	add.w	r1, r4, #12
 800e7d2:	0092      	lsls	r2, r2, #2
 800e7d4:	300c      	adds	r0, #12
 800e7d6:	f7ff f8b6 	bl	800d946 <memcpy>
 800e7da:	4621      	mov	r1, r4
 800e7dc:	4638      	mov	r0, r7
 800e7de:	f7ff ffa5 	bl	800e72c <_Bfree>
 800e7e2:	4644      	mov	r4, r8
 800e7e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e7e8:	3501      	adds	r5, #1
 800e7ea:	615e      	str	r6, [r3, #20]
 800e7ec:	6125      	str	r5, [r4, #16]
 800e7ee:	4620      	mov	r0, r4
 800e7f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7f4:	080212e4 	.word	0x080212e4
 800e7f8:	080212f5 	.word	0x080212f5

0800e7fc <__hi0bits>:
 800e7fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e800:	4603      	mov	r3, r0
 800e802:	bf36      	itet	cc
 800e804:	0403      	lslcc	r3, r0, #16
 800e806:	2000      	movcs	r0, #0
 800e808:	2010      	movcc	r0, #16
 800e80a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e80e:	bf3c      	itt	cc
 800e810:	021b      	lslcc	r3, r3, #8
 800e812:	3008      	addcc	r0, #8
 800e814:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e818:	bf3c      	itt	cc
 800e81a:	011b      	lslcc	r3, r3, #4
 800e81c:	3004      	addcc	r0, #4
 800e81e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e822:	bf3c      	itt	cc
 800e824:	009b      	lslcc	r3, r3, #2
 800e826:	3002      	addcc	r0, #2
 800e828:	2b00      	cmp	r3, #0
 800e82a:	db05      	blt.n	800e838 <__hi0bits+0x3c>
 800e82c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e830:	f100 0001 	add.w	r0, r0, #1
 800e834:	bf08      	it	eq
 800e836:	2020      	moveq	r0, #32
 800e838:	4770      	bx	lr

0800e83a <__lo0bits>:
 800e83a:	6803      	ldr	r3, [r0, #0]
 800e83c:	4602      	mov	r2, r0
 800e83e:	f013 0007 	ands.w	r0, r3, #7
 800e842:	d00b      	beq.n	800e85c <__lo0bits+0x22>
 800e844:	07d9      	lsls	r1, r3, #31
 800e846:	d421      	bmi.n	800e88c <__lo0bits+0x52>
 800e848:	0798      	lsls	r0, r3, #30
 800e84a:	bf49      	itett	mi
 800e84c:	085b      	lsrmi	r3, r3, #1
 800e84e:	089b      	lsrpl	r3, r3, #2
 800e850:	2001      	movmi	r0, #1
 800e852:	6013      	strmi	r3, [r2, #0]
 800e854:	bf5c      	itt	pl
 800e856:	6013      	strpl	r3, [r2, #0]
 800e858:	2002      	movpl	r0, #2
 800e85a:	4770      	bx	lr
 800e85c:	b299      	uxth	r1, r3
 800e85e:	b909      	cbnz	r1, 800e864 <__lo0bits+0x2a>
 800e860:	0c1b      	lsrs	r3, r3, #16
 800e862:	2010      	movs	r0, #16
 800e864:	b2d9      	uxtb	r1, r3
 800e866:	b909      	cbnz	r1, 800e86c <__lo0bits+0x32>
 800e868:	3008      	adds	r0, #8
 800e86a:	0a1b      	lsrs	r3, r3, #8
 800e86c:	0719      	lsls	r1, r3, #28
 800e86e:	bf04      	itt	eq
 800e870:	091b      	lsreq	r3, r3, #4
 800e872:	3004      	addeq	r0, #4
 800e874:	0799      	lsls	r1, r3, #30
 800e876:	bf04      	itt	eq
 800e878:	089b      	lsreq	r3, r3, #2
 800e87a:	3002      	addeq	r0, #2
 800e87c:	07d9      	lsls	r1, r3, #31
 800e87e:	d403      	bmi.n	800e888 <__lo0bits+0x4e>
 800e880:	085b      	lsrs	r3, r3, #1
 800e882:	f100 0001 	add.w	r0, r0, #1
 800e886:	d003      	beq.n	800e890 <__lo0bits+0x56>
 800e888:	6013      	str	r3, [r2, #0]
 800e88a:	4770      	bx	lr
 800e88c:	2000      	movs	r0, #0
 800e88e:	4770      	bx	lr
 800e890:	2020      	movs	r0, #32
 800e892:	4770      	bx	lr

0800e894 <__i2b>:
 800e894:	b510      	push	{r4, lr}
 800e896:	460c      	mov	r4, r1
 800e898:	2101      	movs	r1, #1
 800e89a:	f7ff ff07 	bl	800e6ac <_Balloc>
 800e89e:	4602      	mov	r2, r0
 800e8a0:	b928      	cbnz	r0, 800e8ae <__i2b+0x1a>
 800e8a2:	4b05      	ldr	r3, [pc, #20]	@ (800e8b8 <__i2b+0x24>)
 800e8a4:	4805      	ldr	r0, [pc, #20]	@ (800e8bc <__i2b+0x28>)
 800e8a6:	f240 1145 	movw	r1, #325	@ 0x145
 800e8aa:	f000 fd23 	bl	800f2f4 <__assert_func>
 800e8ae:	2301      	movs	r3, #1
 800e8b0:	6144      	str	r4, [r0, #20]
 800e8b2:	6103      	str	r3, [r0, #16]
 800e8b4:	bd10      	pop	{r4, pc}
 800e8b6:	bf00      	nop
 800e8b8:	080212e4 	.word	0x080212e4
 800e8bc:	080212f5 	.word	0x080212f5

0800e8c0 <__multiply>:
 800e8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8c4:	4617      	mov	r7, r2
 800e8c6:	690a      	ldr	r2, [r1, #16]
 800e8c8:	693b      	ldr	r3, [r7, #16]
 800e8ca:	429a      	cmp	r2, r3
 800e8cc:	bfa8      	it	ge
 800e8ce:	463b      	movge	r3, r7
 800e8d0:	4689      	mov	r9, r1
 800e8d2:	bfa4      	itt	ge
 800e8d4:	460f      	movge	r7, r1
 800e8d6:	4699      	movge	r9, r3
 800e8d8:	693d      	ldr	r5, [r7, #16]
 800e8da:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e8de:	68bb      	ldr	r3, [r7, #8]
 800e8e0:	6879      	ldr	r1, [r7, #4]
 800e8e2:	eb05 060a 	add.w	r6, r5, sl
 800e8e6:	42b3      	cmp	r3, r6
 800e8e8:	b085      	sub	sp, #20
 800e8ea:	bfb8      	it	lt
 800e8ec:	3101      	addlt	r1, #1
 800e8ee:	f7ff fedd 	bl	800e6ac <_Balloc>
 800e8f2:	b930      	cbnz	r0, 800e902 <__multiply+0x42>
 800e8f4:	4602      	mov	r2, r0
 800e8f6:	4b41      	ldr	r3, [pc, #260]	@ (800e9fc <__multiply+0x13c>)
 800e8f8:	4841      	ldr	r0, [pc, #260]	@ (800ea00 <__multiply+0x140>)
 800e8fa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e8fe:	f000 fcf9 	bl	800f2f4 <__assert_func>
 800e902:	f100 0414 	add.w	r4, r0, #20
 800e906:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e90a:	4623      	mov	r3, r4
 800e90c:	2200      	movs	r2, #0
 800e90e:	4573      	cmp	r3, lr
 800e910:	d320      	bcc.n	800e954 <__multiply+0x94>
 800e912:	f107 0814 	add.w	r8, r7, #20
 800e916:	f109 0114 	add.w	r1, r9, #20
 800e91a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e91e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e922:	9302      	str	r3, [sp, #8]
 800e924:	1beb      	subs	r3, r5, r7
 800e926:	3b15      	subs	r3, #21
 800e928:	f023 0303 	bic.w	r3, r3, #3
 800e92c:	3304      	adds	r3, #4
 800e92e:	3715      	adds	r7, #21
 800e930:	42bd      	cmp	r5, r7
 800e932:	bf38      	it	cc
 800e934:	2304      	movcc	r3, #4
 800e936:	9301      	str	r3, [sp, #4]
 800e938:	9b02      	ldr	r3, [sp, #8]
 800e93a:	9103      	str	r1, [sp, #12]
 800e93c:	428b      	cmp	r3, r1
 800e93e:	d80c      	bhi.n	800e95a <__multiply+0x9a>
 800e940:	2e00      	cmp	r6, #0
 800e942:	dd03      	ble.n	800e94c <__multiply+0x8c>
 800e944:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d055      	beq.n	800e9f8 <__multiply+0x138>
 800e94c:	6106      	str	r6, [r0, #16]
 800e94e:	b005      	add	sp, #20
 800e950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e954:	f843 2b04 	str.w	r2, [r3], #4
 800e958:	e7d9      	b.n	800e90e <__multiply+0x4e>
 800e95a:	f8b1 a000 	ldrh.w	sl, [r1]
 800e95e:	f1ba 0f00 	cmp.w	sl, #0
 800e962:	d01f      	beq.n	800e9a4 <__multiply+0xe4>
 800e964:	46c4      	mov	ip, r8
 800e966:	46a1      	mov	r9, r4
 800e968:	2700      	movs	r7, #0
 800e96a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e96e:	f8d9 3000 	ldr.w	r3, [r9]
 800e972:	fa1f fb82 	uxth.w	fp, r2
 800e976:	b29b      	uxth	r3, r3
 800e978:	fb0a 330b 	mla	r3, sl, fp, r3
 800e97c:	443b      	add	r3, r7
 800e97e:	f8d9 7000 	ldr.w	r7, [r9]
 800e982:	0c12      	lsrs	r2, r2, #16
 800e984:	0c3f      	lsrs	r7, r7, #16
 800e986:	fb0a 7202 	mla	r2, sl, r2, r7
 800e98a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e98e:	b29b      	uxth	r3, r3
 800e990:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e994:	4565      	cmp	r5, ip
 800e996:	f849 3b04 	str.w	r3, [r9], #4
 800e99a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e99e:	d8e4      	bhi.n	800e96a <__multiply+0xaa>
 800e9a0:	9b01      	ldr	r3, [sp, #4]
 800e9a2:	50e7      	str	r7, [r4, r3]
 800e9a4:	9b03      	ldr	r3, [sp, #12]
 800e9a6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e9aa:	3104      	adds	r1, #4
 800e9ac:	f1b9 0f00 	cmp.w	r9, #0
 800e9b0:	d020      	beq.n	800e9f4 <__multiply+0x134>
 800e9b2:	6823      	ldr	r3, [r4, #0]
 800e9b4:	4647      	mov	r7, r8
 800e9b6:	46a4      	mov	ip, r4
 800e9b8:	f04f 0a00 	mov.w	sl, #0
 800e9bc:	f8b7 b000 	ldrh.w	fp, [r7]
 800e9c0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e9c4:	fb09 220b 	mla	r2, r9, fp, r2
 800e9c8:	4452      	add	r2, sl
 800e9ca:	b29b      	uxth	r3, r3
 800e9cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9d0:	f84c 3b04 	str.w	r3, [ip], #4
 800e9d4:	f857 3b04 	ldr.w	r3, [r7], #4
 800e9d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e9dc:	f8bc 3000 	ldrh.w	r3, [ip]
 800e9e0:	fb09 330a 	mla	r3, r9, sl, r3
 800e9e4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e9e8:	42bd      	cmp	r5, r7
 800e9ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e9ee:	d8e5      	bhi.n	800e9bc <__multiply+0xfc>
 800e9f0:	9a01      	ldr	r2, [sp, #4]
 800e9f2:	50a3      	str	r3, [r4, r2]
 800e9f4:	3404      	adds	r4, #4
 800e9f6:	e79f      	b.n	800e938 <__multiply+0x78>
 800e9f8:	3e01      	subs	r6, #1
 800e9fa:	e7a1      	b.n	800e940 <__multiply+0x80>
 800e9fc:	080212e4 	.word	0x080212e4
 800ea00:	080212f5 	.word	0x080212f5

0800ea04 <__pow5mult>:
 800ea04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea08:	4615      	mov	r5, r2
 800ea0a:	f012 0203 	ands.w	r2, r2, #3
 800ea0e:	4607      	mov	r7, r0
 800ea10:	460e      	mov	r6, r1
 800ea12:	d007      	beq.n	800ea24 <__pow5mult+0x20>
 800ea14:	4c25      	ldr	r4, [pc, #148]	@ (800eaac <__pow5mult+0xa8>)
 800ea16:	3a01      	subs	r2, #1
 800ea18:	2300      	movs	r3, #0
 800ea1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ea1e:	f7ff fea7 	bl	800e770 <__multadd>
 800ea22:	4606      	mov	r6, r0
 800ea24:	10ad      	asrs	r5, r5, #2
 800ea26:	d03d      	beq.n	800eaa4 <__pow5mult+0xa0>
 800ea28:	69fc      	ldr	r4, [r7, #28]
 800ea2a:	b97c      	cbnz	r4, 800ea4c <__pow5mult+0x48>
 800ea2c:	2010      	movs	r0, #16
 800ea2e:	f7fd ffa7 	bl	800c980 <malloc>
 800ea32:	4602      	mov	r2, r0
 800ea34:	61f8      	str	r0, [r7, #28]
 800ea36:	b928      	cbnz	r0, 800ea44 <__pow5mult+0x40>
 800ea38:	4b1d      	ldr	r3, [pc, #116]	@ (800eab0 <__pow5mult+0xac>)
 800ea3a:	481e      	ldr	r0, [pc, #120]	@ (800eab4 <__pow5mult+0xb0>)
 800ea3c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ea40:	f000 fc58 	bl	800f2f4 <__assert_func>
 800ea44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ea48:	6004      	str	r4, [r0, #0]
 800ea4a:	60c4      	str	r4, [r0, #12]
 800ea4c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ea50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ea54:	b94c      	cbnz	r4, 800ea6a <__pow5mult+0x66>
 800ea56:	f240 2171 	movw	r1, #625	@ 0x271
 800ea5a:	4638      	mov	r0, r7
 800ea5c:	f7ff ff1a 	bl	800e894 <__i2b>
 800ea60:	2300      	movs	r3, #0
 800ea62:	f8c8 0008 	str.w	r0, [r8, #8]
 800ea66:	4604      	mov	r4, r0
 800ea68:	6003      	str	r3, [r0, #0]
 800ea6a:	f04f 0900 	mov.w	r9, #0
 800ea6e:	07eb      	lsls	r3, r5, #31
 800ea70:	d50a      	bpl.n	800ea88 <__pow5mult+0x84>
 800ea72:	4631      	mov	r1, r6
 800ea74:	4622      	mov	r2, r4
 800ea76:	4638      	mov	r0, r7
 800ea78:	f7ff ff22 	bl	800e8c0 <__multiply>
 800ea7c:	4631      	mov	r1, r6
 800ea7e:	4680      	mov	r8, r0
 800ea80:	4638      	mov	r0, r7
 800ea82:	f7ff fe53 	bl	800e72c <_Bfree>
 800ea86:	4646      	mov	r6, r8
 800ea88:	106d      	asrs	r5, r5, #1
 800ea8a:	d00b      	beq.n	800eaa4 <__pow5mult+0xa0>
 800ea8c:	6820      	ldr	r0, [r4, #0]
 800ea8e:	b938      	cbnz	r0, 800eaa0 <__pow5mult+0x9c>
 800ea90:	4622      	mov	r2, r4
 800ea92:	4621      	mov	r1, r4
 800ea94:	4638      	mov	r0, r7
 800ea96:	f7ff ff13 	bl	800e8c0 <__multiply>
 800ea9a:	6020      	str	r0, [r4, #0]
 800ea9c:	f8c0 9000 	str.w	r9, [r0]
 800eaa0:	4604      	mov	r4, r0
 800eaa2:	e7e4      	b.n	800ea6e <__pow5mult+0x6a>
 800eaa4:	4630      	mov	r0, r6
 800eaa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eaaa:	bf00      	nop
 800eaac:	080213a8 	.word	0x080213a8
 800eab0:	08021275 	.word	0x08021275
 800eab4:	080212f5 	.word	0x080212f5

0800eab8 <__lshift>:
 800eab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eabc:	460c      	mov	r4, r1
 800eabe:	6849      	ldr	r1, [r1, #4]
 800eac0:	6923      	ldr	r3, [r4, #16]
 800eac2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eac6:	68a3      	ldr	r3, [r4, #8]
 800eac8:	4607      	mov	r7, r0
 800eaca:	4691      	mov	r9, r2
 800eacc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ead0:	f108 0601 	add.w	r6, r8, #1
 800ead4:	42b3      	cmp	r3, r6
 800ead6:	db0b      	blt.n	800eaf0 <__lshift+0x38>
 800ead8:	4638      	mov	r0, r7
 800eada:	f7ff fde7 	bl	800e6ac <_Balloc>
 800eade:	4605      	mov	r5, r0
 800eae0:	b948      	cbnz	r0, 800eaf6 <__lshift+0x3e>
 800eae2:	4602      	mov	r2, r0
 800eae4:	4b28      	ldr	r3, [pc, #160]	@ (800eb88 <__lshift+0xd0>)
 800eae6:	4829      	ldr	r0, [pc, #164]	@ (800eb8c <__lshift+0xd4>)
 800eae8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800eaec:	f000 fc02 	bl	800f2f4 <__assert_func>
 800eaf0:	3101      	adds	r1, #1
 800eaf2:	005b      	lsls	r3, r3, #1
 800eaf4:	e7ee      	b.n	800ead4 <__lshift+0x1c>
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	f100 0114 	add.w	r1, r0, #20
 800eafc:	f100 0210 	add.w	r2, r0, #16
 800eb00:	4618      	mov	r0, r3
 800eb02:	4553      	cmp	r3, sl
 800eb04:	db33      	blt.n	800eb6e <__lshift+0xb6>
 800eb06:	6920      	ldr	r0, [r4, #16]
 800eb08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eb0c:	f104 0314 	add.w	r3, r4, #20
 800eb10:	f019 091f 	ands.w	r9, r9, #31
 800eb14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eb18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eb1c:	d02b      	beq.n	800eb76 <__lshift+0xbe>
 800eb1e:	f1c9 0e20 	rsb	lr, r9, #32
 800eb22:	468a      	mov	sl, r1
 800eb24:	2200      	movs	r2, #0
 800eb26:	6818      	ldr	r0, [r3, #0]
 800eb28:	fa00 f009 	lsl.w	r0, r0, r9
 800eb2c:	4310      	orrs	r0, r2
 800eb2e:	f84a 0b04 	str.w	r0, [sl], #4
 800eb32:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb36:	459c      	cmp	ip, r3
 800eb38:	fa22 f20e 	lsr.w	r2, r2, lr
 800eb3c:	d8f3      	bhi.n	800eb26 <__lshift+0x6e>
 800eb3e:	ebac 0304 	sub.w	r3, ip, r4
 800eb42:	3b15      	subs	r3, #21
 800eb44:	f023 0303 	bic.w	r3, r3, #3
 800eb48:	3304      	adds	r3, #4
 800eb4a:	f104 0015 	add.w	r0, r4, #21
 800eb4e:	4560      	cmp	r0, ip
 800eb50:	bf88      	it	hi
 800eb52:	2304      	movhi	r3, #4
 800eb54:	50ca      	str	r2, [r1, r3]
 800eb56:	b10a      	cbz	r2, 800eb5c <__lshift+0xa4>
 800eb58:	f108 0602 	add.w	r6, r8, #2
 800eb5c:	3e01      	subs	r6, #1
 800eb5e:	4638      	mov	r0, r7
 800eb60:	612e      	str	r6, [r5, #16]
 800eb62:	4621      	mov	r1, r4
 800eb64:	f7ff fde2 	bl	800e72c <_Bfree>
 800eb68:	4628      	mov	r0, r5
 800eb6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb6e:	f842 0f04 	str.w	r0, [r2, #4]!
 800eb72:	3301      	adds	r3, #1
 800eb74:	e7c5      	b.n	800eb02 <__lshift+0x4a>
 800eb76:	3904      	subs	r1, #4
 800eb78:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb7c:	f841 2f04 	str.w	r2, [r1, #4]!
 800eb80:	459c      	cmp	ip, r3
 800eb82:	d8f9      	bhi.n	800eb78 <__lshift+0xc0>
 800eb84:	e7ea      	b.n	800eb5c <__lshift+0xa4>
 800eb86:	bf00      	nop
 800eb88:	080212e4 	.word	0x080212e4
 800eb8c:	080212f5 	.word	0x080212f5

0800eb90 <__mcmp>:
 800eb90:	690a      	ldr	r2, [r1, #16]
 800eb92:	4603      	mov	r3, r0
 800eb94:	6900      	ldr	r0, [r0, #16]
 800eb96:	1a80      	subs	r0, r0, r2
 800eb98:	b530      	push	{r4, r5, lr}
 800eb9a:	d10e      	bne.n	800ebba <__mcmp+0x2a>
 800eb9c:	3314      	adds	r3, #20
 800eb9e:	3114      	adds	r1, #20
 800eba0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800eba4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800eba8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ebac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ebb0:	4295      	cmp	r5, r2
 800ebb2:	d003      	beq.n	800ebbc <__mcmp+0x2c>
 800ebb4:	d205      	bcs.n	800ebc2 <__mcmp+0x32>
 800ebb6:	f04f 30ff 	mov.w	r0, #4294967295
 800ebba:	bd30      	pop	{r4, r5, pc}
 800ebbc:	42a3      	cmp	r3, r4
 800ebbe:	d3f3      	bcc.n	800eba8 <__mcmp+0x18>
 800ebc0:	e7fb      	b.n	800ebba <__mcmp+0x2a>
 800ebc2:	2001      	movs	r0, #1
 800ebc4:	e7f9      	b.n	800ebba <__mcmp+0x2a>
	...

0800ebc8 <__mdiff>:
 800ebc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebcc:	4689      	mov	r9, r1
 800ebce:	4606      	mov	r6, r0
 800ebd0:	4611      	mov	r1, r2
 800ebd2:	4648      	mov	r0, r9
 800ebd4:	4614      	mov	r4, r2
 800ebd6:	f7ff ffdb 	bl	800eb90 <__mcmp>
 800ebda:	1e05      	subs	r5, r0, #0
 800ebdc:	d112      	bne.n	800ec04 <__mdiff+0x3c>
 800ebde:	4629      	mov	r1, r5
 800ebe0:	4630      	mov	r0, r6
 800ebe2:	f7ff fd63 	bl	800e6ac <_Balloc>
 800ebe6:	4602      	mov	r2, r0
 800ebe8:	b928      	cbnz	r0, 800ebf6 <__mdiff+0x2e>
 800ebea:	4b3f      	ldr	r3, [pc, #252]	@ (800ece8 <__mdiff+0x120>)
 800ebec:	f240 2137 	movw	r1, #567	@ 0x237
 800ebf0:	483e      	ldr	r0, [pc, #248]	@ (800ecec <__mdiff+0x124>)
 800ebf2:	f000 fb7f 	bl	800f2f4 <__assert_func>
 800ebf6:	2301      	movs	r3, #1
 800ebf8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ebfc:	4610      	mov	r0, r2
 800ebfe:	b003      	add	sp, #12
 800ec00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec04:	bfbc      	itt	lt
 800ec06:	464b      	movlt	r3, r9
 800ec08:	46a1      	movlt	r9, r4
 800ec0a:	4630      	mov	r0, r6
 800ec0c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ec10:	bfba      	itte	lt
 800ec12:	461c      	movlt	r4, r3
 800ec14:	2501      	movlt	r5, #1
 800ec16:	2500      	movge	r5, #0
 800ec18:	f7ff fd48 	bl	800e6ac <_Balloc>
 800ec1c:	4602      	mov	r2, r0
 800ec1e:	b918      	cbnz	r0, 800ec28 <__mdiff+0x60>
 800ec20:	4b31      	ldr	r3, [pc, #196]	@ (800ece8 <__mdiff+0x120>)
 800ec22:	f240 2145 	movw	r1, #581	@ 0x245
 800ec26:	e7e3      	b.n	800ebf0 <__mdiff+0x28>
 800ec28:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ec2c:	6926      	ldr	r6, [r4, #16]
 800ec2e:	60c5      	str	r5, [r0, #12]
 800ec30:	f109 0310 	add.w	r3, r9, #16
 800ec34:	f109 0514 	add.w	r5, r9, #20
 800ec38:	f104 0e14 	add.w	lr, r4, #20
 800ec3c:	f100 0b14 	add.w	fp, r0, #20
 800ec40:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ec44:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ec48:	9301      	str	r3, [sp, #4]
 800ec4a:	46d9      	mov	r9, fp
 800ec4c:	f04f 0c00 	mov.w	ip, #0
 800ec50:	9b01      	ldr	r3, [sp, #4]
 800ec52:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ec56:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ec5a:	9301      	str	r3, [sp, #4]
 800ec5c:	fa1f f38a 	uxth.w	r3, sl
 800ec60:	4619      	mov	r1, r3
 800ec62:	b283      	uxth	r3, r0
 800ec64:	1acb      	subs	r3, r1, r3
 800ec66:	0c00      	lsrs	r0, r0, #16
 800ec68:	4463      	add	r3, ip
 800ec6a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ec6e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ec72:	b29b      	uxth	r3, r3
 800ec74:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ec78:	4576      	cmp	r6, lr
 800ec7a:	f849 3b04 	str.w	r3, [r9], #4
 800ec7e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ec82:	d8e5      	bhi.n	800ec50 <__mdiff+0x88>
 800ec84:	1b33      	subs	r3, r6, r4
 800ec86:	3b15      	subs	r3, #21
 800ec88:	f023 0303 	bic.w	r3, r3, #3
 800ec8c:	3415      	adds	r4, #21
 800ec8e:	3304      	adds	r3, #4
 800ec90:	42a6      	cmp	r6, r4
 800ec92:	bf38      	it	cc
 800ec94:	2304      	movcc	r3, #4
 800ec96:	441d      	add	r5, r3
 800ec98:	445b      	add	r3, fp
 800ec9a:	461e      	mov	r6, r3
 800ec9c:	462c      	mov	r4, r5
 800ec9e:	4544      	cmp	r4, r8
 800eca0:	d30e      	bcc.n	800ecc0 <__mdiff+0xf8>
 800eca2:	f108 0103 	add.w	r1, r8, #3
 800eca6:	1b49      	subs	r1, r1, r5
 800eca8:	f021 0103 	bic.w	r1, r1, #3
 800ecac:	3d03      	subs	r5, #3
 800ecae:	45a8      	cmp	r8, r5
 800ecb0:	bf38      	it	cc
 800ecb2:	2100      	movcc	r1, #0
 800ecb4:	440b      	add	r3, r1
 800ecb6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ecba:	b191      	cbz	r1, 800ece2 <__mdiff+0x11a>
 800ecbc:	6117      	str	r7, [r2, #16]
 800ecbe:	e79d      	b.n	800ebfc <__mdiff+0x34>
 800ecc0:	f854 1b04 	ldr.w	r1, [r4], #4
 800ecc4:	46e6      	mov	lr, ip
 800ecc6:	0c08      	lsrs	r0, r1, #16
 800ecc8:	fa1c fc81 	uxtah	ip, ip, r1
 800eccc:	4471      	add	r1, lr
 800ecce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ecd2:	b289      	uxth	r1, r1
 800ecd4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ecd8:	f846 1b04 	str.w	r1, [r6], #4
 800ecdc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ece0:	e7dd      	b.n	800ec9e <__mdiff+0xd6>
 800ece2:	3f01      	subs	r7, #1
 800ece4:	e7e7      	b.n	800ecb6 <__mdiff+0xee>
 800ece6:	bf00      	nop
 800ece8:	080212e4 	.word	0x080212e4
 800ecec:	080212f5 	.word	0x080212f5

0800ecf0 <__d2b>:
 800ecf0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ecf4:	460f      	mov	r7, r1
 800ecf6:	2101      	movs	r1, #1
 800ecf8:	ec59 8b10 	vmov	r8, r9, d0
 800ecfc:	4616      	mov	r6, r2
 800ecfe:	f7ff fcd5 	bl	800e6ac <_Balloc>
 800ed02:	4604      	mov	r4, r0
 800ed04:	b930      	cbnz	r0, 800ed14 <__d2b+0x24>
 800ed06:	4602      	mov	r2, r0
 800ed08:	4b23      	ldr	r3, [pc, #140]	@ (800ed98 <__d2b+0xa8>)
 800ed0a:	4824      	ldr	r0, [pc, #144]	@ (800ed9c <__d2b+0xac>)
 800ed0c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ed10:	f000 faf0 	bl	800f2f4 <__assert_func>
 800ed14:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ed18:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ed1c:	b10d      	cbz	r5, 800ed22 <__d2b+0x32>
 800ed1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ed22:	9301      	str	r3, [sp, #4]
 800ed24:	f1b8 0300 	subs.w	r3, r8, #0
 800ed28:	d023      	beq.n	800ed72 <__d2b+0x82>
 800ed2a:	4668      	mov	r0, sp
 800ed2c:	9300      	str	r3, [sp, #0]
 800ed2e:	f7ff fd84 	bl	800e83a <__lo0bits>
 800ed32:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ed36:	b1d0      	cbz	r0, 800ed6e <__d2b+0x7e>
 800ed38:	f1c0 0320 	rsb	r3, r0, #32
 800ed3c:	fa02 f303 	lsl.w	r3, r2, r3
 800ed40:	430b      	orrs	r3, r1
 800ed42:	40c2      	lsrs	r2, r0
 800ed44:	6163      	str	r3, [r4, #20]
 800ed46:	9201      	str	r2, [sp, #4]
 800ed48:	9b01      	ldr	r3, [sp, #4]
 800ed4a:	61a3      	str	r3, [r4, #24]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	bf0c      	ite	eq
 800ed50:	2201      	moveq	r2, #1
 800ed52:	2202      	movne	r2, #2
 800ed54:	6122      	str	r2, [r4, #16]
 800ed56:	b1a5      	cbz	r5, 800ed82 <__d2b+0x92>
 800ed58:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ed5c:	4405      	add	r5, r0
 800ed5e:	603d      	str	r5, [r7, #0]
 800ed60:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ed64:	6030      	str	r0, [r6, #0]
 800ed66:	4620      	mov	r0, r4
 800ed68:	b003      	add	sp, #12
 800ed6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed6e:	6161      	str	r1, [r4, #20]
 800ed70:	e7ea      	b.n	800ed48 <__d2b+0x58>
 800ed72:	a801      	add	r0, sp, #4
 800ed74:	f7ff fd61 	bl	800e83a <__lo0bits>
 800ed78:	9b01      	ldr	r3, [sp, #4]
 800ed7a:	6163      	str	r3, [r4, #20]
 800ed7c:	3020      	adds	r0, #32
 800ed7e:	2201      	movs	r2, #1
 800ed80:	e7e8      	b.n	800ed54 <__d2b+0x64>
 800ed82:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ed86:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ed8a:	6038      	str	r0, [r7, #0]
 800ed8c:	6918      	ldr	r0, [r3, #16]
 800ed8e:	f7ff fd35 	bl	800e7fc <__hi0bits>
 800ed92:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ed96:	e7e5      	b.n	800ed64 <__d2b+0x74>
 800ed98:	080212e4 	.word	0x080212e4
 800ed9c:	080212f5 	.word	0x080212f5

0800eda0 <_malloc_usable_size_r>:
 800eda0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eda4:	1f18      	subs	r0, r3, #4
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	bfbc      	itt	lt
 800edaa:	580b      	ldrlt	r3, [r1, r0]
 800edac:	18c0      	addlt	r0, r0, r3
 800edae:	4770      	bx	lr

0800edb0 <__ssputs_r>:
 800edb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edb4:	688e      	ldr	r6, [r1, #8]
 800edb6:	461f      	mov	r7, r3
 800edb8:	42be      	cmp	r6, r7
 800edba:	680b      	ldr	r3, [r1, #0]
 800edbc:	4682      	mov	sl, r0
 800edbe:	460c      	mov	r4, r1
 800edc0:	4690      	mov	r8, r2
 800edc2:	d82d      	bhi.n	800ee20 <__ssputs_r+0x70>
 800edc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800edc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800edcc:	d026      	beq.n	800ee1c <__ssputs_r+0x6c>
 800edce:	6965      	ldr	r5, [r4, #20]
 800edd0:	6909      	ldr	r1, [r1, #16]
 800edd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800edd6:	eba3 0901 	sub.w	r9, r3, r1
 800edda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800edde:	1c7b      	adds	r3, r7, #1
 800ede0:	444b      	add	r3, r9
 800ede2:	106d      	asrs	r5, r5, #1
 800ede4:	429d      	cmp	r5, r3
 800ede6:	bf38      	it	cc
 800ede8:	461d      	movcc	r5, r3
 800edea:	0553      	lsls	r3, r2, #21
 800edec:	d527      	bpl.n	800ee3e <__ssputs_r+0x8e>
 800edee:	4629      	mov	r1, r5
 800edf0:	f7fd fdf0 	bl	800c9d4 <_malloc_r>
 800edf4:	4606      	mov	r6, r0
 800edf6:	b360      	cbz	r0, 800ee52 <__ssputs_r+0xa2>
 800edf8:	6921      	ldr	r1, [r4, #16]
 800edfa:	464a      	mov	r2, r9
 800edfc:	f7fe fda3 	bl	800d946 <memcpy>
 800ee00:	89a3      	ldrh	r3, [r4, #12]
 800ee02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ee06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee0a:	81a3      	strh	r3, [r4, #12]
 800ee0c:	6126      	str	r6, [r4, #16]
 800ee0e:	6165      	str	r5, [r4, #20]
 800ee10:	444e      	add	r6, r9
 800ee12:	eba5 0509 	sub.w	r5, r5, r9
 800ee16:	6026      	str	r6, [r4, #0]
 800ee18:	60a5      	str	r5, [r4, #8]
 800ee1a:	463e      	mov	r6, r7
 800ee1c:	42be      	cmp	r6, r7
 800ee1e:	d900      	bls.n	800ee22 <__ssputs_r+0x72>
 800ee20:	463e      	mov	r6, r7
 800ee22:	6820      	ldr	r0, [r4, #0]
 800ee24:	4632      	mov	r2, r6
 800ee26:	4641      	mov	r1, r8
 800ee28:	f000 fa28 	bl	800f27c <memmove>
 800ee2c:	68a3      	ldr	r3, [r4, #8]
 800ee2e:	1b9b      	subs	r3, r3, r6
 800ee30:	60a3      	str	r3, [r4, #8]
 800ee32:	6823      	ldr	r3, [r4, #0]
 800ee34:	4433      	add	r3, r6
 800ee36:	6023      	str	r3, [r4, #0]
 800ee38:	2000      	movs	r0, #0
 800ee3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee3e:	462a      	mov	r2, r5
 800ee40:	f7fd fe54 	bl	800caec <_realloc_r>
 800ee44:	4606      	mov	r6, r0
 800ee46:	2800      	cmp	r0, #0
 800ee48:	d1e0      	bne.n	800ee0c <__ssputs_r+0x5c>
 800ee4a:	6921      	ldr	r1, [r4, #16]
 800ee4c:	4650      	mov	r0, sl
 800ee4e:	f7ff fbe3 	bl	800e618 <_free_r>
 800ee52:	230c      	movs	r3, #12
 800ee54:	f8ca 3000 	str.w	r3, [sl]
 800ee58:	89a3      	ldrh	r3, [r4, #12]
 800ee5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee5e:	81a3      	strh	r3, [r4, #12]
 800ee60:	f04f 30ff 	mov.w	r0, #4294967295
 800ee64:	e7e9      	b.n	800ee3a <__ssputs_r+0x8a>
	...

0800ee68 <_svfiprintf_r>:
 800ee68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee6c:	4698      	mov	r8, r3
 800ee6e:	898b      	ldrh	r3, [r1, #12]
 800ee70:	061b      	lsls	r3, r3, #24
 800ee72:	b09d      	sub	sp, #116	@ 0x74
 800ee74:	4607      	mov	r7, r0
 800ee76:	460d      	mov	r5, r1
 800ee78:	4614      	mov	r4, r2
 800ee7a:	d510      	bpl.n	800ee9e <_svfiprintf_r+0x36>
 800ee7c:	690b      	ldr	r3, [r1, #16]
 800ee7e:	b973      	cbnz	r3, 800ee9e <_svfiprintf_r+0x36>
 800ee80:	2140      	movs	r1, #64	@ 0x40
 800ee82:	f7fd fda7 	bl	800c9d4 <_malloc_r>
 800ee86:	6028      	str	r0, [r5, #0]
 800ee88:	6128      	str	r0, [r5, #16]
 800ee8a:	b930      	cbnz	r0, 800ee9a <_svfiprintf_r+0x32>
 800ee8c:	230c      	movs	r3, #12
 800ee8e:	603b      	str	r3, [r7, #0]
 800ee90:	f04f 30ff 	mov.w	r0, #4294967295
 800ee94:	b01d      	add	sp, #116	@ 0x74
 800ee96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee9a:	2340      	movs	r3, #64	@ 0x40
 800ee9c:	616b      	str	r3, [r5, #20]
 800ee9e:	2300      	movs	r3, #0
 800eea0:	9309      	str	r3, [sp, #36]	@ 0x24
 800eea2:	2320      	movs	r3, #32
 800eea4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eea8:	f8cd 800c 	str.w	r8, [sp, #12]
 800eeac:	2330      	movs	r3, #48	@ 0x30
 800eeae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f04c <_svfiprintf_r+0x1e4>
 800eeb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eeb6:	f04f 0901 	mov.w	r9, #1
 800eeba:	4623      	mov	r3, r4
 800eebc:	469a      	mov	sl, r3
 800eebe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eec2:	b10a      	cbz	r2, 800eec8 <_svfiprintf_r+0x60>
 800eec4:	2a25      	cmp	r2, #37	@ 0x25
 800eec6:	d1f9      	bne.n	800eebc <_svfiprintf_r+0x54>
 800eec8:	ebba 0b04 	subs.w	fp, sl, r4
 800eecc:	d00b      	beq.n	800eee6 <_svfiprintf_r+0x7e>
 800eece:	465b      	mov	r3, fp
 800eed0:	4622      	mov	r2, r4
 800eed2:	4629      	mov	r1, r5
 800eed4:	4638      	mov	r0, r7
 800eed6:	f7ff ff6b 	bl	800edb0 <__ssputs_r>
 800eeda:	3001      	adds	r0, #1
 800eedc:	f000 80a7 	beq.w	800f02e <_svfiprintf_r+0x1c6>
 800eee0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eee2:	445a      	add	r2, fp
 800eee4:	9209      	str	r2, [sp, #36]	@ 0x24
 800eee6:	f89a 3000 	ldrb.w	r3, [sl]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	f000 809f 	beq.w	800f02e <_svfiprintf_r+0x1c6>
 800eef0:	2300      	movs	r3, #0
 800eef2:	f04f 32ff 	mov.w	r2, #4294967295
 800eef6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eefa:	f10a 0a01 	add.w	sl, sl, #1
 800eefe:	9304      	str	r3, [sp, #16]
 800ef00:	9307      	str	r3, [sp, #28]
 800ef02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef06:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef08:	4654      	mov	r4, sl
 800ef0a:	2205      	movs	r2, #5
 800ef0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef10:	484e      	ldr	r0, [pc, #312]	@ (800f04c <_svfiprintf_r+0x1e4>)
 800ef12:	f7f1 f96d 	bl	80001f0 <memchr>
 800ef16:	9a04      	ldr	r2, [sp, #16]
 800ef18:	b9d8      	cbnz	r0, 800ef52 <_svfiprintf_r+0xea>
 800ef1a:	06d0      	lsls	r0, r2, #27
 800ef1c:	bf44      	itt	mi
 800ef1e:	2320      	movmi	r3, #32
 800ef20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef24:	0711      	lsls	r1, r2, #28
 800ef26:	bf44      	itt	mi
 800ef28:	232b      	movmi	r3, #43	@ 0x2b
 800ef2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef2e:	f89a 3000 	ldrb.w	r3, [sl]
 800ef32:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef34:	d015      	beq.n	800ef62 <_svfiprintf_r+0xfa>
 800ef36:	9a07      	ldr	r2, [sp, #28]
 800ef38:	4654      	mov	r4, sl
 800ef3a:	2000      	movs	r0, #0
 800ef3c:	f04f 0c0a 	mov.w	ip, #10
 800ef40:	4621      	mov	r1, r4
 800ef42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef46:	3b30      	subs	r3, #48	@ 0x30
 800ef48:	2b09      	cmp	r3, #9
 800ef4a:	d94b      	bls.n	800efe4 <_svfiprintf_r+0x17c>
 800ef4c:	b1b0      	cbz	r0, 800ef7c <_svfiprintf_r+0x114>
 800ef4e:	9207      	str	r2, [sp, #28]
 800ef50:	e014      	b.n	800ef7c <_svfiprintf_r+0x114>
 800ef52:	eba0 0308 	sub.w	r3, r0, r8
 800ef56:	fa09 f303 	lsl.w	r3, r9, r3
 800ef5a:	4313      	orrs	r3, r2
 800ef5c:	9304      	str	r3, [sp, #16]
 800ef5e:	46a2      	mov	sl, r4
 800ef60:	e7d2      	b.n	800ef08 <_svfiprintf_r+0xa0>
 800ef62:	9b03      	ldr	r3, [sp, #12]
 800ef64:	1d19      	adds	r1, r3, #4
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	9103      	str	r1, [sp, #12]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	bfbb      	ittet	lt
 800ef6e:	425b      	neglt	r3, r3
 800ef70:	f042 0202 	orrlt.w	r2, r2, #2
 800ef74:	9307      	strge	r3, [sp, #28]
 800ef76:	9307      	strlt	r3, [sp, #28]
 800ef78:	bfb8      	it	lt
 800ef7a:	9204      	strlt	r2, [sp, #16]
 800ef7c:	7823      	ldrb	r3, [r4, #0]
 800ef7e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ef80:	d10a      	bne.n	800ef98 <_svfiprintf_r+0x130>
 800ef82:	7863      	ldrb	r3, [r4, #1]
 800ef84:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef86:	d132      	bne.n	800efee <_svfiprintf_r+0x186>
 800ef88:	9b03      	ldr	r3, [sp, #12]
 800ef8a:	1d1a      	adds	r2, r3, #4
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	9203      	str	r2, [sp, #12]
 800ef90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ef94:	3402      	adds	r4, #2
 800ef96:	9305      	str	r3, [sp, #20]
 800ef98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f05c <_svfiprintf_r+0x1f4>
 800ef9c:	7821      	ldrb	r1, [r4, #0]
 800ef9e:	2203      	movs	r2, #3
 800efa0:	4650      	mov	r0, sl
 800efa2:	f7f1 f925 	bl	80001f0 <memchr>
 800efa6:	b138      	cbz	r0, 800efb8 <_svfiprintf_r+0x150>
 800efa8:	9b04      	ldr	r3, [sp, #16]
 800efaa:	eba0 000a 	sub.w	r0, r0, sl
 800efae:	2240      	movs	r2, #64	@ 0x40
 800efb0:	4082      	lsls	r2, r0
 800efb2:	4313      	orrs	r3, r2
 800efb4:	3401      	adds	r4, #1
 800efb6:	9304      	str	r3, [sp, #16]
 800efb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efbc:	4824      	ldr	r0, [pc, #144]	@ (800f050 <_svfiprintf_r+0x1e8>)
 800efbe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800efc2:	2206      	movs	r2, #6
 800efc4:	f7f1 f914 	bl	80001f0 <memchr>
 800efc8:	2800      	cmp	r0, #0
 800efca:	d036      	beq.n	800f03a <_svfiprintf_r+0x1d2>
 800efcc:	4b21      	ldr	r3, [pc, #132]	@ (800f054 <_svfiprintf_r+0x1ec>)
 800efce:	bb1b      	cbnz	r3, 800f018 <_svfiprintf_r+0x1b0>
 800efd0:	9b03      	ldr	r3, [sp, #12]
 800efd2:	3307      	adds	r3, #7
 800efd4:	f023 0307 	bic.w	r3, r3, #7
 800efd8:	3308      	adds	r3, #8
 800efda:	9303      	str	r3, [sp, #12]
 800efdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efde:	4433      	add	r3, r6
 800efe0:	9309      	str	r3, [sp, #36]	@ 0x24
 800efe2:	e76a      	b.n	800eeba <_svfiprintf_r+0x52>
 800efe4:	fb0c 3202 	mla	r2, ip, r2, r3
 800efe8:	460c      	mov	r4, r1
 800efea:	2001      	movs	r0, #1
 800efec:	e7a8      	b.n	800ef40 <_svfiprintf_r+0xd8>
 800efee:	2300      	movs	r3, #0
 800eff0:	3401      	adds	r4, #1
 800eff2:	9305      	str	r3, [sp, #20]
 800eff4:	4619      	mov	r1, r3
 800eff6:	f04f 0c0a 	mov.w	ip, #10
 800effa:	4620      	mov	r0, r4
 800effc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f000:	3a30      	subs	r2, #48	@ 0x30
 800f002:	2a09      	cmp	r2, #9
 800f004:	d903      	bls.n	800f00e <_svfiprintf_r+0x1a6>
 800f006:	2b00      	cmp	r3, #0
 800f008:	d0c6      	beq.n	800ef98 <_svfiprintf_r+0x130>
 800f00a:	9105      	str	r1, [sp, #20]
 800f00c:	e7c4      	b.n	800ef98 <_svfiprintf_r+0x130>
 800f00e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f012:	4604      	mov	r4, r0
 800f014:	2301      	movs	r3, #1
 800f016:	e7f0      	b.n	800effa <_svfiprintf_r+0x192>
 800f018:	ab03      	add	r3, sp, #12
 800f01a:	9300      	str	r3, [sp, #0]
 800f01c:	462a      	mov	r2, r5
 800f01e:	4b0e      	ldr	r3, [pc, #56]	@ (800f058 <_svfiprintf_r+0x1f0>)
 800f020:	a904      	add	r1, sp, #16
 800f022:	4638      	mov	r0, r7
 800f024:	f7fd fe30 	bl	800cc88 <_printf_float>
 800f028:	1c42      	adds	r2, r0, #1
 800f02a:	4606      	mov	r6, r0
 800f02c:	d1d6      	bne.n	800efdc <_svfiprintf_r+0x174>
 800f02e:	89ab      	ldrh	r3, [r5, #12]
 800f030:	065b      	lsls	r3, r3, #25
 800f032:	f53f af2d 	bmi.w	800ee90 <_svfiprintf_r+0x28>
 800f036:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f038:	e72c      	b.n	800ee94 <_svfiprintf_r+0x2c>
 800f03a:	ab03      	add	r3, sp, #12
 800f03c:	9300      	str	r3, [sp, #0]
 800f03e:	462a      	mov	r2, r5
 800f040:	4b05      	ldr	r3, [pc, #20]	@ (800f058 <_svfiprintf_r+0x1f0>)
 800f042:	a904      	add	r1, sp, #16
 800f044:	4638      	mov	r0, r7
 800f046:	f7fe f8b7 	bl	800d1b8 <_printf_i>
 800f04a:	e7ed      	b.n	800f028 <_svfiprintf_r+0x1c0>
 800f04c:	0802134e 	.word	0x0802134e
 800f050:	08021358 	.word	0x08021358
 800f054:	0800cc89 	.word	0x0800cc89
 800f058:	0800edb1 	.word	0x0800edb1
 800f05c:	08021354 	.word	0x08021354

0800f060 <__sflush_r>:
 800f060:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f068:	0716      	lsls	r6, r2, #28
 800f06a:	4605      	mov	r5, r0
 800f06c:	460c      	mov	r4, r1
 800f06e:	d454      	bmi.n	800f11a <__sflush_r+0xba>
 800f070:	684b      	ldr	r3, [r1, #4]
 800f072:	2b00      	cmp	r3, #0
 800f074:	dc02      	bgt.n	800f07c <__sflush_r+0x1c>
 800f076:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f078:	2b00      	cmp	r3, #0
 800f07a:	dd48      	ble.n	800f10e <__sflush_r+0xae>
 800f07c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f07e:	2e00      	cmp	r6, #0
 800f080:	d045      	beq.n	800f10e <__sflush_r+0xae>
 800f082:	2300      	movs	r3, #0
 800f084:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f088:	682f      	ldr	r7, [r5, #0]
 800f08a:	6a21      	ldr	r1, [r4, #32]
 800f08c:	602b      	str	r3, [r5, #0]
 800f08e:	d030      	beq.n	800f0f2 <__sflush_r+0x92>
 800f090:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f092:	89a3      	ldrh	r3, [r4, #12]
 800f094:	0759      	lsls	r1, r3, #29
 800f096:	d505      	bpl.n	800f0a4 <__sflush_r+0x44>
 800f098:	6863      	ldr	r3, [r4, #4]
 800f09a:	1ad2      	subs	r2, r2, r3
 800f09c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f09e:	b10b      	cbz	r3, 800f0a4 <__sflush_r+0x44>
 800f0a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f0a2:	1ad2      	subs	r2, r2, r3
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f0a8:	6a21      	ldr	r1, [r4, #32]
 800f0aa:	4628      	mov	r0, r5
 800f0ac:	47b0      	blx	r6
 800f0ae:	1c43      	adds	r3, r0, #1
 800f0b0:	89a3      	ldrh	r3, [r4, #12]
 800f0b2:	d106      	bne.n	800f0c2 <__sflush_r+0x62>
 800f0b4:	6829      	ldr	r1, [r5, #0]
 800f0b6:	291d      	cmp	r1, #29
 800f0b8:	d82b      	bhi.n	800f112 <__sflush_r+0xb2>
 800f0ba:	4a2a      	ldr	r2, [pc, #168]	@ (800f164 <__sflush_r+0x104>)
 800f0bc:	40ca      	lsrs	r2, r1
 800f0be:	07d6      	lsls	r6, r2, #31
 800f0c0:	d527      	bpl.n	800f112 <__sflush_r+0xb2>
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	6062      	str	r2, [r4, #4]
 800f0c6:	04d9      	lsls	r1, r3, #19
 800f0c8:	6922      	ldr	r2, [r4, #16]
 800f0ca:	6022      	str	r2, [r4, #0]
 800f0cc:	d504      	bpl.n	800f0d8 <__sflush_r+0x78>
 800f0ce:	1c42      	adds	r2, r0, #1
 800f0d0:	d101      	bne.n	800f0d6 <__sflush_r+0x76>
 800f0d2:	682b      	ldr	r3, [r5, #0]
 800f0d4:	b903      	cbnz	r3, 800f0d8 <__sflush_r+0x78>
 800f0d6:	6560      	str	r0, [r4, #84]	@ 0x54
 800f0d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f0da:	602f      	str	r7, [r5, #0]
 800f0dc:	b1b9      	cbz	r1, 800f10e <__sflush_r+0xae>
 800f0de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f0e2:	4299      	cmp	r1, r3
 800f0e4:	d002      	beq.n	800f0ec <__sflush_r+0x8c>
 800f0e6:	4628      	mov	r0, r5
 800f0e8:	f7ff fa96 	bl	800e618 <_free_r>
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	6363      	str	r3, [r4, #52]	@ 0x34
 800f0f0:	e00d      	b.n	800f10e <__sflush_r+0xae>
 800f0f2:	2301      	movs	r3, #1
 800f0f4:	4628      	mov	r0, r5
 800f0f6:	47b0      	blx	r6
 800f0f8:	4602      	mov	r2, r0
 800f0fa:	1c50      	adds	r0, r2, #1
 800f0fc:	d1c9      	bne.n	800f092 <__sflush_r+0x32>
 800f0fe:	682b      	ldr	r3, [r5, #0]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d0c6      	beq.n	800f092 <__sflush_r+0x32>
 800f104:	2b1d      	cmp	r3, #29
 800f106:	d001      	beq.n	800f10c <__sflush_r+0xac>
 800f108:	2b16      	cmp	r3, #22
 800f10a:	d11e      	bne.n	800f14a <__sflush_r+0xea>
 800f10c:	602f      	str	r7, [r5, #0]
 800f10e:	2000      	movs	r0, #0
 800f110:	e022      	b.n	800f158 <__sflush_r+0xf8>
 800f112:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f116:	b21b      	sxth	r3, r3
 800f118:	e01b      	b.n	800f152 <__sflush_r+0xf2>
 800f11a:	690f      	ldr	r7, [r1, #16]
 800f11c:	2f00      	cmp	r7, #0
 800f11e:	d0f6      	beq.n	800f10e <__sflush_r+0xae>
 800f120:	0793      	lsls	r3, r2, #30
 800f122:	680e      	ldr	r6, [r1, #0]
 800f124:	bf08      	it	eq
 800f126:	694b      	ldreq	r3, [r1, #20]
 800f128:	600f      	str	r7, [r1, #0]
 800f12a:	bf18      	it	ne
 800f12c:	2300      	movne	r3, #0
 800f12e:	eba6 0807 	sub.w	r8, r6, r7
 800f132:	608b      	str	r3, [r1, #8]
 800f134:	f1b8 0f00 	cmp.w	r8, #0
 800f138:	dde9      	ble.n	800f10e <__sflush_r+0xae>
 800f13a:	6a21      	ldr	r1, [r4, #32]
 800f13c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f13e:	4643      	mov	r3, r8
 800f140:	463a      	mov	r2, r7
 800f142:	4628      	mov	r0, r5
 800f144:	47b0      	blx	r6
 800f146:	2800      	cmp	r0, #0
 800f148:	dc08      	bgt.n	800f15c <__sflush_r+0xfc>
 800f14a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f14e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f152:	81a3      	strh	r3, [r4, #12]
 800f154:	f04f 30ff 	mov.w	r0, #4294967295
 800f158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f15c:	4407      	add	r7, r0
 800f15e:	eba8 0800 	sub.w	r8, r8, r0
 800f162:	e7e7      	b.n	800f134 <__sflush_r+0xd4>
 800f164:	20400001 	.word	0x20400001

0800f168 <_fflush_r>:
 800f168:	b538      	push	{r3, r4, r5, lr}
 800f16a:	690b      	ldr	r3, [r1, #16]
 800f16c:	4605      	mov	r5, r0
 800f16e:	460c      	mov	r4, r1
 800f170:	b913      	cbnz	r3, 800f178 <_fflush_r+0x10>
 800f172:	2500      	movs	r5, #0
 800f174:	4628      	mov	r0, r5
 800f176:	bd38      	pop	{r3, r4, r5, pc}
 800f178:	b118      	cbz	r0, 800f182 <_fflush_r+0x1a>
 800f17a:	6a03      	ldr	r3, [r0, #32]
 800f17c:	b90b      	cbnz	r3, 800f182 <_fflush_r+0x1a>
 800f17e:	f7fe f9c5 	bl	800d50c <__sinit>
 800f182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d0f3      	beq.n	800f172 <_fflush_r+0xa>
 800f18a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f18c:	07d0      	lsls	r0, r2, #31
 800f18e:	d404      	bmi.n	800f19a <_fflush_r+0x32>
 800f190:	0599      	lsls	r1, r3, #22
 800f192:	d402      	bmi.n	800f19a <_fflush_r+0x32>
 800f194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f196:	f7fe fbd4 	bl	800d942 <__retarget_lock_acquire_recursive>
 800f19a:	4628      	mov	r0, r5
 800f19c:	4621      	mov	r1, r4
 800f19e:	f7ff ff5f 	bl	800f060 <__sflush_r>
 800f1a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f1a4:	07da      	lsls	r2, r3, #31
 800f1a6:	4605      	mov	r5, r0
 800f1a8:	d4e4      	bmi.n	800f174 <_fflush_r+0xc>
 800f1aa:	89a3      	ldrh	r3, [r4, #12]
 800f1ac:	059b      	lsls	r3, r3, #22
 800f1ae:	d4e1      	bmi.n	800f174 <_fflush_r+0xc>
 800f1b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f1b2:	f7fe fbc7 	bl	800d944 <__retarget_lock_release_recursive>
 800f1b6:	e7dd      	b.n	800f174 <_fflush_r+0xc>

0800f1b8 <__swhatbuf_r>:
 800f1b8:	b570      	push	{r4, r5, r6, lr}
 800f1ba:	460c      	mov	r4, r1
 800f1bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1c0:	2900      	cmp	r1, #0
 800f1c2:	b096      	sub	sp, #88	@ 0x58
 800f1c4:	4615      	mov	r5, r2
 800f1c6:	461e      	mov	r6, r3
 800f1c8:	da0d      	bge.n	800f1e6 <__swhatbuf_r+0x2e>
 800f1ca:	89a3      	ldrh	r3, [r4, #12]
 800f1cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f1d0:	f04f 0100 	mov.w	r1, #0
 800f1d4:	bf14      	ite	ne
 800f1d6:	2340      	movne	r3, #64	@ 0x40
 800f1d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f1dc:	2000      	movs	r0, #0
 800f1de:	6031      	str	r1, [r6, #0]
 800f1e0:	602b      	str	r3, [r5, #0]
 800f1e2:	b016      	add	sp, #88	@ 0x58
 800f1e4:	bd70      	pop	{r4, r5, r6, pc}
 800f1e6:	466a      	mov	r2, sp
 800f1e8:	f000 f862 	bl	800f2b0 <_fstat_r>
 800f1ec:	2800      	cmp	r0, #0
 800f1ee:	dbec      	blt.n	800f1ca <__swhatbuf_r+0x12>
 800f1f0:	9901      	ldr	r1, [sp, #4]
 800f1f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f1f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f1fa:	4259      	negs	r1, r3
 800f1fc:	4159      	adcs	r1, r3
 800f1fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f202:	e7eb      	b.n	800f1dc <__swhatbuf_r+0x24>

0800f204 <__smakebuf_r>:
 800f204:	898b      	ldrh	r3, [r1, #12]
 800f206:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f208:	079d      	lsls	r5, r3, #30
 800f20a:	4606      	mov	r6, r0
 800f20c:	460c      	mov	r4, r1
 800f20e:	d507      	bpl.n	800f220 <__smakebuf_r+0x1c>
 800f210:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f214:	6023      	str	r3, [r4, #0]
 800f216:	6123      	str	r3, [r4, #16]
 800f218:	2301      	movs	r3, #1
 800f21a:	6163      	str	r3, [r4, #20]
 800f21c:	b003      	add	sp, #12
 800f21e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f220:	ab01      	add	r3, sp, #4
 800f222:	466a      	mov	r2, sp
 800f224:	f7ff ffc8 	bl	800f1b8 <__swhatbuf_r>
 800f228:	9f00      	ldr	r7, [sp, #0]
 800f22a:	4605      	mov	r5, r0
 800f22c:	4639      	mov	r1, r7
 800f22e:	4630      	mov	r0, r6
 800f230:	f7fd fbd0 	bl	800c9d4 <_malloc_r>
 800f234:	b948      	cbnz	r0, 800f24a <__smakebuf_r+0x46>
 800f236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f23a:	059a      	lsls	r2, r3, #22
 800f23c:	d4ee      	bmi.n	800f21c <__smakebuf_r+0x18>
 800f23e:	f023 0303 	bic.w	r3, r3, #3
 800f242:	f043 0302 	orr.w	r3, r3, #2
 800f246:	81a3      	strh	r3, [r4, #12]
 800f248:	e7e2      	b.n	800f210 <__smakebuf_r+0xc>
 800f24a:	89a3      	ldrh	r3, [r4, #12]
 800f24c:	6020      	str	r0, [r4, #0]
 800f24e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f252:	81a3      	strh	r3, [r4, #12]
 800f254:	9b01      	ldr	r3, [sp, #4]
 800f256:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f25a:	b15b      	cbz	r3, 800f274 <__smakebuf_r+0x70>
 800f25c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f260:	4630      	mov	r0, r6
 800f262:	f000 f837 	bl	800f2d4 <_isatty_r>
 800f266:	b128      	cbz	r0, 800f274 <__smakebuf_r+0x70>
 800f268:	89a3      	ldrh	r3, [r4, #12]
 800f26a:	f023 0303 	bic.w	r3, r3, #3
 800f26e:	f043 0301 	orr.w	r3, r3, #1
 800f272:	81a3      	strh	r3, [r4, #12]
 800f274:	89a3      	ldrh	r3, [r4, #12]
 800f276:	431d      	orrs	r5, r3
 800f278:	81a5      	strh	r5, [r4, #12]
 800f27a:	e7cf      	b.n	800f21c <__smakebuf_r+0x18>

0800f27c <memmove>:
 800f27c:	4288      	cmp	r0, r1
 800f27e:	b510      	push	{r4, lr}
 800f280:	eb01 0402 	add.w	r4, r1, r2
 800f284:	d902      	bls.n	800f28c <memmove+0x10>
 800f286:	4284      	cmp	r4, r0
 800f288:	4623      	mov	r3, r4
 800f28a:	d807      	bhi.n	800f29c <memmove+0x20>
 800f28c:	1e43      	subs	r3, r0, #1
 800f28e:	42a1      	cmp	r1, r4
 800f290:	d008      	beq.n	800f2a4 <memmove+0x28>
 800f292:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f296:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f29a:	e7f8      	b.n	800f28e <memmove+0x12>
 800f29c:	4402      	add	r2, r0
 800f29e:	4601      	mov	r1, r0
 800f2a0:	428a      	cmp	r2, r1
 800f2a2:	d100      	bne.n	800f2a6 <memmove+0x2a>
 800f2a4:	bd10      	pop	{r4, pc}
 800f2a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f2aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f2ae:	e7f7      	b.n	800f2a0 <memmove+0x24>

0800f2b0 <_fstat_r>:
 800f2b0:	b538      	push	{r3, r4, r5, lr}
 800f2b2:	4d07      	ldr	r5, [pc, #28]	@ (800f2d0 <_fstat_r+0x20>)
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	4604      	mov	r4, r0
 800f2b8:	4608      	mov	r0, r1
 800f2ba:	4611      	mov	r1, r2
 800f2bc:	602b      	str	r3, [r5, #0]
 800f2be:	f7f5 f99b 	bl	80045f8 <_fstat>
 800f2c2:	1c43      	adds	r3, r0, #1
 800f2c4:	d102      	bne.n	800f2cc <_fstat_r+0x1c>
 800f2c6:	682b      	ldr	r3, [r5, #0]
 800f2c8:	b103      	cbz	r3, 800f2cc <_fstat_r+0x1c>
 800f2ca:	6023      	str	r3, [r4, #0]
 800f2cc:	bd38      	pop	{r3, r4, r5, pc}
 800f2ce:	bf00      	nop
 800f2d0:	2000e090 	.word	0x2000e090

0800f2d4 <_isatty_r>:
 800f2d4:	b538      	push	{r3, r4, r5, lr}
 800f2d6:	4d06      	ldr	r5, [pc, #24]	@ (800f2f0 <_isatty_r+0x1c>)
 800f2d8:	2300      	movs	r3, #0
 800f2da:	4604      	mov	r4, r0
 800f2dc:	4608      	mov	r0, r1
 800f2de:	602b      	str	r3, [r5, #0]
 800f2e0:	f7f5 f99a 	bl	8004618 <_isatty>
 800f2e4:	1c43      	adds	r3, r0, #1
 800f2e6:	d102      	bne.n	800f2ee <_isatty_r+0x1a>
 800f2e8:	682b      	ldr	r3, [r5, #0]
 800f2ea:	b103      	cbz	r3, 800f2ee <_isatty_r+0x1a>
 800f2ec:	6023      	str	r3, [r4, #0]
 800f2ee:	bd38      	pop	{r3, r4, r5, pc}
 800f2f0:	2000e090 	.word	0x2000e090

0800f2f4 <__assert_func>:
 800f2f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f2f6:	4614      	mov	r4, r2
 800f2f8:	461a      	mov	r2, r3
 800f2fa:	4b09      	ldr	r3, [pc, #36]	@ (800f320 <__assert_func+0x2c>)
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	4605      	mov	r5, r0
 800f300:	68d8      	ldr	r0, [r3, #12]
 800f302:	b14c      	cbz	r4, 800f318 <__assert_func+0x24>
 800f304:	4b07      	ldr	r3, [pc, #28]	@ (800f324 <__assert_func+0x30>)
 800f306:	9100      	str	r1, [sp, #0]
 800f308:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f30c:	4906      	ldr	r1, [pc, #24]	@ (800f328 <__assert_func+0x34>)
 800f30e:	462b      	mov	r3, r5
 800f310:	f000 f842 	bl	800f398 <fiprintf>
 800f314:	f000 f852 	bl	800f3bc <abort>
 800f318:	4b04      	ldr	r3, [pc, #16]	@ (800f32c <__assert_func+0x38>)
 800f31a:	461c      	mov	r4, r3
 800f31c:	e7f3      	b.n	800f306 <__assert_func+0x12>
 800f31e:	bf00      	nop
 800f320:	20000a80 	.word	0x20000a80
 800f324:	08021369 	.word	0x08021369
 800f328:	08021376 	.word	0x08021376
 800f32c:	080213a4 	.word	0x080213a4

0800f330 <_calloc_r>:
 800f330:	b570      	push	{r4, r5, r6, lr}
 800f332:	fba1 5402 	umull	r5, r4, r1, r2
 800f336:	b934      	cbnz	r4, 800f346 <_calloc_r+0x16>
 800f338:	4629      	mov	r1, r5
 800f33a:	f7fd fb4b 	bl	800c9d4 <_malloc_r>
 800f33e:	4606      	mov	r6, r0
 800f340:	b928      	cbnz	r0, 800f34e <_calloc_r+0x1e>
 800f342:	4630      	mov	r0, r6
 800f344:	bd70      	pop	{r4, r5, r6, pc}
 800f346:	220c      	movs	r2, #12
 800f348:	6002      	str	r2, [r0, #0]
 800f34a:	2600      	movs	r6, #0
 800f34c:	e7f9      	b.n	800f342 <_calloc_r+0x12>
 800f34e:	462a      	mov	r2, r5
 800f350:	4621      	mov	r1, r4
 800f352:	f7fe fa69 	bl	800d828 <memset>
 800f356:	e7f4      	b.n	800f342 <_calloc_r+0x12>

0800f358 <__ascii_mbtowc>:
 800f358:	b082      	sub	sp, #8
 800f35a:	b901      	cbnz	r1, 800f35e <__ascii_mbtowc+0x6>
 800f35c:	a901      	add	r1, sp, #4
 800f35e:	b142      	cbz	r2, 800f372 <__ascii_mbtowc+0x1a>
 800f360:	b14b      	cbz	r3, 800f376 <__ascii_mbtowc+0x1e>
 800f362:	7813      	ldrb	r3, [r2, #0]
 800f364:	600b      	str	r3, [r1, #0]
 800f366:	7812      	ldrb	r2, [r2, #0]
 800f368:	1e10      	subs	r0, r2, #0
 800f36a:	bf18      	it	ne
 800f36c:	2001      	movne	r0, #1
 800f36e:	b002      	add	sp, #8
 800f370:	4770      	bx	lr
 800f372:	4610      	mov	r0, r2
 800f374:	e7fb      	b.n	800f36e <__ascii_mbtowc+0x16>
 800f376:	f06f 0001 	mvn.w	r0, #1
 800f37a:	e7f8      	b.n	800f36e <__ascii_mbtowc+0x16>

0800f37c <__ascii_wctomb>:
 800f37c:	4603      	mov	r3, r0
 800f37e:	4608      	mov	r0, r1
 800f380:	b141      	cbz	r1, 800f394 <__ascii_wctomb+0x18>
 800f382:	2aff      	cmp	r2, #255	@ 0xff
 800f384:	d904      	bls.n	800f390 <__ascii_wctomb+0x14>
 800f386:	228a      	movs	r2, #138	@ 0x8a
 800f388:	601a      	str	r2, [r3, #0]
 800f38a:	f04f 30ff 	mov.w	r0, #4294967295
 800f38e:	4770      	bx	lr
 800f390:	700a      	strb	r2, [r1, #0]
 800f392:	2001      	movs	r0, #1
 800f394:	4770      	bx	lr
	...

0800f398 <fiprintf>:
 800f398:	b40e      	push	{r1, r2, r3}
 800f39a:	b503      	push	{r0, r1, lr}
 800f39c:	4601      	mov	r1, r0
 800f39e:	ab03      	add	r3, sp, #12
 800f3a0:	4805      	ldr	r0, [pc, #20]	@ (800f3b8 <fiprintf+0x20>)
 800f3a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3a6:	6800      	ldr	r0, [r0, #0]
 800f3a8:	9301      	str	r3, [sp, #4]
 800f3aa:	f000 f837 	bl	800f41c <_vfiprintf_r>
 800f3ae:	b002      	add	sp, #8
 800f3b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f3b4:	b003      	add	sp, #12
 800f3b6:	4770      	bx	lr
 800f3b8:	20000a80 	.word	0x20000a80

0800f3bc <abort>:
 800f3bc:	b508      	push	{r3, lr}
 800f3be:	2006      	movs	r0, #6
 800f3c0:	f000 f96c 	bl	800f69c <raise>
 800f3c4:	2001      	movs	r0, #1
 800f3c6:	f000 fab9 	bl	800f93c <_exit>

0800f3ca <__sfputc_r>:
 800f3ca:	6893      	ldr	r3, [r2, #8]
 800f3cc:	3b01      	subs	r3, #1
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	b410      	push	{r4}
 800f3d2:	6093      	str	r3, [r2, #8]
 800f3d4:	da08      	bge.n	800f3e8 <__sfputc_r+0x1e>
 800f3d6:	6994      	ldr	r4, [r2, #24]
 800f3d8:	42a3      	cmp	r3, r4
 800f3da:	db01      	blt.n	800f3e0 <__sfputc_r+0x16>
 800f3dc:	290a      	cmp	r1, #10
 800f3de:	d103      	bne.n	800f3e8 <__sfputc_r+0x1e>
 800f3e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f3e4:	f7fe b98b 	b.w	800d6fe <__swbuf_r>
 800f3e8:	6813      	ldr	r3, [r2, #0]
 800f3ea:	1c58      	adds	r0, r3, #1
 800f3ec:	6010      	str	r0, [r2, #0]
 800f3ee:	7019      	strb	r1, [r3, #0]
 800f3f0:	4608      	mov	r0, r1
 800f3f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f3f6:	4770      	bx	lr

0800f3f8 <__sfputs_r>:
 800f3f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3fa:	4606      	mov	r6, r0
 800f3fc:	460f      	mov	r7, r1
 800f3fe:	4614      	mov	r4, r2
 800f400:	18d5      	adds	r5, r2, r3
 800f402:	42ac      	cmp	r4, r5
 800f404:	d101      	bne.n	800f40a <__sfputs_r+0x12>
 800f406:	2000      	movs	r0, #0
 800f408:	e007      	b.n	800f41a <__sfputs_r+0x22>
 800f40a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f40e:	463a      	mov	r2, r7
 800f410:	4630      	mov	r0, r6
 800f412:	f7ff ffda 	bl	800f3ca <__sfputc_r>
 800f416:	1c43      	adds	r3, r0, #1
 800f418:	d1f3      	bne.n	800f402 <__sfputs_r+0xa>
 800f41a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f41c <_vfiprintf_r>:
 800f41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f420:	460d      	mov	r5, r1
 800f422:	b09d      	sub	sp, #116	@ 0x74
 800f424:	4614      	mov	r4, r2
 800f426:	4698      	mov	r8, r3
 800f428:	4606      	mov	r6, r0
 800f42a:	b118      	cbz	r0, 800f434 <_vfiprintf_r+0x18>
 800f42c:	6a03      	ldr	r3, [r0, #32]
 800f42e:	b90b      	cbnz	r3, 800f434 <_vfiprintf_r+0x18>
 800f430:	f7fe f86c 	bl	800d50c <__sinit>
 800f434:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f436:	07d9      	lsls	r1, r3, #31
 800f438:	d405      	bmi.n	800f446 <_vfiprintf_r+0x2a>
 800f43a:	89ab      	ldrh	r3, [r5, #12]
 800f43c:	059a      	lsls	r2, r3, #22
 800f43e:	d402      	bmi.n	800f446 <_vfiprintf_r+0x2a>
 800f440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f442:	f7fe fa7e 	bl	800d942 <__retarget_lock_acquire_recursive>
 800f446:	89ab      	ldrh	r3, [r5, #12]
 800f448:	071b      	lsls	r3, r3, #28
 800f44a:	d501      	bpl.n	800f450 <_vfiprintf_r+0x34>
 800f44c:	692b      	ldr	r3, [r5, #16]
 800f44e:	b99b      	cbnz	r3, 800f478 <_vfiprintf_r+0x5c>
 800f450:	4629      	mov	r1, r5
 800f452:	4630      	mov	r0, r6
 800f454:	f7fe f992 	bl	800d77c <__swsetup_r>
 800f458:	b170      	cbz	r0, 800f478 <_vfiprintf_r+0x5c>
 800f45a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f45c:	07dc      	lsls	r4, r3, #31
 800f45e:	d504      	bpl.n	800f46a <_vfiprintf_r+0x4e>
 800f460:	f04f 30ff 	mov.w	r0, #4294967295
 800f464:	b01d      	add	sp, #116	@ 0x74
 800f466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f46a:	89ab      	ldrh	r3, [r5, #12]
 800f46c:	0598      	lsls	r0, r3, #22
 800f46e:	d4f7      	bmi.n	800f460 <_vfiprintf_r+0x44>
 800f470:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f472:	f7fe fa67 	bl	800d944 <__retarget_lock_release_recursive>
 800f476:	e7f3      	b.n	800f460 <_vfiprintf_r+0x44>
 800f478:	2300      	movs	r3, #0
 800f47a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f47c:	2320      	movs	r3, #32
 800f47e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f482:	f8cd 800c 	str.w	r8, [sp, #12]
 800f486:	2330      	movs	r3, #48	@ 0x30
 800f488:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f638 <_vfiprintf_r+0x21c>
 800f48c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f490:	f04f 0901 	mov.w	r9, #1
 800f494:	4623      	mov	r3, r4
 800f496:	469a      	mov	sl, r3
 800f498:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f49c:	b10a      	cbz	r2, 800f4a2 <_vfiprintf_r+0x86>
 800f49e:	2a25      	cmp	r2, #37	@ 0x25
 800f4a0:	d1f9      	bne.n	800f496 <_vfiprintf_r+0x7a>
 800f4a2:	ebba 0b04 	subs.w	fp, sl, r4
 800f4a6:	d00b      	beq.n	800f4c0 <_vfiprintf_r+0xa4>
 800f4a8:	465b      	mov	r3, fp
 800f4aa:	4622      	mov	r2, r4
 800f4ac:	4629      	mov	r1, r5
 800f4ae:	4630      	mov	r0, r6
 800f4b0:	f7ff ffa2 	bl	800f3f8 <__sfputs_r>
 800f4b4:	3001      	adds	r0, #1
 800f4b6:	f000 80a7 	beq.w	800f608 <_vfiprintf_r+0x1ec>
 800f4ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f4bc:	445a      	add	r2, fp
 800f4be:	9209      	str	r2, [sp, #36]	@ 0x24
 800f4c0:	f89a 3000 	ldrb.w	r3, [sl]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	f000 809f 	beq.w	800f608 <_vfiprintf_r+0x1ec>
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	f04f 32ff 	mov.w	r2, #4294967295
 800f4d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f4d4:	f10a 0a01 	add.w	sl, sl, #1
 800f4d8:	9304      	str	r3, [sp, #16]
 800f4da:	9307      	str	r3, [sp, #28]
 800f4dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f4e0:	931a      	str	r3, [sp, #104]	@ 0x68
 800f4e2:	4654      	mov	r4, sl
 800f4e4:	2205      	movs	r2, #5
 800f4e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4ea:	4853      	ldr	r0, [pc, #332]	@ (800f638 <_vfiprintf_r+0x21c>)
 800f4ec:	f7f0 fe80 	bl	80001f0 <memchr>
 800f4f0:	9a04      	ldr	r2, [sp, #16]
 800f4f2:	b9d8      	cbnz	r0, 800f52c <_vfiprintf_r+0x110>
 800f4f4:	06d1      	lsls	r1, r2, #27
 800f4f6:	bf44      	itt	mi
 800f4f8:	2320      	movmi	r3, #32
 800f4fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f4fe:	0713      	lsls	r3, r2, #28
 800f500:	bf44      	itt	mi
 800f502:	232b      	movmi	r3, #43	@ 0x2b
 800f504:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f508:	f89a 3000 	ldrb.w	r3, [sl]
 800f50c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f50e:	d015      	beq.n	800f53c <_vfiprintf_r+0x120>
 800f510:	9a07      	ldr	r2, [sp, #28]
 800f512:	4654      	mov	r4, sl
 800f514:	2000      	movs	r0, #0
 800f516:	f04f 0c0a 	mov.w	ip, #10
 800f51a:	4621      	mov	r1, r4
 800f51c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f520:	3b30      	subs	r3, #48	@ 0x30
 800f522:	2b09      	cmp	r3, #9
 800f524:	d94b      	bls.n	800f5be <_vfiprintf_r+0x1a2>
 800f526:	b1b0      	cbz	r0, 800f556 <_vfiprintf_r+0x13a>
 800f528:	9207      	str	r2, [sp, #28]
 800f52a:	e014      	b.n	800f556 <_vfiprintf_r+0x13a>
 800f52c:	eba0 0308 	sub.w	r3, r0, r8
 800f530:	fa09 f303 	lsl.w	r3, r9, r3
 800f534:	4313      	orrs	r3, r2
 800f536:	9304      	str	r3, [sp, #16]
 800f538:	46a2      	mov	sl, r4
 800f53a:	e7d2      	b.n	800f4e2 <_vfiprintf_r+0xc6>
 800f53c:	9b03      	ldr	r3, [sp, #12]
 800f53e:	1d19      	adds	r1, r3, #4
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	9103      	str	r1, [sp, #12]
 800f544:	2b00      	cmp	r3, #0
 800f546:	bfbb      	ittet	lt
 800f548:	425b      	neglt	r3, r3
 800f54a:	f042 0202 	orrlt.w	r2, r2, #2
 800f54e:	9307      	strge	r3, [sp, #28]
 800f550:	9307      	strlt	r3, [sp, #28]
 800f552:	bfb8      	it	lt
 800f554:	9204      	strlt	r2, [sp, #16]
 800f556:	7823      	ldrb	r3, [r4, #0]
 800f558:	2b2e      	cmp	r3, #46	@ 0x2e
 800f55a:	d10a      	bne.n	800f572 <_vfiprintf_r+0x156>
 800f55c:	7863      	ldrb	r3, [r4, #1]
 800f55e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f560:	d132      	bne.n	800f5c8 <_vfiprintf_r+0x1ac>
 800f562:	9b03      	ldr	r3, [sp, #12]
 800f564:	1d1a      	adds	r2, r3, #4
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	9203      	str	r2, [sp, #12]
 800f56a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f56e:	3402      	adds	r4, #2
 800f570:	9305      	str	r3, [sp, #20]
 800f572:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f648 <_vfiprintf_r+0x22c>
 800f576:	7821      	ldrb	r1, [r4, #0]
 800f578:	2203      	movs	r2, #3
 800f57a:	4650      	mov	r0, sl
 800f57c:	f7f0 fe38 	bl	80001f0 <memchr>
 800f580:	b138      	cbz	r0, 800f592 <_vfiprintf_r+0x176>
 800f582:	9b04      	ldr	r3, [sp, #16]
 800f584:	eba0 000a 	sub.w	r0, r0, sl
 800f588:	2240      	movs	r2, #64	@ 0x40
 800f58a:	4082      	lsls	r2, r0
 800f58c:	4313      	orrs	r3, r2
 800f58e:	3401      	adds	r4, #1
 800f590:	9304      	str	r3, [sp, #16]
 800f592:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f596:	4829      	ldr	r0, [pc, #164]	@ (800f63c <_vfiprintf_r+0x220>)
 800f598:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f59c:	2206      	movs	r2, #6
 800f59e:	f7f0 fe27 	bl	80001f0 <memchr>
 800f5a2:	2800      	cmp	r0, #0
 800f5a4:	d03f      	beq.n	800f626 <_vfiprintf_r+0x20a>
 800f5a6:	4b26      	ldr	r3, [pc, #152]	@ (800f640 <_vfiprintf_r+0x224>)
 800f5a8:	bb1b      	cbnz	r3, 800f5f2 <_vfiprintf_r+0x1d6>
 800f5aa:	9b03      	ldr	r3, [sp, #12]
 800f5ac:	3307      	adds	r3, #7
 800f5ae:	f023 0307 	bic.w	r3, r3, #7
 800f5b2:	3308      	adds	r3, #8
 800f5b4:	9303      	str	r3, [sp, #12]
 800f5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5b8:	443b      	add	r3, r7
 800f5ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5bc:	e76a      	b.n	800f494 <_vfiprintf_r+0x78>
 800f5be:	fb0c 3202 	mla	r2, ip, r2, r3
 800f5c2:	460c      	mov	r4, r1
 800f5c4:	2001      	movs	r0, #1
 800f5c6:	e7a8      	b.n	800f51a <_vfiprintf_r+0xfe>
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	3401      	adds	r4, #1
 800f5cc:	9305      	str	r3, [sp, #20]
 800f5ce:	4619      	mov	r1, r3
 800f5d0:	f04f 0c0a 	mov.w	ip, #10
 800f5d4:	4620      	mov	r0, r4
 800f5d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f5da:	3a30      	subs	r2, #48	@ 0x30
 800f5dc:	2a09      	cmp	r2, #9
 800f5de:	d903      	bls.n	800f5e8 <_vfiprintf_r+0x1cc>
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d0c6      	beq.n	800f572 <_vfiprintf_r+0x156>
 800f5e4:	9105      	str	r1, [sp, #20]
 800f5e6:	e7c4      	b.n	800f572 <_vfiprintf_r+0x156>
 800f5e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800f5ec:	4604      	mov	r4, r0
 800f5ee:	2301      	movs	r3, #1
 800f5f0:	e7f0      	b.n	800f5d4 <_vfiprintf_r+0x1b8>
 800f5f2:	ab03      	add	r3, sp, #12
 800f5f4:	9300      	str	r3, [sp, #0]
 800f5f6:	462a      	mov	r2, r5
 800f5f8:	4b12      	ldr	r3, [pc, #72]	@ (800f644 <_vfiprintf_r+0x228>)
 800f5fa:	a904      	add	r1, sp, #16
 800f5fc:	4630      	mov	r0, r6
 800f5fe:	f7fd fb43 	bl	800cc88 <_printf_float>
 800f602:	4607      	mov	r7, r0
 800f604:	1c78      	adds	r0, r7, #1
 800f606:	d1d6      	bne.n	800f5b6 <_vfiprintf_r+0x19a>
 800f608:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f60a:	07d9      	lsls	r1, r3, #31
 800f60c:	d405      	bmi.n	800f61a <_vfiprintf_r+0x1fe>
 800f60e:	89ab      	ldrh	r3, [r5, #12]
 800f610:	059a      	lsls	r2, r3, #22
 800f612:	d402      	bmi.n	800f61a <_vfiprintf_r+0x1fe>
 800f614:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f616:	f7fe f995 	bl	800d944 <__retarget_lock_release_recursive>
 800f61a:	89ab      	ldrh	r3, [r5, #12]
 800f61c:	065b      	lsls	r3, r3, #25
 800f61e:	f53f af1f 	bmi.w	800f460 <_vfiprintf_r+0x44>
 800f622:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f624:	e71e      	b.n	800f464 <_vfiprintf_r+0x48>
 800f626:	ab03      	add	r3, sp, #12
 800f628:	9300      	str	r3, [sp, #0]
 800f62a:	462a      	mov	r2, r5
 800f62c:	4b05      	ldr	r3, [pc, #20]	@ (800f644 <_vfiprintf_r+0x228>)
 800f62e:	a904      	add	r1, sp, #16
 800f630:	4630      	mov	r0, r6
 800f632:	f7fd fdc1 	bl	800d1b8 <_printf_i>
 800f636:	e7e4      	b.n	800f602 <_vfiprintf_r+0x1e6>
 800f638:	0802134e 	.word	0x0802134e
 800f63c:	08021358 	.word	0x08021358
 800f640:	0800cc89 	.word	0x0800cc89
 800f644:	0800f3f9 	.word	0x0800f3f9
 800f648:	08021354 	.word	0x08021354

0800f64c <_raise_r>:
 800f64c:	291f      	cmp	r1, #31
 800f64e:	b538      	push	{r3, r4, r5, lr}
 800f650:	4605      	mov	r5, r0
 800f652:	460c      	mov	r4, r1
 800f654:	d904      	bls.n	800f660 <_raise_r+0x14>
 800f656:	2316      	movs	r3, #22
 800f658:	6003      	str	r3, [r0, #0]
 800f65a:	f04f 30ff 	mov.w	r0, #4294967295
 800f65e:	bd38      	pop	{r3, r4, r5, pc}
 800f660:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f662:	b112      	cbz	r2, 800f66a <_raise_r+0x1e>
 800f664:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f668:	b94b      	cbnz	r3, 800f67e <_raise_r+0x32>
 800f66a:	4628      	mov	r0, r5
 800f66c:	f000 f830 	bl	800f6d0 <_getpid_r>
 800f670:	4622      	mov	r2, r4
 800f672:	4601      	mov	r1, r0
 800f674:	4628      	mov	r0, r5
 800f676:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f67a:	f000 b817 	b.w	800f6ac <_kill_r>
 800f67e:	2b01      	cmp	r3, #1
 800f680:	d00a      	beq.n	800f698 <_raise_r+0x4c>
 800f682:	1c59      	adds	r1, r3, #1
 800f684:	d103      	bne.n	800f68e <_raise_r+0x42>
 800f686:	2316      	movs	r3, #22
 800f688:	6003      	str	r3, [r0, #0]
 800f68a:	2001      	movs	r0, #1
 800f68c:	e7e7      	b.n	800f65e <_raise_r+0x12>
 800f68e:	2100      	movs	r1, #0
 800f690:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f694:	4620      	mov	r0, r4
 800f696:	4798      	blx	r3
 800f698:	2000      	movs	r0, #0
 800f69a:	e7e0      	b.n	800f65e <_raise_r+0x12>

0800f69c <raise>:
 800f69c:	4b02      	ldr	r3, [pc, #8]	@ (800f6a8 <raise+0xc>)
 800f69e:	4601      	mov	r1, r0
 800f6a0:	6818      	ldr	r0, [r3, #0]
 800f6a2:	f7ff bfd3 	b.w	800f64c <_raise_r>
 800f6a6:	bf00      	nop
 800f6a8:	20000a80 	.word	0x20000a80

0800f6ac <_kill_r>:
 800f6ac:	b538      	push	{r3, r4, r5, lr}
 800f6ae:	4d07      	ldr	r5, [pc, #28]	@ (800f6cc <_kill_r+0x20>)
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	4604      	mov	r4, r0
 800f6b4:	4608      	mov	r0, r1
 800f6b6:	4611      	mov	r1, r2
 800f6b8:	602b      	str	r3, [r5, #0]
 800f6ba:	f7f4 ffe9 	bl	8004690 <_kill>
 800f6be:	1c43      	adds	r3, r0, #1
 800f6c0:	d102      	bne.n	800f6c8 <_kill_r+0x1c>
 800f6c2:	682b      	ldr	r3, [r5, #0]
 800f6c4:	b103      	cbz	r3, 800f6c8 <_kill_r+0x1c>
 800f6c6:	6023      	str	r3, [r4, #0]
 800f6c8:	bd38      	pop	{r3, r4, r5, pc}
 800f6ca:	bf00      	nop
 800f6cc:	2000e090 	.word	0x2000e090

0800f6d0 <_getpid_r>:
 800f6d0:	f7f4 bfee 	b.w	80046b0 <_getpid>

0800f6d4 <expf>:
 800f6d4:	b508      	push	{r3, lr}
 800f6d6:	ed2d 8b02 	vpush	{d8}
 800f6da:	eef0 8a40 	vmov.f32	s17, s0
 800f6de:	f000 f85f 	bl	800f7a0 <__ieee754_expf>
 800f6e2:	eeb0 8a40 	vmov.f32	s16, s0
 800f6e6:	eeb0 0a68 	vmov.f32	s0, s17
 800f6ea:	f000 f829 	bl	800f740 <finitef>
 800f6ee:	b160      	cbz	r0, 800f70a <expf+0x36>
 800f6f0:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800f730 <expf+0x5c>
 800f6f4:	eef4 8ae7 	vcmpe.f32	s17, s15
 800f6f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6fc:	dd0a      	ble.n	800f714 <expf+0x40>
 800f6fe:	f7fe f8f5 	bl	800d8ec <__errno>
 800f702:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800f734 <expf+0x60>
 800f706:	2322      	movs	r3, #34	@ 0x22
 800f708:	6003      	str	r3, [r0, #0]
 800f70a:	eeb0 0a48 	vmov.f32	s0, s16
 800f70e:	ecbd 8b02 	vpop	{d8}
 800f712:	bd08      	pop	{r3, pc}
 800f714:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800f738 <expf+0x64>
 800f718:	eef4 8ae7 	vcmpe.f32	s17, s15
 800f71c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f720:	d5f3      	bpl.n	800f70a <expf+0x36>
 800f722:	f7fe f8e3 	bl	800d8ec <__errno>
 800f726:	2322      	movs	r3, #34	@ 0x22
 800f728:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800f73c <expf+0x68>
 800f72c:	6003      	str	r3, [r0, #0]
 800f72e:	e7ec      	b.n	800f70a <expf+0x36>
 800f730:	42b17217 	.word	0x42b17217
 800f734:	7f800000 	.word	0x7f800000
 800f738:	c2cff1b5 	.word	0xc2cff1b5
 800f73c:	00000000 	.word	0x00000000

0800f740 <finitef>:
 800f740:	ee10 3a10 	vmov	r3, s0
 800f744:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800f748:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800f74c:	bfac      	ite	ge
 800f74e:	2000      	movge	r0, #0
 800f750:	2001      	movlt	r0, #1
 800f752:	4770      	bx	lr

0800f754 <with_errnof>:
 800f754:	b510      	push	{r4, lr}
 800f756:	ed2d 8b02 	vpush	{d8}
 800f75a:	eeb0 8a40 	vmov.f32	s16, s0
 800f75e:	4604      	mov	r4, r0
 800f760:	f7fe f8c4 	bl	800d8ec <__errno>
 800f764:	eeb0 0a48 	vmov.f32	s0, s16
 800f768:	ecbd 8b02 	vpop	{d8}
 800f76c:	6004      	str	r4, [r0, #0]
 800f76e:	bd10      	pop	{r4, pc}

0800f770 <xflowf>:
 800f770:	b130      	cbz	r0, 800f780 <xflowf+0x10>
 800f772:	eef1 7a40 	vneg.f32	s15, s0
 800f776:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f77a:	2022      	movs	r0, #34	@ 0x22
 800f77c:	f7ff bfea 	b.w	800f754 <with_errnof>
 800f780:	eef0 7a40 	vmov.f32	s15, s0
 800f784:	e7f7      	b.n	800f776 <xflowf+0x6>
	...

0800f788 <__math_uflowf>:
 800f788:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f790 <__math_uflowf+0x8>
 800f78c:	f7ff bff0 	b.w	800f770 <xflowf>
 800f790:	10000000 	.word	0x10000000

0800f794 <__math_oflowf>:
 800f794:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f79c <__math_oflowf+0x8>
 800f798:	f7ff bfea 	b.w	800f770 <xflowf>
 800f79c:	70000000 	.word	0x70000000

0800f7a0 <__ieee754_expf>:
 800f7a0:	ee10 2a10 	vmov	r2, s0
 800f7a4:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800f7a8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f7ac:	d902      	bls.n	800f7b4 <__ieee754_expf+0x14>
 800f7ae:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f7b2:	4770      	bx	lr
 800f7b4:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800f7b8:	d106      	bne.n	800f7c8 <__ieee754_expf+0x28>
 800f7ba:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800f8f4 <__ieee754_expf+0x154>
 800f7be:	2900      	cmp	r1, #0
 800f7c0:	bf18      	it	ne
 800f7c2:	eeb0 0a67 	vmovne.f32	s0, s15
 800f7c6:	4770      	bx	lr
 800f7c8:	484b      	ldr	r0, [pc, #300]	@ (800f8f8 <__ieee754_expf+0x158>)
 800f7ca:	4282      	cmp	r2, r0
 800f7cc:	dd02      	ble.n	800f7d4 <__ieee754_expf+0x34>
 800f7ce:	2000      	movs	r0, #0
 800f7d0:	f7ff bfe0 	b.w	800f794 <__math_oflowf>
 800f7d4:	2a00      	cmp	r2, #0
 800f7d6:	da05      	bge.n	800f7e4 <__ieee754_expf+0x44>
 800f7d8:	4a48      	ldr	r2, [pc, #288]	@ (800f8fc <__ieee754_expf+0x15c>)
 800f7da:	4293      	cmp	r3, r2
 800f7dc:	d902      	bls.n	800f7e4 <__ieee754_expf+0x44>
 800f7de:	2000      	movs	r0, #0
 800f7e0:	f7ff bfd2 	b.w	800f788 <__math_uflowf>
 800f7e4:	4a46      	ldr	r2, [pc, #280]	@ (800f900 <__ieee754_expf+0x160>)
 800f7e6:	4293      	cmp	r3, r2
 800f7e8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800f7ec:	d952      	bls.n	800f894 <__ieee754_expf+0xf4>
 800f7ee:	4a45      	ldr	r2, [pc, #276]	@ (800f904 <__ieee754_expf+0x164>)
 800f7f0:	4293      	cmp	r3, r2
 800f7f2:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800f7f6:	d834      	bhi.n	800f862 <__ieee754_expf+0xc2>
 800f7f8:	4b43      	ldr	r3, [pc, #268]	@ (800f908 <__ieee754_expf+0x168>)
 800f7fa:	4413      	add	r3, r2
 800f7fc:	ed93 7a00 	vldr	s14, [r3]
 800f800:	4b42      	ldr	r3, [pc, #264]	@ (800f90c <__ieee754_expf+0x16c>)
 800f802:	4413      	add	r3, r2
 800f804:	ee30 7a47 	vsub.f32	s14, s0, s14
 800f808:	f081 0201 	eor.w	r2, r1, #1
 800f80c:	edd3 7a00 	vldr	s15, [r3]
 800f810:	1a52      	subs	r2, r2, r1
 800f812:	ee37 0a67 	vsub.f32	s0, s14, s15
 800f816:	ee20 6a00 	vmul.f32	s12, s0, s0
 800f81a:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800f910 <__ieee754_expf+0x170>
 800f81e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f914 <__ieee754_expf+0x174>
 800f822:	eee6 6a05 	vfma.f32	s13, s12, s10
 800f826:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800f918 <__ieee754_expf+0x178>
 800f82a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800f82e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800f91c <__ieee754_expf+0x17c>
 800f832:	eee5 6a06 	vfma.f32	s13, s10, s12
 800f836:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800f920 <__ieee754_expf+0x180>
 800f83a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800f83e:	eef0 6a40 	vmov.f32	s13, s0
 800f842:	eee5 6a46 	vfms.f32	s13, s10, s12
 800f846:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800f84a:	ee20 5a26 	vmul.f32	s10, s0, s13
 800f84e:	bb92      	cbnz	r2, 800f8b6 <__ieee754_expf+0x116>
 800f850:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800f854:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800f858:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f85c:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800f860:	4770      	bx	lr
 800f862:	4b30      	ldr	r3, [pc, #192]	@ (800f924 <__ieee754_expf+0x184>)
 800f864:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800f928 <__ieee754_expf+0x188>
 800f868:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800f92c <__ieee754_expf+0x18c>
 800f86c:	4413      	add	r3, r2
 800f86e:	edd3 7a00 	vldr	s15, [r3]
 800f872:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f876:	eeb0 7a40 	vmov.f32	s14, s0
 800f87a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f87e:	ee17 2a90 	vmov	r2, s15
 800f882:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f886:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f88a:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800f930 <__ieee754_expf+0x190>
 800f88e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f892:	e7be      	b.n	800f812 <__ieee754_expf+0x72>
 800f894:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800f898:	d20b      	bcs.n	800f8b2 <__ieee754_expf+0x112>
 800f89a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f934 <__ieee754_expf+0x194>
 800f89e:	ee70 6a26 	vadd.f32	s13, s0, s13
 800f8a2:	eef4 6ae5 	vcmpe.f32	s13, s11
 800f8a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8aa:	dd02      	ble.n	800f8b2 <__ieee754_expf+0x112>
 800f8ac:	ee30 0a25 	vadd.f32	s0, s0, s11
 800f8b0:	4770      	bx	lr
 800f8b2:	2200      	movs	r2, #0
 800f8b4:	e7af      	b.n	800f816 <__ieee754_expf+0x76>
 800f8b6:	ee36 6a66 	vsub.f32	s12, s12, s13
 800f8ba:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800f8be:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800f8c2:	bfb8      	it	lt
 800f8c4:	3264      	addlt	r2, #100	@ 0x64
 800f8c6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f8ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f8ce:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800f8d2:	ee17 3a90 	vmov	r3, s15
 800f8d6:	bfab      	itete	ge
 800f8d8:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800f8dc:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800f8e0:	ee00 3a10 	vmovge	s0, r3
 800f8e4:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800f938 <__ieee754_expf+0x198>
 800f8e8:	bfbc      	itt	lt
 800f8ea:	ee00 3a10 	vmovlt	s0, r3
 800f8ee:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800f8f2:	4770      	bx	lr
 800f8f4:	00000000 	.word	0x00000000
 800f8f8:	42b17217 	.word	0x42b17217
 800f8fc:	42cff1b5 	.word	0x42cff1b5
 800f900:	3eb17218 	.word	0x3eb17218
 800f904:	3f851591 	.word	0x3f851591
 800f908:	080215b4 	.word	0x080215b4
 800f90c:	080215ac 	.word	0x080215ac
 800f910:	3331bb4c 	.word	0x3331bb4c
 800f914:	b5ddea0e 	.word	0xb5ddea0e
 800f918:	388ab355 	.word	0x388ab355
 800f91c:	bb360b61 	.word	0xbb360b61
 800f920:	3e2aaaab 	.word	0x3e2aaaab
 800f924:	080215bc 	.word	0x080215bc
 800f928:	3fb8aa3b 	.word	0x3fb8aa3b
 800f92c:	3f317180 	.word	0x3f317180
 800f930:	3717f7d1 	.word	0x3717f7d1
 800f934:	7149f2ca 	.word	0x7149f2ca
 800f938:	0d800000 	.word	0x0d800000

0800f93c <_exit>:
 800f93c:	e7fe      	b.n	800f93c <_exit>
	...

0800f940 <_init>:
 800f940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f942:	bf00      	nop
 800f944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f946:	bc08      	pop	{r3}
 800f948:	469e      	mov	lr, r3
 800f94a:	4770      	bx	lr

0800f94c <_fini>:
 800f94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f94e:	bf00      	nop
 800f950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f952:	bc08      	pop	{r3}
 800f954:	469e      	mov	lr, r3
 800f956:	4770      	bx	lr
