<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 12.800.0.16</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</p>
        <p>Date: Wed Feb 26 18:26:19 2020
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>TicTacToe</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>IGLOO2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2GL025</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 85 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>BEST, TYPICAL, WORST</td>
            </tr>
            <tr>
                <td>Scenario for Timing Analysis</td>
                <td>timing_analysis</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Period (ns)</th>
                <th>Frequency (MHz)</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>External Setup (ns)</th>
                <th>Max Clock-To-Out (ns)</th>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td>14.348</td>
                <td>69.696</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>-0.416</td>
                <td>13.522</td>
            </tr>
            <tr>
                <td>OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>TCK</td>
                <td>17.463</td>
                <td>57.264</td>
                <td>166.670</td>
                <td>6.000</td>
                <td>2.830</td>
                <td>N/A</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Min Delay (ns)</th>
                <th>Max Delay (ns)</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>0.047</td>
            </tr>
        </table>
        <h2>Clock Domain FCCC_0_inst_0/FCCC_0_0/GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[4]</td>
                <td>14.023</td>
                <td>5.652</td>
                <td>19.692</td>
                <td>25.344</td>
                <td>0.500</td>
                <td>14.348</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_2/INST_RAM1K18_IP:A_ADDR[4]</td>
                <td>14.004</td>
                <td>5.675</td>
                <td>19.673</td>
                <td>25.348</td>
                <td>0.500</td>
                <td>14.325</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[7]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[4]</td>
                <td>13.970</td>
                <td>5.717</td>
                <td>19.627</td>
                <td>25.344</td>
                <td>0.500</td>
                <td>14.283</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[7]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_2/INST_RAM1K18_IP:A_ADDR[4]</td>
                <td>13.951</td>
                <td>5.740</td>
                <td>19.608</td>
                <td>25.348</td>
                <td>0.500</td>
                <td>14.260</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_1/INST_RAM1K18_IP:A_ADDR[4]</td>
                <td>13.887</td>
                <td>5.791</td>
                <td>19.556</td>
                <td>25.347</td>
                <td>0.500</td>
                <td>14.209</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[4]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.344</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>19.692</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.652</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>3.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.291</td>
                <td>4.088</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>4.297</td>
                <td>46</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB37:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.430</td>
                <td>4.727</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB37:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>5.099</td>
                <td>64</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8]:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB37_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.570</td>
                <td>5.669</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.796</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_9:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/_T_2852[8]</td>
                <td/>
                <td>+</td>
                <td>0.983</td>
                <td>6.779</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_9:UB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.518</td>
                <td>7.297</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_0:UB[7]</td>
                <td>net</td>
                <td>NET_CC_CONFIG9670</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.297</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_0:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.565</td>
                <td>7.862</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_1:CI</td>
                <td>net</td>
                <td>CI_TO_CO9665</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.862</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_1:CC[7]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.344</td>
                <td>8.206</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_75_FCINST1:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG9707</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.206</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_75_FCINST1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:FCEND_BUFF_CC</td>
                <td>+</td>
                <td>0.078</td>
                <td>8.284</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/N_2037_i:D</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_data_tmp[12]</td>
                <td/>
                <td>+</td>
                <td>1.006</td>
                <td>9.290</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/N_2037_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.168</td>
                <td>9.458</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_a4:A</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/N_2037_i</td>
                <td/>
                <td>+</td>
                <td>0.584</td>
                <td>10.042</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_a4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.102</td>
                <td>10.144</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_0_1:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_a4_Z</td>
                <td/>
                <td>+</td>
                <td>0.692</td>
                <td>10.836</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.173</td>
                <td>11.009</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_0_2:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_0_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.266</td>
                <td>11.275</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_0_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.088</td>
                <td>11.363</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_0:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_0_2_Z</td>
                <td/>
                <td>+</td>
                <td>0.108</td>
                <td>11.471</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/io_cpu_s2_nack_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.088</td>
                <td>11.559</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_wb_common:A</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache_io_cpu_s2_nack</td>
                <td/>
                <td>+</td>
                <td>1.242</td>
                <td>12.801</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_wb_common:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.088</td>
                <td>12.889</td>
                <td>42</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[3]:A</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/replay_wb_common</td>
                <td/>
                <td>+</td>
                <td>1.199</td>
                <td>14.088</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[3]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.118</td>
                <td>14.206</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[3]:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/N_1339</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>14.318</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[3]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.102</td>
                <td>14.420</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[3]:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core_io_imem_req_bits_pc[3]</td>
                <td/>
                <td>+</td>
                <td>1.221</td>
                <td>15.641</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[3]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.102</td>
                <td>15.743</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[1]:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[3]</td>
                <td/>
                <td>+</td>
                <td>0.984</td>
                <td>16.727</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>16.829</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_cZ[1]:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[1]</td>
                <td/>
                <td>+</td>
                <td>1.164</td>
                <td>17.993</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_cZ[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.102</td>
                <td>18.095</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/CFG_8:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_2[1]</td>
                <td/>
                <td>+</td>
                <td>1.280</td>
                <td>19.375</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/CFG_8:IPC</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2_IP_BC</td>
                <td>+</td>
                <td>0.245</td>
                <td>19.620</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[4]</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/A_ADDR_net[4]</td>
                <td/>
                <td>+</td>
                <td>0.072</td>
                <td>19.692</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>19.692</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>23.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.291</td>
                <td>24.088</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>24.297</td>
                <td>46</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB7:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.457</td>
                <td>24.754</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB7:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>25.126</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/FF_0:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.555</td>
                <td>25.681</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/FF_0:IPCLKn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE_IP_CLK</td>
                <td>+</td>
                <td>0.070</td>
                <td>25.751</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_CLK</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/A_CLK_net</td>
                <td/>
                <td>+</td>
                <td>0.093</td>
                <td>25.844</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[4]</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:RAM1K18_IP</td>
                <td>-</td>
                <td>0.500</td>
                <td>25.344</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.344</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX</td>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</td>
                <td>2.821</td>
                <td/>
                <td>2.821</td>
                <td/>
                <td>0.162</td>
                <td>-0.263</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>GPIO_IN[1]</td>
                <td>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:D</td>
                <td>2.307</td>
                <td/>
                <td>2.307</td>
                <td/>
                <td>0.154</td>
                <td>-0.810</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>GPIO_IN[0]</td>
                <td>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_0_.gpin1:D</td>
                <td>2.201</td>
                <td/>
                <td>2.201</td>
                <td/>
                <td>0.154</td>
                <td>-0.882</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SPISDI</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/msrxs_shiftreg[0]:D</td>
                <td>2.181</td>
                <td/>
                <td>2.181</td>
                <td/>
                <td>0.162</td>
                <td>-0.914</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SPISDI</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/msrxs_datain[0]:D</td>
                <td>1.887</td>
                <td/>
                <td>1.887</td>
                <td/>
                <td>0.162</td>
                <td>-1.215</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.821</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.917</td>
                <td>0.917</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>RX_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>-0.003</td>
                <td>0.914</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.050</td>
                <td>0.964</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</td>
                <td>net</td>
                <td>RX_c</td>
                <td/>
                <td>+</td>
                <td>1.857</td>
                <td>2.821</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.821</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.164</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.166</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.118</td>
                <td>N/C</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB82:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.260</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB82:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.212</td>
                <td>N/C</td>
                <td>102</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB82_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.326</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.162</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>GPIO_OUT[2]</td>
                <td>4.420</td>
                <td/>
                <td>7.792</td>
                <td/>
                <td>7.792</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1:CLK</td>
                <td>TX</td>
                <td>4.162</td>
                <td/>
                <td>7.509</td>
                <td/>
                <td>7.509</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct:CLK</td>
                <td>SPISDO</td>
                <td>4.101</td>
                <td/>
                <td>7.464</td>
                <td/>
                <td>7.464</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_ssel_pos:CLK</td>
                <td>TFT_EN</td>
                <td>3.856</td>
                <td/>
                <td>7.211</td>
                <td/>
                <td>7.211</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_datareg[7]:CLK</td>
                <td>SPISDO</td>
                <td>3.841</td>
                <td/>
                <td>7.194</td>
                <td/>
                <td>7.194</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: GPIO_OUT[2]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.792</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.231</td>
                <td>2.231</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.171</td>
                <td>2.402</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.122</td>
                <td>2.524</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB72:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.266</td>
                <td>2.790</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB72:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.218</td>
                <td>3.008</td>
                <td>92</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB72_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.364</td>
                <td>3.372</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.075</td>
                <td>3.447</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[2]/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>GPIO_OUT_c[2]</td>
                <td/>
                <td>+</td>
                <td>2.351</td>
                <td>5.798</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[2]/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.226</td>
                <td>6.024</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[2]/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>GPIO_OUT_obuf[2]/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.031</td>
                <td>6.055</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[2]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>1.737</td>
                <td>7.792</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT[2]</td>
                <td>net</td>
                <td>GPIO_OUT[2]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.792</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.792</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.231</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>GPIO_OUT[2]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>4.270</td>
                <td>15.269</td>
                <td>9.962</td>
                <td>25.231</td>
                <td>0.415</td>
                <td>4.731</td>
                <td>0.046</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</td>
                <td>4.270</td>
                <td>15.269</td>
                <td>9.962</td>
                <td>25.231</td>
                <td>0.415</td>
                <td>4.731</td>
                <td>0.046</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>4.234</td>
                <td>15.297</td>
                <td>9.926</td>
                <td>25.223</td>
                <td>0.415</td>
                <td>4.703</td>
                <td>0.054</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td>4.273</td>
                <td>15.303</td>
                <td>9.965</td>
                <td>25.268</td>
                <td>0.415</td>
                <td>4.697</td>
                <td>0.009</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</td>
                <td>4.273</td>
                <td>15.303</td>
                <td>9.965</td>
                <td>25.268</td>
                <td>0.415</td>
                <td>4.697</td>
                <td>0.009</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.231</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.962</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.269</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>3.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.291</td>
                <td>4.088</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>4.297</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB48:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.447</td>
                <td>4.744</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB48:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>5.116</td>
                <td>52</td>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB48_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.576</td>
                <td>5.692</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_synchronizer_0/sync_asert_reg[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.794</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug:A</td>
                <td>net</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]</td>
                <td/>
                <td>+</td>
                <td>0.521</td>
                <td>6.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.186</td>
                <td>6.501</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug_Z</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>6.624</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.118</td>
                <td>6.742</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_Z</td>
                <td/>
                <td>+</td>
                <td>1.388</td>
                <td>8.130</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>8.582</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>9.006</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>9.298</td>
                <td>10</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.664</td>
                <td>9.962</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.962</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>23.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.291</td>
                <td>24.088</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>24.297</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB50:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.447</td>
                <td>24.744</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB50:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>25.116</td>
                <td>64</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB50_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.530</td>
                <td>25.646</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>25.231</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.231</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET TCK to FCCC_0_inst_0/FCCC_0_0/GL0</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26:EN</td>
                <td>4.518</td>
                <td>1.133</td>
                <td>10.857</td>
                <td>11.990</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_w:EN</td>
                <td>4.211</td>
                <td>1.416</td>
                <td>10.550</td>
                <td>11.966</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_x:EN</td>
                <td>4.185</td>
                <td>1.452</td>
                <td>10.524</td>
                <td>11.976</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>4.034</td>
                <td>1.493</td>
                <td>10.398</td>
                <td>11.891</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</td>
                <td>4.034</td>
                <td>1.493</td>
                <td>10.398</td>
                <td>11.891</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.990</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.857</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.133</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>0.046</td>
                <td>32</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</td>
                <td/>
                <td>+</td>
                <td>1.905</td>
                <td>1.951</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.395</td>
                <td>2.346</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>2.231</td>
                <td>4.577</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>5.029</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB4:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.422</td>
                <td>5.451</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB4:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>5.743</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB4_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.596</td>
                <td>6.339</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>6.466</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/reset:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1_io_ctrl_ndreset</td>
                <td/>
                <td>+</td>
                <td>0.410</td>
                <td>6.876</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/reset:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.102</td>
                <td>6.978</td>
                <td>801</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26_RNO_0:A</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/reset_arst</td>
                <td/>
                <td>+</td>
                <td>2.226</td>
                <td>9.204</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26_RNO_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.099</td>
                <td>9.303</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26:EN</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1924_or</td>
                <td/>
                <td>+</td>
                <td>1.554</td>
                <td>10.857</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.857</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.660</td>
                <td>6.660</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.660</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>10.457</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.291</td>
                <td>10.748</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>10.957</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB72:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.456</td>
                <td>11.413</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB72:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>11.785</td>
                <td>59</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB72_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.568</td>
                <td>12.353</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>11.990</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.990</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Clock Domain OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain TCK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td>3.466</td>
                <td>74.599</td>
                <td>8.409</td>
                <td>83.008</td>
                <td>0.322</td>
                <td>17.463</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td>3.424</td>
                <td>74.641</td>
                <td>8.367</td>
                <td>83.008</td>
                <td>0.322</td>
                <td>17.379</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:EN</td>
                <td>6.318</td>
                <td>76.549</td>
                <td>12.430</td>
                <td>88.979</td>
                <td>0.299</td>
                <td>13.581</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:D</td>
                <td>6.044</td>
                <td>76.849</td>
                <td>12.156</td>
                <td>89.005</td>
                <td>0.298</td>
                <td>12.981</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[2]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:EN</td>
                <td>6.027</td>
                <td>76.857</td>
                <td>12.122</td>
                <td>88.979</td>
                <td>0.299</td>
                <td>12.965</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>83.008</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.409</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>74.599</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>0.046</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK</td>
                <td/>
                <td>+</td>
                <td>3.072</td>
                <td>3.118</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.441</td>
                <td>3.559</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.448</td>
                <td>4.007</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>4.379</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.564</td>
                <td>4.943</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.070</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:B</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDOInt[0]</td>
                <td/>
                <td>+</td>
                <td>0.510</td>
                <td>5.580</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.682</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/IP_INTERFACE_0:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]</td>
                <td/>
                <td>+</td>
                <td>0.941</td>
                <td>6.623</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/IP_INTERFACE_0:IPA</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.234</td>
                <td>6.857</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/UTDO_net</td>
                <td/>
                <td>+</td>
                <td>1.552</td>
                <td>8.409</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.409</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.330</td>
                <td>83.330</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>-</td>
                <td>0.322</td>
                <td>83.008</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>83.008</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4]:D</td>
                <td>4.304</td>
                <td/>
                <td>4.304</td>
                <td/>
                <td>0.237</td>
                <td>1.721</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>TRSTB</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4]:D</td>
                <td>4.304</td>
                <td/>
                <td>4.304</td>
                <td/>
                <td>0.237</td>
                <td>1.721</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[3]:D</td>
                <td>3.948</td>
                <td/>
                <td>3.948</td>
                <td/>
                <td>0.237</td>
                <td>1.365</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>TRSTB</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[3]:D</td>
                <td>3.948</td>
                <td/>
                <td>3.948</td>
                <td/>
                <td>0.237</td>
                <td>1.365</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[2]:D</td>
                <td>3.615</td>
                <td/>
                <td>3.615</td>
                <td/>
                <td>0.237</td>
                <td>1.026</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>4.304</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UIREG[6]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>0.027</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UIREGInt[6]</td>
                <td/>
                <td>+</td>
                <td>0.516</td>
                <td>0.543</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>0.729</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV:C</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4_Z</td>
                <td/>
                <td>+</td>
                <td>0.211</td>
                <td>0.940</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>1.126</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_Z</td>
                <td/>
                <td>+</td>
                <td>0.438</td>
                <td>1.564</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.052</td>
                <td>1.616</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_1_tz:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6_Z</td>
                <td/>
                <td>+</td>
                <td>0.163</td>
                <td>1.779</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_1_tz:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.098</td>
                <td>1.877</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_1_tz_RNIFA3K:C</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_0_0_tz</td>
                <td/>
                <td>+</td>
                <td>0.155</td>
                <td>2.032</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_1_tz_RNIFA3K:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.143</td>
                <td>2.175</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_UDRUPD_RNIFV8U:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1</td>
                <td/>
                <td>+</td>
                <td>0.341</td>
                <td>2.516</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_UDRUPD_RNIFV8U:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.153</td>
                <td>2.669</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2_RNO[4]:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/N_1367</td>
                <td/>
                <td>+</td>
                <td>0.457</td>
                <td>3.126</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2_RNO[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.140</td>
                <td>3.266</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[4]:C</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_4_sqmuxa_2_s11</td>
                <td/>
                <td>+</td>
                <td>0.213</td>
                <td>3.479</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.233</td>
                <td>3.712</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv[4]:C</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[4]</td>
                <td/>
                <td>+</td>
                <td>0.354</td>
                <td>4.066</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>4.252</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4]:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24[4]</td>
                <td/>
                <td>+</td>
                <td>0.052</td>
                <td>4.304</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.304</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK</td>
                <td/>
                <td>+</td>
                <td>1.750</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.250</td>
                <td>N/C</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.254</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.212</td>
                <td>N/C</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4]:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.327</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.237</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>4.034</td>
                <td>161.837</td>
                <td>10.398</td>
                <td>172.235</td>
                <td>0.415</td>
                <td>4.833</td>
                <td>0.384</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q:ALn</td>
                <td>4.034</td>
                <td>161.837</td>
                <td>10.398</td>
                <td>172.235</td>
                <td>0.415</td>
                <td>4.833</td>
                <td>0.384</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:ALn</td>
                <td>4.034</td>
                <td>161.837</td>
                <td>10.398</td>
                <td>172.235</td>
                <td>0.415</td>
                <td>4.833</td>
                <td>0.384</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>3.986</td>
                <td>161.846</td>
                <td>10.350</td>
                <td>172.196</td>
                <td>0.415</td>
                <td>4.824</td>
                <td>0.423</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td>4.034</td>
                <td>161.848</td>
                <td>10.398</td>
                <td>172.246</td>
                <td>0.415</td>
                <td>4.822</td>
                <td>0.373</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>172.235</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.398</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>161.837</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>0.046</td>
                <td>32</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</td>
                <td/>
                <td>+</td>
                <td>1.905</td>
                <td>1.951</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.395</td>
                <td>2.346</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>2.231</td>
                <td>4.577</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>5.029</td>
                <td>13</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.437</td>
                <td>5.466</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>5.758</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.606</td>
                <td>6.364</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>6.466</td>
                <td>23</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/q_arst</td>
                <td/>
                <td>+</td>
                <td>0.383</td>
                <td>6.849</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.088</td>
                <td>6.937</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug_Z</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>7.060</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.118</td>
                <td>7.178</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_Z</td>
                <td/>
                <td>+</td>
                <td>1.388</td>
                <td>8.566</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>9.018</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>9.442</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>9.734</td>
                <td>10</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.664</td>
                <td>10.398</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.398</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>166.670</td>
                <td>166.670</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>166.670</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>166.670</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>166.716</td>
                <td>32</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</td>
                <td/>
                <td>+</td>
                <td>1.905</td>
                <td>168.621</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.012</td>
                <td>168.633</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>2.231</td>
                <td>170.864</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>171.316</td>
                <td>13</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.437</td>
                <td>171.753</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>172.045</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.605</td>
                <td>172.650</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>172.235</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>172.235</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/pauselow:ALn</td>
                <td>3.025</td>
                <td/>
                <td>3.025</td>
                <td/>
                <td>0.330</td>
                <td>0.551</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>TRSTB</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/pauselow:ALn</td>
                <td>3.025</td>
                <td/>
                <td>3.025</td>
                <td/>
                <td>0.330</td>
                <td>0.551</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[3]:ALn</td>
                <td>3.031</td>
                <td/>
                <td>3.031</td>
                <td/>
                <td>0.330</td>
                <td>0.541</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4]:ALn</td>
                <td>3.031</td>
                <td/>
                <td>3.031</td>
                <td/>
                <td>0.330</td>
                <td>0.541</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>TRSTB</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[3]:ALn</td>
                <td>3.031</td>
                <td/>
                <td>3.031</td>
                <td/>
                <td>0.330</td>
                <td>0.541</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/pauselow:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.025</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:URSTB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>0.027</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_URSTB</td>
                <td/>
                <td>+</td>
                <td>1.916</td>
                <td>1.943</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.257</td>
                <td>2.200</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.253</td>
                <td>2.453</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.218</td>
                <td>2.671</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/pauselow:ALn</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.354</td>
                <td>3.025</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.025</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK</td>
                <td/>
                <td>+</td>
                <td>1.750</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.250</td>
                <td>N/C</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.248</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.212</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/pauselow:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.317</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/pauselow:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.330</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET FCCC_0_inst_0/FCCC_0_0/GL0 to TCK</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>4.270</td>
                <td>2.273</td>
                <td>9.962</td>
                <td>12.235</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q:ALn</td>
                <td>4.270</td>
                <td>2.273</td>
                <td>9.962</td>
                <td>12.235</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:ALn</td>
                <td>4.270</td>
                <td>2.273</td>
                <td>9.962</td>
                <td>12.235</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>4.222</td>
                <td>2.282</td>
                <td>9.914</td>
                <td>12.196</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td>4.270</td>
                <td>2.284</td>
                <td>9.962</td>
                <td>12.246</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.235</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.962</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.273</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>3.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.291</td>
                <td>4.088</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>4.297</td>
                <td>45</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB48:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.447</td>
                <td>4.744</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB48:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>5.116</td>
                <td>52</td>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB48_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.576</td>
                <td>5.692</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_synchronizer_0/sync_asert_reg[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.794</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug:A</td>
                <td>net</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]</td>
                <td/>
                <td>+</td>
                <td>0.521</td>
                <td>6.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.186</td>
                <td>6.501</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug_Z</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>6.624</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.118</td>
                <td>6.742</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_Z</td>
                <td/>
                <td>+</td>
                <td>1.388</td>
                <td>8.130</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>8.582</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>9.006</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>9.298</td>
                <td>10</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.664</td>
                <td>9.962</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.962</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.670</td>
                <td>6.670</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.670</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.670</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>6.716</td>
                <td>32</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</td>
                <td/>
                <td>+</td>
                <td>1.905</td>
                <td>8.621</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.012</td>
                <td>8.633</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>2.231</td>
                <td>10.864</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>11.316</td>
                <td>13</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.437</td>
                <td>11.753</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>12.045</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.605</td>
                <td>12.650</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>12.235</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.235</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TCK</td>
                <td>TDO</td>
                <td>0.027</td>
                <td/>
                <td>0.027</td>
                <td/>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: TDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>0.027</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TDO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>0.027</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>TDO</td>
                <td>net</td>
                <td>TDO</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.027</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.027</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>TDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h2>Path Set User Sets</h2>
    </body>
</html>
