run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.refclk_to_250mhz.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.refclk_to_250mhz.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 250.0 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 2000.000000
# Info: output_clock_low_period = 2000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.pll_100mhz_to_500mhz.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.pll_100mhz_to_500mhz.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 500.0 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1000.000000
# Info: output_clock_low_period = 1000.000000
# WARNING:            0 ns ----> Starting ebfm_cfg_rp_ep task 0                                                                
# Running PIPE simulation - bypassing transceiver
# Stratix V Hard IP for PCI Express Intel FPGA IP 19.1
# module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.sv_xcvr_tx_plls_inst.pll[0].pll.cmu_pll.tx_pll.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.sv_xcvr_tx_plls_inst.pll[0].pll.cmu_pll.tx_pll.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.stratixv_channel_pll_encrypted_inst.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
# module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
# module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
# module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
# Info: altpcie_hip_256_pipen1b :: ---------------------------------------------------------------------------------------------
# Info: altpcie_hip_256_pipen1b ::                                                                                              
# Info: altpcie_hip_256_pipen1b ::  Stratix V Hard IP for PCI Express Intel FPGA IP - altpcie_hip_256_pipen1b.v 
# Info: altpcie_hip_256_pipen1b ::                                                                                              
# Info: altpcie_hip_256_pipen1b ::--------------------------------------------------------------------------------------------- 
# Info: altpcie_hip_256_pipen1b ::                                                                                              
# Info: altpcie_hip_256_pipen1b ::  Lane : x8
# Info: altpcie_hip_256_pipen1b ::  Rate :     Gen 1
# Info: altpcie_hip_256_pipen1b ::                                                                                              
# Info: altpcie_hip_256_pipen1b ::--------------------------------------------------------------------------------------------- 
# INFO:         altpcie_monitor_sv_dlhip_sim::---------------------------------------------------------------------------------------------
# INFO:         altpcie_monitor_sv_dlhip_sim::                                                               
# INFO:         altpcie_monitor_sv_dlhip_sim:: Generating TLP log dump file altpcie_monitor_sv_dlhip_tlp_file_log.log
# INFO:         altpcie_monitor_sv_dlhip_sim::                                                               
# INFO:         altpcie_monitor_sv_dlhip_sim::                                                               
# INFO:         altpcie_monitor_sv_dlhip_sim::  `define ALTPCIE_MONITOR_SV_HIP_DL_SKIP bypass simulation TLP log dump 
# INFO:         altpcie_monitor_sv_dlhip_sim::  `define ALTPCIE_MONITOR_SV_HIP_DLTL_PROMPT display TLP log dump in simulation message windows 
# INFO:         altpcie_monitor_sv_dlhip_sim::---------------------------------------------------------------------------------------------
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.refclk_to_250mhz.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.refclk_to_250mhz.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 250.0 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 2000.000000
# Info: output_clock_low_period = 2000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.pll_100mhz_to_500mhz.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst.dut.altpcie_hip_256_pipen1b.pll_100mhz_to_500mhz.no_need_to_gen
# Info: reference_clock_frequency = 100 MHz
# Info: output_clock_frequency = 500.0 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1000.000000
# Info: output_clock_low_period = 1000.000000
# Info: altpcie_tlp_inspector :: ---------------------------------------------------------------------------------------------
# Info: altpcie_tlp_inspector ::                                                                                              
# Info: altpcie_tlp_inspector ::  Instantiating TLP Inspector                                                                 
# Info: altpcie_tlp_inspector ::                                                                                              
# Info: altpcie_tlp_inspector ::--------------------------------------------------------------------------------------------- 
# [alt_xcvr_reconfig_soc.v] Full model disabled
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_clk_bfm.__hello: -   $Date: 2018/11/07 $
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_reset_bfm.__hello: -   $Date: 2018/11/07 $
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_reset_bfm.reset_assert: Reset asserted
# Note : CMU PLL is reset
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl0i0ll
# Note : CMU PLL is reset
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl0i0li
# Note : CMU PLL is reset
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl0i0iO
# Note : CMU PLL is reset
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl0i0il
# Note : CMU PLL is reset
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl0i0OO
# Note : CMU PLL is reset
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl0i0Ol
# Note : CMU PLL is reset
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl0i0Oi
# Note : CMU PLL is reset
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl0i0lO
# Note : CMU PLL is reset
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl0i0ii
#  Note : Stratix II PLL is enabled
# Time: 0  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl00O0i.stratixii_pll.pll1
#  Note : Stratix II PLL locked to incoming clock
# Time: 25000  Instance: pcie_de_gen1_x8_ast128_tb.dut_pcie_tb.g_bfm_top_rp.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.rp.nl00O0i.stratixii_pll.pll1
# INFO:             464 ns Completed initial configuration of Root Port.                                                       
#               990000: INFO: pcie_de_gen1_x8_ast128_tb.pcie_de_gen1_x8_ast128_inst_reset_bfm.reset_deassert: Reset deasserted
# INFO:            3661 ns  RP LTSSM State: DETECT.ACTIVE                                                                      
# INFO:            3693 ns  RP LTSSM State: POLLING.ACTIVE                                                                     
# INFO:            4129 ns  EP LTSSM State: DETECT.ACTIVE                                                                      
# INFO:            4289 ns  EP LTSSM State: POLLING.ACTIVE                                                                     
# INFO:            6529 ns  EP LTSSM State: POLLING.CONFIG                                                                     
# INFO:            6781 ns  RP LTSSM State: POLLING.CONFIG                                                                     
# INFO:            7933 ns  RP LTSSM State: CONFIG.LINKWIDTH.START                                                             
# INFO:            8257 ns  EP LTSSM State: CONFIG.LINKWIDTH.START                                                             
# INFO:            8577 ns  EP LTSSM State: CONFIG.LINKWIDTH.ACCEPT                                                            
# INFO:            9037 ns  RP LTSSM State: CONFIG.LINKWIDTH.ACCEPT                                                            
# INFO:            9293 ns  RP LTSSM State: CONFIG.LANENUM.WAIT                                                                
# INFO:            9889 ns  EP LTSSM State: CONFIG.LANENUM.WAIT                                                                
# INFO:           10209 ns  EP LTSSM State: CONFIG.LANENUM.ACCEPT                                                              
# INFO:           10253 ns  RP LTSSM State: CONFIG.LANENUM.ACCEPT                                                              
# INFO:           10445 ns  RP LTSSM State: CONFIG.COMPLETE                                                                    
# INFO:           10977 ns  EP LTSSM State: CONFIG.COMPLETE                                                                    
# INFO:           12365 ns  RP LTSSM State: CONFIG.IDLE                                                                        
# INFO:           13665 ns  EP LTSSM State: CONFIG.IDLE                                                                        
# INFO:           13857 ns  EP LTSSM State: L0                                                                                 
# INFO:           13949 ns  RP LTSSM State: L0                                                                                 
# INFO:           16488 ns                                                                                                     
# INFO:           16488 ns Configuring Bus 001, Device 001, Function 00                                                        
# INFO:           16488 ns   EP Read Only Configuration Registers:                                                             
# INFO:           16488 ns                 Vendor ID: 1172                                                                     
# INFO:           16488 ns                 Device ID: E001                                                                     
# INFO:           16488 ns               Revision ID: 01                                                                       
# INFO:           16488 ns                Class Code: FF0000                                                                   
# INFO:           16488 ns       Subsystem Vendor ID: 1172                                                                     
# INFO:           16488 ns              Subsystem ID: E001                                                                     
# INFO:           16488 ns             Interrupt Pin: INTA# used                                                               
# INFO:           16488 ns                                                                                                     
# INFO:           17736 ns   PCI MSI Capability Register:                                                                      
# INFO:           17736 ns    64-Bit Address Capable: Supported                                                                
# INFO:           17736 ns        Messages Requested:  4                                                                       
# INFO:           17736 ns                                                                                                     
# INFO:           24040 ns   EP PCI Express Link Status Register (1081):                                                       
# INFO:           24040 ns     Negotiated Link Width: x8                                                                       
# INFO:           24040 ns         Slot Clock Config: System Reference Clock Used                                              
# INFO:           25329 ns  RP LTSSM State: RECOVERY.RCVRLOCK                                                                  
# INFO:           26081 ns  EP LTSSM State: RECOVERY.RCVRLOCK                                                                  
# INFO:           26785 ns  EP LTSSM State: RECOVERY.RCVRCFG                                                                   
# INFO:           26881 ns  RP LTSSM State: RECOVERY.RCVRCFG                                                                   
# INFO:           28177 ns  RP LTSSM State: RECOVERY.IDLE                                                                      
# INFO:           28449 ns  EP LTSSM State: RECOVERY.IDLE                                                                      
# INFO:           28641 ns  EP LTSSM State: L0                                                                                 
# INFO:           28721 ns  RP LTSSM State: L0                                                                                 
# INFO:           29992 ns        Current Link Speed: 2.5GT/s                                                                  
# INFO:           29992 ns                                                                                                     
# INFO:           31256 ns   EP PCI Express Link Control Register (0040):                                                      
# INFO:           31256 ns       Common Clock Config: System Reference Clock Used                                              
# INFO:           31256 ns                                                                                                     
# INFO:           32808 ns                                                                                                     
# INFO:           32808 ns   EP PCI Express Capabilities Register (0002):                                                      
# INFO:           32808 ns        Capability Version: 2                                                                        
# INFO:           32808 ns                 Port Type: Native Endpoint                                                          
# INFO:           32808 ns                                                                                                     
# INFO:           32808 ns   EP PCI Express Device Capabilities Register (00008001):                                           
# INFO:           32808 ns     Max Payload Supported: 256 Bytes                                                                
# INFO:           32808 ns              Extended Tag: Not Supported                                                            
# INFO:           32808 ns    Acceptable L0s Latency: Less Than 64 ns                                                          
# INFO:           32808 ns    Acceptable L1  Latency: Less Than 1 us                                                           
# INFO:           32808 ns          Attention Button: Not Present                                                              
# INFO:           32808 ns       Attention Indicator: Not Present                                                              
# INFO:           32808 ns           Power Indicator: Not Present                                                              
# INFO:           32808 ns                                                                                                     
# INFO:           32808 ns   EP PCI Express Link Capabilities Register (01406081):                                             
# INFO:           32808 ns        Maximum Link Width: x8                                                                       
# INFO:           32808 ns      Supported Link Speed: 2.5GT/s                                                                  
# INFO:           32808 ns                 L0s Entry: Not Supported                                                            
# INFO:           32808 ns                 L1  Entry: Not Supported                                                            
# INFO:           32808 ns          L0s Exit Latency: 2 us to 4 us                                                             
# INFO:           32808 ns          L1  Exit Latency: Less Than 1 us                                                           
# INFO:           32808 ns               Port Number: 01                                                                       
# INFO:           32808 ns   Surprise Dwn Err Report: Not Supported                                                            
# INFO:           32808 ns    DLL Link Active Report: Not Supported                                                            
# INFO:           32808 ns                                                                                                     
# INFO:           32808 ns   EP PCI Express Device Capabilities 2 Register (0000001F):                                         
# INFO:           32808 ns   Completion Timeout Rnge: ABCD (50us to 64s)                                                       
# INFO:           34152 ns                                                                                                     
# INFO:           34152 ns   EP PCI Express Device Control Register (1030):                                                    
# INFO:           34152 ns   Error Reporting Enables: 0                                                                        
# INFO:           34152 ns          Relaxed Ordering: Enabled                                                                  
# INFO:           34152 ns               Max Payload: 256 Bytes                                                                
# INFO:           34152 ns              Extended Tag: Disabled                                                                 
# INFO:           34152 ns          Max Read Request: 256 Bytes                                                                
# INFO:           34152 ns                                                                                                     
# INFO:           34152 ns   EP PCI Express Device Status Register (0000):                                                     
# INFO:           34152 ns                                                                                                     
# INFO:           35432 ns   EP PCI Express Virtual Channel Capability:                                                        
# INFO:           35432 ns          Virtual Channel: 1                                                                         
# INFO:           35432 ns          Low Priority VC: 0                                                                         
# INFO:           35432 ns                                                                                                     
# INFO:           40152 ns                                                                                                     
# INFO:           40152 ns BAR Address Assignments:                                                                            
# INFO:           40152 ns BAR    Size       Assigned Address  Type                                                            
# INFO:           40152 ns ---    ----       ----------------                                                                  
# INFO:           40152 ns BAR1:0 256 MBytes 00000001 00000000 Prefetchable                                                    
# INFO:           40152 ns BAR2     1 KBytes          00200000 Non-Prefetchable                                                
# INFO:           40152 ns BAR3   Disabled                                                                                     
# INFO:           40152 ns BAR4   Disabled                                                                                     
# INFO:           40152 ns BAR5   Disabled                                                                                     
# INFO:           40152 ns ExpROM Disabled                                                                                     
# INFO:           41880 ns                                                                                                     
# INFO:           41880 ns Completed configuration of Endpoint BARs.                                                           
# INFO:           43240 ns ---------                                                                                           
# INFO:           43240 ns TASK:chained_dma_test                                                                               
# INFO:           43240 ns    DMA: Read                                                                                        
# INFO:           43240 ns ---------                                                                                           
# INFO:           43240 ns TASK:dma_rd_test                                                                                    
# INFO:           43240 ns ---------                                                                                           
# INFO:           43240 ns TASK:dma_set_rd_desc_data                                                                           
# INFO:           43240 ns ---------                                                                                           
# INFO:           43240 ns TASK:dma_set_msi READ                                                                               
# INFO:           43240 ns  Message Signaled Interrupt Configuration                                                           
# INFO:           43240 ns   msi_address (RC memory)= 0x07F0                                                                   
# INFO:           44488 ns   msi_control_register = 0x0084                                                                     
# INFO:           49560 ns   msi_expected = 0xB0FC                                                                             
# INFO:           49560 ns   msi_capabilities address = 0x0050                                                                 
# INFO:           49560 ns   multi_message_enable = 0x0002                                                                     
# INFO:           49560 ns   msi_number = 0000                                                                                 
# INFO:           49560 ns   msi_traffic_class = 0000                                                                          
# INFO:           49560 ns ---------                                                                                           
# INFO:           49560 ns TASK:dma_set_header READ                                                                            
# INFO:           49560 ns Writing Descriptor header                                                                           
# INFO:           49600 ns data content of the DT header                                                                       
# INFO:           49600 ns                                                                                                     
# INFO:           49600 ns Shared Memory Data Display:                                                                         
# INFO:           49600 ns Address  Data                                                                                       
# INFO:           49600 ns -------  ----                                                                                       
# INFO:           49600 ns 00000900 00000003 00000000 00000900 CAFEFADE                                                        
# INFO:           49600 ns ---------                                                                                           
# INFO:           49600 ns TASK:dma_set_rclast                                                                                 
# INFO:           49600 ns    Start READ DMA : RC issues MWr (RCLast=0002)                                                     
# INFO:           49616 ns ---------                                                                                           
# INFO:           49629 ns TASK:msi_poll    Polling MSI Address:07F0---> Data:FADE......                                       
# INFO:           49813 ns TASK:rcmem_poll  Polling RC Address0000090C   current data (0000FADE)  expected data (00000002)     
# INFO:           55613 ns TASK:rcmem_poll  Polling RC Address0000090C   current data (00000000)  expected data (00000002)     
# INFO:           59565 ns TASK:msi_poll    Received DMA Read MSI(0000) : B0FC                                                 
# INFO:           59613 ns TASK:rcmem_poll  Polling RC Address0000090C   current data (00000002)  expected data (00000002)     
# INFO:           59613 ns TASK:rcmem_poll   ---> Received Expected Data (00000002)                                            
# INFO:           59621 ns ---------                                                                                           
# INFO:           59621 ns Completed DMA Read                                                                                  
# INFO:           59621 ns ---------                                                                                           
# INFO:           59621 ns TASK:chained_dma_test                                                                               
# INFO:           59621 ns    DMA: Write                                                                                       
# INFO:           59621 ns ---------                                                                                           
# INFO:           59621 ns TASK:dma_wr_test                                                                                    
# INFO:           59621 ns    DMA: Write                                                                                       
# INFO:           59621 ns ---------                                                                                           
# INFO:           59621 ns TASK:dma_set_wr_desc_data                                                                           
# INFO:           59621 ns ---------                                                                                           
# INFO:           59621 ns TASK:dma_set_msi WRITE                                                                              
# INFO:           59621 ns  Message Signaled Interrupt Configuration                                                           
# INFO:           59621 ns   msi_address (RC memory)= 0x07F0                                                                   
# INFO:           60885 ns   msi_control_register = 0x00A5                                                                     
# INFO:           65909 ns   msi_expected = 0xB0FD                                                                             
# INFO:           65909 ns   msi_capabilities address = 0x0050                                                                 
# INFO:           65909 ns   multi_message_enable = 0x0002                                                                     
# INFO:           65909 ns   msi_number = 0001                                                                                 
# INFO:           65909 ns   msi_traffic_class = 0000                                                                          
# INFO:           65909 ns ---------                                                                                           
# INFO:           65909 ns TASK:dma_set_header WRITE                                                                           
# INFO:           65909 ns Writing Descriptor header                                                                           
# INFO:           65949 ns data content of the DT header                                                                       
# INFO:           65949 ns                                                                                                     
# INFO:           65949 ns Shared Memory Data Display:                                                                         
# INFO:           65949 ns Address  Data                                                                                       
# INFO:           65949 ns -------  ----                                                                                       
# INFO:           65949 ns 00000800 10100003 00000000 00000800 CAFEFADE                                                        
# INFO:           65949 ns ---------                                                                                           
# INFO:           65949 ns TASK:dma_set_rclast                                                                                 
# INFO:           65949 ns    Start WRITE DMA : RC issues MWr (RCLast=0002)                                                    
# INFO:           65965 ns ---------                                                                                           
# INFO:           65977 ns TASK:msi_poll    Polling MSI Address:07F0---> Data:FADE......                                       
# INFO:           66161 ns TASK:rcmem_poll  Polling RC Address0000080C   current data (0000FADE)  expected data (00000002)     
# INFO:           69361 ns TASK:rcmem_poll  Polling RC Address0000080C   current data (00000000)  expected data (00000002)     
# INFO:           73049 ns TASK:msi_poll    Received DMA Write MSI(0000) : B0FD                                                
# INFO:           73161 ns TASK:rcmem_poll  Polling RC Address0000080C   current data (00000002)  expected data (00000002)     
# INFO:           73161 ns TASK:rcmem_poll   ---> Received Expected Data (00000002)                                            
# INFO:           73169 ns ---------                                                                                           
# INFO:           73169 ns Completed DMA Write                                                                                 
# INFO:           73169 ns ---------                                                                                           
# INFO:           73169 ns TASK:check_dma_data                                                                                 
# INFO:           73169 ns   Passed : 0644 identical dwords.                                                                   
# INFO:           73169 ns ---------                                                                                           
# INFO:           73169 ns TASK:downstream_loop                                                                                
# INFO:           74665 ns Passed: 0004 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           76137 ns Passed: 0008 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           77609 ns Passed: 0012 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           79089 ns Passed: 0016 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           80593 ns Passed: 0020 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           82105 ns Passed: 0024 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           83625 ns Passed: 0028 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           85121 ns Passed: 0032 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           86641 ns Passed: 0036 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           88169 ns Passed: 0040 same bytes in BFM mem addr 0x00000040 and 0x00000840                                   
# INFO:           89577 ns Chaining DMA Error Status Reg - PASSED                                                              
# SUCCESS: Simulation stopped due to successful completion!
# ** Note: $stop    : ./..//pcie_de_gen1_x8_ast128_tb/simulation/submodules//altpcietb_bfm_log.v(78)
#    Time: 89577 ns  Iteration: 0  Instance: /pcie_de_gen1_x8_ast128_tb/dut_pcie_tb/g_bfm_top_rp/altpcietb_bfm_top_rp/genblk1/drvr
# Break in Function ebfm_log_stop_sim at ./..//pcie_de_gen1_x8_ast128_tb/simulation/submodules//altpcietb_bfm_log.v line 78