#ifndef SCI_COMPILED
#define SCI_COMPILED
;###############################################################################
;# S12CBase - SCI - Serial Communication Interface Driver                      #
;###############################################################################
;#    Copyright 2010-2016 Dirk Heisswolf                                       #
;#    This file is part of the S12CBase framework for Freescale's S12C MCU     #
;#    family.                                                                  #
;#                                                                             #
;#    S12CBase is free software: you can redistribute it and/or modify         #
;#    it under the terms of the GNU General Public License as published by     #
;#    the Free Software Foundation, either version 3 of the License, or        #
;#    (at your option) any later version.                                      #
;#                                                                             #
;#    S12CBase is distributed in the hope that it will be useful,              #
;#    but WITHOUT ANY WARRANTY; without even the implied warranty of           #
;#    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            #
;#    GNU General Public License for more details.                             #
;#                                                                             #
;#    You should have received a copy of the GNU General Public License        #
;#    along with S12CBase.  If not, see <http://www.gnu.org/licenses/>.        #
;###############################################################################
;# Description:                                                                #
;#    This is the low level driver for the SCI module.                         #
;#                                                                             #
;#    This module provides the following functions to the main program:        #
;#    SCI_TX_NB     - This function sends a byte over the serial interface. In #
;#                    case of a transmit buffer overflow, it will return       #
;#                    immediately with an error status.                        #
;#    SCI_TX_BL     - This function sends a byte over the serial interface. It #
;#                    will block the program flow until the data can be handed #
;#                    over to the transmit queue.                              #
;#    SCI_TX_CHECK  - Checks if a transmission is ongoing.                     #
;#    SCI_TX_WAIT   - This function blocksthe program execution until all      #
;#                    pending data is sent.                                    #
;#    SCI_RX_NB     - This function reads a byte (and associated error flags)  #
;#                    It will return an error status if no read data is        #
;#                    available.                                               #
;#    SCI_RX_BL     - This function reads a byte (and associated error flags)  #
;#                    from the serial interface. It will block the             #
;#                    program flow until data is available.                    #
;#    SCI_RX_PEEK   - This function reads the oldest buffer entry and the      #
;#                    number receive buffer entries, without modifying the     #
;#                    buffer.                                                  #
;#    SCI_BAUD      - This function allows the application to set the SCI's    #
;#                    baud rate manually.                                      #
;#                                                                             #
;#    For convinience, all of these functions may also be called as macro.     #
;#                                                                             #
;#    Five error condition can occur when receiving data from the serial       #
;#    interface:                                                               #
;#    SWOR - Software Overrun (in RX Queue)                                    #
;#         The main program has failed to free up the RX queeue in time.       #
;#         The received data is considerd to be valid.                         #
;#         Baud rate detection will not be triggered.                          #
;#         This condition will be reported to the application.                 #       
;#                                                                             #
;#    OR - Overrun (in SCI hardware)                                           #
;#         The software has failed to transfer RX data to the RX queue in      #
;#         time.                                                               #
;#         The received data is considerd to be valid.                         #
;#         Baud rate detection will not be triggered.                          #
;#         This condition will be reported to the application.                 #       
;#                                                                             #
;#    NF - Noise (Flag)                                                        #
;#         Noise has been detected on the RX line.                             #
;#         The received data is still considerd to be valid.                   #
;#         Baud rate detection will be triggered.                              #
;#         This condition will not be reported to the application.             #       
;#                                                                             #
;#    FE - Framing Error                                                       #
;#         An invalid data frame (stop bit) has been received                  #
;#         The received data is considerd to be invalid.                       #
;#         If a sequence of invalid data is received, only one entry will be   #
;#         stored in the RX queue.                                             #
;#         Baud rate detection will be triggered.                              #
;#         This condition will be reported to the application.                 #       
;#                                                                             #
;#    PE - Parity Error (only occurs if parity is enabled)                     #
;#         An invalid parity bit has been received                             #
;#         The received data is considerd to be invalid.                       #
;#         If a sequence of invalid data is received, only one entry will be   #
;#         stored in the RX queue.                                             #
;#         Baud rate detection will be triggered.                              #
;#         This condition will be reported to the application.                 #       
;#                                                                             #
;#    The SCI module is capable of detecting the baud rate of the serial       #
;#    communication. After each power-up, the RX pin is probed, expecting to   #
;#    receive a CR character. The boud rate is then determined based on the    #
;#    observed pusle widths.                                                   #
;#                                                                             #
;#    The SCI driver supports hardware flow control (RTS/CTS) to allow 8-bit   #
;#    data transmissions. The flow control signals are implemented to using    #
;#    the following GPIO pins by default:  RTS input:  PM0                     #
;#                                         CTS output: PM1                     #
;#    The remaining PM pins are unused.                                        #
;###############################################################################
;# Flow Control:                                                               #
;# RTS/CTS:                                                                    #
;#          Only transmit if RTS is set                                        #
;#          Forbid incoming data -> clear CTS                                  #
;#          Allow incoming data -> set CTS                                     #
;# XON/XOFF:                                                                   #
;#          Remember the last received XON/XOFF                                #
;#          Only transmit if XON was received last                             #
;#          Forbid incoming data                                               #
;###############################################################################
;# Timer usage:                                                                #
;#   Baud rate detection:                                                      #
;#     Set IC to capture any transition of the RX pin. Keep track of the       #
;#     shortest valid RX pulse. Everytime a pulse is captured set the OC 16    #
;#     times the length of the shortest pulse. When the OC times out, the      #
;#     shortest pulse and the associated baud rate has been detected. The      #
;#     SCI can be enabled immediately.                                         #
;#     The baud rate detection is should always detect the character           #
;#     combination CR LF ($0D_0A -> %00001101_00001010).                       #
;#                                                                             #
;#   RTS/CTS flow control:                                                     #
;#     Enable RTS polling if RTS is low while atempting to transmit data.      #
;#     Disable RTS polling if data has been transmitted successfully. While    #
;#     RTS polling is enabled, set (and reset) OC to reatempt to transmit      #
;#     approx. every 2 SCI frame lengths.                                      #
;#                                                                             #
;#   XON/XOFF flow control:                                                    #
;#     Set (and reset) OC periodically. Keep a count of OC events to send out  #
;#     a XON/XOFF reminder every couple of seconds.                            #
;#                                                                             #
;#   MC9S12DP256 SCI IRQ workaround:                                           #
;#     Set (and reset) OC to check all IFs approx. every 2 SCI frame lengths.  #
;#                                                                             #
;###############################################################################
;# Required Modules:                                                           #
;#    REGDEF - Register definitions                                            #
;#    ISTACK - Interrupt Stack Handler                                         #
;#    SSTACK - Subroutine Stack Handler                                        #
;#    CLOCK  - Clock driver                                                    #
;#    GPIO   - GPIO driver                                                     #
;#    TIM    - Timer driver                                                    #
;###############################################################################
;# Version History:                                                            #
;#    April 4, 2010                                                            #
;#      - Initial release                                                      #
;#    April 22, 2010                                                           #
;#      - added functions SCI_TBE and SCI_BAUD                                 #
;#    June 6, 2010                                                             #
;#      - Changed selection of detectable baud rates                           #
;#      - Stop baud rate detection when receiving a corret character           #
;#      - Stop baud rate detection when manually setting the baud rate         #
;#    January 2, 2012                                                          #
;#      - Mini-BDM-Pod uses XON/XOFF flow control instead of RTS/CTS           #
;#    November 14, 2012                                                        #
;#      - Total redo                                                           #
;#    September 25, 2013                                                       #
;#      - Fixed reception of C0 characters                                     #
;#    February 5, 2014                                                         #
;#      - Made SCI_TXBUF_SIZE configurable                                     #
;#    October 1, 2014                                                          #
;#      - Added dynamic enable/disable feature                                 #
;#    January 14, 2015                                                         #
;#      - Changed configuration options                                        #
;#      - Changed control character handling                                   #
;#    October 28, 2015                                                         #
;#      - Added feature to halt SCI communication                              #
;#    April 23, 2009                                                           #
;#      - Moved from countinuous to initial baud rate detection                #
;###############################################################################

;###############################################################################
;# Baud rate detection                                                         #
;###############################################################################
;typ. bus speed:     25 MHz
;max. baud rate:  153600 baud   ==>  162 bus cycles per bit
;min. baud rate:    4800 baud   ==> 5208 bus cycles per bit (46875 per frame)

;###############################################################################
;# Configuration                                                               #
;###############################################################################
;General settings
;----------------
;Bus frequency
#ifndef	CLOCK_BUS_FREQ
CLOCK_BUS_FREQ		EQU	25000000 	;default is 25MHz
#endif
	
;Invert RXD/TXD 
#ifndef	SCI_RXTX_ACTLO
#ifndef	SCI_RXTX_ACTHI
SCI_RXTX_ACTLO		EQU	1 		;default is active low RXD/TXD
#endif
#endif
	
;TIM configuration
;Input capture channel for baud rate detection
#ifndef	SCI_IC
SCI_IC			EQU	0 		;default is IC0
#endif
;Output compare channel for flow control, baud rate detection and MC9S12DP256 SCI IRQ workaround
#ifndef	SCI_OC
SCI_OC			EQU	1 		;default is OC1
#endif
	
;Baud rate
;---------
#ifndef SCI_BAUD_AUTO
#ifndef SCI_BAUD_4800 	
#ifndef SCI_BAUD_7200 	
#ifndef SCI_BAUD_9600 	
#ifndef SCI_BAUD_14400	
#ifndef SCI_BAUD_19200	
#ifndef SCI_BAUD_28800	
#ifndef SCI_BAUD_38400	
#ifndef SCI_BAUD_57600	
SCI_BAUD_AUTO		EQU	1 		;default is auto detection
#endif
#endif
#endif
#endif
#endif
#endif
#endif
#endif
#endif
	
;Flow control
;------------ 
;RTS/CTS or XON/XOFF
#ifndef	SCI_FC_RTSCTS
#ifndef	SCI_FC_XONXOFF
#ifndef SCI_FC_NONE	
SCI_FC_RTSCTS		EQU	1 		;default is SCI_RTSCTS
#endif
#endif
#endif

;XON/XOFF coniguration
#ifdef	SCI_FC_XONXOFF
;XON/XOFF reminder intervall
#ifndef	SCI_XONXOFF_REMINDER
SCI_XONXOFF_REMINDER	EQU	(10*CLOCK_BUS_FREQ)/65536
#endif
#endif

;RTS/CTS coniguration
#ifdef SCI_FC_RTSCTS
;RTS pin
#ifndef	SCI_RTS_PORT
SCI_RTS_PORT		EQU	PTM 		;default is PTM
#endif
#ifndef	SCI_RTS_PIN	
SCI_RTS_PIN		EQU	PM0		;default is PM0
#endif
;CTS pin
#ifndef	SCI_CTS_PORT
SCI_CTS_PORT		EQU	PTM 		;default is PTM
#endif
#ifndef	SCI_CTS_DDR
SCI_CTS_DDR		EQU	DDRM 		;default is DDRM
#endif
#ifndef	SCI_CTS_PPS
SCI_CTS_PPS		EQU	PPSM 		;default is PPSM
#endif
#ifndef	SCI_CTS_PIN
SCI_CTS_PIN		EQU	PM1		;default is PM1
#endif
;CTS drive strength
#ifndef	SCI_CTS_WEAK_DRIVE
#ifndef	SCI_CTS_STRONG_DRIVE
SCI_CTS_STRONG_DRIVE	EQU	1		;default is strong drive
#endif
#endif
#endif

;MC9S12DP256 SCI IRQ workaround (MUCts00510)
;------------------------------------------- 
;###############################################################################
;# The will SCI only request interrupts if an odd number of interrupt flags is #
;# This will cause disabled and spourious interrupts.                          #
;# -> The RX/TX ISR must be periodically triggered by a timer interrupt.       #
;#    The timer period should be about as long as two SCI frames:              #
;#    RT cycle = SCIBD * bus cycles                                            #
;#    bit time = 16 * RT cycles = 16 * SCIBD * bus cycles                      #
;#    frame time = 10 * bit times = 160 RT cycles = 160 * SCIBD * bus cycles   #
;#    2 * frame times = 320 * SCIBD * bus cycles = 0x140 * SCIBD * bus cycles  #
;#    Simplification:                                                          #
;#    TIM period = 0x100 * SCIBD * bus cycles                                  #
;###############################################################################
;Enable IRQ workaround
#ifndef	SCI_IRQ_WORKAROUND_ON
#ifndef	SCI_IRQ_WORKAROUND_OFF
SCI_IRQ_WORKAROUND_OFF	EQU	1 		;IRQ workaround disabled by default
#endif
#endif

;#Buffer sizes		
#ifndef	SCI_RXBUF_SIZE	
SCI_RXBUF_SIZE		EQU	 16*2		;size of the receive buffer (8 error:data entries)
#endif
#ifndef	SCI_TXBUF_SIZE	
SCI_TXBUF_SIZE		EQU	  8		;size of the transmit buffer
#endif
	
;C0 character handling
;--------------------- 
;Detect BREAK character -> define macro SCI_BREAK_ACTION
;#mac SCI_BREAK_ACTION, 0
;	...code to be executed on BREAK condition (inside ISR)
;#emac
;Detect SUSPEND character -> define macro SCI_SUSPEND_ACTION
;#mac SCI_SUSPEND_ACTION, 0
;	...code to be executed on SUSPEND condition (inside ISR)
;#emac

;Communication error signaling
;----------------------------- 
;Signal active baud rate detection -> define macros SCI_BDSIG_START and SCI_BDSIG_STOP
;#mac SCI_BDSIG_START, 0
;	...code to start signaling active baud rate detection (inside ISR)
;#emac
;#mac SCI_BDSIG_STOP, 0
;	...code to stop signaling active baud rate detection (inside ISR)
;#emac
	
;Signal RX errors -> define macros SCI_ERRSIG_START and SCI_ERRSIG_STOP
;#mac SCI_ERRSIG_START, 0
;	...code to start error signaling (inside ISR)
;#emac
;#mac SCI_ERRSIG_STOP, 0			;X, Y, and D are preserved 
;	...code to stop error signaling (inside ISR)
;#emac
	
;###############################################################################
;# Constants                                                                   #
;###############################################################################
;Parameter check 
#ifdef TIM_DIV_32
			ERROR	"Parameter TIM_DIV_32 not supported by SCI"
#endif
#ifdef TIM_DIV_64
			ERROR	"Parameter TIM_DIV_64 not supported by SCI"
#endif
#ifdef TIM_DIV_128
			ERROR	"Parameter TIM_DIV_128 not supported by SCI"
#endif

;#Baud rate devider settings
; SCIBD = 25MHz / (16*baud rate)
SCI_1200        	EQU	(CLOCK_BUS_FREQ/(16*  1200))+(((2*CLOCK_BUS_FREQ)/(16*  1200))&1)	
SCI_2400        	EQU	(CLOCK_BUS_FREQ/(16*  2400))+(((2*CLOCK_BUS_FREQ)/(16*  2400))&1)	
SCI_4800        	EQU	(CLOCK_BUS_FREQ/(16*  4800))+(((2*CLOCK_BUS_FREQ)/(16*  4800))&1)	
SCI_7200        	EQU	(CLOCK_BUS_FREQ/(16*  7200))+(((2*CLOCK_BUS_FREQ)/(16*  7200))&1)	
SCI_9600        	EQU	(CLOCK_BUS_FREQ/(16*  9600))+(((2*CLOCK_BUS_FREQ)/(16*  9600))&1)	
SCI_14400       	EQU	(CLOCK_BUS_FREQ/(16* 14400))+(((2*CLOCK_BUS_FREQ)/(16* 14400))&1)	
SCI_19200       	EQU	(CLOCK_BUS_FREQ/(16* 19200))+(((2*CLOCK_BUS_FREQ)/(16* 19200))&1)	
SCI_28800       	EQU	(CLOCK_BUS_FREQ/(16* 28800))+(((2*CLOCK_BUS_FREQ)/(16* 28800))&1)	
SCI_38400       	EQU	(CLOCK_BUS_FREQ/(16* 38400))+(((2*CLOCK_BUS_FREQ)/(16* 38400))&1)	
SCI_57600       	EQU	(CLOCK_BUS_FREQ/(16* 57600))+(((2*CLOCK_BUS_FREQ)/(16* 57600))&1)	
SCI_76800       	EQU	(CLOCK_BUS_FREQ/(16* 76800))+(((2*CLOCK_BUS_FREQ)/(16* 76800))&1)	
SCI_115200		EQU	(CLOCK_BUS_FREQ/(16*115200))+(((2*CLOCK_BUS_FREQ)/(16*115200))&1)	
SCI_153600		EQU	(CLOCK_BUS_FREQ/(16*153600))+(((2*CLOCK_BUS_FREQ)/(16*153600))&1)
SCI_BDEF		EQU	SCI_9600 			;default baud rate
		
;#Frame format
SCI_8N1			EQU	  ILT		;8N1
SCI_8E1			EQU	  ILT|PE	;8E1
SCI_8O1			EQU	  ILT|PE|PT	;8O1
SCI_8N2		 	EQU	M|ILT		;8N2 TX8=1
	
;#C0 characters
SCI_C0_MASK		EQU	$E0 		;mask for C0 character range
SCI_BREAK		EQU	$03 		;ctrl-c (terminate program execution)
SCI_DLE			EQU	$10		;data link escape (treat next byte as data)
SCI_XON			EQU	$11 		;unblock transmission 
SCI_XOFF		EQU	$13		;block transmission
SCI_SUSPEND		EQU	$1A 		;ctrl-z (suspend program execution)

;#Buffer masks		
SCI_RXBUF_MASK		EQU	SCI_TXBUF_SIZE-1;mask for rolling over the RX buffer
SCI_TXBUF_MASK		EQU	SCI_TXBUF_SIZE-1;mask for rolling over the TX buffer

;#Flow control thresholds
SCI_RX_FULL_LEVEL	EQU	 8*2		;RX buffer threshold to block transmissions 
SCI_RX_EMPTY_LEVEL	EQU	 2*2		;RX buffer threshold to unblock transmissions
	
;#Flag definitions
SCI_FLG_SEND_XONXOFF	EQU	$80		;send XON/XOFF symbol asap
SCI_FLG_POLL_RTS	EQU	$40		;poll RTS input
SCI_FLG_DELAY_PENDING	EQU	$20		;bit to detect the execution of the delay ISR
SCI_FLG_SWOR		EQU	$10		;software buffer overrun (RX buffer)
SCI_FLG_RX_BLOCKED	EQU	$08		;don't allow incommint traffic (send XOFF, clear CTS) 
SCI_FLG_TX_BLOCKED	EQU	$04		;don't transmit (XOFF received)
SCI_FLG_RX_ESC		EQU	$02		;character is to be escaped
SCI_FLG_TX_ESC		EQU	$01		;character is to be escaped

;#Flow control
#ifdef	SCI_FC_RTSCTS
SCI_FC_EN		EQU	1
#endif	
#ifdef	SCI_FC_XONXOFF
SCI_FC_EN		EQU	1
#endif	
	


<----------Hier weiter

	
;#Baud rate detection
#ifdef	SCI_BD_ON
SCI_BD_LIST_INIT	EQU	$FF
#endif	

;#Timer setup for baud rate detection
#ifdef	SCI_BD_TIM
SCI_SET_TIOS		EQU	1
SCI_BD_TIOS_VAL		EQU	(1<<SCI_BD_OC)
SCI_SET_TCTL3		EQU	1
SCI_BD_TCTL3_VAL	EQU 	(1<<(2*SCI_BD_ICPE))|(2<<(2*SCI_BD_ICNE))
SCI_BD_TCS		EQU	(1<<SCI_BD_OC)|(1<<SCI_BD_ICPE)|(1<<SCI_BD_ICNE)
#else
#ifdef	SCI_BD_ECT
SCI_SET_TIOS		EQU	1
SCI_BD_TIOS_VAL		EQU	(1<<SCI_BD_OC)
SCI_SET_TCTL3		EQU	1
SCI_BD_TCTL3_VAL	EQU 	(3<<(2*SCI_BD_IC))
SCI_SET_ICSYS		EQU	1
SCI_BD_TCS		EQU	(1<<SCI_BD_OC)|(1<<SCI_BD_IC)
#else
SCI_BD_TIOS_VAL		EQU	0
SCI_BD_TCS		EQU	0
#endif	
#endif

;#Timer setup for the delay counter
#ifdef	SCI_FC_XONXOFF
SCI_DLY_EN		EQU	1		;enable delay counter for XON/XOFF reminders
#endif
#ifdef SCI_FC_RTSCTS
SCI_DLY_EN		EQU	1		;enable delay counter for RTS polling
#endif
#ifdef	SCI_IRQ_WORKAROUND_ON
SCI_DLY_EN		EQU	1		;enable delay counter for periodic ISR execution
#endif

;#Delay counter 
#ifdef	SCI_DLY_EN
#ifndef	SCI_DLY_OC
SCI_DLY_OC		EQU	$3		;default is OC3
#endif
SCI_SET_TIOS		EQU	1
SCI_DLY_TIOS_VAL	EQU	(1<<SCI_DLY_OC)
SCI_DLY_TCS		EQU	(1<<SCI_DLY_OC)
#else
SCI_DLY_TIOS_VAL	EQU	0
SCI_DLY_TCS		EQU	0
#endif

;#RX error detection
#ifdef	SCI_FC_XONXOFF
SCI_CHECK_RX_ERR	EQU	1		;check for RX errors to ignore faulty XON/XOFF symbols 
#endif
#ifmac	SCI_BREAK_ACTION
SCI_CHECK_RX_ERR	EQU	1		;check for RX errors to ignore faulty BREAK symbols
#endif
#ifmac	SCI_SUSPEND_ACTION
SCI_CHECK_RX_ERR	EQU	1		;check for RX errors to ignore faulty SUSPEND symbols 
#endif	
#ifmac	SCI_ERRSIG_START
;Check for RX errors to start the error signal
SCI_CHECK_RX_ERR	EQU	1		;check for RX errors
#endif	
#ifmac	SCI_ERRSIG_STOP
;Check for RX errors to stop the error signal
SCI_CHECK_RX_ERR	EQU	1		;check for RX errors
#endif	

;#C0 character handling
#ifdef	SCI_FC_XONXOFF
SCI_DETECT_C0		EQU	1		;detect XON/XOFF symbols 
#endif
#ifmac	SCI_BREAK_ACTION
SCI_DETECT_C0		EQU	1		;detect BREAK symbol
#endif
#ifmac	SCI_SUSPEND_ACTION
SCI_DETECT_C0		EQU	1		;detect SUSPEND symbol 
#endif	
	
;###############################################################################
;# Variables                                                                   #
;###############################################################################
#ifdef SCI_VARS_START_LIN
			ORG 	SCI_VARS_START, SCI_VARS_START_LIN
#else
			ORG 	SCI_VARS_START
SCI_VARS_START_LIN	EQU	@			
#endif	

SCI_AUTO_LOC1		EQU	* 		;1st auto-place location
			ALIGN	1
;#Receive buffer	
SCI_RXBUF		DS	SCI_RXBUF_SIZE
SCI_RXBUF_IN		DS	1		;points to the next free space
SCI_RXBUF_OUT		DS	1		;points to the oldest entry
;#Transmit buffer
SCI_TXBUF		DS	SCI_TXBUF_SIZE
SCI_TXBUF_IN		DS	1		;points to the next free space
SCI_TXBUF_OUT		DS	1		;points to the oldest entry
;#Baud rate (reset proof) 
SCI_BVAL		DS	2		;value of the SCIBD register *SCI_BMUL

;#XON/XOFF reminder count
#ifdef	SCI_FC_XONXOFF
SCI_XONXOFF_REMCNT	DS	2		;counter for XON/XOFF reminder
#endif

;#BD log buffer
#ifdef SCI_BD_LOG_ON	
SCI_BD_LOG_IDX		DS	2
SCI_BD_LOG_BUF		DS	4*32
SCI_BD_LOG_BUF_END	EQU	*
#endif
	
SCI_AUTO_LOC2		EQU	*		;2nd auto-place location

;#Flags
SCI_FLGS		EQU	((SCI_AUTO_LOC1&1)*SCI_AUTO_LOC1)+(((~SCI_AUTO_LOC1)&1)*SCI_AUTO_LOC2)
			UNALIGN	((~SCI_AUTO_LOC1)&1)
	
;#Baud rate detection registers
#ifdef SCI_BD_ON
SCI_BD_LIST		DS	1		;list of potential baud rates
#endif

SCI_VARS_END		EQU	*
SCI_VARS_END_LIN	EQU	@
	
;###############################################################################
;# Macros                                                                      #
;###############################################################################
;#Initialization
;#--------------
#macro	SCI_INIT, 0
			;Initialize timer
#ifdef	SCI_SET_TIOS
			BSET	TIOS, #(SCI_DLY_TIOS_VAL|SCI_BD_TIOS_VAL)
#endif	
#ifdef	SCI_SET_ICSYS
			MOVB	#BUFEN, ICSYS
#endif	
	
			;Invert RXD/TXD polarity
#ifdef	SCI_RXTX_ACTHI
			MOVB	#(TXPOL|RXPOL), SCISR2
#endif
	
			;Set baud rate
			;Check for POR
#ifdef	CLOCK_FLGS
			LDAB	CLOCK_FLGS
			BITA	#(PORF|LVRF)
			BNE	<SCI_INIT_2
#endif
			;Check if stored baud rate is still valid
			LDD	SCI_BVAL 				;SCI_BMUL*baud rate -> D
			BEQ	<SCI_INIT_2				;use default value if zero
			LDX	#SCI_BMUL				;SCI_BMUL -> X
			IDIV						;D/X -> X, D%X -> D
			CPD	#$0000					;check if the remainder is 0
			BNE	<SCI_INIT_2				;stored baud rate is invalid
			;Check if baud rate is listed 
			LDY	#SCI_BTAB				;start of baud table -> Y
SCI_INIT_1		CPX     2,Y+					;compare table entry with X	
			BEQ	<SCI_INIT_3				;match
			CPY	#SCI_BTAB_END				;check if the end of the table has been reached
			BNE	<SCI_INIT_1				;loop
			;No match use default
SCI_INIT_2		LDX	#SCI_BDEF	 			;default baud rate
			MOVW	#(SCI_BDEF*SCI_BMUL), SCI_BVAL
			;Match 
SCI_INIT_3		STX	SCIBDH					;set baud rate

			;Set frame format
			MOVB	#SCI_8N1, SCICR1 			;8N1

#ifdef	SCI_BD_ON
			;Initialize baud rate detection
			;BSET	TCTL3, #(SCI_BD_TCTL3_VAL>>8)
			BSET	TCTL4, #(SCI_BD_TCTL3_VAL&$00FF)
#endif
#emac

;#Enable SCI
;#----------
#macro	SCI_ENABLE, 0
			;Initialize queues and state flags	
			LDD	#$0000
			STD	SCI_TXBUF_IN 				;reset in and out pointer of the TX buffer
			STD	SCI_RXBUF_IN 				;reset in and out pointer of the RX buffer
#ifdef SCI_FC_XONXOFF
			MOVB	#SCI_FLG_SEND_XONXOFF,	SCI_FLGS        ;request transmission of XON/XOFF
#else
			STAA	SCI_FLGS
#endif

#ifdef SCI_FC_RTSCTS
			;Initialize CTS (allow incoming data)
			SCI_ASSERT_CTS
#endif
	
#ifdef SCI_BD_ON	
			;Initialize baud rate detection
			STAA	SCI_BD_LIST	 			;reset baud rate check list
#endif	
			;Enable transmission
#ifdef	SCI_FC_XONXOFF	
			MOVB	#(TXIE|RIE|TE|RE), SCICR2 		;transmit XON
#else
			MOVB	#(RIE|TE|RE), SCICR2 			;keep TX IRQs disabled
#endif	

#ifdef	SCI_IRQ_WORKAROUND_ON
			;Trigger periodic interrupt
			SCI_START_DELAY
#endif
#emac

;#Disable SCI
;#-----------
#macro	SCI_DISABLE, 0

			;Disable transmission, disable IRQs
			CLR	SCICR2
#ifdef	SCI_FC_RTSCTS		
			;Clear CTS (minimize output current)
			SCI_ASSERT_CTS 
#endif	
			;Stop timer channels
			TIM_MULT_DIS	(SCI_BD_TCS|SCI_DLY_TCS)
#ifmac	SCI_ERRSIG_STOP
			;Stop error signaling
			SCI_ERRSIG_STOP
#endif	
#emac

;#Check if disabled
;#-----------------
#macro	SCI_BR_DISABLED, 1
			;Branch if disabled
			BRCLR	SCICR2, #(TE|RE), \1
#emac
	
;#Functions	
;#Transmit one byte - non-blocking
; args:   B:      data to be send
; result: C-flag: set if successful
; SSTACK: 5 bytes
;         X, Y, and D are preserved 
#macro	SCI_TX_NB, 0
			SSTACK_JOBSR	SCI_TX_NB, 5
#emac
	
;#Transmit one byte - blocking
; args:   B: data to be send
; SSTACK: 7 bytes
;         X, Y, and D are preserved 
#ifdef	SCI_BLOCKING_ON
#macro	SCI_TX_BL, 0
			SSTACK_JOBSR	SCI_TX_BL, 7
#emac
#else
#macro	SCI_TX_BL, 0
			SCI_CALL_BL	SCI_TX_NB, 5
#emac
#endif
	
;#Check if a transmission is ongoing
; args:   none
; result:  C-flag: set if all transmissionsare complete
; SSTACK: 4 bytes
;         X, Y, and D are preserved 
#macro	SCI_TX_DONE_NB, 0
			SSTACK_JOBSR	SCI_TX_DONE_NB, 4
#emac
	
;#Wait until all pending data is sent
; args:   none
; result: A: number of entries left in TX queue
; SSTACK: 6 bytes
;         X, Y, and D are preserved 
#ifdef	SCI_BLOCKING_ON
#macro	SCI_TX_DONE_BL, 0
			SSTACK_JOBSR	SCI_TX_DONE_BL, 6
#emac
#else
#macro	SCI_TX_DONE_BL, 0
			SCI_CALL_BL 	SCI_TX_DONE_NB, 4
#emac
#endif
		
;#Check if TX queue can hold further data
; args:   none
; result: C-flag: set if successful
; SSTACK: 4 bytes
;         X, Y, and D are preserved 
#macro	SCI_TX_READY_NB, 0
			SSTACK_JOBSR	SCI_TX_READY_NB, 4
#emac

;#Wait until TX queue can hold further data
; args:   none
; result: none
; SSTACK: 6 bytes
;         X, Y, and D are preserved 
#ifdef	SCI_BLOCKING_ON
#macro	SCI_TX_READY_BL, 0
			SSTACK_JOBSR	SCI_TX_READY_BL, 6
#emac
#else
#macro	SCI_TX_READY_BL, 0
			SCI_CALL_BL	SCI_TX_READY_NB, 4
#emac
#endif

;#Receive one byte - non-blocking
; args:   none
; result: A:      error flags 
;         B:      received data 
;         C-flag: set if successful
; SSTACK: 4 bytes
;         X and Y are preserved 
#macro	SCI_RX_NB, 0
			SSTACK_JOBSR	SCI_RX_NB, 4
#emac

;#Receive one byte - blocking
; args:   none
; result: A: error flags 
;         B: received data
; SSTACK: 6 bytes
;         X and Y are preserved 
#ifdef	SCI_BLOCKING_ON
#macro	SCI_RX_BL, 0
			SSTACK_JOBSR	SCI_RX_BL, 6
#emac
#else
#macro	SCI_RX_BL, 0
			SCI_CALL_BL 	SCI_RX_NB, 4
#emac
#endif

;#Check if there is data in the RX queue
; args:   none
; result: C-flag: set if successful
; SSTACK: 4 bytes
;         X, Y and B are preserved 
#macro	SCI_RX_READY_NB, 0
			SSTACK_JOBSR	SCI_RX_READY_NB, 4
#emac

;#Wait until there is data in the RX queue
; args:   none
; result: C-flag: set if successful
; SSTACK: 6 bytes
;         X, Y and B are preserved 
#ifdef	SCI_BLOCKING_ON
#macro	SCI_RX_READY_BL, 0
			SSTACK_JOBSR	SCI_RX_READY_BL, 6
#emac
#else
#macro	SCI_RX_READY_BL, 0
			SCI_CALL_BL 	SCI_RX_READY_NB, 4
#emac
#endif

;#Halt SCI communication (blocking)
; args:   none
; result: none
; SSTACK: 2 bytes
;         X, Y, and D are preserved 
#macro	SCI_HALT_COM, 0
#ifndef	SCI_FC_NONE
			SSTACK_JOBSR	SCI_HALT_COM, 3
#endif
#emac

;#Resume SCI communication 
; args:   none
; result: none
; SSTACK: 2 or 4 bytes
;         X, Y, and D are preserved 
#macro	SCI_RESUME_COM, 0
#ifdef	SCI_FC_RTSCTS
			SSTACK_JOBSR	SCI_RESUME_COM, 4
#endif
#ifdef SCI_FC_XONXOFF
			SSTACK_JOBSR	SCI_RESUME_COM, 2
#endif
#emac
	
;#Set baud rate
; args:   D: new SCIBD value
; result: none
; SSTACK: 6 bytes
;         X, Y, and D are preserved 
#macro	SCI_SET_BAUD, 0
			SSTACK_JOBSR	SCI_SET_BAUD, 6
#emac

;# Macros for internal use

;#Turn a non-blocking subroutine into a blocking subroutine	
; args:   1: non-blocking function
;         2: subroutine stack usage of non-blocking function 
; SSTACK: stack usage of non-blocking function + 2
;         rgister output of the non-blocking function is preserved 
#macro	SCI_MAKE_BL, 2
			;Disable interrupts
LOOP			SEI
			;Call non-blocking function
			//SSTACK_PREPUSH	\2
			JOBSR	\1
			BCC	WAIT 		;function unsuccessful
			;Enable interrupts
			CLI
			;Done
			SSTACK_PREPULL	2
			RTS
			;Wait for next interrupt 
WAIT			ISTACK_WAIT
			;Try again
			SSTACK_PREPUSH	\2
			JOB	LOOP	
#emac

;#Run a non-blocking subroutine as if it was blocking	
; args:   1: non-blocking function
;         2: subroutine stack usage of non-blocking function 
; SSTACK: stack usage of non-blocking function + 2
;         rgister output of the non-blocking function is preserved 
#macro	SCI_CALL_BL, 2
			;Disable interrupts
LOOP			SEI
			;Call non-blocking function
			SSTACK_JOBSR	\1, \2
			BCS	DONE 		;function successful
			;Wait for next interrupt 
			ISTACK_WAIT
			;Try again
			JOB	LOOP
			;Enable interrupts
DONE			CLI
#emac
	
#ifdef	SCI_FC_RTSCTS
;#Assert CTS (Clear To Send - allow incoming data)
; args:   none 
; SSTACK: none
;         X, Y, and D are preserved 
#macro	SCI_ASSERT_CTS, 0
#ifdef	SCI_CTS_WEAK_DRIVE
			BCLR	SCI_CTS_PORT, #SCI_CTS_PIN 		;clear CTS (allow RX data
			BSET	SCI_CTS_DDR, #SCI_CTS_PIN		;drive speed-up pulse
			BSET	SCI_CTS_PPS, #SCI_CTS_PIN 		;select pull-down device
			BCLR	SCI_CTS_DDR, #SCI_CTS_PIN		;end speed-up pulse
#else
			BCLR	SCI_CTS_PORT, #SCI_CTS_PIN 		;clear CTS (allow RX data)
#endif	
#emac	
#endif	

#ifdef	SCI_FC_RTSCTS
;#Deassert CTS (stop incoming data)
; args:   none 
; SSTACK: none
;         X, Y, and D are preserved 
#macro	SCI_DEASSERT_CTS, 0
#ifdef	SCI_CTS_WEAK_DRIVE
			BSET	SCI_CTS_PORT, #SCI_CTS_PIN 		;set CTS (prohibit RX data)
			BSET	SCI_CTS_DDR, #SCI_CTS_PIN		;drive speed-up pulse
			BCLR	SCI_CTS_PPS, #SCI_CTS_PIN 		;select pull-up device
			BCLR	SCI_CTS_DDR, #SCI_CTS_PIN		;end speed-up pulse
#else
			BSET	SCI_CTS_PORT, #SCI_CTS_PIN 		;set CTS (prohibit RX data)
#endif	
#emac	
#endif
	
#ifdef SCI_FC_XONXOFF
;#Send XON/XOFF symbol
; args:   none 
; SSTACK: none
;         X, Y, and D are preserved 
#macro	SCI_SEND_XONXOFF, 0
			BSET	SCI_FLGS, #SCI_FLG_SEND_XONXOFF		;request transmission of XON/XOFF
			MOVB	#(TXIE|RIE|TE|RE), SCICR2 		;enable TX interrupts	
#emac	
#endif	

#ifdef	SCI_DLY_EN
;#RESET delay (approx. 2 SCI frames)
; args:   none 
; SSTACK: none
;         X, and Y are preserved 
#macro	SCI_RESET_DELAY, 0
			TIM_CLRIF   	SCI_DLY_OC
			LDD	SCIBDH 					;retrigger delay
			TBNE	A, MAX_DELAY				;max. delay ($FFFF) exceeded
			TFR	B, A					;determine delay
			CLRB
			TIM_SET_DLY_D	SCI_DLY_OC			;update OC count
MAX_DELAY		EQU	*
#emac
#endif

#ifdef	SCI_DLY_EN
;#Start delay (always retrigger) (approx. 2 SCI frames)
; args:   none 
; SSTACK: none
;         X, and Y are preserved 
#macro	SCI_INIT_DELAY, 0
			SCI_RESET_DELAY
			TIM_EN		SCI_DLY_OC
#emac
#endif
	
#ifdef	SCI_DLY_EN
;#Start delay (don't retrigger) (approx. 2 SCI frames)
; args:   none 
; SSTACK: none
;         X, and Y are preserved 
#macro	SCI_START_DELAY, 0
			BRSET	TIE, #(1<<SCI_DLY_OC), DONE 		;skip if delay has already been triggered
			SCI_INIT_DELAY
DONE			EQU	*
#emac
#endif

#ifdef	SCI_DLY_EN
;#Stop delay (approx. 2 SCI frames)
; args:   none 
; SSTACK: none
;         X, Y, and D are preserved 
#macro	SCI_STOP_DELAY, 0
			TIM_DIS		SCI_DLY_OC
			EQU	*
#emac
#endif	

#ifdef	SCI_DLY_EN
;#Wait for one delay period (approx. 2 SCI frames)
; args:   none 
; SSTACK: none
;         X, Y, and D are preserved 
#macro	SCI_WAIT_DELAY, 0
			SEI						;start atomic sequence
			SCI_INIT_DELAY					;restart timer delay
			BSET	SCI_FLGS, #SCI_FLG_DELAY_PENDING 	;flag pending delay
LOOP			ISTACK_WAIT 					;wait for any event
			BRSET	SCI_FLGS, #SCI_FLG_DELAY_PENDING, LOOP  ;wait for next event
#emac
#endif	
	
#ifdef	SCI_BD_ON
;Start baud rate detection (I-bit must be set)
; args:   none 
; SSTACK: none
;         X, and Y are preserved 
#macro	SCI_START_BD, 0
			TST	SCI_BD_LIST
			BNE	DONE 					;baud rate detection is already running
#ifdef SCI_BD_LOG_ON
			;Clear BD log 
			SCI_BD_CLEAR_LOG
#endif
			;Enable timer
#ifdef	SCI_BD_TIM
			TIM_MULT_EN	((1<<SCI_BD_ICPE)|(1<<SCI_BD_ICNE))
#endif
#ifdef	SCI_BD_ECT
			TIM_MULT_EN	(1<<SCI_BD_IC)
#endif
			;Make sure that the timeout bit is set
			BRSET	TFLG1, #(1<<SCI_BD_OC), SKIP
			;SEI
			TIM_SET_DLY_IMM	SCI_BD_OC, 6
			;CLI
SKIP			EQU	*	
			;Reset baud rate list and recover counter
			MOVB	#SCI_BD_LIST_INIT, SCI_BD_LIST
			;Start edge detection
			SCI_BD_START_EDGE_DETECT
;DONE			MOVB	#SCI_BD_RECOVCNT_INIT, SCI_BD_RECOVCNT
DONE			EQU	*
#emac	
#endif
	
#ifdef	SCI_BD_ON
;Stop baud rate detection
; args:   none 
; SSTACK: none
;         X, Y, and D are preserved 
#macro	SCI_STOP_BD, 0
			BRCLR	SCI_BD_LIST, #$FF, DONE			;baud rate detection already inactive
			;Stop edge detection
			SCI_BD_STOP_EDGE_DETECT
			;Disable timer
#ifdef	SCI_BD_TIM
			TIM_MULT_DIS	((1<<SCI_BD_ICPE)|(1<<SCI_BD_ICNE)|(1<<SCI_BD_OC))
#endif
#ifdef	SCI_BD_ECT
			TIM_MULT_DIS	((1<<SCI_BD_IC)|(1<<SCI_BD_OC))
#endif
;									;See  SCI_ISR_RX_2
			CLR	SCI_BD_LIST 				;clear check list
DONE			EQU	*
#emac
#endif

#ifdef	SCI_BD_ON
;Start edge detection
; args:   none 
; SSTACK: none
;         X, and Y are preserved 
#macro	SCI_BD_START_EDGE_DETECT, 0
			;BSET	TCTL3, #(SCI_BD_TCTL3_VAL>>8)		;start edge detection
			BSET	TCTL4, #(SCI_BD_TCTL3_VAL&$00FF)
#emac
#endif

#ifdef	SCI_BD_ON
;Stop edge detection
; args:   none 
; SSTACK: none
;         X, and Y are preserved 
#macro	SCI_BD_STOP_EDGE_DETECT, 0
			;BCLR	TCTL3, #(SCI_BD_TCTL3_VAL>>8)		;stop edge detection
			BCLR	TCTL4, #(SCI_BD_TCTL3_VAL&$00FF)
#emac
#endif

#ifdef	SCI_BD_ON
#ifdef	SCI_BD_LOG_ON
;Clear BD pulse log
; args:   none 
; SSTACK: none
;         X, and Y are preserved 
#macro	SCI_BD_CLEAR_LOG, 0
			TFR	Y,D
			LDY	#SCI_BD_LOG_BUF
			STY	SCI_BD_LOG_IDX
LOOP			MOVW	#$0000, 2,Y+
			CPY	#SCI_BD_LOG_BUF_END
			BLO	LOOP
			TFR	D,Y
#emac
#endif
#endif

#ifdef	SCI_BD_ON
#ifdef	SCI_BD_LOG_ON
;Log BD pulse length
; args: X: pulse length
;       Y: search tree pointer 
; SSTACK: none
;         X, and Y are preserved 
#macro	SCI_BD_LOG, 0
		TFR	Y,D
		LDY	SCI_BD_LOG_IDX
		CPY	#SCI_BD_LOG_BUF_END
		BHS	DONE
		STD	2,Y+
		STX	2,Y+
		STY	SCI_BD_LOG_IDX
DONE		TFR	D,Y
#emac
#endif
#endif
	
;###############################################################################
;# Code                                                                        #
;###############################################################################
#ifdef SCI_CODE_START_LIN
			ORG 	SCI_CODE_START, SCI_CODE_START_LIN
#else
			ORG 	SCI_CODE_START
#endif
	
;#Transmit one byte - non-blocking
; args:   B: data to be send
; result: C-flag: set if successful
; SSTACK: 5 bytes
;         X, Y, and D are preserved 
SCI_TX_NB		EQU	*
			;Check if SCI transmitter is enabled 
			BRCLR	SCICR2, #TE, SCI_TX_NB_1 		;do nothing and flag success
			;Save registers (data in B)
			PSHY
			PSHA
			;Write data into the TX buffer (data in B)
			LDY	#SCI_TXBUF
			LDAA	SCI_TXBUF_IN
			STAB	A,Y
			;Check if there is room for this entry (data in B, in-index in A, TX buffer pointer in Y)
			INCA						;increment index
			ANDA	#SCI_TXBUF_MASK
			CMPA	SCI_TXBUF_OUT
			BEQ	SCI_TX_NB_2 				;buffer is full
			;Update buffer
			STAA	SCI_TXBUF_IN
			;Enable interrupts 
			MOVB	#(TXIE|RIE|TE|RE), SCICR2				;enable TX interrupt
			;Restore registers
			SSTACK_PREPULL	5
			PULA
			PULY
			;Signal success
SCI_TX_NB_1		SEC
			;Done
			RTS
			;Buffer is full 
			;Restore registers
SCI_TX_NB_2		SSTACK_PREPULL	5
			PULA
			PULY
			;Signal failure
			CLC
			;Done
			RTS
			
;#Transmit one byte - blocking
; args:   B: data to be send
; result: none
; SSTACK: 7 bytes
;         X, Y, and D are preserved 
#ifdef	SCI_BLOCKING_ON
SCI_TX_BL		EQU	*
			SCI_MAKE_BL	SCI_TX_NB, 5
#endif
	
;#Check if a transmission is ongoing
; args:   none
; result:  C-flag: set if all transmissions are complete
; SSTACK: 4 bytes
;         X, Y, and D are preserved 
SCI_TX_DONE_NB		EQU	*
			;Check if SCI transmitter is enabled 
			BRCLR	SCICR2, #TE, SCI_TX_DONE_NB_3 		;do nothing and flag success
			;Save registers
			PSHD
			;Check TX queue
			LDD	SCI_TXBUF_IN
			CBA
			BNE	SCI_TX_DONE_NB_1 ;transmissions queued
			;Check SCI status
			BRSET	SCISR1, #(TDRE|TC), SCI_TX_DONE_NB_2 	;all transmissions complete
			;Transmissions ongoing
			;Restore registers	
SCI_TX_DONE_NB_1	SSTACK_PREPULL	4
			PULD
			;Signal failure
			CLC
			;Done
			RTS
			;All transmissions complete
			;Restore registers	
SCI_TX_DONE_NB_2	SSTACK_PREPULL	4
			PULD
			;Signal success
SCI_TX_DONE_NB_3	SEC
			;Done
			RTS
		
;#Wait until all pending data is sent
; args:   none
; result: none
; SSTACK: 6 bytes
;         X, Y, and D are preserved 
#ifdef	SCI_BLOCKING_ON
SCI_TX_DONE_BL		EQU	*
			SCI_MAKE_BL	SCI_TX_DONE_NB, 4	
#endif

;#Check if TX queue can hold further data
; args:   none
; result: C-flag: set if successful
; SSTACK: 4 bytes
;         X, Y, and D are preserved 
SCI_TX_READY_NB		EQU	*
			;Check if SCI transmitter is enabled 
			BRCLR	SCICR2, #TE, SCI_TX_READY_NB_1 		;do nothing and flag success
			;Save registers
			PSHD
			;Check if there is room for this entry
			LDD	SCI_TXBUF_IN 		;in-index in A, out-index in B
			INCA
			ANDA	#SCI_TXBUF_MASK
			CMPA	SCI_TXBUF_OUT
			BEQ	SCI_TX_READY_NB_2 				;buffer is full			
			;Restore registers
			SSTACK_PREPULL	4
			PULD
			;Done
SCI_TX_READY_NB_1	SEC
			RTS
			;TX buffer is full
SCI_TX_READY_NB_2	SSTACK_PREPULL	4
			PULD
			;Done
			CLC
			RTS

;#Wait until TX queue can hold further data
; args:   none
; result: none
; SSTACK: 6 bytes
;         X, Y, and D are preserved 
#ifdef	SCI_BLOCKING_ON
SCI_TX_READY_BL		EQU	*
			SCI_MAKE_BL	SCI_TX_READY_NB, 4	
#endif

;#Receive one byte - non-blocking ;OK!
; args:   none
; result: A:      error flags 
;         B:      received data
;	  C-flag: set if successful
; SSTACK: 4 bytes
;         X and Y are preserved 
SCI_RX_NB		EQU	*
			;Check if SCI receiver is enabled 
			BRCLR	SCICR2, #TE, SCI_RX_NB_3 		;do nothing and flag failure
			;Save registers
			PSHX
			;Check if there is data in the RX queue
			LDD	SCI_RXBUF_IN 				;A:B=in:out
			SBA		   				;A=in-out
			BEQ	SCI_RX_NB_2 				;RX buffer is empty
#ifdef	SCI_FC_EN
			;Check if more RX data is allowed  (in-out in A)
			ANDA	#SCI_RXBUF_MASK
			CMPA	#SCI_RX_EMPTY_LEVEL
			BEQ	SCI_RX_NB_4 				;allow RX data
#endif	
			;Pull entry from the RX queue (out in B)
SCI_RX_NB_1		LDX	#SCI_RXBUF
			LDX	B,X
			ADDB	#$02					;increment out pointer
			ANDB	#SCI_RXBUF_MASK
			STAB	SCI_RXBUF_OUT
			;MOVB	#(TXIE|RIE|TE|RE), SCICR2		;trigger RXTX ISR
			TFR	X, D 
			;Restore registers
			SSTACK_PREPULL	4
			PULX
			;Done
			SEC
			RTS
			;RX buffer is empty (CCR in X)
SCI_RX_NB_2		SSTACK_PREPULL	4
			PULX
			;Done
SCI_RX_NB_3		CLC
			RTS
#ifdef	SCI_FC_RTSCTS
			;Assert CTS (out-index in B, CCR in X)
SCI_RX_NB_4		SCI_ASSERT_CTS
			JOB	SCI_RX_NB_1	
#endif	
#ifdef	SCI_FC_XONXOFF
			;Transmit XON/XOFF (out-index in B, CCR in X)
SCI_RX_NB_4		SCI_SEND_XONXOFF
			JOB	SCI_RX_NB_1	
#endif	
	
;#Receive one byte - blocking
; args:   none
; result: A:      error flags 
;         B:      received data
;	  C-flag: set if successful
; SSTACK: 6 bytes
;         X and Y are preserved 
#ifdef	SCI_BLOCKING_ON
SCI_RX_BL		EQU	*
			SCI_MAKE_BL	SCI_RX_NB, 4
#endif

;#Check if there is data in the RX queue
; args:   none
; result: C-flag: set if successful
; SSTACK: 4 bytes
;         X, Y and D are preserved 
SCI_RX_READY_NB		EQU	*
			;Check if SCI receiver is enabled 
			BRCLR	SCICR2, #TE, SCI_RX_READY_NB_2 		;do nothing and flag failure
			;Save registers
			PSHD
			;Check if there is data in the RX queue
			LDD	SCI_RXBUF_IN 		;A:B=in:out
			CBA
			BEQ	SCI_RX_READY_NB_1
			;RX buffer holds data
			SSTACK_PREPULL	4
			PULD
			;Done
			SEC
			RTS
			;RX buffer is empty
SCI_RX_READY_NB_1	SSTACK_PREPULL	4
			PULD
			;Done
SCI_RX_READY_NB_2	CLC
			RTS

;#Wait until there is data in the RX queue
; args:   none
; result: C-flag: set if successful
; SSTACK: 4 bytes
;         X, Y and D are preserved 
#ifdef	SCI_BLOCKING_ON
SCI_RX_READY_BL		EQU	*
			SCI_MAKE_BL	SCI_RX_READY_BL, 4
#endif
	
;#Set baud rate
; args:   D: new SCIBD value
; result: none
; SSTACK: 6 bytes
;         X, Y, and D are preserved 
SCI_SET_BAUD		EQU	*
			;Save registers (new SCIBD value in D)
			PSHY 					;push Y onto the SSTACK
			PSHD					;push D onto the SSTACK
			;Set baud rate (new SCIBD value in D)
			STD	SCIBDH				;set baud rate
			LDY	#SCI_BMUL			;save baud rate for next warmstart
			EMUL					;D*Y -> Y:D
			STD	SCI_BVAL
			;Clear input buffer
			MOVW	#$0000, SCI_RXBUF_IN		;reset in and out pointer of the RX buffer
			;Restore registers
			SSTACK_PREPULL	6
			PULD					;pull D from the SSTACK
			PULY					;pull Y from the SSTACK
			;Done
			RTS
	
#ifndef	SCI_FC_NONE
;#Halt SCI communication 
; args:   none
; result: none
; SSTACK: 2 bytes
;         X, Y, and D are preserved 
SCI_HALT_COM		EQU	*
#ifdef	SCI_FC_RTSCTS
			;Force flow control
			BSET	SCI_FLGS, #SCI_FLG_RX_BLOCKED 	;update flag
			;Deassert CTS (stop incoming data)
			SCI_DEASSERT_CTS 			;clear CTS
#endif
#ifdef SCI_FC_XONXOFF
			;Force flow control
			BSET	SCI_FLGS, #(SCI_FLG_RX_BLOCKED|SCI_FLG_SEND_XONXOFF)
			MOVB	#(TXIE|RIE|TE|RE), SCICR2 	;enable TX interrupts	
			;Wait for remaining incoming data (approx. 2 SCI frames) 
			SCI_WAIT_DELAY				;~2 SCI frames
#endif
			;Wait for remaining incoming data (approx. 4 SCI frames) 
			SCI_WAIT_DELAY				;~2 SCI frames
			SCI_WAIT_DELAY				;~2 SCI frames
			;Done
			SSTACK_PREPULL	6
			RTS
#endif

#ifndef	SCI_FC_NONE
;#Resume SCI communication 
; args:   none
; result: none
; SSTACK: 2 or 4 bytes
;         X, Y, and D are preserved 
SCI_RESUME_COM		EQU	*	
#ifdef	SCI_FC_RTSCTS
			;Save registers
			PSHD					;push D onto the SSTACK
			;Release flow control
			BCLR	SCI_FLGS, #SCI_FLG_RX_BLOCKED 	;update flag
			;Update CTS
			LDD	SCI_RXBUF_IN 			;A:B=in:out
			SBA		   			;A=in-out
			ANDA	#SCI_RXBUF_MASK			;wrap A	
			CMPA	#SCI_RX_EMPTY_LEVEL		;Check CTS assert level
			BHI	SCI_RESUME_COM_1		;keep CTS deasserted
			;Assert CTS (allow incoming data)
			SCI_ASSERT_CTS 				;set CTS
			;Restore registers
SCI_RESUME_COM_1	SSTACK_PREPULL	4
			PULD					;pull D from the SSTACK
#endif
#ifdef SCI_FC_XONXOFF
			;Release flow control
			BCLR	SCI_FLGS, #SCI_FLG_RX_BLOCKED 	;update flag
			SCI_SEND_XONXOFF			;update flow control
#endif
			;Done
			RTS
#endif

;ISRs 
;---- 
;#TIM IC ISR
SCI_ISR_IC		EQU	*
			;Capture timestamp
			LDD	TC0+(2*SCI_IC) 			;TC -> D
			TIM_CLRIF	SCI_IC			;clear interrupt flag
			TFR	D, X 				;TC -> X
			TIM_BRDIS	SCI_OC, SCI_ISR_IC_3	;TCs have been captured before
			;Calculate pulse width (current TC in D)
			SUBD	SCI_LAST_TC			;pulse width -> D
			STX	SCI_LAST_TC			;update last TC
			CPD	SCI_SHORTEST_PULSE		;find shortest pulse                                     
			BLE	SCI_ISR_IC_1			;previous pulse was shorter
			CPD	#SCI_MIN_PULSE			;filter noise
			BLS	SCI_ISR_IC_1			;ignore pulse
			STD	SCI_SHORTEST_PULSE		;update shortest pulse
			;Setup OC (shortest pulse width in in D, TC in X)
SCI_ISR_IC_1		LDD	SCI_SHORTEST_PULSE		;shortest pulse -> D
			BITA	$F0 				;check if OC must be reduced
			BNE	SCI_ISR_IC_2			;reduce OC delay to 2^16-1
			LSLD   					;multiply pulse width by 16
			LSLD					;
			LSLD					;
			LSLD					;
			LEAX	D,Y				;
SCI_ISR_IC_2		STX	TC0+(2*SCI_IC) 			;set OC
			TIM_CLRIF	SCI_OC			;clear OC interrupt flag
			ISTACK_RTS				;done
SCI_ISR_IC_3		TIM_EN		SCI_OC			;enable OC interrupt
			JOB	SCI_ISR_IC_2			;set OC


;#TIM OC ISR
			;Check if baud rate detection is enabled
			TIM_BRDIS	SCI_IC, SCI_ISR_IC_	;baud rate detection disabled
			;Determine baud rate settings
			LDD	SCI_SHORTEST_PULSE		;shortest pulse -> D
#ifdnef TIM_DIV_16
			LSRD					;determine SCIBD value 
#ifndef TIM_DIV_8
			LSRD					;
#ifndef TIM_DIV_4
			LSRD					;
#ifndef TIM_DIV_2
			LSRD					;
#endif
#endif
#endif
#endif
			

	

			;Check result of baud rate detection
			LDD	SCI_SHORTEST_PULSE		;shortest pulse -> D
			CPD	#SCI_MAX_PULSE			;check if pulse is too long
			BHS	SCI_ISR_IC_			;restart baud rate detection
			CPD	#SCI_MIN_PULSE			;check if pulse is too short
			BLS	SCI_ISR_IC_			;restart baud rate detection


	


#ifdef TIM_DIV_2



LSRD					;determine SCIBD value 
			LSRD					; SCIBD = pulse width/8
			LSRD					;
#endif
#ifdef TIM_DIV_4
			LSRD					;determine SCIBD value 
			LSRD					; SCIBD = pulse width/4
#endif
#ifdef TIM_DIV_8
			LSRD					;SCIBD = pulse width/2
#endif
#ifdef TIM_DIV_32
			LSLD					;SCIBD = pulse width*2
#endif
#ifdef TIM_DIV_64
			LSLD					;determine SCIBD value 
			LSLD					; SCIBD = pulse width*4
#endif
#ifdef TIM_DIV_128
			LSLD					;determine SCIBD value 
			LSLD					; SCIBD = pulse width*8
			LSLD					;
#endif
			STD	SCIBDH 				;set new baud rate
			SCI_ENABLE				;enable SCI
			SCI_BD_DISABLE				;disable baud rate 
	
	
#ifdef	SCI_DLY_EN
;#Timer delay
;------------ 
; period: approx. 2 SCI frames
; RTS/CTS:    if RTS polling is requested (SCI_FLG_POLL_RTS) -> enable TX IRQ
; XON/XOFF:   if reminder count == 1 -> request XON/XOFF reminder, enable TX IRQ
;	      if reminder count > 1  -> decrement reminder count, retrigger delay
; workaround: retrigger delay, jump to SCI_ISR_RXTX
SCI_ISR_DELAY		EQU	*
			;Flag execution of ISR
			BCLR	SCI_FLGS, #SCI_FLG_DELAY_PENDING 			;clear flag
#ifndef	SCI_IRQ_WORKAROUND_ON
			;Clear retrigger request (default behavior)
			CLC								;don't retrigger
#endif
#ifdef	SCI_FC_RTSCTS
			;Poll RTS (retrigger request in C-flag)
        		BRCLR	SCI_FLGS, #SCI_FLG_POLL_RTS, SCI_ISR_DELAY_2 		;no polling required	
			BRCLR	SCI_RTS_PORT, #SCI_RTS_PIN, SCI_ISR_DELAY_1 		;RTS is now asserted (TX allowed)
#ifndef	SCI_IRQ_WORKAROUND_ON
			SEC								;retrigger
#endif
			JOB	SCI_ISR_DELAY_2
SCI_ISR_DELAY_1		MOVB	#(TXIE|RIE|TE|RE), SCICR2				;invoke RXTX ISR
SCI_ISR_DELAY_2		EQU	*
#endif
#ifdef	SCI_FC_XONXOFF
			;Check XON/XOFF reminder count (retrigger request in C-flag)
			LDD	SCI_XONXOFF_REMCNT
			BEQ	SCI_ISR_DELAY_3	 					;XON/XOFF reminder disabled
			DBNE	D, SCI_ISR_DELAY_1					;don't send XON/XOFF yet
			SCI_SEND_XONXOFF						;request XON/XOFF reminder
			JOB	SCI_ISR_DELAY_2
SCI_ISR_DELAY_1		EQU	*
#ifndef	SCI_IRQ_WORKAROUND_ON
			SEC								;retrigger
#endif
SCI_ISR_DELAY_2		STD	SCI_XONXOFF_REMCNT
SCI_ISR_DELAY_3		EQU	*
#endif
#ifdef	SCI_IRQ_WORKAROUND_ON
			;Retrigger and jump to SCI_ISR_RXTX (retrigger request in C-flag)
			SCI_RESET_DELAY
			JOB	SCI_ISR_RXTX						;jump to RXTX ISR
#else
			;Retrigger if required (retrigger request in C-flag)
			BCC	SCI_ISR_DELAY_5
			SCI_RESET_DELAY
SCI_ISR_DELAY_4		ISTACK_RTI			
SCI_ISR_DELAY_5		SCI_STOP_DELAY
			JOB	SCI_ISR_DELAY_4	
#endif
#endif
	
;#Transmit ISR (status flags in A)
;--------------------------------- 
SCI_ISR_TX		BITA	#TDRE					;check if SCI is ready for new TX data
			BEQ	<SCI_ISR_TX_4				;done for now
#ifdef	SCI_FC_XONXOFF
			;Check if XON/XOFF transmission is required
			BRSET	SCI_FLGS, #SCI_FLG_TX_ESC, SCI_ISR_TX_1 ;Don't escape any XON/XOFF symbols
			;Transmit XON/XOFF symbols
			BRCLR	SCI_FLGS, #SCI_FLG_SEND_XONXOFF, SCI_ISR_TX_1 ;XON/XOFF not requested
			;Clear XON/XOFF request
			BCLR	SCI_FLGS, #SCI_FLG_SEND_XONXOFF
			;Check for forced XOFF
			BRSET	SCI_FLGS, #SCI_FLG_RX_BLOCKED, SCI_ISR_TX_6 ;transmit XOFF
			;Check RX queue
			LDD	SCI_RXBUF_IN
			SBA			
			ANDA	#SCI_RXBUF_MASK
			;Check XOFF theshold
			CMPA	#SCI_RX_FULL_LEVEL
			BHS	<SCI_ISR_TX_6	 			;transmit XOFF
			;Check XON theshold
			CMPA	#SCI_RX_EMPTY_LEVEL
			BLS	<SCI_ISR_TX_5	 			;transmit XON
			;Check XOFF status
			BRSET	SCI_FLGS, #SCI_FLG_TX_BLOCKED, SCI_ISR_TX_3 ;stop transmitting
#endif
#ifdef	SCI_FC_RTSCTS
			;Check RTS status
			BRCLR	SCI_RTS_PORT, #SCI_RTS_PIN, SCI_ISR_TX_1;check TX buffer
        		BSET	SCI_FLGS, #SCI_FLG_POLL_RTS		;request RTS polling	
			SCI_START_DELAY					;start delay
			JOB	SCI_ISR_TX_3				;stop transmitting
#endif
			;Check TX buffer
SCI_ISR_TX_1		LDD	SCI_TXBUF_IN
			CBA
			BEQ	<SCI_ISR_TX_3 				;stop transmitting
			;Transmit data (in-index in A, out-index in B)
			LDY	#SCI_TXBUF
#ifdef	SCI_FC_XONXOFF
			;Check for DLE (in-index in A, out-index in B, buffer pointer in Y)
			BCLR	SCI_FLGS, #SCI_FLG_TX_ESC
			TFR	D, X
			LDAB	B,Y
			CMPB	#SCI_DLE
			BNE	SCI_ISR_TX_2
			BSET	SCI_FLGS, #SCI_FLG_TX_ESC
SCI_ISR_TX_2		STAB	SCIDRL	
			TFR	X, D
#else	
			MOVB	B,Y ,SCIDRL
#endif
			;Increment index (in-index in A, out-index in B, buffer pointer in Y)
			INCB
			ANDB	#SCI_TXBUF_MASK
			STAB	SCI_TXBUF_OUT
			CBA
			BNE	<SCI_ISR_TX_4 				;done	
			;Stop transmitting
SCI_ISR_TX_3		EQU	*
#ifdef SCI_FC_XONXOFF
			BRSET	SCI_FLGS, #SCI_FLG_SEND_XONXOFF, SCI_ISR_TX_4 ;consider pending XON/XOFF symbols
#endif	
			MOVB	#(RIE|TE|RE), SCICR2 			;disable TX interrupts	
			;Done
SCI_ISR_TX_4		ISTACK_RTI
#ifdef SCI_FC_XONXOFF
			;Transmit XON
SCI_ISR_TX_5		MOVB	#SCI_XON, SCIDRL
			JOB	SCI_ISR_TX_7				;schedule reminder	
			;Transmit XOFF
SCI_ISR_TX_6		MOVB	#SCI_XOFF, SCIDRL
			;Schedule reminder
SCI_ISR_TX_7		MOVW	#SCI_XONXOFF_REMINDER, SCI_XONXOFF_REMCNT
			SCI_START_DELAY					;start delay
			JOB	SCI_ISR_TX_4 				;done	
#endif	

;#Receive/Transmit ISR (Common ISR entry point for the SCI)
;---------------------------------------------------------- 
SCI_ISR_RXTX		EQU	*
			;Common entry point for all SCI interrupts
			;Load flags
			LDAA	SCISR1					;load status flags into accu A
									;SCI Flag order:				 
									; 7:TDRE (Transmit Data Register Empty Flag)
									; 6:TC   (TransmitCompleteFlag)
									; 5:RDRF (Receive Data Register Full Flag)
									; 4:IDLE (Idle Line Flag)
									; 3:OR   (Overrun Flag)
									; 2:NF   (Noise Flag)
									; 1:FE   (Framing Error Flag)
									; 0:PE	 (Parity Error Flag)	
			;Check for RX data (status flags in A)
#ifdef 	RDRFF								;RDRF is also the Reduced Drive Register for port F
			BITA	#(RDRFF|OR) 				;go to receive handler if receive buffer
#else	
			BITA	#(RDRF|OR) 				;go to receive handler if receive buffer
#endif
			BEQ	SCI_ISR_TX				; is full or if an overrun has occured
			
;#Receive ISR (status flags in A)
;-------------------------------- 
SCI_ISR_RX		LDAB	SCIDRL					;load receive data into accu B (clears flags)
			ANDA	#(OR|NF|FE|PF)				;only maintain relevant error flags
#ifdef	SCI_DETECT_C0
			;Check character is escaped (status flags in A, RX data in B)
			BRSET	SCI_FLGS, #SCI_FLG_RX_ESC, SCI_ISR_RX_5 ;charakter is escaped (skip detection)			
#endif	
			;Transfer SWOR flag to current error flags (status flags in A, RX data in B)
			BRCLR	SCI_FLGS, #SCI_FLG_SWOR, SCI_ISR_RX_1	;SWOR bit not set
			ORAA	#SCI_FLG_SWOR				;set SWOR bit in accu A
			BCLR	SCI_FLGS, #SCI_FLG_SWOR 		;clear SWOR bit in variable	
#ifdef	SCI_DETECT_C0
			;Check for control characters (status flags in A, RX data in B)
			BITA	#(SCI_FLG_SWOR|OR|NF|FE|PF) 		;don't handle control characters with errors
			BNE	<SCI_ISR_RX_1 				;queue data
#ifmac	SCI_SUSPEND_ACTION
			CMPB	#SCI_SUSPEND
#else
#ifdef	SCI_FC_XONXOFF
			CMPB	#SCI_XOFF
#else
			CMPB	#SCI_DLE
#endif
#endif
			BLE	SCI_ISR_RX_8				;determine control signal
#endif	

			;Place data into RX queue (status flags in A, RX data in B) 
SCI_ISR_RX_1		TFR	D, Y					;flags:data -> Y
			LDX	#SCI_RXBUF   				;buffer pointer -> X
			LDD	SCI_RXBUF_IN				;in:out -> A:B
			STY	A,X
			ADDA	#2
			ANDA	#SCI_RXBUF_MASK		
			CBA
                	BEQ	<SCI_ISR_RX_9				;buffer overflow
			STAA	SCI_RXBUF_IN				;update IN pointer
#ifdef	SCI_FC_EN
			;Check if flow control must be applied (in:out in D, flags:data in Y)
			SBA
			ANDA	#SCI_RXBUF_MASK
			CMPA	#SCI_RX_FULL_LEVEL
			BHS	<SCI_ISR_RX_10 				;buffer is getting full			
#endif
SCI_ISR_RX_2		EQU	*
#ifdef	SCI_CHECK_RX_ERR
			;Check for RX errors (flags:data in Y)
			BITA	#(NF|FE|PF) 				;check for noise, frame errors, parity errors
			BNE	<SCI_ISR_RX_12 				;RX error detected
SCI_ISR_RX_3		EQU	*
#ifdef	SCI_BD_ON
			SCI_STOP_BD 					;stop baud rate detection
#endif
#ifmac	SCI_ERRSIG_STOP
			SCI_ERRSIG_STOP 				;stop signaling RX error
#endif
#endif
#ifdef	SCI_IRQ_WORKAROUND_ON
			;Continue with TX 
SCI_ISR_RX_4		JOB	SCI_ISR_RXTX
#else
			;Done
SCI_ISR_RX_4		ISTACK_RTI
#endif

#ifdef	SCI_DETECT_C0
			;Queue escape character (status flags in A, RX data in B)	
SCI_ISR_RX_5		TFR	D, Y
			LDX	#SCI_RXBUF
			LDD	SCI_RXBUF_IN				;in:out -> A:B
			BRCLR	SCI_FLGS, #SCI_FLG_SWOR, SCI_ISR_RX_6   ;no SWOR occured
			MOVW	#((SCI_FLG_SWOR<<8)|SCI_DLE), A,X 	;queue DLE with SWOR flag
			JOB	SCI_ISR_RX_7
SCI_ISR_RX_6		MOVW	#SCI_DLE, A,X 				;queue DLE without SWOR flag
SCI_ISR_RX_7		BCLR	SCI_FLGS, #(SCI_FLG_SWOR|SCI_FLG_RX_ESC) ;clear SWOR and RX_ESC flags	
			ADDA	#2
			ANDA	#SCI_RXBUF_MASK		
			CBA
                	BEQ	<SCI_ISR_RX_9				;buffer overflow
			STAA	SCI_RXBUF_IN				;update IN pointer
			TFR	Y, D
			JOB	SCI_ISR_RX_1 				;queue data
			;Determine control signal (status flags in A, RX data in B)
SCI_ISR_RX_8		EQU	*
#ifmac	SCI_SUSPEND_ACTION
			;Check for SUSPEND (status flags in A, RX data in B)
			CMPB	#SCI_SUSPEND
			BEQ	<SCI_ISR_RX_14				;SUSPEND received
#endif
#ifdef	SCI_FC_XONXOFF
			;Check for XON/XOFF (status flags in A, RX data in B)
			CMPB	#SCI_XOFF
			BEQ	<SCI_ISR_RX_15				;XOFF received
			CMPB	#SCI_XON
			BEQ	<SCI_ISR_RX_16				;XON received
#endif
			;Check for DLE (status flags in A, RX data in B)
			CMPB	#SCI_DLE
			BEQ	<SCI_ISR_RX_17				;DLE received
#ifmac	SCI_BREAK_ACTION
			;Check for BREAK (status flags in A, RX data in B)
			CMPB	#SCI_BREAK
			BEQ	<SCI_ISR_RX_18				;BREAK received
#endif
			JOB	SCI_ISR_RX_1 				;queue data
#endif
			;Buffer overflow (flags:data in Y)
SCI_ISR_RX_9		BSET	SCI_FLGS, #SCI_FLG_SWOR 		;set overflow flag
#ifdef	SCI_FC_EN
			;Signal buffer full (flags:data in Y)
#ifdef	SCI_FC_RTSCTS
			;Deassert CTS (stop incomming data) (flags:data in Y)
SCI_ISR_RX_10		SCI_DEASSERT_CTS
#endif	
#ifdef	SCI_FC_XONXOFF
			;Transmit XON/XOFF (flags:data in Y)
SCI_ISR_RX_10		SCI_SEND_XONXOFF
#endif
#else
SCI_ISR_RX_10		EQU	*	
#endif	
SCI_ISR_RX_11		EQU	*	
#ifdef	SCI_CHECK_RX_ERR
			BITA	#(NF|FE|PF) 				;check for noise, frame errors, parity errors
			BEQ	<SCI_ISR_RX_3 				;stop error signaling			
			;RX error detected
SCI_ISR_RX_12		EQU	*
#ifdef	SCI_BD_ON
			;Launch baud rate detection
			SCI_START_BD 					;start baud rate detection
#endif	
#ifmac	SCI_ERRSIG_START
			;Signal error
			SCI_ERRSIG_START 				;signal RX error
#endif
#endif
SCI_ISR_RX_13		JOB	SCI_ISR_RX_4 				;done			
#ifmac	SCI_SUSPEND_ACTION
			;Handle SUSPEND 
SCI_ISR_RX_14		SCI_SUSPEND_ACTION
			JOB	SCI_ISR_RX_13 				;done
#endif
#ifdef	SCI_FC_XONXOFF
			;Handle XOFF 
SCI_ISR_RX_15		BSET	SCI_FLGS, #SCI_FLG_TX_BLOCKED		;stop transmitting
			JOB	SCI_ISR_RX_13 				;done
			;Handle XON 
SCI_ISR_RX_16		BSET	SCI_FLGS, #SCI_FLG_TX_BLOCKED		;allow transmissions
			MOVB	#(TXIE|RIE|TE|RE), SCICR2		;enable TX interrupt
			JOB	SCI_ISR_RX_13 				;done
#endif
			;Handle DLE 
SCI_ISR_RX_17		BSET	SCI_FLGS, #SCI_FLG_RX_ESC 		;remember start of escape sequence
			LDD	SCI_RXBUF_IN				;in:out -> A:B
			ANDA	#SCI_RXBUF_MASK
			CMPA	#(SCI_RX_FULL_LEVEL-2)
			BHS	<SCI_ISR_RX_10 				;buffer is getting full			
			JOB	SCI_ISR_RX_11				;check for RX errors

#ifmac	SCI_BREAK_ACTION
			;Handle BREAK 
SCI_ISR_RX_18		SCI_BREAK_ACTION
			JOB	SCI_ISR_RX_13 				;done
#endif
	
#ifdef SCI_BD_ON
#ifdef SCI_BD_TIM	
;#BD negedge ISR (default IC1)
SCI_ISR_BD_NE		EQU	*
			;Clear ICNE interrupt
			TIM_CLRIF	SCI_BD_ICNE	
			;Capture pulse length and flags
			LDX	(TC0+(2*SCI_BD_ICNE))			;capture current edge (posedge)
			LDY	(TC0+(2*SCI_BD_ICPE))			;capture previous edge (posedge)
			LDAB	TFLG1 					;capture interrupt flags
			;Reset timeout  flags (current edge in X, previous edge in Y, interrupt flags in B)
			STX	(TC0+(2*SCI_BD_OC))		
			TIM_CLRIF	SCI_BD_OC
			;Allow nested interrupts (current edge in X, previous edge in Y, interrupt flags in B)
			ISTACK_CHECK_AND_CLI 				;allow interrupts if there is enough room on the stack
			;Make sure no time-out has and no early edge has occured (current edge in X, previous edge in Y, interrupt flags in B)
			BITB	#((1<<SCI_BD_ICPE)|(1<<SCI_BD_ICNE)|(1<<SCI_BD_OC)) 
			BNE	SCI_ISR_BD_NEPE_4 			;done
			;Calculate pulse length (current edge in X, previous edge in Y, polarity flags in B)
			LDD	#-1
			EMULS						;-1 * Y => Y:D
			LEAX	D,X 					;subtract timestamps
			;Select search tree tree (pulse length in X)
			LDY	#SCI_BD_HIGH_PULSE_TREE
			TBNE	X, SCI_ISR_BD_NEPE_2 			;parse search tree if pulse length is > 0
			JOB	SCI_ISR_BD_NEPE_4 			;discard zero-length pulses (for whatever reasson they may occur)

;#BD posedge ISR (default IC0)
SCI_ISR_BD_PE		EQU	*
			;Clear ICNE interrupt
			TIM_CLRIF	SCI_BD_ICPE	
			;Capture pulse length and flags
			LDX	(TC0+(2*SCI_BD_ICPE))			;capture current edge (posedge)
			LDY	(TC0+(2*SCI_BD_ICNE))			;capture previous edge (posedge)
			LDAB	TFLG1 					;capture interrupt flags
			;Reset timeout  flags (current edge in X, previous edge in Y, interrupt flags in B)
			STX	(TC0+(2*SCI_BD_OC))		
			TIM_CLRIF	SCI_BD_OC
			;Allow nested interrupts (current edge in X, previous edge in Y, interrupt flags in B)
			ISTACK_CHECK_AND_CLI 				;allow interrupts if there is enough room on the stack
			;Make sure no time-out has and no early edge has occured (current edge in X, previous edge in Y, interrupt flags in B)
			BITB	#((1<<SCI_BD_ICPE)|(1<<SCI_BD_ICNE)|(1<<SCI_BD_OC)) 
			BNE	SCI_ISR_BD_NEPE_4 			;done
			;Calculate pulse length (current edge in X, previous edge in Y, polarity flags in B)
			LDD	#-1
			EMULS						;-1 * Y => Y:D
			LEAX	D,X 					;subtract timestamps
			TBEQ	X, SCI_ISR_BD_NEPE_4 			;discard zero-length pulses (for whatever reasson they may occur)
			;Select search tree tree (pulse length in X)
			LDY	#SCI_BD_LOW_PULSE_TREE
			;JOB	SCI_ISR_BD_NEPE_2 			;parse search tree
#endif	
#ifdef SCI_BD_ECT	
;#Edge on RX pin captured (default IC0)
SCI_ISR_BD_NEPE		EQU	*
			;Clear IC interrupt
			TIM_CLRIF	SCI_BD_IC	
			;Capture pulse length and flags
			LDX	(TC0+(2*SCI_BD_IC))			;capture current edge (posedge)
			LDY	(TC0H+(2*SCI_BD_IC))			;capture previous edge (posedge)
			LDAB	MCFLG					;capture polarity flags
			;Make sure no time-out has and no early edge has occured
			BRCLR	TFLG1, ((1<<SCI_BD_IC)|(1<<SCI_BD_OC)), SCI_ISR_BD_NEPE_1
			;Reset time-out and discard captured values 
			STX	(TC0+(2*SCI_BD_OC))		
			TIM_CLRIF	SCI_BD_OC
			JOB	SCI_ISR_BD_NEPE_4 			;done
			;Reset timeout  flags (current edge in X, previous edge in Y, polarity flags in B)
SCI_ISR_BD_NEPE_1	STX	(TC0+(2*SCI_BD_OC))		
			TIM_CLRIF	SCI_BD_OC
			;Allow nested interrupts (current edge in X, previous edge in Y, polarity flags in B)
			ISTACK_CHECK_AND_CLI 				;allow interrupts if there is enough room on the stack
			;Calculate pulse length (current edge in X, previous edge in Y, polarity flags in B)
			EXG	D,Y 					;precious edge -> D
			COMA						;calculate 2's comlplement
			COMB
			ADDD	#1
			LEAX	D,X 					;subtract timestamps
			TBEQ	X, SCI_ISR_BD_NEPE_4 			;discard zero-length pulses (for whatever reasson they may occur)
			TFR	Y,D
			;Select search tree tree (pulse length in X, polarity flags in B)
			LDY	#SCI_BD_HIGH_PULSE_TREE
			BITB	#(1<<SCI_BD_IC)
			BNE	SCI_ISR_BD_NEPE_2
			;BEQ	SCI_ISR_BD_NEPE_2	;!!!
			LDY	#SCI_BD_LOW_PULSE_TREE
#endif
SCI_ISR_BD_NEPE_2	EQU	*	
#ifdef	SCI_BD_LOG_ON
			;Log pluse length for debuging (pulse length in X, search tree in Y)
			SCI_BD_LOG
#endif
			;Parse tree  (pulse length in X, search tree in Y)
			SCI_BD_PARSE			
			;Update list of potential batd rates (matching baud rates in D)
			SEI
			ANDB	SCI_BD_LIST 				;remove mismatching baud rates from the list
			BEQ	SCI_ISR_BD_NEPE_5	 		;no valid baud rate found
			STAB	SCI_BD_LIST 
			;Check if baud rate has been determined (potential baud rates in B (not zero))
			CLRA
SCI_ISR_BD_NEPE_3	INCA
			LSRB
			BCC	SCI_ISR_BD_NEPE_3
			BEQ	SCI_ISR_BD_NEPE_6 			;new baud rate found (index in A)
			;Done
SCI_ISR_BD_NEPE_4	ISTACK_RTI
			;No valid baud rate found
SCI_ISR_BD_NEPE_5	BRCLR	SCI_BD_LIST, #$FF, SCI_ISR_BD_NEPE_4	;done
			;Restart baud rate detection 
			MOVB	#$FF, SCI_BD_LIST
			JOB	SCI_ISR_BD_NEPE_4 			;done
			;New baud rate found (index+1 in A, $00 in B)
SCI_ISR_BD_NEPE_6	SCI_STOP_BD
			;Set baud rate (index+1 in A, $00 in B)
			LSLA						;index -> addess offset
			LDX	#SCI_BTAB-2 				;look up prescaler value
			LDD	A,X					;look up divider value
			SCI_SET_BAUD
;#ifmac	SCI_ERRSIG_STOP	
;			;Clear error signal
;			SCI_ERRSIG_STOP
;#endif
			JOB	SCI_ISR_BD_NEPE_4 			;done
#endif	

SCI_CODE_END		EQU	*
SCI_CODE_END_LIN	EQU	@
	
;###############################################################################
;# Tables                                                                      #
;###############################################################################
#ifdef SCI_TABS_START_LIN
			ORG 	SCI_TABS_START, SCI_TABS_START_LIN
#else
			ORG 	SCI_TABS_START
#endif	

SCI_TABS_END		EQU	*
SCI_TABS_END_LIN	EQU	@
#endif
