
powerlog.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000088  00800100  000014ce  00001562  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014ce  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000030  00800188  00800188  000015ea  2**0
                  ALLOC
  3 .stab         00001cb0  00000000  00000000  000015ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001062  00000000  00000000  0000329c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 46 01 	jmp	0x28c	; 0x28c <__vector_1>
       8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__vector_2>
       c:	0c 94 ee 00 	jmp	0x1dc	; 0x1dc <__vector_3>
      10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      1c:	0c 94 52 01 	jmp	0x2a4	; 0x2a4 <__vector_7>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      34:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 72 01 	jmp	0x2e4	; 0x2e4 <__vector_15>
      40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d0 e1       	ldi	r29, 0x10	; 16
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	11 e0       	ldi	r17, 0x01	; 1
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	ee ec       	ldi	r30, 0xCE	; 206
      90:	f4 e1       	ldi	r31, 0x14	; 20
      92:	02 c0       	rjmp	.+4      	; 0x98 <.do_copy_data_start>

00000094 <.do_copy_data_loop>:
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0

00000098 <.do_copy_data_start>:
      98:	a8 38       	cpi	r26, 0x88	; 136
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <.do_copy_data_loop>

0000009e <__do_clear_bss>:
      9e:	11 e0       	ldi	r17, 0x01	; 1
      a0:	a8 e8       	ldi	r26, 0x88	; 136
      a2:	b1 e0       	ldi	r27, 0x01	; 1
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	a8 3b       	cpi	r26, 0xB8	; 184
      aa:	b1 07       	cpc	r27, r17
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <main>
      b2:	0c 94 65 0a 	jmp	0x14ca	; 0x14ca <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <delay_us>:
//General short delays
//general short delays
//Uses internal timer do a fairly accurate 1us
//Because we are using 16MHz and a prescaler of 8 on Timer0, we have to double x
void delay_us(uint16_t x)
{
      ba:	af 92       	push	r10
      bc:	bf 92       	push	r11
      be:	cf 92       	push	r12
      c0:	df 92       	push	r13
      c2:	ef 92       	push	r14
      c4:	ff 92       	push	r15
      c6:	0f 93       	push	r16
      c8:	1f 93       	push	r17
	
	_delay_us(x);
      ca:	a0 e0       	ldi	r26, 0x00	; 0
      cc:	b0 e0       	ldi	r27, 0x00	; 0
      ce:	bc 01       	movw	r22, r24
      d0:	cd 01       	movw	r24, r26
      d2:	0e 94 11 06 	call	0xc22	; 0xc22 <__floatunsisf>
      d6:	5b 01       	movw	r10, r22
      d8:	6c 01       	movw	r12, r24
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
      da:	2b ea       	ldi	r18, 0xAB	; 171
      dc:	3a ea       	ldi	r19, 0xAA	; 170
      de:	4a ea       	ldi	r20, 0xAA	; 170
      e0:	5e e3       	ldi	r21, 0x3E	; 62
      e2:	0e 94 c7 06 	call	0xd8e	; 0xd8e <__mulsf3>
      e6:	7b 01       	movw	r14, r22
      e8:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
      ea:	20 e0       	ldi	r18, 0x00	; 0
      ec:	30 e0       	ldi	r19, 0x00	; 0
      ee:	40 e8       	ldi	r20, 0x80	; 128
      f0:	5f e3       	ldi	r21, 0x3F	; 63
      f2:	0e 94 79 05 	call	0xaf2	; 0xaf2 <__cmpsf2>
      f6:	88 23       	and	r24, r24
      f8:	14 f4       	brge	.+4      	; 0xfe <delay_us+0x44>
      fa:	61 e0       	ldi	r22, 0x01	; 1
      fc:	53 c0       	rjmp	.+166    	; 0x1a4 <delay_us+0xea>
		__ticks = 1;
	else if (__tmp > 255)
      fe:	c8 01       	movw	r24, r16
     100:	b7 01       	movw	r22, r14
     102:	20 e0       	ldi	r18, 0x00	; 0
     104:	30 e0       	ldi	r19, 0x00	; 0
     106:	4f e7       	ldi	r20, 0x7F	; 127
     108:	53 e4       	ldi	r21, 0x43	; 67
     10a:	0e 94 c3 06 	call	0xd86	; 0xd86 <__gesf2>
     10e:	18 16       	cp	r1, r24
     110:	0c f0       	brlt	.+2      	; 0x114 <delay_us+0x5a>
     112:	44 c0       	rjmp	.+136    	; 0x19c <delay_us+0xe2>
	{
		_delay_ms(__us / 1000.0);
     114:	c6 01       	movw	r24, r12
     116:	b5 01       	movw	r22, r10
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	30 e0       	ldi	r19, 0x00	; 0
     11c:	4a e7       	ldi	r20, 0x7A	; 122
     11e:	54 e4       	ldi	r21, 0x44	; 68
     120:	0e 94 7d 05 	call	0xafa	; 0xafa <__divsf3>
     124:	5b 01       	movw	r10, r22
     126:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     128:	20 e0       	ldi	r18, 0x00	; 0
     12a:	30 e0       	ldi	r19, 0x00	; 0
     12c:	4a e7       	ldi	r20, 0x7A	; 122
     12e:	53 e4       	ldi	r21, 0x43	; 67
     130:	0e 94 c7 06 	call	0xd8e	; 0xd8e <__mulsf3>
     134:	7b 01       	movw	r14, r22
     136:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     138:	20 e0       	ldi	r18, 0x00	; 0
     13a:	30 e0       	ldi	r19, 0x00	; 0
     13c:	40 e8       	ldi	r20, 0x80	; 128
     13e:	5f e3       	ldi	r21, 0x3F	; 63
     140:	0e 94 79 05 	call	0xaf2	; 0xaf2 <__cmpsf2>
     144:	88 23       	and	r24, r24
     146:	1c f4       	brge	.+6      	; 0x14e <delay_us+0x94>
     148:	61 e0       	ldi	r22, 0x01	; 1
     14a:	70 e0       	ldi	r23, 0x00	; 0
     14c:	23 c0       	rjmp	.+70     	; 0x194 <delay_us+0xda>
		__ticks = 1;
	else if (__tmp > 65535)
     14e:	c8 01       	movw	r24, r16
     150:	b7 01       	movw	r22, r14
     152:	20 e0       	ldi	r18, 0x00	; 0
     154:	3f ef       	ldi	r19, 0xFF	; 255
     156:	4f e7       	ldi	r20, 0x7F	; 127
     158:	57 e4       	ldi	r21, 0x47	; 71
     15a:	0e 94 c3 06 	call	0xd86	; 0xd86 <__gesf2>
     15e:	18 16       	cp	r1, r24
     160:	ac f4       	brge	.+42     	; 0x18c <delay_us+0xd2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     162:	c6 01       	movw	r24, r12
     164:	b5 01       	movw	r22, r10
     166:	20 e0       	ldi	r18, 0x00	; 0
     168:	30 e0       	ldi	r19, 0x00	; 0
     16a:	40 e2       	ldi	r20, 0x20	; 32
     16c:	51 e4       	ldi	r21, 0x41	; 65
     16e:	0e 94 c7 06 	call	0xd8e	; 0xd8e <__mulsf3>
     172:	0e 94 e5 05 	call	0xbca	; 0xbca <__fixunssfsi>
     176:	cb 01       	movw	r24, r22
		while(__ticks)
     178:	67 2b       	or	r22, r23
     17a:	b1 f0       	breq	.+44     	; 0x1a8 <delay_us+0xee>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     17c:	29 e1       	ldi	r18, 0x19	; 25
     17e:	30 e0       	ldi	r19, 0x00	; 0
     180:	f9 01       	movw	r30, r18
     182:	31 97       	sbiw	r30, 0x01	; 1
     184:	f1 f7       	brne	.-4      	; 0x182 <delay_us+0xc8>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     186:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     188:	d9 f7       	brne	.-10     	; 0x180 <delay_us+0xc6>
     18a:	0e c0       	rjmp	.+28     	; 0x1a8 <delay_us+0xee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     18c:	c8 01       	movw	r24, r16
     18e:	b7 01       	movw	r22, r14
     190:	0e 94 e5 05 	call	0xbca	; 0xbca <__fixunssfsi>
     194:	cb 01       	movw	r24, r22
     196:	01 97       	sbiw	r24, 0x01	; 1
     198:	f1 f7       	brne	.-4      	; 0x196 <delay_us+0xdc>
     19a:	06 c0       	rjmp	.+12     	; 0x1a8 <delay_us+0xee>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     19c:	c8 01       	movw	r24, r16
     19e:	b7 01       	movw	r22, r14
     1a0:	0e 94 e5 05 	call	0xbca	; 0xbca <__fixunssfsi>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     1a4:	6a 95       	dec	r22
     1a6:	f1 f7       	brne	.-4      	; 0x1a4 <delay_us+0xea>
	//}

	//TIFR0 = (1<<TOV0); //Clear any interrupt flags on Timer0
	//TCNT0 = 256 - x; //256 - 125 = 131 : Preload Timer0 for x clicks. Should be 1us per click
	//while( (TIFR0 & (1<<TOV0)) == 0);
}
     1a8:	1f 91       	pop	r17
     1aa:	0f 91       	pop	r16
     1ac:	ff 90       	pop	r15
     1ae:	ef 90       	pop	r14
     1b0:	df 90       	pop	r13
     1b2:	cf 90       	pop	r12
     1b4:	bf 90       	pop	r11
     1b6:	af 90       	pop	r10
     1b8:	08 95       	ret

000001ba <delay_ms>:


void delay_ms(uint16_t x)
{
     1ba:	cf 93       	push	r28
     1bc:	df 93       	push	r29
	
	for (int i = x; i > 0; i--)
     1be:	ec 01       	movw	r28, r24
     1c0:	1c 16       	cp	r1, r28
     1c2:	1d 06       	cpc	r1, r29
     1c4:	44 f4       	brge	.+16     	; 0x1d6 <delay_ms+0x1c>
		delay_us(1000);
     1c6:	88 ee       	ldi	r24, 0xE8	; 232
     1c8:	93 e0       	ldi	r25, 0x03	; 3
     1ca:	0e 94 5d 00 	call	0xba	; 0xba <delay_us>


void delay_ms(uint16_t x)
{
	
	for (int i = x; i > 0; i--)
     1ce:	21 97       	sbiw	r28, 0x01	; 1
     1d0:	1c 16       	cp	r1, r28
     1d2:	1d 06       	cpc	r1, r29
     1d4:	c4 f3       	brlt	.-16     	; 0x1c6 <delay_ms+0xc>
	//}

	//TIFR0 = (1<<TOV0); //Clear any interrupt flags on Timer0
	//TCNT0 = 256 - x; //256 - 125 = 131 : Preload Timer0 for x clicks. Should be 1us per click
	//while( (TIFR0 & (1<<TOV0)) == 0);
}
     1d6:	df 91       	pop	r29
     1d8:	cf 91       	pop	r28
     1da:	08 95       	ret

000001dc <__vector_3>:
* Requirements	:
* Description	: IR Sensor input (active low about 1,6 ms)
*
***************************************************************** */
ISR(SIG_INTERRUPT2)
{
     1dc:	1f 92       	push	r1
     1de:	0f 92       	push	r0
     1e0:	0f b6       	in	r0, 0x3f	; 63
     1e2:	0f 92       	push	r0
     1e4:	11 24       	eor	r1, r1
     1e6:	2f 93       	push	r18
     1e8:	3f 93       	push	r19
     1ea:	4f 93       	push	r20
     1ec:	5f 93       	push	r21
     1ee:	6f 93       	push	r22
     1f0:	7f 93       	push	r23
     1f2:	8f 93       	push	r24
     1f4:	9f 93       	push	r25
     1f6:	af 93       	push	r26
     1f8:	bf 93       	push	r27
     1fa:	ef 93       	push	r30
     1fc:	ff 93       	push	r31
	uint16_t cycles;
	//uint32_t time_us;
	uint16_t time_ms;
	
	cli();						// disable interrupts, no interrupt during sensor active input
     1fe:	f8 94       	cli
	
	
	
	cycles = TCNT1;
     200:	e4 e8       	ldi	r30, 0x84	; 132
     202:	f0 e0       	ldi	r31, 0x00	; 0
     204:	60 81       	ld	r22, Z
     206:	71 81       	ldd	r23, Z+1	; 0x01
	TCNT1 = 0; 		// reset timer counter
     208:	11 82       	std	Z+1, r1	; 0x01
     20a:	10 82       	st	Z, r1
	//time_us = cycles * TIMER_CYCLE_US;
	time_ms = (uint16_t) (cycles * (TIMER_CYCLE_US / 1000.0));
	power = (uint16_t) (3600000 / time_ms);
     20c:	80 e0       	ldi	r24, 0x00	; 0
     20e:	90 e0       	ldi	r25, 0x00	; 0
     210:	0e 94 11 06 	call	0xc22	; 0xc22 <__floatunsisf>
     214:	2f e6       	ldi	r18, 0x6F	; 111
     216:	32 e1       	ldi	r19, 0x12	; 18
     218:	43 e8       	ldi	r20, 0x83	; 131
     21a:	5f e3       	ldi	r21, 0x3F	; 63
     21c:	0e 94 c7 06 	call	0xd8e	; 0xd8e <__mulsf3>
     220:	0e 94 e5 05 	call	0xbca	; 0xbca <__fixunssfsi>
     224:	9b 01       	movw	r18, r22
     226:	40 e0       	ldi	r20, 0x00	; 0
     228:	50 e0       	ldi	r21, 0x00	; 0
     22a:	60 e8       	ldi	r22, 0x80	; 128
     22c:	7e ee       	ldi	r23, 0xEE	; 238
     22e:	86 e3       	ldi	r24, 0x36	; 54
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	0e 94 2a 07 	call	0xe54	; 0xe54 <__divmodsi4>
     236:	30 93 8b 01 	sts	0x018B, r19
     23a:	20 93 8a 01 	sts	0x018A, r18

	pulse++;
     23e:	80 91 88 01 	lds	r24, 0x0188
     242:	90 91 89 01 	lds	r25, 0x0189
     246:	01 96       	adiw	r24, 0x01	; 1
     248:	90 93 89 01 	sts	0x0189, r25
     24c:	80 93 88 01 	sts	0x0188, r24
	//printf("Puls nr %i @ Tid: %u cykler = %u ms = %u W\n\r", pulse, cycles, time_ms, power);
	
	//sprintf(txData, "%i,%u;", pulse, power);

	sei();									/* enable interrupts */
     250:	78 94       	sei
}
     252:	ff 91       	pop	r31
     254:	ef 91       	pop	r30
     256:	bf 91       	pop	r27
     258:	af 91       	pop	r26
     25a:	9f 91       	pop	r25
     25c:	8f 91       	pop	r24
     25e:	7f 91       	pop	r23
     260:	6f 91       	pop	r22
     262:	5f 91       	pop	r21
     264:	4f 91       	pop	r20
     266:	3f 91       	pop	r19
     268:	2f 91       	pop	r18
     26a:	0f 90       	pop	r0
     26c:	0f be       	out	0x3f, r0	; 63
     26e:	0f 90       	pop	r0
     270:	1f 90       	pop	r1
     272:	18 95       	reti

00000274 <__vector_2>:

SIGNAL(SIG_INTERRUPT1)
{
     274:	1f 92       	push	r1
     276:	0f 92       	push	r0
     278:	0f b6       	in	r0, 0x3f	; 63
     27a:	0f 92       	push	r0
     27c:	11 24       	eor	r1, r1
	cli();									/* disable interrupts, no interrupt during I2C bus transfer */
     27e:	f8 94       	cli

	

	sei();									/* enable interrupts */
     280:	78 94       	sei
}
     282:	0f 90       	pop	r0
     284:	0f be       	out	0x3f, r0	; 63
     286:	0f 90       	pop	r0
     288:	1f 90       	pop	r1
     28a:	18 95       	reti

0000028c <__vector_1>:


ISR (SIG_INTERRUPT0)
{
     28c:	1f 92       	push	r1
     28e:	0f 92       	push	r0
     290:	0f b6       	in	r0, 0x3f	; 63
     292:	0f 92       	push	r0
     294:	11 24       	eor	r1, r1
	cli();									/* disable interrupts, no interrupt during I2C bus transfer */
     296:	f8 94       	cli


	sei();									/* enable interrupts */
     298:	78 94       	sei
}
     29a:	0f 90       	pop	r0
     29c:	0f be       	out	0x3f, r0	; 63
     29e:	0f 90       	pop	r0
     2a0:	1f 90       	pop	r1
     2a2:	18 95       	reti

000002a4 <__vector_7>:


ISR (SIG_PIN_CHANGE3)
{
     2a4:	1f 92       	push	r1
     2a6:	0f 92       	push	r0
     2a8:	0f b6       	in	r0, 0x3f	; 63
     2aa:	0f 92       	push	r0
     2ac:	11 24       	eor	r1, r1
	cli();									/* disable interrupts, no interrupt during I2C bus transfer */
     2ae:	f8 94       	cli

	

	sei();									/* enable interrupts */
     2b0:	78 94       	sei
}
     2b2:	0f 90       	pop	r0
     2b4:	0f be       	out	0x3f, r0	; 63
     2b6:	0f 90       	pop	r0
     2b8:	1f 90       	pop	r1
     2ba:	18 95       	reti

000002bc <parseMsg>:




unsigned char parseMsg(msgType msg)
{
     2bc:	df 93       	push	r29
     2be:	cf 93       	push	r28
     2c0:	cd b7       	in	r28, 0x3d	; 61
     2c2:	de b7       	in	r29, 0x3e	; 62
     2c4:	27 97       	sbiw	r28, 0x07	; 7
     2c6:	0f b6       	in	r0, 0x3f	; 63
     2c8:	f8 94       	cli
     2ca:	de bf       	out	0x3e, r29	; 62
     2cc:	0f be       	out	0x3f, r0	; 63
     2ce:	cd bf       	out	0x3d, r28	; 61
		sendMsg(txMsg);
	*/
		return 1;
	//}

}
     2d0:	81 e0       	ldi	r24, 0x01	; 1
     2d2:	27 96       	adiw	r28, 0x07	; 7
     2d4:	0f b6       	in	r0, 0x3f	; 63
     2d6:	f8 94       	cli
     2d8:	de bf       	out	0x3e, r29	; 62
     2da:	0f be       	out	0x3f, r0	; 63
     2dc:	cd bf       	out	0x3d, r28	; 61
     2de:	cf 91       	pop	r28
     2e0:	df 91       	pop	r29
     2e2:	08 95       	ret

000002e4 <__vector_15>:
* Description	: Reads the contrast and brightness controls and write to OLED
*				  and DA - converter trough i2C bus.
*
***************************************************************** */
SIGNAL(SIG_OVERFLOW1)
{
     2e4:	1f 92       	push	r1
     2e6:	0f 92       	push	r0
     2e8:	0f b6       	in	r0, 0x3f	; 63
     2ea:	0f 92       	push	r0
     2ec:	11 24       	eor	r1, r1
     2ee:	2f 93       	push	r18
     2f0:	3f 93       	push	r19
     2f2:	4f 93       	push	r20
     2f4:	5f 93       	push	r21
     2f6:	6f 93       	push	r22
     2f8:	7f 93       	push	r23
     2fa:	8f 93       	push	r24
     2fc:	9f 93       	push	r25
     2fe:	af 93       	push	r26
     300:	bf 93       	push	r27
     302:	ef 93       	push	r30
     304:	ff 93       	push	r31
	cli();						/* disable interrupts, no interupt during I2C bus transfer */
     306:	f8 94       	cli

	timer_of++;
     308:	80 91 8c 01 	lds	r24, 0x018C
     30c:	8f 5f       	subi	r24, 0xFF	; 255
     30e:	80 93 8c 01 	sts	0x018C, r24
	TCNT1 = 0;
     312:	10 92 85 00 	sts	0x0085, r1
     316:	10 92 84 00 	sts	0x0084, r1
	printf("Timer overflow number %i\n\r", timer_of);
     31a:	20 91 8c 01 	lds	r18, 0x018C
     31e:	00 d0       	rcall	.+0      	; 0x320 <__vector_15+0x3c>
     320:	00 d0       	rcall	.+0      	; 0x322 <__vector_15+0x3e>
     322:	ed b7       	in	r30, 0x3d	; 61
     324:	fe b7       	in	r31, 0x3e	; 62
     326:	31 96       	adiw	r30, 0x01	; 1
     328:	80 e0       	ldi	r24, 0x00	; 0
     32a:	91 e0       	ldi	r25, 0x01	; 1
     32c:	91 83       	std	Z+1, r25	; 0x01
     32e:	80 83       	st	Z, r24
     330:	22 83       	std	Z+2, r18	; 0x02
     332:	13 82       	std	Z+3, r1	; 0x03
     334:	0e 94 67 07 	call	0xece	; 0xece <printf>

	sei();						/* enable interrupts */
     338:	78 94       	sei
     33a:	0f 90       	pop	r0
     33c:	0f 90       	pop	r0
     33e:	0f 90       	pop	r0
     340:	0f 90       	pop	r0
}
     342:	ff 91       	pop	r31
     344:	ef 91       	pop	r30
     346:	bf 91       	pop	r27
     348:	af 91       	pop	r26
     34a:	9f 91       	pop	r25
     34c:	8f 91       	pop	r24
     34e:	7f 91       	pop	r23
     350:	6f 91       	pop	r22
     352:	5f 91       	pop	r21
     354:	4f 91       	pop	r20
     356:	3f 91       	pop	r19
     358:	2f 91       	pop	r18
     35a:	0f 90       	pop	r0
     35c:	0f be       	out	0x3f, r0	; 63
     35e:	0f 90       	pop	r0
     360:	1f 90       	pop	r1
     362:	18 95       	reti

00000364 <ioinit>:
unsigned char ioinit(void)
{
  	/********************************************************/
	/* PORTA : 	ADC7 configured as input		 			*/
	/********************************************************/
	DDRA = 0x7F; //0111 1111
     364:	8f e7       	ldi	r24, 0x7F	; 127
     366:	81 b9       	out	0x01, r24	; 1
	//       pin ADC7 is for converting Vref (input)
	
	/********************************************************/
	/* Disable pullup resistors on PORTA 					*/
	/********************************************************/
	PORTA = 0x00 | (1<<CS); // CS_N low (inactive)	
     368:	88 e0       	ldi	r24, 0x08	; 8
     36a:	82 b9       	out	0x02, r24	; 2
	/*			4=one_wire_data, input	 					*/
	/*			5=MOSI, output								*/
	/*			6=MISO, input		 						*/
	/*			7=SCLK, output		 						*/
	/********************************************************/
	DDRB = 0b10100000; // HIGH = output...			
     36c:	90 ea       	ldi	r25, 0xA0	; 160
     36e:	94 b9       	out	0x04, r25	; 4
	
	/********************************************************/
	/* Disable pullup resistors on PORTB 					*/
	/********************************************************/
	PORTB = 0x00;	 
     370:	15 b8       	out	0x05, r1	; 5
	/*			4=Not in use								*/
	/*			5=not in use, input							*/
	/*			6=not in use, input							*/
	/*			7=not in use, input							*/
	/********************************************************/
	DDRC = 0x00;				
     372:	17 b8       	out	0x07, r1	; 7
	
	/********************************************************/
	/* Disable pullup resistors on PORTC 					*/
	/********************************************************/
	PORTC = 0x00;	
     374:	18 b8       	out	0x08, r1	; 8
	/*			4=IRQ_N, input								*/
	/*			5=TXANT, output								*/
	/*			6=RXANT, output								*/
	/*			7=unused input								*/
	/********************************************************/
	DDRD = 0b01100010;
     376:	82 e6       	ldi	r24, 0x62	; 98
     378:	8a b9       	out	0x0a, r24	; 10
	/* Configure pullup resistors on PORTD 					*/
	/* UART_RXD inactive									*/
	/* UART_TXD inactive 									*/
	/* Remaining [7:2] inactive								*/
	/********************************************************/
	PORTD = 0x00;	
     37a:	1b b8       	out	0x0b, r1	; 11
	/********************************************************/
	/* Configure external IRQ inputs						*/
	/********************************************************/
	
	// disable interrupt on INT2
	EIMSK = 0;
     37c:	ed e3       	ldi	r30, 0x3D	; 61
     37e:	f0 e0       	ldi	r31, 0x00	; 0
     380:	10 82       	st	Z, r1
	
	// select falling edge for interrupt on INT2
	EICRA = (10<<ISC20); // (00<<ÍSC20); // low level interrupt on INT2
     382:	90 93 69 00 	sts	0x0069, r25

	
	// clear interrupt flags
	EIFR = (1<<INTF2) | (1<<INTF1) | (1<<INTF0);
     386:	87 e0       	ldi	r24, 0x07	; 7
     388:	8c bb       	out	0x1c, r24	; 28
	
	// enable external interrupt on INT2 only
	EIMSK = (1<<INT2);
     38a:	84 e0       	ldi	r24, 0x04	; 4
     38c:	80 83       	st	Z, r24
	
	
	/********************************************************/
	/* Configure external pin change interrupts (PCINT)		*/
	
	PCMSK3 = 0;
     38e:	10 92 73 00 	sts	0x0073, r1
	PCMSK2 = 0;
     392:	10 92 6d 00 	sts	0x006D, r1
	PCMSK1 = 0;
     396:	10 92 6c 00 	sts	0x006C, r1
	PCMSK0 = 0;
     39a:	10 92 6b 00 	sts	0x006B, r1
	
	PCICR = 0;
     39e:	10 92 68 00 	sts	0x0068, r1
	/* Configure and enable timer :							*/
	/* System clock Prescaler is set to OSC / 8             */
	/* Timer Prescaler CLK/1024	=> 976,5625 Hz @ 1 MHz CLK	*/
	/* Normal mode 											*/
	/********************************************************/
	TCCR1A = 0x00;														  
     3a2:	10 92 80 00 	sts	0x0080, r1
	//TCCR1B = 7<<CS10; // Tin clock source
	TCCR1B = 5<<CS10; // clkIO / 1024 clock source
     3a6:	85 e0       	ldi	r24, 0x05	; 5
     3a8:	80 93 81 00 	sts	0x0081, r24
										
	OCR1A = 0;    												 
     3ac:	10 92 89 00 	sts	0x0089, r1
     3b0:	10 92 88 00 	sts	0x0088, r1
	//Init timer 0 for delay_us timing
	//8,000,000 / 8 = 1,000,000
    //TCCR0B = (1<<CS01); //Set Prescaler to 8. CS01=1


	PRR = 0;
     3b4:	10 92 64 00 	sts	0x0064, r1
										 

	/********************************************************/
	/* Init UART  											*/	
	/********************************************************/
	stdout = &mystdout; //Required for printf init
     3b8:	8d e5       	ldi	r24, 0x5D	; 93
     3ba:	91 e0       	ldi	r25, 0x01	; 1
     3bc:	90 93 b5 01 	sts	0x01B5, r25
     3c0:	80 93 b4 01 	sts	0x01B4, r24
	
	uart_init(BAUD_RATE_0); // set up printf uart for 9600 bps
     3c4:	8c e0       	ldi	r24, 0x0C	; 12
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	0e 94 c5 02 	call	0x58a	; 0x58a <uart_init>

	/********************************************************/
	/* Init ADC  											*/	
	/********************************************************/

	adc_init();
     3cc:	0e 94 0d 03 	call	0x61a	; 0x61a <adc_init>
	
	
	/********************************************************/
	/* enable interrupts :  clear the global interupt mask	*/
	/********************************************************/	
    sei ();    			 
     3d0:	78 94       	sei
	
	return(TRUE);
}
     3d2:	8f ef       	ldi	r24, 0xFF	; 255
     3d4:	08 95       	ret

000003d6 <main>:
* Returns		: int 0
*
***************************************************************** */

int main(void)
{
     3d6:	5f 92       	push	r5
     3d8:	6f 92       	push	r6
     3da:	7f 92       	push	r7
     3dc:	8f 92       	push	r8
     3de:	9f 92       	push	r9
     3e0:	af 92       	push	r10
     3e2:	bf 92       	push	r11
     3e4:	cf 92       	push	r12
     3e6:	df 92       	push	r13
     3e8:	ef 92       	push	r14
     3ea:	ff 92       	push	r15
     3ec:	0f 93       	push	r16
     3ee:	1f 93       	push	r17
     3f0:	cf 93       	push	r28
     3f2:	df 93       	push	r29
	char temp, i=0;
	msgComplete = 0;
     3f4:	10 92 a7 01 	sts	0x01A7, r1
	
	uint16_t lastPulse = 0;
	pos = -1;
     3f8:	8f ef       	ldi	r24, 0xFF	; 255
     3fa:	80 93 9f 01 	sts	0x019F, r24
	// Clk_sys set to 1 MHz
	


	
	ioinit();			// init peripherals and GPIO pin directions and pullups
     3fe:	0e 94 b2 01 	call	0x364	; 0x364 <ioinit>
	init_SPI();
     402:	0e 94 e5 03 	call	0x7ca	; 0x7ca <init_SPI>
	
	delay_us(100);
     406:	84 e6       	ldi	r24, 0x64	; 100
     408:	90 e0       	ldi	r25, 0x00	; 0
     40a:	0e 94 5d 00 	call	0xba	; 0xba <delay_us>
	write_RFM(OMFC1, 0x80);	// issue sw reset
     40e:	87 e0       	ldi	r24, 0x07	; 7
     410:	60 e8       	ldi	r22, 0x80	; 128
     412:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	delay_us(10000);		// wait for devices to startup
     416:	80 e1       	ldi	r24, 0x10	; 16
     418:	97 e2       	ldi	r25, 0x27	; 39
     41a:	0e 94 5d 00 	call	0xba	; 0xba <delay_us>

	sbi(CSPORT,CS);
     41e:	e2 e2       	ldi	r30, 0x22	; 34
     420:	f0 e0       	ldi	r31, 0x00	; 0
     422:	80 81       	ld	r24, Z
     424:	88 60       	ori	r24, 0x08	; 8
     426:	80 83       	st	Z, r24
	
	printf("Startup Completed\n\r");
     428:	00 d0       	rcall	.+0      	; 0x42a <main+0x54>
     42a:	8b e1       	ldi	r24, 0x1B	; 27
     42c:	91 e0       	ldi	r25, 0x01	; 1
     42e:	ed b7       	in	r30, 0x3d	; 61
     430:	fe b7       	in	r31, 0x3e	; 62
     432:	92 83       	std	Z+2, r25	; 0x02
     434:	81 83       	std	Z+1, r24	; 0x01
     436:	0e 94 67 07 	call	0xece	; 0xece <printf>

	temp = read_RFM(DTYPE);
     43a:	0f 90       	pop	r0
     43c:	0f 90       	pop	r0
     43e:	80 e0       	ldi	r24, 0x00	; 0
     440:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <read_RFM>
	temp = read_RFM(DVERS);
     444:	81 e0       	ldi	r24, 0x01	; 1
     446:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <read_RFM>
	temp = read_RFM(INTEN1);
     44a:	85 e0       	ldi	r24, 0x05	; 5
     44c:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <read_RFM>
	temp = read_RFM(INTEN2);
     450:	86 e0       	ldi	r24, 0x06	; 6
     452:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <read_RFM>
	temp = read_RFM(OMFC1);
     456:	87 e0       	ldi	r24, 0x07	; 7
     458:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <read_RFM>
	temp = read_RFM(OMFC2);
     45c:	88 e0       	ldi	r24, 0x08	; 8
     45e:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <read_RFM>
	
	init_RFM22();	// Initialize all RFM22 registers
     462:	0e 94 13 04 	call	0x826	; 0x826 <init_RFM22>
	to_tx_mode();	// Send test packet	'0123456789:;<=>?"
     466:	0e 94 14 05 	call	0xa28	; 0xa28 <to_tx_mode>
	
	sprintf(txData, "0123456789:;<=>? ");
     46a:	ae e8       	ldi	r26, 0x8E	; 142
     46c:	b1 e0       	ldi	r27, 0x01	; 1
     46e:	ef e2       	ldi	r30, 0x2F	; 47
     470:	f1 e0       	ldi	r31, 0x01	; 1
     472:	82 e1       	ldi	r24, 0x12	; 18
     474:	01 90       	ld	r0, Z+
     476:	0d 92       	st	X+, r0
     478:	81 50       	subi	r24, 0x01	; 1
     47a:	e1 f7       	brne	.-8      	; 0x474 <main+0x9e>
     47c:	c0 e0       	ldi	r28, 0x00	; 0
     47e:	d0 e0       	ldi	r29, 0x00	; 0
		//}
		//else 
		if (pulse != lastPulse)
		{
			lastPulse = pulse;
			voltage = (uint16_t) 42.7966 * read_adc();
     480:	0f 2e       	mov	r0, r31
     482:	fa e2       	ldi	r31, 0x2A	; 42
     484:	5f 2e       	mov	r5, r31
     486:	f0 2d       	mov	r31, r0
		
			//printf("%u W\n", power); // debug printout of power
			printf("Puls nr %i: %u W, v: %u mV\n", pulse, power, voltage);
     488:	0f 2e       	mov	r0, r31
     48a:	f1 e4       	ldi	r31, 0x41	; 65
     48c:	6f 2e       	mov	r6, r31
     48e:	f1 e0       	ldi	r31, 0x01	; 1
     490:	7f 2e       	mov	r7, r31
     492:	f0 2d       	mov	r31, r0
			
			txData[0] = (uint8_t)((pulse & 0xFF00) >> 8); // MSB
     494:	0e e8       	ldi	r16, 0x8E	; 142
     496:	11 e0       	ldi	r17, 0x01	; 1
			txData[1] = (uint8_t)(pulse & 0x00FF);		   // LSB
     498:	48 01       	movw	r8, r16
     49a:	08 94       	sec
     49c:	81 1c       	adc	r8, r1
     49e:	91 1c       	adc	r9, r1
			txData[2] = (uint8_t)((power & 0xFF00) >> 8); // MSB
     4a0:	aa 24       	eor	r10, r10
     4a2:	bb 24       	eor	r11, r11
     4a4:	68 94       	set
     4a6:	a1 f8       	bld	r10, 1
     4a8:	a0 0e       	add	r10, r16
     4aa:	b1 1e       	adc	r11, r17
			txData[3] = (uint8_t)(power & 0x00FF);		   // LSB
     4ac:	0f 2e       	mov	r0, r31
     4ae:	f3 e0       	ldi	r31, 0x03	; 3
     4b0:	cf 2e       	mov	r12, r31
     4b2:	dd 24       	eor	r13, r13
     4b4:	f0 2d       	mov	r31, r0
     4b6:	c0 0e       	add	r12, r16
     4b8:	d1 1e       	adc	r13, r17
			txData[4] = voltage;
     4ba:	ee 24       	eor	r14, r14
     4bc:	ff 24       	eor	r15, r15
     4be:	68 94       	set
     4c0:	e2 f8       	bld	r14, 2
     4c2:	e0 0e       	add	r14, r16
     4c4:	f1 1e       	adc	r15, r17
		//	pos = -1;
		//	msgComplete = 0;
		//	
		//}
		//else 
		if (pulse != lastPulse)
     4c6:	80 91 88 01 	lds	r24, 0x0188
     4ca:	90 91 89 01 	lds	r25, 0x0189
     4ce:	8c 17       	cp	r24, r28
     4d0:	9d 07       	cpc	r25, r29
     4d2:	09 f4       	brne	.+2      	; 0x4d6 <main+0x100>
     4d4:	55 c0       	rjmp	.+170    	; 0x580 <main+0x1aa>
		{
			lastPulse = pulse;
     4d6:	c0 91 88 01 	lds	r28, 0x0188
     4da:	d0 91 89 01 	lds	r29, 0x0189
			voltage = (uint16_t) 42.7966 * read_adc();
     4de:	0e 94 14 03 	call	0x628	; 0x628 <read_adc>
     4e2:	85 9d       	mul	r24, r5
     4e4:	c0 01       	movw	r24, r0
     4e6:	11 24       	eor	r1, r1
     4e8:	80 93 8d 01 	sts	0x018D, r24
		
			//printf("%u W\n", power); // debug printout of power
			printf("Puls nr %i: %u W, v: %u mV\n", pulse, power, voltage);
     4ec:	80 91 88 01 	lds	r24, 0x0188
     4f0:	90 91 89 01 	lds	r25, 0x0189
     4f4:	20 91 8a 01 	lds	r18, 0x018A
     4f8:	30 91 8b 01 	lds	r19, 0x018B
     4fc:	40 91 8d 01 	lds	r20, 0x018D
     500:	6d b7       	in	r22, 0x3d	; 61
     502:	7e b7       	in	r23, 0x3e	; 62
     504:	68 50       	subi	r22, 0x08	; 8
     506:	70 40       	sbci	r23, 0x00	; 0
     508:	0f b6       	in	r0, 0x3f	; 63
     50a:	f8 94       	cli
     50c:	7e bf       	out	0x3e, r23	; 62
     50e:	0f be       	out	0x3f, r0	; 63
     510:	6d bf       	out	0x3d, r22	; 61
     512:	ed b7       	in	r30, 0x3d	; 61
     514:	fe b7       	in	r31, 0x3e	; 62
     516:	31 96       	adiw	r30, 0x01	; 1
     518:	71 82       	std	Z+1, r7	; 0x01
     51a:	60 82       	st	Z, r6
     51c:	93 83       	std	Z+3, r25	; 0x03
     51e:	82 83       	std	Z+2, r24	; 0x02
     520:	35 83       	std	Z+5, r19	; 0x05
     522:	24 83       	std	Z+4, r18	; 0x04
     524:	46 83       	std	Z+6, r20	; 0x06
     526:	17 82       	std	Z+7, r1	; 0x07
     528:	0e 94 67 07 	call	0xece	; 0xece <printf>
			
			txData[0] = (uint8_t)((pulse & 0xFF00) >> 8); // MSB
     52c:	80 91 88 01 	lds	r24, 0x0188
     530:	90 91 89 01 	lds	r25, 0x0189
     534:	f8 01       	movw	r30, r16
     536:	90 83       	st	Z, r25
			txData[1] = (uint8_t)(pulse & 0x00FF);		   // LSB
     538:	80 91 88 01 	lds	r24, 0x0188
     53c:	90 91 89 01 	lds	r25, 0x0189
     540:	f4 01       	movw	r30, r8
     542:	80 83       	st	Z, r24
			txData[2] = (uint8_t)((power & 0xFF00) >> 8); // MSB
     544:	80 91 8a 01 	lds	r24, 0x018A
     548:	90 91 8b 01 	lds	r25, 0x018B
     54c:	f5 01       	movw	r30, r10
     54e:	90 83       	st	Z, r25
			txData[3] = (uint8_t)(power & 0x00FF);		   // LSB
     550:	80 91 8a 01 	lds	r24, 0x018A
     554:	90 91 8b 01 	lds	r25, 0x018B
     558:	f6 01       	movw	r30, r12
     55a:	80 83       	st	Z, r24
			txData[4] = voltage;
     55c:	80 91 8d 01 	lds	r24, 0x018D
     560:	f7 01       	movw	r30, r14
     562:	80 83       	st	Z, r24
			
			sendMsg(5, txData);
     564:	6d b7       	in	r22, 0x3d	; 61
     566:	7e b7       	in	r23, 0x3e	; 62
     568:	68 5f       	subi	r22, 0xF8	; 248
     56a:	7f 4f       	sbci	r23, 0xFF	; 255
     56c:	0f b6       	in	r0, 0x3f	; 63
     56e:	f8 94       	cli
     570:	7e bf       	out	0x3e, r23	; 62
     572:	0f be       	out	0x3f, r0	; 63
     574:	6d bf       	out	0x3d, r22	; 61
     576:	85 e0       	ldi	r24, 0x05	; 5
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	b8 01       	movw	r22, r16
     57c:	0e 94 a8 03 	call	0x750	; 0x750 <sendMsg>
			
			
		}
			
		delay_ms(100);
     580:	84 e6       	ldi	r24, 0x64	; 100
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	0e 94 dd 00 	call	0x1ba	; 0x1ba <delay_ms>
     588:	9e cf       	rjmp	.-196    	; 0x4c6 <main+0xf0>

0000058a <uart_init>:
#include <avr/io.h>	

void uart_init(unsigned int ubrr)
{
	/* Set baud rate */
	UBRR0H = (unsigned char) (ubrr>>8);
     58a:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char) ubrr;
     58e:	80 93 c4 00 	sts	0x00C4, r24
	
	
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     592:	88 e1       	ldi	r24, 0x18	; 24
     594:	80 93 c1 00 	sts	0x00C1, r24
	
	/* Set frame format: 8 data, 1 stop bit */
	//UCSRC = (1<<URSEL)|(1<<UCSZ)|(1<<UCSZ);
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     598:	8e e0       	ldi	r24, 0x0E	; 14
     59a:	80 93 c2 00 	sts	0x00C2, r24
}
     59e:	08 95       	ret

000005a0 <uart1_init>:

void uart1_init(unsigned int ubrr)
{
	/* Set baud rate */
	UBRR1H = (unsigned char) (ubrr>>8);
     5a0:	90 93 cd 00 	sts	0x00CD, r25
	UBRR1L = (unsigned char) ubrr;
     5a4:	80 93 cc 00 	sts	0x00CC, r24
	
	
	/* Enable receiver and transmitter */
	UCSR1B = (1<<RXEN0)|(1<<TXEN0);
     5a8:	88 e1       	ldi	r24, 0x18	; 24
     5aa:	80 93 c9 00 	sts	0x00C9, r24
	
	/* Set frame format: 8 data, 1 stop bit */
	//UCSRC = (1<<URSEL)|(1<<UCSZ)|(1<<UCSZ);
	UCSR1C = (1<<USBS0)|(3<<UCSZ00);
     5ae:	8e e0       	ldi	r24, 0x0E	; 14
     5b0:	80 93 ca 00 	sts	0x00CA, r24
}
     5b4:	08 95       	ret

000005b6 <uart_send_byte>:

void uart_send_byte(unsigned char *data)
{
     5b6:	dc 01       	movw	r26, r24
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) )
     5b8:	e0 ec       	ldi	r30, 0xC0	; 192
     5ba:	f0 e0       	ldi	r31, 0x00	; 0
     5bc:	80 81       	ld	r24, Z
     5be:	85 ff       	sbrs	r24, 5
     5c0:	fd cf       	rjmp	.-6      	; 0x5bc <uart_send_byte+0x6>
	;
	
	/* Put data into buffer, sends the data */
	UDR0 = *data;
     5c2:	8c 91       	ld	r24, X
     5c4:	80 93 c6 00 	sts	0x00C6, r24
}
     5c8:	08 95       	ret

000005ca <copy_str>:

extern void copy_str(const char *in, unsigned char *msg, unsigned char length)
{
     5ca:	58 2f       	mov	r21, r24
     5cc:	db 01       	movw	r26, r22
	unsigned char i;
	
	for (i = 0; i < length; i++)
     5ce:	44 23       	and	r20, r20
     5d0:	49 f0       	breq	.+18     	; 0x5e4 <copy_str+0x1a>
     5d2:	28 2f       	mov	r18, r24
     5d4:	39 2f       	mov	r19, r25
     5d6:	f9 01       	movw	r30, r18
	{ 
		*msg++ = *in++; 		// copy text string byte by byte
     5d8:	81 91       	ld	r24, Z+
     5da:	8d 93       	st	X+, r24

extern void copy_str(const char *in, unsigned char *msg, unsigned char length)
{
	unsigned char i;
	
	for (i = 0; i < length; i++)
     5dc:	8e 2f       	mov	r24, r30
     5de:	85 1b       	sub	r24, r21
     5e0:	84 17       	cp	r24, r20
     5e2:	d0 f3       	brcs	.-12     	; 0x5d8 <copy_str+0xe>
     5e4:	08 95       	ret

000005e6 <uart_putchar>:
	}

}

int uart_putchar(char c, FILE *stream)
{
     5e6:	1f 93       	push	r17
     5e8:	18 2f       	mov	r17, r24
    if (c == '\n') uart_putchar('\r', stream);
     5ea:	8a 30       	cpi	r24, 0x0A	; 10
     5ec:	19 f4       	brne	.+6      	; 0x5f4 <uart_putchar+0xe>
     5ee:	8d e0       	ldi	r24, 0x0D	; 13
     5f0:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <uart_putchar>
  
    loop_until_bit_is_set(UCSR0A, UDRE0);
     5f4:	e0 ec       	ldi	r30, 0xC0	; 192
     5f6:	f0 e0       	ldi	r31, 0x00	; 0
     5f8:	80 81       	ld	r24, Z
     5fa:	85 ff       	sbrs	r24, 5
     5fc:	fd cf       	rjmp	.-6      	; 0x5f8 <uart_putchar+0x12>
    UDR0 = c;
     5fe:	10 93 c6 00 	sts	0x00C6, r17
    
    return 0;
}
     602:	80 e0       	ldi	r24, 0x00	; 0
     604:	90 e0       	ldi	r25, 0x00	; 0
     606:	1f 91       	pop	r17
     608:	08 95       	ret

0000060a <uart_getchar>:

uint8_t uart_getchar(void)
{
    while( !(UCSR0A & (1<<RXC0)) );
     60a:	e0 ec       	ldi	r30, 0xC0	; 192
     60c:	f0 e0       	ldi	r31, 0x00	; 0
     60e:	80 81       	ld	r24, Z
     610:	88 23       	and	r24, r24
     612:	ec f7       	brge	.-6      	; 0x60e <uart_getchar+0x4>
    return(UDR0);
     614:	80 91 c6 00 	lds	r24, 0x00C6
}
     618:	08 95       	ret

0000061a <adc_init>:
/* ADC enable, CLK/4 = sampleClk = 1.000/4 MHz 			*/
/********************************************************/
void adc_init(void)
{
	//ADMUX = (REFS1 | REFS0 | ADLAR);				
	ADMUX = 1<<ADLAR; // REFS(1:0) = 00: Vref external
     61a:	80 e2       	ldi	r24, 0x20	; 32
     61c:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN | 1<<ADPS1); // ADPS(2:0) = 010: prescaler div by 4 	 
     620:	82 e8       	ldi	r24, 0x82	; 130
     622:	80 93 7a 00 	sts	0x007A, r24
}
     626:	08 95       	ret

00000628 <read_adc>:
*
* Description	: This function reads the ADC's selected analog input
*						three times and returns the sorted middle sample
***************************************************************** */
unsigned char read_adc(void)
{
     628:	8f 92       	push	r8
     62a:	9f 92       	push	r9
     62c:	af 92       	push	r10
     62e:	bf 92       	push	r11
     630:	cf 92       	push	r12
     632:	df 92       	push	r13
     634:	ef 92       	push	r14
     636:	ff 92       	push	r15
     638:	0f 93       	push	r16
     63a:	1f 93       	push	r17
     63c:	df 93       	push	r29
     63e:	cf 93       	push	r28
     640:	00 d0       	rcall	.+0      	; 0x642 <read_adc+0x1a>
     642:	0f 92       	push	r0
     644:	cd b7       	in	r28, 0x3d	; 61
     646:	de b7       	in	r29, 0x3e	; 62
   unsigned char i = 0, tmp = 0, highbyte[3], replaced, channel;
   
   channel = 7; // set this fixed to channel 7 here
	
	tmp = 0x1F & channel;
	ADMUX = ADMUX & 0xE0;			/* Clear select-bits for analog input */
     648:	ec e7       	ldi	r30, 0x7C	; 124
     64a:	f0 e0       	ldi	r31, 0x00	; 0
     64c:	80 81       	ld	r24, Z
     64e:	80 7e       	andi	r24, 0xE0	; 224
     650:	80 83       	st	Z, r24
	ADMUX = ADMUX | tmp;
     652:	80 81       	ld	r24, Z
     654:	87 60       	ori	r24, 0x07	; 7
     656:	80 83       	st	Z, r24
     658:	00 e0       	ldi	r16, 0x00	; 0
     65a:	10 e0       	ldi	r17, 0x00	; 0
   
   while( i < 3)						/* make 3 samples */
   {  

		if((ADCSRA & (1<<ADSC)) == 0 )		/* Test if A/D conversion done */
     65c:	0f 2e       	mov	r0, r31
     65e:	fa e7       	ldi	r31, 0x7A	; 122
     660:	ef 2e       	mov	r14, r31
     662:	ff 24       	eor	r15, r15
     664:	f0 2d       	mov	r31, r0
		}

   
		while((ADCSRA & (1<<ADSC)) != 0);		/* loop until A/D conversion is done */

		highbyte[i] = ADCH;					/* read high byte of sample */
     666:	0f 2e       	mov	r0, r31
     668:	f9 e7       	ldi	r31, 0x79	; 121
     66a:	8f 2e       	mov	r8, r31
     66c:	99 24       	eor	r9, r9
     66e:	f0 2d       	mov	r31, r0
     670:	5e 01       	movw	r10, r28
     672:	08 94       	sec
     674:	a1 1c       	adc	r10, r1
     676:	b1 1c       	adc	r11, r1
		
		printf("H%i= %u   ", i, highbyte[i]); 
     678:	0f 2e       	mov	r0, r31
     67a:	fb e6       	ldi	r31, 0x6B	; 107
     67c:	cf 2e       	mov	r12, r31
     67e:	f1 e0       	ldi	r31, 0x01	; 1
     680:	df 2e       	mov	r13, r31
     682:	f0 2d       	mov	r31, r0
	ADMUX = ADMUX | tmp;
   
   while( i < 3)						/* make 3 samples */
   {  

		if((ADCSRA & (1<<ADSC)) == 0 )		/* Test if A/D conversion done */
     684:	f7 01       	movw	r30, r14
     686:	80 81       	ld	r24, Z
     688:	86 fd       	sbrc	r24, 6
     68a:	03 c0       	rjmp	.+6      	; 0x692 <read_adc+0x6a>
		{
			ADCSRA = (ADCSRA | (1<<ADSC));		/* start AD conversion */
     68c:	80 81       	ld	r24, Z
     68e:	80 64       	ori	r24, 0x40	; 64
     690:	80 83       	st	Z, r24
		}

   
		while((ADCSRA & (1<<ADSC)) != 0);		/* loop until A/D conversion is done */
     692:	f7 01       	movw	r30, r14
     694:	80 81       	ld	r24, Z
     696:	86 fd       	sbrc	r24, 6
     698:	fc cf       	rjmp	.-8      	; 0x692 <read_adc+0x6a>

		highbyte[i] = ADCH;					/* read high byte of sample */
     69a:	f4 01       	movw	r30, r8
     69c:	80 81       	ld	r24, Z
     69e:	f5 01       	movw	r30, r10
     6a0:	e0 0f       	add	r30, r16
     6a2:	f1 1f       	adc	r31, r17
     6a4:	80 83       	st	Z, r24
		
		printf("H%i= %u   ", i, highbyte[i]); 
     6a6:	00 d0       	rcall	.+0      	; 0x6a8 <read_adc+0x80>
     6a8:	00 d0       	rcall	.+0      	; 0x6aa <read_adc+0x82>
     6aa:	00 d0       	rcall	.+0      	; 0x6ac <read_adc+0x84>
     6ac:	ed b7       	in	r30, 0x3d	; 61
     6ae:	fe b7       	in	r31, 0x3e	; 62
     6b0:	31 96       	adiw	r30, 0x01	; 1
     6b2:	d1 82       	std	Z+1, r13	; 0x01
     6b4:	c0 82       	st	Z, r12
     6b6:	13 83       	std	Z+3, r17	; 0x03
     6b8:	02 83       	std	Z+2, r16	; 0x02
     6ba:	84 83       	std	Z+4, r24	; 0x04
     6bc:	15 82       	std	Z+5, r1	; 0x05
     6be:	0e 94 67 07 	call	0xece	; 0xece <printf>
     6c2:	0f 5f       	subi	r16, 0xFF	; 255
     6c4:	1f 4f       	sbci	r17, 0xFF	; 255
	
	tmp = 0x1F & channel;
	ADMUX = ADMUX & 0xE0;			/* Clear select-bits for analog input */
	ADMUX = ADMUX | tmp;
   
   while( i < 3)						/* make 3 samples */
     6c6:	8d b7       	in	r24, 0x3d	; 61
     6c8:	9e b7       	in	r25, 0x3e	; 62
     6ca:	06 96       	adiw	r24, 0x06	; 6
     6cc:	0f b6       	in	r0, 0x3f	; 63
     6ce:	f8 94       	cli
     6d0:	9e bf       	out	0x3e, r25	; 62
     6d2:	0f be       	out	0x3f, r0	; 63
     6d4:	8d bf       	out	0x3d, r24	; 61
     6d6:	03 30       	cpi	r16, 0x03	; 3
     6d8:	11 05       	cpc	r17, r1
     6da:	a1 f6       	brne	.-88     	; 0x684 <read_adc+0x5c>
     6dc:	20 e0       	ldi	r18, 0x00	; 0
     6de:	30 e0       	ldi	r19, 0x00	; 0
   do							/* bubblesort samples, simple filter to remove extrems */
   {
      replaced = 0;
      for(i = 0; i < 2; i++)
      {
         if (highbyte[i] > highbyte[i+1])
     6e0:	de 01       	movw	r26, r28
     6e2:	11 96       	adiw	r26, 0x01	; 1
         {
            tmp = highbyte[i];
            highbyte[i] = highbyte[i+1];
            highbyte[i+1] = tmp;
     6e4:	01 e0       	ldi	r16, 0x01	; 1
            replaced = 1;
         }
      }
   }
   while (replaced == 1);
     6e6:	10 e0       	ldi	r17, 0x00	; 0
     6e8:	19 c0       	rjmp	.+50     	; 0x71c <read_adc+0xf4>
   do							/* bubblesort samples, simple filter to remove extrems */
   {
      replaced = 0;
      for(i = 0; i < 2; i++)
      {
         if (highbyte[i] > highbyte[i+1])
     6ea:	82 2f       	mov	r24, r18
     6ec:	90 e0       	ldi	r25, 0x00	; 0
     6ee:	fd 01       	movw	r30, r26
     6f0:	e8 0f       	add	r30, r24
     6f2:	f9 1f       	adc	r31, r25
     6f4:	70 81       	ld	r23, Z
     6f6:	ac 01       	movw	r20, r24
     6f8:	4f 5f       	subi	r20, 0xFF	; 255
     6fa:	5f 4f       	sbci	r21, 0xFF	; 255
     6fc:	fd 01       	movw	r30, r26
     6fe:	e4 0f       	add	r30, r20
     700:	f5 1f       	adc	r31, r21
     702:	60 81       	ld	r22, Z
     704:	67 17       	cp	r22, r23
     706:	48 f4       	brcc	.+18     	; 0x71a <read_adc+0xf2>
         {
            tmp = highbyte[i];
            highbyte[i] = highbyte[i+1];
     708:	fd 01       	movw	r30, r26
     70a:	e8 0f       	add	r30, r24
     70c:	f9 1f       	adc	r31, r25
     70e:	60 83       	st	Z, r22
            highbyte[i+1] = tmp;
     710:	fd 01       	movw	r30, r26
     712:	e4 0f       	add	r30, r20
     714:	f5 1f       	adc	r31, r21
     716:	70 83       	st	Z, r23
     718:	30 2f       	mov	r19, r16


   do							/* bubblesort samples, simple filter to remove extrems */
   {
      replaced = 0;
      for(i = 0; i < 2; i++)
     71a:	2f 5f       	subi	r18, 0xFF	; 255
     71c:	22 30       	cpi	r18, 0x02	; 2
     71e:	28 f3       	brcs	.-54     	; 0x6ea <read_adc+0xc2>
            highbyte[i+1] = tmp;
            replaced = 1;
         }
      }
   }
   while (replaced == 1);
     720:	31 30       	cpi	r19, 0x01	; 1
     722:	19 f4       	brne	.+6      	; 0x72a <read_adc+0x102>
     724:	21 2f       	mov	r18, r17
     726:	31 2f       	mov	r19, r17
     728:	f9 cf       	rjmp	.-14     	; 0x71c <read_adc+0xf4>
   
   return (highbyte[1]);			/* return median sample */
}
     72a:	8a 81       	ldd	r24, Y+2	; 0x02
     72c:	0f 90       	pop	r0
     72e:	0f 90       	pop	r0
     730:	0f 90       	pop	r0
     732:	cf 91       	pop	r28
     734:	df 91       	pop	r29
     736:	1f 91       	pop	r17
     738:	0f 91       	pop	r16
     73a:	ff 90       	pop	r15
     73c:	ef 90       	pop	r14
     73e:	df 90       	pop	r13
     740:	cf 90       	pop	r12
     742:	bf 90       	pop	r11
     744:	af 90       	pop	r10
     746:	9f 90       	pop	r9
     748:	8f 90       	pop	r8
     74a:	08 95       	ret

0000074c <pollMsg>:
		
		return 1;
	}
	else*/
		return 0;
}
     74c:	80 e0       	ldi	r24, 0x00	; 0
     74e:	08 95       	ret

00000750 <sendMsg>:

unsigned char sendMsg(int size, char *data_ptr)
{
     750:	ac 01       	movw	r20, r24
	//	UDR1 = header[i];
	//}

//
	// send data
	for (i=0; i < size; i++)
     752:	18 16       	cp	r1, r24
     754:	19 06       	cpc	r1, r25
     756:	14 f0       	brlt	.+4      	; 0x75c <sendMsg+0xc>
     758:	20 e0       	ldi	r18, 0x00	; 0
     75a:	0c c0       	rjmp	.+24     	; 0x774 <sendMsg+0x24>
     75c:	26 2f       	mov	r18, r22
     75e:	37 2f       	mov	r19, r23
     760:	f9 01       	movw	r30, r18
     762:	20 e0       	ldi	r18, 0x00	; 0
////
	//	UDR1 = *(msg.data_ptr);
	//	
	
	// calc chksum, increase data pointer
		chk += *(data_ptr++);
     764:	81 91       	ld	r24, Z+
     766:	28 0f       	add	r18, r24
	//	UDR1 = header[i];
	//}

//
	// send data
	for (i=0; i < size; i++)
     768:	8e 2f       	mov	r24, r30
     76a:	86 1b       	sub	r24, r22
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	84 17       	cp	r24, r20
     770:	95 07       	cpc	r25, r21
     772:	c4 f3       	brlt	.-16     	; 0x764 <sendMsg+0x14>
		chk += *(data_ptr++);
	
	
	}
	
	txData[16] = chk;
     774:	20 93 9e 01 	sts	0x019E, r18
	
	to_tx_mode();
     778:	0e 94 14 05 	call	0xa28	; 0xa28 <to_tx_mode>
	
	// message sent

	return 1;
}
     77c:	81 e0       	ldi	r24, 0x01	; 1
     77e:	08 95       	ret

00000780 <get_packet>:
	//chksum = 0;
	//for(i=0; i<16; i++)
	//	chksum += tx_buf[i];
	//
	//tx_buf[16] = chksum;
}
     780:	08 95       	ret

00000782 <rxdata_SPI>:
	return byte;
}

char rxdata_SPI(void)
{
	SPDR = 0x55;
     782:	85 e5       	ldi	r24, 0x55	; 85
     784:	8e bd       	out	0x2e, r24	; 46
	while((SPSR&0x80) == 0x00)
     786:	ed e4       	ldi	r30, 0x4D	; 77
     788:	f0 e0       	ldi	r31, 0x00	; 0
     78a:	80 81       	ld	r24, Z
     78c:	88 23       	and	r24, r24
     78e:	ec f7       	brge	.-6      	; 0x78a <rxdata_SPI+0x8>
		;

	return SPDR;
     790:	8e b5       	in	r24, 0x2e	; 46
}
     792:	08 95       	ret

00000794 <txdata_SPI>:

void txdata_SPI(char data)
{
	SPDR = data;
     794:	8e bd       	out	0x2e, r24	; 46
	while((SPSR&0x80) == 0x00);
     796:	ed e4       	ldi	r30, 0x4D	; 77
     798:	f0 e0       	ldi	r31, 0x00	; 0
     79a:	80 81       	ld	r24, Z
     79c:	88 23       	and	r24, r24
     79e:	ec f7       	brge	.-6      	; 0x79a <txdata_SPI+0x6>
}
     7a0:	08 95       	ret

000007a2 <read_RFM>:
	delay_ms(1);
	sbi(CSPORT,CS);
}

char read_RFM(uint8_t address)
{
     7a2:	0f 93       	push	r16
     7a4:	1f 93       	push	r17

	char byte;
	
	address &= 0x7F;

	cbi(CSPORT,CS);
     7a6:	02 e2       	ldi	r16, 0x22	; 34
     7a8:	10 e0       	ldi	r17, 0x00	; 0
     7aa:	f8 01       	movw	r30, r16
     7ac:	90 81       	ld	r25, Z
     7ae:	97 7f       	andi	r25, 0xF7	; 247
     7b0:	90 83       	st	Z, r25
	txdata_SPI(address);
     7b2:	8f 77       	andi	r24, 0x7F	; 127
     7b4:	0e 94 ca 03 	call	0x794	; 0x794 <txdata_SPI>
	byte = rxdata_SPI();
     7b8:	0e 94 c1 03 	call	0x782	; 0x782 <rxdata_SPI>
	sbi(CSPORT,CS);
     7bc:	f8 01       	movw	r30, r16
     7be:	90 81       	ld	r25, Z
     7c0:	98 60       	ori	r25, 0x08	; 8
     7c2:	90 83       	st	Z, r25

	return byte;
}
     7c4:	1f 91       	pop	r17
     7c6:	0f 91       	pop	r16
     7c8:	08 95       	ret

000007ca <init_SPI>:
	// make SPI master
	// SCLK idle low
	// sample data on rising edge
	// Fosc/4 is SPI frequency = 2MHz
	//SPCR |= 0b01010000;	// Fosc/4
	SPCR |= 0b01010000;		// Fosc/4 = 250 kHz
     7ca:	ec e4       	ldi	r30, 0x4C	; 76
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	80 81       	ld	r24, Z
     7d0:	80 65       	ori	r24, 0x50	; 80
     7d2:	80 83       	st	Z, r24
}
     7d4:	08 95       	ret

000007d6 <write_RFM>:
}



void write_RFM(uint8_t address, char data)
{
     7d6:	ef 92       	push	r14
     7d8:	ff 92       	push	r15
     7da:	0f 93       	push	r16
     7dc:	1f 93       	push	r17
     7de:	f8 2e       	mov	r15, r24
     7e0:	e6 2e       	mov	r14, r22
	//write any data byte to any single address
	//adds a 0 to the MSB of the address byte (WRITE mode)
	
	address |= 0x80;

	cbi(CSPORT,CS);
     7e2:	02 e2       	ldi	r16, 0x22	; 34
     7e4:	10 e0       	ldi	r17, 0x00	; 0
     7e6:	f8 01       	movw	r30, r16
     7e8:	80 81       	ld	r24, Z
     7ea:	87 7f       	andi	r24, 0xF7	; 247
     7ec:	80 83       	st	Z, r24
	delay_ms(1);
     7ee:	81 e0       	ldi	r24, 0x01	; 1
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	0e 94 dd 00 	call	0x1ba	; 0x1ba <delay_ms>
	txdata_SPI(address);
     7f6:	8f 2d       	mov	r24, r15
     7f8:	80 68       	ori	r24, 0x80	; 128
     7fa:	0e 94 ca 03 	call	0x794	; 0x794 <txdata_SPI>
	delay_ms(1);
     7fe:	81 e0       	ldi	r24, 0x01	; 1
     800:	90 e0       	ldi	r25, 0x00	; 0
     802:	0e 94 dd 00 	call	0x1ba	; 0x1ba <delay_ms>
	txdata_SPI(data);
     806:	8e 2d       	mov	r24, r14
     808:	0e 94 ca 03 	call	0x794	; 0x794 <txdata_SPI>
	delay_ms(1);
     80c:	81 e0       	ldi	r24, 0x01	; 1
     80e:	90 e0       	ldi	r25, 0x00	; 0
     810:	0e 94 dd 00 	call	0x1ba	; 0x1ba <delay_ms>
	sbi(CSPORT,CS);
     814:	f8 01       	movw	r30, r16
     816:	80 81       	ld	r24, Z
     818:	88 60       	ori	r24, 0x08	; 8
     81a:	80 83       	st	Z, r24
}
     81c:	1f 91       	pop	r17
     81e:	0f 91       	pop	r16
     820:	ff 90       	pop	r15
     822:	ef 90       	pop	r14
     824:	08 95       	ret

00000826 <init_RFM22>:



void init_RFM22(void)
{
	write_RFM(INTEN2, 0x00);	// Disable all interrupts
     826:	86 e0       	ldi	r24, 0x06	; 6
     828:	60 e0       	ldi	r22, 0x00	; 0
     82a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(OMFC1, 0x01);		// Set READY mode
     82e:	87 e0       	ldi	r24, 0x07	; 7
     830:	61 e0       	ldi	r22, 0x01	; 1
     832:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x09, 0x7F);		// Cap = 12.5pF
     836:	89 e0       	ldi	r24, 0x09	; 9
     838:	6f e7       	ldi	r22, 0x7F	; 127
     83a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	//write_RFM(0x0A, 0x05);		// Clk output is 2 MHz
	//write_RFM(0x0A, 0x06);		// Clk output is 1 MHz (default)		
	
	write_RFM(0x0B, 0xF4);		// GPIO0 is for RX data output
     83e:	8b e0       	ldi	r24, 0x0B	; 11
     840:	64 ef       	ldi	r22, 0xF4	; 244
     842:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x0C, 0xEF);		// GPIO1 is TX/RX data CLK output
     846:	8c e0       	ldi	r24, 0x0C	; 12
     848:	6f ee       	ldi	r22, 0xEF	; 239
     84a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x0D, 0x00);		// GPIO2 for MCLK output
     84e:	8d e0       	ldi	r24, 0x0D	; 13
     850:	60 e0       	ldi	r22, 0x00	; 0
     852:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x0E, 0x00);		// GPIO port use default value
     856:	8e e0       	ldi	r24, 0x0E	; 14
     858:	60 e0       	ldi	r22, 0x00	; 0
     85a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x0F, 0x70);		// NO ADC used
     85e:	8f e0       	ldi	r24, 0x0F	; 15
     860:	60 e7       	ldi	r22, 0x70	; 112
     862:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x10, 0x00);		// no ADC used
     866:	80 e1       	ldi	r24, 0x10	; 16
     868:	60 e0       	ldi	r22, 0x00	; 0
     86a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x12, 0x00);		// No temp sensor used
     86e:	82 e1       	ldi	r24, 0x12	; 18
     870:	60 e0       	ldi	r22, 0x00	; 0
     872:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x13, 0x00);		// no temp sensor used
     876:	83 e1       	ldi	r24, 0x13	; 19
     878:	60 e0       	ldi	r22, 0x00	; 0
     87a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x70, 0x20);		// No manchester code, no data whiting, data rate < 30Kbps
     87e:	80 e7       	ldi	r24, 0x70	; 112
     880:	60 e2       	ldi	r22, 0x20	; 32
     882:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x1C, 0x1D);		// IF filter bandwidth
     886:	8c e1       	ldi	r24, 0x1C	; 28
     888:	6d e1       	ldi	r22, 0x1D	; 29
     88a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x1D, 0x40);		// AFC Loop
     88e:	8d e1       	ldi	r24, 0x1D	; 29
     890:	60 e4       	ldi	r22, 0x40	; 64
     892:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	//write_RFM(0x1E, 0x0A);	// AFC timing
	
	write_RFM(0x20, 0xA1);		// clock recovery
     896:	80 e2       	ldi	r24, 0x20	; 32
     898:	61 ea       	ldi	r22, 0xA1	; 161
     89a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x21, 0x20);		// clock recovery
     89e:	81 e2       	ldi	r24, 0x21	; 33
     8a0:	60 e2       	ldi	r22, 0x20	; 32
     8a2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x22, 0x4E);		// clock recovery
     8a6:	82 e2       	ldi	r24, 0x22	; 34
     8a8:	6e e4       	ldi	r22, 0x4E	; 78
     8aa:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x23, 0xA5);		// clock recovery
     8ae:	83 e2       	ldi	r24, 0x23	; 35
     8b0:	65 ea       	ldi	r22, 0xA5	; 165
     8b2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x24, 0x00);		// clock recovery timing
     8b6:	84 e2       	ldi	r24, 0x24	; 36
     8b8:	60 e0       	ldi	r22, 0x00	; 0
     8ba:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x25, 0x0A);		// clock recovery timing
     8be:	85 e2       	ldi	r24, 0x25	; 37
     8c0:	6a e0       	ldi	r22, 0x0A	; 10
     8c2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	//write_RFM(0x2A, 0x18);
	write_RFM(0x2C, 0x00);
     8c6:	8c e2       	ldi	r24, 0x2C	; 44
     8c8:	60 e0       	ldi	r22, 0x00	; 0
     8ca:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x2D, 0x00);
     8ce:	8d e2       	ldi	r24, 0x2D	; 45
     8d0:	60 e0       	ldi	r22, 0x00	; 0
     8d2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x2E, 0x00);
     8d6:	8e e2       	ldi	r24, 0x2E	; 46
     8d8:	60 e0       	ldi	r22, 0x00	; 0
     8da:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x6E, 0x27);		// TX data rate 1
     8de:	8e e6       	ldi	r24, 0x6E	; 110
     8e0:	67 e2       	ldi	r22, 0x27	; 39
     8e2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x6F, 0x52);		// TX data rate 0
     8e6:	8f e6       	ldi	r24, 0x6F	; 111
     8e8:	62 e5       	ldi	r22, 0x52	; 82
     8ea:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x30, 0x8C);		// Data access control
     8ee:	80 e3       	ldi	r24, 0x30	; 48
     8f0:	6c e8       	ldi	r22, 0x8C	; 140
     8f2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x32, 0xFF);		// Header control
     8f6:	82 e3       	ldi	r24, 0x32	; 50
     8f8:	6f ef       	ldi	r22, 0xFF	; 255
     8fa:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x33, 0x42);		// Header 3, 2, 1, 0 used for head length, fixed packet length, synchronize word length 3, 2,
     8fe:	83 e3       	ldi	r24, 0x33	; 51
     900:	62 e4       	ldi	r22, 0x42	; 66
     902:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x34, 64);		// 64 nibble = 32 byte preamble
     906:	84 e3       	ldi	r24, 0x34	; 52
     908:	60 e4       	ldi	r22, 0x40	; 64
     90a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x35, 0x20);		// 0x35 need to detect 20bit preamble
     90e:	85 e3       	ldi	r24, 0x35	; 53
     910:	60 e2       	ldi	r22, 0x20	; 32
     912:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x36, 0x2D);		// synchronize word
     916:	86 e3       	ldi	r24, 0x36	; 54
     918:	6d e2       	ldi	r22, 0x2D	; 45
     91a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x37, 0xD4);
     91e:	87 e3       	ldi	r24, 0x37	; 55
     920:	64 ed       	ldi	r22, 0xD4	; 212
     922:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x38, 0x00);
     926:	88 e3       	ldi	r24, 0x38	; 56
     928:	60 e0       	ldi	r22, 0x00	; 0
     92a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x39, 0x00);
     92e:	89 e3       	ldi	r24, 0x39	; 57
     930:	60 e0       	ldi	r22, 0x00	; 0
     932:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x3A, 's');		// set tx header 3
     936:	8a e3       	ldi	r24, 0x3A	; 58
     938:	63 e7       	ldi	r22, 0x73	; 115
     93a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x3B, 'o');		// set tx header 2
     93e:	8b e3       	ldi	r24, 0x3B	; 59
     940:	6f e6       	ldi	r22, 0x6F	; 111
     942:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x3C, 'n');		// set tx header 1
     946:	8c e3       	ldi	r24, 0x3C	; 60
     948:	6e e6       	ldi	r22, 0x6E	; 110
     94a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x3D, 'g');		// set tx header 0
     94e:	8d e3       	ldi	r24, 0x3D	; 61
     950:	67 e6       	ldi	r22, 0x67	; 103
     952:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x3E, 17);		// set packet length to 17 bytes
     956:	8e e3       	ldi	r24, 0x3E	; 62
     958:	61 e1       	ldi	r22, 0x11	; 17
     95a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x3F, 's');		// set rx header
     95e:	8f e3       	ldi	r24, 0x3F	; 63
     960:	63 e7       	ldi	r22, 0x73	; 115
     962:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x40, 'o');
     966:	80 e4       	ldi	r24, 0x40	; 64
     968:	6f e6       	ldi	r22, 0x6F	; 111
     96a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x41, 'n');
     96e:	81 e4       	ldi	r24, 0x41	; 65
     970:	6e e6       	ldi	r22, 0x6E	; 110
     972:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x42, 'g');
     976:	82 e4       	ldi	r24, 0x42	; 66
     978:	67 e6       	ldi	r22, 0x67	; 103
     97a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x43, 0xFF);		// check all bits
     97e:	83 e4       	ldi	r24, 0x43	; 67
     980:	6f ef       	ldi	r22, 0xFF	; 255
     982:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x44, 0xFF);		// Check all bits
     986:	84 e4       	ldi	r24, 0x44	; 68
     988:	6f ef       	ldi	r22, 0xFF	; 255
     98a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x45, 0xFF);		// check all bits
     98e:	85 e4       	ldi	r24, 0x45	; 69
     990:	6f ef       	ldi	r22, 0xFF	; 255
     992:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x46, 0xFF);		// Check all bits
     996:	86 e4       	ldi	r24, 0x46	; 70
     998:	6f ef       	ldi	r22, 0xFF	; 255
     99a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x56, 0x01);
     99e:	86 e5       	ldi	r24, 0x56	; 86
     9a0:	61 e0       	ldi	r22, 0x01	; 1
     9a2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x6D, 0x07);		// Tx power to max
     9a6:	8d e6       	ldi	r24, 0x6D	; 109
     9a8:	67 e0       	ldi	r22, 0x07	; 7
     9aa:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x79, 0x00);		// no frequency hopping
     9ae:	89 e7       	ldi	r24, 0x79	; 121
     9b0:	60 e0       	ldi	r22, 0x00	; 0
     9b2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x7A, 0x00);		// no frequency hopping
     9b6:	8a e7       	ldi	r24, 0x7A	; 122
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x71, 0x22);		// GFSK, fd[8]=0, no invert for TX/RX data, FIFO mode, txclk-->gpio
     9be:	81 e7       	ldi	r24, 0x71	; 113
     9c0:	62 e2       	ldi	r22, 0x22	; 34
     9c2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x72, 0x48);		// Frequency deviation setting to 45K=72*625
     9c6:	82 e7       	ldi	r24, 0x72	; 114
     9c8:	68 e4       	ldi	r22, 0x48	; 72
     9ca:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x73, 0x00);		// No frequency offset
     9ce:	83 e7       	ldi	r24, 0x73	; 115
     9d0:	60 e0       	ldi	r22, 0x00	; 0
     9d2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x74, 0x00);		// No frequency offset
     9d6:	84 e7       	ldi	r24, 0x74	; 116
     9d8:	60 e0       	ldi	r22, 0x00	; 0
     9da:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x75, 0x53);		// frequency set to 434MHz
     9de:	85 e7       	ldi	r24, 0x75	; 117
     9e0:	63 e5       	ldi	r22, 0x53	; 83
     9e2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x76, 0x64);		// frequency set to 434MHz
     9e6:	86 e7       	ldi	r24, 0x76	; 118
     9e8:	64 e6       	ldi	r22, 0x64	; 100
     9ea:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x77, 0x00);		// frequency set to 434Mhz
     9ee:	87 e7       	ldi	r24, 0x77	; 119
     9f0:	60 e0       	ldi	r22, 0x00	; 0
     9f2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x5A, 0x7F);
     9f6:	8a e5       	ldi	r24, 0x5A	; 90
     9f8:	6f e7       	ldi	r22, 0x7F	; 127
     9fa:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x59, 0x40);
     9fe:	89 e5       	ldi	r24, 0x59	; 89
     a00:	60 e4       	ldi	r22, 0x40	; 64
     a02:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x58, 0x80);
     a06:	88 e5       	ldi	r24, 0x58	; 88
     a08:	60 e8       	ldi	r22, 0x80	; 128
     a0a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x6A, 0x0B);
     a0e:	8a e6       	ldi	r24, 0x6A	; 106
     a10:	6b e0       	ldi	r22, 0x0B	; 11
     a12:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x68, 0x04);
     a16:	88 e6       	ldi	r24, 0x68	; 104
     a18:	64 e0       	ldi	r22, 0x04	; 4
     a1a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x1F, 0x03);
     a1e:	8f e1       	ldi	r24, 0x1F	; 31
     a20:	63 e0       	ldi	r22, 0x03	; 3
     a22:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
}
     a26:	08 95       	ret

00000a28 <to_tx_mode>:

void to_tx_mode(void)
{
     a28:	0f 93       	push	r16
     a2a:	1f 93       	push	r17
     a2c:	cf 93       	push	r28
     a2e:	df 93       	push	r29
	unsigned char i;
	
	write_RFM(0x07, 0x01);	// To ready mode
     a30:	87 e0       	ldi	r24, 0x07	; 7
     a32:	61 e0       	ldi	r22, 0x01	; 1
     a34:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	cbi(PORTD, RXANT);
     a38:	eb e2       	ldi	r30, 0x2B	; 43
     a3a:	f0 e0       	ldi	r31, 0x00	; 0
     a3c:	80 81       	ld	r24, Z
     a3e:	8f 7b       	andi	r24, 0xBF	; 191
     a40:	80 83       	st	Z, r24
	sbi(PORTD, TXANT);
     a42:	80 81       	ld	r24, Z
     a44:	80 62       	ori	r24, 0x20	; 32
     a46:	80 83       	st	Z, r24
	delay_ms(50);
     a48:	82 e3       	ldi	r24, 0x32	; 50
     a4a:	90 e0       	ldi	r25, 0x00	; 0
     a4c:	0e 94 dd 00 	call	0x1ba	; 0x1ba <delay_ms>
	
	write_RFM(0x08, 0x03);	// FIFO reset
     a50:	88 e0       	ldi	r24, 0x08	; 8
     a52:	63 e0       	ldi	r22, 0x03	; 3
     a54:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x08, 0x00);	// Clear FIFO
     a58:	88 e0       	ldi	r24, 0x08	; 8
     a5a:	60 e0       	ldi	r22, 0x00	; 0
     a5c:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	write_RFM(0x34, 64);	// preamble = 64nibble
     a60:	84 e3       	ldi	r24, 0x34	; 52
     a62:	60 e4       	ldi	r22, 0x40	; 64
     a64:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x3E, 17);	// packet length = 17bytes
     a68:	8e e3       	ldi	r24, 0x3E	; 62
     a6a:	61 e1       	ldi	r22, 0x11	; 17
     a6c:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
     a70:	ce e8       	ldi	r28, 0x8E	; 142
     a72:	d1 e0       	ldi	r29, 0x01	; 1
	for (i=0; i<=17; i++)
     a74:	00 ea       	ldi	r16, 0xA0	; 160
     a76:	11 e0       	ldi	r17, 0x01	; 1
	{
		write_RFM(0x7F, txData[i]);	// send payload to the FIFO
     a78:	8f e7       	ldi	r24, 0x7F	; 127
     a7a:	69 91       	ld	r22, Y+
     a7c:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	write_RFM(0x08, 0x03);	// FIFO reset
	write_RFM(0x08, 0x00);	// Clear FIFO
	
	write_RFM(0x34, 64);	// preamble = 64nibble
	write_RFM(0x3E, 17);	// packet length = 17bytes
	for (i=0; i<=17; i++)
     a80:	c0 17       	cp	r28, r16
     a82:	d1 07       	cpc	r29, r17
     a84:	c9 f7       	brne	.-14     	; 0xa78 <to_tx_mode+0x50>
	{
		write_RFM(0x7F, txData[i]);	// send payload to the FIFO
	}

	write_RFM(0x05, 0x04);	// enable packet sent interrupt
     a86:	85 e0       	ldi	r24, 0x05	; 5
     a88:	64 e0       	ldi	r22, 0x04	; 4
     a8a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	i = read_RFM(0x03);		// Read Interrupt status1 register
     a8e:	83 e0       	ldi	r24, 0x03	; 3
     a90:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <read_RFM>
	i = read_RFM(0x04);
     a94:	84 e0       	ldi	r24, 0x04	; 4
     a96:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <read_RFM>
	
	write_RFM(0x07, 9);	// Start TX
     a9a:	87 e0       	ldi	r24, 0x07	; 7
     a9c:	69 e0       	ldi	r22, 0x09	; 9
     a9e:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	while ((PIND & (1<<NIRQ)) != 0)
     aa2:	e9 e2       	ldi	r30, 0x29	; 41
     aa4:	f0 e0       	ldi	r31, 0x00	; 0
     aa6:	80 81       	ld	r24, Z
     aa8:	84 fd       	sbrc	r24, 4
     aaa:	fd cf       	rjmp	.-6      	; 0xaa6 <to_tx_mode+0x7e>
		; 	// need to check interrupt here
	
	write_RFM(0x07, 0x01);	// to ready mode
     aac:	87 e0       	ldi	r24, 0x07	; 7
     aae:	61 e0       	ldi	r22, 0x01	; 1
     ab0:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <write_RFM>
	
	cbi(PORTD, RXANT);	// disable all interrupts
     ab4:	eb e2       	ldi	r30, 0x2B	; 43
     ab6:	f0 e0       	ldi	r31, 0x00	; 0
     ab8:	80 81       	ld	r24, Z
     aba:	8f 7b       	andi	r24, 0xBF	; 191
     abc:	80 83       	st	Z, r24
	cbi(PORTD, TXANT);
     abe:	80 81       	ld	r24, Z
     ac0:	8f 7d       	andi	r24, 0xDF	; 223
     ac2:	80 83       	st	Z, r24
}
     ac4:	df 91       	pop	r29
     ac6:	cf 91       	pop	r28
     ac8:	1f 91       	pop	r17
     aca:	0f 91       	pop	r16
     acc:	08 95       	ret

00000ace <checkINT>:

int checkINT(void)
{
int retval = 0;

	if ((PIND & (1<<NIRQ)) == 0)
     ace:	4c 99       	sbic	0x09, 4	; 9
     ad0:	07 c0       	rjmp	.+14     	; 0xae0 <checkINT+0x12>
		printf("INT == 0\n");
     ad2:	86 e7       	ldi	r24, 0x76	; 118
     ad4:	91 e0       	ldi	r25, 0x01	; 1
     ad6:	0e 94 7c 07 	call	0xef8	; 0xef8 <puts>
     ada:	20 e0       	ldi	r18, 0x00	; 0
     adc:	30 e0       	ldi	r19, 0x00	; 0
     ade:	06 c0       	rjmp	.+12     	; 0xaec <checkINT+0x1e>
	else
	{
		printf("INT == 1\n");
     ae0:	8f e7       	ldi	r24, 0x7F	; 127
     ae2:	91 e0       	ldi	r25, 0x01	; 1
     ae4:	0e 94 7c 07 	call	0xef8	; 0xef8 <puts>
     ae8:	21 e0       	ldi	r18, 0x01	; 1
     aea:	30 e0       	ldi	r19, 0x00	; 0
		retval = 1;
	}
	return retval;
}
     aec:	82 2f       	mov	r24, r18
     aee:	93 2f       	mov	r25, r19
     af0:	08 95       	ret

00000af2 <__cmpsf2>:
     af2:	d4 d0       	rcall	.+424    	; 0xc9c <__fp_cmp>
     af4:	08 f4       	brcc	.+2      	; 0xaf8 <__cmpsf2+0x6>
     af6:	81 e0       	ldi	r24, 0x01	; 1
     af8:	08 95       	ret

00000afa <__divsf3>:
     afa:	0c d0       	rcall	.+24     	; 0xb14 <__divsf3x>
     afc:	0a c1       	rjmp	.+532    	; 0xd12 <__fp_round>
     afe:	02 d1       	rcall	.+516    	; 0xd04 <__fp_pscB>
     b00:	40 f0       	brcs	.+16     	; 0xb12 <__divsf3+0x18>
     b02:	f9 d0       	rcall	.+498    	; 0xcf6 <__fp_pscA>
     b04:	30 f0       	brcs	.+12     	; 0xb12 <__divsf3+0x18>
     b06:	21 f4       	brne	.+8      	; 0xb10 <__divsf3+0x16>
     b08:	5f 3f       	cpi	r21, 0xFF	; 255
     b0a:	19 f0       	breq	.+6      	; 0xb12 <__divsf3+0x18>
     b0c:	eb c0       	rjmp	.+470    	; 0xce4 <__fp_inf>
     b0e:	51 11       	cpse	r21, r1
     b10:	34 c1       	rjmp	.+616    	; 0xd7a <__fp_szero>
     b12:	ee c0       	rjmp	.+476    	; 0xcf0 <__fp_nan>

00000b14 <__divsf3x>:
     b14:	0f d1       	rcall	.+542    	; 0xd34 <__fp_split3>
     b16:	98 f3       	brcs	.-26     	; 0xafe <__divsf3+0x4>

00000b18 <__divsf3_pse>:
     b18:	99 23       	and	r25, r25
     b1a:	c9 f3       	breq	.-14     	; 0xb0e <__divsf3+0x14>
     b1c:	55 23       	and	r21, r21
     b1e:	b1 f3       	breq	.-20     	; 0xb0c <__divsf3+0x12>
     b20:	95 1b       	sub	r25, r21
     b22:	55 0b       	sbc	r21, r21
     b24:	bb 27       	eor	r27, r27
     b26:	aa 27       	eor	r26, r26
     b28:	62 17       	cp	r22, r18
     b2a:	73 07       	cpc	r23, r19
     b2c:	84 07       	cpc	r24, r20
     b2e:	38 f0       	brcs	.+14     	; 0xb3e <__divsf3_pse+0x26>
     b30:	9f 5f       	subi	r25, 0xFF	; 255
     b32:	5f 4f       	sbci	r21, 0xFF	; 255
     b34:	22 0f       	add	r18, r18
     b36:	33 1f       	adc	r19, r19
     b38:	44 1f       	adc	r20, r20
     b3a:	aa 1f       	adc	r26, r26
     b3c:	a9 f3       	breq	.-22     	; 0xb28 <__divsf3_pse+0x10>
     b3e:	33 d0       	rcall	.+102    	; 0xba6 <__divsf3_pse+0x8e>
     b40:	0e 2e       	mov	r0, r30
     b42:	3a f0       	brmi	.+14     	; 0xb52 <__divsf3_pse+0x3a>
     b44:	e0 e8       	ldi	r30, 0x80	; 128
     b46:	30 d0       	rcall	.+96     	; 0xba8 <__divsf3_pse+0x90>
     b48:	91 50       	subi	r25, 0x01	; 1
     b4a:	50 40       	sbci	r21, 0x00	; 0
     b4c:	e6 95       	lsr	r30
     b4e:	00 1c       	adc	r0, r0
     b50:	ca f7       	brpl	.-14     	; 0xb44 <__divsf3_pse+0x2c>
     b52:	29 d0       	rcall	.+82     	; 0xba6 <__divsf3_pse+0x8e>
     b54:	fe 2f       	mov	r31, r30
     b56:	27 d0       	rcall	.+78     	; 0xba6 <__divsf3_pse+0x8e>
     b58:	66 0f       	add	r22, r22
     b5a:	77 1f       	adc	r23, r23
     b5c:	88 1f       	adc	r24, r24
     b5e:	bb 1f       	adc	r27, r27
     b60:	26 17       	cp	r18, r22
     b62:	37 07       	cpc	r19, r23
     b64:	48 07       	cpc	r20, r24
     b66:	ab 07       	cpc	r26, r27
     b68:	b0 e8       	ldi	r27, 0x80	; 128
     b6a:	09 f0       	breq	.+2      	; 0xb6e <__divsf3_pse+0x56>
     b6c:	bb 0b       	sbc	r27, r27
     b6e:	80 2d       	mov	r24, r0
     b70:	bf 01       	movw	r22, r30
     b72:	ff 27       	eor	r31, r31
     b74:	93 58       	subi	r25, 0x83	; 131
     b76:	5f 4f       	sbci	r21, 0xFF	; 255
     b78:	2a f0       	brmi	.+10     	; 0xb84 <__divsf3_pse+0x6c>
     b7a:	9e 3f       	cpi	r25, 0xFE	; 254
     b7c:	51 05       	cpc	r21, r1
     b7e:	68 f0       	brcs	.+26     	; 0xb9a <__divsf3_pse+0x82>
     b80:	b1 c0       	rjmp	.+354    	; 0xce4 <__fp_inf>
     b82:	fb c0       	rjmp	.+502    	; 0xd7a <__fp_szero>
     b84:	5f 3f       	cpi	r21, 0xFF	; 255
     b86:	ec f3       	brlt	.-6      	; 0xb82 <__divsf3_pse+0x6a>
     b88:	98 3e       	cpi	r25, 0xE8	; 232
     b8a:	dc f3       	brlt	.-10     	; 0xb82 <__divsf3_pse+0x6a>
     b8c:	86 95       	lsr	r24
     b8e:	77 95       	ror	r23
     b90:	67 95       	ror	r22
     b92:	b7 95       	ror	r27
     b94:	f7 95       	ror	r31
     b96:	9f 5f       	subi	r25, 0xFF	; 255
     b98:	c9 f7       	brne	.-14     	; 0xb8c <__divsf3_pse+0x74>
     b9a:	88 0f       	add	r24, r24
     b9c:	91 1d       	adc	r25, r1
     b9e:	96 95       	lsr	r25
     ba0:	87 95       	ror	r24
     ba2:	97 f9       	bld	r25, 7
     ba4:	08 95       	ret
     ba6:	e1 e0       	ldi	r30, 0x01	; 1
     ba8:	66 0f       	add	r22, r22
     baa:	77 1f       	adc	r23, r23
     bac:	88 1f       	adc	r24, r24
     bae:	bb 1f       	adc	r27, r27
     bb0:	62 17       	cp	r22, r18
     bb2:	73 07       	cpc	r23, r19
     bb4:	84 07       	cpc	r24, r20
     bb6:	ba 07       	cpc	r27, r26
     bb8:	20 f0       	brcs	.+8      	; 0xbc2 <__divsf3_pse+0xaa>
     bba:	62 1b       	sub	r22, r18
     bbc:	73 0b       	sbc	r23, r19
     bbe:	84 0b       	sbc	r24, r20
     bc0:	ba 0b       	sbc	r27, r26
     bc2:	ee 1f       	adc	r30, r30
     bc4:	88 f7       	brcc	.-30     	; 0xba8 <__divsf3_pse+0x90>
     bc6:	e0 95       	com	r30
     bc8:	08 95       	ret

00000bca <__fixunssfsi>:
     bca:	bc d0       	rcall	.+376    	; 0xd44 <__fp_splitA>
     bcc:	88 f0       	brcs	.+34     	; 0xbf0 <__fixunssfsi+0x26>
     bce:	9f 57       	subi	r25, 0x7F	; 127
     bd0:	90 f0       	brcs	.+36     	; 0xbf6 <__fixunssfsi+0x2c>
     bd2:	b9 2f       	mov	r27, r25
     bd4:	99 27       	eor	r25, r25
     bd6:	b7 51       	subi	r27, 0x17	; 23
     bd8:	a0 f0       	brcs	.+40     	; 0xc02 <__fixunssfsi+0x38>
     bda:	d1 f0       	breq	.+52     	; 0xc10 <__fixunssfsi+0x46>
     bdc:	66 0f       	add	r22, r22
     bde:	77 1f       	adc	r23, r23
     be0:	88 1f       	adc	r24, r24
     be2:	99 1f       	adc	r25, r25
     be4:	1a f0       	brmi	.+6      	; 0xbec <__fixunssfsi+0x22>
     be6:	ba 95       	dec	r27
     be8:	c9 f7       	brne	.-14     	; 0xbdc <__fixunssfsi+0x12>
     bea:	12 c0       	rjmp	.+36     	; 0xc10 <__fixunssfsi+0x46>
     bec:	b1 30       	cpi	r27, 0x01	; 1
     bee:	81 f0       	breq	.+32     	; 0xc10 <__fixunssfsi+0x46>
     bf0:	c3 d0       	rcall	.+390    	; 0xd78 <__fp_zero>
     bf2:	b1 e0       	ldi	r27, 0x01	; 1
     bf4:	08 95       	ret
     bf6:	c0 c0       	rjmp	.+384    	; 0xd78 <__fp_zero>
     bf8:	67 2f       	mov	r22, r23
     bfa:	78 2f       	mov	r23, r24
     bfc:	88 27       	eor	r24, r24
     bfe:	b8 5f       	subi	r27, 0xF8	; 248
     c00:	39 f0       	breq	.+14     	; 0xc10 <__fixunssfsi+0x46>
     c02:	b9 3f       	cpi	r27, 0xF9	; 249
     c04:	cc f3       	brlt	.-14     	; 0xbf8 <__fixunssfsi+0x2e>
     c06:	86 95       	lsr	r24
     c08:	77 95       	ror	r23
     c0a:	67 95       	ror	r22
     c0c:	b3 95       	inc	r27
     c0e:	d9 f7       	brne	.-10     	; 0xc06 <__fixunssfsi+0x3c>
     c10:	3e f4       	brtc	.+14     	; 0xc20 <__fixunssfsi+0x56>
     c12:	90 95       	com	r25
     c14:	80 95       	com	r24
     c16:	70 95       	com	r23
     c18:	61 95       	neg	r22
     c1a:	7f 4f       	sbci	r23, 0xFF	; 255
     c1c:	8f 4f       	sbci	r24, 0xFF	; 255
     c1e:	9f 4f       	sbci	r25, 0xFF	; 255
     c20:	08 95       	ret

00000c22 <__floatunsisf>:
     c22:	e8 94       	clt
     c24:	09 c0       	rjmp	.+18     	; 0xc38 <__floatsisf+0x12>

00000c26 <__floatsisf>:
     c26:	97 fb       	bst	r25, 7
     c28:	3e f4       	brtc	.+14     	; 0xc38 <__floatsisf+0x12>
     c2a:	90 95       	com	r25
     c2c:	80 95       	com	r24
     c2e:	70 95       	com	r23
     c30:	61 95       	neg	r22
     c32:	7f 4f       	sbci	r23, 0xFF	; 255
     c34:	8f 4f       	sbci	r24, 0xFF	; 255
     c36:	9f 4f       	sbci	r25, 0xFF	; 255
     c38:	99 23       	and	r25, r25
     c3a:	a9 f0       	breq	.+42     	; 0xc66 <__floatsisf+0x40>
     c3c:	f9 2f       	mov	r31, r25
     c3e:	96 e9       	ldi	r25, 0x96	; 150
     c40:	bb 27       	eor	r27, r27
     c42:	93 95       	inc	r25
     c44:	f6 95       	lsr	r31
     c46:	87 95       	ror	r24
     c48:	77 95       	ror	r23
     c4a:	67 95       	ror	r22
     c4c:	b7 95       	ror	r27
     c4e:	f1 11       	cpse	r31, r1
     c50:	f8 cf       	rjmp	.-16     	; 0xc42 <__floatsisf+0x1c>
     c52:	fa f4       	brpl	.+62     	; 0xc92 <__floatsisf+0x6c>
     c54:	bb 0f       	add	r27, r27
     c56:	11 f4       	brne	.+4      	; 0xc5c <__floatsisf+0x36>
     c58:	60 ff       	sbrs	r22, 0
     c5a:	1b c0       	rjmp	.+54     	; 0xc92 <__floatsisf+0x6c>
     c5c:	6f 5f       	subi	r22, 0xFF	; 255
     c5e:	7f 4f       	sbci	r23, 0xFF	; 255
     c60:	8f 4f       	sbci	r24, 0xFF	; 255
     c62:	9f 4f       	sbci	r25, 0xFF	; 255
     c64:	16 c0       	rjmp	.+44     	; 0xc92 <__floatsisf+0x6c>
     c66:	88 23       	and	r24, r24
     c68:	11 f0       	breq	.+4      	; 0xc6e <__floatsisf+0x48>
     c6a:	96 e9       	ldi	r25, 0x96	; 150
     c6c:	11 c0       	rjmp	.+34     	; 0xc90 <__floatsisf+0x6a>
     c6e:	77 23       	and	r23, r23
     c70:	21 f0       	breq	.+8      	; 0xc7a <__floatsisf+0x54>
     c72:	9e e8       	ldi	r25, 0x8E	; 142
     c74:	87 2f       	mov	r24, r23
     c76:	76 2f       	mov	r23, r22
     c78:	05 c0       	rjmp	.+10     	; 0xc84 <__floatsisf+0x5e>
     c7a:	66 23       	and	r22, r22
     c7c:	71 f0       	breq	.+28     	; 0xc9a <__floatsisf+0x74>
     c7e:	96 e8       	ldi	r25, 0x86	; 134
     c80:	86 2f       	mov	r24, r22
     c82:	70 e0       	ldi	r23, 0x00	; 0
     c84:	60 e0       	ldi	r22, 0x00	; 0
     c86:	2a f0       	brmi	.+10     	; 0xc92 <__floatsisf+0x6c>
     c88:	9a 95       	dec	r25
     c8a:	66 0f       	add	r22, r22
     c8c:	77 1f       	adc	r23, r23
     c8e:	88 1f       	adc	r24, r24
     c90:	da f7       	brpl	.-10     	; 0xc88 <__floatsisf+0x62>
     c92:	88 0f       	add	r24, r24
     c94:	96 95       	lsr	r25
     c96:	87 95       	ror	r24
     c98:	97 f9       	bld	r25, 7
     c9a:	08 95       	ret

00000c9c <__fp_cmp>:
     c9c:	99 0f       	add	r25, r25
     c9e:	00 08       	sbc	r0, r0
     ca0:	55 0f       	add	r21, r21
     ca2:	aa 0b       	sbc	r26, r26
     ca4:	e0 e8       	ldi	r30, 0x80	; 128
     ca6:	fe ef       	ldi	r31, 0xFE	; 254
     ca8:	16 16       	cp	r1, r22
     caa:	17 06       	cpc	r1, r23
     cac:	e8 07       	cpc	r30, r24
     cae:	f9 07       	cpc	r31, r25
     cb0:	c0 f0       	brcs	.+48     	; 0xce2 <__fp_cmp+0x46>
     cb2:	12 16       	cp	r1, r18
     cb4:	13 06       	cpc	r1, r19
     cb6:	e4 07       	cpc	r30, r20
     cb8:	f5 07       	cpc	r31, r21
     cba:	98 f0       	brcs	.+38     	; 0xce2 <__fp_cmp+0x46>
     cbc:	62 1b       	sub	r22, r18
     cbe:	73 0b       	sbc	r23, r19
     cc0:	84 0b       	sbc	r24, r20
     cc2:	95 0b       	sbc	r25, r21
     cc4:	39 f4       	brne	.+14     	; 0xcd4 <__fp_cmp+0x38>
     cc6:	0a 26       	eor	r0, r26
     cc8:	61 f0       	breq	.+24     	; 0xce2 <__fp_cmp+0x46>
     cca:	23 2b       	or	r18, r19
     ccc:	24 2b       	or	r18, r20
     cce:	25 2b       	or	r18, r21
     cd0:	21 f4       	brne	.+8      	; 0xcda <__fp_cmp+0x3e>
     cd2:	08 95       	ret
     cd4:	0a 26       	eor	r0, r26
     cd6:	09 f4       	brne	.+2      	; 0xcda <__fp_cmp+0x3e>
     cd8:	a1 40       	sbci	r26, 0x01	; 1
     cda:	a6 95       	lsr	r26
     cdc:	8f ef       	ldi	r24, 0xFF	; 255
     cde:	81 1d       	adc	r24, r1
     ce0:	81 1d       	adc	r24, r1
     ce2:	08 95       	ret

00000ce4 <__fp_inf>:
     ce4:	97 f9       	bld	r25, 7
     ce6:	9f 67       	ori	r25, 0x7F	; 127
     ce8:	80 e8       	ldi	r24, 0x80	; 128
     cea:	70 e0       	ldi	r23, 0x00	; 0
     cec:	60 e0       	ldi	r22, 0x00	; 0
     cee:	08 95       	ret

00000cf0 <__fp_nan>:
     cf0:	9f ef       	ldi	r25, 0xFF	; 255
     cf2:	80 ec       	ldi	r24, 0xC0	; 192
     cf4:	08 95       	ret

00000cf6 <__fp_pscA>:
     cf6:	00 24       	eor	r0, r0
     cf8:	0a 94       	dec	r0
     cfa:	16 16       	cp	r1, r22
     cfc:	17 06       	cpc	r1, r23
     cfe:	18 06       	cpc	r1, r24
     d00:	09 06       	cpc	r0, r25
     d02:	08 95       	ret

00000d04 <__fp_pscB>:
     d04:	00 24       	eor	r0, r0
     d06:	0a 94       	dec	r0
     d08:	12 16       	cp	r1, r18
     d0a:	13 06       	cpc	r1, r19
     d0c:	14 06       	cpc	r1, r20
     d0e:	05 06       	cpc	r0, r21
     d10:	08 95       	ret

00000d12 <__fp_round>:
     d12:	09 2e       	mov	r0, r25
     d14:	03 94       	inc	r0
     d16:	00 0c       	add	r0, r0
     d18:	11 f4       	brne	.+4      	; 0xd1e <__fp_round+0xc>
     d1a:	88 23       	and	r24, r24
     d1c:	52 f0       	brmi	.+20     	; 0xd32 <__fp_round+0x20>
     d1e:	bb 0f       	add	r27, r27
     d20:	40 f4       	brcc	.+16     	; 0xd32 <__fp_round+0x20>
     d22:	bf 2b       	or	r27, r31
     d24:	11 f4       	brne	.+4      	; 0xd2a <__fp_round+0x18>
     d26:	60 ff       	sbrs	r22, 0
     d28:	04 c0       	rjmp	.+8      	; 0xd32 <__fp_round+0x20>
     d2a:	6f 5f       	subi	r22, 0xFF	; 255
     d2c:	7f 4f       	sbci	r23, 0xFF	; 255
     d2e:	8f 4f       	sbci	r24, 0xFF	; 255
     d30:	9f 4f       	sbci	r25, 0xFF	; 255
     d32:	08 95       	ret

00000d34 <__fp_split3>:
     d34:	57 fd       	sbrc	r21, 7
     d36:	90 58       	subi	r25, 0x80	; 128
     d38:	44 0f       	add	r20, r20
     d3a:	55 1f       	adc	r21, r21
     d3c:	59 f0       	breq	.+22     	; 0xd54 <__fp_splitA+0x10>
     d3e:	5f 3f       	cpi	r21, 0xFF	; 255
     d40:	71 f0       	breq	.+28     	; 0xd5e <__fp_splitA+0x1a>
     d42:	47 95       	ror	r20

00000d44 <__fp_splitA>:
     d44:	88 0f       	add	r24, r24
     d46:	97 fb       	bst	r25, 7
     d48:	99 1f       	adc	r25, r25
     d4a:	61 f0       	breq	.+24     	; 0xd64 <__fp_splitA+0x20>
     d4c:	9f 3f       	cpi	r25, 0xFF	; 255
     d4e:	79 f0       	breq	.+30     	; 0xd6e <__fp_splitA+0x2a>
     d50:	87 95       	ror	r24
     d52:	08 95       	ret
     d54:	12 16       	cp	r1, r18
     d56:	13 06       	cpc	r1, r19
     d58:	14 06       	cpc	r1, r20
     d5a:	55 1f       	adc	r21, r21
     d5c:	f2 cf       	rjmp	.-28     	; 0xd42 <__fp_split3+0xe>
     d5e:	46 95       	lsr	r20
     d60:	f1 df       	rcall	.-30     	; 0xd44 <__fp_splitA>
     d62:	08 c0       	rjmp	.+16     	; 0xd74 <__fp_splitA+0x30>
     d64:	16 16       	cp	r1, r22
     d66:	17 06       	cpc	r1, r23
     d68:	18 06       	cpc	r1, r24
     d6a:	99 1f       	adc	r25, r25
     d6c:	f1 cf       	rjmp	.-30     	; 0xd50 <__fp_splitA+0xc>
     d6e:	86 95       	lsr	r24
     d70:	71 05       	cpc	r23, r1
     d72:	61 05       	cpc	r22, r1
     d74:	08 94       	sec
     d76:	08 95       	ret

00000d78 <__fp_zero>:
     d78:	e8 94       	clt

00000d7a <__fp_szero>:
     d7a:	bb 27       	eor	r27, r27
     d7c:	66 27       	eor	r22, r22
     d7e:	77 27       	eor	r23, r23
     d80:	cb 01       	movw	r24, r22
     d82:	97 f9       	bld	r25, 7
     d84:	08 95       	ret

00000d86 <__gesf2>:
     d86:	8a df       	rcall	.-236    	; 0xc9c <__fp_cmp>
     d88:	08 f4       	brcc	.+2      	; 0xd8c <__gesf2+0x6>
     d8a:	8f ef       	ldi	r24, 0xFF	; 255
     d8c:	08 95       	ret

00000d8e <__mulsf3>:
     d8e:	0b d0       	rcall	.+22     	; 0xda6 <__mulsf3x>
     d90:	c0 cf       	rjmp	.-128    	; 0xd12 <__fp_round>
     d92:	b1 df       	rcall	.-158    	; 0xcf6 <__fp_pscA>
     d94:	28 f0       	brcs	.+10     	; 0xda0 <__mulsf3+0x12>
     d96:	b6 df       	rcall	.-148    	; 0xd04 <__fp_pscB>
     d98:	18 f0       	brcs	.+6      	; 0xda0 <__mulsf3+0x12>
     d9a:	95 23       	and	r25, r21
     d9c:	09 f0       	breq	.+2      	; 0xda0 <__mulsf3+0x12>
     d9e:	a2 cf       	rjmp	.-188    	; 0xce4 <__fp_inf>
     da0:	a7 cf       	rjmp	.-178    	; 0xcf0 <__fp_nan>
     da2:	11 24       	eor	r1, r1
     da4:	ea cf       	rjmp	.-44     	; 0xd7a <__fp_szero>

00000da6 <__mulsf3x>:
     da6:	c6 df       	rcall	.-116    	; 0xd34 <__fp_split3>
     da8:	a0 f3       	brcs	.-24     	; 0xd92 <__mulsf3+0x4>

00000daa <__mulsf3_pse>:
     daa:	95 9f       	mul	r25, r21
     dac:	d1 f3       	breq	.-12     	; 0xda2 <__mulsf3+0x14>
     dae:	95 0f       	add	r25, r21
     db0:	50 e0       	ldi	r21, 0x00	; 0
     db2:	55 1f       	adc	r21, r21
     db4:	62 9f       	mul	r22, r18
     db6:	f0 01       	movw	r30, r0
     db8:	72 9f       	mul	r23, r18
     dba:	bb 27       	eor	r27, r27
     dbc:	f0 0d       	add	r31, r0
     dbe:	b1 1d       	adc	r27, r1
     dc0:	63 9f       	mul	r22, r19
     dc2:	aa 27       	eor	r26, r26
     dc4:	f0 0d       	add	r31, r0
     dc6:	b1 1d       	adc	r27, r1
     dc8:	aa 1f       	adc	r26, r26
     dca:	64 9f       	mul	r22, r20
     dcc:	66 27       	eor	r22, r22
     dce:	b0 0d       	add	r27, r0
     dd0:	a1 1d       	adc	r26, r1
     dd2:	66 1f       	adc	r22, r22
     dd4:	82 9f       	mul	r24, r18
     dd6:	22 27       	eor	r18, r18
     dd8:	b0 0d       	add	r27, r0
     dda:	a1 1d       	adc	r26, r1
     ddc:	62 1f       	adc	r22, r18
     dde:	73 9f       	mul	r23, r19
     de0:	b0 0d       	add	r27, r0
     de2:	a1 1d       	adc	r26, r1
     de4:	62 1f       	adc	r22, r18
     de6:	83 9f       	mul	r24, r19
     de8:	a0 0d       	add	r26, r0
     dea:	61 1d       	adc	r22, r1
     dec:	22 1f       	adc	r18, r18
     dee:	74 9f       	mul	r23, r20
     df0:	33 27       	eor	r19, r19
     df2:	a0 0d       	add	r26, r0
     df4:	61 1d       	adc	r22, r1
     df6:	23 1f       	adc	r18, r19
     df8:	84 9f       	mul	r24, r20
     dfa:	60 0d       	add	r22, r0
     dfc:	21 1d       	adc	r18, r1
     dfe:	82 2f       	mov	r24, r18
     e00:	76 2f       	mov	r23, r22
     e02:	6a 2f       	mov	r22, r26
     e04:	11 24       	eor	r1, r1
     e06:	9f 57       	subi	r25, 0x7F	; 127
     e08:	50 40       	sbci	r21, 0x00	; 0
     e0a:	8a f0       	brmi	.+34     	; 0xe2e <__mulsf3_pse+0x84>
     e0c:	e1 f0       	breq	.+56     	; 0xe46 <__mulsf3_pse+0x9c>
     e0e:	88 23       	and	r24, r24
     e10:	4a f0       	brmi	.+18     	; 0xe24 <__mulsf3_pse+0x7a>
     e12:	ee 0f       	add	r30, r30
     e14:	ff 1f       	adc	r31, r31
     e16:	bb 1f       	adc	r27, r27
     e18:	66 1f       	adc	r22, r22
     e1a:	77 1f       	adc	r23, r23
     e1c:	88 1f       	adc	r24, r24
     e1e:	91 50       	subi	r25, 0x01	; 1
     e20:	50 40       	sbci	r21, 0x00	; 0
     e22:	a9 f7       	brne	.-22     	; 0xe0e <__mulsf3_pse+0x64>
     e24:	9e 3f       	cpi	r25, 0xFE	; 254
     e26:	51 05       	cpc	r21, r1
     e28:	70 f0       	brcs	.+28     	; 0xe46 <__mulsf3_pse+0x9c>
     e2a:	5c cf       	rjmp	.-328    	; 0xce4 <__fp_inf>
     e2c:	a6 cf       	rjmp	.-180    	; 0xd7a <__fp_szero>
     e2e:	5f 3f       	cpi	r21, 0xFF	; 255
     e30:	ec f3       	brlt	.-6      	; 0xe2c <__mulsf3_pse+0x82>
     e32:	98 3e       	cpi	r25, 0xE8	; 232
     e34:	dc f3       	brlt	.-10     	; 0xe2c <__mulsf3_pse+0x82>
     e36:	86 95       	lsr	r24
     e38:	77 95       	ror	r23
     e3a:	67 95       	ror	r22
     e3c:	b7 95       	ror	r27
     e3e:	f7 95       	ror	r31
     e40:	e7 95       	ror	r30
     e42:	9f 5f       	subi	r25, 0xFF	; 255
     e44:	c1 f7       	brne	.-16     	; 0xe36 <__mulsf3_pse+0x8c>
     e46:	fe 2b       	or	r31, r30
     e48:	88 0f       	add	r24, r24
     e4a:	91 1d       	adc	r25, r1
     e4c:	96 95       	lsr	r25
     e4e:	87 95       	ror	r24
     e50:	97 f9       	bld	r25, 7
     e52:	08 95       	ret

00000e54 <__divmodsi4>:
     e54:	97 fb       	bst	r25, 7
     e56:	09 2e       	mov	r0, r25
     e58:	05 26       	eor	r0, r21
     e5a:	0e d0       	rcall	.+28     	; 0xe78 <__divmodsi4_neg1>
     e5c:	57 fd       	sbrc	r21, 7
     e5e:	04 d0       	rcall	.+8      	; 0xe68 <__divmodsi4_neg2>
     e60:	14 d0       	rcall	.+40     	; 0xe8a <__udivmodsi4>
     e62:	0a d0       	rcall	.+20     	; 0xe78 <__divmodsi4_neg1>
     e64:	00 1c       	adc	r0, r0
     e66:	38 f4       	brcc	.+14     	; 0xe76 <__divmodsi4_exit>

00000e68 <__divmodsi4_neg2>:
     e68:	50 95       	com	r21
     e6a:	40 95       	com	r20
     e6c:	30 95       	com	r19
     e6e:	21 95       	neg	r18
     e70:	3f 4f       	sbci	r19, 0xFF	; 255
     e72:	4f 4f       	sbci	r20, 0xFF	; 255
     e74:	5f 4f       	sbci	r21, 0xFF	; 255

00000e76 <__divmodsi4_exit>:
     e76:	08 95       	ret

00000e78 <__divmodsi4_neg1>:
     e78:	f6 f7       	brtc	.-4      	; 0xe76 <__divmodsi4_exit>
     e7a:	90 95       	com	r25
     e7c:	80 95       	com	r24
     e7e:	70 95       	com	r23
     e80:	61 95       	neg	r22
     e82:	7f 4f       	sbci	r23, 0xFF	; 255
     e84:	8f 4f       	sbci	r24, 0xFF	; 255
     e86:	9f 4f       	sbci	r25, 0xFF	; 255
     e88:	08 95       	ret

00000e8a <__udivmodsi4>:
     e8a:	a1 e2       	ldi	r26, 0x21	; 33
     e8c:	1a 2e       	mov	r1, r26
     e8e:	aa 1b       	sub	r26, r26
     e90:	bb 1b       	sub	r27, r27
     e92:	fd 01       	movw	r30, r26
     e94:	0d c0       	rjmp	.+26     	; 0xeb0 <__udivmodsi4_ep>

00000e96 <__udivmodsi4_loop>:
     e96:	aa 1f       	adc	r26, r26
     e98:	bb 1f       	adc	r27, r27
     e9a:	ee 1f       	adc	r30, r30
     e9c:	ff 1f       	adc	r31, r31
     e9e:	a2 17       	cp	r26, r18
     ea0:	b3 07       	cpc	r27, r19
     ea2:	e4 07       	cpc	r30, r20
     ea4:	f5 07       	cpc	r31, r21
     ea6:	20 f0       	brcs	.+8      	; 0xeb0 <__udivmodsi4_ep>
     ea8:	a2 1b       	sub	r26, r18
     eaa:	b3 0b       	sbc	r27, r19
     eac:	e4 0b       	sbc	r30, r20
     eae:	f5 0b       	sbc	r31, r21

00000eb0 <__udivmodsi4_ep>:
     eb0:	66 1f       	adc	r22, r22
     eb2:	77 1f       	adc	r23, r23
     eb4:	88 1f       	adc	r24, r24
     eb6:	99 1f       	adc	r25, r25
     eb8:	1a 94       	dec	r1
     eba:	69 f7       	brne	.-38     	; 0xe96 <__udivmodsi4_loop>
     ebc:	60 95       	com	r22
     ebe:	70 95       	com	r23
     ec0:	80 95       	com	r24
     ec2:	90 95       	com	r25
     ec4:	9b 01       	movw	r18, r22
     ec6:	ac 01       	movw	r20, r24
     ec8:	bd 01       	movw	r22, r26
     eca:	cf 01       	movw	r24, r30
     ecc:	08 95       	ret

00000ece <printf>:
     ece:	a0 e0       	ldi	r26, 0x00	; 0
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	ed e6       	ldi	r30, 0x6D	; 109
     ed4:	f7 e0       	ldi	r31, 0x07	; 7
     ed6:	0c 94 3e 0a 	jmp	0x147c	; 0x147c <__prologue_saves__+0x20>
     eda:	fe 01       	movw	r30, r28
     edc:	35 96       	adiw	r30, 0x05	; 5
     ede:	61 91       	ld	r22, Z+
     ee0:	71 91       	ld	r23, Z+
     ee2:	80 91 b4 01 	lds	r24, 0x01B4
     ee6:	90 91 b5 01 	lds	r25, 0x01B5
     eea:	af 01       	movw	r20, r30
     eec:	0e 94 b1 07 	call	0xf62	; 0xf62 <vfprintf>
     ef0:	20 96       	adiw	r28, 0x00	; 0
     ef2:	e2 e0       	ldi	r30, 0x02	; 2
     ef4:	0c 94 5a 0a 	jmp	0x14b4	; 0x14b4 <__epilogue_restores__+0x20>

00000ef8 <puts>:
     ef8:	0f 93       	push	r16
     efa:	1f 93       	push	r17
     efc:	cf 93       	push	r28
     efe:	df 93       	push	r29
     f00:	8c 01       	movw	r16, r24
     f02:	e0 91 b4 01 	lds	r30, 0x01B4
     f06:	f0 91 b5 01 	lds	r31, 0x01B5
     f0a:	83 81       	ldd	r24, Z+3	; 0x03
     f0c:	81 ff       	sbrs	r24, 1
     f0e:	21 c0       	rjmp	.+66     	; 0xf52 <puts+0x5a>
     f10:	c0 e0       	ldi	r28, 0x00	; 0
     f12:	d0 e0       	ldi	r29, 0x00	; 0
     f14:	0d c0       	rjmp	.+26     	; 0xf30 <puts+0x38>
     f16:	e0 91 b4 01 	lds	r30, 0x01B4
     f1a:	f0 91 b5 01 	lds	r31, 0x01B5
     f1e:	20 85       	ldd	r18, Z+8	; 0x08
     f20:	31 85       	ldd	r19, Z+9	; 0x09
     f22:	bf 01       	movw	r22, r30
     f24:	f9 01       	movw	r30, r18
     f26:	09 95       	icall
     f28:	89 2b       	or	r24, r25
     f2a:	11 f0       	breq	.+4      	; 0xf30 <puts+0x38>
     f2c:	cf ef       	ldi	r28, 0xFF	; 255
     f2e:	df ef       	ldi	r29, 0xFF	; 255
     f30:	f8 01       	movw	r30, r16
     f32:	81 91       	ld	r24, Z+
     f34:	8f 01       	movw	r16, r30
     f36:	88 23       	and	r24, r24
     f38:	71 f7       	brne	.-36     	; 0xf16 <puts+0x1e>
     f3a:	e0 91 b4 01 	lds	r30, 0x01B4
     f3e:	f0 91 b5 01 	lds	r31, 0x01B5
     f42:	20 85       	ldd	r18, Z+8	; 0x08
     f44:	31 85       	ldd	r19, Z+9	; 0x09
     f46:	8a e0       	ldi	r24, 0x0A	; 10
     f48:	bf 01       	movw	r22, r30
     f4a:	f9 01       	movw	r30, r18
     f4c:	09 95       	icall
     f4e:	89 2b       	or	r24, r25
     f50:	11 f0       	breq	.+4      	; 0xf56 <puts+0x5e>
     f52:	cf ef       	ldi	r28, 0xFF	; 255
     f54:	df ef       	ldi	r29, 0xFF	; 255
     f56:	ce 01       	movw	r24, r28
     f58:	df 91       	pop	r29
     f5a:	cf 91       	pop	r28
     f5c:	1f 91       	pop	r17
     f5e:	0f 91       	pop	r16
     f60:	08 95       	ret

00000f62 <vfprintf>:
     f62:	ab e0       	ldi	r26, 0x0B	; 11
     f64:	b0 e0       	ldi	r27, 0x00	; 0
     f66:	e7 eb       	ldi	r30, 0xB7	; 183
     f68:	f7 e0       	ldi	r31, 0x07	; 7
     f6a:	0c 94 2e 0a 	jmp	0x145c	; 0x145c <__prologue_saves__>
     f6e:	3c 01       	movw	r6, r24
     f70:	2b 01       	movw	r4, r22
     f72:	5a 01       	movw	r10, r20
     f74:	fc 01       	movw	r30, r24
     f76:	17 82       	std	Z+7, r1	; 0x07
     f78:	16 82       	std	Z+6, r1	; 0x06
     f7a:	83 81       	ldd	r24, Z+3	; 0x03
     f7c:	81 fd       	sbrc	r24, 1
     f7e:	03 c0       	rjmp	.+6      	; 0xf86 <vfprintf+0x24>
     f80:	6f ef       	ldi	r22, 0xFF	; 255
     f82:	7f ef       	ldi	r23, 0xFF	; 255
     f84:	c6 c1       	rjmp	.+908    	; 0x1312 <__stack+0x213>
     f86:	9a e0       	ldi	r25, 0x0A	; 10
     f88:	89 2e       	mov	r8, r25
     f8a:	1e 01       	movw	r2, r28
     f8c:	08 94       	sec
     f8e:	21 1c       	adc	r2, r1
     f90:	31 1c       	adc	r3, r1
     f92:	f3 01       	movw	r30, r6
     f94:	23 81       	ldd	r18, Z+3	; 0x03
     f96:	f2 01       	movw	r30, r4
     f98:	23 fd       	sbrc	r18, 3
     f9a:	85 91       	lpm	r24, Z+
     f9c:	23 ff       	sbrs	r18, 3
     f9e:	81 91       	ld	r24, Z+
     fa0:	2f 01       	movw	r4, r30
     fa2:	88 23       	and	r24, r24
     fa4:	09 f4       	brne	.+2      	; 0xfa8 <vfprintf+0x46>
     fa6:	b2 c1       	rjmp	.+868    	; 0x130c <__stack+0x20d>
     fa8:	85 32       	cpi	r24, 0x25	; 37
     faa:	39 f4       	brne	.+14     	; 0xfba <vfprintf+0x58>
     fac:	23 fd       	sbrc	r18, 3
     fae:	85 91       	lpm	r24, Z+
     fb0:	23 ff       	sbrs	r18, 3
     fb2:	81 91       	ld	r24, Z+
     fb4:	2f 01       	movw	r4, r30
     fb6:	85 32       	cpi	r24, 0x25	; 37
     fb8:	29 f4       	brne	.+10     	; 0xfc4 <vfprintf+0x62>
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	b3 01       	movw	r22, r6
     fbe:	0e 94 a4 09 	call	0x1348	; 0x1348 <fputc>
     fc2:	e7 cf       	rjmp	.-50     	; 0xf92 <vfprintf+0x30>
     fc4:	98 2f       	mov	r25, r24
     fc6:	ff 24       	eor	r15, r15
     fc8:	ee 24       	eor	r14, r14
     fca:	99 24       	eor	r9, r9
     fcc:	ff e1       	ldi	r31, 0x1F	; 31
     fce:	ff 15       	cp	r31, r15
     fd0:	d0 f0       	brcs	.+52     	; 0x1006 <vfprintf+0xa4>
     fd2:	9b 32       	cpi	r25, 0x2B	; 43
     fd4:	69 f0       	breq	.+26     	; 0xff0 <vfprintf+0x8e>
     fd6:	9c 32       	cpi	r25, 0x2C	; 44
     fd8:	28 f4       	brcc	.+10     	; 0xfe4 <vfprintf+0x82>
     fda:	90 32       	cpi	r25, 0x20	; 32
     fdc:	59 f0       	breq	.+22     	; 0xff4 <vfprintf+0x92>
     fde:	93 32       	cpi	r25, 0x23	; 35
     fe0:	91 f4       	brne	.+36     	; 0x1006 <vfprintf+0xa4>
     fe2:	0e c0       	rjmp	.+28     	; 0x1000 <vfprintf+0x9e>
     fe4:	9d 32       	cpi	r25, 0x2D	; 45
     fe6:	49 f0       	breq	.+18     	; 0xffa <vfprintf+0x98>
     fe8:	90 33       	cpi	r25, 0x30	; 48
     fea:	69 f4       	brne	.+26     	; 0x1006 <vfprintf+0xa4>
     fec:	41 e0       	ldi	r20, 0x01	; 1
     fee:	24 c0       	rjmp	.+72     	; 0x1038 <vfprintf+0xd6>
     ff0:	52 e0       	ldi	r21, 0x02	; 2
     ff2:	f5 2a       	or	r15, r21
     ff4:	84 e0       	ldi	r24, 0x04	; 4
     ff6:	f8 2a       	or	r15, r24
     ff8:	28 c0       	rjmp	.+80     	; 0x104a <vfprintf+0xe8>
     ffa:	98 e0       	ldi	r25, 0x08	; 8
     ffc:	f9 2a       	or	r15, r25
     ffe:	25 c0       	rjmp	.+74     	; 0x104a <vfprintf+0xe8>
    1000:	e0 e1       	ldi	r30, 0x10	; 16
    1002:	fe 2a       	or	r15, r30
    1004:	22 c0       	rjmp	.+68     	; 0x104a <vfprintf+0xe8>
    1006:	f7 fc       	sbrc	r15, 7
    1008:	29 c0       	rjmp	.+82     	; 0x105c <vfprintf+0xfa>
    100a:	89 2f       	mov	r24, r25
    100c:	80 53       	subi	r24, 0x30	; 48
    100e:	8a 30       	cpi	r24, 0x0A	; 10
    1010:	70 f4       	brcc	.+28     	; 0x102e <vfprintf+0xcc>
    1012:	f6 fe       	sbrs	r15, 6
    1014:	05 c0       	rjmp	.+10     	; 0x1020 <vfprintf+0xbe>
    1016:	98 9c       	mul	r9, r8
    1018:	90 2c       	mov	r9, r0
    101a:	11 24       	eor	r1, r1
    101c:	98 0e       	add	r9, r24
    101e:	15 c0       	rjmp	.+42     	; 0x104a <vfprintf+0xe8>
    1020:	e8 9c       	mul	r14, r8
    1022:	e0 2c       	mov	r14, r0
    1024:	11 24       	eor	r1, r1
    1026:	e8 0e       	add	r14, r24
    1028:	f0 e2       	ldi	r31, 0x20	; 32
    102a:	ff 2a       	or	r15, r31
    102c:	0e c0       	rjmp	.+28     	; 0x104a <vfprintf+0xe8>
    102e:	9e 32       	cpi	r25, 0x2E	; 46
    1030:	29 f4       	brne	.+10     	; 0x103c <vfprintf+0xda>
    1032:	f6 fc       	sbrc	r15, 6
    1034:	6b c1       	rjmp	.+726    	; 0x130c <__stack+0x20d>
    1036:	40 e4       	ldi	r20, 0x40	; 64
    1038:	f4 2a       	or	r15, r20
    103a:	07 c0       	rjmp	.+14     	; 0x104a <vfprintf+0xe8>
    103c:	9c 36       	cpi	r25, 0x6C	; 108
    103e:	19 f4       	brne	.+6      	; 0x1046 <vfprintf+0xe4>
    1040:	50 e8       	ldi	r21, 0x80	; 128
    1042:	f5 2a       	or	r15, r21
    1044:	02 c0       	rjmp	.+4      	; 0x104a <vfprintf+0xe8>
    1046:	98 36       	cpi	r25, 0x68	; 104
    1048:	49 f4       	brne	.+18     	; 0x105c <vfprintf+0xfa>
    104a:	f2 01       	movw	r30, r4
    104c:	23 fd       	sbrc	r18, 3
    104e:	95 91       	lpm	r25, Z+
    1050:	23 ff       	sbrs	r18, 3
    1052:	91 91       	ld	r25, Z+
    1054:	2f 01       	movw	r4, r30
    1056:	99 23       	and	r25, r25
    1058:	09 f0       	breq	.+2      	; 0x105c <vfprintf+0xfa>
    105a:	b8 cf       	rjmp	.-144    	; 0xfcc <vfprintf+0x6a>
    105c:	89 2f       	mov	r24, r25
    105e:	85 54       	subi	r24, 0x45	; 69
    1060:	83 30       	cpi	r24, 0x03	; 3
    1062:	18 f0       	brcs	.+6      	; 0x106a <vfprintf+0x108>
    1064:	80 52       	subi	r24, 0x20	; 32
    1066:	83 30       	cpi	r24, 0x03	; 3
    1068:	38 f4       	brcc	.+14     	; 0x1078 <vfprintf+0x116>
    106a:	44 e0       	ldi	r20, 0x04	; 4
    106c:	50 e0       	ldi	r21, 0x00	; 0
    106e:	a4 0e       	add	r10, r20
    1070:	b5 1e       	adc	r11, r21
    1072:	5f e3       	ldi	r21, 0x3F	; 63
    1074:	59 83       	std	Y+1, r21	; 0x01
    1076:	0f c0       	rjmp	.+30     	; 0x1096 <vfprintf+0x134>
    1078:	93 36       	cpi	r25, 0x63	; 99
    107a:	31 f0       	breq	.+12     	; 0x1088 <vfprintf+0x126>
    107c:	93 37       	cpi	r25, 0x73	; 115
    107e:	79 f0       	breq	.+30     	; 0x109e <vfprintf+0x13c>
    1080:	93 35       	cpi	r25, 0x53	; 83
    1082:	09 f0       	breq	.+2      	; 0x1086 <vfprintf+0x124>
    1084:	56 c0       	rjmp	.+172    	; 0x1132 <__stack+0x33>
    1086:	20 c0       	rjmp	.+64     	; 0x10c8 <vfprintf+0x166>
    1088:	f5 01       	movw	r30, r10
    108a:	80 81       	ld	r24, Z
    108c:	89 83       	std	Y+1, r24	; 0x01
    108e:	42 e0       	ldi	r20, 0x02	; 2
    1090:	50 e0       	ldi	r21, 0x00	; 0
    1092:	a4 0e       	add	r10, r20
    1094:	b5 1e       	adc	r11, r21
    1096:	61 01       	movw	r12, r2
    1098:	01 e0       	ldi	r16, 0x01	; 1
    109a:	10 e0       	ldi	r17, 0x00	; 0
    109c:	12 c0       	rjmp	.+36     	; 0x10c2 <vfprintf+0x160>
    109e:	f5 01       	movw	r30, r10
    10a0:	c0 80       	ld	r12, Z
    10a2:	d1 80       	ldd	r13, Z+1	; 0x01
    10a4:	f6 fc       	sbrc	r15, 6
    10a6:	03 c0       	rjmp	.+6      	; 0x10ae <vfprintf+0x14c>
    10a8:	6f ef       	ldi	r22, 0xFF	; 255
    10aa:	7f ef       	ldi	r23, 0xFF	; 255
    10ac:	02 c0       	rjmp	.+4      	; 0x10b2 <vfprintf+0x150>
    10ae:	69 2d       	mov	r22, r9
    10b0:	70 e0       	ldi	r23, 0x00	; 0
    10b2:	42 e0       	ldi	r20, 0x02	; 2
    10b4:	50 e0       	ldi	r21, 0x00	; 0
    10b6:	a4 0e       	add	r10, r20
    10b8:	b5 1e       	adc	r11, r21
    10ba:	c6 01       	movw	r24, r12
    10bc:	0e 94 99 09 	call	0x1332	; 0x1332 <strnlen>
    10c0:	8c 01       	movw	r16, r24
    10c2:	5f e7       	ldi	r21, 0x7F	; 127
    10c4:	f5 22       	and	r15, r21
    10c6:	14 c0       	rjmp	.+40     	; 0x10f0 <vfprintf+0x18e>
    10c8:	f5 01       	movw	r30, r10
    10ca:	c0 80       	ld	r12, Z
    10cc:	d1 80       	ldd	r13, Z+1	; 0x01
    10ce:	f6 fc       	sbrc	r15, 6
    10d0:	03 c0       	rjmp	.+6      	; 0x10d8 <vfprintf+0x176>
    10d2:	6f ef       	ldi	r22, 0xFF	; 255
    10d4:	7f ef       	ldi	r23, 0xFF	; 255
    10d6:	02 c0       	rjmp	.+4      	; 0x10dc <vfprintf+0x17a>
    10d8:	69 2d       	mov	r22, r9
    10da:	70 e0       	ldi	r23, 0x00	; 0
    10dc:	42 e0       	ldi	r20, 0x02	; 2
    10de:	50 e0       	ldi	r21, 0x00	; 0
    10e0:	a4 0e       	add	r10, r20
    10e2:	b5 1e       	adc	r11, r21
    10e4:	c6 01       	movw	r24, r12
    10e6:	0e 94 8e 09 	call	0x131c	; 0x131c <strnlen_P>
    10ea:	8c 01       	movw	r16, r24
    10ec:	50 e8       	ldi	r21, 0x80	; 128
    10ee:	f5 2a       	or	r15, r21
    10f0:	f3 fe       	sbrs	r15, 3
    10f2:	07 c0       	rjmp	.+14     	; 0x1102 <__stack+0x3>
    10f4:	1a c0       	rjmp	.+52     	; 0x112a <__stack+0x2b>
    10f6:	80 e2       	ldi	r24, 0x20	; 32
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	b3 01       	movw	r22, r6
    10fc:	0e 94 a4 09 	call	0x1348	; 0x1348 <fputc>
    1100:	ea 94       	dec	r14
    1102:	8e 2d       	mov	r24, r14
    1104:	90 e0       	ldi	r25, 0x00	; 0
    1106:	08 17       	cp	r16, r24
    1108:	19 07       	cpc	r17, r25
    110a:	a8 f3       	brcs	.-22     	; 0x10f6 <vfprintf+0x194>
    110c:	0e c0       	rjmp	.+28     	; 0x112a <__stack+0x2b>
    110e:	f6 01       	movw	r30, r12
    1110:	f7 fc       	sbrc	r15, 7
    1112:	85 91       	lpm	r24, Z+
    1114:	f7 fe       	sbrs	r15, 7
    1116:	81 91       	ld	r24, Z+
    1118:	6f 01       	movw	r12, r30
    111a:	90 e0       	ldi	r25, 0x00	; 0
    111c:	b3 01       	movw	r22, r6
    111e:	0e 94 a4 09 	call	0x1348	; 0x1348 <fputc>
    1122:	e1 10       	cpse	r14, r1
    1124:	ea 94       	dec	r14
    1126:	01 50       	subi	r16, 0x01	; 1
    1128:	10 40       	sbci	r17, 0x00	; 0
    112a:	01 15       	cp	r16, r1
    112c:	11 05       	cpc	r17, r1
    112e:	79 f7       	brne	.-34     	; 0x110e <__stack+0xf>
    1130:	ea c0       	rjmp	.+468    	; 0x1306 <__stack+0x207>
    1132:	94 36       	cpi	r25, 0x64	; 100
    1134:	11 f0       	breq	.+4      	; 0x113a <__stack+0x3b>
    1136:	99 36       	cpi	r25, 0x69	; 105
    1138:	69 f5       	brne	.+90     	; 0x1194 <__stack+0x95>
    113a:	f7 fe       	sbrs	r15, 7
    113c:	08 c0       	rjmp	.+16     	; 0x114e <__stack+0x4f>
    113e:	f5 01       	movw	r30, r10
    1140:	20 81       	ld	r18, Z
    1142:	31 81       	ldd	r19, Z+1	; 0x01
    1144:	42 81       	ldd	r20, Z+2	; 0x02
    1146:	53 81       	ldd	r21, Z+3	; 0x03
    1148:	84 e0       	ldi	r24, 0x04	; 4
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	0a c0       	rjmp	.+20     	; 0x1162 <__stack+0x63>
    114e:	f5 01       	movw	r30, r10
    1150:	80 81       	ld	r24, Z
    1152:	91 81       	ldd	r25, Z+1	; 0x01
    1154:	9c 01       	movw	r18, r24
    1156:	44 27       	eor	r20, r20
    1158:	37 fd       	sbrc	r19, 7
    115a:	40 95       	com	r20
    115c:	54 2f       	mov	r21, r20
    115e:	82 e0       	ldi	r24, 0x02	; 2
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	a8 0e       	add	r10, r24
    1164:	b9 1e       	adc	r11, r25
    1166:	9f e6       	ldi	r25, 0x6F	; 111
    1168:	f9 22       	and	r15, r25
    116a:	57 ff       	sbrs	r21, 7
    116c:	09 c0       	rjmp	.+18     	; 0x1180 <__stack+0x81>
    116e:	50 95       	com	r21
    1170:	40 95       	com	r20
    1172:	30 95       	com	r19
    1174:	21 95       	neg	r18
    1176:	3f 4f       	sbci	r19, 0xFF	; 255
    1178:	4f 4f       	sbci	r20, 0xFF	; 255
    117a:	5f 4f       	sbci	r21, 0xFF	; 255
    117c:	e0 e8       	ldi	r30, 0x80	; 128
    117e:	fe 2a       	or	r15, r30
    1180:	ca 01       	movw	r24, r20
    1182:	b9 01       	movw	r22, r18
    1184:	a1 01       	movw	r20, r2
    1186:	2a e0       	ldi	r18, 0x0A	; 10
    1188:	30 e0       	ldi	r19, 0x00	; 0
    118a:	0e 94 d0 09 	call	0x13a0	; 0x13a0 <__ultoa_invert>
    118e:	d8 2e       	mov	r13, r24
    1190:	d2 18       	sub	r13, r2
    1192:	40 c0       	rjmp	.+128    	; 0x1214 <__stack+0x115>
    1194:	95 37       	cpi	r25, 0x75	; 117
    1196:	29 f4       	brne	.+10     	; 0x11a2 <__stack+0xa3>
    1198:	1f 2d       	mov	r17, r15
    119a:	1f 7e       	andi	r17, 0xEF	; 239
    119c:	2a e0       	ldi	r18, 0x0A	; 10
    119e:	30 e0       	ldi	r19, 0x00	; 0
    11a0:	1d c0       	rjmp	.+58     	; 0x11dc <__stack+0xdd>
    11a2:	1f 2d       	mov	r17, r15
    11a4:	19 7f       	andi	r17, 0xF9	; 249
    11a6:	9f 36       	cpi	r25, 0x6F	; 111
    11a8:	61 f0       	breq	.+24     	; 0x11c2 <__stack+0xc3>
    11aa:	90 37       	cpi	r25, 0x70	; 112
    11ac:	20 f4       	brcc	.+8      	; 0x11b6 <__stack+0xb7>
    11ae:	98 35       	cpi	r25, 0x58	; 88
    11b0:	09 f0       	breq	.+2      	; 0x11b4 <__stack+0xb5>
    11b2:	ac c0       	rjmp	.+344    	; 0x130c <__stack+0x20d>
    11b4:	0f c0       	rjmp	.+30     	; 0x11d4 <__stack+0xd5>
    11b6:	90 37       	cpi	r25, 0x70	; 112
    11b8:	39 f0       	breq	.+14     	; 0x11c8 <__stack+0xc9>
    11ba:	98 37       	cpi	r25, 0x78	; 120
    11bc:	09 f0       	breq	.+2      	; 0x11c0 <__stack+0xc1>
    11be:	a6 c0       	rjmp	.+332    	; 0x130c <__stack+0x20d>
    11c0:	04 c0       	rjmp	.+8      	; 0x11ca <__stack+0xcb>
    11c2:	28 e0       	ldi	r18, 0x08	; 8
    11c4:	30 e0       	ldi	r19, 0x00	; 0
    11c6:	0a c0       	rjmp	.+20     	; 0x11dc <__stack+0xdd>
    11c8:	10 61       	ori	r17, 0x10	; 16
    11ca:	14 fd       	sbrc	r17, 4
    11cc:	14 60       	ori	r17, 0x04	; 4
    11ce:	20 e1       	ldi	r18, 0x10	; 16
    11d0:	30 e0       	ldi	r19, 0x00	; 0
    11d2:	04 c0       	rjmp	.+8      	; 0x11dc <__stack+0xdd>
    11d4:	14 fd       	sbrc	r17, 4
    11d6:	16 60       	ori	r17, 0x06	; 6
    11d8:	20 e1       	ldi	r18, 0x10	; 16
    11da:	32 e0       	ldi	r19, 0x02	; 2
    11dc:	17 ff       	sbrs	r17, 7
    11de:	08 c0       	rjmp	.+16     	; 0x11f0 <__stack+0xf1>
    11e0:	f5 01       	movw	r30, r10
    11e2:	60 81       	ld	r22, Z
    11e4:	71 81       	ldd	r23, Z+1	; 0x01
    11e6:	82 81       	ldd	r24, Z+2	; 0x02
    11e8:	93 81       	ldd	r25, Z+3	; 0x03
    11ea:	44 e0       	ldi	r20, 0x04	; 4
    11ec:	50 e0       	ldi	r21, 0x00	; 0
    11ee:	08 c0       	rjmp	.+16     	; 0x1200 <__stack+0x101>
    11f0:	f5 01       	movw	r30, r10
    11f2:	80 81       	ld	r24, Z
    11f4:	91 81       	ldd	r25, Z+1	; 0x01
    11f6:	bc 01       	movw	r22, r24
    11f8:	80 e0       	ldi	r24, 0x00	; 0
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	42 e0       	ldi	r20, 0x02	; 2
    11fe:	50 e0       	ldi	r21, 0x00	; 0
    1200:	a4 0e       	add	r10, r20
    1202:	b5 1e       	adc	r11, r21
    1204:	a1 01       	movw	r20, r2
    1206:	0e 94 d0 09 	call	0x13a0	; 0x13a0 <__ultoa_invert>
    120a:	d8 2e       	mov	r13, r24
    120c:	d2 18       	sub	r13, r2
    120e:	8f e7       	ldi	r24, 0x7F	; 127
    1210:	f8 2e       	mov	r15, r24
    1212:	f1 22       	and	r15, r17
    1214:	f6 fe       	sbrs	r15, 6
    1216:	0b c0       	rjmp	.+22     	; 0x122e <__stack+0x12f>
    1218:	5e ef       	ldi	r21, 0xFE	; 254
    121a:	f5 22       	and	r15, r21
    121c:	d9 14       	cp	r13, r9
    121e:	38 f4       	brcc	.+14     	; 0x122e <__stack+0x12f>
    1220:	f4 fe       	sbrs	r15, 4
    1222:	07 c0       	rjmp	.+14     	; 0x1232 <__stack+0x133>
    1224:	f2 fc       	sbrc	r15, 2
    1226:	05 c0       	rjmp	.+10     	; 0x1232 <__stack+0x133>
    1228:	8f ee       	ldi	r24, 0xEF	; 239
    122a:	f8 22       	and	r15, r24
    122c:	02 c0       	rjmp	.+4      	; 0x1232 <__stack+0x133>
    122e:	1d 2d       	mov	r17, r13
    1230:	01 c0       	rjmp	.+2      	; 0x1234 <__stack+0x135>
    1232:	19 2d       	mov	r17, r9
    1234:	f4 fe       	sbrs	r15, 4
    1236:	0d c0       	rjmp	.+26     	; 0x1252 <__stack+0x153>
    1238:	fe 01       	movw	r30, r28
    123a:	ed 0d       	add	r30, r13
    123c:	f1 1d       	adc	r31, r1
    123e:	80 81       	ld	r24, Z
    1240:	80 33       	cpi	r24, 0x30	; 48
    1242:	19 f4       	brne	.+6      	; 0x124a <__stack+0x14b>
    1244:	99 ee       	ldi	r25, 0xE9	; 233
    1246:	f9 22       	and	r15, r25
    1248:	08 c0       	rjmp	.+16     	; 0x125a <__stack+0x15b>
    124a:	1f 5f       	subi	r17, 0xFF	; 255
    124c:	f2 fe       	sbrs	r15, 2
    124e:	05 c0       	rjmp	.+10     	; 0x125a <__stack+0x15b>
    1250:	03 c0       	rjmp	.+6      	; 0x1258 <__stack+0x159>
    1252:	8f 2d       	mov	r24, r15
    1254:	86 78       	andi	r24, 0x86	; 134
    1256:	09 f0       	breq	.+2      	; 0x125a <__stack+0x15b>
    1258:	1f 5f       	subi	r17, 0xFF	; 255
    125a:	0f 2d       	mov	r16, r15
    125c:	f3 fc       	sbrc	r15, 3
    125e:	14 c0       	rjmp	.+40     	; 0x1288 <__stack+0x189>
    1260:	f0 fe       	sbrs	r15, 0
    1262:	0f c0       	rjmp	.+30     	; 0x1282 <__stack+0x183>
    1264:	1e 15       	cp	r17, r14
    1266:	10 f0       	brcs	.+4      	; 0x126c <__stack+0x16d>
    1268:	9d 2c       	mov	r9, r13
    126a:	0b c0       	rjmp	.+22     	; 0x1282 <__stack+0x183>
    126c:	9d 2c       	mov	r9, r13
    126e:	9e 0c       	add	r9, r14
    1270:	91 1a       	sub	r9, r17
    1272:	1e 2d       	mov	r17, r14
    1274:	06 c0       	rjmp	.+12     	; 0x1282 <__stack+0x183>
    1276:	80 e2       	ldi	r24, 0x20	; 32
    1278:	90 e0       	ldi	r25, 0x00	; 0
    127a:	b3 01       	movw	r22, r6
    127c:	0e 94 a4 09 	call	0x1348	; 0x1348 <fputc>
    1280:	1f 5f       	subi	r17, 0xFF	; 255
    1282:	1e 15       	cp	r17, r14
    1284:	c0 f3       	brcs	.-16     	; 0x1276 <__stack+0x177>
    1286:	04 c0       	rjmp	.+8      	; 0x1290 <__stack+0x191>
    1288:	1e 15       	cp	r17, r14
    128a:	10 f4       	brcc	.+4      	; 0x1290 <__stack+0x191>
    128c:	e1 1a       	sub	r14, r17
    128e:	01 c0       	rjmp	.+2      	; 0x1292 <__stack+0x193>
    1290:	ee 24       	eor	r14, r14
    1292:	04 ff       	sbrs	r16, 4
    1294:	0f c0       	rjmp	.+30     	; 0x12b4 <__stack+0x1b5>
    1296:	80 e3       	ldi	r24, 0x30	; 48
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	b3 01       	movw	r22, r6
    129c:	0e 94 a4 09 	call	0x1348	; 0x1348 <fputc>
    12a0:	02 ff       	sbrs	r16, 2
    12a2:	1d c0       	rjmp	.+58     	; 0x12de <__stack+0x1df>
    12a4:	01 fd       	sbrc	r16, 1
    12a6:	03 c0       	rjmp	.+6      	; 0x12ae <__stack+0x1af>
    12a8:	88 e7       	ldi	r24, 0x78	; 120
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	0e c0       	rjmp	.+28     	; 0x12ca <__stack+0x1cb>
    12ae:	88 e5       	ldi	r24, 0x58	; 88
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	0b c0       	rjmp	.+22     	; 0x12ca <__stack+0x1cb>
    12b4:	80 2f       	mov	r24, r16
    12b6:	86 78       	andi	r24, 0x86	; 134
    12b8:	91 f0       	breq	.+36     	; 0x12de <__stack+0x1df>
    12ba:	01 ff       	sbrs	r16, 1
    12bc:	02 c0       	rjmp	.+4      	; 0x12c2 <__stack+0x1c3>
    12be:	8b e2       	ldi	r24, 0x2B	; 43
    12c0:	01 c0       	rjmp	.+2      	; 0x12c4 <__stack+0x1c5>
    12c2:	80 e2       	ldi	r24, 0x20	; 32
    12c4:	f7 fc       	sbrc	r15, 7
    12c6:	8d e2       	ldi	r24, 0x2D	; 45
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	b3 01       	movw	r22, r6
    12cc:	0e 94 a4 09 	call	0x1348	; 0x1348 <fputc>
    12d0:	06 c0       	rjmp	.+12     	; 0x12de <__stack+0x1df>
    12d2:	80 e3       	ldi	r24, 0x30	; 48
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	b3 01       	movw	r22, r6
    12d8:	0e 94 a4 09 	call	0x1348	; 0x1348 <fputc>
    12dc:	9a 94       	dec	r9
    12de:	d9 14       	cp	r13, r9
    12e0:	c0 f3       	brcs	.-16     	; 0x12d2 <__stack+0x1d3>
    12e2:	da 94       	dec	r13
    12e4:	f1 01       	movw	r30, r2
    12e6:	ed 0d       	add	r30, r13
    12e8:	f1 1d       	adc	r31, r1
    12ea:	80 81       	ld	r24, Z
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	b3 01       	movw	r22, r6
    12f0:	0e 94 a4 09 	call	0x1348	; 0x1348 <fputc>
    12f4:	dd 20       	and	r13, r13
    12f6:	a9 f7       	brne	.-22     	; 0x12e2 <__stack+0x1e3>
    12f8:	06 c0       	rjmp	.+12     	; 0x1306 <__stack+0x207>
    12fa:	80 e2       	ldi	r24, 0x20	; 32
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	b3 01       	movw	r22, r6
    1300:	0e 94 a4 09 	call	0x1348	; 0x1348 <fputc>
    1304:	ea 94       	dec	r14
    1306:	ee 20       	and	r14, r14
    1308:	c1 f7       	brne	.-16     	; 0x12fa <__stack+0x1fb>
    130a:	43 ce       	rjmp	.-890    	; 0xf92 <vfprintf+0x30>
    130c:	f3 01       	movw	r30, r6
    130e:	66 81       	ldd	r22, Z+6	; 0x06
    1310:	77 81       	ldd	r23, Z+7	; 0x07
    1312:	cb 01       	movw	r24, r22
    1314:	2b 96       	adiw	r28, 0x0b	; 11
    1316:	e2 e1       	ldi	r30, 0x12	; 18
    1318:	0c 94 4a 0a 	jmp	0x1494	; 0x1494 <__epilogue_restores__>

0000131c <strnlen_P>:
    131c:	fc 01       	movw	r30, r24
    131e:	05 90       	lpm	r0, Z+
    1320:	61 50       	subi	r22, 0x01	; 1
    1322:	70 40       	sbci	r23, 0x00	; 0
    1324:	01 10       	cpse	r0, r1
    1326:	d8 f7       	brcc	.-10     	; 0x131e <strnlen_P+0x2>
    1328:	80 95       	com	r24
    132a:	90 95       	com	r25
    132c:	8e 0f       	add	r24, r30
    132e:	9f 1f       	adc	r25, r31
    1330:	08 95       	ret

00001332 <strnlen>:
    1332:	fc 01       	movw	r30, r24
    1334:	61 50       	subi	r22, 0x01	; 1
    1336:	70 40       	sbci	r23, 0x00	; 0
    1338:	01 90       	ld	r0, Z+
    133a:	01 10       	cpse	r0, r1
    133c:	d8 f7       	brcc	.-10     	; 0x1334 <strnlen+0x2>
    133e:	80 95       	com	r24
    1340:	90 95       	com	r25
    1342:	8e 0f       	add	r24, r30
    1344:	9f 1f       	adc	r25, r31
    1346:	08 95       	ret

00001348 <fputc>:
    1348:	0f 93       	push	r16
    134a:	1f 93       	push	r17
    134c:	cf 93       	push	r28
    134e:	df 93       	push	r29
    1350:	8c 01       	movw	r16, r24
    1352:	eb 01       	movw	r28, r22
    1354:	8b 81       	ldd	r24, Y+3	; 0x03
    1356:	81 ff       	sbrs	r24, 1
    1358:	1b c0       	rjmp	.+54     	; 0x1390 <fputc+0x48>
    135a:	82 ff       	sbrs	r24, 2
    135c:	0d c0       	rjmp	.+26     	; 0x1378 <fputc+0x30>
    135e:	2e 81       	ldd	r18, Y+6	; 0x06
    1360:	3f 81       	ldd	r19, Y+7	; 0x07
    1362:	8c 81       	ldd	r24, Y+4	; 0x04
    1364:	9d 81       	ldd	r25, Y+5	; 0x05
    1366:	28 17       	cp	r18, r24
    1368:	39 07       	cpc	r19, r25
    136a:	64 f4       	brge	.+24     	; 0x1384 <fputc+0x3c>
    136c:	e8 81       	ld	r30, Y
    136e:	f9 81       	ldd	r31, Y+1	; 0x01
    1370:	01 93       	st	Z+, r16
    1372:	f9 83       	std	Y+1, r31	; 0x01
    1374:	e8 83       	st	Y, r30
    1376:	06 c0       	rjmp	.+12     	; 0x1384 <fputc+0x3c>
    1378:	e8 85       	ldd	r30, Y+8	; 0x08
    137a:	f9 85       	ldd	r31, Y+9	; 0x09
    137c:	80 2f       	mov	r24, r16
    137e:	09 95       	icall
    1380:	89 2b       	or	r24, r25
    1382:	31 f4       	brne	.+12     	; 0x1390 <fputc+0x48>
    1384:	8e 81       	ldd	r24, Y+6	; 0x06
    1386:	9f 81       	ldd	r25, Y+7	; 0x07
    1388:	01 96       	adiw	r24, 0x01	; 1
    138a:	9f 83       	std	Y+7, r25	; 0x07
    138c:	8e 83       	std	Y+6, r24	; 0x06
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <fputc+0x4c>
    1390:	0f ef       	ldi	r16, 0xFF	; 255
    1392:	1f ef       	ldi	r17, 0xFF	; 255
    1394:	c8 01       	movw	r24, r16
    1396:	df 91       	pop	r29
    1398:	cf 91       	pop	r28
    139a:	1f 91       	pop	r17
    139c:	0f 91       	pop	r16
    139e:	08 95       	ret

000013a0 <__ultoa_invert>:
    13a0:	fa 01       	movw	r30, r20
    13a2:	aa 27       	eor	r26, r26
    13a4:	28 30       	cpi	r18, 0x08	; 8
    13a6:	51 f1       	breq	.+84     	; 0x13fc <__ultoa_invert+0x5c>
    13a8:	20 31       	cpi	r18, 0x10	; 16
    13aa:	81 f1       	breq	.+96     	; 0x140c <__ultoa_invert+0x6c>
    13ac:	e8 94       	clt
    13ae:	6f 93       	push	r22
    13b0:	6e 7f       	andi	r22, 0xFE	; 254
    13b2:	6e 5f       	subi	r22, 0xFE	; 254
    13b4:	7f 4f       	sbci	r23, 0xFF	; 255
    13b6:	8f 4f       	sbci	r24, 0xFF	; 255
    13b8:	9f 4f       	sbci	r25, 0xFF	; 255
    13ba:	af 4f       	sbci	r26, 0xFF	; 255
    13bc:	b1 e0       	ldi	r27, 0x01	; 1
    13be:	3e d0       	rcall	.+124    	; 0x143c <__ultoa_invert+0x9c>
    13c0:	b4 e0       	ldi	r27, 0x04	; 4
    13c2:	3c d0       	rcall	.+120    	; 0x143c <__ultoa_invert+0x9c>
    13c4:	67 0f       	add	r22, r23
    13c6:	78 1f       	adc	r23, r24
    13c8:	89 1f       	adc	r24, r25
    13ca:	9a 1f       	adc	r25, r26
    13cc:	a1 1d       	adc	r26, r1
    13ce:	68 0f       	add	r22, r24
    13d0:	79 1f       	adc	r23, r25
    13d2:	8a 1f       	adc	r24, r26
    13d4:	91 1d       	adc	r25, r1
    13d6:	a1 1d       	adc	r26, r1
    13d8:	6a 0f       	add	r22, r26
    13da:	71 1d       	adc	r23, r1
    13dc:	81 1d       	adc	r24, r1
    13de:	91 1d       	adc	r25, r1
    13e0:	a1 1d       	adc	r26, r1
    13e2:	20 d0       	rcall	.+64     	; 0x1424 <__ultoa_invert+0x84>
    13e4:	09 f4       	brne	.+2      	; 0x13e8 <__ultoa_invert+0x48>
    13e6:	68 94       	set
    13e8:	3f 91       	pop	r19
    13ea:	2a e0       	ldi	r18, 0x0A	; 10
    13ec:	26 9f       	mul	r18, r22
    13ee:	11 24       	eor	r1, r1
    13f0:	30 19       	sub	r19, r0
    13f2:	30 5d       	subi	r19, 0xD0	; 208
    13f4:	31 93       	st	Z+, r19
    13f6:	de f6       	brtc	.-74     	; 0x13ae <__ultoa_invert+0xe>
    13f8:	cf 01       	movw	r24, r30
    13fa:	08 95       	ret
    13fc:	46 2f       	mov	r20, r22
    13fe:	47 70       	andi	r20, 0x07	; 7
    1400:	40 5d       	subi	r20, 0xD0	; 208
    1402:	41 93       	st	Z+, r20
    1404:	b3 e0       	ldi	r27, 0x03	; 3
    1406:	0f d0       	rcall	.+30     	; 0x1426 <__ultoa_invert+0x86>
    1408:	c9 f7       	brne	.-14     	; 0x13fc <__ultoa_invert+0x5c>
    140a:	f6 cf       	rjmp	.-20     	; 0x13f8 <__ultoa_invert+0x58>
    140c:	46 2f       	mov	r20, r22
    140e:	4f 70       	andi	r20, 0x0F	; 15
    1410:	40 5d       	subi	r20, 0xD0	; 208
    1412:	4a 33       	cpi	r20, 0x3A	; 58
    1414:	18 f0       	brcs	.+6      	; 0x141c <__ultoa_invert+0x7c>
    1416:	49 5d       	subi	r20, 0xD9	; 217
    1418:	31 fd       	sbrc	r19, 1
    141a:	40 52       	subi	r20, 0x20	; 32
    141c:	41 93       	st	Z+, r20
    141e:	02 d0       	rcall	.+4      	; 0x1424 <__ultoa_invert+0x84>
    1420:	a9 f7       	brne	.-22     	; 0x140c <__ultoa_invert+0x6c>
    1422:	ea cf       	rjmp	.-44     	; 0x13f8 <__ultoa_invert+0x58>
    1424:	b4 e0       	ldi	r27, 0x04	; 4
    1426:	a6 95       	lsr	r26
    1428:	97 95       	ror	r25
    142a:	87 95       	ror	r24
    142c:	77 95       	ror	r23
    142e:	67 95       	ror	r22
    1430:	ba 95       	dec	r27
    1432:	c9 f7       	brne	.-14     	; 0x1426 <__ultoa_invert+0x86>
    1434:	00 97       	sbiw	r24, 0x00	; 0
    1436:	61 05       	cpc	r22, r1
    1438:	71 05       	cpc	r23, r1
    143a:	08 95       	ret
    143c:	9b 01       	movw	r18, r22
    143e:	ac 01       	movw	r20, r24
    1440:	0a 2e       	mov	r0, r26
    1442:	06 94       	lsr	r0
    1444:	57 95       	ror	r21
    1446:	47 95       	ror	r20
    1448:	37 95       	ror	r19
    144a:	27 95       	ror	r18
    144c:	ba 95       	dec	r27
    144e:	c9 f7       	brne	.-14     	; 0x1442 <__ultoa_invert+0xa2>
    1450:	62 0f       	add	r22, r18
    1452:	73 1f       	adc	r23, r19
    1454:	84 1f       	adc	r24, r20
    1456:	95 1f       	adc	r25, r21
    1458:	a0 1d       	adc	r26, r0
    145a:	08 95       	ret

0000145c <__prologue_saves__>:
    145c:	2f 92       	push	r2
    145e:	3f 92       	push	r3
    1460:	4f 92       	push	r4
    1462:	5f 92       	push	r5
    1464:	6f 92       	push	r6
    1466:	7f 92       	push	r7
    1468:	8f 92       	push	r8
    146a:	9f 92       	push	r9
    146c:	af 92       	push	r10
    146e:	bf 92       	push	r11
    1470:	cf 92       	push	r12
    1472:	df 92       	push	r13
    1474:	ef 92       	push	r14
    1476:	ff 92       	push	r15
    1478:	0f 93       	push	r16
    147a:	1f 93       	push	r17
    147c:	cf 93       	push	r28
    147e:	df 93       	push	r29
    1480:	cd b7       	in	r28, 0x3d	; 61
    1482:	de b7       	in	r29, 0x3e	; 62
    1484:	ca 1b       	sub	r28, r26
    1486:	db 0b       	sbc	r29, r27
    1488:	0f b6       	in	r0, 0x3f	; 63
    148a:	f8 94       	cli
    148c:	de bf       	out	0x3e, r29	; 62
    148e:	0f be       	out	0x3f, r0	; 63
    1490:	cd bf       	out	0x3d, r28	; 61
    1492:	09 94       	ijmp

00001494 <__epilogue_restores__>:
    1494:	2a 88       	ldd	r2, Y+18	; 0x12
    1496:	39 88       	ldd	r3, Y+17	; 0x11
    1498:	48 88       	ldd	r4, Y+16	; 0x10
    149a:	5f 84       	ldd	r5, Y+15	; 0x0f
    149c:	6e 84       	ldd	r6, Y+14	; 0x0e
    149e:	7d 84       	ldd	r7, Y+13	; 0x0d
    14a0:	8c 84       	ldd	r8, Y+12	; 0x0c
    14a2:	9b 84       	ldd	r9, Y+11	; 0x0b
    14a4:	aa 84       	ldd	r10, Y+10	; 0x0a
    14a6:	b9 84       	ldd	r11, Y+9	; 0x09
    14a8:	c8 84       	ldd	r12, Y+8	; 0x08
    14aa:	df 80       	ldd	r13, Y+7	; 0x07
    14ac:	ee 80       	ldd	r14, Y+6	; 0x06
    14ae:	fd 80       	ldd	r15, Y+5	; 0x05
    14b0:	0c 81       	ldd	r16, Y+4	; 0x04
    14b2:	1b 81       	ldd	r17, Y+3	; 0x03
    14b4:	aa 81       	ldd	r26, Y+2	; 0x02
    14b6:	b9 81       	ldd	r27, Y+1	; 0x01
    14b8:	ce 0f       	add	r28, r30
    14ba:	d1 1d       	adc	r29, r1
    14bc:	0f b6       	in	r0, 0x3f	; 63
    14be:	f8 94       	cli
    14c0:	de bf       	out	0x3e, r29	; 62
    14c2:	0f be       	out	0x3f, r0	; 63
    14c4:	cd bf       	out	0x3d, r28	; 61
    14c6:	ed 01       	movw	r28, r26
    14c8:	08 95       	ret

000014ca <_exit>:
    14ca:	f8 94       	cli

000014cc <__stop_program>:
    14cc:	ff cf       	rjmp	.-2      	; 0x14cc <__stop_program>
