Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6e5ac028ccac44c480228c5c86d3582b --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/retarget/IBUFGDS.v" Line 31. Module IBUFGDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUFDS.v" Line 33. Module IBUFDS(CAPACITANCE="DONT_CARE",DIFF_TERM="FALSE",IBUF_DELAY_VALUE="0",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tansei/IS17A/com_17_02/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/retarget/IBUFGDS.v" Line 31. Module IBUFGDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUFDS.v" Line 33. Module IBUFDS(CAPACITANCE="DONT_CARE",DIFF_TERM="FALSE",IBUF_DELAY_VALUE="0",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tansei/IS17A/com_17_02/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS(CAPACITANCE="DONT_CARE",D...
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
