/***************************************************************************
 *
 * Copyright 2015-2019 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#include "cmsis.h"
#include "cmsis_nvic.h"
#include "pmu.h"
#include "analog.h"
#include "hal_timer.h"
#include "hal_trace.h"
#include "hal_chipid.h"
#include "hal_location.h"
#include "hal_cmu.h"
#include "hal_aud.h"
#include "tgt_hardware.h"
#include "usbphy.h"
#include "psramuhsphy.h"

#ifdef PMU_IRQ_UNIFIED
#define PMU_IRQ_HDLR_PARAM              uint16_t irq_status
#else
#define PMU_IRQ_HDLR_PARAM              void
#endif

// LDO soft start interval is about 1000 us
#define PMU_LDO_PU_STABLE_TIME_US       1800
#define PMU_DCDC_PU_STABLE_TIME_US      100
#define PMU_VANA_STABLE_TIME_US         10
#define PMU_VCORE_STABLE_TIME_US        10

#ifdef __PMU_VIO_DYNAMIC_CTRL_MODE__
#define IO_VOLT_ACTIVE_NORMAL           PMU_IO_2_2V
#else
#define IO_VOLT_ACTIVE_NORMAL           PMU_IO_2_6V
#endif
#ifdef DIGMIC_HIGH_VOLT
#define IO_VOLT_ACTIVE_RISE             PMU_IO_3_0V
#else
#define IO_VOLT_ACTIVE_RISE             PMU_IO_2_6V
#endif
#define IO_VOLT_SLEEP                   PMU_IO_2_6V

#define PMU_DCDC_ANA_2_3V               0xE2
#define PMU_DCDC_ANA_2_2V               0xD5
#define PMU_DCDC_ANA_2_1V               0xC8
#define PMU_DCDC_ANA_2_0V               0xBA
#define PMU_DCDC_ANA_1_9V               0xAD
#define PMU_DCDC_ANA_1_8V               0xA0
#define PMU_DCDC_ANA_1_7V               0x92
#define PMU_DCDC_ANA_1_66V              0x8D
#define PMU_DCDC_ANA_1_6V               0x85
#define PMU_DCDC_ANA_1_5V               0x78
#define PMU_DCDC_ANA_1_4V               0x6A
#define PMU_DCDC_ANA_1_3V               0x5D
#define PMU_DCDC_ANA_1_2V               0x50
#define PMU_DCDC_ANA_1_1V               0x42

#define PMU_DCDC_DIG_1_4V               0x6A
#define PMU_DCDC_DIG_1_3V               0x5D
#define PMU_DCDC_DIG_1_2V               0x50
#define PMU_DCDC_DIG_1_1V               0x42
#define PMU_DCDC_DIG_1_0V               0x35
#define PMU_DCDC_DIG_0_9V               0x28
#define PMU_DCDC_DIG_0_8V               0x1A

#define PMU_VDIG_1_35V                  0xF
#define PMU_VDIG_1_3V                   0xE
#define PMU_VDIG_1_25V                  0xD
#define PMU_VDIG_1_2V                   0xC
#define PMU_VDIG_1_15V                  0xB
#define PMU_VDIG_1_1V                   0xA
#define PMU_VDIG_1_05V                  0x9
#define PMU_VDIG_1_0V                   0x8
#define PMU_VDIG_0_95V                  0x7
#define PMU_VDIG_0_9V                   0x6
#define PMU_VDIG_0_85V                  0x5
#define PMU_VDIG_0_8V                   0x4
#define PMU_VDIG_0_75V                  0x3
#define PMU_VDIG_0_7V                   0x2
#define PMU_VDIG_0_65V                  0x1
#define PMU_VDIG_0_6V                   0x0

#define PMU_IO_3_3V                     0x15
#define PMU_IO_3_2V                     0x14
#define PMU_IO_3_1V                     0x13
#define PMU_IO_3_0V                     0x12
#define PMU_IO_2_9V                     0x11
#define PMU_IO_2_8V                     0x10
#define PMU_IO_2_7V                     0xF
#define PMU_IO_2_6V                     0xE
#define PMU_IO_2_5V                     0xD
#define PMU_IO_2_4V                     0xC
#define PMU_IO_2_3V                     0xB
#define PMU_IO_2_2V                     0xA
#define PMU_IO_2_1V                     0x9
#define PMU_IO_2_0V                     0x8
#define PMU_IO_1_9V                     0x7
#define PMU_IO_1_8V                     0x6
#define PMU_IO_1_7V                     0x5

#define PMU_VMEM_2_8V                   0x10
#define PMU_VMEM_2_0V                   0x8
#define PMU_VMEM_1_9V                   0x7
#define PMU_VMEM_1_8V                   0x6

#define PMU_CODEC_2_8V                  0x16
#define PMU_CODEC_2_7V                  0xF
#define PMU_CODEC_2_6V                  0xE
#define PMU_CODEC_2_5V                  0xD // = 0x13
#define PMU_CODEC_2_4V                  0xC
#define PMU_CODEC_2_3V                  0xB
#define PMU_CODEC_2_2V                  0xA
#define PMU_CODEC_2_1V                  0x9
#define PMU_CODEC_2_0V                  0x8
#define PMU_CODEC_1_9V                  0x7
#define PMU_CODEC_1_8V                  0x6
#define PMU_CODEC_1_7V                  0x5
#define PMU_CODEC_1_6V                  0x4
#define PMU_CODEC_1_5V                  0x3

#define PMU_USB_3_3V                    0xC
#define PMU_USB_3_2V                    0xB
#define PMU_USB_3_1V                    0xA
#define PMU_USB_3_0V                    0x9
#define PMU_USB_2_9V                    0x8
#define PMU_USB_2_8V                    0x7
#define PMU_USB_2_7V                    0x6
#define PMU_USB_2_6V                    0x5
#define PMU_USB_2_5V                    0x4
#define PMU_USB_2_4V                    0x3

// 00   PMU_REG_METAL_ID
#define PMU_METAL_ID_SHIFT              0
#define PMU_METAL_ID_MASK               (0xF << PMU_METAL_ID_SHIFT)
#define PMU_METAL_ID(n)                 (((n) & 0xF) << PMU_METAL_ID_SHIFT)

// 02   PMU_REG_POWER_KEY_CFG
#define PMU_PU_LPO_DR                   (1 << 14)
#define PMU_PU_LPO_REG                  (1 << 13)
#define PMU_POWERKEY_WAKEUP_OSC_EN      (1 << 12)
#define PMU_RTC_POWER_ON_EN             (1 << 11)

// 05   PMU_REG_CHARGER_CFG
#define PMU_CHARGE_OUT_INTR_MSK         (1 << 12)
#define PMU_CHARGE_IN_INTR_MSK          (1 << 11)
#define PMU_AC_ON_OUT_EN                (1 << 10)
#define PMU_AC_ON_IN_EN                 (1 << 9)
#define PMU_CHARGE_INTR_EN              (1 << 8)
#define PMU_AC_ON_DB_VALUE_SHIFT        0
#define PMU_AC_ON_DB_VALUE_MASK         (0xFF << PMU_AC_ON_DB_VALUE_SHIFT)
#define PMU_AC_ON_DB_VALUE(n)           BITFIELD_VAL(PMU_AC_ON_DB_VALUE, n)

// 06

// 2C   PMU_REG_USB11_CFG
#define PMU_PU_USB11_DR                 (1 << 11)
#define PMU_PU_USB11_REG                (1 << 10)

// 07   ana setting
#define PMU_ANA_LIGHT_LOAD_VDCDC_LDO    (1<<15)
#define PMU_ANA_PULLDOWN_LDO            (1<<14)
#define PMU_ANA_LP_MODE_EN              (1<<13)
#define PMU_ANA_LP_EN_DR                (1<<12)
#define PMU_ANA_LP_EN_REG               (1<<11)
#define PMU_ANA_DSLEEP_ON               (1<<10)
#define PMU_ANA_VANA_DR                 (1<<9)
#define PMU_ANA_VANA_EN                 (1<<8)
#define PMU_ANA_DSLEEP_VOLT(n)          (((n) & 0xF) << 4)
#define PMU_ANA_DSLEEP_VOLT_MASK        (0xF << 4)
#define PMU_ANA_DSLEEP_VOLT_SHIFT       (4)
#define PMU_ANA_NORMAL_VOLT(n)          (((n) & 0xF) << 0)
#define PMU_ANA_NORMAL_VOLT_MASK        (0xF << 0)
#define PMU_ANA_NORMAL_VOLT_SHIFT       (0)

// 08   dig setting
#define PMU_DIG_LOOP_CTL_VCORE_LDO      (1<<15)
#define PMU_DIG_PULLDOWN_VCORE          (1<<14)
#define PMU_DIG_LP_MODE_EN              (1<<13)
#define PMU_DIG_LP_EN_DR                (1<<12)
#define PMU_DIG_LP_EN_REG               (1<<11)
#define PMU_DIG_DSLEEP_ON               (1<<10)
#define PMU_DIG_VDIG_DR                 (1<<9)
#define PMU_DIG_VDIG_EN                 (1<<8)
#define PMU_DIG_DSLEEP_VOLT(n)          (((n) & 0xF) << 4)
#define PMU_DIG_DSLEEP_VOLT_MASK        (0xF << 4)
#define PMU_DIG_DSLEEP_VOLT_SHIFT       (4)
#define PMU_DIG_NORMAL_VOLT(n)          (((n) & 0xF) << 0)
#define PMU_DIG_NORMAL_VOLT_MASK        (0xF << 0)
#define PMU_DIG_NORMAL_VOLT_SHIFT       (0)

// 09   IO SETTING
#define PMU_IO_LP_MODE_EN               (1<<15)
#define PMU_IO_LP_EN_DR                 (1<<14)
#define PMU_IO_LP_EN_REG                (1<<13)
#define PMU_IO_DSLEEP_ON                (1<<12)
#define PMU_IO_VIO_DR                   (1<<11)
#define PMU_IO_VIO_EN                   (1<<10)
#define PMU_IO_NORMAL_VOLT(n)           (((n) & 0x1F) << 5)
#define PMU_IO_NORMAL_VOLT_MASK         (0x1F << 5)
#define PMU_IO_NORMAL_VOLT_SHIFT        (5)
#define PMU_IO_DSLEEP_VOLT(n)           (((n) & 0x1F) << 0)
#define PMU_IO_DSLEEP_VOLT_MASK         (0x1F << 0)
#define PMU_IO_DSLEEP_VOLT_SHIFT        (0)

// 0B   USB SETTING
#define PMU_USB_LP_MODE_EN              (1<<13)
#define PMU_USB_LP_EN_DR                (1<<12)
#define PMU_USB_LP_EN_REG               (1<<11)
#define PMU_USB_DSLEEP_ON               (1<<10)
#define PMU_USB_VUSB_DR                 (1<<9)
#define PMU_USB_VUSB_EN                 (1<<8)
#define PMU_USB_NORMAL_VOLT(n)          (((n) & 0xF) << 4)
#define PMU_USB_NORMAL_VOLT_MASK        (0xF << 4)
#define PMU_USB_NORMAL_VOLT_SHIFT       (4)
#define PMU_USB_DSLEEP_VOLT(n)          (((n) & 0xF) << 0)
#define PMU_USB_DSLEEP_VOLT_MASK        (0xF << 0)
#define PMU_USB_DSLEEP_VOLT_SHIFT       (0)

// 0E   CODEC SETTING
#define PMU_CODEC_DSLEEP_ON             (1<<15)
#define PMU_CODEC_VCODEC_DR             (1<<14)
#define PMU_CODEC_VCODEC_EN             (1<<13)
#define PMU_CODEC_LP_MODE_EN            (1<<12)
#define PMU_CODEC_LP_EN_DR              (1<<11)
#define PMU_CODEC_LP_EN_REG             (1<<10)
#define PMU_CODEC_NORMAL_VOLT(n)        (((n) & 0x1F) << 5)
#define PMU_CODEC_NORMAL_VOLT_MASK      (0x1F << 5)
#define PMU_CODEC_NORMAL_VOLT_SHIFT     (5)
#define PMU_CODEC_DSLEEP_VOLT(n)        (((n) & 0x1F) << 0)
#define PMU_CODEC_DSLEEP_VOLT_MASK      (0x1F << 0)
#define PMU_CODEC_DSLEEP_VOLT_SHIFT     (0)

// 0F
#define PMU_CODEC_PULLDOWN_VCODEC       (1 << 14)


// 10   PMU_REG_PWRUP_MOD
#define PMU_PWR_UP_MOD2_CNT(n)        (((n) & 0xFF) << 4)
#define PMU_PWR_UP_MOD2_CNT_MASK      (0xFF << 4)
#define PMU_PWR_UP_MOD2_CNT_SHIFT     (8)
#define PMU_PWR_UP_MOD1_CNT(n)        (((n) & 0xFF) << 0)
#define PMU_PWR_UP_MOD1_CNT_MASK      (0xFF << 0)
#define PMU_PWR_UP_MOD1_CNT_SHIFT     (0)

// 14   DCDC SETTING
#define PMU_TEST_MODE_SHIFT             13
#define PMU_TEST_MODE_MASK              (0x7 << PMU_TEST_MODE_SHIFT)
#define PMU_TEST_MODE(n)                BITFIELD_VAL(PMU_TEST_MODE, n)
#define PMU_BUCK_CC_MODE_EN             (1<<12)
#define PMU_DCDC_ANA_LP_MODE_EN         (1<<11)
#define PMU_DCDC_ANA_DR                 (1<<10)
#define PMU_DCDC_ANA_EN                 (1<<9)
#define PMU_DCDC_ANA_DSLEEP_ON          (1<<6)
#define PMU_DCDC_DIG_LP_MODE_EN         (1<<5)
#define PMU_DCDC_DIG_DR                 (1<<4)
#define PMU_DCDC_DIG_EN                 (1<<3)
#define PMU_DCDC_DIG_DSLEEP_ON          (1<<0)

// 13   BUCK VOLT SETTING
#define PMU_BUCK_VANA_NORMAL(n)         (((n) & 0xFF) << 8)
#define PMU_BUCK_VANA_NORMAL_MASK       (0xFF << 8)
#define PMU_BUCK_VANA_NORMAL_SHIFT      (8)
#define PMU_BUCK_VANA_DSLEEP(n)         (((n) & 0xFF) << 0)
#define PMU_BUCK_VANA_DSLEEP_MASK       (0xFF << 0)
#define PMU_BUCK_VANA_DSLEEP_SHIFT      (0)


// 19   PMU_REG_BUCK_VCOMP
#define PMU_BUCK_HV_ANA_NORMAL          (1 << 5)
#define PMU_BUCK_HV_ANA_DSLEEP          (1 << 4)

// 1A   PMU_REG_PWR_SEL
#define PMU_PMU_VSEL1_SHIFT             13
#define PMU_PMU_VSEL1_MASK              (0x7 << PMU_PMU_VSEL1_SHIFT)
#define PMU_PMU_VSEL1(n)                BITFIELD_VAL(PMU_PMU_VSEL1, n)
#define PMU_POWER_SEL_CNT_SHIFT         8
#define PMU_POWER_SEL_CNT_MASK          (0x1F << PMU_POWER_SEL_CNT_SHIFT)
#define PMU_POWER_SEL_CNT(n)            BITFIELD_VAL(PMU_POWER_SEL_CNT, n)
#define PMU_PWR_SEL_DR                  (1 << 7)
#define PMU_PWR_SEL                     (1 << 6)
#define PMU_CLK_BG_EN                   (1 << 5)
#define PMU_CLK_BG_DIV_VALUE_SHIFT      0
#define PMU_CLK_BG_DIV_VALUE_MASK       (0x1F << PMU_CLK_BG_DIV_VALUE_SHIFT)
#define PMU_CLK_BG_DIV_VALUE(n)         BITFIELD_VAL(PMU_CLK_BG_DIV_VALUE, n)

// 1D   SLEEP ENABLE
#define PMU_SLEEP_EN                    (1 << 15)

// 1F   PMU_REG_INT_MASK
#define PMU_INT_MASK_USB_INSERT         (1 << 15)
#define PMU_INT_MASK_RTC1               (1 << 14)
#define PMU_INT_MASK_RTC0               (1 << 13)

// 20   PMU_REG_INT_EN
#define PMU_INT_EN_USB_INSERT           (1 << 15)
#define PMU_INT_EN_RTC1                 (1 << 14)
#define PMU_INT_EN_RTC0                 (1 << 13)

// 21   PMU_REG_USB_PIN_POL
#define PMU_USB_POL_RX_DP               (1 << 13)
#define PMU_USB_POL_RX_DM               (1 << 12)
#define PMU_EN_USBDIGPHY_CLK            (1 << 11)
#define PMU_RESETN_USBPHY_DR            (1 << 10)
#define PMU_RESETN_USBPHY_REG           (1 << 9)

// 29   PMU_REG_MIC_BIAS_A
#define PMU_MIC_BIASA_CHANSEL_SHIFT     14
#define PMU_MIC_BIASA_CHANSEL_MASK      (0x3 << PMU_MIC_BIASA_CHANSEL_SHIFT)
#define PMU_MIC_BIASA_CHANSEL(n)        BITFIELD_VAL(PMU_MIC_BIASA_CHANSEL, n)
#define PMU_MIC_BIASA_EN                (1 << 13)
#define PMU_MIC_BIASA_ENLPF             (1 << 12)
#define PMU_MIC_BIASA_LPFSEL_SHIFT      10
#define PMU_MIC_BIASA_LPFSEL_MASK       (0x3 << PMU_MIC_BIASA_LPFSEL_SHIFT)
#define PMU_MIC_BIASA_LPFSEL(n)         BITFIELD_VAL(PMU_MIC_BIASA_LPFSEL, n)
#define PMU_MIC_BIASA_VSEL_SHIFT        5
#define PMU_MIC_BIASA_VSEL_MASK         (0x1F << PMU_MIC_BIASA_VSEL_SHIFT)
#define PMU_MIC_BIASA_VSEL(n)           BITFIELD_VAL(PMU_MIC_BIASA_VSEL, n)
#define PMU_MIC_LDO_RES_SHIFT           1
#define PMU_MIC_LDO_RES_MASK            (0xF << PMU_MIC_LDO_RES_SHIFT)
#define PMU_MIC_LDO_RES(n)              BITFIELD_VAL(PMU_MIC_LDO_RES, n)
#define PMU_MIC_LDO_LOOPCTRL            (1 << 0)

// 2A   PMU_REG_MIC_BIAS_B
#define PMU_MIC_BIASB_CHANSEL_SHIFT     14
#define PMU_MIC_BIASB_CHANSEL_MASK      (0x3 << PMU_MIC_BIASB_CHANSEL_SHIFT)
#define PMU_MIC_BIASB_CHANSEL(n)        BITFIELD_VAL(PMU_MIC_BIASB_CHANSEL, n)
#define PMU_MIC_BIASB_EN                (1 << 13)
#define PMU_MIC_BIASB_ENLPF             (1 << 12)
#define PMU_MIC_BIASB_LPFSEL_SHIFT      10
#define PMU_MIC_BIASB_LPFSEL_MASK       (0x3 << PMU_MIC_BIASB_LPFSEL_SHIFT)
#define PMU_MIC_BIASB_LPFSEL(n)         BITFIELD_VAL(PMU_MIC_BIASB_LPFSEL, n)
#define PMU_MIC_BIASB_VSEL_SHIFT        5
#define PMU_MIC_BIASB_VSEL_MASK         (0x1F << PMU_MIC_BIASB_VSEL_SHIFT)
#define PMU_MIC_BIASB_VSEL(n)           BITFIELD_VAL(PMU_MIC_BIASB_VSEL, n)
#define PMU_MIC_LDO_EN                  (1 << 4)
#define PMU_MIC_LDO_PULLDOWN            (1 << 3)
#define PMU_USB_DEBOUNCE_EN             (1 << 2)
#define PMU_USB_NOLS_MODE               (1 << 1)
#define PMU_USB_INSERT_DET_EN           (1 << 0)

// 2B   PMU_REG_LED_CFG_IO1
#define REG_LED_IO1_IBIT_SHIFT              14
#define REG_LED_IO1_IBIT_MASK               (0x3 << REG_LED_IO1_IBIT_SHIFT)
#define REG_LED_IO1_IBIT(n)                 BITFIELD_VAL(REG_LED_IO1_IBIT, n)
#define REG_LED_IO1_OENB                    (1 << 13)
#define REG_LED_IO1_PDEN                    (1 << 12)
#define REG_LED_IO1_PU                      (1 << 11)
#define REG_LED_IO1_PUEN                    (1 << 10)
#define REG_LED_IO1_SEL_SHIFT               8
#define REG_LED_IO1_SEL_MASK                (0x3 << REG_LED_IO1_SEL_SHIFT)
#define REG_LED_IO1_SEL(n)                  BITFIELD_VAL(REG_LED_IO1_SEL, n)
#define REG_LED_IO1_RX_EN                   (1 << 7)

// 2F   PMU_REG_PWM2_EN
#define REG_LED0_OUT                    (1 << 0)

// 30   PMU_REG_PWM2_BR_EN
#define REG_PWM2_BR_EN                  (1 << 3)
#define PWM_SELECT_EN                   (1 << 2)
#define PWM_SELECT_INV                  (1 << 1)

// 31   PMU_REG_EFUSE_CTRL
#define REG_EFUSE_WRITE_COUNTER_SHIFT       8
#define REG_EFUSE_WRITE_COUNTER_MASK        (0xFF << REG_EFUSE_WRITE_COUNTER_SHIFT)
#define REG_EFUSE_WRITE_COUNTER(n)          BITFIELD_VAL(REG_EFUSE_WRITE_COUNTER, n)
#define REG_EFUSE_READ_COUNTER_SHIFT        4
#define REG_EFUSE_READ_COUNTER_MASK         (0xF << REG_EFUSE_READ_COUNTER_SHIFT)
#define REG_EFUSE_READ_COUNTER(n)           BITFIELD_VAL(REG_EFUSE_READ_COUNTER, n)
#define REG_EFUSE_PROGRAM_MODE_EN           (1 << 3)
#define REG_EFUSE_PU_AVDD                   (1 << 2)
#define REG_EFUSE_READ_MODE_EN              (1 << 1)
#define REG_EFUSE_CLK_EN                    (1 << 0)

// 32   PMU_REG_EFUSE_SEL
#define REG_EFUSE_PGMEN_OFF_COUNTER_SHIFT   12
#define REG_EFUSE_PGMEN_OFF_COUNTER_MASK    (0xF << REG_EFUSE_PGMEN_OFF_COUNTER_SHIFT)
#define REG_EFUSE_PGMEN_OFF_COUNTER(n)      BITFIELD_VAL(REG_EFUSE_PGMEN_OFF_COUNTER, n)
#define REG_EFUSE_PGMEN_ON_COUNTER_SHIFT    8
#define REG_EFUSE_PGMEN_ON_COUNTER_MASK     (0xF << REG_EFUSE_PGMEN_ON_COUNTER_SHIFT)
#define REG_EFUSE_PGMEN_ON_COUNTER(n)       BITFIELD_VAL(REG_EFUSE_PGMEN_ON_COUNTER, n)
#define REG_EFUSE_ADDRESS_SHIFT             0
#define REG_EFUSE_ADDRESS_MASK              (0xFF << REG_EFUSE_ADDRESS_SHIFT)
#define REG_EFUSE_ADDRESS(n)                BITFIELD_VAL(REG_EFUSE_ADDRESS, n)

// 34   PMU_REG_EFUSE_READ_TRIG
#define RESERVED_ANA                        (1 << 15)
#define CLK_32K_COUNT_NUM_SHIFT             11
#define CLK_32K_COUNT_NUM_MASK              (0xF << CLK_32K_COUNT_NUM_SHIFT)
#define CLK_32K_COUNT_NUM(n)                BITFIELD_VAL(CLK_32K_COUNT_NUM, n)
#define REG_IPTAT_CORE_I_SEL_SHIFT          5
#define REG_IPTAT_CORE_I_SEL_MASK           (0x3F << REG_IPTAT_CORE_I_SEL_SHIFT)
#define REG_IPTAT_CORE_I_SEL(n)             BITFIELD_VAL(REG_IPTAT_CORE_I_SEL, n)
#define DIG_IPTAT_CORE_EN                   (1 << 4)
#define REG_EFUSE_DATA_OUT_DR               (1 << 3)
#define REG_EFUSE_WRITE_AUTO_MODE           (1 << 2)
#define REG_EFUSE_TRIGGER_WRITE             (1 << 1)
#define REG_EFUSE_TRIGGER_READ              (1 << 0)

// 37   PMU_REG_WDT_CFG
#define POWERON_DETECT_EN                   (1 << 10)
#define MERGE_INTR                          (1 << 9)
#define REG_WDT_EN                          (1 << 8)
#define REG_WDT_RESET_EN                    (1 << 7)

// 3C   PMU_REG_PWMB_EN
#define REG_LED1_OUT                        (1 << 0)

// 3D   PMU_REG_PWMB_BR_EN
#define REG_PWMB_BR_EN                      (1 << 3)
#define PWMB_SELECT_EN                      (1 << 2)
#define PWMB_SELECT_INV                     (1 << 1)

// 3E   PMU_REG_LED_CFG_IO2
#define REG_LED_IO2_IBIT_SHIFT              14
#define REG_LED_IO2_IBIT_MASK               (0x3 << REG_LED_IO2_IBIT_SHIFT)
#define REG_LED_IO2_IBIT(n)                 BITFIELD_VAL(REG_LED_IO1_IBIT, n)
#define REG_LED_IO2_OENB                    (1 << 13)
#define REG_LED_IO2_PDEN                    (1 << 12)
#define REG_LED_IO2_PU                      (1 << 11)
#define REG_LED_IO2_PUEN                    (1 << 10)
#define REG_LED_IO2_SEL_SHIFT               8
#define REG_LED_IO2_SEL_MASK                (0x3 << REG_LED_IO2_SEL_SHIFT)
#define REG_LED_IO2_SEL(n)                  BITFIELD_VAL(REG_LED_IO1_SEL, n)
#define REG_LED_IO2_RX_EN                   (1 << 7)

// 40   PMU_REG_USB_CFG2
#ifdef CHIP_BEST2001
#define RESERVED_40                         (1 << 15)
#define RTC_INTR_TMP_MERGED_MSK             (1 << 14)
#define GPADC_INTR_MERGED_MSK               (1 << 13)
#define CHARGE_INTR_MERGED_MSK              (1 << 12)
#else
#define RESERVED_40_SHIFT                   12
#define RESERVED_40_MASK                    (0xF << RESERVED_40_SHIFT)
#define RESERVED_40(n)                      BITFIELD_VAL(RESERVED_40, n)
#endif
#define USB_PU_AVDD33                       (1 << 11)
#define USB_PU_AVDD11                       (1 << 10)
#define USB_LOOP_BACK_REG                   (1 << 9)
#define USB_HYS_EN_IN_REG                   (1 << 8)
#define USB_BYP_SUSPENDM_REG                (1 << 7)
#define USB_DISCON_DET_EN                   (1 << 6)
#define USB_FS_LS_SEL_IN                    (1 << 5)
#define USB_FS_EDGE_SEL_IN_REG              (1 << 4)
#define USB_FS_DRV_SL_REG                   (1 << 3)
#define USB_DISCON_VTHSEL_REG_SHIFT         0
#define USB_DISCON_VTHSEL_REG_MASK          (0x7 << USB_DISCON_VTHSEL_REG_SHIFT)
#define USB_DISCON_VTHSEL_REG(n)            BITFIELD_VAL(USB_DISCON_VTHSEL_REG, n)

// 41   PMU_REG_USB_CFG3
#ifdef CHIP_BEST2001
#define USB_INTR_MERGED_MSK                 (1 << 15)
#define POWER_ON_INTR_MERGED_MSK            (1 << 14)
#define PMU_GPIO_INTR_MSKED1_MERGED_MSK     (1 << 13)
#define PMU_GPIO_INTR_MSKED2_MERGED_MSK     (1 << 12)
#define WDT_INTR_MSKED_MERGED_MSK           (1 << 11)
#else
#define RESERVED_41_SHIFT                   11
#define RESERVED_41_MASK                    (0x1F << RESERVED_41_SHIFT)
#define RESERVED_41(n)                      BITFIELD_VAL(RESERVED_41, n)
#endif
#define USB_ATEST_SELX_DISCON               (1 << 10)
#define USB_DTEST_SEL_REG_SHIFT             8
#define USB_DTEST_SEL_REG_MASK              (0x3 << USB_DTEST_SEL_REG_SHIFT)
#define USB_DTEST_SEL_REG(n)                BITFIELD_VAL(USB_DTEST_SEL_REG, n)
#define USB_DTEST_SEL_TX_REG_SHIFT          6
#define USB_DTEST_SEL_TX_REG_MASK           (0x3 << USB_DTEST_SEL_TX_REG_SHIFT)
#define USB_DTEST_SEL_TX_REG(n)             BITFIELD_VAL(USB_DTEST_SEL_TX_REG, n)
#define USB_DTESTEN_TX_REG                  (1 << 5)
#define USB_DTEST_SEL_FS_IN_REG_SHIFT       3
#define USB_DTEST_SEL_FS_IN_REG_MASK        (0x3 << USB_DTEST_SEL_FS_IN_REG_SHIFT)
#define USB_DTEST_SEL_FS_IN_REG(n)          BITFIELD_VAL(USB_DTEST_SEL_FS_IN_REG, n)
#define USB_DTESTEN2_FS_IN_REG              (1 << 2)
#define USB_DTESTEN1_FS_IN_REG              (1 << 1)
#define USB_ATEST_EN_DISCON_REG             (1 << 0)

// 43   PMU_REG_WDT_INT_CFG
#define REG_LOW_LEVEL_INTR_SEL1             (1 << 15)
#define REG_WDT_INTR_EN                     (1 << 14)
#define REG_WDT_INTR_MSK                    (1 << 13)
#define LDO_DCDC2ANA_VBIT_DSLEEP_SHIFT      8
#define LDO_DCDC2ANA_VBIT_DSLEEP_MASK       (0x1F << LDO_DCDC2ANA_VBIT_DSLEEP_SHIFT)
#define LDO_DCDC2ANA_VBIT_DSLEEP(n)         BITFIELD_VAL(LDO_DCDC2ANA_VBIT_DSLEEP, n)
#define CFG_REG_FSTXDB                      (1 << 7)
#define CFG_REG_FSTXD                       (1 << 6)
#define CFG_REG_FSTXEN                      (1 << 5)
#define CFG_REG_OPMODE_SHIFT                3
#define CFG_REG_OPMODE_MASK                 (0x3 << CFG_REG_OPMODE_SHIFT)
#define CFG_REG_OPMODE(n)                   BITFIELD_VAL(CFG_REG_OPMODE, n)
#define CFG_REG_XCVRSEL                     (1 << 2)
#define CFG_REG_TERM                        (1 << 1)
#define CFG_REG_FSLS_SEL                    (1 << 0)

// 45   PMU_REG_MIC_BIAS_C
#define CLK_32K_SEL_1                       (1 << 15)
#define REG_EDGE_INTR_SEL2                  (1 << 14)
#define REG_POS_INTR_SEL2                   (1 << 13)
#define REG_EDGE_INTR_SEL1                  (1 << 12)
#define REG_POS_INTR_SEL1                   (1 << 11)
#define REG_MIC_BIASC_CHANSEL_SHIFT         9
#define REG_MIC_BIASC_CHANSEL_MASK          (0x3 << REG_MIC_BIASC_CHANSEL_SHIFT)
#define REG_MIC_BIASC_CHANSEL(n)            BITFIELD_VAL(REG_MIC_BIASC_CHANSEL, n)
#define REG_MIC_BIASC_EN                    (1 << 8)
#define REG_MIC_BIASC_ENLPF                 (1 << 7)
#define REG_MIC_BIASC_LPFSEL_SHIFT          5
#define REG_MIC_BIASC_LPFSEL_MASK           (0x3 << REG_MIC_BIASC_LPFSEL_SHIFT)
#define REG_MIC_BIASC_LPFSEL(n)             BITFIELD_VAL(REG_MIC_BIASC_LPFSEL, n)
#define REG_MIC_BIASC_VSEL_SHIFT            0
#define REG_MIC_BIASC_VSEL_MASK             (0x1F << REG_MIC_BIASC_VSEL_SHIFT)
#define REG_MIC_BIASC_VSEL(n)               BITFIELD_VAL(REG_MIC_BIASC_VSEL, n)

// 46   PMU_REG_UART1_CFG
#define REG_GPIO_I_SEL                      (1 << 15)
#define PMU_DB_BYPASS1                      (1 << 14)
#define PMU_DB_TARGET1_SHIFT                6
#define PMU_DB_TARGET1_MASK                 (0xFF << PMU_DB_TARGET1_SHIFT)
#define PMU_DB_TARGET1(n)                   BITFIELD_VAL(PMU_DB_TARGET1, n)
#define REG_PMU_UART_DR1                    (1 << 5)
#define REG_PMU_UART_TX1                    (1 << 4)
#define REG_PMU_UART_OENB1                  (1 << 3)
#define REG_UART_LEDA_SEL                   (1 << 2)
#define REG_PMU_GPIO_INTR_MSK1              (1 << 1)
#define REG_PMU_GPIO_INTR_EN1               (1 << 0)

// 47   PMU_REG_UART2_CFG
#define REG_LOW_LEVEL_INTR_SEL2             (1 << 15)
#define PMU_DB_BYPASS2                      (1 << 14)
#define PMU_DB_TARGET2_SHIFT                6
#define PMU_DB_TARGET2_MASK                 (0xFF << PMU_DB_TARGET2_SHIFT)
#define PMU_DB_TARGET2(n)                   BITFIELD_VAL(PMU_DB_TARGET2, n)
#define REG_PMU_UART_DR2                    (1 << 5)
#define REG_PMU_UART_TX2                    (1 << 4)
#define REG_PMU_UART_OENB2                  (1 << 3)
#define REG_UART_LEDB_SEL                   (1 << 2)
#define REG_PMU_GPIO_INTR_MSK2              (1 << 1)
#define REG_PMU_GPIO_INTR_EN2               (1 << 0)

// 48   PMU_REG_LED_IO_IN
#define PMU_GPIO_INTR_MSKED1                (1 << 15)
#define PMU_GPIO_INTR_MSKED2                (1 << 14)
#define LED_IO1_IN_DB                       (1 << 13)
#define LED_IO2_IN_DB                       (1 << 12)
#define WDT_INTR_MSKED                      (1 << 11)

#define REG_PMU_GPIO_INTR_CLR1              (1 << 15)
#define REG_PMU_GPIO_INTR_CLR2              (1 << 14)
#define REG_WDT_INTR_CLR                    (1 << 13)

// 4A  PMW_REG_DIG_BUCK_VOLT
#define PMU_BUCK_VCORE_NORMAL(n)        (((n) & 0xFF) << 8)
#define PMU_BUCK_VCORE_NORMAL_MASK      (0xFF << 8)
#define PMU_BUCK_VCORE_NORMAL_SHIFT     (8)
#define PMU_BUCK_VCORE_DSLEEP(n)        (((n) & 0xFF) << 0)
#define PMU_BUCK_VCORE_DSLEEP_MASK      (0xFF << 0)
#define PMU_BUCK_VCORE_DSLEEP_SHIFT     (0)

// 4F   PMU_REG_POWER_OFF
#define PMU_SOFT_POWER_OFF              (1 << 0)

// 50   PMU_REG_INT_STATUS
#define PMU_INT_STATUS_USB_INSERT           (1 << 15)
#define PMU_INT_STATUS_RTC1                 (1 << 14)
#define PMU_INT_STATUS_RTC0                 (1 << 13)
#define KEY_ERR1_INTR                       (1 << 12)
#define KEY_ERR0_INTR                       (1 << 11)
#define KEY_PRESS_INTR                      (1 << 10)
#define KEY_RELEASE_INTR                    (1 << 9)
#define SAMPLE_PERIOD_DONE_INTR             (1 << 8)
#define CHAN_DATA_VALID_INTR_SHIFT          0
#define CHAN_DATA_VALID_INTR_MASK           (0xFF << CHAN_DATA_VALID_INTR_SHIFT)
#define CHAN_DATA_VALID_INTR(n)             BITFIELD_VAL(CHAN_DATA_VALID_INTR, n)

// 51   PMU_REG_INT_MSKED_STATUS
// 51   PMU_REG_INT_CLR
#define PMU_INT_CLR_USB_INSERT              (1 << 15)
#define PMU_INT_CLR_RTC1                    (1 << 14)
#define PMU_INT_CLR_RTC0                    (1 << 13)
#define KEY_ERR1_INTR_MSKED                 (1 << 12)
#define KEY_ERR0_INTR_MSKED                 (1 << 11)
#define KEY_PRESS_INTR_MSKED                (1 << 10)
#define KEY_RELEASE_INTR_MSKED              (1 << 9)
#define SAMPLE_DONE_INTR_MSKED              (1 << 8)
#define CHAN_DATA_INTR_MSKED_SHIFT          0
#define CHAN_DATA_INTR_MSKED_MASK           (0xFF << CHAN_DATA_INTR_MSKED_SHIFT)
#define CHAN_DATA_INTR_MSKED(n)             BITFIELD_VAL(CHAN_DATA_INTR_MSKED, n)

// 53   PMU_REG_EFUSE_VAL
#define SMIC_EFUSE_A_SHIFT                  8
#define SMIC_EFUSE_A_MASK                   (0xFF << SMIC_EFUSE_A_SHIFT)
#define SMIC_EFUSE_A(n)                     BITFIELD_VAL(SMIC_EFUSE_A, n)
#define SMIC_EFUSE_Q_SHIFT                  0
#define SMIC_EFUSE_Q_MASK                   (0xFF << SMIC_EFUSE_Q_SHIFT)
#define SMIC_EFUSE_Q(n)                     BITFIELD_VAL(SMIC_EFUSE_Q, n)

// 5E   PMU_REG_CHARGER_STATUS
#define PMU_POWER_ON_RELEASE                (1 << 15)
#define PMU_POWER_ON_PRESS                  (1 << 14)
#define PMU_AC_ON_DET_OUT_MASKED            (1 << 4)
#define PMU_AC_ON_DET_IN_MASKED             (1 << 3)
#define PMU_AC_ON                           (1 << 2)
#define PMU_AC_ON_DET_OUT                   (1 << 1)
#define PMU_AC_ON_DET_IN                    (1 << 0)

// 5F   PMU_REG_USB_PIN_STATUS
#define PMU_USB_STATUS_RX_DM                (1 << 10)
#define PMU_USB_STATUS_RX_DP                (1 << 9)

// 68   VMEM SETTING
#define PMU_MEM_LP_MODE_EN              (1<<15)
#define PMU_MEM_LP_EN_DR                (1<<14)
#define PMU_MEM_LP_EN_REG               (1<<13)
#define PMU_MEM_DSLEEP_ON               (1<<12)
#define PMU_MEM_VMEM_DR                 (1<<11)
#define PMU_MEM_VMEM_EN                 (1<<10)
#define PMU_MEM_NORMAL_VOLT(n)          (((n) & 0x1F) << 5)
#define PMU_MEM_NORMAL_VOLT_MASK        (0x1F << 5)
#define PMU_MEM_NORMAL_VOLT_SHIFT       (5)
#define PMU_MEM_DSLEEP_VOLT(n)          (((n) & 0x1F) << 0)
#define PMU_MEM_DSLEEP_VOLT_MASK        (0x1F << 0)
#define PMU_MEM_DSLEEP_VOLT_SHIFT       (0)

// WFRF_REG_2D
#define REG_WIFI_BBPLL_CAL_CLK_SEL          (1 << 0)
#define REG_WIFI_BBPLL_CLK_EN_SHIFT         1
#define REG_WIFI_BBPLL_CLK_EN_MASK          (0x1F << REG_WIFI_BBPLL_CLK_EN_SHIFT)
#define REG_WIFI_BBPLL_CLK_EN(n)            BITFIELD_VAL(REG_WIFI_BBPLL_CLK_EN, n)
#define REG_WIFI_BBPLL_DIVN_MAC             (1 << 6)
#define REG_WIFI_BBPLL_DIVN_ADC_SHIFT       7
#define REG_WIFI_BBPLL_DIVN_ADC_MASK        (0x7 << REG_WIFI_BBPLL_DIVN_ADC_SHIFT)
#define REG_WIFI_BBPLL_DIVN_ADC(n)          BITFIELD_VAL(REG_WIFI_BBPLL_DIVN_ADC, n)
#define REG_WIFI_BBPLL_DIVN_MCU_SHIFT       10
#define REG_WIFI_BBPLL_DIVN_MCU_MASK        (0x1F << REG_WIFI_BBPLL_DIVN_MCU_SHIFT)
#define REG_WIFI_BBPLL_DIVN_MCU(n)          BITFIELD_VAL(REG_WIFI_BBPLL_DIVN_MCU, n)
#define REG_WIFI_BBPLL_CPMODE               (1 << 15)

// WFRF_REG_2E
#define REG_WIFI_BBPLL_DIVN_PSRAM_SHIFT     0
#define REG_WIFI_BBPLL_DIVN_PSRAM_MASK      (0x1F << REG_WIFI_BBPLL_DIVN_PSRAM_SHIFT)
#define REG_WIFI_BBPLL_DIVN_PSRAM(n)        BITFIELD_VAL(REG_WIFI_BBPLL_DIVN_PSRAM, n)
#define REG_WIFI_BBPLL_BUF_VRES_SHIFT       5
#define REG_WIFI_BBPLL_BUF_VRES_MASK        (0x7 << REG_WIFI_BBPLL_BUF_VRES_SHIFT)
#define REG_WIFI_BBPLL_BUF_VRES(n)          BITFIELD_VAL(REG_WIFI_BBPLL_BUF_VRES, n)
#define REG_WIFI_BBPLL_BW_SEL_SHIFT         8
#define REG_WIFI_BBPLL_BW_SEL_MASK          (0xF << REG_WIFI_BBPLL_BW_SEL_SHIFT)
#define REG_WIFI_BBPLL_BW_SEL(n)            BITFIELD_VAL(REG_WIFI_BBPLL_BW_SEL, n)
#define REG_WIFI_BBPLL_DIV_DLYCAP_SHIFT     12
#define REG_WIFI_BBPLL_DIV_DLYCAP_MASK      (0xF << REG_WIFI_BBPLL_DIV_DLYCAP_SHIFT)
#define REG_WIFI_BBPLL_DIV_DLYCAP(n)        BITFIELD_VAL(REG_WIFI_BBPLL_DIV_DLYCAP, n)

// WFRF_REG_8F
#define REG_BG_5G_PU_START                  (1 << 12)
#define REG_BG_2G4_PU_START                 (1 << 11)

enum PMU_REG_T {
    PMU_REG_METAL_ID            = 0x00,
    PMU_REG_POWER_KEY_CFG       = 0x02,
    PMU_REG_BIAS_CFG            = 0x03,
    PMU_REG_CHARGER_CFG         = 0x05,
    PMU_REG_ANA_CFG             = 0x07,
    PMU_REG_DIG_CFG             = 0x08,
    PMU_REG_IO_CFG              = 0x09,
    PMU_REG_GP_CFG              = 0x0A,
    PMU_REG_USB_CFG             = 0x0B,
    PMU_REG_CRYSTAL_CFG         = 0x0C,
    PMU_REG_CODEC_CFG           = 0x0E,
    PMU_REG_PWRUP_MOD           = 0x10,
    PMU_REG_BUCK_VOLT           = 0x13,
    PMU_REG_DCDC_CFG            = 0x14,
    PMU_REG_PWR_SEL             = 0x1A,
    PMU_REG_SLEEP_CFG           = 0x1D,
    PMU_REG_INT_MASK            = 0x1F,
    PMU_REG_INT_EN              = 0x20,
    PMU_REG_USB_PIN_POL         = 0x21,
    PMU_REG_RTC_DIV_1HZ         = 0x22,
    PMU_REG_RTC_LOAD_LOW        = 0x23,
    PMU_REG_RTC_LOAD_HIGH       = 0x24,
    PMU_REG_RTC_MATCH1_LOW      = 0x27,
    PMU_REG_RTC_MATCH1_HIGH     = 0x28,
    PMU_REG_MIC_BIAS_A          = 0x29,
    PMU_REG_MIC_BIAS_B          = 0x2A,
    PMU_REG_LED_CFG_IO1         = 0x2B,
    PMU_REG_USB11_CFG           = 0x2C,
    PMU_REG_PWM2_TOGGLE         = 0x2D,
    PMU_REG_PWM2_EN             = 0x2F,
    PMU_REG_PWM2_BR_EN          = 0x30,
    PMU_REG_EFUSE_CTRL          = 0x31,
    PMU_REG_EFUSE_SEL           = 0x32,
    PMU_REG_EFUSE_READ_TRIG     = 0x34,
    PMU_REG_WDT_RESET_TIMER     = 0x36,
    PMU_REG_WDT_CFG             = 0x37,
    PMU_REG_PWMB_TOGGLE         = 0x3A,
    PMU_REG_PWMB_EN             = 0x3C,
    PMU_REG_PWMB_BR_EN          = 0x3D,
    PMU_REG_LED_CFG_IO2         = 0x3E,
    PMU_REG_USB_CFG2            = 0x40,
    PMU_REG_USB_CFG3            = 0x41,
    PMU_REG_WDT_INT_CFG         = 0x43,
    PMU_REG_BUCK_CFG1           = 0x44,
    PMU_REG_MIC_BIAS_C          = 0x45,
    PMU_REG_UART1_CFG           = 0x46,
    PMU_REG_UART2_CFG           = 0x47,
    PMU_REG_LED_IO_IN           = 0x48,
    PMU_REG_BUCK_CFG2           = 0x49,
    PMW_REG_DIG_BUCK_VOLT       = 0x4A,
    PMU_REG_WDT_IRQ_TIMER       = 0x4D,
    PMU_REG_POWER_OFF           = 0x4F,
    PMU_REG_INT_STATUS          = 0x50,
    PMU_REG_INT_MSKED_STATUS    = 0x51,
    PMU_REG_INT_CLR             = 0x51,
    PMU_REG_EFUSE_VAL           = 0x53,
    PMU_REG_RTC_VAL_LOW         = 0x54,
    PMU_REG_RTC_VAL_HIGH        = 0x55,
    PMU_REG_CHARGER_STATUS      = 0x5E,
    PMU_REG_USB_PIN_STATUS      = 0x5F,
    PMU_REG_MEM_CFG             = 0x68,

    PMU_REG_MODULE_START        = PMU_REG_ANA_CFG,

    ANA_REG_00                  = 0x00,
    RF_REG_00                   = 0x00,

    WFRF_REG_00                 = 0x00,
    WFRF_REG_2D                 = 0x2D,
    WFRF_REG_2E                 = 0x2E,
    WFRF_REG_35                 = 0x35,
    WFRF_REG_41                 = 0x41,
    WFRF_REG_8F                 = 0x8F,
    WFRF_REG_BD                 = 0xBD,
    WFRF_REG_BE                 = 0xBE,
};

enum PMU_VCORE_REQ_T {
    PMU_VCORE_FLASH_WRITE_ENABLED   = (1 << 0),
    PMU_VCORE_FLASH_FREQ_HIGH       = (1 << 1),
    PMU_VCORE_FLASH_FREQ_MEDIUM     = (1 << 2),
    PMU_VCORE_USB_ENABLED           = (1 << 3),
    PMU_VCORE_IIR_FREQ_MEDIUM       = (1 << 4),
    PMU_VCORE_IIR_FREQ_HIGH         = (1 << 5),
    PMU_VCORE_SYS_FREQ_MEDIUM       = (1 << 6),
    PMU_VCORE_SYS_FREQ_HIGH         = (1 << 7),
    PMU_VCORE_SYS_FREQ_ULTRAHIGH    = (1 << 8),
};

union BOOT_SETTINGS_T {
    struct {
        unsigned short usb_dld_dis      :1;
        unsigned short uart_dld_en      :1;
        unsigned short trace_en         :1;
        unsigned short pll_dis          :1;
        unsigned short uart_baud_div2   :1;
        unsigned short sec_freq_div2    :1;
        unsigned short crystal_freq     :2;
        unsigned short timeout_div      :2;
        unsigned short uart_connected   :1;
        unsigned short uart_1p8v        :1;
        unsigned short chksum           :4;
    };
    unsigned short reg;
};

enum PMU_MODUAL_T {
    PMU_ANA,
    PMU_DIG,
    PMU_IO,
    PMU_GP,//no use in 2001
    PMU_USB,
    PMU_CRYSTAL,//no use in 2001
    PMU_NO_MOD,
    PMU_CODEC,
    PMU_MEM,
};

struct PMU_MODULE_CFG_T {
    unsigned short manual_bit;
    unsigned short ldo_en;
    unsigned short lp_mode;
    unsigned short dsleep_mode;
    unsigned short dsleep_v;
    unsigned short dsleep_v_shift;
    unsigned short normal_v;
    unsigned short normal_v_shift;
};

#define PMU_MOD_CFG_VAL(m)              { \
    PMU_##m##_V##m##_DR, PMU_##m##_V##m##_EN, \
    PMU_##m##_LP_MODE_EN, PMU_##m##_DSLEEP_ON, \
    PMU_##m##_DSLEEP_VOLT_MASK, PMU_##m##_DSLEEP_VOLT_SHIFT,\
    PMU_##m##_NORMAL_VOLT_MASK, PMU_##m##_NORMAL_VOLT_SHIFT }

static const struct PMU_MODULE_CFG_T pmu_module_cfg[] = {
    PMU_MOD_CFG_VAL(ANA),
    PMU_MOD_CFG_VAL(DIG),
    PMU_MOD_CFG_VAL(IO),
    {0},
    PMU_MOD_CFG_VAL(USB),
    {0},
    {0},
    PMU_MOD_CFG_VAL(CODEC),
    PMU_MOD_CFG_VAL(MEM),
};

#define OPT_TYPE                        const

static OPT_TYPE bool vcodec_off =
#ifdef VCODEC_OFF
    true;
#else
    false;
#endif
static OPT_TYPE uint8_t ana_act_dcdc =
#ifdef VANA_1P5V
    PMU_DCDC_ANA_1_5V;
#elif defined(VANA_1P6V)
    PMU_DCDC_ANA_1_6V;
#elif defined(VANA_1P66V)
    PMU_DCDC_ANA_1_66V;
#elif defined(VANA_1P7V)
    PMU_DCDC_ANA_1_7V;
#elif defined(VANA_1P9V)
    PMU_DCDC_ANA_1_9V;
#else
    PMU_DCDC_ANA_1_8V;
#endif
static OPT_TYPE POSSIBLY_UNUSED uint16_t vcodec_mv = (uint16_t)(VCODEC_VOLT * 1000);

static enum PMU_POWER_MODE_T BOOT_BSS_LOC pmu_power_mode = PMU_POWER_MODE_NONE;
static enum PMU_POWER_MODE_T POSSIBLY_UNUSED pmu_active_power_mode = PMU_POWER_MODE_NONE;

static enum PMU_VCORE_REQ_T BOOT_BSS_LOC pmu_vcore_req;

static enum PMU_USB_PIN_CHK_STATUS_T usb_pin_status;

static PMU_USB_PIN_CHK_CALLBACK usb_pin_callback;

static PMU_CHARGER_IRQ_HANDLER_T charger_irq_handler;

#ifdef PMU_IRQ_UNIFIED
static bool gpio_irq_en[2];
static HAL_GPIO_PIN_IRQ_HANDLER gpio_irq_handler[2];

static PMU_WDT_IRQ_HANDLER_T wdt_irq_handler;

static PMU_IRQ_UNIFIED_HANDLER_T pmu_irq_hdlrs[PMU_IRQ_TYPE_QTY];
#endif

static uint8_t SRAM_BSS_DEF(vio_risereq_map);
STATIC_ASSERT(sizeof(vio_risereq_map) * 8 >= PMU_VIORISE_REQ_USER_QTY, "vio_risereq_map size too small");

static uint8_t SRAM_DATA_DEF(vio_act_normal) = IO_VOLT_ACTIVE_NORMAL;
static uint8_t SRAM_DATA_DEF(vio_act_rise) = IO_VOLT_ACTIVE_RISE;
static uint8_t SRAM_DATA_DEF(vio_lp) = IO_VOLT_SLEEP;

static const uint8_t ana_lp_dcdc = PMU_DCDC_ANA_1_6V;

// Move all the data/bss invovled in pmu_open() to .sram_data/.sram_bss,
// so that pmu_open() can be called at the end of BootInit(),
// for data/bss is initialized after BootInit().
static const uint8_t dig_lp_ldo = PMU_VDIG_0_7V;
static const uint8_t dig_lp_dcdc = PMU_DCDC_DIG_0_8V;

static uint8_t BOOT_DATA_LOC audpll_codec_div = 38;
static uint8_t BOOT_DATA_LOC bbpll_dig_div = 5;
static uint8_t BOOT_DATA_LOC bbpll_psram_div = 0xa;

static uint16_t wdt_irq_timer;
static uint16_t wdt_reset_timer;

#if defined(_AUTO_TEST_)
static bool at_skip_shutdown = false;

void pmu_at_skip_shutdown(bool enable)
{
    at_skip_shutdown = enable;
}
#endif

#ifdef RTC_ENABLE
struct PMU_RTC_CTX_T {
    bool enabled;
    bool alarm_set;
    uint32_t alarm_val;
};

static struct PMU_RTC_CTX_T BOOT_BSS_LOC rtc_ctx;

static PMU_RTC_IRQ_HANDLER_T rtc_irq_handler;

static void BOOT_TEXT_SRAM_LOC pmu_rtc_save_context(void)
{
    if (pmu_rtc_enabled()) {
        rtc_ctx.enabled = true;
        if (pmu_rtc_alarm_status_set()) {
            rtc_ctx.alarm_set = true;
            rtc_ctx.alarm_val = pmu_rtc_get_alarm();
        }
    } else {
        rtc_ctx.enabled = false;
    }
}

static void pmu_rtc_restore_context(void)
{
    uint32_t rtc_val;

    if (rtc_ctx.enabled) {
        pmu_rtc_enable();
        if (rtc_ctx.alarm_set) {
            rtc_val = pmu_rtc_get();
            if (rtc_val - rtc_ctx.alarm_val <= 1 || rtc_ctx.alarm_val - rtc_val < 5) {
                rtc_ctx.alarm_val = rtc_val + 5;
            }
            pmu_rtc_set_alarm(rtc_ctx.alarm_val);
        }
    }
}
#endif

static unsigned int NOINLINE BOOT_TEXT_SRAM_LOC pmu_count_zeros(unsigned int val, unsigned int bits)
{
    int cnt = 0;
    int i;

    for (i = 0; i < bits; i++) {
        if ((val & (1 << i)) == 0) {
            cnt++;
        }
    }

    return cnt;
}

uint32_t BOOT_TEXT_FLASH_LOC read_hw_metal_id(void)
{
    int ret;
    uint16_t val;
    uint32_t metal_id;
    union BOOT_SETTINGS_T boot;

#ifdef RTC_ENABLE
    // RTC will be restored in pmu_open()
    pmu_rtc_save_context();
#endif

    // Reset PMU (to recover from a possible insane state, e.g., ESD reset)
    pmu_write(PMU_REG_METAL_ID, 0xCAFE);
    pmu_write(PMU_REG_METAL_ID, 0x5FEE);
    hal_sys_timer_delay(US_TO_TICKS(500));

#if defined(PMU_FULL_INIT) || (!defined(FPGA) && !defined(PROGRAMMER))
    // Reset WFRF
    //wfrf_write(WFRF_REG_00, 0xCAFE);
    //wfrf_write(WFRF_REG_00, 0x5FEE);
    //hal_sys_timer_delay(US_TO_TICKS(500));

    // Reset RF
    rf_write(RF_REG_00, 0xCAFE);
    rf_write(RF_REG_00, 0x5FEE);
    hal_sys_timer_delay(US_TO_TICKS(500));

    // Reset ANA
    ana_write(ANA_REG_00, 0xCAFE);
    ana_write(ANA_REG_00, 0x5FEE);
    hal_sys_timer_delay(US_TO_TICKS(500));
#endif

    ret = pmu_get_efuse(PMU_EFUSE_PAGE_BOOT, &boot.reg);
    if (ret) {
        boot.reg = 0;
    } else {
        if (pmu_count_zeros(boot.reg, 12) != boot.chksum) {
            boot.reg = 0;
        } else {
            boot.crystal_freq &= 0x1;
        }
    }
    hal_cmu_set_crystal_freq_index(boot.crystal_freq);
    // Update ISPI cfg
    ret = hal_analogif_open();
    if (ret) {
        SAFE_PROGRAM_STOP();
    }

    pmu_read(PMU_REG_METAL_ID, &val);
    metal_id = GET_BITFIELD(val, PMU_METAL_ID);

    // Enable clock
    rf_write(0x10, 0x8cac); // fx4 fine tune dr = 1
    rf_write(0x16, 0x1087); // fx4 fine tune data = 111
    rf_write(0x9b, 0xf9ff); // idle bias current config
    rf_write(0x9c, 0x7cff); // idle bias current config, bit14 is set to 1
    rf_write(0x9d, 0xf9ff); // tx bias current config
    rf_write(0x9e, 0x7cff); // tx bias current config, bit14 is set to 1
    rf_write(0x9f, 0xd1ff); // rx bias current config
    rf_write(0xa0, 0x5cfe); // rx bias current config, bit14 is set to 1
    // rf_write(0x0f, 0x8e42); // enable fx4 52m
    // rf_write(0x0f, 0x9e42); // enable fx4 104m
    // rf_write(0x0f, 0xae42); // enable fx4 156m

#ifdef ANA_26M_X6_ENABLE
    rf_write(0xF, 0x0E47);
#elif defined(ANA_26M_X4_ENABLE)
    rf_write(0xF, 0x4E47);
#else
    rf_write(0xF, 0x0E47);
#endif

    //BBPLL must run at 1920MHz in 2001 WIFI chip
    wfrf_read(WFRF_REG_8F, &val);
    val |= REG_BG_5G_PU_START;
    val |= REG_BG_2G4_PU_START;
    wfrf_write(WFRF_REG_8F, val);
    if (boot.crystal_freq == 0) {//26M
        wfrf_write(WFRF_REG_BD, 0x9D89);
        wfrf_write(WFRF_REG_BE, 0x49D8);
    } else {//40M
        //BBPLL REF CLK 20MHz
        wfrf_write(WFRF_REG_BD, 0x0);
        wfrf_write(WFRF_REG_BE, 0x6000);
    }
    //xtal_cmom: 0x100
    wfrf_write(WFRF_REG_35, 0xff00);


#if defined(MCU_HIGH_PERFORMANCE_MODE_320)
    pmu_pll_div_set(HAL_CMU_PLL_BB, PMU_PLL_DIV_PSRAM, 6);
#else
    pmu_pll_div_set(HAL_CMU_PLL_BB, PMU_PLL_DIV_PSRAM, 5);
#endif

    //DDR PLL
    ret = hal_phyif_open(SPIPHY_PSRAMUHS0_CS);
    if (ret) {
        SAFE_PROGRAM_STOP();
    }
    if (boot.crystal_freq == 0)
        psramuhsphy0_write(0x35, 0x01b7);
    else
        psramuhsphy0_write(0x35, 0x00b7);
#if (PSRAMUHS_SPEED == 350)
    //2100M, div3
    if (boot.crystal_freq == 0) {
        psramuhsphy0_write(0x39, 0xec4f);
        psramuhsphy0_write(0x3a, 0x50c4);
    } else {
        psramuhsphy0_write(0x39, 0x0);
        psramuhsphy0_write(0x3a, 0x3480);
    }
    psramuhsphy0_write(0x31, 0x63e);
#elif (PSRAMUHS_SPEED == 400)
    //2400M, div3
    if (boot.crystal_freq == 0) {
        psramuhsphy0_write(0x39, 0xc4ec);
        psramuhsphy0_write(0x3a, 0x5c4e);
    } else {
        psramuhsphy0_write(0x39, 0x0);
        psramuhsphy0_write(0x3a, 0x3c00);
    }
    psramuhsphy0_write(0x31, 0x63e);
#elif (PSRAMUHS_SPEED == 600)
    //2400M, div2
    if (boot.crystal_freq == 0) {
        psramuhsphy0_write(0x39, 0xc4ec);
        psramuhsphy0_write(0x3a, 0x5c4e);
    } else {
        psramuhsphy0_write(0x39, 0x0);
        psramuhsphy0_write(0x3a, 0x3c00);
    }
    psramuhsphy0_write(0x31, 0x42e);
#elif (PSRAMUHS_SPEED == 800)
    //1600M, div0
    if (boot.crystal_freq == 0) {
        psramuhsphy0_write(0x39, 0xd89d);
        psramuhsphy0_write(0x3a, 0x3d89);
    } else {
        psramuhsphy0_write(0x39, 0x0);
        psramuhsphy0_write(0x3a, 0x2800);
    }
    psramuhsphy0_write(0x31, 0xe);
#elif (PSRAMUHS_SPEED == 900)
    //1800M, div0
    if (boot.crystal_freq == 0) {
        psramuhsphy0_write(0x39, 0x13b1);
        psramuhsphy0_write(0x3a, 0x453b);
    } else {
        psramuhsphy0_write(0x39, 0x0);
        psramuhsphy0_write(0x3a, 0x2d00);
    }
    psramuhsphy0_write(0x31, 0xe);
#elif (PSRAMUHS_SPEED == 1000)
    //2000M, div0
    if (boot.crystal_freq == 0) {
        psramuhsphy0_write(0x39, 0x4ec5);
        psramuhsphy0_write(0x3a, 0x4cec);
    } else {
        psramuhsphy0_write(0x39, 0x0);
        psramuhsphy0_write(0x3a, 0x3200);
    }
    psramuhsphy0_write(0x31, 0xe);
#elif (PSRAMUHS_SPEED == 1066)
    //2132M, div0
    if (boot.crystal_freq == 0) {
        psramuhsphy0_write(0x39, 0x0);
        psramuhsphy0_write(0x3a, 0x5200);
    } else {
        psramuhsphy0_write(0x39, 0xcccb);
        psramuhsphy0_write(0x3a, 0x354c);
    }
    psramuhsphy0_write(0x31, 0xe);
#else
#error "invalid PSRAMUHS_SPEED"
#endif

    //DSP PLL
    ret = hal_phyif_open(SPIPHY_PSRAMUHS1_CS);
    if (ret) {
        SAFE_PROGRAM_STOP();
    }
    //enable DSP PLL SSC
    psramuhsphy1_write(0x41, 0x02b2);
#if 1
    //2000MHz/2 = 1000M
    if (boot.crystal_freq == 0) {
        psramuhsphy1_write(0x35, 0x1b7);
        psramuhsphy1_write(0x39, 0x4ec5);
        psramuhsphy1_write(0x3a, 0x4cec);
    } else {
        psramuhsphy1_write(0x35, 0xb7);
        psramuhsphy1_write(0x39, 0x0);
        psramuhsphy1_write(0x3a, 0x3200);
    }
    psramuhsphy1_write(0x32, 0x0b43);
#else
    //2340MHz/3 = 780M
    if (boot.crystal_freq == 0) {
        psramuhsphy1_write(0x35, 0x1b7);
        psramuhsphy1_write(0x39, 0x0);
        psramuhsphy1_write(0x3a, 0x5a00);
    } else {
        psramuhsphy1_write(0x35, 0xb7);
        psramuhsphy1_write(0x39, 0x0);
        psramuhsphy1_write(0x3a, 0x3a80);
    }
    psramuhsphy1_write(0x32, 0x8b43);
#endif
    psramuhsphy0_write(0x51, 0x3ff);
    psramuhsphy0_write(0x50, 0x676);
    psramuhsphy0_write(0x50, 0x476);

    //USB PLL 960MHz, div 0x38
    ret = hal_phyif_open(SPIPHY_USB_CS);
    if (ret) {
        SAFE_PROGRAM_STOP();
    }
    usbphy_write(0x18, 0x6440);//?DIG_USBPLL_USB_EN
    usbphy_write(0x1d, 0x6da0);
    usbphy_write(0x36, 0x0);
    if (boot.crystal_freq == 0) {
        usbphy_write(0x39, 0xec4f);
        usbphy_write(0x3a, 0x4ec4);
        usbphy_write(0x37, 0x124);
    } else {
        usbphy_write(0x39, 0x0000);
        usbphy_write(0x3a, 0x8000);
        usbphy_write(0x37, 0xa4);
    }
    usbphy_write(0x36, 0x4000);

    return metal_id;
}

void BOOT_TEXT_SRAM_LOC pmu_pll_div_reset_set(enum HAL_CMU_PLL_T pll)
{
    uint32_t lock;

    lock = int_lock();
    if (pll == HAL_CMU_PLL_AUD) {
        usbphy_div_reset_set();
    } else if (pll == HAL_CMU_PLL_QTY) {
        // In fact usbhspll
    }
    int_unlock(lock);
}

void BOOT_TEXT_SRAM_LOC pmu_pll_div_reset_clear(enum HAL_CMU_PLL_T pll)
{
    uint32_t lock;

    lock = int_lock();
    if (pll == HAL_CMU_PLL_AUD) {
        usbphy_div_reset_clear(audpll_codec_div);
    }else if (pll == HAL_CMU_PLL_QTY) {
        // In fact usbhspll
    }
    int_unlock(lock);
}

void BOOT_TEXT_SRAM_LOC pmu_pll_div_set(enum HAL_CMU_PLL_T pll, enum PMU_PLL_DIV_TYPE_T type, uint32_t div)
{
    uint32_t lock;
    uint16_t val;

    lock = int_lock();
    if (pll == HAL_CMU_PLL_AUD) {
        if (div != audpll_codec_div) {
            audpll_codec_div = div;
            usbphy_div_set(div);
        }
    } else if (pll == HAL_CMU_PLL_BB) {
        if (type == PMU_PLL_DIV_DIG) {
            if (div != bbpll_dig_div) {
                bbpll_dig_div = div;
                wfrf_read(WFRF_REG_2D, &val);
                val = SET_BITFIELD(val, REG_WIFI_BBPLL_DIVN_MCU, div);
                wfrf_write(WFRF_REG_2D, val);
            }
        } else if (type == PMU_PLL_DIV_PSRAM) {
            if (div != bbpll_psram_div) {
                wfrf_read(WFRF_REG_2E, &val);
                val = SET_BITFIELD(val, REG_WIFI_BBPLL_DIVN_PSRAM, div);
                wfrf_write(WFRF_REG_2E, val);
            }
        }
    }
    int_unlock(lock);
}

int BOOT_TEXT_SRAM_LOC pmu_get_efuse(enum PMU_EFUSE_PAGE_T page, unsigned short *efuse)
{
    int ret;
    unsigned short val;
    unsigned char bytes[2];
    int i;

    // Disable READ_MODE_EN
    val = REG_EFUSE_WRITE_COUNTER(0x38) | REG_EFUSE_READ_COUNTER(2) | REG_EFUSE_CLK_EN;
    ret = pmu_write(PMU_REG_EFUSE_CTRL, val);
    if (ret) {
        return ret;
    }
    // Disable CLK_EN
    val &= ~REG_EFUSE_CLK_EN;
    ret = pmu_write(PMU_REG_EFUSE_CTRL, val);
    if (ret) {
        goto _exit;
    }
    // Enable CLK_EN
    val |= REG_EFUSE_CLK_EN;
    ret = pmu_write(PMU_REG_EFUSE_CTRL, val);
    if (ret) {
        goto _exit;
    }
    // Enable READ_MODE_EN
    val |= REG_EFUSE_READ_MODE_EN;
    ret = pmu_write(PMU_REG_EFUSE_CTRL, val);
    if (ret) {
        goto _exit;
    }

    for (i = 0; i < 2; i++) {
        val = REG_EFUSE_PGMEN_OFF_COUNTER(3) | REG_EFUSE_PGMEN_ON_COUNTER(3) | REG_EFUSE_ADDRESS(page * 2 + i);
        ret = pmu_write(PMU_REG_EFUSE_SEL, val);
        if (ret) {
            goto _exit;
        }
        ret = pmu_read(PMU_REG_EFUSE_READ_TRIG, &val);
        if (ret) {
            goto _exit;
        }
        val |= REG_EFUSE_TRIGGER_READ;
        ret = pmu_write(PMU_REG_EFUSE_READ_TRIG, val);
        if (ret) {
            goto _exit;
        }
        val &= ~REG_EFUSE_TRIGGER_READ;
        ret = pmu_write(PMU_REG_EFUSE_READ_TRIG, val);
        if (ret) {
            goto _exit;
        }
        ret = pmu_read(PMU_REG_EFUSE_VAL, &val);
        if (ret) {
            goto _exit;
        }
        bytes[i] = GET_BITFIELD(val, SMIC_EFUSE_Q);
    }

    *efuse = (bytes[1] << 8) | bytes[0];

_exit:
    // Disable READ_MODE_EN
    val = REG_EFUSE_WRITE_COUNTER(0x38) | REG_EFUSE_READ_COUNTER(2) | REG_EFUSE_CLK_EN;
    pmu_write(PMU_REG_EFUSE_CTRL, val);
    // Disable CLK_EN
    val &= ~REG_EFUSE_CLK_EN;
    pmu_write(PMU_REG_EFUSE_CTRL, val);

    return ret;
}

int pmu_get_security_value(union SECURITY_VALUE_T *val)
{
    int ret;

    ret = pmu_get_efuse(PMU_EFUSE_PAGE_SECURITY, &val->reg);
    if (ret) {
        // Error
        goto _no_security;
    }

    if (!val->security_en) {
        // OK
        goto _no_security;
    }
    ret = 1;
    if (pmu_count_zeros(val->key_id, 3) != val->key_chksum) {
        // Error
        goto _no_security;
    }
    if (pmu_count_zeros(val->vendor_id, 6) != val->vendor_chksum) {
        // Error
        goto _no_security;
    }
    if ((pmu_count_zeros(val->reg, 15) & 1) != val->chksum) {
        // Error
        goto _no_security;
    }

    // OK
    return 0;

_no_security:
    val->reg = 0;

    return ret;
}

void pmu_shutdown(void)
{
    uint16_t val;
    uint32_t lock = int_lock();

#if defined(PMU_INIT) || (!defined(FPGA) && !defined(PROGRAMMER))
    pmu_mode_change(PMU_POWER_MODE_LDO);
    hal_sys_timer_delay(MS_TO_TICKS(1));
#endif

#ifdef RTC_ENABLE
    pmu_rtc_save_context();
#endif

    // Reset PMU
    pmu_write(PMU_REG_METAL_ID, 0xCAFE);
    pmu_write(PMU_REG_METAL_ID, 0x5FEE);
    hal_sys_timer_delay(4);

#ifdef RTC_ENABLE
    pmu_rtc_restore_context();
#endif
#if defined(_AUTO_TEST_)
    if (at_skip_shutdown) {
        hal_cmu_sys_reboot();
        return;
    }
#endif

    pmu_read(PMU_REG_POWER_OFF,&val);
    val |= PMU_SOFT_POWER_OFF;
    for (int i = 0; i < 100; i++) {
        pmu_write(PMU_REG_POWER_OFF,val);
        hal_sys_timer_delay(MS_TO_TICKS(5));
    }

    hal_sys_timer_delay(MS_TO_TICKS(50));

    //can't reach here
    TRACE_IMM(0,"\nError: pmu_shutdown failed!\n");
    hal_sys_timer_delay(MS_TO_TICKS(5));
    hal_cmu_sys_reboot();

    int_unlock(lock);
}

static inline uint16_t pmu_get_module_addr(enum PMU_MODUAL_T module)
{
    if (module == PMU_MEM) {
        return PMU_REG_MEM_CFG;
    } else {
        return module + PMU_REG_MODULE_START;
    }
}

void pmu_module_config(enum PMU_MODUAL_T module,unsigned short is_manual,unsigned short ldo_on,unsigned short lp_mode,unsigned short dpmode)
{
    int ret;
    unsigned short val;
    unsigned char module_address;
    const struct PMU_MODULE_CFG_T *module_cfg_p = &pmu_module_cfg[module];

#if 0
    if (vcodec_off) {
        if (module == PMU_CODEC) {
            ldo_on = PMU_LDO_OFF;
        }
    }
#endif

    module_address = pmu_get_module_addr(module);

    ret = pmu_read(module_address, &val);
    if(ret == 0)
    {
        if (module == PMU_USB) {
            uint16_t usb11;

            pmu_read(PMU_REG_USB11_CFG, &usb11);
            usb11 |= PMU_PU_USB11_DR;
            if (ldo_on) {
                usb11 |= PMU_PU_USB11_REG;
            } else {
                usb11 &= ~PMU_PU_USB11_REG;
            }
            pmu_write(PMU_REG_USB11_CFG, usb11);
        }

        if(is_manual)
        {
            val |= module_cfg_p->manual_bit;
        }
        else
        {
            val &= ~module_cfg_p->manual_bit;
        }
        if(ldo_on)
        {
            val |= module_cfg_p->ldo_en;
        }
        else
        {
            val &= ~module_cfg_p->ldo_en;
        }
        if(lp_mode)
        {
            val |= module_cfg_p->lp_mode;
        }
        else
        {
            val &= ~module_cfg_p->lp_mode;
        }
        if(dpmode)
        {
            val |= module_cfg_p->dsleep_mode;
        }
        else
        {
            val &= ~module_cfg_p->dsleep_mode;
        }
        pmu_write(module_address, val);
    }
}


void pmu_module_set_volt(unsigned char module, unsigned short sleep_v,unsigned short normal_v)
{
    int ret;
    unsigned short val;
    unsigned char module_address;
    const struct PMU_MODULE_CFG_T *module_cfg_p = &pmu_module_cfg[module];

    module_address = pmu_get_module_addr(module);

    ret = pmu_read(module_address, &val);
    if(ret == 0)
    {
        val &= ~module_cfg_p->normal_v;
        val |= (normal_v << module_cfg_p->normal_v_shift) & module_cfg_p->normal_v;
        val &= ~module_cfg_p->dsleep_v;
        val |= (sleep_v << module_cfg_p->dsleep_v_shift) & module_cfg_p->dsleep_v;
        pmu_write(module_address, val);
    }
}

int pmu_module_get_volt(unsigned char module, unsigned short *sleep_vp,unsigned short *normal_vp)
{
    unsigned short val;
    unsigned char module_address;
    const struct PMU_MODULE_CFG_T *module_cfg_p = &pmu_module_cfg[module];

    module_address = pmu_get_module_addr(module);

    pmu_read(module_address, &val);
    if (normal_vp) {
        *normal_vp = (val & module_cfg_p->normal_v) >> module_cfg_p->normal_v_shift;
    }
    if (sleep_vp) {
        *sleep_vp = (val & module_cfg_p->dsleep_v) >> module_cfg_p->dsleep_v_shift;
    }

    return 0;
}

static void pmu_dcdc_ana_get_volt(unsigned short *normal_vp, unsigned short *dsleep_vp)
{
    unsigned short val;

    pmu_read(PMU_REG_BUCK_VOLT, &val);
    if (normal_vp) {
        *normal_vp = GET_BITFIELD(val, PMU_BUCK_VANA_NORMAL);
    }
    if (dsleep_vp) {
        *dsleep_vp = GET_BITFIELD(val, PMU_BUCK_VANA_DSLEEP);
    }
}

void pmu_dcdc_ana_set_volt(unsigned short normal_v,unsigned short dsleep_v)
{
    int ret;
    unsigned short val;

    ret = pmu_read(PMU_REG_BUCK_VOLT, &val);
    if(ret == 0)
    {
        val &= ~PMU_BUCK_VANA_DSLEEP_MASK;
        val &= ~PMU_BUCK_VANA_NORMAL_MASK;
        val |= PMU_BUCK_VANA_DSLEEP(dsleep_v);
        val |= PMU_BUCK_VANA_NORMAL(normal_v);
        pmu_write(PMU_REG_BUCK_VOLT, val);
    }
}

static void pmu_ana_set_volt(int mode_change, enum PMU_POWER_MODE_T mode)
{
    uint16_t old_act_dcdc;
    uint16_t old_lp_dcdc;

    if (mode == PMU_POWER_MODE_ANA_DCDC || mode == PMU_POWER_MODE_DIG_DCDC) {
        pmu_dcdc_ana_get_volt(&old_act_dcdc, &old_lp_dcdc);
        if (old_act_dcdc < ana_act_dcdc) {
            while (old_act_dcdc++ < ana_act_dcdc) {
                pmu_dcdc_ana_set_volt(old_act_dcdc, ana_lp_dcdc);
            }
            hal_sys_timer_delay_us(PMU_VANA_STABLE_TIME_US);
        } else if (old_act_dcdc != ana_act_dcdc || old_lp_dcdc != ana_lp_dcdc) {
            pmu_dcdc_ana_set_volt(ana_act_dcdc, ana_lp_dcdc);
        }
    }
}

static void pmu_dcdc_dig_get_volt(unsigned short *normal_vp, unsigned short *dsleep_vp)
{
    unsigned short val;

    pmu_read(PMW_REG_DIG_BUCK_VOLT, &val);
    if (normal_vp) {
        *normal_vp = GET_BITFIELD(val, PMU_BUCK_VCORE_NORMAL);
    }
    if (dsleep_vp) {
        *dsleep_vp = GET_BITFIELD(val, PMU_BUCK_VCORE_DSLEEP);
    }
}

static void pmu_dcdc_dig_set_volt(unsigned short normal_v,unsigned short dsleep_v)
{
    int ret;
    unsigned short val;

    ret = pmu_read(PMW_REG_DIG_BUCK_VOLT, &val);
    if(ret == 0)
    {
        val &= ~PMU_BUCK_VCORE_NORMAL_MASK;
        val &= ~PMU_BUCK_VCORE_DSLEEP_MASK;
        val |= PMU_BUCK_VCORE_NORMAL(normal_v);
        val |= PMU_BUCK_VCORE_DSLEEP(dsleep_v);
        pmu_write(PMW_REG_DIG_BUCK_VOLT, val);
    }
}

static void BOOT_TEXT_SRAM_LOC pmu_dig_get_target_volt(uint16_t *ldo, uint16_t *dcdc)
{
    uint16_t ldo_volt;
    uint16_t dcdc_volt;

    if (0) {
    } else if (pmu_vcore_req & (PMU_VCORE_IIR_FREQ_HIGH | PMU_VCORE_USB_ENABLED | PMU_VCORE_SYS_FREQ_ULTRAHIGH)) {
#if defined(MCU_HIGH_PERFORMANCE_MODE_320)
        ldo_volt = PMU_VDIG_1_2V;
        dcdc_volt = PMU_DCDC_DIG_1_2V;
#else //384MHz
        ldo_volt = PMU_VDIG_1_3V;
        dcdc_volt = PMU_DCDC_DIG_1_3V;
#endif
    } else if (pmu_vcore_req & (PMU_VCORE_FLASH_WRITE_ENABLED | PMU_VCORE_FLASH_FREQ_HIGH |
            PMU_VCORE_IIR_FREQ_MEDIUM | PMU_VCORE_SYS_FREQ_HIGH)) {
        ldo_volt = PMU_VDIG_1_1V;
        dcdc_volt = PMU_DCDC_DIG_1_1V;
    } else if (pmu_vcore_req & (PMU_VCORE_FLASH_FREQ_MEDIUM | PMU_VCORE_SYS_FREQ_MEDIUM)) {
        ldo_volt = PMU_VDIG_0_9V;
        dcdc_volt = PMU_DCDC_DIG_0_9V;
    } else {
        // Common cases

        // CAUTION:
        // 1) Some chips cannot work when vcore is below 1.0V
        // 2) Vcore DCDC -> LDO, or LDO 0.95V -> 0.9V, might occasionaly cause a negative
        //    glitch (about 50mV) . Flash controller is sensitive to vcore, and might not
        //    work below 0.9V.
        ldo_volt = PMU_VDIG_0_9V;
        dcdc_volt = PMU_DCDC_DIG_0_9V;
    }

#if defined(PROGRAMMER) && !defined(PMU_FULL_INIT)
    // Try to keep the same vcore voltage as ROM (hardware default)
    if (ldo_volt < PMU_VDIG_1_1V) {
        ldo_volt = PMU_VDIG_1_1V;
    }
    if (dcdc_volt < PMU_DCDC_DIG_1_1V) {
        dcdc_volt = PMU_DCDC_DIG_1_1V;
    }
#endif

#if defined(PSRAM_ENABLE)
    if (ldo_volt < PMU_VDIG_1_1V) {
        ldo_volt = PMU_VDIG_1_1V;
    }
    if (dcdc_volt < PMU_DCDC_DIG_1_1V) {
        dcdc_volt = PMU_DCDC_DIG_1_1V;
    }
#endif

#if defined(PSRAMUHS_ENABLE) || defined(DSP_ENABLE)
    if (ldo_volt < PMU_VDIG_1_2V) {
        ldo_volt = PMU_VDIG_1_2V;
    }
    if (dcdc_volt < PMU_DCDC_DIG_1_2V) {
        dcdc_volt = PMU_DCDC_DIG_1_2V;
    }
#endif
    if (ldo) {
        *ldo = ldo_volt;
    }
    if (dcdc) {
        *dcdc = dcdc_volt;
    }
}

static void pmu_dig_set_volt(int mode_change, enum PMU_POWER_MODE_T mode)
{
    uint32_t lock;
    uint16_t dcdc_volt;
    uint16_t ldo_volt;
#if defined(DIG_OSC_X4_ENABLE)
    enum HAL_CMU_FREQ_T flash_freq = HAL_CMU_FREQ_26M;
#endif

    lock = int_lock();

#if defined(DIG_OSC_X4_ENABLE)
    flash_freq = hal_cmu_flash_get_freq();
    hal_cmu_flash_set_freq(HAL_CMU_FREQ_26M);
#endif

    if (mode == PMU_POWER_MODE_NONE) {
        mode = pmu_power_mode;
    }

    pmu_dig_get_target_volt(&ldo_volt, &dcdc_volt);

    if (dcdc_volt == PMU_DCDC_DIG_1_0V) {
#if defined(DIG_OSC_X4_ENABLE)
        hal_cmu_set_digx4_clk_phase_1p0();
#endif
    } else if (dcdc_volt == PMU_DCDC_DIG_0_9V) {
#if defined(DIG_OSC_X4_ENABLE)
        hal_cmu_set_digx4_clk_phase_0p9();
#endif
    }

#ifdef PMU_DCDC_DIG2_SUPPORT
    pmu_module_set_volt(PMU_DIG, dig_lp_ldo, ldo_volt);
    pmu_dcdc_dig_set_volt(dcdc_volt, dig_lp_dcdc);
    hal_sys_timer_delay_us(PMU_VCORE_STABLE_TIME_US);
#else
    uint16_t old_act_dcdc, old_lp_dcdc;
    uint16_t old_act_ldo, old_lp_ldo;
    bool volt_inc = false;

    pmu_module_get_volt(PMU_DIG, &old_lp_ldo, &old_act_ldo);
    pmu_dcdc_dig_get_volt(&old_act_dcdc, &old_lp_dcdc);

    if (mode_change || mode == PMU_POWER_MODE_DIG_DCDC) {
        if (old_act_dcdc < dcdc_volt) {
            volt_inc = true;
            while (old_act_dcdc++ < dcdc_volt) {
                pmu_dcdc_dig_set_volt(old_act_dcdc, dig_lp_dcdc);
            }
        } else if (old_act_dcdc != dcdc_volt || old_lp_dcdc != dig_lp_dcdc) {
            pmu_dcdc_dig_set_volt(dcdc_volt, dig_lp_dcdc);
        }
    }

    if (mode_change || mode != PMU_POWER_MODE_DIG_DCDC) {
        if (old_act_ldo < ldo_volt) {
            volt_inc = true;
            while (old_act_ldo++ < ldo_volt) {
                pmu_module_set_volt(PMU_DIG, dig_lp_ldo, old_act_ldo);
            }
        } else if (old_act_ldo != ldo_volt || old_lp_ldo != dig_lp_ldo) {
            pmu_module_set_volt(PMU_DIG, dig_lp_ldo, ldo_volt);
        }
    }

    if (mode_change == 0) {
        // Update the voltage of the other mode
        if (mode == PMU_POWER_MODE_DIG_DCDC) {
            pmu_module_set_volt(PMU_DIG, dig_lp_ldo, ldo_volt);
        } else {
            pmu_dcdc_dig_set_volt(dcdc_volt, dig_lp_dcdc);
        }
    }

    if (volt_inc) {
        hal_sys_timer_delay_us(PMU_VCORE_STABLE_TIME_US);
    }
#endif

#if defined(DIG_OSC_X4_ENABLE)
    hal_cmu_flash_set_freq(flash_freq);
#endif

    int_unlock(lock);
}

static void pmu_ldo_mode_en(void)
{
    unsigned short val;

    // Enable vana ldo
    pmu_module_config(PMU_ANA,PMU_AUTO_MODE,PMU_LDO_ON,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_ON);
    // Enable vcore ldo
    pmu_module_config(PMU_DIG,PMU_AUTO_MODE,PMU_LDO_ON,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_ON);

    pmu_ana_set_volt(1, PMU_POWER_MODE_LDO);
    pmu_dig_set_volt(1, PMU_POWER_MODE_LDO);

    hal_sys_timer_delay_us(PMU_LDO_PU_STABLE_TIME_US);

    // Disable vana dcdc and vcore dcdc
    pmu_read(PMU_REG_DCDC_CFG, &val);
    val = val & PMU_TEST_MODE_MASK;
    pmu_write(PMU_REG_DCDC_CFG, val);
}

static void pmu_dcdc_ana_mode_en(void)
{
    unsigned short val;

    if (pmu_power_mode == PMU_POWER_MODE_DIG_DCDC) {
        // Enable vcore ldo
        pmu_module_config(PMU_DIG,PMU_AUTO_MODE,PMU_LDO_ON,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_ON);

        pmu_ana_set_volt(1, PMU_POWER_MODE_ANA_DCDC);
        pmu_dig_set_volt(1, PMU_POWER_MODE_ANA_DCDC);

        hal_sys_timer_delay_us(PMU_LDO_PU_STABLE_TIME_US);
    }

    // Enable vana dcdc & disable vcore dcdc
    pmu_read(PMU_REG_DCDC_CFG, &val);
    val |= PMU_DCDC_ANA_LP_MODE_EN | PMU_DCDC_ANA_DSLEEP_ON;
    val |= PMU_DCDC_ANA_DR | PMU_DCDC_ANA_EN;
    val &= ~(PMU_BUCK_CC_MODE_EN | PMU_DCDC_DIG_DR | PMU_DCDC_DIG_EN);
    pmu_write(PMU_REG_DCDC_CFG, val);

    if (pmu_power_mode != PMU_POWER_MODE_DIG_DCDC) {
        pmu_ana_set_volt(1, PMU_POWER_MODE_ANA_DCDC);
        pmu_dig_set_volt(1, PMU_POWER_MODE_ANA_DCDC);

        hal_sys_timer_delay_us(PMU_DCDC_PU_STABLE_TIME_US);

        // Disable vana ldo
        pmu_module_config(PMU_ANA,PMU_MANUAL_MODE,PMU_LDO_OFF,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_OFF);
    }
}

static void pmu_dcdc_dual_mode_en(void)
{
    unsigned short val;

    // Enable vana dcdc and vcore dcdc
    pmu_read(PMU_REG_DCDC_CFG, &val);
    val |= PMU_BUCK_CC_MODE_EN;
    val |= PMU_DCDC_DIG_DR | PMU_DCDC_DIG_EN;
    val |= PMU_DCDC_ANA_DR | PMU_DCDC_ANA_EN;
    val &= ~(PMU_DCDC_ANA_LP_MODE_EN | PMU_DCDC_ANA_DSLEEP_ON);

    pmu_write(PMU_REG_DCDC_CFG, val);

    pmu_ana_set_volt(1, PMU_POWER_MODE_DIG_DCDC);
    pmu_dig_set_volt(1, PMU_POWER_MODE_DIG_DCDC);

    hal_sys_timer_delay_us(PMU_DCDC_PU_STABLE_TIME_US);

    // Disable vana ldo
    pmu_module_config(PMU_ANA,PMU_MANUAL_MODE,PMU_LDO_OFF,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_OFF);
    // Disable vcore ldo
    pmu_module_config(PMU_DIG,PMU_MANUAL_MODE,PMU_LDO_OFF,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_OFF);
}

void pmu_mode_change(enum PMU_POWER_MODE_T mode)
{
    uint32_t lock;
    bool update_mode;

    if (pmu_power_mode == mode)
        return;

    update_mode = true;

    lock = int_lock();

    if (mode == PMU_POWER_MODE_DIG_DCDC) {
        pmu_dcdc_dual_mode_en();
    } else if (mode == PMU_POWER_MODE_ANA_DCDC) {
        pmu_dcdc_ana_mode_en();
    } else if (mode == PMU_POWER_MODE_LDO) {
        pmu_ldo_mode_en();
    } else {
        update_mode = false;
    }

    if (update_mode) {
        pmu_power_mode = mode;
    }

    int_unlock(lock);
}

void pmu_sleep_en(unsigned char sleep_en)
{
    int ret;
    unsigned short val;

    ret = pmu_read(PMU_REG_SLEEP_CFG, &val);
    if(ret == 0)
    {
        if(sleep_en)
        {
            val |= PMU_SLEEP_EN;
        }
        else
        {
            val &= ~PMU_SLEEP_EN;
        }
        pmu_write(PMU_REG_SLEEP_CFG, val);
    }
}

#if defined(PMU_INIT) || (!defined(FPGA) && !defined(PROGRAMMER))
static uint32_t pmu_vcodec_mv_to_val(uint16_t mv)
{
    switch(mv) {
    case 1500:
        return PMU_CODEC_1_5V;
    case 1600:
        return PMU_CODEC_1_6V;
    case 1660:
    case 1700:
        return PMU_CODEC_1_7V;
    case 1900:
        return PMU_CODEC_1_9V;
    case 2000:
        return PMU_CODEC_2_0V;
    case 2500:
        return PMU_CODEC_2_5V;
    case 2800:
        return PMU_CODEC_2_8V;
    default:
        return PMU_CODEC_1_8V;
    }
}

static void BOOT_TEXT_FLASH_LOC pmu_dig_init_volt(void)
{
    uint16_t ldo_volt;
    uint16_t val;

    pmu_dig_get_target_volt(&ldo_volt, NULL);

    pmu_read(PMU_REG_DIG_CFG, &val);
    if (GET_BITFIELD(val, PMU_DIG_NORMAL_VOLT) < ldo_volt) {
        val = SET_BITFIELD(val, PMU_DIG_NORMAL_VOLT, ldo_volt);
        pmu_write(PMU_REG_DIG_CFG, val);
    }
}
#endif

int BOOT_TEXT_FLASH_LOC pmu_open(void)
{
#if defined(PMU_INIT) || (!defined(FPGA) && !defined(PROGRAMMER))
    int ret;
    uint16_t val;
    enum PMU_POWER_MODE_T mode;
    //enum HAL_CHIP_METAL_ID_T metal_id;
    ASSERT((vcodec_mv == 1500 && ana_act_dcdc == PMU_DCDC_ANA_1_5V) ||
            (vcodec_mv == 1600 && ana_act_dcdc == PMU_DCDC_ANA_1_6V) ||
            (vcodec_mv == 1660 && ana_act_dcdc == PMU_DCDC_ANA_1_66V) ||
            (vcodec_mv == 1700 && ana_act_dcdc == PMU_DCDC_ANA_1_7V) ||
            (vcodec_mv == 1800 && ana_act_dcdc == PMU_DCDC_ANA_1_8V) ||
            (vcodec_mv == 1900 && ana_act_dcdc == PMU_DCDC_ANA_1_9V),
        "Invalid vcodec/vana cfg: vcodec_mv=%u ana_act_dcdc=%u", vcodec_mv, ana_act_dcdc);

    //metal_id = hal_get_chip_metal_id();

    // Disable and clear all PMU irqs by default
    pmu_write(PMU_REG_INT_MASK, 0);
    pmu_write(PMU_REG_INT_EN, 0);
    // PMU irqs cannot be cleared by PMU soft reset
    pmu_read(PMU_REG_CHARGER_STATUS, &val);
    pmu_write(PMU_REG_CHARGER_STATUS, val);
    pmu_read(PMU_REG_INT_STATUS, &val);
    pmu_write(PMU_REG_INT_CLR, val);

    // Allow PMU to sleep when power key is pressed
    ret = pmu_read(PMU_REG_POWER_KEY_CFG, &val);
    if (ret == 0) {
        val &= ~PMU_POWERKEY_WAKEUP_OSC_EN;
        pmu_write(PMU_REG_POWER_KEY_CFG, val);
    }

    pmu_write(PMU_REG_BUCK_CFG1, 0x8354);
    pmu_write(PMU_REG_BUCK_CFG2, 0xA088);

    // Init DCDC settings
    pmu_write(PMU_REG_BIAS_CFG, 0x3155);

#ifdef PMU_IRQ_UNIFIED
    pmu_read(PMU_REG_WDT_CFG, &val);
    val = (val & ~POWERON_DETECT_EN) | MERGE_INTR;
    pmu_write(PMU_REG_WDT_CFG, val);
#endif

#ifndef NO_SLEEP
    pmu_sleep_en(1);  //enable sleep
#endif

#ifdef VMEM_ON
    pmu_module_config(PMU_MEM,PMU_MANUAL_MODE,PMU_LDO_ON,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_ON); //enable VMEM
    pmu_module_set_volt(PMU_MEM, PMU_VMEM_1_8V, PMU_VMEM_1_8V);
#else
    pmu_module_config(PMU_MEM,PMU_MANUAL_MODE,PMU_LDO_OFF,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_OFF); //disable VMEM
#endif

#if !defined(PROGRAMMER) && !defined(VUSB_ON)
    pmu_module_config(PMU_USB,PMU_MANUAL_MODE,PMU_LDO_OFF,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_OFF); //disable VUSB
#endif

#ifdef __BEST_FLASH_VIA_ANA__
    pmu_module_config(PMU_IO,PMU_AUTO_MODE,PMU_LDO_ON,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_OFF); //disable VIO in sleep
#else
    pmu_module_config(PMU_IO,PMU_AUTO_MODE,PMU_LDO_ON,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_ON); //enable VIO in sleep
#endif
    pmu_module_set_volt(PMU_IO, vio_lp, vio_act_normal);

    pmu_module_config(PMU_CODEC,PMU_MANUAL_MODE,PMU_LDO_OFF,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_OFF); //disable VCODEC

    val = pmu_vcodec_mv_to_val(vcodec_mv);
    pmu_module_set_volt(PMU_CODEC, val, val);

#ifdef DIG_DCDC_MODE
    mode = PMU_POWER_MODE_DIG_DCDC;
#elif defined(ANA_DCDC_MODE)
    mode = PMU_POWER_MODE_ANA_DCDC;
#else // LDO_MODE
    mode = PMU_POWER_MODE_LDO;
#endif

    pmu_mode_change(mode);

#ifdef RTC_ENABLE
    pmu_rtc_restore_context();
#endif

#endif // PMU_INIT || (!FPGA && !PROGRAMMER)

    return 0;
}

void pmu_sleep(void)
{
    //2001 dcdc lower power mode support dcdc + vcore
}

void pmu_wakeup(void)
{
}

void pmu_codec_config(int enable)
{
    if (!vcodec_off) {
        if (enable) {
            pmu_module_config(PMU_CODEC,PMU_MANUAL_MODE,PMU_LDO_ON,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_OFF);
        } else {
            pmu_module_config(PMU_CODEC,PMU_MANUAL_MODE,PMU_LDO_OFF,PMU_LP_MODE_ON,PMU_DSLEEP_MODE_OFF);
        }
    }
}

void pmu_codec_mic_bias_enable(uint32_t map)
{
    uint16_t val_a, val_b;

    // Increase LDO_RES if higher vmic is required
#ifdef DIGMIC_HIGH_VOLT
    val_a = PMU_MIC_LDO_RES(0xF);
#else
    val_a = PMU_MIC_LDO_RES(7);
#endif
    val_b = 0;
    if (map & AUD_VMIC_MAP_VMIC1) {
        val_a |= PMU_MIC_BIASA_EN | PMU_MIC_BIASA_ENLPF | PMU_MIC_BIASA_VSEL(0xF);
        val_b |= PMU_MIC_LDO_EN;
    }
    if (map & AUD_VMIC_MAP_VMIC2) {
        val_b |= PMU_MIC_BIASB_EN | PMU_MIC_BIASB_ENLPF | PMU_MIC_BIASB_VSEL(0xF) | PMU_MIC_LDO_EN;
    }
    pmu_write(PMU_REG_MIC_BIAS_A, val_a);
    pmu_write(PMU_REG_MIC_BIAS_B, val_b);
}

void pmu_codec_adc_pre_start(void)
{
}

void pmu_codec_adc_post_start(void (*delay_ms)(uint32_t))
{
}

void pmu_codec_dac_pre_start(void)
{
}

void pmu_codec_dac_post_start(void (*delay_ms)(uint32_t))
{
}

void pmu_flash_write_config(void)
{
#ifdef FLASH_WRITE_AT_HIGH_VCORE
    uint32_t lock;

    if (pmu_vcore_req & PMU_VCORE_FLASH_WRITE_ENABLED) {
        return;
    }

    lock = int_lock();
    pmu_vcore_req |= PMU_VCORE_FLASH_WRITE_ENABLED;
    int_unlock(lock);

    pmu_dig_set_volt(0, PMU_POWER_MODE_NONE);
#endif
}

void pmu_flash_read_config(void)
{
#ifdef FLASH_WRITE_AT_HIGH_VCORE
    uint32_t lock;

    if ((pmu_vcore_req & PMU_VCORE_FLASH_WRITE_ENABLED) == 0) {
        return;
    }

    lock = int_lock();
    pmu_vcore_req &= ~PMU_VCORE_FLASH_WRITE_ENABLED;
    int_unlock(lock);

    pmu_dig_set_volt(0, PMU_POWER_MODE_NONE);
#endif
}

void BOOT_TEXT_FLASH_LOC pmu_flash_freq_config(uint32_t freq)
{
#if defined(PMU_INIT) || (!defined(FPGA) && !defined(PROGRAMMER))
    uint32_t lock;

    lock = int_lock();
    pmu_vcore_req &= ~(PMU_VCORE_FLASH_FREQ_HIGH | PMU_VCORE_FLASH_FREQ_MEDIUM);
    if (freq > 52000000) {
        // The real max freq is 120M
        pmu_vcore_req |= PMU_VCORE_FLASH_FREQ_HIGH;
    } else {
        // The real max freq is about 90~100M. It seems to work at VCORE 0.9V.
        pmu_vcore_req |= PMU_VCORE_FLASH_FREQ_MEDIUM;
    }
    int_unlock(lock);

    if (pmu_power_mode == PMU_POWER_MODE_NONE) {
        // PMU not init yet
        pmu_dig_init_volt();
        return;
    }

    pmu_dig_set_volt(0, PMU_POWER_MODE_NONE);
#endif
}

void pmu_anc_config(int enable)
{
}

void pmu_fir_high_speed_config(int enable)
{
}

void pmu_iir_freq_config(uint32_t freq)
{
    uint32_t lock;

    lock = int_lock();
    pmu_vcore_req &= ~(PMU_VCORE_IIR_FREQ_HIGH | PMU_VCORE_IIR_FREQ_MEDIUM);
    if (freq >= 52000000) {
        pmu_vcore_req |= PMU_VCORE_IIR_FREQ_HIGH;
    } else if (freq > 26000000) {
        pmu_vcore_req |= PMU_VCORE_IIR_FREQ_MEDIUM;
    }
    int_unlock(lock);

    pmu_dig_set_volt(0, PMU_POWER_MODE_NONE);
}

void BOOT_TEXT_SRAM_LOC pmu_sys_freq_config(enum HAL_CMU_FREQ_T freq)
{
#if defined(PMU_INIT) || (!defined(FPGA) && !defined(PROGRAMMER))
    uint32_t lock;
    enum PMU_VCORE_REQ_T old_req;
    bool update = false;

    lock = int_lock();
    old_req = pmu_vcore_req;
    pmu_vcore_req &= ~(PMU_VCORE_SYS_FREQ_MEDIUM | PMU_VCORE_SYS_FREQ_HIGH);
    if (freq > HAL_CMU_FREQ_208M) {
        pmu_vcore_req |= PMU_VCORE_SYS_FREQ_ULTRAHIGH;
    } else if (freq > HAL_CMU_FREQ_104M) {
#ifdef ANA_26M_X6_ENABLE
        // Real freq 156M
        pmu_vcore_req |= PMU_VCORE_SYS_FREQ_HIGH;
#else
        // Real freq 104M
        pmu_vcore_req |= PMU_VCORE_SYS_FREQ_MEDIUM;
#endif
    } else if (freq == HAL_CMU_FREQ_104M) {
#if defined(ANA_26M_X6_ENABLE) && !defined(DIG_OSC_X4_ENABLE)
        // Real freq 156M
        pmu_vcore_req |= PMU_VCORE_SYS_FREQ_HIGH;
#else
        // Real freq 104M
        pmu_vcore_req |= PMU_VCORE_SYS_FREQ_MEDIUM;
#endif
    } else {
        // 78M/52M/26M/32K
    }
    if (old_req != pmu_vcore_req) {
        update = true;
    }
    int_unlock(lock);

    if (!update) {
        // Nothing changes
        return;
    }

    if (pmu_power_mode == PMU_POWER_MODE_NONE) {
        // PMU not init yet
        pmu_dig_init_volt();
        return;
    }

    pmu_dig_set_volt(0, PMU_POWER_MODE_NONE);
#endif
}

void pmu_usb_config(enum PMU_USB_CONFIG_TYPE_T type)
{
    unsigned short ldo_on, deep_sleep_on;
    uint16_t val;

    if (type == PMU_USB_CONFIG_TYPE_NONE) {
        // power off
        pmu_read(PMU_REG_USB_CFG2, &val);
        val &= (~(USB_PU_AVDD33 | USB_PU_AVDD11));
        pmu_write(PMU_REG_USB_CFG2, val);

        ldo_on = PMU_LDO_OFF;
        deep_sleep_on = PMU_DSLEEP_MODE_OFF;
    } else {
        // power on
        pmu_read(PMU_REG_USB_CFG2, &val);
        val |=(USB_PU_AVDD33 | USB_PU_AVDD11);
        pmu_write(PMU_REG_USB_CFG2, val);

        ldo_on = PMU_LDO_ON;
        deep_sleep_on = PMU_DSLEEP_MODE_ON;
    }

    pmu_module_config(PMU_USB, PMU_MANUAL_MODE, ldo_on, PMU_LP_MODE_ON, deep_sleep_on);

    pmu_dig_set_volt(0, PMU_POWER_MODE_NONE);
}

static int pmu_usb_check_pin_status(enum PMU_USB_PIN_CHK_STATUS_T status)
{
    int dp, dm;

    pmu_usb_get_pin_status(&dp, &dm);

    //TRACE(5,"[%X] %s: status=%d dp=%d dm=%d", hal_sys_timer_get(), __FUNCTION__, status, dp, dm);

    // HOST_RESUME: (resume) dp == 0 && dm == 1, (reset) dp == 0 && dm == 0

    if ( (status == PMU_USB_PIN_CHK_DEV_CONN && (dp == 1 && dm == 0)) ||
            (status == PMU_USB_PIN_CHK_DEV_DISCONN && (dp == 0 && dm == 0)) ||
            (status == PMU_USB_PIN_CHK_HOST_RESUME && dp == 0) ) {
        return 1;
    }

    return 0;
}

static void pmu_usb_pin_irq_handler(PMU_IRQ_HDLR_PARAM)
{
    //TRACE(2,"[%X] %s", hal_sys_timer_get(), __FUNCTION__);

#ifndef PMU_IRQ_UNIFIED
    pmu_write(PMU_REG_INT_CLR, PMU_INT_CLR_USB_INSERT);
#endif

    if (usb_pin_callback) {
        if (pmu_usb_check_pin_status(usb_pin_status)) {
            pmu_usb_disable_pin_status_check();
            usb_pin_callback(usb_pin_status);
        }
    }
}

int pmu_usb_config_pin_status_check(enum PMU_USB_PIN_CHK_STATUS_T status, PMU_USB_PIN_CHK_CALLBACK callback, int enable)
{
    uint16_t val;
    uint32_t lock;

    //TRACE(3,"[%X] %s: status=%d", hal_sys_timer_get(), __FUNCTION__, status);

    if (status >= PMU_USB_PIN_CHK_STATUS_QTY) {
        return 1;
    }

    lock = int_lock();

#ifdef PMU_IRQ_UNIFIED
    pmu_set_irq_unified_handler(PMU_IRQ_TYPE_USB_PIN, NULL);
#else
    NVIC_DisableIRQ(USB_PIN_IRQn);
#endif

    usb_pin_status = status;
    usb_pin_callback = callback;

    // Mask the irq
    pmu_read(PMU_REG_INT_MASK, &val);
    val &= ~PMU_INT_MASK_USB_INSERT;
    pmu_write(PMU_REG_INT_MASK, val);

    // Config pin check
    pmu_read(PMU_REG_MIC_BIAS_B, &val);
    val |= PMU_USB_DEBOUNCE_EN | PMU_USB_NOLS_MODE | PMU_USB_INSERT_DET_EN;
    pmu_write(PMU_REG_MIC_BIAS_B, val);

    pmu_read(PMU_REG_USB_PIN_POL, &val);
    val &= ~(PMU_USB_POL_RX_DP | PMU_USB_POL_RX_DM);
    if (status == PMU_USB_PIN_CHK_DEV_CONN) {
        // Check dp 0->1, dm x->0
    } else if (status == PMU_USB_PIN_CHK_DEV_DISCONN) {
        // Check dp 1->0, dm x->0
        val |= PMU_USB_POL_RX_DP;
    } else if (status == PMU_USB_PIN_CHK_HOST_RESUME) {
        // Check dp 1->0, dm 0->1 (resume) or dm 0->0 (reset)
        val |= PMU_USB_POL_RX_DP;
    }
    pmu_write(PMU_REG_USB_PIN_POL, val);

    if (status != PMU_USB_PIN_CHK_NONE && callback) {
        pmu_read(PMU_REG_INT_EN, &val);
        val |= PMU_INT_EN_USB_INSERT;
        pmu_write(PMU_REG_INT_EN, val);

        pmu_read(PMU_REG_INT_MASK, &val);
        val |= PMU_INT_MASK_USB_INSERT;
        pmu_write(PMU_REG_INT_MASK, val);

        pmu_write(PMU_REG_INT_CLR, PMU_INT_CLR_USB_INSERT);
    }

    int_unlock(lock);

    if (enable) {
        // Wait at least 10 cycles of 32K clock for the new status when signal checking polarity is changed
        hal_sys_timer_delay(5);
        pmu_usb_enable_pin_status_check();
    }

    return 0;
}

void pmu_usb_enable_pin_status_check(void)
{
    if (usb_pin_status != PMU_USB_PIN_CHK_NONE && usb_pin_callback) {
        pmu_write(PMU_REG_INT_CLR, PMU_INT_CLR_USB_INSERT);
#ifndef PMU_IRQ_UNIFIED
        NVIC_ClearPendingIRQ(USB_PIN_IRQn);
#endif
        if (pmu_usb_check_pin_status(usb_pin_status)) {
            pmu_usb_disable_pin_status_check();
            usb_pin_callback(usb_pin_status);
            return;
        }

#ifdef PMU_IRQ_UNIFIED
        pmu_set_irq_unified_handler(PMU_IRQ_TYPE_USB_PIN, pmu_usb_pin_irq_handler);
#else
        NVIC_SetVector(USB_PIN_IRQn, (uint32_t)pmu_usb_pin_irq_handler);
        NVIC_SetPriority(USB_PIN_IRQn, IRQ_PRIORITY_NORMAL);
        NVIC_EnableIRQ(USB_PIN_IRQn);
#endif
    }
}

void pmu_usb_disable_pin_status_check(void)
{
    uint16_t val;
    uint32_t lock;

    lock = int_lock();

    pmu_read(PMU_REG_INT_EN, &val);
    val &= ~PMU_INT_EN_USB_INSERT;
    pmu_write(PMU_REG_INT_EN, val);

    pmu_read(PMU_REG_MIC_BIAS_B, &val);
    val &= ~PMU_USB_INSERT_DET_EN;
    pmu_write(PMU_REG_MIC_BIAS_B, val);

#ifdef PMU_IRQ_UNIFIED
    pmu_set_irq_unified_handler(PMU_IRQ_TYPE_USB_PIN, NULL);
#else
    NVIC_DisableIRQ(USB_PIN_IRQn);
#endif

    int_unlock(lock);
}

void pmu_usb_get_pin_status(int *dp, int *dm)
{
    uint16_t pol, val;

    pmu_read(PMU_REG_USB_PIN_POL, &pol);
    pmu_read(PMU_REG_USB_PIN_STATUS, &val);

    *dp = (!(pol & PMU_USB_POL_RX_DP)) ^ (!(val & PMU_USB_STATUS_RX_DP));
    *dm = (!(pol & PMU_USB_POL_RX_DM)) ^ (!(val & PMU_USB_STATUS_RX_DM));
}

void pmu_charger_init(void)
{
    unsigned short readval_cfg;
    uint32_t lock;

    lock = int_lock();
    pmu_read(PMU_REG_CHARGER_CFG, &readval_cfg);
    readval_cfg &= ~(PMU_CHARGE_IN_INTR_MSK | PMU_CHARGE_OUT_INTR_MSK |
        PMU_AC_ON_OUT_EN | PMU_AC_ON_IN_EN | PMU_CHARGE_INTR_EN);
    pmu_write(PMU_REG_CHARGER_CFG ,readval_cfg);
    int_unlock(lock);

    hal_sys_timer_delay(MS_TO_TICKS(1));

    lock = int_lock();
    pmu_read(PMU_REG_CHARGER_CFG, &readval_cfg);
    readval_cfg |= PMU_AC_ON_OUT_EN | PMU_AC_ON_IN_EN | PMU_CHARGE_INTR_EN;
    readval_cfg = SET_BITFIELD(readval_cfg, PMU_AC_ON_DB_VALUE, 8);
    pmu_write(PMU_REG_CHARGER_CFG ,readval_cfg);
    int_unlock(lock);
}

static void pmu_charger_irq_handler(PMU_IRQ_HDLR_PARAM)
{
    enum PMU_CHARGER_STATUS_T status = PMU_CHARGER_UNKNOWN;
    unsigned short readval;

#ifdef PMU_IRQ_UNIFIED
    readval = irq_status;
#else
    uint32_t lock;

    lock = int_lock();
    pmu_read(PMU_REG_CHARGER_STATUS, &readval);
    pmu_write(PMU_REG_CHARGER_STATUS, readval);
    int_unlock(lock);
#endif
    TRACE(3,"%s REG_%02X=0x%04X", __func__, PMU_REG_CHARGER_STATUS, readval);

    if ((readval & (PMU_AC_ON_DET_IN_MASKED | PMU_AC_ON_DET_OUT_MASKED)) == 0){
        TRACE(1,"%s SKIP", __func__);
        return;
    } else if ((readval & (PMU_AC_ON_DET_IN_MASKED | PMU_AC_ON_DET_OUT_MASKED)) ==
            (PMU_AC_ON_DET_IN_MASKED | PMU_AC_ON_DET_OUT_MASKED)) {
        TRACE(1,"%s DITHERING", __func__);
        hal_sys_timer_delay(2);
    } else {
        TRACE(1,"%s NORMAL", __func__);
    }

    status = pmu_charger_get_status();

    if (charger_irq_handler) {
        charger_irq_handler(status);
    }
}

void pmu_charger_set_irq_handler(PMU_CHARGER_IRQ_HANDLER_T handler)
{
    uint32_t lock;
    uint16_t val;

    charger_irq_handler = handler;

    lock = int_lock();
    pmu_read(PMU_REG_CHARGER_CFG, &val);
    if (handler) {
        val |= PMU_CHARGE_IN_INTR_MSK | PMU_CHARGE_OUT_INTR_MSK;
    } else {
        val &= ~(PMU_CHARGE_IN_INTR_MSK | PMU_CHARGE_OUT_INTR_MSK);
    }
    pmu_write(PMU_REG_CHARGER_CFG, val);

#ifdef PMU_IRQ_UNIFIED
    pmu_set_irq_unified_handler(PMU_IRQ_TYPE_CHARGER, handler ? pmu_charger_irq_handler : NULL);
#else
    if (handler) {
        NVIC_SetVector(CHARGER_IRQn, (uint32_t)pmu_charger_irq_handler);
        NVIC_SetPriority(CHARGER_IRQn, IRQ_PRIORITY_NORMAL);
        NVIC_ClearPendingIRQ(CHARGER_IRQn);
        NVIC_EnableIRQ(CHARGER_IRQn);
    } else {
        NVIC_DisableIRQ(CHARGER_IRQn);
    }
#endif
    int_unlock(lock);
}

void pmu_charger_plugin_config(void)
{
    if (IO_VOLT_ACTIVE_RISE < PMU_IO_3_1V) {
        vio_act_rise = PMU_IO_3_1V;
    }
    if (IO_VOLT_SLEEP < PMU_IO_3_2V) {
        vio_lp = PMU_IO_3_2V;
    }
    pmu_viorise_req(PMU_VIORISE_REQ_USER_CHARGER, true);
}

void pmu_charger_plugout_config(void)
{
    vio_act_rise = IO_VOLT_ACTIVE_RISE;
    vio_lp = IO_VOLT_SLEEP;
    pmu_viorise_req(PMU_VIORISE_REQ_USER_CHARGER, false);
}

enum PMU_CHARGER_STATUS_T pmu_charger_get_status(void)
{
    unsigned short readval;
    enum PMU_CHARGER_STATUS_T status;

    pmu_read(PMU_REG_CHARGER_STATUS, &readval);
    if (readval & PMU_AC_ON)
        status = PMU_CHARGER_PLUGIN;
    else
        status = PMU_CHARGER_PLUGOUT;

    return status;
}

#ifdef RTC_ENABLE
void pmu_rtc_enable(void)
{
    uint16_t readval;
    uint32_t lock;

#ifdef SIMU
    // Set RTC counter to 1KHz
    pmu_write(PMU_REG_RTC_DIV_1HZ, 32 - 2);
#else
    // Set RTC counter to 1Hz
    pmu_write(PMU_REG_RTC_DIV_1HZ, 32000 - 2);
#endif

    lock = int_lock();
    pmu_read(PMU_REG_POWER_KEY_CFG, &readval);
    readval |= PMU_RTC_POWER_ON_EN | PMU_PU_LPO_DR | PMU_PU_LPO_REG;
    pmu_write(PMU_REG_POWER_KEY_CFG, readval);
    int_unlock(lock);
}

void pmu_rtc_disable(void)
{
    uint16_t readval;
    uint32_t lock;

    pmu_rtc_clear_alarm();

    lock = int_lock();
    pmu_read(PMU_REG_POWER_KEY_CFG, &readval);
    readval &= ~(PMU_RTC_POWER_ON_EN | PMU_PU_LPO_DR);
    pmu_write(PMU_REG_POWER_KEY_CFG, readval);
    int_unlock(lock);
}

int BOOT_TEXT_SRAM_LOC pmu_rtc_enabled(void)
{
    uint16_t readval;

    pmu_read(PMU_REG_POWER_KEY_CFG, &readval);

    return !!(readval & PMU_RTC_POWER_ON_EN);
}

void pmu_rtc_set(uint32_t seconds)
{
    uint16_t high, low;

    // Need 3 seconds to load a new value
    seconds += 3;

    high = seconds >> 16;
    low = seconds & 0xFFFF;

    pmu_write(PMU_REG_RTC_LOAD_LOW, low);
    pmu_write(PMU_REG_RTC_LOAD_HIGH, high);
}

uint32_t pmu_rtc_get(void)
{
    uint16_t high, low, high2;

    pmu_read(PMU_REG_RTC_VAL_HIGH, &high);
    pmu_read(PMU_REG_RTC_VAL_LOW, &low);
    // Handle counter wrap
    pmu_read(PMU_REG_RTC_VAL_HIGH, &high2);
    if (high != high2) {
        high = high2;
        pmu_read(PMU_REG_RTC_VAL_LOW, &low);
    }

    return (high << 16) | low;
}

void pmu_rtc_set_alarm(uint32_t seconds)
{
    uint16_t readval;
    uint16_t high, low;
    uint32_t lock;

    // Need 1 second to raise the interrupt
    if (seconds > 0) {
        seconds -= 1;
    }

    high = seconds >> 16;
    low = seconds & 0xFFFF;

    pmu_write(PMU_REG_INT_CLR, PMU_INT_CLR_RTC1);

    pmu_write(PMU_REG_RTC_MATCH1_LOW, low);
    pmu_write(PMU_REG_RTC_MATCH1_HIGH, high);

    lock = int_lock();
    pmu_read(PMU_REG_INT_EN, &readval);
    readval |= PMU_INT_EN_RTC1;
    pmu_write(PMU_REG_INT_EN, readval);
    int_unlock(lock);
}

uint32_t BOOT_TEXT_SRAM_LOC pmu_rtc_get_alarm(void)
{
    uint16_t high, low;

    pmu_read(PMU_REG_RTC_MATCH1_LOW, &low);
    pmu_read(PMU_REG_RTC_MATCH1_HIGH, &high);

    // Compensate the alarm offset
    return (uint32_t)((high << 16) | low) + 1;
}

void pmu_rtc_clear_alarm(void)
{
    uint16_t readval;
    uint32_t lock;

    lock = int_lock();
    pmu_read(PMU_REG_INT_EN, &readval);
    readval &= ~PMU_INT_EN_RTC1;
    pmu_write(PMU_REG_INT_EN, readval);
    int_unlock(lock);

    pmu_write(PMU_REG_INT_CLR, PMU_INT_CLR_RTC1);
}

int BOOT_TEXT_SRAM_LOC pmu_rtc_alarm_status_set(void)
{
    uint16_t readval;

    pmu_read(PMU_REG_INT_EN, &readval);

    return !!(readval & PMU_INT_EN_RTC1);
}

int pmu_rtc_alarm_alerted()
{
    uint16_t readval;

    pmu_read(PMU_REG_INT_STATUS, &readval);

    return !!(readval & PMU_INT_STATUS_RTC1);
}

static void pmu_rtc_irq_handler(PMU_IRQ_HDLR_PARAM)
{
    uint32_t seconds;
    bool alerted;

#ifdef PMU_IRQ_UNIFIED
    alerted = !!(irq_status & PMU_INT_CLR_RTC1);
#else
    alerted = pmu_rtc_alarm_alerted();
#endif

    if (alerted) {
        pmu_rtc_clear_alarm();

        if (rtc_irq_handler) {
            seconds = pmu_rtc_get();
            rtc_irq_handler(seconds);
        }
    }
}

void pmu_rtc_set_irq_handler(PMU_RTC_IRQ_HANDLER_T handler)
{
    uint16_t readval;
    uint32_t lock;

    rtc_irq_handler = handler;

    lock = int_lock();
    pmu_read(PMU_REG_INT_MASK, &readval);
    if (handler) {
        readval |= PMU_INT_MASK_RTC1;
    } else {
        readval &= ~PMU_INT_MASK_RTC1;
    }
    pmu_write(PMU_REG_INT_MASK, readval);

#ifdef PMU_IRQ_UNIFIED
    pmu_set_irq_unified_handler(PMU_IRQ_TYPE_RTC, handler ? pmu_rtc_irq_handler : NULL);
#else
    if (handler) {
        NVIC_SetVector(RTC_IRQn, (uint32_t)pmu_rtc_irq_handler);
        NVIC_SetPriority(RTC_IRQn, IRQ_PRIORITY_NORMAL);
        NVIC_ClearPendingIRQ(RTC_IRQn);
        NVIC_EnableIRQ(RTC_IRQn);
    } else {
        NVIC_DisableIRQ(RTC_IRQn);
    }
#endif
    int_unlock(lock);
}
#endif

#ifdef PMU_IRQ_UNIFIED
static void pmu_general_irq_handler(void)
{
    uint32_t lock;
    uint16_t val;
    bool pwrkey, charger, gpadc, rtc, usbpin, gpio, wdt;

    pwrkey = false;
    charger = false;
    gpadc = false;
    rtc = false;
    usbpin = false;
    gpio = false;
    wdt = false;

    lock = int_lock();
    pmu_read(PMU_REG_CHARGER_STATUS, &val);
    if (val & (PMU_POWER_ON_RELEASE | PMU_POWER_ON_PRESS)) {
        pwrkey = true;
    }
    if (val & (PMU_AC_ON_DET_IN_MASKED | PMU_AC_ON_DET_OUT_MASKED)) {
        charger = true;
    }
    if (pwrkey || charger) {
        pmu_write(PMU_REG_CHARGER_STATUS, val);
    }
    int_unlock(lock);

    if (charger) {
        if (pmu_irq_hdlrs[PMU_IRQ_TYPE_CHARGER]) {
            pmu_irq_hdlrs[PMU_IRQ_TYPE_CHARGER](val);
        }
    }

    lock = int_lock();
    pmu_read(PMU_REG_INT_MSKED_STATUS, &val);
    if (val & (KEY_ERR1_INTR_MSKED | KEY_ERR0_INTR_MSKED | KEY_PRESS_INTR_MSKED | KEY_RELEASE_INTR_MSKED |
            SAMPLE_DONE_INTR_MSKED | CHAN_DATA_INTR_MSKED_MASK)) {
        gpadc = true;
    }
    if (val & (PMU_INT_CLR_RTC1 | PMU_INT_CLR_RTC0)) {
        rtc = true;
    }
    if (val & PMU_INT_CLR_USB_INSERT) {
        usbpin = true;
    }
    if (gpadc || rtc || usbpin) {
        pmu_write(PMU_REG_INT_CLR, val);
    }
    int_unlock(lock);

    if (gpadc) {
        if (pmu_irq_hdlrs[PMU_IRQ_TYPE_GPADC]) {
            pmu_irq_hdlrs[PMU_IRQ_TYPE_GPADC](val);
        }
    }
    if (rtc) {
        if (pmu_irq_hdlrs[PMU_IRQ_TYPE_RTC]) {
            pmu_irq_hdlrs[PMU_IRQ_TYPE_RTC](val);
        }
    }
    if (usbpin) {
        if (pmu_irq_hdlrs[PMU_IRQ_TYPE_USB_PIN]) {
            pmu_irq_hdlrs[PMU_IRQ_TYPE_USB_PIN](val);
        }
    }

    lock = int_lock();
    pmu_read(PMU_REG_LED_IO_IN, &val);
    if (val & (PMU_GPIO_INTR_MSKED1 | PMU_GPIO_INTR_MSKED2)) {
        gpio = true;
    }
    if (val & WDT_INTR_MSKED) {
        wdt = true;
    }
    if (gpio || wdt) {
        uint16_t clr;

        clr = val;
        if (wdt) {
            clr |= REG_WDT_INTR_CLR;
        }
        pmu_write(PMU_REG_LED_IO_IN, clr);
    }
    int_unlock(lock);

    if (gpio) {
        if (pmu_irq_hdlrs[PMU_IRQ_TYPE_GPIO]) {
            pmu_irq_hdlrs[PMU_IRQ_TYPE_GPIO](val);
        }
    }
    if (wdt) {
        if (pmu_irq_hdlrs[PMU_IRQ_TYPE_WDT]) {
            pmu_irq_hdlrs[PMU_IRQ_TYPE_WDT](val);
        }
    }
}

int pmu_set_irq_unified_handler(enum PMU_IRQ_TYPE_T type, PMU_IRQ_UNIFIED_HANDLER_T hdlr)
{
    bool update;
    uint32_t lock;
    int i;

    if (type >= PMU_IRQ_TYPE_QTY) {
        return 1;
    }

#ifdef CHIP_BEST2001
    enum PMU_REG_T reg;
    uint16_t val;
    uint16_t mask;

    if (type == PMU_IRQ_TYPE_GPADC) {
        reg = PMU_REG_USB_CFG2;
        mask = GPADC_INTR_MERGED_MSK;
    } else if (type == PMU_IRQ_TYPE_RTC) {
        reg = PMU_REG_USB_CFG2;
        mask = RTC_INTR_TMP_MERGED_MSK;
    } else if (type == PMU_IRQ_TYPE_CHARGER) {
        reg = PMU_REG_USB_CFG2;
        mask = CHARGE_INTR_MERGED_MSK;
    } else if (type == PMU_IRQ_TYPE_USB_PIN) {
        reg = PMU_REG_USB_CFG3;
        mask = USB_INTR_MERGED_MSK;
    } else if (type == PMU_IRQ_TYPE_GPIO) {
        reg = PMU_REG_USB_CFG3;
        mask = PMU_GPIO_INTR_MSKED1_MERGED_MSK | PMU_GPIO_INTR_MSKED2_MERGED_MSK;
    } else if (type == PMU_IRQ_TYPE_WDT) {
        reg = PMU_REG_USB_CFG3;
        mask = WDT_INTR_MSKED_MERGED_MSK;
    } else {
        return 2;
    }
#endif

    update = false;

    lock = int_lock();

    for (i = 0; i < PMU_IRQ_TYPE_QTY; i++) {
        if (pmu_irq_hdlrs[i]) {
            break;
        }
    }

    pmu_irq_hdlrs[type] = hdlr;

#ifdef CHIP_BEST2001
    pmu_read(reg, &val);
    if (hdlr) {
        val |= mask;
    } else {
        val &= ~mask;
    }
    pmu_write(reg, val);
#endif

    if (hdlr) {
        update = (i >= PMU_IRQ_TYPE_QTY);
    } else {
        if (i == type) {
            for (; i < PMU_IRQ_TYPE_QTY; i++) {
                if (pmu_irq_hdlrs[i]) {
                    break;
                }
            }
            update = (i >= PMU_IRQ_TYPE_QTY);
        }
    }

    if (update) {
        if (hdlr) {
            NVIC_SetVector(RTC_IRQn, (uint32_t)pmu_general_irq_handler);
            NVIC_SetPriority(RTC_IRQn, IRQ_PRIORITY_NORMAL);
            NVIC_ClearPendingIRQ(RTC_IRQn);
            NVIC_EnableIRQ(RTC_IRQn);
        } else {
            NVIC_DisableIRQ(RTC_IRQn);
        }
    }

    int_unlock(lock);

    return 0;
}
#endif

void pmu_viorise_req(enum PMU_VIORISE_REQ_USER_T user, bool rise)
{
    uint32_t lock;

    lock = int_lock();
    if (rise) {
        if (vio_risereq_map == 0) {
            pmu_module_set_volt(PMU_IO,vio_lp,vio_act_rise);
        }
        vio_risereq_map |= (1 << user);
    } else {
        vio_risereq_map &= ~(1 << user);
        if (vio_risereq_map == 0) {
            pmu_module_set_volt(PMU_IO,vio_lp,vio_act_normal);
        }
    }
    int_unlock(lock);
}

enum PMU_POWER_ON_CAUSE_T pmu_get_power_on_cause(void)
{
    uint16_t val;

    pmu_read(0x52, &val);
    val = (val >> 4) & 0x3;
    return (enum PMU_POWER_ON_CAUSE_T)val;
}

int pmu_debug_config_ana(uint16_t volt)
{
    return 0;
}

int pmu_debug_config_codec(uint16_t volt)
{
    return 0;
}

int pmu_debug_config_vcrystal(bool on)
{
    return 0;
}

int pmu_debug_config_audio_output(bool diff)
{
    return 0;
}

void pmu_debug_reliability_test(int stage)
{
    uint16_t volt;

    if (stage == 0) {
        volt = PMU_DCDC_ANA_1_8V;
    } else {
        volt = PMU_DCDC_ANA_1_9V;
    }
    pmu_dcdc_ana_set_volt(volt, ana_lp_dcdc);
}

void pmu_led_set_direction(enum HAL_GPIO_PIN_T pin, enum HAL_GPIO_DIR_T dir)
{
    uint16_t val;
    uint32_t lock;

    if (pin == HAL_GPIO_PIN_LED1 || pin == HAL_GPIO_PIN_LED2) {
        lock = int_lock();
        if (pin == HAL_GPIO_PIN_LED1) {
            pmu_read(PMU_REG_LED_CFG_IO1, &val);
            val |= REG_LED_IO1_PU;
            if (dir == HAL_GPIO_DIR_IN) {
                val |= REG_LED_IO1_OENB | REG_LED_IO1_RX_EN;
            } else {
                val &= ~(REG_LED_IO1_OENB | REG_LED_IO1_RX_EN);
            }
            pmu_write(PMU_REG_LED_CFG_IO1, val);
        } else {
            pmu_read(PMU_REG_LED_CFG_IO2, &val);
            val |= REG_LED_IO2_PU;
            if (dir == HAL_GPIO_DIR_IN) {
                val |= REG_LED_IO2_OENB | REG_LED_IO2_RX_EN;
            } else {
                val &= ~(REG_LED_IO2_OENB | REG_LED_IO2_RX_EN);
            }
            pmu_write(PMU_REG_LED_CFG_IO2, val);
        }
        int_unlock(lock);
    }
}

enum HAL_GPIO_DIR_T pmu_led_get_direction(enum HAL_GPIO_PIN_T pin)
{
    uint16_t val;

    if (pin == HAL_GPIO_PIN_LED1 || pin == HAL_GPIO_PIN_LED2) {
        if (pin == HAL_GPIO_PIN_LED1) {
            pmu_read(PMU_REG_LED_CFG_IO1, &val);
            return (val & REG_LED_IO1_OENB) ? HAL_GPIO_DIR_IN : HAL_GPIO_DIR_OUT;
        } else {
            pmu_read(PMU_REG_LED_CFG_IO2, &val);
            return (val & REG_LED_IO2_OENB) ? HAL_GPIO_DIR_IN : HAL_GPIO_DIR_OUT;
        }
    } else {
        return HAL_GPIO_DIR_IN;
    }
}

void pmu_led_set_voltage_domains(enum HAL_IOMUX_PIN_T pin, enum HAL_IOMUX_PIN_VOLTAGE_DOMAINS_T volt)
{
    enum PMU_LED_VOLT_T {
        PMU_LED_VOLT_VBAT,
        PMU_LED_VOLT_VMEM,
        PMU_LED_VOLT_VIO,
    };
    enum PMU_LED_VOLT_T sel;
    uint16_t val;
    uint32_t lock;

    if (pin == HAL_IOMUX_PIN_LED1 || pin == HAL_IOMUX_PIN_LED2) {
        if (volt == HAL_IOMUX_PIN_VOLTAGE_VIO) {
            sel = PMU_LED_VOLT_VIO;
        } else if (volt == HAL_IOMUX_PIN_VOLTAGE_MEM) {
            sel = PMU_LED_VOLT_VMEM;
        } else {
            sel = PMU_LED_VOLT_VBAT;
        }

        lock = int_lock();
        if (pin == HAL_IOMUX_PIN_LED1) {
            pmu_read(PMU_REG_LED_CFG_IO1, &val);
            val = SET_BITFIELD(val, REG_LED_IO1_SEL, sel);
            pmu_write(PMU_REG_LED_CFG_IO1, val);
        } else {
            pmu_read(PMU_REG_LED_CFG_IO2, &val);
            val = SET_BITFIELD(val, REG_LED_IO2_SEL, sel);
            pmu_write(PMU_REG_LED_CFG_IO2, val);
        }
        int_unlock(lock);
    }
}

void pmu_led_set_pull_select(enum HAL_IOMUX_PIN_T pin, enum HAL_IOMUX_PIN_PULL_SELECT_T pull_sel)
{
    uint16_t val;
    uint32_t lock;

    if (pin == HAL_IOMUX_PIN_LED1 || pin == HAL_IOMUX_PIN_LED2) {
        lock = int_lock();
        if (pin == HAL_IOMUX_PIN_LED1) {
            pmu_read(PMU_REG_LED_CFG_IO1, &val);
            val &= ~(REG_LED_IO1_PDEN | REG_LED_IO1_PUEN);
            if (pull_sel == HAL_IOMUX_PIN_PULLUP_ENABLE) {
                val |= REG_LED_IO1_PUEN;
            } else if (pull_sel == HAL_IOMUX_PIN_PULLDOWN_ENABLE) {
                val |= REG_LED_IO1_PDEN;
            }
            pmu_write(PMU_REG_LED_CFG_IO1, val);
        } else {
            pmu_read(PMU_REG_LED_CFG_IO2, &val);
            val &= ~(REG_LED_IO2_PDEN | REG_LED_IO2_PUEN);
            if (pull_sel == HAL_IOMUX_PIN_PULLUP_ENABLE) {
                val |= REG_LED_IO2_PUEN;
            } else if (pull_sel == HAL_IOMUX_PIN_PULLDOWN_ENABLE) {
                val |= REG_LED_IO2_PDEN;
            }
            pmu_write(PMU_REG_LED_CFG_IO2, val);
        }
        int_unlock(lock);
    }
}

void pmu_led_set_value(enum HAL_GPIO_PIN_T pin, int data)
{
    uint16_t val;
    uint32_t lock;
#ifdef PMU_LED_VIA_PWM
    uint16_t br_val;
#endif
    if (pin == HAL_GPIO_PIN_LED1 || pin == HAL_GPIO_PIN_LED2) {
        lock = int_lock();
        if (pin == HAL_GPIO_PIN_LED1) {
#ifdef PMU_LED_VIA_PWM
            pmu_write(PMU_REG_PWM2_TOGGLE, 0xFFFF);
            pmu_read(PMU_REG_PWM2_BR_EN, &br_val);
            br_val &= ~REG_PWM2_BR_EN;
            val |= PWM_SELECT_EN;
            if (data) {
                val &= ~PWM_SELECT_INV;
            } else {
                val |= PWM_SELECT_INV;
            }
            pmu_write(PMU_REG_PWM2_BR_EN, br_val);
#else
            pmu_read(PMU_REG_PWM2_EN, &val);
            if (data) {
                val |= REG_LED0_OUT;
            } else {
                val &= ~REG_LED0_OUT;
            }
            pmu_write(PMU_REG_PWM2_EN, val);
#endif
        }else {
#ifdef PMU_LED_VIA_PWM
            pmu_write(PMU_REG_PWMB_TOGGLE, 0xFFFF);
            pmu_read(PMU_REG_PWMB_BR_EN, &br_val);
            br_val &= ~REG_PWMB_BR_EN;
            val |= PWMB_SELECT_EN;
            if (data) {
                val &= ~PWMB_SELECT_INV;
            } else {
                val |= PWMB_SELECT_INV;
            }
            pmu_write(PMU_REG_PWMB_BR_EN, br_val);
#else
            pmu_read(PMU_REG_PWMB_EN, &val);
            if (data) {
                val |= REG_LED1_OUT;
            } else {
                val &= ~REG_LED1_OUT;
            }
            pmu_write(PMU_REG_PWMB_EN, val);
#endif
        }
        int_unlock(lock);
    }
}

int pmu_led_get_value(enum HAL_GPIO_PIN_T pin)
{
    uint16_t val;
    int data = 0;

    if (pin == HAL_GPIO_PIN_LED1 || pin == HAL_GPIO_PIN_LED2) {
        pmu_read(PMU_REG_LED_IO_IN, &val);
        if (pin == HAL_GPIO_PIN_LED1) {
            data = LED_IO1_IN_DB;
        } else {
            data = LED_IO2_IN_DB;
        }
        data &= val;
    }

    return !!data;
}

void pmu_led_uart_enable(enum HAL_IOMUX_PIN_T pin)
{
    uint16_t val;
    if (pin == HAL_IOMUX_PIN_LED1) {
        pmu_read(PMU_REG_UART1_CFG, &val);
        val &= ~(REG_UART_LEDA_SEL | REG_PMU_UART_DR1);
        val |=  REG_GPIO_I_SEL;
        pmu_write(PMU_REG_UART1_CFG, val);

        pmu_read(PMU_REG_UART2_CFG, &val);
        val |= REG_PMU_UART_DR2;
        pmu_write(PMU_REG_UART2_CFG, val);

        pmu_read(PMU_REG_LED_CFG_IO1, &val);
        val |= REG_LED_IO1_PUEN;
        pmu_write(PMU_REG_LED_CFG_IO1, val);
    }else{
        pmu_read(PMU_REG_UART1_CFG, &val);
        val &= ~ REG_GPIO_I_SEL;
        val |= REG_PMU_UART_DR1;
        pmu_write(PMU_REG_UART1_CFG, val);

        pmu_read(PMU_REG_UART2_CFG, &val);
        val &= ~(REG_UART_LEDB_SEL | REG_PMU_UART_DR2);
        pmu_write(PMU_REG_UART2_CFG, val);

        pmu_read(PMU_REG_LED_CFG_IO2, &val);
        val |= REG_LED_IO2_PUEN;
        pmu_write(PMU_REG_LED_CFG_IO2, val);
    }
}

void pmu_led_uart_disable(enum HAL_IOMUX_PIN_T pin)
{
    uint16_t val;
    if (pin == HAL_IOMUX_PIN_LED1) {
        pmu_read(PMU_REG_UART1_CFG, &val);
        val |= (REG_UART_LEDA_SEL | REG_PMU_UART_DR1);
        val &=  ~REG_GPIO_I_SEL;
        pmu_write(PMU_REG_UART1_CFG, val);

        pmu_read(PMU_REG_UART2_CFG, &val);
        val &= ~REG_PMU_UART_DR2;
        pmu_write(PMU_REG_UART2_CFG, val);

        pmu_read(PMU_REG_LED_CFG_IO1, &val);
        val &= ~REG_LED_IO1_PUEN;
        pmu_write(PMU_REG_LED_CFG_IO1, val);
    }else{
        pmu_read(PMU_REG_UART1_CFG, &val);
        val |= REG_GPIO_I_SEL;
        val &= ~REG_PMU_UART_DR1;
        pmu_write(PMU_REG_UART1_CFG, val);

        pmu_read(PMU_REG_UART2_CFG, &val);
        val |= (REG_UART_LEDB_SEL | REG_PMU_UART_DR2);
        pmu_write(PMU_REG_UART2_CFG, val);

        pmu_read(PMU_REG_LED_CFG_IO2, &val);
        val &= ~REG_LED_IO2_PUEN;
        pmu_write(PMU_REG_LED_CFG_IO2, val);
    }
}

#ifdef PMU_IRQ_UNIFIED
static void pmu_gpio_irq_handler(uint16_t irq_status)
{
    if (irq_status & PMU_GPIO_INTR_MSKED1) {
        if (gpio_irq_handler[0]) {
            gpio_irq_handler[0](HAL_GPIO_PIN_LED1);
        }
    }
    if (irq_status & PMU_GPIO_INTR_MSKED2) {
        if (gpio_irq_handler[1]) {
            gpio_irq_handler[1](HAL_GPIO_PIN_LED2);
        }
    }
}

uint8_t pmu_gpio_setup_irq(enum HAL_GPIO_PIN_T pin, const struct HAL_GPIO_IRQ_CFG_T *cfg)
{
    uint32_t lock;
    uint16_t val;
    bool old_en;

    if (pin != HAL_GPIO_PIN_LED1 && pin != HAL_GPIO_PIN_LED2) {
        return 1;
    }

    lock = int_lock();

    old_en = (gpio_irq_en[0] || gpio_irq_en[1]);

    if (pin == HAL_GPIO_PIN_LED1) {
        gpio_irq_en[0] = cfg->irq_enable;
        gpio_irq_handler[0] = cfg->irq_handler;

        if (cfg->irq_enable) {
        }

        pmu_read(PMU_REG_UART1_CFG, &val);
        if (cfg->irq_enable) {
            val |= REG_PMU_GPIO_INTR_MSK1 | REG_PMU_GPIO_INTR_EN1;
            if (cfg->irq_debounce) {
                val &= ~PMU_DB_BYPASS1;
            } else {
                val |= PMU_DB_BYPASS1;
            }
        } else {
            val &= ~(REG_PMU_GPIO_INTR_MSK1 | REG_PMU_GPIO_INTR_EN1);
        }
        pmu_write(PMU_REG_UART1_CFG, val);
    } else {
        gpio_irq_en[1] = cfg->irq_enable;
        gpio_irq_handler[1] = cfg->irq_handler;

        pmu_read(PMU_REG_UART2_CFG, &val);
        if (cfg->irq_enable) {
            val |= REG_PMU_GPIO_INTR_MSK2 | REG_PMU_GPIO_INTR_EN2;
            if (cfg->irq_debounce) {
                val &= ~PMU_DB_BYPASS2;
            } else {
                val |= PMU_DB_BYPASS2;
            }
        } else {
            val &= ~(REG_PMU_GPIO_INTR_MSK1 | REG_PMU_GPIO_INTR_EN1);
        }
        pmu_write(PMU_REG_UART2_CFG, val);
    }

    if (cfg->irq_enable) {
        uint16_t type;
        uint16_t pol;

        type = (pin == HAL_GPIO_PIN_LED1) ? REG_EDGE_INTR_SEL1 : REG_EDGE_INTR_SEL2;
        pol = (pin == HAL_GPIO_PIN_LED1) ? REG_POS_INTR_SEL1 : REG_POS_INTR_SEL2;
        pmu_read(PMU_REG_MIC_BIAS_C, &val);
        if (cfg->irq_type == HAL_GPIO_IRQ_TYPE_EDGE_SENSITIVE) {
            val |= type;
            if (cfg->irq_polarity == HAL_GPIO_IRQ_POLARITY_LOW_FALLING) {
                val &= ~pol;
            } else {
                val |= pol;
            }
        } else {
            val &= ~type;
        }
        pmu_write(PMU_REG_MIC_BIAS_C, val);

        if (cfg->irq_type != HAL_GPIO_IRQ_TYPE_EDGE_SENSITIVE) {
            if (pin == HAL_GPIO_PIN_LED1) {
                pmu_read(PMU_REG_WDT_INT_CFG, &val);
                if (cfg->irq_polarity == HAL_GPIO_IRQ_POLARITY_LOW_FALLING) {
                    val |= REG_LOW_LEVEL_INTR_SEL1;
                } else {
                    val &= ~REG_LOW_LEVEL_INTR_SEL1;
                }
                pmu_write(PMU_REG_WDT_INT_CFG, val);
            } else {
                pmu_read(PMU_REG_UART2_CFG, &val);
                if (cfg->irq_polarity == HAL_GPIO_IRQ_POLARITY_LOW_FALLING) {
                    val |= REG_LOW_LEVEL_INTR_SEL2;
                } else {
                    val &= ~REG_LOW_LEVEL_INTR_SEL2;
                }
                pmu_write(PMU_REG_UART2_CFG, val);
            }
        }
    }

    if (old_en != cfg->irq_enable) {
        pmu_set_irq_unified_handler(PMU_IRQ_TYPE_GPIO, cfg->irq_enable ? pmu_gpio_irq_handler : NULL);
    }

    int_unlock(lock);

    return 0;
}

static void pmu_wdt_irq_handler(uint16_t irq_status)
{
    if (wdt_irq_handler) {
        wdt_irq_handler();
    }
}

void pmu_wdt_set_irq_handler(PMU_WDT_IRQ_HANDLER_T handler)
{
    uint32_t lock;
    uint16_t val;

    lock = int_lock();

    wdt_irq_handler = handler;

    pmu_read(PMU_REG_WDT_INT_CFG, &val);
    if (handler) {
        val |= REG_WDT_INTR_EN | REG_WDT_INTR_MSK;
    } else {
        val &= ~(REG_WDT_INTR_EN | REG_WDT_INTR_MSK);
    }
    pmu_write(PMU_REG_WDT_INT_CFG, val);

    pmu_set_irq_unified_handler(PMU_IRQ_TYPE_WDT, handler ? pmu_wdt_irq_handler : NULL);

    int_unlock(lock);
}
#else
uint8_t pmu_gpio_setup_irq(enum HAL_GPIO_PIN_T pin, const struct HAL_GPIO_IRQ_CFG_T *cfg)
{
    ASSERT(false, "PMU_IRQ_UNIFIED must defined to use PMU GPIO IRQ");
    return 1;
}
#endif

int pmu_wdt_config(uint32_t irq_ms, uint32_t reset_ms)
{
    if (irq_ms > 0xFFFF) {
        return 1;
    }
    if (reset_ms > 0xFFFF) {
        return 1;
    }
    wdt_irq_timer = irq_ms;
    wdt_reset_timer = reset_ms;

    pmu_write(PMU_REG_WDT_IRQ_TIMER, wdt_irq_timer);
    pmu_write(PMU_REG_WDT_RESET_TIMER, wdt_reset_timer);

    return 0;
}

void pmu_wdt_start(void)
{
    uint16_t val;

    if (wdt_irq_timer == 0 && wdt_reset_timer == 0) {
        return;
    }

    pmu_read(PMU_REG_WDT_CFG, &val);
    val |= (REG_WDT_RESET_EN | REG_WDT_EN);
    pmu_write(PMU_REG_WDT_CFG, val);
}

void pmu_wdt_stop(void)
{
    uint16_t val;

    if (wdt_irq_timer == 0 && wdt_reset_timer == 0) {
        return;
    }

    pmu_read(PMU_REG_WDT_CFG, &val);
    val &= ~(REG_WDT_RESET_EN | REG_WDT_EN);
    pmu_write(PMU_REG_WDT_CFG, val);
}

void pmu_wdt_feed(void)
{
    if (wdt_irq_timer == 0 && wdt_reset_timer == 0) {
        return;
    }

    pmu_write(PMU_REG_WDT_IRQ_TIMER, wdt_irq_timer);
    pmu_write(PMU_REG_WDT_RESET_TIMER, wdt_reset_timer);
}

void pmu_ntc_capture_enable(void)
{
}

void pmu_ntc_capture_disable(void)
{
}
