Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 14 16:56:55 2022
| Host         : Muhammads running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (1)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: game/vc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: game/vc/r_25MHz_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.289      -70.633                     14                  392        0.125        0.000                      0                  392        4.500        0.000                       0                   270  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.289      -70.633                     14                  392        0.125        0.000                      0                  392        4.500        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -5.289ns,  Total Violation      -70.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.289ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.302ns  (logic 6.110ns (39.930%)  route 9.192ns (60.070%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.882    15.817    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.904    16.846    dig3[3]_i_30_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.970 r  dig3[3]_i_32/O
                         net (fo=1, routed)           0.821    17.791    dig3[3]_i_32_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.915 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.641    18.556    dig3[3]_i_14_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    18.680 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.706    19.386    dig3[3]_i_13_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.510 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.723    20.233    dig3[3]_i_11_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.124    20.357 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    20.357    dig4[3]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.081    15.068    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -20.357    
  -------------------------------------------------------------------
                         slack                                 -5.289    

Slack (VIOLATED) :        -5.269ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.284ns  (logic 6.110ns (39.978%)  route 9.174ns (60.022%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.882    15.817    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.904    16.846    dig3[3]_i_30_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.970 r  dig3[3]_i_32/O
                         net (fo=1, routed)           0.821    17.791    dig3[3]_i_32_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.915 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.641    18.556    dig3[3]_i_14_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    18.680 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.706    19.386    dig3[3]_i_13_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.510 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.704    20.214    dig3[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    20.338 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    20.338    p_1_in[1]
    SLICE_X8Y73          FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.081    15.070    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -20.338    
  -------------------------------------------------------------------
                         slack                                 -5.269    

Slack (VIOLATED) :        -5.252ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.215ns  (logic 6.110ns (40.157%)  route 9.105ns (59.843%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.882    15.817    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.904    16.846    dig3[3]_i_30_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.970 r  dig3[3]_i_32/O
                         net (fo=1, routed)           0.821    17.791    dig3[3]_i_32_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.915 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.641    18.556    dig3[3]_i_14_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    18.680 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.706    19.386    dig3[3]_i_13_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.510 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.636    20.146    dig3[3]_i_11_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    20.270 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    20.270    dig5[0]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.032    15.019    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -20.270    
  -------------------------------------------------------------------
                         slack                                 -5.252    

Slack (VIOLATED) :        -5.235ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.201ns  (logic 6.110ns (40.193%)  route 9.091ns (59.807%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.882    15.817    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.904    16.846    dig3[3]_i_30_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.970 r  dig3[3]_i_32/O
                         net (fo=1, routed)           0.821    17.791    dig3[3]_i_32_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.915 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.641    18.556    dig3[3]_i_14_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    18.680 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.706    19.386    dig3[3]_i_13_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.510 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.622    20.132    dig3[3]_i_11_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.256 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    20.256    dig4[1]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.032    15.022    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -20.256    
  -------------------------------------------------------------------
                         slack                                 -5.235    

Slack (VIOLATED) :        -5.121ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.132ns  (logic 6.110ns (40.377%)  route 9.022ns (59.623%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.882    15.817    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.904    16.846    dig3[3]_i_30_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.970 r  dig3[3]_i_32/O
                         net (fo=1, routed)           0.821    17.791    dig3[3]_i_32_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.915 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.641    18.556    dig3[3]_i_14_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    18.680 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.706    19.386    dig3[3]_i_13_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.510 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.553    20.063    dig3[3]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I2_O)        0.124    20.187 r  dig4[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.187    dig4[2]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.424    14.765    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.079    15.067    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -20.187    
  -------------------------------------------------------------------
                         slack                                 -5.121    

Slack (VIOLATED) :        -5.093ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.055ns  (logic 6.110ns (40.584%)  route 8.945ns (59.416%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.403    15.339    dig3[3]_i_40_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.124    15.463 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.865    16.328    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  dig3[3]_i_27/O
                         net (fo=9, routed)           1.149    17.601    dig3[3]_i_27_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I4_O)        0.124    17.725 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.624    18.349    dig3[3]_i_20_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I2_O)        0.124    18.473 r  dig3[3]_i_22/O
                         net (fo=1, routed)           0.838    19.311    dig3[3]_i_22_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124    19.435 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.551    19.986    dig3[3]_i_10_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    20.110 r  dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    20.110    p_1_in[0]
    SLICE_X9Y76          FDRE                                         r  dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  dig3_reg[0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.029    15.018    dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -20.110    
  -------------------------------------------------------------------
                         slack                                 -5.093    

Slack (VIOLATED) :        -5.083ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.045ns  (logic 6.110ns (40.610%)  route 8.935ns (59.390%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.882    15.817    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.904    16.846    dig3[3]_i_30_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.970 r  dig3[3]_i_32/O
                         net (fo=1, routed)           0.821    17.791    dig3[3]_i_32_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.915 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.641    18.556    dig3[3]_i_14_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    18.680 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.706    19.386    dig3[3]_i_13_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.510 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.466    19.976    dig3[3]_i_11_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    20.100 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    20.100    dig4[0]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.031    15.018    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -20.100    
  -------------------------------------------------------------------
                         slack                                 -5.083    

Slack (VIOLATED) :        -5.073ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.036ns  (logic 6.110ns (40.635%)  route 8.926ns (59.365%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.882    15.817    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.904    16.846    dig3[3]_i_30_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.970 r  dig3[3]_i_32/O
                         net (fo=1, routed)           0.821    17.791    dig3[3]_i_32_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.915 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.641    18.556    dig3[3]_i_14_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    18.680 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.526    19.206    dig3[3]_i_13_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    19.330 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.637    19.967    dig4[3]_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.091 r  dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    20.091    dig5[1]_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.424    14.765    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  dig5_reg[1]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.031    15.019    dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -20.091    
  -------------------------------------------------------------------
                         slack                                 -5.073    

Slack (VIOLATED) :        -4.985ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig6_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.952ns  (logic 6.110ns (40.864%)  route 8.842ns (59.136%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.882    15.817    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.904    16.846    dig3[3]_i_30_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.970 r  dig3[3]_i_32/O
                         net (fo=1, routed)           0.821    17.791    dig3[3]_i_32_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.915 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.641    18.556    dig3[3]_i_14_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    18.680 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.526    19.206    dig3[3]_i_13_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    19.330 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.553    19.883    dig4[3]_i_3_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.124    20.007 r  dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    20.007    dig6[0]_i_1_n_0
    SLICE_X11Y76         FDSE                                         r  dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y76         FDSE                                         r  dig6_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y76         FDSE (Setup_fdse_C_D)        0.032    15.022    dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -20.007    
  -------------------------------------------------------------------
                         slack                                 -4.985    

Slack (VIOLATED) :        -4.958ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.971ns  (logic 6.110ns (40.812%)  route 8.861ns (59.188%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  XLXI_7/U0/DO[10]
                         net (fo=2, routed)           1.134     7.403    data[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    11.059 r  dig35/P[29]
                         net (fo=9, routed)           1.257    12.316    dig35_n_76
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.440 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.650    13.090    dig5[3]_i_16_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.214 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.624    13.839    dig4[3]_i_10_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.963 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.849    14.812    dig3[3]_i_46_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.403    15.339    dig3[3]_i_40_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.124    15.463 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.865    16.328    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.452 r  dig3[3]_i_27/O
                         net (fo=9, routed)           1.149    17.601    dig3[3]_i_27_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I4_O)        0.124    17.725 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.624    18.349    dig3[3]_i_20_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I2_O)        0.124    18.473 r  dig3[3]_i_22/O
                         net (fo=1, routed)           0.838    19.311    dig3[3]_i_22_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124    19.435 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.467    19.902    dig3[3]_i_10_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124    20.026 r  dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    20.026    p_1_in[3]
    SLICE_X8Y73          FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.079    15.068    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -20.026    
  -------------------------------------------------------------------
                         slack                                 -4.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 game/pg/sq1_x_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.551     1.434    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  game/pg/sq1_x_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  game/pg/sq1_x_next_reg[4]/Q
                         net (fo=1, routed)           0.080     1.655    game/pg/sq1_x_next[4]
    SLICE_X42Y71         FDCE                                         r  game/pg/sq1_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.819     1.946    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y71         FDCE                                         r  game/pg/sq1_x_reg_reg[4]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.083     1.530    game/pg/sq1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Vrx1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.549     1.432    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  Vrx1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  Vrx1_reg[3]/Q
                         net (fo=3, routed)           0.073     1.646    Vrx1[3]
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.691 r  left_i_1/O
                         net (fo=1, routed)           0.000     1.691    left_i_1_n_0
    SLICE_X33Y73         FDRE                                         r  left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.814     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  left_reg/C
                         clock pessimism             -0.497     1.445    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.092     1.537    left_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 game/pg/sq2_x_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq2_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.553     1.436    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  game/pg/sq2_x_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  game/pg/sq2_x_next_reg[5]/Q
                         net (fo=1, routed)           0.098     1.675    game/pg/sq2_x_next[5]
    SLICE_X40Y69         FDCE                                         r  game/pg/sq2_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.821     1.948    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  game/pg/sq2_x_reg_reg[5]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X40Y69         FDCE (Hold_fdce_C_D)         0.055     1.504    game/pg/sq2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 game/pg/sq1_y_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_y_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.549     1.432    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  game/pg/sq1_y_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  game/pg/sq1_y_next_reg[5]/Q
                         net (fo=1, routed)           0.118     1.691    game/pg/sq1_y_next[5]
    SLICE_X37Y76         FDPE                                         r  game/pg/sq1_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.814     1.942    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y76         FDPE                                         r  game/pg/sq1_y_reg_reg[5]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X37Y76         FDPE (Hold_fdpe_C_D)         0.075     1.520    game/pg/sq1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 game/pg/sq1_y_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.549     1.432    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  game/pg/sq1_y_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  game/pg/sq1_y_next_reg[7]/Q
                         net (fo=1, routed)           0.119     1.692    game/pg/sq1_y_next[7]
    SLICE_X37Y76         FDCE                                         r  game/pg/sq1_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.814     1.942    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  game/pg/sq1_y_reg_reg[7]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.076     1.521    game/pg/sq1_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 game/pg/sq1_y_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.356%)  route 0.105ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.548     1.431    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  game/pg/sq1_y_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  game/pg/sq1_y_next_reg[3]/Q
                         net (fo=1, routed)           0.105     1.677    game/pg/sq1_y_next[3]
    SLICE_X38Y76         FDCE                                         r  game/pg/sq1_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.814     1.942    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y76         FDCE                                         r  game/pg/sq1_y_reg_reg[3]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X38Y76         FDCE (Hold_fdce_C_D)         0.059     1.504    game/pg/sq1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game/pg/sq1_y_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.549     1.432    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  game/pg/sq1_y_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  game/pg/sq1_y_next_reg[6]/Q
                         net (fo=1, routed)           0.119     1.692    game/pg/sq1_y_next[6]
    SLICE_X37Y76         FDCE                                         r  game/pg/sq1_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.814     1.942    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  game/pg/sq1_y_reg_reg[6]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.071     1.516    game/pg/sq1_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game/pg/sq1_x_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.551     1.434    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  game/pg/sq1_x_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  game/pg/sq1_x_next_reg[2]/Q
                         net (fo=1, routed)           0.139     1.714    game/pg/sq1_x_next[2]
    SLICE_X42Y71         FDCE                                         r  game/pg/sq1_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.819     1.946    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y71         FDCE                                         r  game/pg/sq1_x_reg_reg[2]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.086     1.533    game/pg/sq1_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 game/pg/sq1_x_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_x_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.519%)  route 0.138ns (49.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.551     1.434    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  game/pg/sq1_x_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  game/pg/sq1_x_next_reg[3]/Q
                         net (fo=1, routed)           0.138     1.713    game/pg/sq1_x_next[3]
    SLICE_X42Y71         FDPE                                         r  game/pg/sq1_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.819     1.946    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y71         FDPE                                         r  game/pg/sq1_x_reg_reg[3]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X42Y71         FDPE (Hold_fdpe_C_D)         0.083     1.530    game/pg/sq1_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game/pg/sq1_y_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.080%)  route 0.106ns (42.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.548     1.431    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  game/pg/sq1_y_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  game/pg/sq1_y_next_reg[2]/Q
                         net (fo=1, routed)           0.106     1.678    game/pg/sq1_y_next[2]
    SLICE_X37Y76         FDCE                                         r  game/pg/sq1_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.814     1.942    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y76         FDCE                                         r  game/pg/sq1_y_reg_reg[2]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.047     1.492    game/pg/sq1_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y74   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y74   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X38Y73   LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X38Y73   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X33Y75   LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X33Y75   LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X38Y73   LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X33Y75   LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y79   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y79   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y80   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y80   count_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y80   count_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y80   count_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y81   count_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y81   count_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y81   count_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y81   count_reg[19]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y74   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y74   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y73   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y73   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y75   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y75   LED_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y73   LED_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y75   LED_reg[15]/C
High Pulse Width  Slow    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X31Y73   LED_reg[1]/C
High Pulse Width  Slow    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[2]/C



