// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__979(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_clock", false,-1);
        vcdp->declBus(c+61378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_last_0", false,-1);
        vcdp->declBus(c+61378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_out_last_0", false,-1);
        vcdp->declBit(c+61386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+61386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+61387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_clock", false,-1);
        vcdp->declBus(c+61388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_last_0", false,-1);
        vcdp->declBus(c+61388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_out_last_0", false,-1);
        vcdp->declBit(c+61396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+61396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+61397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_clock", false,-1);
        vcdp->declBus(c+61398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_last_0", false,-1);
        vcdp->declBus(c+61398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_out_last_0", false,-1);
        vcdp->declBit(c+61406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+61406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+61407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_clock", false,-1);
        vcdp->declBus(c+61408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_last_0", false,-1);
        vcdp->declBus(c+61408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_out_last_0", false,-1);
        vcdp->declBit(c+61416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+61416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+61417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_clock", false,-1);
        vcdp->declBus(c+61418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_last_0", false,-1);
        vcdp->declBus(c+61418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_out_last_0", false,-1);
        vcdp->declBit(c+61426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+61426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+61427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__980(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_last_0", false,-1);
        vcdp->declBus(c+61428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_out_last_0", false,-1);
        vcdp->declBit(c+61436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+61436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+61437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_clock", false,-1);
        vcdp->declBus(c+61438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_last_0", false,-1);
        vcdp->declBus(c+61438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_out_last_0", false,-1);
        vcdp->declBit(c+61446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+61446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+61447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_clock", false,-1);
        vcdp->declBus(c+61448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_last_0", false,-1);
        vcdp->declBus(c+61448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_out_last_0", false,-1);
        vcdp->declBit(c+61456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+61456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+61457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_clock", false,-1);
        vcdp->declBus(c+61458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_last_0", false,-1);
        vcdp->declBus(c+61458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_out_last_0", false,-1);
        vcdp->declBit(c+61466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+61466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+61467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_clock", false,-1);
        vcdp->declBus(c+61468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_last_0", false,-1);
        vcdp->declBus(c+61468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_out_last_0", false,-1);
        vcdp->declBit(c+61476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+61476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+61477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_clock", false,-1);
        vcdp->declBus(c+61478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__981(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_last_0", false,-1);
        vcdp->declBus(c+61478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_out_last_0", false,-1);
        vcdp->declBit(c+61486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+61486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+61487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_clock", false,-1);
        vcdp->declBus(c+61488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_last_0", false,-1);
        vcdp->declBus(c+61488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_out_last_0", false,-1);
        vcdp->declBit(c+61496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+61496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+61497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_clock", false,-1);
        vcdp->declBus(c+61498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_last_0", false,-1);
        vcdp->declBus(c+61498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_out_last_0", false,-1);
        vcdp->declBit(c+61506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+61506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+61507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_clock", false,-1);
        vcdp->declBus(c+61508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_last_0", false,-1);
        vcdp->declBus(c+61508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_out_last_0", false,-1);
        vcdp->declBit(c+61516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+61516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+61517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_clock", false,-1);
        vcdp->declBus(c+61518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_last_0", false,-1);
        vcdp->declBus(c+61518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_out_last_0", false,-1);
        vcdp->declBit(c+61526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+61526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+61527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_clock", false,-1);
        vcdp->declBus(c+61528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_b_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__982(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_last_0", false,-1);
        vcdp->declBus(c+61528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_out_last_0", false,-1);
        vcdp->declBit(c+61536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+61536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+61537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_clock", false,-1);
        vcdp->declBus(c+61538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_last_0", false,-1);
        vcdp->declBus(c+61538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_out_last_0", false,-1);
        vcdp->declBit(c+61546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+61546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+61547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_clock", false,-1);
        vcdp->declBus(c+61548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_last_0", false,-1);
        vcdp->declBus(c+61548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_out_last_0", false,-1);
        vcdp->declBit(c+61556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+61556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+61557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_clock", false,-1);
        vcdp->declBus(c+61558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_last_0", false,-1);
        vcdp->declBus(c+61558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_out_last_0", false,-1);
        vcdp->declBit(c+61566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+61566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+61567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_clock", false,-1);
        vcdp->declBus(c+61568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_last_0", false,-1);
        vcdp->declBus(c+61568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_out_last_0", false,-1);
        vcdp->declBit(c+61576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+61576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+61577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_clock", false,-1);
        vcdp->declBus(c+61578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_d_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__983(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_last_0", false,-1);
        vcdp->declBus(c+61578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_out_last_0", false,-1);
        vcdp->declBit(c+61586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+61586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+61587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_clock", false,-1);
        vcdp->declBus(c+61588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_last_0", false,-1);
        vcdp->declBus(c+61588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_out_last_0", false,-1);
        vcdp->declBit(c+61596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+61596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+61597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_clock", false,-1);
        vcdp->declBus(c+61598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_last_0", false,-1);
        vcdp->declBus(c+61598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_out_last_0", false,-1);
        vcdp->declBit(c+61606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+61606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+61607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_clock", false,-1);
        vcdp->declBus(c+61608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_last_0", false,-1);
        vcdp->declBus(c+61608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_out_last_0", false,-1);
        vcdp->declBit(c+61616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+61616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+61617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_clock", false,-1);
        vcdp->declBus(c+61618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_last_0", false,-1);
        vcdp->declBus(c+61618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_out_last_0", false,-1);
        vcdp->declBit(c+61626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+61626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+61627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_clock", false,-1);
        vcdp->declBus(c+61628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__984(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_last_0", false,-1);
        vcdp->declBus(c+61628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_out_last_0", false,-1);
        vcdp->declBit(c+61636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+61636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+61637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_clock", false,-1);
        vcdp->declBus(c+61638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_last_0", false,-1);
        vcdp->declBus(c+61638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_out_last_0", false,-1);
        vcdp->declBit(c+61646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+61646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+61647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_clock", false,-1);
        vcdp->declBus(c+61648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_last_0", false,-1);
        vcdp->declBus(c+61648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_out_last_0", false,-1);
        vcdp->declBit(c+61656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+61656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+61657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_clock", false,-1);
        vcdp->declBus(c+61658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_last_0", false,-1);
        vcdp->declBus(c+61658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_out_last_0", false,-1);
        vcdp->declBit(c+61666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+61666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+61667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_clock", false,-1);
        vcdp->declBus(c+61668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_last_0", false,-1);
        vcdp->declBus(c+61668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_out_last_0", false,-1);
        vcdp->declBit(c+61676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+61676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+61677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_clock", false,-1);
        vcdp->declBus(c+61678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_control_0_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__985(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_last_0", false,-1);
        vcdp->declBus(c+61678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_out_last_0", false,-1);
        vcdp->declBit(c+61686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+61686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+61687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_bad_dataflow", false,-1);
        vcdp->declBus(c+59160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_0", false,-1, 7,0);
        vcdp->declBus(c+59168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1_0", false,-1, 7,0);
        vcdp->declBus(c+59176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_2_0", false,-1, 7,0);
        vcdp->declBus(c+59184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_3_0", false,-1, 7,0);
        vcdp->declBus(c+59192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_4_0", false,-1, 7,0);
        vcdp->declBus(c+59200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_5_0", false,-1, 7,0);
        vcdp->declBus(c+59208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_6_0", false,-1, 7,0);
        vcdp->declBus(c+59216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_7_0", false,-1, 7,0);
        vcdp->declBus(c+59224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_8_0", false,-1, 7,0);
        vcdp->declBus(c+59232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_9_0", false,-1, 7,0);
        vcdp->declBus(c+59240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_10_0", false,-1, 7,0);
        vcdp->declBus(c+59248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_11_0", false,-1, 7,0);
        vcdp->declBus(c+59256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_12_0", false,-1, 7,0);
        vcdp->declBus(c+59264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_13_0", false,-1, 7,0);
        vcdp->declBus(c+59272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_14_0", false,-1, 7,0);
        vcdp->declBus(c+59280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_15_0", false,-1, 7,0);
        vcdp->declBus(c+59288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_16_0", false,-1, 7,0);
        vcdp->declBus(c+59298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_17_0", false,-1, 7,0);
        vcdp->declBus(c+59308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_18_0", false,-1, 7,0);
        vcdp->declBus(c+59318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_19_0", false,-1, 7,0);
        vcdp->declBus(c+59328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_20_0", false,-1, 7,0);
        vcdp->declBus(c+59338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_21_0", false,-1, 7,0);
        vcdp->declBus(c+59348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_22_0", false,-1, 7,0);
        vcdp->declBus(c+59358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_23_0", false,-1, 7,0);
        vcdp->declBus(c+59368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_24_0", false,-1, 7,0);
        vcdp->declBus(c+59378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_25_0", false,-1, 7,0);
        vcdp->declBus(c+59388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_26_0", false,-1, 7,0);
        vcdp->declBus(c+59398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_27_0", false,-1, 7,0);
        vcdp->declBus(c+59408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_28_0", false,-1, 7,0);
        vcdp->declBus(c+59418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_29_0", false,-1, 7,0);
        vcdp->declBus(c+59428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_30_0", false,-1, 7,0);
        vcdp->declBus(c+59438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_31_0", false,-1, 7,0);
        vcdp->declBus(c+59448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_32_0", false,-1, 7,0);
        vcdp->declBus(c+59458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_33_0", false,-1, 7,0);
        vcdp->declBus(c+59468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_34_0", false,-1, 7,0);
        vcdp->declBus(c+59478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_35_0", false,-1, 7,0);
        vcdp->declBus(c+59488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_36_0", false,-1, 7,0);
        vcdp->declBus(c+59498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_37_0", false,-1, 7,0);
        vcdp->declBus(c+59508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_38_0", false,-1, 7,0);
        vcdp->declBus(c+59518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_39_0", false,-1, 7,0);
        vcdp->declBus(c+59528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_40_0", false,-1, 7,0);
        vcdp->declBus(c+59538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_41_0", false,-1, 7,0);
        vcdp->declBus(c+59548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_42_0", false,-1, 7,0);
        vcdp->declBus(c+59558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_43_0", false,-1, 7,0);
        vcdp->declBus(c+59568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_44_0", false,-1, 7,0);
        vcdp->declBus(c+59578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_45_0", false,-1, 7,0);
        vcdp->declBus(c+59588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_46_0", false,-1, 7,0);
        vcdp->declBus(c+59598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_47_0", false,-1, 7,0);
        vcdp->declBus(c+59608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_48_0", false,-1, 7,0);
        vcdp->declBus(c+59618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_49_0", false,-1, 7,0);
        vcdp->declBus(c+59628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_50_0", false,-1, 7,0);
        vcdp->declBus(c+59638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_51_0", false,-1, 7,0);
        vcdp->declBus(c+59648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_52_0", false,-1, 7,0);
        vcdp->declBus(c+59658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_53_0", false,-1, 7,0);
        vcdp->declBus(c+59668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_54_0", false,-1, 7,0);
        vcdp->declBus(c+59678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_55_0", false,-1, 7,0);
        vcdp->declBus(c+59688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_56_0", false,-1, 7,0);
        vcdp->declBus(c+59698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_57_0", false,-1, 7,0);
        vcdp->declBus(c+59708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_58_0", false,-1, 7,0);
        vcdp->declBus(c+59718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_59_0", false,-1, 7,0);
        vcdp->declBus(c+59728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_60_0", false,-1, 7,0);
        vcdp->declBus(c+59738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_61_0", false,-1, 7,0);
        vcdp->declBus(c+59748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_62_0", false,-1, 7,0);
        vcdp->declBus(c+59758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_63_0", false,-1, 7,0);
        vcdp->declBus(c+59768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_64_0", false,-1, 7,0);
        vcdp->declBus(c+59778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_65_0", false,-1, 7,0);
        vcdp->declBus(c+59788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_66_0", false,-1, 7,0);
        vcdp->declBus(c+59798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_67_0", false,-1, 7,0);
        vcdp->declBus(c+59808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_68_0", false,-1, 7,0);
        vcdp->declBus(c+59818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_69_0", false,-1, 7,0);
        vcdp->declBus(c+59828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_70_0", false,-1, 7,0);
        vcdp->declBus(c+59838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_71_0", false,-1, 7,0);
        vcdp->declBus(c+59848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_72_0", false,-1, 7,0);
        vcdp->declBus(c+59858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_73_0", false,-1, 7,0);
        vcdp->declBus(c+59868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_74_0", false,-1, 7,0);
        vcdp->declBus(c+59878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_75_0", false,-1, 7,0);
        vcdp->declBus(c+59888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_76_0", false,-1, 7,0);
        vcdp->declBus(c+59898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_77_0", false,-1, 7,0);
        vcdp->declBus(c+59908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_78_0", false,-1, 7,0);
        vcdp->declBus(c+59918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_79_0", false,-1, 7,0);
        vcdp->declBus(c+59928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_80_0", false,-1, 7,0);
        vcdp->declBus(c+59938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_81_0", false,-1, 7,0);
        vcdp->declBus(c+59948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_82_0", false,-1, 7,0);
        vcdp->declBus(c+59958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_83_0", false,-1, 7,0);
        vcdp->declBus(c+59968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_84_0", false,-1, 7,0);
        vcdp->declBus(c+59978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_85_0", false,-1, 7,0);
        vcdp->declBus(c+59988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_86_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__986(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_87_0", false,-1, 7,0);
        vcdp->declBus(c+60008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_88_0", false,-1, 7,0);
        vcdp->declBus(c+60018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_89_0", false,-1, 7,0);
        vcdp->declBus(c+60028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_90_0", false,-1, 7,0);
        vcdp->declBus(c+60038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_91_0", false,-1, 7,0);
        vcdp->declBus(c+60048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_92_0", false,-1, 7,0);
        vcdp->declBus(c+60058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_93_0", false,-1, 7,0);
        vcdp->declBus(c+60068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_94_0", false,-1, 7,0);
        vcdp->declBus(c+60078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_95_0", false,-1, 7,0);
        vcdp->declBus(c+60088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_96_0", false,-1, 7,0);
        vcdp->declBus(c+60098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_97_0", false,-1, 7,0);
        vcdp->declBus(c+60108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_98_0", false,-1, 7,0);
        vcdp->declBus(c+60118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_99_0", false,-1, 7,0);
        vcdp->declBus(c+60128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_100_0", false,-1, 7,0);
        vcdp->declBus(c+60138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_101_0", false,-1, 7,0);
        vcdp->declBus(c+60148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_102_0", false,-1, 7,0);
        vcdp->declBus(c+60158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_103_0", false,-1, 7,0);
        vcdp->declBus(c+60168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_104_0", false,-1, 7,0);
        vcdp->declBus(c+60178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_105_0", false,-1, 7,0);
        vcdp->declBus(c+60188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_106_0", false,-1, 7,0);
        vcdp->declBus(c+60198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_107_0", false,-1, 7,0);
        vcdp->declBus(c+60208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_108_0", false,-1, 7,0);
        vcdp->declBus(c+60218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_109_0", false,-1, 7,0);
        vcdp->declBus(c+60228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_110_0", false,-1, 7,0);
        vcdp->declBus(c+60238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_111_0", false,-1, 7,0);
        vcdp->declBus(c+60248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_112_0", false,-1, 7,0);
        vcdp->declBus(c+60258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_113_0", false,-1, 7,0);
        vcdp->declBus(c+60268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_114_0", false,-1, 7,0);
        vcdp->declBus(c+60278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_115_0", false,-1, 7,0);
        vcdp->declBus(c+60288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_116_0", false,-1, 7,0);
        vcdp->declBus(c+60298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_117_0", false,-1, 7,0);
        vcdp->declBus(c+60308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_118_0", false,-1, 7,0);
        vcdp->declBus(c+60318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_119_0", false,-1, 7,0);
        vcdp->declBus(c+60328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_120_0", false,-1, 7,0);
        vcdp->declBus(c+60338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_121_0", false,-1, 7,0);
        vcdp->declBus(c+60348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_122_0", false,-1, 7,0);
        vcdp->declBus(c+60358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_123_0", false,-1, 7,0);
        vcdp->declBus(c+60368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_124_0", false,-1, 7,0);
        vcdp->declBus(c+60378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_125_0", false,-1, 7,0);
        vcdp->declBus(c+60388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_126_0", false,-1, 7,0);
        vcdp->declBus(c+60398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_127_0", false,-1, 7,0);
        vcdp->declBus(c+60408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_128_0", false,-1, 7,0);
        vcdp->declBus(c+60418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_129_0", false,-1, 7,0);
        vcdp->declBus(c+60428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_130_0", false,-1, 7,0);
        vcdp->declBus(c+60438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_131_0", false,-1, 7,0);
        vcdp->declBus(c+60448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_132_0", false,-1, 7,0);
        vcdp->declBus(c+60458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_133_0", false,-1, 7,0);
        vcdp->declBus(c+60468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_134_0", false,-1, 7,0);
        vcdp->declBus(c+60478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_135_0", false,-1, 7,0);
        vcdp->declBus(c+60488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_136_0", false,-1, 7,0);
        vcdp->declBus(c+60498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_137_0", false,-1, 7,0);
        vcdp->declBus(c+60508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_138_0", false,-1, 7,0);
        vcdp->declBus(c+60518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_139_0", false,-1, 7,0);
        vcdp->declBus(c+60528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_140_0", false,-1, 7,0);
        vcdp->declBus(c+60538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_141_0", false,-1, 7,0);
        vcdp->declBus(c+60548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_142_0", false,-1, 7,0);
        vcdp->declBus(c+60558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_143_0", false,-1, 7,0);
        vcdp->declBus(c+60568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_144_0", false,-1, 7,0);
        vcdp->declBus(c+60578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_145_0", false,-1, 7,0);
        vcdp->declBus(c+60588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_146_0", false,-1, 7,0);
        vcdp->declBus(c+60598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_147_0", false,-1, 7,0);
        vcdp->declBus(c+60608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_148_0", false,-1, 7,0);
        vcdp->declBus(c+60618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_149_0", false,-1, 7,0);
        vcdp->declBus(c+60628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_150_0", false,-1, 7,0);
        vcdp->declBus(c+60638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_151_0", false,-1, 7,0);
        vcdp->declBus(c+60648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_152_0", false,-1, 7,0);
        vcdp->declBus(c+60658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_153_0", false,-1, 7,0);
        vcdp->declBus(c+60668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_154_0", false,-1, 7,0);
        vcdp->declBus(c+60678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_155_0", false,-1, 7,0);
        vcdp->declBus(c+60688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_156_0", false,-1, 7,0);
        vcdp->declBus(c+60698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_157_0", false,-1, 7,0);
        vcdp->declBus(c+60708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_158_0", false,-1, 7,0);
        vcdp->declBus(c+60718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_159_0", false,-1, 7,0);
        vcdp->declBus(c+60728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_160_0", false,-1, 7,0);
        vcdp->declBus(c+60738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_161_0", false,-1, 7,0);
        vcdp->declBus(c+60748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_162_0", false,-1, 7,0);
        vcdp->declBus(c+60758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_163_0", false,-1, 7,0);
        vcdp->declBus(c+60768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_164_0", false,-1, 7,0);
        vcdp->declBus(c+60778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_165_0", false,-1, 7,0);
        vcdp->declBus(c+60788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_166_0", false,-1, 7,0);
        vcdp->declBus(c+60798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_167_0", false,-1, 7,0);
        vcdp->declBus(c+60808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_168_0", false,-1, 7,0);
        vcdp->declBus(c+60818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_169_0", false,-1, 7,0);
        vcdp->declBus(c+60828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_170_0", false,-1, 7,0);
        vcdp->declBus(c+60838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_171_0", false,-1, 7,0);
        vcdp->declBus(c+60848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_172_0", false,-1, 7,0);
        vcdp->declBus(c+60858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_173_0", false,-1, 7,0);
        vcdp->declBus(c+60868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_174_0", false,-1, 7,0);
        vcdp->declBus(c+60878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_175_0", false,-1, 7,0);
        vcdp->declBus(c+60888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_176_0", false,-1, 7,0);
        vcdp->declBus(c+60898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_177_0", false,-1, 7,0);
        vcdp->declBus(c+60908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_178_0", false,-1, 7,0);
        vcdp->declBus(c+60918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_179_0", false,-1, 7,0);
        vcdp->declBus(c+60928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_180_0", false,-1, 7,0);
        vcdp->declBus(c+60938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_181_0", false,-1, 7,0);
        vcdp->declBus(c+60948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_182_0", false,-1, 7,0);
        vcdp->declBus(c+60958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_183_0", false,-1, 7,0);
        vcdp->declBus(c+60968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_184_0", false,-1, 7,0);
        vcdp->declBus(c+60978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_185_0", false,-1, 7,0);
        vcdp->declBus(c+60988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_186_0", false,-1, 7,0);
        vcdp->declBus(c+60998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_187_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__987(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_188_0", false,-1, 7,0);
        vcdp->declBus(c+61018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_189_0", false,-1, 7,0);
        vcdp->declBus(c+61028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_190_0", false,-1, 7,0);
        vcdp->declBus(c+61038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_191_0", false,-1, 7,0);
        vcdp->declBus(c+61048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_192_0", false,-1, 7,0);
        vcdp->declBus(c+61058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_193_0", false,-1, 7,0);
        vcdp->declBus(c+61068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_194_0", false,-1, 7,0);
        vcdp->declBus(c+61078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_195_0", false,-1, 7,0);
        vcdp->declBus(c+61088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_196_0", false,-1, 7,0);
        vcdp->declBus(c+61098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_197_0", false,-1, 7,0);
        vcdp->declBus(c+61108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_198_0", false,-1, 7,0);
        vcdp->declBus(c+61118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_199_0", false,-1, 7,0);
        vcdp->declBus(c+61128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_200_0", false,-1, 7,0);
        vcdp->declBus(c+61138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_201_0", false,-1, 7,0);
        vcdp->declBus(c+61148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_202_0", false,-1, 7,0);
        vcdp->declBus(c+61158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_203_0", false,-1, 7,0);
        vcdp->declBus(c+61168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_204_0", false,-1, 7,0);
        vcdp->declBus(c+61178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_205_0", false,-1, 7,0);
        vcdp->declBus(c+61188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_206_0", false,-1, 7,0);
        vcdp->declBus(c+61198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_207_0", false,-1, 7,0);
        vcdp->declBus(c+61208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_208_0", false,-1, 7,0);
        vcdp->declBus(c+61218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_209_0", false,-1, 7,0);
        vcdp->declBus(c+61228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_210_0", false,-1, 7,0);
        vcdp->declBus(c+61238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_211_0", false,-1, 7,0);
        vcdp->declBus(c+61248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_212_0", false,-1, 7,0);
        vcdp->declBus(c+61258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_213_0", false,-1, 7,0);
        vcdp->declBus(c+61268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_214_0", false,-1, 7,0);
        vcdp->declBus(c+61278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_215_0", false,-1, 7,0);
        vcdp->declBus(c+61288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_216_0", false,-1, 7,0);
        vcdp->declBus(c+61298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_217_0", false,-1, 7,0);
        vcdp->declBus(c+61308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_218_0", false,-1, 7,0);
        vcdp->declBus(c+61318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_219_0", false,-1, 7,0);
        vcdp->declBus(c+61328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_220_0", false,-1, 7,0);
        vcdp->declBus(c+61338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_221_0", false,-1, 7,0);
        vcdp->declBus(c+61348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_222_0", false,-1, 7,0);
        vcdp->declBus(c+61358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_223_0", false,-1, 7,0);
        vcdp->declBus(c+61368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_224_0", false,-1, 7,0);
        vcdp->declBus(c+61378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_225_0", false,-1, 7,0);
        vcdp->declBus(c+61388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_226_0", false,-1, 7,0);
        vcdp->declBus(c+61398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_227_0", false,-1, 7,0);
        vcdp->declBus(c+61408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_228_0", false,-1, 7,0);
        vcdp->declBus(c+61418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_229_0", false,-1, 7,0);
        vcdp->declBus(c+61428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_230_0", false,-1, 7,0);
        vcdp->declBus(c+61438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_231_0", false,-1, 7,0);
        vcdp->declBus(c+61448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_232_0", false,-1, 7,0);
        vcdp->declBus(c+61458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_233_0", false,-1, 7,0);
        vcdp->declBus(c+61468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_234_0", false,-1, 7,0);
        vcdp->declBus(c+61478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_235_0", false,-1, 7,0);
        vcdp->declBus(c+61488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_236_0", false,-1, 7,0);
        vcdp->declBus(c+61498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_237_0", false,-1, 7,0);
        vcdp->declBus(c+61508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_238_0", false,-1, 7,0);
        vcdp->declBus(c+61518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_239_0", false,-1, 7,0);
        vcdp->declBus(c+61528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_240_0", false,-1, 7,0);
        vcdp->declBus(c+61538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_241_0", false,-1, 7,0);
        vcdp->declBus(c+61548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_242_0", false,-1, 7,0);
        vcdp->declBus(c+61558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_243_0", false,-1, 7,0);
        vcdp->declBus(c+61568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_244_0", false,-1, 7,0);
        vcdp->declBus(c+61578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_245_0", false,-1, 7,0);
        vcdp->declBus(c+61588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_246_0", false,-1, 7,0);
        vcdp->declBus(c+61598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_247_0", false,-1, 7,0);
        vcdp->declBus(c+61608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_248_0", false,-1, 7,0);
        vcdp->declBus(c+61618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_249_0", false,-1, 7,0);
        vcdp->declBus(c+61628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_250_0", false,-1, 7,0);
        vcdp->declBus(c+61638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_251_0", false,-1, 7,0);
        vcdp->declBus(c+61648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_252_0", false,-1, 7,0);
        vcdp->declBus(c+61658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_253_0", false,-1, 7,0);
        vcdp->declBus(c+61668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_254_0", false,-1, 7,0);
        vcdp->declBus(c+61678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_255_0", false,-1, 7,0);
        vcdp->declBus(c+61688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_0", false,-1, 7,0);
        vcdp->declBus(c+59289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_1_0", false,-1, 19,0);
        vcdp->declBus(c+59449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_2_0", false,-1, 19,0);
        vcdp->declBus(c+59609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_3_0", false,-1, 19,0);
        vcdp->declBus(c+59769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_4_0", false,-1, 19,0);
        vcdp->declBus(c+59929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_5_0", false,-1, 19,0);
        vcdp->declBus(c+60089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_6_0", false,-1, 19,0);
        vcdp->declBus(c+60249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_7_0", false,-1, 19,0);
        vcdp->declBus(c+60409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_8_0", false,-1, 19,0);
        vcdp->declBus(c+60569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_9_0", false,-1, 19,0);
        vcdp->declBus(c+60729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_10_0", false,-1, 19,0);
        vcdp->declBus(c+60889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_11_0", false,-1, 19,0);
        vcdp->declBus(c+61049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_12_0", false,-1, 19,0);
        vcdp->declBus(c+61209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_13_0", false,-1, 19,0);
        vcdp->declBus(c+61369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_14_0", false,-1, 19,0);
        vcdp->declBus(c+61529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_15_0", false,-1, 19,0);
        vcdp->declBus(c+61689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_16_0", false,-1, 7,0);
        vcdp->declBus(c+59299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_17_0", false,-1, 19,0);
        vcdp->declBus(c+59459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_18_0", false,-1, 19,0);
        vcdp->declBus(c+59619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_19_0", false,-1, 19,0);
        vcdp->declBus(c+59779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_20_0", false,-1, 19,0);
        vcdp->declBus(c+59939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_21_0", false,-1, 19,0);
        vcdp->declBus(c+60099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_22_0", false,-1, 19,0);
        vcdp->declBus(c+60259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_23_0", false,-1, 19,0);
        vcdp->declBus(c+60419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_24_0", false,-1, 19,0);
        vcdp->declBus(c+60579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_25_0", false,-1, 19,0);
        vcdp->declBus(c+60739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_26_0", false,-1, 19,0);
        vcdp->declBus(c+60899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_27_0", false,-1, 19,0);
        vcdp->declBus(c+61059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_28_0", false,-1, 19,0);
        vcdp->declBus(c+61219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_29_0", false,-1, 19,0);
        vcdp->declBus(c+61379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_30_0", false,-1, 19,0);
        vcdp->declBus(c+61539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_31_0", false,-1, 19,0);
        vcdp->declBus(c+61690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_32_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__988(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_33_0", false,-1, 19,0);
        vcdp->declBus(c+59469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_34_0", false,-1, 19,0);
        vcdp->declBus(c+59629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_35_0", false,-1, 19,0);
        vcdp->declBus(c+59789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_36_0", false,-1, 19,0);
        vcdp->declBus(c+59949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_37_0", false,-1, 19,0);
        vcdp->declBus(c+60109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_38_0", false,-1, 19,0);
        vcdp->declBus(c+60269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_39_0", false,-1, 19,0);
        vcdp->declBus(c+60429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_40_0", false,-1, 19,0);
        vcdp->declBus(c+60589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_41_0", false,-1, 19,0);
        vcdp->declBus(c+60749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_42_0", false,-1, 19,0);
        vcdp->declBus(c+60909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_43_0", false,-1, 19,0);
        vcdp->declBus(c+61069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_44_0", false,-1, 19,0);
        vcdp->declBus(c+61229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_45_0", false,-1, 19,0);
        vcdp->declBus(c+61389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_46_0", false,-1, 19,0);
        vcdp->declBus(c+61549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_47_0", false,-1, 19,0);
        vcdp->declBus(c+61691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_48_0", false,-1, 7,0);
        vcdp->declBus(c+59319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_49_0", false,-1, 19,0);
        vcdp->declBus(c+59479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_50_0", false,-1, 19,0);
        vcdp->declBus(c+59639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_51_0", false,-1, 19,0);
        vcdp->declBus(c+59799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_52_0", false,-1, 19,0);
        vcdp->declBus(c+59959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_53_0", false,-1, 19,0);
        vcdp->declBus(c+60119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_54_0", false,-1, 19,0);
        vcdp->declBus(c+60279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_55_0", false,-1, 19,0);
        vcdp->declBus(c+60439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_56_0", false,-1, 19,0);
        vcdp->declBus(c+60599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_57_0", false,-1, 19,0);
        vcdp->declBus(c+60759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_58_0", false,-1, 19,0);
        vcdp->declBus(c+60919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_59_0", false,-1, 19,0);
        vcdp->declBus(c+61079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_60_0", false,-1, 19,0);
        vcdp->declBus(c+61239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_61_0", false,-1, 19,0);
        vcdp->declBus(c+61399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_62_0", false,-1, 19,0);
        vcdp->declBus(c+61559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_63_0", false,-1, 19,0);
        vcdp->declBus(c+61692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_64_0", false,-1, 7,0);
        vcdp->declBus(c+59329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_65_0", false,-1, 19,0);
        vcdp->declBus(c+59489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_66_0", false,-1, 19,0);
        vcdp->declBus(c+59649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_67_0", false,-1, 19,0);
        vcdp->declBus(c+59809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_68_0", false,-1, 19,0);
        vcdp->declBus(c+59969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_69_0", false,-1, 19,0);
        vcdp->declBus(c+60129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_70_0", false,-1, 19,0);
        vcdp->declBus(c+60289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_71_0", false,-1, 19,0);
        vcdp->declBus(c+60449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_72_0", false,-1, 19,0);
        vcdp->declBus(c+60609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_73_0", false,-1, 19,0);
        vcdp->declBus(c+60769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_74_0", false,-1, 19,0);
        vcdp->declBus(c+60929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_75_0", false,-1, 19,0);
        vcdp->declBus(c+61089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_76_0", false,-1, 19,0);
        vcdp->declBus(c+61249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_77_0", false,-1, 19,0);
        vcdp->declBus(c+61409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_78_0", false,-1, 19,0);
        vcdp->declBus(c+61569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_79_0", false,-1, 19,0);
        vcdp->declBus(c+61693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_80_0", false,-1, 7,0);
        vcdp->declBus(c+59339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_81_0", false,-1, 19,0);
        vcdp->declBus(c+59499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_82_0", false,-1, 19,0);
        vcdp->declBus(c+59659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_83_0", false,-1, 19,0);
        vcdp->declBus(c+59819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_84_0", false,-1, 19,0);
        vcdp->declBus(c+59979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_85_0", false,-1, 19,0);
        vcdp->declBus(c+60139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_86_0", false,-1, 19,0);
        vcdp->declBus(c+60299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_87_0", false,-1, 19,0);
        vcdp->declBus(c+60459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_88_0", false,-1, 19,0);
        vcdp->declBus(c+60619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_89_0", false,-1, 19,0);
        vcdp->declBus(c+60779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_90_0", false,-1, 19,0);
        vcdp->declBus(c+60939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_91_0", false,-1, 19,0);
        vcdp->declBus(c+61099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_92_0", false,-1, 19,0);
        vcdp->declBus(c+61259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_93_0", false,-1, 19,0);
        vcdp->declBus(c+61419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_94_0", false,-1, 19,0);
        vcdp->declBus(c+61579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_95_0", false,-1, 19,0);
        vcdp->declBus(c+61694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_96_0", false,-1, 7,0);
        vcdp->declBus(c+59349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_97_0", false,-1, 19,0);
        vcdp->declBus(c+59509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_98_0", false,-1, 19,0);
        vcdp->declBus(c+59669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_99_0", false,-1, 19,0);
        vcdp->declBus(c+59829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_100_0", false,-1, 19,0);
        vcdp->declBus(c+59989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_101_0", false,-1, 19,0);
        vcdp->declBus(c+60149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_102_0", false,-1, 19,0);
        vcdp->declBus(c+60309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_103_0", false,-1, 19,0);
        vcdp->declBus(c+60469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_104_0", false,-1, 19,0);
        vcdp->declBus(c+60629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_105_0", false,-1, 19,0);
        vcdp->declBus(c+60789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_106_0", false,-1, 19,0);
        vcdp->declBus(c+60949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_107_0", false,-1, 19,0);
        vcdp->declBus(c+61109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_108_0", false,-1, 19,0);
        vcdp->declBus(c+61269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_109_0", false,-1, 19,0);
        vcdp->declBus(c+61429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_110_0", false,-1, 19,0);
        vcdp->declBus(c+61589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_111_0", false,-1, 19,0);
        vcdp->declBus(c+61695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_112_0", false,-1, 7,0);
        vcdp->declBus(c+59359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_113_0", false,-1, 19,0);
        vcdp->declBus(c+59519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_114_0", false,-1, 19,0);
        vcdp->declBus(c+59679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_115_0", false,-1, 19,0);
        vcdp->declBus(c+59839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_116_0", false,-1, 19,0);
        vcdp->declBus(c+59999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_117_0", false,-1, 19,0);
        vcdp->declBus(c+60159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_118_0", false,-1, 19,0);
        vcdp->declBus(c+60319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_119_0", false,-1, 19,0);
        vcdp->declBus(c+60479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_120_0", false,-1, 19,0);
        vcdp->declBus(c+60639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_121_0", false,-1, 19,0);
        vcdp->declBus(c+60799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_122_0", false,-1, 19,0);
        vcdp->declBus(c+60959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_123_0", false,-1, 19,0);
        vcdp->declBus(c+61119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_124_0", false,-1, 19,0);
        vcdp->declBus(c+61279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_125_0", false,-1, 19,0);
        vcdp->declBus(c+61439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_126_0", false,-1, 19,0);
        vcdp->declBus(c+61599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_127_0", false,-1, 19,0);
        vcdp->declBus(c+61696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_128_0", false,-1, 7,0);
        vcdp->declBus(c+59369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_129_0", false,-1, 19,0);
        vcdp->declBus(c+59529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_130_0", false,-1, 19,0);
        vcdp->declBus(c+59689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_131_0", false,-1, 19,0);
        vcdp->declBus(c+59849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_132_0", false,-1, 19,0);
        vcdp->declBus(c+60009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_133_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__989(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_134_0", false,-1, 19,0);
        vcdp->declBus(c+60329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_135_0", false,-1, 19,0);
        vcdp->declBus(c+60489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_136_0", false,-1, 19,0);
        vcdp->declBus(c+60649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_137_0", false,-1, 19,0);
        vcdp->declBus(c+60809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_138_0", false,-1, 19,0);
        vcdp->declBus(c+60969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_139_0", false,-1, 19,0);
        vcdp->declBus(c+61129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_140_0", false,-1, 19,0);
        vcdp->declBus(c+61289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_141_0", false,-1, 19,0);
        vcdp->declBus(c+61449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_142_0", false,-1, 19,0);
        vcdp->declBus(c+61609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_143_0", false,-1, 19,0);
        vcdp->declBus(c+61697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_144_0", false,-1, 7,0);
        vcdp->declBus(c+59379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_145_0", false,-1, 19,0);
        vcdp->declBus(c+59539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_146_0", false,-1, 19,0);
        vcdp->declBus(c+59699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_147_0", false,-1, 19,0);
        vcdp->declBus(c+59859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_148_0", false,-1, 19,0);
        vcdp->declBus(c+60019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_149_0", false,-1, 19,0);
        vcdp->declBus(c+60179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_150_0", false,-1, 19,0);
        vcdp->declBus(c+60339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_151_0", false,-1, 19,0);
        vcdp->declBus(c+60499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_152_0", false,-1, 19,0);
        vcdp->declBus(c+60659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_153_0", false,-1, 19,0);
        vcdp->declBus(c+60819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_154_0", false,-1, 19,0);
        vcdp->declBus(c+60979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_155_0", false,-1, 19,0);
        vcdp->declBus(c+61139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_156_0", false,-1, 19,0);
        vcdp->declBus(c+61299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_157_0", false,-1, 19,0);
        vcdp->declBus(c+61459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_158_0", false,-1, 19,0);
        vcdp->declBus(c+61619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_159_0", false,-1, 19,0);
        vcdp->declBus(c+61698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_160_0", false,-1, 7,0);
        vcdp->declBus(c+59389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_161_0", false,-1, 19,0);
        vcdp->declBus(c+59549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_162_0", false,-1, 19,0);
        vcdp->declBus(c+59709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_163_0", false,-1, 19,0);
        vcdp->declBus(c+59869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_164_0", false,-1, 19,0);
        vcdp->declBus(c+60029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_165_0", false,-1, 19,0);
        vcdp->declBus(c+60189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_166_0", false,-1, 19,0);
        vcdp->declBus(c+60349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_167_0", false,-1, 19,0);
        vcdp->declBus(c+60509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_168_0", false,-1, 19,0);
        vcdp->declBus(c+60669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_169_0", false,-1, 19,0);
        vcdp->declBus(c+60829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_170_0", false,-1, 19,0);
        vcdp->declBus(c+60989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_171_0", false,-1, 19,0);
        vcdp->declBus(c+61149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_172_0", false,-1, 19,0);
        vcdp->declBus(c+61309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_173_0", false,-1, 19,0);
        vcdp->declBus(c+61469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_174_0", false,-1, 19,0);
        vcdp->declBus(c+61629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_175_0", false,-1, 19,0);
        vcdp->declBus(c+61699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_176_0", false,-1, 7,0);
        vcdp->declBus(c+59399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_177_0", false,-1, 19,0);
        vcdp->declBus(c+59559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_178_0", false,-1, 19,0);
        vcdp->declBus(c+59719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_179_0", false,-1, 19,0);
        vcdp->declBus(c+59879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_180_0", false,-1, 19,0);
        vcdp->declBus(c+60039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_181_0", false,-1, 19,0);
        vcdp->declBus(c+60199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_182_0", false,-1, 19,0);
        vcdp->declBus(c+60359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_183_0", false,-1, 19,0);
        vcdp->declBus(c+60519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_184_0", false,-1, 19,0);
        vcdp->declBus(c+60679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_185_0", false,-1, 19,0);
        vcdp->declBus(c+60839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_186_0", false,-1, 19,0);
        vcdp->declBus(c+60999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_187_0", false,-1, 19,0);
        vcdp->declBus(c+61159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_188_0", false,-1, 19,0);
        vcdp->declBus(c+61319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_189_0", false,-1, 19,0);
        vcdp->declBus(c+61479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_190_0", false,-1, 19,0);
        vcdp->declBus(c+61639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_191_0", false,-1, 19,0);
        vcdp->declBus(c+61700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_192_0", false,-1, 7,0);
        vcdp->declBus(c+59409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_193_0", false,-1, 19,0);
        vcdp->declBus(c+59569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_194_0", false,-1, 19,0);
        vcdp->declBus(c+59729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_195_0", false,-1, 19,0);
        vcdp->declBus(c+59889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_196_0", false,-1, 19,0);
        vcdp->declBus(c+60049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_197_0", false,-1, 19,0);
        vcdp->declBus(c+60209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_198_0", false,-1, 19,0);
        vcdp->declBus(c+60369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_199_0", false,-1, 19,0);
        vcdp->declBus(c+60529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_200_0", false,-1, 19,0);
        vcdp->declBus(c+60689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_201_0", false,-1, 19,0);
        vcdp->declBus(c+60849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_202_0", false,-1, 19,0);
        vcdp->declBus(c+61009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_203_0", false,-1, 19,0);
        vcdp->declBus(c+61169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_204_0", false,-1, 19,0);
        vcdp->declBus(c+61329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_205_0", false,-1, 19,0);
        vcdp->declBus(c+61489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_206_0", false,-1, 19,0);
        vcdp->declBus(c+61649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_207_0", false,-1, 19,0);
        vcdp->declBus(c+61701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_208_0", false,-1, 7,0);
        vcdp->declBus(c+59419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_209_0", false,-1, 19,0);
        vcdp->declBus(c+59579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_210_0", false,-1, 19,0);
        vcdp->declBus(c+59739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_211_0", false,-1, 19,0);
        vcdp->declBus(c+59899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_212_0", false,-1, 19,0);
        vcdp->declBus(c+60059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_213_0", false,-1, 19,0);
        vcdp->declBus(c+60219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_214_0", false,-1, 19,0);
        vcdp->declBus(c+60379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_215_0", false,-1, 19,0);
        vcdp->declBus(c+60539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_216_0", false,-1, 19,0);
        vcdp->declBus(c+60699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_217_0", false,-1, 19,0);
        vcdp->declBus(c+60859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_218_0", false,-1, 19,0);
        vcdp->declBus(c+61019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_219_0", false,-1, 19,0);
        vcdp->declBus(c+61179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_220_0", false,-1, 19,0);
        vcdp->declBus(c+61339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_221_0", false,-1, 19,0);
        vcdp->declBus(c+61499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_222_0", false,-1, 19,0);
        vcdp->declBus(c+61659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_223_0", false,-1, 19,0);
        vcdp->declBus(c+61702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_224_0", false,-1, 7,0);
        vcdp->declBus(c+59429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_225_0", false,-1, 19,0);
        vcdp->declBus(c+59589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_226_0", false,-1, 19,0);
        vcdp->declBus(c+59749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_227_0", false,-1, 19,0);
        vcdp->declBus(c+59909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_228_0", false,-1, 19,0);
        vcdp->declBus(c+60069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_229_0", false,-1, 19,0);
        vcdp->declBus(c+60229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_230_0", false,-1, 19,0);
        vcdp->declBus(c+60389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_231_0", false,-1, 19,0);
        vcdp->declBus(c+60549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_232_0", false,-1, 19,0);
        vcdp->declBus(c+60709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_233_0", false,-1, 19,0);
        vcdp->declBus(c+60869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_234_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__990(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_235_0", false,-1, 19,0);
        vcdp->declBus(c+61189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_236_0", false,-1, 19,0);
        vcdp->declBus(c+61349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_237_0", false,-1, 19,0);
        vcdp->declBus(c+61509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_238_0", false,-1, 19,0);
        vcdp->declBus(c+61669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_239_0", false,-1, 19,0);
        vcdp->declBus(c+61703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_240_0", false,-1, 7,0);
        vcdp->declBus(c+59439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_241_0", false,-1, 19,0);
        vcdp->declBus(c+59599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_242_0", false,-1, 19,0);
        vcdp->declBus(c+59759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_243_0", false,-1, 19,0);
        vcdp->declBus(c+59919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_244_0", false,-1, 19,0);
        vcdp->declBus(c+60079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_245_0", false,-1, 19,0);
        vcdp->declBus(c+60239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_246_0", false,-1, 19,0);
        vcdp->declBus(c+60399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_247_0", false,-1, 19,0);
        vcdp->declBus(c+60559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_248_0", false,-1, 19,0);
        vcdp->declBus(c+60719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_249_0", false,-1, 19,0);
        vcdp->declBus(c+60879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_250_0", false,-1, 19,0);
        vcdp->declBus(c+61039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_251_0", false,-1, 19,0);
        vcdp->declBus(c+61199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_252_0", false,-1, 19,0);
        vcdp->declBus(c+61359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_253_0", false,-1, 19,0);
        vcdp->declBus(c+61519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_254_0", false,-1, 19,0);
        vcdp->declBus(c+61679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_255_0", false,-1, 19,0);
        vcdp->declBus(c+61704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_256_0", false,-1, 7,0);
        vcdp->declBus(c+59290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_257_0", false,-1, 19,0);
        vcdp->declBus(c+59450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_258_0", false,-1, 19,0);
        vcdp->declBus(c+59610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_259_0", false,-1, 19,0);
        vcdp->declBus(c+59770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_260_0", false,-1, 19,0);
        vcdp->declBus(c+59930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_261_0", false,-1, 19,0);
        vcdp->declBus(c+60090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_262_0", false,-1, 19,0);
        vcdp->declBus(c+60250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_263_0", false,-1, 19,0);
        vcdp->declBus(c+60410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_264_0", false,-1, 19,0);
        vcdp->declBus(c+60570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_265_0", false,-1, 19,0);
        vcdp->declBus(c+60730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_266_0", false,-1, 19,0);
        vcdp->declBus(c+60890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_267_0", false,-1, 19,0);
        vcdp->declBus(c+61050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_268_0", false,-1, 19,0);
        vcdp->declBus(c+61210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_269_0", false,-1, 19,0);
        vcdp->declBus(c+61370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_270_0", false,-1, 19,0);
        vcdp->declBus(c+61530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_271_0", false,-1, 19,0);
        vcdp->declBus(c+61705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_272_0", false,-1, 7,0);
        vcdp->declBus(c+59300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_273_0", false,-1, 19,0);
        vcdp->declBus(c+59460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_274_0", false,-1, 19,0);
        vcdp->declBus(c+59620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_275_0", false,-1, 19,0);
        vcdp->declBus(c+59780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_276_0", false,-1, 19,0);
        vcdp->declBus(c+59940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_277_0", false,-1, 19,0);
        vcdp->declBus(c+60100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_278_0", false,-1, 19,0);
        vcdp->declBus(c+60260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_279_0", false,-1, 19,0);
        vcdp->declBus(c+60420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_280_0", false,-1, 19,0);
        vcdp->declBus(c+60580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_281_0", false,-1, 19,0);
        vcdp->declBus(c+60740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_282_0", false,-1, 19,0);
        vcdp->declBus(c+60900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_283_0", false,-1, 19,0);
        vcdp->declBus(c+61060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_284_0", false,-1, 19,0);
        vcdp->declBus(c+61220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_285_0", false,-1, 19,0);
        vcdp->declBus(c+61380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_286_0", false,-1, 19,0);
        vcdp->declBus(c+61540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_287_0", false,-1, 19,0);
        vcdp->declBus(c+61706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_288_0", false,-1, 7,0);
        vcdp->declBus(c+59310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_289_0", false,-1, 19,0);
        vcdp->declBus(c+59470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_290_0", false,-1, 19,0);
        vcdp->declBus(c+59630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_291_0", false,-1, 19,0);
        vcdp->declBus(c+59790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_292_0", false,-1, 19,0);
        vcdp->declBus(c+59950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_293_0", false,-1, 19,0);
        vcdp->declBus(c+60110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_294_0", false,-1, 19,0);
        vcdp->declBus(c+60270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_295_0", false,-1, 19,0);
        vcdp->declBus(c+60430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_296_0", false,-1, 19,0);
        vcdp->declBus(c+60590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_297_0", false,-1, 19,0);
        vcdp->declBus(c+60750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_298_0", false,-1, 19,0);
        vcdp->declBus(c+60910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_299_0", false,-1, 19,0);
        vcdp->declBus(c+61070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_300_0", false,-1, 19,0);
        vcdp->declBus(c+61230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_301_0", false,-1, 19,0);
        vcdp->declBus(c+61390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_302_0", false,-1, 19,0);
        vcdp->declBus(c+61550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_303_0", false,-1, 19,0);
        vcdp->declBus(c+61707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_304_0", false,-1, 7,0);
        vcdp->declBus(c+59320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_305_0", false,-1, 19,0);
        vcdp->declBus(c+59480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_306_0", false,-1, 19,0);
        vcdp->declBus(c+59640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_307_0", false,-1, 19,0);
        vcdp->declBus(c+59800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_308_0", false,-1, 19,0);
        vcdp->declBus(c+59960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_309_0", false,-1, 19,0);
        vcdp->declBus(c+60120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_310_0", false,-1, 19,0);
        vcdp->declBus(c+60280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_311_0", false,-1, 19,0);
        vcdp->declBus(c+60440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_312_0", false,-1, 19,0);
        vcdp->declBus(c+60600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_313_0", false,-1, 19,0);
        vcdp->declBus(c+60760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_314_0", false,-1, 19,0);
        vcdp->declBus(c+60920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_315_0", false,-1, 19,0);
        vcdp->declBus(c+61080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_316_0", false,-1, 19,0);
        vcdp->declBus(c+61240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_317_0", false,-1, 19,0);
        vcdp->declBus(c+61400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_318_0", false,-1, 19,0);
        vcdp->declBus(c+61560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_319_0", false,-1, 19,0);
        vcdp->declBus(c+61708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_320_0", false,-1, 7,0);
        vcdp->declBus(c+59330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_321_0", false,-1, 19,0);
        vcdp->declBus(c+59490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_322_0", false,-1, 19,0);
        vcdp->declBus(c+59650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_323_0", false,-1, 19,0);
        vcdp->declBus(c+59810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_324_0", false,-1, 19,0);
        vcdp->declBus(c+59970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_325_0", false,-1, 19,0);
        vcdp->declBus(c+60130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_326_0", false,-1, 19,0);
        vcdp->declBus(c+60290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_327_0", false,-1, 19,0);
        vcdp->declBus(c+60450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_328_0", false,-1, 19,0);
        vcdp->declBus(c+60610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_329_0", false,-1, 19,0);
        vcdp->declBus(c+60770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_330_0", false,-1, 19,0);
        vcdp->declBus(c+60930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_331_0", false,-1, 19,0);
        vcdp->declBus(c+61090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_332_0", false,-1, 19,0);
        vcdp->declBus(c+61250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_333_0", false,-1, 19,0);
        vcdp->declBus(c+61410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_334_0", false,-1, 19,0);
        vcdp->declBus(c+61570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_335_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__991(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_336_0", false,-1, 7,0);
        vcdp->declBus(c+59340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_337_0", false,-1, 19,0);
        vcdp->declBus(c+59500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_338_0", false,-1, 19,0);
        vcdp->declBus(c+59660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_339_0", false,-1, 19,0);
        vcdp->declBus(c+59820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_340_0", false,-1, 19,0);
        vcdp->declBus(c+59980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_341_0", false,-1, 19,0);
        vcdp->declBus(c+60140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_342_0", false,-1, 19,0);
        vcdp->declBus(c+60300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_343_0", false,-1, 19,0);
        vcdp->declBus(c+60460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_344_0", false,-1, 19,0);
        vcdp->declBus(c+60620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_345_0", false,-1, 19,0);
        vcdp->declBus(c+60780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_346_0", false,-1, 19,0);
        vcdp->declBus(c+60940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_347_0", false,-1, 19,0);
        vcdp->declBus(c+61100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_348_0", false,-1, 19,0);
        vcdp->declBus(c+61260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_349_0", false,-1, 19,0);
        vcdp->declBus(c+61420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_350_0", false,-1, 19,0);
        vcdp->declBus(c+61580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_351_0", false,-1, 19,0);
        vcdp->declBus(c+61710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_352_0", false,-1, 7,0);
        vcdp->declBus(c+59350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_353_0", false,-1, 19,0);
        vcdp->declBus(c+59510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_354_0", false,-1, 19,0);
        vcdp->declBus(c+59670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_355_0", false,-1, 19,0);
        vcdp->declBus(c+59830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_356_0", false,-1, 19,0);
        vcdp->declBus(c+59990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_357_0", false,-1, 19,0);
        vcdp->declBus(c+60150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_358_0", false,-1, 19,0);
        vcdp->declBus(c+60310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_359_0", false,-1, 19,0);
        vcdp->declBus(c+60470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_360_0", false,-1, 19,0);
        vcdp->declBus(c+60630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_361_0", false,-1, 19,0);
        vcdp->declBus(c+60790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_362_0", false,-1, 19,0);
        vcdp->declBus(c+60950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_363_0", false,-1, 19,0);
        vcdp->declBus(c+61110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_364_0", false,-1, 19,0);
        vcdp->declBus(c+61270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_365_0", false,-1, 19,0);
        vcdp->declBus(c+61430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_366_0", false,-1, 19,0);
        vcdp->declBus(c+61590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_367_0", false,-1, 19,0);
        vcdp->declBus(c+61711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_368_0", false,-1, 7,0);
        vcdp->declBus(c+59360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_369_0", false,-1, 19,0);
        vcdp->declBus(c+59520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_370_0", false,-1, 19,0);
        vcdp->declBus(c+59680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_371_0", false,-1, 19,0);
        vcdp->declBus(c+59840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_372_0", false,-1, 19,0);
        vcdp->declBus(c+60000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_373_0", false,-1, 19,0);
        vcdp->declBus(c+60160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_374_0", false,-1, 19,0);
        vcdp->declBus(c+60320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_375_0", false,-1, 19,0);
        vcdp->declBus(c+60480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_376_0", false,-1, 19,0);
        vcdp->declBus(c+60640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_377_0", false,-1, 19,0);
        vcdp->declBus(c+60800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_378_0", false,-1, 19,0);
        vcdp->declBus(c+60960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_379_0", false,-1, 19,0);
        vcdp->declBus(c+61120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_380_0", false,-1, 19,0);
        vcdp->declBus(c+61280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_381_0", false,-1, 19,0);
        vcdp->declBus(c+61440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_382_0", false,-1, 19,0);
        vcdp->declBus(c+61600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_383_0", false,-1, 19,0);
        vcdp->declBus(c+61712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_384_0", false,-1, 7,0);
        vcdp->declBus(c+59370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_385_0", false,-1, 19,0);
        vcdp->declBus(c+59530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_386_0", false,-1, 19,0);
        vcdp->declBus(c+59690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_387_0", false,-1, 19,0);
        vcdp->declBus(c+59850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_388_0", false,-1, 19,0);
        vcdp->declBus(c+60010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_389_0", false,-1, 19,0);
        vcdp->declBus(c+60170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_390_0", false,-1, 19,0);
        vcdp->declBus(c+60330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_391_0", false,-1, 19,0);
        vcdp->declBus(c+60490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_392_0", false,-1, 19,0);
        vcdp->declBus(c+60650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_393_0", false,-1, 19,0);
        vcdp->declBus(c+60810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_394_0", false,-1, 19,0);
        vcdp->declBus(c+60970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_395_0", false,-1, 19,0);
        vcdp->declBus(c+61130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_396_0", false,-1, 19,0);
        vcdp->declBus(c+61290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_397_0", false,-1, 19,0);
        vcdp->declBus(c+61450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_398_0", false,-1, 19,0);
        vcdp->declBus(c+61610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_399_0", false,-1, 19,0);
        vcdp->declBus(c+61713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_400_0", false,-1, 7,0);
        vcdp->declBus(c+59380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_401_0", false,-1, 19,0);
        vcdp->declBus(c+59540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_402_0", false,-1, 19,0);
        vcdp->declBus(c+59700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_403_0", false,-1, 19,0);
        vcdp->declBus(c+59860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_404_0", false,-1, 19,0);
        vcdp->declBus(c+60020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_405_0", false,-1, 19,0);
        vcdp->declBus(c+60180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_406_0", false,-1, 19,0);
        vcdp->declBus(c+60340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_407_0", false,-1, 19,0);
        vcdp->declBus(c+60500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_408_0", false,-1, 19,0);
        vcdp->declBus(c+60660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_409_0", false,-1, 19,0);
        vcdp->declBus(c+60820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_410_0", false,-1, 19,0);
        vcdp->declBus(c+60980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_411_0", false,-1, 19,0);
        vcdp->declBus(c+61140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_412_0", false,-1, 19,0);
        vcdp->declBus(c+61300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_413_0", false,-1, 19,0);
        vcdp->declBus(c+61460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_414_0", false,-1, 19,0);
        vcdp->declBus(c+61620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_415_0", false,-1, 19,0);
        vcdp->declBus(c+61714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_416_0", false,-1, 7,0);
        vcdp->declBus(c+59390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_417_0", false,-1, 19,0);
        vcdp->declBus(c+59550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_418_0", false,-1, 19,0);
        vcdp->declBus(c+59710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_419_0", false,-1, 19,0);
        vcdp->declBus(c+59870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_420_0", false,-1, 19,0);
        vcdp->declBus(c+60030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_421_0", false,-1, 19,0);
        vcdp->declBus(c+60190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_422_0", false,-1, 19,0);
        vcdp->declBus(c+60350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_423_0", false,-1, 19,0);
        vcdp->declBus(c+60510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_424_0", false,-1, 19,0);
        vcdp->declBus(c+60670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_425_0", false,-1, 19,0);
        vcdp->declBus(c+60830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_426_0", false,-1, 19,0);
        vcdp->declBus(c+60990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_427_0", false,-1, 19,0);
        vcdp->declBus(c+61150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_428_0", false,-1, 19,0);
        vcdp->declBus(c+61310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_429_0", false,-1, 19,0);
        vcdp->declBus(c+61470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_430_0", false,-1, 19,0);
        vcdp->declBus(c+61630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_431_0", false,-1, 19,0);
        vcdp->declBus(c+61715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_432_0", false,-1, 7,0);
        vcdp->declBus(c+59400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_433_0", false,-1, 19,0);
        vcdp->declBus(c+59560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_434_0", false,-1, 19,0);
        vcdp->declBus(c+59720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_435_0", false,-1, 19,0);
        vcdp->declBus(c+59880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_436_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__992(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_437_0", false,-1, 19,0);
        vcdp->declBus(c+60200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_438_0", false,-1, 19,0);
        vcdp->declBus(c+60360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_439_0", false,-1, 19,0);
        vcdp->declBus(c+60520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_440_0", false,-1, 19,0);
        vcdp->declBus(c+60680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_441_0", false,-1, 19,0);
        vcdp->declBus(c+60840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_442_0", false,-1, 19,0);
        vcdp->declBus(c+61000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_443_0", false,-1, 19,0);
        vcdp->declBus(c+61160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_444_0", false,-1, 19,0);
        vcdp->declBus(c+61320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_445_0", false,-1, 19,0);
        vcdp->declBus(c+61480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_446_0", false,-1, 19,0);
        vcdp->declBus(c+61640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_447_0", false,-1, 19,0);
        vcdp->declBus(c+61716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_448_0", false,-1, 7,0);
        vcdp->declBus(c+59410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_449_0", false,-1, 19,0);
        vcdp->declBus(c+59570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_450_0", false,-1, 19,0);
        vcdp->declBus(c+59730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_451_0", false,-1, 19,0);
        vcdp->declBus(c+59890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_452_0", false,-1, 19,0);
        vcdp->declBus(c+60050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_453_0", false,-1, 19,0);
        vcdp->declBus(c+60210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_454_0", false,-1, 19,0);
        vcdp->declBus(c+60370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_455_0", false,-1, 19,0);
        vcdp->declBus(c+60530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_456_0", false,-1, 19,0);
        vcdp->declBus(c+60690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_457_0", false,-1, 19,0);
        vcdp->declBus(c+60850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_458_0", false,-1, 19,0);
        vcdp->declBus(c+61010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_459_0", false,-1, 19,0);
        vcdp->declBus(c+61170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_460_0", false,-1, 19,0);
        vcdp->declBus(c+61330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_461_0", false,-1, 19,0);
        vcdp->declBus(c+61490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_462_0", false,-1, 19,0);
        vcdp->declBus(c+61650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_463_0", false,-1, 19,0);
        vcdp->declBus(c+61717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_464_0", false,-1, 7,0);
        vcdp->declBus(c+59420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_465_0", false,-1, 19,0);
        vcdp->declBus(c+59580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_466_0", false,-1, 19,0);
        vcdp->declBus(c+59740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_467_0", false,-1, 19,0);
        vcdp->declBus(c+59900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_468_0", false,-1, 19,0);
        vcdp->declBus(c+60060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_469_0", false,-1, 19,0);
        vcdp->declBus(c+60220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_470_0", false,-1, 19,0);
        vcdp->declBus(c+60380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_471_0", false,-1, 19,0);
        vcdp->declBus(c+60540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_472_0", false,-1, 19,0);
        vcdp->declBus(c+60700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_473_0", false,-1, 19,0);
        vcdp->declBus(c+60860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_474_0", false,-1, 19,0);
        vcdp->declBus(c+61020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_475_0", false,-1, 19,0);
        vcdp->declBus(c+61180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_476_0", false,-1, 19,0);
        vcdp->declBus(c+61340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_477_0", false,-1, 19,0);
        vcdp->declBus(c+61500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_478_0", false,-1, 19,0);
        vcdp->declBus(c+61660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_479_0", false,-1, 19,0);
        vcdp->declBus(c+61718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_480_0", false,-1, 7,0);
        vcdp->declBus(c+59430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_481_0", false,-1, 19,0);
        vcdp->declBus(c+59590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_482_0", false,-1, 19,0);
        vcdp->declBus(c+59750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_483_0", false,-1, 19,0);
        vcdp->declBus(c+59910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_484_0", false,-1, 19,0);
        vcdp->declBus(c+60070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_485_0", false,-1, 19,0);
        vcdp->declBus(c+60230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_486_0", false,-1, 19,0);
        vcdp->declBus(c+60390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_487_0", false,-1, 19,0);
        vcdp->declBus(c+60550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_488_0", false,-1, 19,0);
        vcdp->declBus(c+60710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_489_0", false,-1, 19,0);
        vcdp->declBus(c+60870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_490_0", false,-1, 19,0);
        vcdp->declBus(c+61030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_491_0", false,-1, 19,0);
        vcdp->declBus(c+61190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_492_0", false,-1, 19,0);
        vcdp->declBus(c+61350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_493_0", false,-1, 19,0);
        vcdp->declBus(c+61510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_494_0", false,-1, 19,0);
        vcdp->declBus(c+61670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_495_0", false,-1, 19,0);
        vcdp->declBus(c+61719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_496_0", false,-1, 7,0);
        vcdp->declBus(c+59440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_497_0", false,-1, 19,0);
        vcdp->declBus(c+59600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_498_0", false,-1, 19,0);
        vcdp->declBus(c+59760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_499_0", false,-1, 19,0);
        vcdp->declBus(c+59920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_500_0", false,-1, 19,0);
        vcdp->declBus(c+60080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_501_0", false,-1, 19,0);
        vcdp->declBus(c+60240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_502_0", false,-1, 19,0);
        vcdp->declBus(c+60400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_503_0", false,-1, 19,0);
        vcdp->declBus(c+60560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_504_0", false,-1, 19,0);
        vcdp->declBus(c+60720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_505_0", false,-1, 19,0);
        vcdp->declBus(c+60880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_506_0", false,-1, 19,0);
        vcdp->declBus(c+61040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_507_0", false,-1, 19,0);
        vcdp->declBus(c+61200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_508_0", false,-1, 19,0);
        vcdp->declBus(c+61360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_509_0", false,-1, 19,0);
        vcdp->declBus(c+61520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_510_0", false,-1, 19,0);
        vcdp->declBus(c+61680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh b_511_0", false,-1, 19,0);
        vcdp->declBus(c+59163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_control_0_dataflow_b", false,-1);
    }
}

void VTestHarness::traceInitThis__993(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_control_0_shift_b", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__994(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_control_0_propagate_b", false,-1);
    }
}

void VTestHarness::traceInitThis__995(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_control_0_dataflow_b", false,-1);
    }
}

void VTestHarness::traceInitThis__996(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_control_0_shift_b", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__997(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_control_0_propagate_b", false,-1);
    }
}

void VTestHarness::traceInitThis__998(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_control_0_dataflow_b", false,-1);
    }
}

void VTestHarness::traceInitThis__999(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+59761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+59923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_control_0_shift_b", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1000(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+59922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+60883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+60881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+60882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBus(c+61683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_control_0_shift_b", false,-1, 4,0);
        vcdp->declBit(c+61681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_control_0_dataflow_b", false,-1);
        vcdp->declBit(c+61682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15_io_in_control_0_propagate_b", false,-1);
        vcdp->declBit(c+59166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_256_0", false,-1);
        vcdp->declBit(c+59296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_257_0", false,-1);
        vcdp->declBit(c+59456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_258_0", false,-1);
        vcdp->declBit(c+59616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_259_0", false,-1);
        vcdp->declBit(c+59776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_260_0", false,-1);
        vcdp->declBit(c+59936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_261_0", false,-1);
        vcdp->declBit(c+60096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_262_0", false,-1);
        vcdp->declBit(c+60256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_263_0", false,-1);
        vcdp->declBit(c+60416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_264_0", false,-1);
        vcdp->declBit(c+60576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_265_0", false,-1);
        vcdp->declBit(c+60736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_266_0", false,-1);
        vcdp->declBit(c+60896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_267_0", false,-1);
        vcdp->declBit(c+61056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_268_0", false,-1);
        vcdp->declBit(c+61216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_269_0", false,-1);
        vcdp->declBit(c+61376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_270_0", false,-1);
        vcdp->declBit(c+61536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_271_0", false,-1);
        vcdp->declBit(c+59174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_272_0", false,-1);
        vcdp->declBit(c+59306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_273_0", false,-1);
        vcdp->declBit(c+59466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_274_0", false,-1);
        vcdp->declBit(c+59626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_275_0", false,-1);
        vcdp->declBit(c+59786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_276_0", false,-1);
        vcdp->declBit(c+59946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_277_0", false,-1);
        vcdp->declBit(c+60106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_278_0", false,-1);
        vcdp->declBit(c+60266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_279_0", false,-1);
        vcdp->declBit(c+60426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_280_0", false,-1);
        vcdp->declBit(c+60586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_281_0", false,-1);
        vcdp->declBit(c+60746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_282_0", false,-1);
        vcdp->declBit(c+60906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_283_0", false,-1);
        vcdp->declBit(c+61066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_284_0", false,-1);
        vcdp->declBit(c+61226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_285_0", false,-1);
        vcdp->declBit(c+61386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_286_0", false,-1);
        vcdp->declBit(c+61546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_287_0", false,-1);
        vcdp->declBit(c+59182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_288_0", false,-1);
        vcdp->declBit(c+59316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_289_0", false,-1);
        vcdp->declBit(c+59476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_290_0", false,-1);
        vcdp->declBit(c+59636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_291_0", false,-1);
        vcdp->declBit(c+59796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_292_0", false,-1);
        vcdp->declBit(c+59956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_293_0", false,-1);
        vcdp->declBit(c+60116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_294_0", false,-1);
        vcdp->declBit(c+60276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_295_0", false,-1);
        vcdp->declBit(c+60436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_296_0", false,-1);
        vcdp->declBit(c+60596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_297_0", false,-1);
        vcdp->declBit(c+60756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_298_0", false,-1);
        vcdp->declBit(c+60916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_299_0", false,-1);
        vcdp->declBit(c+61076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_300_0", false,-1);
        vcdp->declBit(c+61236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_301_0", false,-1);
        vcdp->declBit(c+61396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_302_0", false,-1);
        vcdp->declBit(c+61556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_303_0", false,-1);
        vcdp->declBit(c+59190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_304_0", false,-1);
        vcdp->declBit(c+59326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_305_0", false,-1);
        vcdp->declBit(c+59486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_306_0", false,-1);
        vcdp->declBit(c+59646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_307_0", false,-1);
        vcdp->declBit(c+59806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_308_0", false,-1);
        vcdp->declBit(c+59966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_309_0", false,-1);
        vcdp->declBit(c+60126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_310_0", false,-1);
        vcdp->declBit(c+60286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_311_0", false,-1);
        vcdp->declBit(c+60446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_312_0", false,-1);
        vcdp->declBit(c+60606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_313_0", false,-1);
        vcdp->declBit(c+60766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_314_0", false,-1);
        vcdp->declBit(c+60926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_315_0", false,-1);
        vcdp->declBit(c+61086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_316_0", false,-1);
        vcdp->declBit(c+61246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_317_0", false,-1);
        vcdp->declBit(c+61406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_318_0", false,-1);
        vcdp->declBit(c+61566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_319_0", false,-1);
        vcdp->declBit(c+59198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_320_0", false,-1);
        vcdp->declBit(c+59336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_321_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1001(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_322_0", false,-1);
        vcdp->declBit(c+59656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_323_0", false,-1);
        vcdp->declBit(c+59816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_324_0", false,-1);
        vcdp->declBit(c+59976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_325_0", false,-1);
        vcdp->declBit(c+60136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_326_0", false,-1);
        vcdp->declBit(c+60296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_327_0", false,-1);
        vcdp->declBit(c+60456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_328_0", false,-1);
        vcdp->declBit(c+60616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_329_0", false,-1);
        vcdp->declBit(c+60776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_330_0", false,-1);
        vcdp->declBit(c+60936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_331_0", false,-1);
        vcdp->declBit(c+61096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_332_0", false,-1);
        vcdp->declBit(c+61256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_333_0", false,-1);
        vcdp->declBit(c+61416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_334_0", false,-1);
        vcdp->declBit(c+61576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_335_0", false,-1);
        vcdp->declBit(c+59206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_336_0", false,-1);
        vcdp->declBit(c+59346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_337_0", false,-1);
        vcdp->declBit(c+59506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_338_0", false,-1);
        vcdp->declBit(c+59666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_339_0", false,-1);
        vcdp->declBit(c+59826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_340_0", false,-1);
        vcdp->declBit(c+59986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_341_0", false,-1);
        vcdp->declBit(c+60146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_342_0", false,-1);
        vcdp->declBit(c+60306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_343_0", false,-1);
        vcdp->declBit(c+60466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_344_0", false,-1);
        vcdp->declBit(c+60626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_345_0", false,-1);
        vcdp->declBit(c+60786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_346_0", false,-1);
        vcdp->declBit(c+60946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_347_0", false,-1);
        vcdp->declBit(c+61106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_348_0", false,-1);
        vcdp->declBit(c+61266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_349_0", false,-1);
        vcdp->declBit(c+61426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_350_0", false,-1);
        vcdp->declBit(c+61586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_351_0", false,-1);
        vcdp->declBit(c+59214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_352_0", false,-1);
        vcdp->declBit(c+59356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_353_0", false,-1);
        vcdp->declBit(c+59516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_354_0", false,-1);
        vcdp->declBit(c+59676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_355_0", false,-1);
        vcdp->declBit(c+59836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_356_0", false,-1);
        vcdp->declBit(c+59996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_357_0", false,-1);
        vcdp->declBit(c+60156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_358_0", false,-1);
        vcdp->declBit(c+60316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_359_0", false,-1);
        vcdp->declBit(c+60476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_360_0", false,-1);
        vcdp->declBit(c+60636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_361_0", false,-1);
        vcdp->declBit(c+60796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_362_0", false,-1);
        vcdp->declBit(c+60956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_363_0", false,-1);
        vcdp->declBit(c+61116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_364_0", false,-1);
        vcdp->declBit(c+61276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_365_0", false,-1);
        vcdp->declBit(c+61436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_366_0", false,-1);
        vcdp->declBit(c+61596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_367_0", false,-1);
        vcdp->declBit(c+59222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_368_0", false,-1);
        vcdp->declBit(c+59366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_369_0", false,-1);
        vcdp->declBit(c+59526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_370_0", false,-1);
        vcdp->declBit(c+59686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_371_0", false,-1);
        vcdp->declBit(c+59846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_372_0", false,-1);
        vcdp->declBit(c+60006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_373_0", false,-1);
        vcdp->declBit(c+60166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_374_0", false,-1);
        vcdp->declBit(c+60326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_375_0", false,-1);
        vcdp->declBit(c+60486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_376_0", false,-1);
        vcdp->declBit(c+60646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_377_0", false,-1);
        vcdp->declBit(c+60806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_378_0", false,-1);
        vcdp->declBit(c+60966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_379_0", false,-1);
        vcdp->declBit(c+61126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_380_0", false,-1);
        vcdp->declBit(c+61286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_381_0", false,-1);
        vcdp->declBit(c+61446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_382_0", false,-1);
        vcdp->declBit(c+61606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_383_0", false,-1);
        vcdp->declBit(c+59230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_384_0", false,-1);
        vcdp->declBit(c+59376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_385_0", false,-1);
        vcdp->declBit(c+59536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_386_0", false,-1);
        vcdp->declBit(c+59696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_387_0", false,-1);
        vcdp->declBit(c+59856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_388_0", false,-1);
        vcdp->declBit(c+60016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_389_0", false,-1);
        vcdp->declBit(c+60176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_390_0", false,-1);
        vcdp->declBit(c+60336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_391_0", false,-1);
        vcdp->declBit(c+60496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_392_0", false,-1);
        vcdp->declBit(c+60656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_393_0", false,-1);
        vcdp->declBit(c+60816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_394_0", false,-1);
        vcdp->declBit(c+60976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_395_0", false,-1);
        vcdp->declBit(c+61136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_396_0", false,-1);
        vcdp->declBit(c+61296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_397_0", false,-1);
        vcdp->declBit(c+61456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_398_0", false,-1);
        vcdp->declBit(c+61616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_399_0", false,-1);
        vcdp->declBit(c+59238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_400_0", false,-1);
        vcdp->declBit(c+59386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_401_0", false,-1);
        vcdp->declBit(c+59546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_402_0", false,-1);
        vcdp->declBit(c+59706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_403_0", false,-1);
        vcdp->declBit(c+59866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_404_0", false,-1);
        vcdp->declBit(c+60026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_405_0", false,-1);
        vcdp->declBit(c+60186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_406_0", false,-1);
        vcdp->declBit(c+60346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_407_0", false,-1);
        vcdp->declBit(c+60506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_408_0", false,-1);
        vcdp->declBit(c+60666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_409_0", false,-1);
        vcdp->declBit(c+60826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_410_0", false,-1);
        vcdp->declBit(c+60986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_411_0", false,-1);
        vcdp->declBit(c+61146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_412_0", false,-1);
        vcdp->declBit(c+61306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_413_0", false,-1);
        vcdp->declBit(c+61466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_414_0", false,-1);
        vcdp->declBit(c+61626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_415_0", false,-1);
        vcdp->declBit(c+59246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_416_0", false,-1);
        vcdp->declBit(c+59396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_417_0", false,-1);
        vcdp->declBit(c+59556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_418_0", false,-1);
        vcdp->declBit(c+59716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_419_0", false,-1);
        vcdp->declBit(c+59876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_420_0", false,-1);
        vcdp->declBit(c+60036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_421_0", false,-1);
        vcdp->declBit(c+60196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_422_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1002(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_423_0", false,-1);
        vcdp->declBit(c+60516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_424_0", false,-1);
        vcdp->declBit(c+60676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_425_0", false,-1);
        vcdp->declBit(c+60836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_426_0", false,-1);
        vcdp->declBit(c+60996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_427_0", false,-1);
        vcdp->declBit(c+61156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_428_0", false,-1);
        vcdp->declBit(c+61316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_429_0", false,-1);
        vcdp->declBit(c+61476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_430_0", false,-1);
        vcdp->declBit(c+61636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_431_0", false,-1);
        vcdp->declBit(c+59254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_432_0", false,-1);
        vcdp->declBit(c+59406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_433_0", false,-1);
        vcdp->declBit(c+59566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_434_0", false,-1);
        vcdp->declBit(c+59726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_435_0", false,-1);
        vcdp->declBit(c+59886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_436_0", false,-1);
        vcdp->declBit(c+60046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_437_0", false,-1);
        vcdp->declBit(c+60206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_438_0", false,-1);
        vcdp->declBit(c+60366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_439_0", false,-1);
        vcdp->declBit(c+60526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_440_0", false,-1);
        vcdp->declBit(c+60686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_441_0", false,-1);
        vcdp->declBit(c+60846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_442_0", false,-1);
        vcdp->declBit(c+61006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_443_0", false,-1);
        vcdp->declBit(c+61166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_444_0", false,-1);
        vcdp->declBit(c+61326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_445_0", false,-1);
        vcdp->declBit(c+61486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_446_0", false,-1);
        vcdp->declBit(c+61646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_447_0", false,-1);
        vcdp->declBit(c+59262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_448_0", false,-1);
        vcdp->declBit(c+59416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_449_0", false,-1);
        vcdp->declBit(c+59576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_450_0", false,-1);
        vcdp->declBit(c+59736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_451_0", false,-1);
        vcdp->declBit(c+59896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_452_0", false,-1);
        vcdp->declBit(c+60056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_453_0", false,-1);
        vcdp->declBit(c+60216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_454_0", false,-1);
        vcdp->declBit(c+60376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_455_0", false,-1);
        vcdp->declBit(c+60536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_456_0", false,-1);
        vcdp->declBit(c+60696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_457_0", false,-1);
        vcdp->declBit(c+60856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_458_0", false,-1);
        vcdp->declBit(c+61016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_459_0", false,-1);
        vcdp->declBit(c+61176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_460_0", false,-1);
        vcdp->declBit(c+61336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_461_0", false,-1);
        vcdp->declBit(c+61496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_462_0", false,-1);
        vcdp->declBit(c+61656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_463_0", false,-1);
        vcdp->declBit(c+59270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_464_0", false,-1);
        vcdp->declBit(c+59426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_465_0", false,-1);
        vcdp->declBit(c+59586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_466_0", false,-1);
        vcdp->declBit(c+59746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_467_0", false,-1);
        vcdp->declBit(c+59906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_468_0", false,-1);
        vcdp->declBit(c+60066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_469_0", false,-1);
        vcdp->declBit(c+60226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_470_0", false,-1);
        vcdp->declBit(c+60386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_471_0", false,-1);
        vcdp->declBit(c+60546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_472_0", false,-1);
        vcdp->declBit(c+60706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_473_0", false,-1);
        vcdp->declBit(c+60866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_474_0", false,-1);
        vcdp->declBit(c+61026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_475_0", false,-1);
        vcdp->declBit(c+61186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_476_0", false,-1);
        vcdp->declBit(c+61346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_477_0", false,-1);
        vcdp->declBit(c+61506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_478_0", false,-1);
        vcdp->declBit(c+61666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_479_0", false,-1);
        vcdp->declBit(c+59278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_480_0", false,-1);
        vcdp->declBit(c+59436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_481_0", false,-1);
        vcdp->declBit(c+59596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_482_0", false,-1);
        vcdp->declBit(c+59756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_483_0", false,-1);
        vcdp->declBit(c+59916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_484_0", false,-1);
        vcdp->declBit(c+60076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_485_0", false,-1);
        vcdp->declBit(c+60236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_486_0", false,-1);
        vcdp->declBit(c+60396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_487_0", false,-1);
        vcdp->declBit(c+60556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_488_0", false,-1);
        vcdp->declBit(c+60716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_489_0", false,-1);
        vcdp->declBit(c+60876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_490_0", false,-1);
        vcdp->declBit(c+61036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_491_0", false,-1);
        vcdp->declBit(c+61196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_492_0", false,-1);
        vcdp->declBit(c+61356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_493_0", false,-1);
        vcdp->declBit(c+61516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_494_0", false,-1);
        vcdp->declBit(c+61676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_495_0", false,-1);
        vcdp->declBit(c+59286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_496_0", false,-1);
        vcdp->declBit(c+59446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_497_0", false,-1);
        vcdp->declBit(c+59606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_498_0", false,-1);
        vcdp->declBit(c+59766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_499_0", false,-1);
        vcdp->declBit(c+59926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_500_0", false,-1);
        vcdp->declBit(c+60086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_501_0", false,-1);
        vcdp->declBit(c+60246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_502_0", false,-1);
        vcdp->declBit(c+60406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_503_0", false,-1);
        vcdp->declBit(c+60566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_504_0", false,-1);
        vcdp->declBit(c+60726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_505_0", false,-1);
        vcdp->declBit(c+60886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_506_0", false,-1);
        vcdp->declBit(c+61046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_507_0", false,-1);
        vcdp->declBit(c+61206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_508_0", false,-1);
        vcdp->declBit(c+61366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_509_0", false,-1);
        vcdp->declBit(c+61526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_510_0", false,-1);
        vcdp->declBit(c+61686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_511_0", false,-1);
        vcdp->declBus(c+59164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_512_0", false,-1, 2,0);
        vcdp->declBus(c+59294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_513_0", false,-1, 2,0);
        vcdp->declBus(c+59454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_514_0", false,-1, 2,0);
        vcdp->declBus(c+59614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_515_0", false,-1, 2,0);
        vcdp->declBus(c+59774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_516_0", false,-1, 2,0);
        vcdp->declBus(c+59934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_517_0", false,-1, 2,0);
        vcdp->declBus(c+60094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_518_0", false,-1, 2,0);
        vcdp->declBus(c+60254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_519_0", false,-1, 2,0);
        vcdp->declBus(c+60414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_520_0", false,-1, 2,0);
        vcdp->declBus(c+60574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_521_0", false,-1, 2,0);
        vcdp->declBus(c+60734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_522_0", false,-1, 2,0);
        vcdp->declBus(c+60894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_523_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1003(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_524_0", false,-1, 2,0);
        vcdp->declBus(c+61214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_525_0", false,-1, 2,0);
        vcdp->declBus(c+61374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_526_0", false,-1, 2,0);
        vcdp->declBus(c+61534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_527_0", false,-1, 2,0);
        vcdp->declBus(c+59172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_528_0", false,-1, 2,0);
        vcdp->declBus(c+59304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_529_0", false,-1, 2,0);
        vcdp->declBus(c+59464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_530_0", false,-1, 2,0);
        vcdp->declBus(c+59624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_531_0", false,-1, 2,0);
        vcdp->declBus(c+59784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_532_0", false,-1, 2,0);
        vcdp->declBus(c+59944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_533_0", false,-1, 2,0);
        vcdp->declBus(c+60104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_534_0", false,-1, 2,0);
        vcdp->declBus(c+60264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_535_0", false,-1, 2,0);
        vcdp->declBus(c+60424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_536_0", false,-1, 2,0);
        vcdp->declBus(c+60584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_537_0", false,-1, 2,0);
        vcdp->declBus(c+60744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_538_0", false,-1, 2,0);
        vcdp->declBus(c+60904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_539_0", false,-1, 2,0);
        vcdp->declBus(c+61064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_540_0", false,-1, 2,0);
        vcdp->declBus(c+61224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_541_0", false,-1, 2,0);
        vcdp->declBus(c+61384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_542_0", false,-1, 2,0);
        vcdp->declBus(c+61544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_543_0", false,-1, 2,0);
        vcdp->declBus(c+59180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_544_0", false,-1, 2,0);
        vcdp->declBus(c+59314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_545_0", false,-1, 2,0);
        vcdp->declBus(c+59474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_546_0", false,-1, 2,0);
        vcdp->declBus(c+59634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_547_0", false,-1, 2,0);
        vcdp->declBus(c+59794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_548_0", false,-1, 2,0);
        vcdp->declBus(c+59954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_549_0", false,-1, 2,0);
        vcdp->declBus(c+60114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_550_0", false,-1, 2,0);
        vcdp->declBus(c+60274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_551_0", false,-1, 2,0);
        vcdp->declBus(c+60434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_552_0", false,-1, 2,0);
        vcdp->declBus(c+60594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_553_0", false,-1, 2,0);
        vcdp->declBus(c+60754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_554_0", false,-1, 2,0);
        vcdp->declBus(c+60914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_555_0", false,-1, 2,0);
        vcdp->declBus(c+61074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_556_0", false,-1, 2,0);
        vcdp->declBus(c+61234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_557_0", false,-1, 2,0);
        vcdp->declBus(c+61394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_558_0", false,-1, 2,0);
        vcdp->declBus(c+61554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_559_0", false,-1, 2,0);
        vcdp->declBus(c+59188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_560_0", false,-1, 2,0);
        vcdp->declBus(c+59324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_561_0", false,-1, 2,0);
        vcdp->declBus(c+59484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_562_0", false,-1, 2,0);
        vcdp->declBus(c+59644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_563_0", false,-1, 2,0);
        vcdp->declBus(c+59804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_564_0", false,-1, 2,0);
        vcdp->declBus(c+59964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_565_0", false,-1, 2,0);
        vcdp->declBus(c+60124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_566_0", false,-1, 2,0);
        vcdp->declBus(c+60284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_567_0", false,-1, 2,0);
        vcdp->declBus(c+60444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_568_0", false,-1, 2,0);
        vcdp->declBus(c+60604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_569_0", false,-1, 2,0);
        vcdp->declBus(c+60764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_570_0", false,-1, 2,0);
        vcdp->declBus(c+60924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_571_0", false,-1, 2,0);
        vcdp->declBus(c+61084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_572_0", false,-1, 2,0);
        vcdp->declBus(c+61244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_573_0", false,-1, 2,0);
        vcdp->declBus(c+61404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_574_0", false,-1, 2,0);
        vcdp->declBus(c+61564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_575_0", false,-1, 2,0);
        vcdp->declBus(c+59196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_576_0", false,-1, 2,0);
        vcdp->declBus(c+59334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_577_0", false,-1, 2,0);
        vcdp->declBus(c+59494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_578_0", false,-1, 2,0);
        vcdp->declBus(c+59654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_579_0", false,-1, 2,0);
        vcdp->declBus(c+59814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_580_0", false,-1, 2,0);
        vcdp->declBus(c+59974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_581_0", false,-1, 2,0);
        vcdp->declBus(c+60134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_582_0", false,-1, 2,0);
        vcdp->declBus(c+60294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_583_0", false,-1, 2,0);
        vcdp->declBus(c+60454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_584_0", false,-1, 2,0);
        vcdp->declBus(c+60614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_585_0", false,-1, 2,0);
        vcdp->declBus(c+60774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_586_0", false,-1, 2,0);
        vcdp->declBus(c+60934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_587_0", false,-1, 2,0);
        vcdp->declBus(c+61094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_588_0", false,-1, 2,0);
        vcdp->declBus(c+61254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_589_0", false,-1, 2,0);
        vcdp->declBus(c+61414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_590_0", false,-1, 2,0);
        vcdp->declBus(c+61574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_591_0", false,-1, 2,0);
        vcdp->declBus(c+59204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_592_0", false,-1, 2,0);
        vcdp->declBus(c+59344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_593_0", false,-1, 2,0);
        vcdp->declBus(c+59504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_594_0", false,-1, 2,0);
        vcdp->declBus(c+59664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_595_0", false,-1, 2,0);
        vcdp->declBus(c+59824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_596_0", false,-1, 2,0);
        vcdp->declBus(c+59984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_597_0", false,-1, 2,0);
        vcdp->declBus(c+60144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_598_0", false,-1, 2,0);
        vcdp->declBus(c+60304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_599_0", false,-1, 2,0);
        vcdp->declBus(c+60464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_600_0", false,-1, 2,0);
        vcdp->declBus(c+60624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_601_0", false,-1, 2,0);
        vcdp->declBus(c+60784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_602_0", false,-1, 2,0);
        vcdp->declBus(c+60944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_603_0", false,-1, 2,0);
        vcdp->declBus(c+61104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_604_0", false,-1, 2,0);
        vcdp->declBus(c+61264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_605_0", false,-1, 2,0);
        vcdp->declBus(c+61424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_606_0", false,-1, 2,0);
        vcdp->declBus(c+61584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_607_0", false,-1, 2,0);
        vcdp->declBus(c+59212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_608_0", false,-1, 2,0);
        vcdp->declBus(c+59354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_609_0", false,-1, 2,0);
        vcdp->declBus(c+59514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_610_0", false,-1, 2,0);
        vcdp->declBus(c+59674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_611_0", false,-1, 2,0);
        vcdp->declBus(c+59834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_612_0", false,-1, 2,0);
        vcdp->declBus(c+59994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_613_0", false,-1, 2,0);
        vcdp->declBus(c+60154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_614_0", false,-1, 2,0);
        vcdp->declBus(c+60314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_615_0", false,-1, 2,0);
        vcdp->declBus(c+60474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_616_0", false,-1, 2,0);
        vcdp->declBus(c+60634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_617_0", false,-1, 2,0);
        vcdp->declBus(c+60794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_618_0", false,-1, 2,0);
        vcdp->declBus(c+60954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_619_0", false,-1, 2,0);
        vcdp->declBus(c+61114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_620_0", false,-1, 2,0);
        vcdp->declBus(c+61274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_621_0", false,-1, 2,0);
        vcdp->declBus(c+61434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_622_0", false,-1, 2,0);
        vcdp->declBus(c+61594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_623_0", false,-1, 2,0);
        vcdp->declBus(c+59220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_624_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1004(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_625_0", false,-1, 2,0);
        vcdp->declBus(c+59524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_626_0", false,-1, 2,0);
        vcdp->declBus(c+59684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_627_0", false,-1, 2,0);
        vcdp->declBus(c+59844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_628_0", false,-1, 2,0);
        vcdp->declBus(c+60004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_629_0", false,-1, 2,0);
        vcdp->declBus(c+60164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_630_0", false,-1, 2,0);
        vcdp->declBus(c+60324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_631_0", false,-1, 2,0);
        vcdp->declBus(c+60484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_632_0", false,-1, 2,0);
        vcdp->declBus(c+60644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_633_0", false,-1, 2,0);
        vcdp->declBus(c+60804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_634_0", false,-1, 2,0);
        vcdp->declBus(c+60964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_635_0", false,-1, 2,0);
        vcdp->declBus(c+61124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_636_0", false,-1, 2,0);
        vcdp->declBus(c+61284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_637_0", false,-1, 2,0);
        vcdp->declBus(c+61444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_638_0", false,-1, 2,0);
        vcdp->declBus(c+61604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_639_0", false,-1, 2,0);
        vcdp->declBus(c+59228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_640_0", false,-1, 2,0);
        vcdp->declBus(c+59374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_641_0", false,-1, 2,0);
        vcdp->declBus(c+59534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_642_0", false,-1, 2,0);
        vcdp->declBus(c+59694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_643_0", false,-1, 2,0);
        vcdp->declBus(c+59854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_644_0", false,-1, 2,0);
        vcdp->declBus(c+60014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_645_0", false,-1, 2,0);
        vcdp->declBus(c+60174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_646_0", false,-1, 2,0);
        vcdp->declBus(c+60334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_647_0", false,-1, 2,0);
        vcdp->declBus(c+60494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_648_0", false,-1, 2,0);
        vcdp->declBus(c+60654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_649_0", false,-1, 2,0);
        vcdp->declBus(c+60814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_650_0", false,-1, 2,0);
        vcdp->declBus(c+60974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_651_0", false,-1, 2,0);
        vcdp->declBus(c+61134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_652_0", false,-1, 2,0);
        vcdp->declBus(c+61294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_653_0", false,-1, 2,0);
        vcdp->declBus(c+61454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_654_0", false,-1, 2,0);
        vcdp->declBus(c+61614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_655_0", false,-1, 2,0);
        vcdp->declBus(c+59236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_656_0", false,-1, 2,0);
        vcdp->declBus(c+59384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_657_0", false,-1, 2,0);
        vcdp->declBus(c+59544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_658_0", false,-1, 2,0);
        vcdp->declBus(c+59704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_659_0", false,-1, 2,0);
        vcdp->declBus(c+59864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_660_0", false,-1, 2,0);
        vcdp->declBus(c+60024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_661_0", false,-1, 2,0);
        vcdp->declBus(c+60184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_662_0", false,-1, 2,0);
        vcdp->declBus(c+60344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_663_0", false,-1, 2,0);
        vcdp->declBus(c+60504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_664_0", false,-1, 2,0);
        vcdp->declBus(c+60664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_665_0", false,-1, 2,0);
        vcdp->declBus(c+60824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_666_0", false,-1, 2,0);
        vcdp->declBus(c+60984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_667_0", false,-1, 2,0);
        vcdp->declBus(c+61144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_668_0", false,-1, 2,0);
        vcdp->declBus(c+61304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_669_0", false,-1, 2,0);
        vcdp->declBus(c+61464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_670_0", false,-1, 2,0);
        vcdp->declBus(c+61624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_671_0", false,-1, 2,0);
        vcdp->declBus(c+59244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_672_0", false,-1, 2,0);
        vcdp->declBus(c+59394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_673_0", false,-1, 2,0);
        vcdp->declBus(c+59554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_674_0", false,-1, 2,0);
        vcdp->declBus(c+59714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_675_0", false,-1, 2,0);
        vcdp->declBus(c+59874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_676_0", false,-1, 2,0);
        vcdp->declBus(c+60034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_677_0", false,-1, 2,0);
        vcdp->declBus(c+60194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_678_0", false,-1, 2,0);
        vcdp->declBus(c+60354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_679_0", false,-1, 2,0);
        vcdp->declBus(c+60514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_680_0", false,-1, 2,0);
        vcdp->declBus(c+60674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_681_0", false,-1, 2,0);
        vcdp->declBus(c+60834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_682_0", false,-1, 2,0);
        vcdp->declBus(c+60994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_683_0", false,-1, 2,0);
        vcdp->declBus(c+61154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_684_0", false,-1, 2,0);
        vcdp->declBus(c+61314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_685_0", false,-1, 2,0);
        vcdp->declBus(c+61474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_686_0", false,-1, 2,0);
        vcdp->declBus(c+61634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_687_0", false,-1, 2,0);
        vcdp->declBus(c+59252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_688_0", false,-1, 2,0);
        vcdp->declBus(c+59404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_689_0", false,-1, 2,0);
        vcdp->declBus(c+59564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_690_0", false,-1, 2,0);
        vcdp->declBus(c+59724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_691_0", false,-1, 2,0);
        vcdp->declBus(c+59884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_692_0", false,-1, 2,0);
        vcdp->declBus(c+60044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_693_0", false,-1, 2,0);
        vcdp->declBus(c+60204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_694_0", false,-1, 2,0);
        vcdp->declBus(c+60364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_695_0", false,-1, 2,0);
        vcdp->declBus(c+60524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_696_0", false,-1, 2,0);
        vcdp->declBus(c+60684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_697_0", false,-1, 2,0);
        vcdp->declBus(c+60844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_698_0", false,-1, 2,0);
        vcdp->declBus(c+61004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_699_0", false,-1, 2,0);
        vcdp->declBus(c+61164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_700_0", false,-1, 2,0);
        vcdp->declBus(c+61324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_701_0", false,-1, 2,0);
        vcdp->declBus(c+61484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_702_0", false,-1, 2,0);
        vcdp->declBus(c+61644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_703_0", false,-1, 2,0);
        vcdp->declBus(c+59260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_704_0", false,-1, 2,0);
        vcdp->declBus(c+59414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_705_0", false,-1, 2,0);
        vcdp->declBus(c+59574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_706_0", false,-1, 2,0);
        vcdp->declBus(c+59734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_707_0", false,-1, 2,0);
        vcdp->declBus(c+59894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_708_0", false,-1, 2,0);
        vcdp->declBus(c+60054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_709_0", false,-1, 2,0);
        vcdp->declBus(c+60214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_710_0", false,-1, 2,0);
        vcdp->declBus(c+60374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_711_0", false,-1, 2,0);
        vcdp->declBus(c+60534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_712_0", false,-1, 2,0);
        vcdp->declBus(c+60694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_713_0", false,-1, 2,0);
        vcdp->declBus(c+60854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_714_0", false,-1, 2,0);
        vcdp->declBus(c+61014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_715_0", false,-1, 2,0);
        vcdp->declBus(c+61174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_716_0", false,-1, 2,0);
        vcdp->declBus(c+61334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_717_0", false,-1, 2,0);
        vcdp->declBus(c+61494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_718_0", false,-1, 2,0);
        vcdp->declBus(c+61654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_719_0", false,-1, 2,0);
        vcdp->declBus(c+59268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_720_0", false,-1, 2,0);
        vcdp->declBus(c+59424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_721_0", false,-1, 2,0);
        vcdp->declBus(c+59584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_722_0", false,-1, 2,0);
        vcdp->declBus(c+59744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_723_0", false,-1, 2,0);
        vcdp->declBus(c+59904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_724_0", false,-1, 2,0);
        vcdp->declBus(c+60064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_725_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1005(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_726_0", false,-1, 2,0);
        vcdp->declBus(c+60384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_727_0", false,-1, 2,0);
        vcdp->declBus(c+60544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_728_0", false,-1, 2,0);
        vcdp->declBus(c+60704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_729_0", false,-1, 2,0);
        vcdp->declBus(c+60864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_730_0", false,-1, 2,0);
        vcdp->declBus(c+61024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_731_0", false,-1, 2,0);
        vcdp->declBus(c+61184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_732_0", false,-1, 2,0);
        vcdp->declBus(c+61344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_733_0", false,-1, 2,0);
        vcdp->declBus(c+61504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_734_0", false,-1, 2,0);
        vcdp->declBus(c+61664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_735_0", false,-1, 2,0);
        vcdp->declBus(c+59276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_736_0", false,-1, 2,0);
        vcdp->declBus(c+59434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_737_0", false,-1, 2,0);
        vcdp->declBus(c+59594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_738_0", false,-1, 2,0);
        vcdp->declBus(c+59754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_739_0", false,-1, 2,0);
        vcdp->declBus(c+59914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_740_0", false,-1, 2,0);
        vcdp->declBus(c+60074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_741_0", false,-1, 2,0);
        vcdp->declBus(c+60234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_742_0", false,-1, 2,0);
        vcdp->declBus(c+60394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_743_0", false,-1, 2,0);
        vcdp->declBus(c+60554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_744_0", false,-1, 2,0);
        vcdp->declBus(c+60714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_745_0", false,-1, 2,0);
        vcdp->declBus(c+60874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_746_0", false,-1, 2,0);
        vcdp->declBus(c+61034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_747_0", false,-1, 2,0);
        vcdp->declBus(c+61194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_748_0", false,-1, 2,0);
        vcdp->declBus(c+61354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_749_0", false,-1, 2,0);
        vcdp->declBus(c+61514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_750_0", false,-1, 2,0);
        vcdp->declBus(c+61674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_751_0", false,-1, 2,0);
        vcdp->declBus(c+59284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_752_0", false,-1, 2,0);
        vcdp->declBus(c+59444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_753_0", false,-1, 2,0);
        vcdp->declBus(c+59604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_754_0", false,-1, 2,0);
        vcdp->declBus(c+59764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_755_0", false,-1, 2,0);
        vcdp->declBus(c+59924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_756_0", false,-1, 2,0);
        vcdp->declBus(c+60084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_757_0", false,-1, 2,0);
        vcdp->declBus(c+60244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_758_0", false,-1, 2,0);
        vcdp->declBus(c+60404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_759_0", false,-1, 2,0);
        vcdp->declBus(c+60564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_760_0", false,-1, 2,0);
        vcdp->declBus(c+60724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_761_0", false,-1, 2,0);
        vcdp->declBus(c+60884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_762_0", false,-1, 2,0);
        vcdp->declBus(c+61044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_763_0", false,-1, 2,0);
        vcdp->declBus(c+61204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_764_0", false,-1, 2,0);
        vcdp->declBus(c+61364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_765_0", false,-1, 2,0);
        vcdp->declBus(c+61524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_766_0", false,-1, 2,0);
        vcdp->declBus(c+61684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_767_0", false,-1, 2,0);
        vcdp->declBit(c+59165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_768_0", false,-1);
        vcdp->declBit(c+59295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_769_0", false,-1);
        vcdp->declBit(c+59455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_770_0", false,-1);
        vcdp->declBit(c+59615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_771_0", false,-1);
        vcdp->declBit(c+59775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_772_0", false,-1);
        vcdp->declBit(c+59935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_773_0", false,-1);
        vcdp->declBit(c+60095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_774_0", false,-1);
        vcdp->declBit(c+60255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_775_0", false,-1);
        vcdp->declBit(c+60415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_776_0", false,-1);
        vcdp->declBit(c+60575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_777_0", false,-1);
        vcdp->declBit(c+60735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_778_0", false,-1);
        vcdp->declBit(c+60895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_779_0", false,-1);
        vcdp->declBit(c+61055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_780_0", false,-1);
        vcdp->declBit(c+61215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_781_0", false,-1);
        vcdp->declBit(c+61375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_782_0", false,-1);
        vcdp->declBit(c+61535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_783_0", false,-1);
        vcdp->declBit(c+59173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_784_0", false,-1);
        vcdp->declBit(c+59305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_785_0", false,-1);
        vcdp->declBit(c+59465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_786_0", false,-1);
        vcdp->declBit(c+59625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_787_0", false,-1);
        vcdp->declBit(c+59785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_788_0", false,-1);
        vcdp->declBit(c+59945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_789_0", false,-1);
        vcdp->declBit(c+60105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_790_0", false,-1);
        vcdp->declBit(c+60265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_791_0", false,-1);
        vcdp->declBit(c+60425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_792_0", false,-1);
        vcdp->declBit(c+60585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_793_0", false,-1);
        vcdp->declBit(c+60745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_794_0", false,-1);
        vcdp->declBit(c+60905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_795_0", false,-1);
        vcdp->declBit(c+61065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_796_0", false,-1);
        vcdp->declBit(c+61225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_797_0", false,-1);
        vcdp->declBit(c+61385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_798_0", false,-1);
        vcdp->declBit(c+61545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_799_0", false,-1);
        vcdp->declBit(c+59181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_800_0", false,-1);
        vcdp->declBit(c+59315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_801_0", false,-1);
        vcdp->declBit(c+59475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_802_0", false,-1);
        vcdp->declBit(c+59635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_803_0", false,-1);
        vcdp->declBit(c+59795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_804_0", false,-1);
        vcdp->declBit(c+59955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_805_0", false,-1);
        vcdp->declBit(c+60115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_806_0", false,-1);
        vcdp->declBit(c+60275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_807_0", false,-1);
        vcdp->declBit(c+60435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_808_0", false,-1);
        vcdp->declBit(c+60595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_809_0", false,-1);
        vcdp->declBit(c+60755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_810_0", false,-1);
        vcdp->declBit(c+60915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_811_0", false,-1);
        vcdp->declBit(c+61075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_812_0", false,-1);
        vcdp->declBit(c+61235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_813_0", false,-1);
        vcdp->declBit(c+61395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_814_0", false,-1);
        vcdp->declBit(c+61555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_815_0", false,-1);
        vcdp->declBit(c+59189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_816_0", false,-1);
        vcdp->declBit(c+59325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_817_0", false,-1);
        vcdp->declBit(c+59485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_818_0", false,-1);
        vcdp->declBit(c+59645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_819_0", false,-1);
        vcdp->declBit(c+59805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_820_0", false,-1);
        vcdp->declBit(c+59965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_821_0", false,-1);
        vcdp->declBit(c+60125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_822_0", false,-1);
        vcdp->declBit(c+60285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_823_0", false,-1);
        vcdp->declBit(c+60445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_824_0", false,-1);
        vcdp->declBit(c+60605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_825_0", false,-1);
        vcdp->declBit(c+60765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_826_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1006(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_827_0", false,-1);
        vcdp->declBit(c+61085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_828_0", false,-1);
        vcdp->declBit(c+61245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_829_0", false,-1);
        vcdp->declBit(c+61405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_830_0", false,-1);
        vcdp->declBit(c+61565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_831_0", false,-1);
        vcdp->declBit(c+59197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_832_0", false,-1);
        vcdp->declBit(c+59335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_833_0", false,-1);
        vcdp->declBit(c+59495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_834_0", false,-1);
        vcdp->declBit(c+59655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_835_0", false,-1);
        vcdp->declBit(c+59815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_836_0", false,-1);
        vcdp->declBit(c+59975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_837_0", false,-1);
        vcdp->declBit(c+60135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_838_0", false,-1);
        vcdp->declBit(c+60295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_839_0", false,-1);
        vcdp->declBit(c+60455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_840_0", false,-1);
        vcdp->declBit(c+60615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_841_0", false,-1);
        vcdp->declBit(c+60775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_842_0", false,-1);
        vcdp->declBit(c+60935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_843_0", false,-1);
        vcdp->declBit(c+61095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_844_0", false,-1);
        vcdp->declBit(c+61255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_845_0", false,-1);
        vcdp->declBit(c+61415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_846_0", false,-1);
        vcdp->declBit(c+61575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_847_0", false,-1);
        vcdp->declBit(c+59205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_848_0", false,-1);
        vcdp->declBit(c+59345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_849_0", false,-1);
        vcdp->declBit(c+59505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_850_0", false,-1);
        vcdp->declBit(c+59665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_851_0", false,-1);
        vcdp->declBit(c+59825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_852_0", false,-1);
        vcdp->declBit(c+59985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_853_0", false,-1);
        vcdp->declBit(c+60145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_854_0", false,-1);
        vcdp->declBit(c+60305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_855_0", false,-1);
        vcdp->declBit(c+60465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_856_0", false,-1);
        vcdp->declBit(c+60625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_857_0", false,-1);
        vcdp->declBit(c+60785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_858_0", false,-1);
        vcdp->declBit(c+60945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_859_0", false,-1);
        vcdp->declBit(c+61105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_860_0", false,-1);
        vcdp->declBit(c+61265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_861_0", false,-1);
        vcdp->declBit(c+61425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_862_0", false,-1);
        vcdp->declBit(c+61585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_863_0", false,-1);
        vcdp->declBit(c+59213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_864_0", false,-1);
        vcdp->declBit(c+59355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_865_0", false,-1);
        vcdp->declBit(c+59515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_866_0", false,-1);
        vcdp->declBit(c+59675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_867_0", false,-1);
        vcdp->declBit(c+59835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_868_0", false,-1);
        vcdp->declBit(c+59995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_869_0", false,-1);
        vcdp->declBit(c+60155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_870_0", false,-1);
        vcdp->declBit(c+60315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_871_0", false,-1);
        vcdp->declBit(c+60475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_872_0", false,-1);
        vcdp->declBit(c+60635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_873_0", false,-1);
        vcdp->declBit(c+60795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_874_0", false,-1);
        vcdp->declBit(c+60955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_875_0", false,-1);
        vcdp->declBit(c+61115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_876_0", false,-1);
        vcdp->declBit(c+61275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_877_0", false,-1);
        vcdp->declBit(c+61435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_878_0", false,-1);
        vcdp->declBit(c+61595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_879_0", false,-1);
        vcdp->declBit(c+59221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_880_0", false,-1);
        vcdp->declBit(c+59365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_881_0", false,-1);
        vcdp->declBit(c+59525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_882_0", false,-1);
        vcdp->declBit(c+59685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_883_0", false,-1);
        vcdp->declBit(c+59845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_884_0", false,-1);
        vcdp->declBit(c+60005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_885_0", false,-1);
        vcdp->declBit(c+60165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_886_0", false,-1);
        vcdp->declBit(c+60325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_887_0", false,-1);
        vcdp->declBit(c+60485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_888_0", false,-1);
        vcdp->declBit(c+60645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_889_0", false,-1);
        vcdp->declBit(c+60805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_890_0", false,-1);
        vcdp->declBit(c+60965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_891_0", false,-1);
        vcdp->declBit(c+61125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_892_0", false,-1);
        vcdp->declBit(c+61285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_893_0", false,-1);
        vcdp->declBit(c+61445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_894_0", false,-1);
        vcdp->declBit(c+61605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_895_0", false,-1);
        vcdp->declBit(c+59229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_896_0", false,-1);
        vcdp->declBit(c+59375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_897_0", false,-1);
        vcdp->declBit(c+59535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_898_0", false,-1);
        vcdp->declBit(c+59695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_899_0", false,-1);
        vcdp->declBit(c+59855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_900_0", false,-1);
        vcdp->declBit(c+60015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_901_0", false,-1);
        vcdp->declBit(c+60175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_902_0", false,-1);
        vcdp->declBit(c+60335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_903_0", false,-1);
        vcdp->declBit(c+60495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_904_0", false,-1);
        vcdp->declBit(c+60655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_905_0", false,-1);
        vcdp->declBit(c+60815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_906_0", false,-1);
        vcdp->declBit(c+60975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_907_0", false,-1);
        vcdp->declBit(c+61135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_908_0", false,-1);
        vcdp->declBit(c+61295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_909_0", false,-1);
        vcdp->declBit(c+61455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_910_0", false,-1);
        vcdp->declBit(c+61615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_911_0", false,-1);
        vcdp->declBit(c+59237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_912_0", false,-1);
        vcdp->declBit(c+59385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_913_0", false,-1);
        vcdp->declBit(c+59545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_914_0", false,-1);
        vcdp->declBit(c+59705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_915_0", false,-1);
        vcdp->declBit(c+59865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_916_0", false,-1);
        vcdp->declBit(c+60025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_917_0", false,-1);
        vcdp->declBit(c+60185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_918_0", false,-1);
        vcdp->declBit(c+60345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_919_0", false,-1);
        vcdp->declBit(c+60505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_920_0", false,-1);
        vcdp->declBit(c+60665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_921_0", false,-1);
        vcdp->declBit(c+60825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_922_0", false,-1);
        vcdp->declBit(c+60985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_923_0", false,-1);
        vcdp->declBit(c+61145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_924_0", false,-1);
        vcdp->declBit(c+61305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_925_0", false,-1);
        vcdp->declBit(c+61465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_926_0", false,-1);
        vcdp->declBit(c+61625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_927_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1007(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_928_0", false,-1);
        vcdp->declBit(c+59395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_929_0", false,-1);
        vcdp->declBit(c+59555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_930_0", false,-1);
        vcdp->declBit(c+59715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_931_0", false,-1);
        vcdp->declBit(c+59875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_932_0", false,-1);
        vcdp->declBit(c+60035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_933_0", false,-1);
        vcdp->declBit(c+60195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_934_0", false,-1);
        vcdp->declBit(c+60355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_935_0", false,-1);
        vcdp->declBit(c+60515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_936_0", false,-1);
        vcdp->declBit(c+60675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_937_0", false,-1);
        vcdp->declBit(c+60835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_938_0", false,-1);
        vcdp->declBit(c+60995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_939_0", false,-1);
        vcdp->declBit(c+61155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_940_0", false,-1);
        vcdp->declBit(c+61315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_941_0", false,-1);
        vcdp->declBit(c+61475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_942_0", false,-1);
        vcdp->declBit(c+61635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_943_0", false,-1);
        vcdp->declBit(c+59253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_944_0", false,-1);
        vcdp->declBit(c+59405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_945_0", false,-1);
        vcdp->declBit(c+59565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_946_0", false,-1);
        vcdp->declBit(c+59725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_947_0", false,-1);
        vcdp->declBit(c+59885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_948_0", false,-1);
        vcdp->declBit(c+60045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_949_0", false,-1);
        vcdp->declBit(c+60205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_950_0", false,-1);
        vcdp->declBit(c+60365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_951_0", false,-1);
        vcdp->declBit(c+60525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_952_0", false,-1);
        vcdp->declBit(c+60685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_953_0", false,-1);
        vcdp->declBit(c+60845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_954_0", false,-1);
        vcdp->declBit(c+61005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_955_0", false,-1);
        vcdp->declBit(c+61165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_956_0", false,-1);
        vcdp->declBit(c+61325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_957_0", false,-1);
        vcdp->declBit(c+61485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_958_0", false,-1);
        vcdp->declBit(c+61645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_959_0", false,-1);
        vcdp->declBit(c+59261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_960_0", false,-1);
        vcdp->declBit(c+59415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_961_0", false,-1);
        vcdp->declBit(c+59575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_962_0", false,-1);
        vcdp->declBit(c+59735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_963_0", false,-1);
        vcdp->declBit(c+59895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_964_0", false,-1);
        vcdp->declBit(c+60055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_965_0", false,-1);
        vcdp->declBit(c+60215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_966_0", false,-1);
        vcdp->declBit(c+60375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_967_0", false,-1);
        vcdp->declBit(c+60535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_968_0", false,-1);
        vcdp->declBit(c+60695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_969_0", false,-1);
        vcdp->declBit(c+60855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_970_0", false,-1);
        vcdp->declBit(c+61015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_971_0", false,-1);
        vcdp->declBit(c+61175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_972_0", false,-1);
        vcdp->declBit(c+61335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_973_0", false,-1);
        vcdp->declBit(c+61495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_974_0", false,-1);
        vcdp->declBit(c+61655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_975_0", false,-1);
        vcdp->declBit(c+59269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_976_0", false,-1);
        vcdp->declBit(c+59425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_977_0", false,-1);
        vcdp->declBit(c+59585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_978_0", false,-1);
        vcdp->declBit(c+59745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_979_0", false,-1);
        vcdp->declBit(c+59905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_980_0", false,-1);
        vcdp->declBit(c+60065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_981_0", false,-1);
        vcdp->declBit(c+60225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_982_0", false,-1);
        vcdp->declBit(c+60385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_983_0", false,-1);
        vcdp->declBit(c+60545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_984_0", false,-1);
        vcdp->declBit(c+60705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_985_0", false,-1);
        vcdp->declBit(c+60865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_986_0", false,-1);
        vcdp->declBit(c+61025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_987_0", false,-1);
        vcdp->declBit(c+61185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_988_0", false,-1);
        vcdp->declBit(c+61345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_989_0", false,-1);
        vcdp->declBit(c+61505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_990_0", false,-1);
        vcdp->declBit(c+61665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_991_0", false,-1);
        vcdp->declBit(c+59277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_992_0", false,-1);
        vcdp->declBit(c+59435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_993_0", false,-1);
        vcdp->declBit(c+59595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_994_0", false,-1);
        vcdp->declBit(c+59755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_995_0", false,-1);
        vcdp->declBit(c+59915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_996_0", false,-1);
        vcdp->declBit(c+60075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_997_0", false,-1);
        vcdp->declBit(c+60235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_998_0", false,-1);
        vcdp->declBit(c+60395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_999_0", false,-1);
        vcdp->declBit(c+60555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1000_0", false,-1);
        vcdp->declBit(c+60715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1001_0", false,-1);
        vcdp->declBit(c+60875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1002_0", false,-1);
        vcdp->declBit(c+61035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1003_0", false,-1);
        vcdp->declBit(c+61195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1004_0", false,-1);
        vcdp->declBit(c+61355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1005_0", false,-1);
        vcdp->declBit(c+61515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1006_0", false,-1);
        vcdp->declBit(c+61675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1007_0", false,-1);
        vcdp->declBit(c+59285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1008_0", false,-1);
        vcdp->declBit(c+59445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1009_0", false,-1);
        vcdp->declBit(c+59605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1010_0", false,-1);
        vcdp->declBit(c+59765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1011_0", false,-1);
        vcdp->declBit(c+59925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1012_0", false,-1);
        vcdp->declBit(c+60085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1013_0", false,-1);
        vcdp->declBit(c+60245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1014_0", false,-1);
        vcdp->declBit(c+60405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1015_0", false,-1);
        vcdp->declBit(c+60565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1016_0", false,-1);
        vcdp->declBit(c+60725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1017_0", false,-1);
        vcdp->declBit(c+60885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1018_0", false,-1);
        vcdp->declBit(c+61045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1019_0", false,-1);
        vcdp->declBit(c+61205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1020_0", false,-1);
        vcdp->declBit(c+61365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1021_0", false,-1);
        vcdp->declBit(c+61525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1022_0", false,-1);
        vcdp->declBit(c+61685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1023_0", false,-1);
        vcdp->declBus(c+57687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1024_0", false,-1, 19,0);
        vcdp->declBus(c+57703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1025_0", false,-1, 19,0);
        vcdp->declBit(c+57734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1026_0", false,-1);
        vcdp->declBit(c+57735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1027_0_dataflow", false,-1);
        vcdp->declBus(c+57736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1028_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1008(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+57737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1029_0", false,-1);
        vcdp->declBus(c+57688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1030_0", false,-1, 19,0);
        vcdp->declBus(c+57704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1031_0", false,-1, 19,0);
        vcdp->declBus(c+57689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1036_0", false,-1, 19,0);
        vcdp->declBus(c+57705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1037_0", false,-1, 19,0);
        vcdp->declBus(c+57690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1042_0", false,-1, 19,0);
        vcdp->declBus(c+57706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1043_0", false,-1, 19,0);
        vcdp->declBus(c+57691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1048_0", false,-1, 19,0);
        vcdp->declBus(c+57707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1049_0", false,-1, 19,0);
        vcdp->declBus(c+57692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1054_0", false,-1, 19,0);
        vcdp->declBus(c+57708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1055_0", false,-1, 19,0);
        vcdp->declBus(c+57693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1060_0", false,-1, 19,0);
        vcdp->declBus(c+57709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1061_0", false,-1, 19,0);
        vcdp->declBus(c+57694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1066_0", false,-1, 19,0);
        vcdp->declBus(c+57710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1067_0", false,-1, 19,0);
        vcdp->declBus(c+57695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1072_0", false,-1, 19,0);
        vcdp->declBus(c+57711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1073_0", false,-1, 19,0);
        vcdp->declBus(c+57696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1078_0", false,-1, 19,0);
        vcdp->declBus(c+57712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1079_0", false,-1, 19,0);
        vcdp->declBus(c+57697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1084_0", false,-1, 19,0);
        vcdp->declBus(c+57713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1085_0", false,-1, 19,0);
        vcdp->declBus(c+57698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1090_0", false,-1, 19,0);
        vcdp->declBus(c+57714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1091_0", false,-1, 19,0);
        vcdp->declBus(c+57699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1096_0", false,-1, 19,0);
        vcdp->declBus(c+57715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1097_0", false,-1, 19,0);
        vcdp->declBus(c+57700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1102_0", false,-1, 19,0);
        vcdp->declBus(c+57716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1103_0", false,-1, 19,0);
        vcdp->declBus(c+57701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1108_0", false,-1, 19,0);
        vcdp->declBus(c+57717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1109_0", false,-1, 19,0);
        vcdp->declBus(c+57702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1114_0", false,-1, 19,0);
        vcdp->declBus(c+57718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh r_1115_0", false,-1, 19,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 clock", false,-1);
        vcdp->declBus(c+59160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_in_last_0", false,-1);
        vcdp->declBus(c+59160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_out_last_0", false,-1);
        vcdp->declBit(c+59166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+59166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+59167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 c1_sign", false,-1);
    }
}

void VTestHarness::traceInitThis__1009(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+28065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 clock", false,-1);
        vcdp->declBus(c+59168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_in_last_0", false,-1);
        vcdp->declBus(c+59168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_out_last_0", false,-1);
        vcdp->declBit(c+59174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+59174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+59175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 clock", false,-1);
        vcdp->declBus(c+59176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_in_last_0", false,-1);
        vcdp->declBus(c+59176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_out_last_0", false,-1);
        vcdp->declBit(c+59182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+59182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+59183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1010(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 clock", false,-1);
        vcdp->declBus(c+59184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_in_last_0", false,-1);
        vcdp->declBus(c+59184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_out_last_0", false,-1);
        vcdp->declBit(c+59190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+59190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+59191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_c", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1011(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 clock", false,-1);
        vcdp->declBus(c+59192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_in_last_0", false,-1);
        vcdp->declBus(c+59192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_out_last_0", false,-1);
        vcdp->declBit(c+59198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+59198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+59199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_c_zeros_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1012(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+28112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 clock", false,-1);
        vcdp->declBus(c+59200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_in_last_0", false,-1);
        vcdp->declBus(c+59200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_out_last_0", false,-1);
        vcdp->declBit(c+59206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+59206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+59207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 clock", false,-1);
        vcdp->declBus(c+59208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_in_last_0", false,-1);
        vcdp->declBus(c+59208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_out_last_0", false,-1);
        vcdp->declBit(c+59214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+59214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+59215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_in_d", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1013(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 clock", false,-1);
        vcdp->declBus(c+59216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_in_last_0", false,-1);
        vcdp->declBus(c+59216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_out_last_0", false,-1);
        vcdp->declBit(c+59222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+59222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+59223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1014(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 clock", false,-1);
        vcdp->declBus(c+59224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_in_last_0", false,-1);
        vcdp->declBus(c+59224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_out_last_0", false,-1);
        vcdp->declBit(c+59230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+59230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+59231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1015(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_in_last_0", false,-1);
        vcdp->declBus(c+59232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_out_last_0", false,-1);
        vcdp->declBit(c+59238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+59238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+59239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 clock", false,-1);
        vcdp->declBus(c+59240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_in_last_0", false,-1);
        vcdp->declBus(c+59240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_out_last_0", false,-1);
        vcdp->declBit(c+59246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+59246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+59247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_out_c", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1016(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 clock", false,-1);
        vcdp->declBus(c+59248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_in_last_0", false,-1);
        vcdp->declBus(c+59248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_out_last_0", false,-1);
        vcdp->declBit(c+59254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+59254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+59255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1017(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 clock", false,-1);
        vcdp->declBus(c+59256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_in_last_0", false,-1);
        vcdp->declBus(c+59256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_out_last_0", false,-1);
        vcdp->declBit(c+59262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+59262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+59263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 clock", false,-1);
        vcdp->declBus(c+59264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_in_d_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1018(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_in_last_0", false,-1);
        vcdp->declBus(c+59264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_out_last_0", false,-1);
        vcdp->declBit(c+59270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+59270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+59271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 clock", false,-1);
        vcdp->declBus(c+59272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_in_last_0", false,-1);
        vcdp->declBus(c+59272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_out_last_0", false,-1);
        vcdp->declBit(c+59278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+59278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+59279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1019(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 clock", false,-1);
        vcdp->declBus(c+59280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_in_last_0", false,-1);
        vcdp->declBus(c+59280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_out_last_0", false,-1);
        vcdp->declBit(c+59286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+59286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+59287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+27575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+27576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_in_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1020(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+28229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+28230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 clock", false,-1);
        vcdp->declBus(c+59288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_in_last_0", false,-1);
        vcdp->declBus(c+59288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_out_last_0", false,-1);
        vcdp->declBit(c+59296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+59296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+59297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 clock", false,-1);
        vcdp->declBus(c+59298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_in_control_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1021(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_in_last_0", false,-1);
        vcdp->declBus(c+59298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_out_last_0", false,-1);
        vcdp->declBit(c+59306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+59306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+59307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 clock", false,-1);
        vcdp->declBus(c+59308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_in_last_0", false,-1);
        vcdp->declBus(c+59308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_out_last_0", false,-1);
        vcdp->declBit(c+59316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+59316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+59317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1022(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 clock", false,-1);
        vcdp->declBus(c+59318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_in_last_0", false,-1);
        vcdp->declBus(c+59318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_out_last_0", false,-1);
        vcdp->declBit(c+59326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+59326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+59327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1023(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 clock", false,-1);
        vcdp->declBus(c+59328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_in_last_0", false,-1);
        vcdp->declBus(c+59328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_out_last_0", false,-1);
        vcdp->declBit(c+59336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+59336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+59337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 clock", false,-1);
        vcdp->declBus(c+59338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_in_last_0", false,-1);
        vcdp->declBus(c+59338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_out_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1024(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_out_last_0", false,-1);
        vcdp->declBit(c+59346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+59346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+59347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 clock", false,-1);
        vcdp->declBus(c+59348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_in_last_0", false,-1);
        vcdp->declBus(c+59348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_out_last_0", false,-1);
        vcdp->declBit(c+59356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+59356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+59357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_in_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1025(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 clock", false,-1);
        vcdp->declBus(c+59358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_in_last_0", false,-1);
        vcdp->declBus(c+59358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_out_last_0", false,-1);
        vcdp->declBit(c+59366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+59366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+59367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 c2", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1026(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 clock", false,-1);
        vcdp->declBus(c+59368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_in_last_0", false,-1);
        vcdp->declBus(c+59368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_out_last_0", false,-1);
        vcdp->declBit(c+59376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+59376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+59377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 clock", false,-1);
        vcdp->declBus(c+59378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_in_last_0", false,-1);
        vcdp->declBus(c+59378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_out_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1027(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_out_last_0", false,-1);
        vcdp->declBit(c+59386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+59386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+59387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 clock", false,-1);
        vcdp->declBus(c+59388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_in_last_0", false,-1);
        vcdp->declBus(c+59388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_out_last_0", false,-1);
        vcdp->declBit(c+59396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+59396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+59397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_out_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1028(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 clock", false,-1);
        vcdp->declBus(c+59398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_in_last_0", false,-1);
        vcdp->declBus(c+59398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_out_last_0", false,-1);
        vcdp->declBit(c+59406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+59406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+59407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 shift_offset", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1029(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+28335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 clock", false,-1);
        vcdp->declBus(c+59408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_in_last_0", false,-1);
        vcdp->declBus(c+59408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_out_last_0", false,-1);
        vcdp->declBit(c+59416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+59416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+59417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 clock", false,-1);
        vcdp->declBus(c+59418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_in_last_0", false,-1);
        vcdp->declBus(c+59418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_out_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1030(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_out_last_0", false,-1);
        vcdp->declBit(c+59426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+59426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+59427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 clock", false,-1);
        vcdp->declBus(c+59428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_in_last_0", false,-1);
        vcdp->declBus(c+59428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_out_last_0", false,-1);
        vcdp->declBit(c+59436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+59436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+59437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_in_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1031(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 clock", false,-1);
        vcdp->declBus(c+59438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_in_last_0", false,-1);
        vcdp->declBus(c+59438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_out_last_0", false,-1);
        vcdp->declBit(c+59446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+59446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+59447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_c_ones_digit", false,-1);
    }
}

void VTestHarness::traceInitThis__1032(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+28374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 clock", false,-1);
        vcdp->declBus(c+59448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_in_last_0", false,-1);
        vcdp->declBus(c+59448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_out_last_0", false,-1);
        vcdp->declBit(c+59456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+59456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+59457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 clock", false,-1);
        vcdp->declBus(c+59458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_in_last_0", false,-1);
        vcdp->declBus(c+59458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_out_last_0", false,-1);
        vcdp->declBit(c+59466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+59466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_out_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1033(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 clock", false,-1);
        vcdp->declBus(c+59468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_in_last_0", false,-1);
        vcdp->declBus(c+59468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_out_last_0", false,-1);
        vcdp->declBit(c+59476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+59476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+59477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1034(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 clock", false,-1);
        vcdp->declBus(c+59478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_in_last_0", false,-1);
        vcdp->declBus(c+59478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_out_last_0", false,-1);
        vcdp->declBit(c+59486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+59486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+59487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 c1_lo", false,-1, 5,0);
    }
}

void VTestHarness::traceInitThis__1035(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+28411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 clock", false,-1);
        vcdp->declBus(c+59488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_in_last_0", false,-1);
        vcdp->declBus(c+59488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_out_last_0", false,-1);
        vcdp->declBit(c+59496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+59496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+59497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 clock", false,-1);
        vcdp->declBus(c+59498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_in_last_0", false,-1);
        vcdp->declBus(c+59498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_out_last_0", false,-1);
        vcdp->declBit(c+59506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+59506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+59507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_in_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1036(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 clock", false,-1);
        vcdp->declBus(c+59508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_in_last_0", false,-1);
        vcdp->declBus(c+59508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_out_last_0", false,-1);
        vcdp->declBit(c+59516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+59516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+59517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_in_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1037(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 clock", false,-1);
        vcdp->declBus(c+59518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_in_last_0", false,-1);
        vcdp->declBus(c+59518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_out_last_0", false,-1);
        vcdp->declBit(c+59526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+59526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+59527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1038(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+28450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 clock", false,-1);
        vcdp->declBus(c+59528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_in_last_0", false,-1);
        vcdp->declBus(c+59528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_out_last_0", false,-1);
        vcdp->declBit(c+59536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+59536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+59537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 clock", false,-1);
        vcdp->declBus(c+59538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_in_last_0", false,-1);
        vcdp->declBus(c+59538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_out_last_0", false,-1);
        vcdp->declBit(c+59546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+59546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+59547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_out_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1039(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 clock", false,-1);
        vcdp->declBus(c+59548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_in_last_0", false,-1);
        vcdp->declBus(c+59548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_out_last_0", false,-1);
        vcdp->declBit(c+59556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+59556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+59557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1040(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 clock", false,-1);
        vcdp->declBus(c+59558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_in_last_0", false,-1);
        vcdp->declBus(c+59558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_out_last_0", false,-1);
        vcdp->declBit(c+59566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+59566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+59567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 clock", false,-1);
        vcdp->declBus(c+59568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_in_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1041(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_in_last_0", false,-1);
        vcdp->declBus(c+59568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_out_last_0", false,-1);
        vcdp->declBit(c+59576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+59576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+59577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 clock", false,-1);
        vcdp->declBus(c+59578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_in_last_0", false,-1);
        vcdp->declBus(c+59578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_out_last_0", false,-1);
        vcdp->declBit(c+59586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+59586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+59587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_in_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1042(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 clock", false,-1);
        vcdp->declBus(c+59588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_in_last_0", false,-1);
        vcdp->declBus(c+59588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_out_last_0", false,-1);
        vcdp->declBit(c+59596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+59596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+59597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_in_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1043(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 clock", false,-1);
        vcdp->declBus(c+59598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_in_last_0", false,-1);
        vcdp->declBus(c+59598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_out_last_0", false,-1);
        vcdp->declBit(c+59606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+59606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+59607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 clock", false,-1);
        vcdp->declBus(c+59608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_in_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1044(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_in_last_0", false,-1);
        vcdp->declBus(c+59608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_out_last_0", false,-1);
        vcdp->declBit(c+59616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+59616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+59617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 clock", false,-1);
        vcdp->declBus(c+59618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_in_last_0", false,-1);
        vcdp->declBus(c+59618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_out_last_0", false,-1);
        vcdp->declBit(c+59626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+59626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+59627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_out_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1045(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 clock", false,-1);
        vcdp->declBus(c+59628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_in_last_0", false,-1);
        vcdp->declBus(c+59628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_out_last_0", false,-1);
        vcdp->declBit(c+59636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+59636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+59637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1046(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 clock", false,-1);
        vcdp->declBus(c+59638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_in_last_0", false,-1);
        vcdp->declBus(c+59638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_out_last_0", false,-1);
        vcdp->declBit(c+59646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+59646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+59647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+61994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+61995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+61996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+61997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+61998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+61999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 clock", false,-1);
        vcdp->declBus(c+59648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_in_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1047(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_in_last_0", false,-1);
        vcdp->declBus(c+59648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_out_last_0", false,-1);
        vcdp->declBit(c+59656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+59656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+59657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 clock", false,-1);
        vcdp->declBus(c+59658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_in_last_0", false,-1);
        vcdp->declBus(c+59658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_out_last_0", false,-1);
        vcdp->declBit(c+59666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+59666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+59667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_in_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1048(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 clock", false,-1);
        vcdp->declBus(c+59668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_in_last_0", false,-1);
        vcdp->declBus(c+59668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_out_last_0", false,-1);
        vcdp->declBit(c+59676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+59676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+59677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_bad_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1049(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+62012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 clock", false,-1);
        vcdp->declBus(c+59678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_in_last_0", false,-1);
        vcdp->declBus(c+59678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_out_last_0", false,-1);
        vcdp->declBit(c+59686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+59686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+59687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 clock", false,-1);
        vcdp->declBus(c+59688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_in_last_0", false,-1);
        vcdp->declBus(c+59688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_out_c_0", false,-1, 19,0);
    }
}
