Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  7 03:46:26 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file eight_digit_counter_control_sets_placed.rpt
| Design       : eight_digit_counter
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+-------------------------------------------------+------------------+----------------+
|           Clock Signal           | Enable Signal |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------------------------+---------------+-------------------------------------------------+------------------+----------------+
|  COUNTERS[0].comp1/CLK           |               |                                                 |                1 |              1 |
|  COUNTERS[1].comp1/clk_out_reg_0 |               |                                                 |                1 |              1 |
|  COUNTERS[2].comp1/clk_out_reg_0 |               |                                                 |                1 |              1 |
|  COUNTERS[3].comp1/clk_out_reg_0 |               |                                                 |                1 |              1 |
|  COUNTERS[4].comp1/clk_out_reg_0 |               |                                                 |                1 |              1 |
|  COUNTERS[5].comp1/clk_out_reg_0 |               |                                                 |                1 |              1 |
|  clk_1KHz_reg_n_0                |               |                                                 |                1 |              1 |
|  clk_100MHz_IBUF_BUFG            |               |                                                 |                1 |              1 |
|  COUNTERS[0].comp1/CLK           |               | COUNTERS[1].comp1/bcd_counter_out[3]_i_1__1_n_0 |                1 |              4 |
|  COUNTERS[1].comp1/clk_out_reg_0 |               | COUNTERS[2].comp1/bcd_counter_out[3]_i_1__2_n_0 |                1 |              4 |
|  COUNTERS[2].comp1/clk_out_reg_0 |               | COUNTERS[3].comp1/bcd_counter_out[3]_i_1__3_n_0 |                1 |              4 |
|  COUNTERS[3].comp1/clk_out_reg_0 |               | COUNTERS[4].comp1/bcd_counter_out[3]_i_1__4_n_0 |                1 |              4 |
|  COUNTERS[4].comp1/clk_out_reg_0 |               | COUNTERS[5].comp1/bcd_counter_out[3]_i_1__5_n_0 |                1 |              4 |
|  COUNTERS[5].comp1/clk_out_reg_0 |               | COUNTERS[6].comp1/bcd_counter_out[3]_i_1__6_n_0 |                1 |              4 |
|  COUNTERS[6].comp1/clk_out_reg_0 |               | COUNTERS[7].comp1/bcd_counter_out[3]_i_1_n_0    |                1 |              4 |
|  clk_1KHz_reg_n_0                |               | COUNTERS[0].comp1/bcd_counter_out[3]_i_1__0_n_0 |                1 |              4 |
|  clk_1KHz_reg_n_0                |               | disp_selector_reg[4]                            |                1 |              5 |
|  clk_100MHz_IBUF_BUFG            |               | counter[0]_i_1_n_0                              |                5 |             17 |
+----------------------------------+---------------+-------------------------------------------------+------------------+----------------+


