# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../testlab5.srcs/sources_1/new/extragere.v" \
"../../../../testlab5.srcs/sources_1/new/refacere.v" \
"../../../../testlab5.srcs/sources_1/new/rezultatFinal.v" \
"../../../../testlab5.srcs/sources_1/new/registru16.v" \
"../../../../testlab5.srcs/sources_1/new/registru48.v" \
"../../../../testlab5.srcs/sources_1/new/compara.v" \
"../../../../testlab5.srcs/sources_1/new/concatenare.v" \
"../../../../testlab5.srcs/sources_1/new/registru57.v" \
"../../../../testlab5.srcs/sources_1/new/alege.v" \
"../../../../testlab5.srcs/sources_1/new/aliniere.v" \
"../../../../testlab5.srcs/sources_1/new/registru8.v" \
"../../../../testlab5.srcs/sources_1/new/adun_scad.v" \
"../../../../testlab5.srcs/sources_1/new/registru26.v" \
"../../../../testlab5.srcs/sources_1/new/norm.v" \
"../../../../testlab5.srcs/sources_1/new/ajustare.v" \
"../../../../testlab5.srcs/sources_1/new/registru24.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" \
"../../../../testlab5.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../testlab5.srcs/sources_1/imports/design_1_wrapper.v" \
"../../../../testlab5.srcs/sim_1/new/simulare2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
