Classic Timing Analyzer report for DE2_TOP
Wed Feb 15 22:47:30 2012
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLOCK_50'
  6. Clock Hold: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                   ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                            ; To                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 7.282 ns                                       ; KEY[3]                                                                                                          ; lab1:U1|ctrl:ctrlUnit|address[3]  ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 11.633 ns                                      ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX5[4]                           ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -4.612 ns                                      ; KEY[2]                                                                                                          ; lab1:U1|ctrl:ctrlUnit|writeEnable ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; 15.003 ns ; 50.00 MHz ( period = 20.000 ns ) ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; lab1:U1|ctrl:ctrlUnit|datain[7]   ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Hold: 'CLOCK_50'       ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A                                            ; lab1:U1|ctrl:ctrlUnit|button                                                                                    ; lab1:U1|ctrl:ctrlUnit|button      ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;           ;                                  ;                                                ;                                                                                                                 ;                                   ;            ;          ; 0            ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; fmax Requirement                                               ; 50 MHz             ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 15.003 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.764 ns                ;
; 15.003 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.764 ns                ;
; 15.003 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.764 ns                ;
; 15.003 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.764 ns                ;
; 15.003 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.764 ns                ;
; 15.074 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.693 ns                ;
; 15.074 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.693 ns                ;
; 15.074 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.693 ns                ;
; 15.074 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.693 ns                ;
; 15.074 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.693 ns                ;
; 15.145 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.622 ns                ;
; 15.145 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.622 ns                ;
; 15.145 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.622 ns                ;
; 15.145 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.622 ns                ;
; 15.145 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.622 ns                ;
; 15.216 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.551 ns                ;
; 15.216 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.551 ns                ;
; 15.216 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.551 ns                ;
; 15.216 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.551 ns                ;
; 15.216 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.551 ns                ;
; 15.287 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.480 ns                ;
; 15.287 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.480 ns                ;
; 15.287 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.480 ns                ;
; 15.287 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.480 ns                ;
; 15.287 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.480 ns                ;
; 15.358 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.409 ns                ;
; 15.358 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.409 ns                ;
; 15.358 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.409 ns                ;
; 15.358 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.409 ns                ;
; 15.358 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.409 ns                ;
; 15.429 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.338 ns                ;
; 15.429 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.338 ns                ;
; 15.429 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.338 ns                ;
; 15.429 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.338 ns                ;
; 15.429 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 4.338 ns                ;
; 15.815 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 3.952 ns                ;
; 15.815 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 3.952 ns                ;
; 15.815 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 3.952 ns                ;
; 15.815 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 3.952 ns                ;
; 15.815 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 3.952 ns                ;
; 16.165 ns                               ; 260.76 MHz ( period = 3.835 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.607 ns                ;
; 16.165 ns                               ; 260.76 MHz ( period = 3.835 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.607 ns                ;
; 16.165 ns                               ; 260.76 MHz ( period = 3.835 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.607 ns                ;
; 16.248 ns                               ; 266.52 MHz ( period = 3.752 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.524 ns                ;
; 16.248 ns                               ; 266.52 MHz ( period = 3.752 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.524 ns                ;
; 16.248 ns                               ; 266.52 MHz ( period = 3.752 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.524 ns                ;
; 16.277 ns                               ; 268.60 MHz ( period = 3.723 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.495 ns                ;
; 16.277 ns                               ; 268.60 MHz ( period = 3.723 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.495 ns                ;
; 16.277 ns                               ; 268.60 MHz ( period = 3.723 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.495 ns                ;
; 16.530 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.242 ns                ;
; 16.530 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.242 ns                ;
; 16.530 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 3.242 ns                ;
; 17.028 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.744 ns                ;
; 17.028 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.744 ns                ;
; 17.028 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.744 ns                ;
; 17.086 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg7  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a7~porta_memory_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.731 ns                 ; 2.645 ns                ;
; 17.086 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg6  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a6~porta_memory_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.731 ns                 ; 2.645 ns                ;
; 17.086 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg5  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a5~porta_memory_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.731 ns                 ; 2.645 ns                ;
; 17.086 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg4  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a4~porta_memory_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.731 ns                 ; 2.645 ns                ;
; 17.086 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg3  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a3~porta_memory_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.731 ns                 ; 2.645 ns                ;
; 17.086 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg2  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a2~porta_memory_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.731 ns                 ; 2.645 ns                ;
; 17.086 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg1  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a1~porta_memory_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.731 ns                 ; 2.645 ns                ;
; 17.086 ns                               ; Restricted to 200.0 MHz ( period = 5.0 ns )         ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg0  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_memory_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.731 ns                 ; 2.645 ns                ;
; 17.103 ns                               ; 345.18 MHz ( period = 2.897 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.683 ns                ;
; 17.105 ns                               ; 345.42 MHz ( period = 2.895 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.681 ns                ;
; 17.149 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.637 ns                ;
; 17.149 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.637 ns                ;
; 17.149 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.637 ns                ;
; 17.149 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.637 ns                ;
; 17.149 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.637 ns                ;
; 17.149 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.637 ns                ;
; 17.149 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.637 ns                ;
; 17.149 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.637 ns                ;
; 17.149 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.637 ns                ;
; 17.168 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.604 ns                ;
; 17.168 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.604 ns                ;
; 17.168 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.604 ns                ;
; 17.186 ns                               ; 355.37 MHz ( period = 2.814 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.600 ns                ;
; 17.188 ns                               ; 355.62 MHz ( period = 2.812 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.598 ns                ;
; 17.215 ns                               ; 359.07 MHz ( period = 2.785 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.571 ns                ;
; 17.217 ns                               ; 359.32 MHz ( period = 2.783 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.569 ns                ;
; 17.224 ns                               ; 360.23 MHz ( period = 2.776 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.563 ns                ;
; 17.224 ns                               ; 360.23 MHz ( period = 2.776 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.563 ns                ;
; 17.224 ns                               ; 360.23 MHz ( period = 2.776 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.563 ns                ;
; 17.224 ns                               ; 360.23 MHz ( period = 2.776 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.563 ns                ;
; 17.224 ns                               ; 360.23 MHz ( period = 2.776 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.563 ns                ;
; 17.224 ns                               ; 360.23 MHz ( period = 2.776 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.563 ns                ;
; 17.224 ns                               ; 360.23 MHz ( period = 2.776 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.563 ns                ;
; 17.224 ns                               ; 360.23 MHz ( period = 2.776 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.563 ns                ;
; 17.232 ns                               ; 361.27 MHz ( period = 2.768 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.554 ns                ;
; 17.232 ns                               ; 361.27 MHz ( period = 2.768 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.554 ns                ;
; 17.232 ns                               ; 361.27 MHz ( period = 2.768 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.554 ns                ;
; 17.232 ns                               ; 361.27 MHz ( period = 2.768 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.554 ns                ;
; 17.232 ns                               ; 361.27 MHz ( period = 2.768 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.554 ns                ;
; 17.232 ns                               ; 361.27 MHz ( period = 2.768 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.554 ns                ;
; 17.232 ns                               ; 361.27 MHz ( period = 2.768 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.554 ns                ;
; 17.232 ns                               ; 361.27 MHz ( period = 2.768 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.554 ns                ;
; 17.232 ns                               ; 361.27 MHz ( period = 2.768 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.554 ns                ;
; 17.242 ns                               ; 362.58 MHz ( period = 2.758 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.544 ns                ;
; 17.242 ns                               ; 362.58 MHz ( period = 2.758 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.544 ns                ;
; 17.242 ns                               ; 362.58 MHz ( period = 2.758 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.544 ns                ;
; 17.242 ns                               ; 362.58 MHz ( period = 2.758 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.544 ns                ;
; 17.242 ns                               ; 362.58 MHz ( period = 2.758 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.544 ns                ;
; 17.242 ns                               ; 362.58 MHz ( period = 2.758 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.544 ns                ;
; 17.242 ns                               ; 362.58 MHz ( period = 2.758 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.544 ns                ;
; 17.242 ns                               ; 362.58 MHz ( period = 2.758 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.544 ns                ;
; 17.242 ns                               ; 362.58 MHz ( period = 2.758 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.544 ns                ;
; 17.261 ns                               ; 365.10 MHz ( period = 2.739 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.525 ns                ;
; 17.261 ns                               ; 365.10 MHz ( period = 2.739 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.525 ns                ;
; 17.261 ns                               ; 365.10 MHz ( period = 2.739 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.525 ns                ;
; 17.261 ns                               ; 365.10 MHz ( period = 2.739 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.525 ns                ;
; 17.261 ns                               ; 365.10 MHz ( period = 2.739 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.525 ns                ;
; 17.261 ns                               ; 365.10 MHz ( period = 2.739 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.525 ns                ;
; 17.261 ns                               ; 365.10 MHz ( period = 2.739 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.525 ns                ;
; 17.261 ns                               ; 365.10 MHz ( period = 2.739 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.525 ns                ;
; 17.261 ns                               ; 365.10 MHz ( period = 2.739 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.525 ns                ;
; 17.307 ns                               ; 371.33 MHz ( period = 2.693 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.480 ns                ;
; 17.307 ns                               ; 371.33 MHz ( period = 2.693 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.480 ns                ;
; 17.307 ns                               ; 371.33 MHz ( period = 2.693 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.480 ns                ;
; 17.307 ns                               ; 371.33 MHz ( period = 2.693 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.480 ns                ;
; 17.307 ns                               ; 371.33 MHz ( period = 2.693 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.480 ns                ;
; 17.307 ns                               ; 371.33 MHz ( period = 2.693 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.480 ns                ;
; 17.307 ns                               ; 371.33 MHz ( period = 2.693 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.480 ns                ;
; 17.307 ns                               ; 371.33 MHz ( period = 2.693 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.480 ns                ;
; 17.321 ns                               ; 373.27 MHz ( period = 2.679 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.466 ns                ;
; 17.321 ns                               ; 373.27 MHz ( period = 2.679 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.466 ns                ;
; 17.321 ns                               ; 373.27 MHz ( period = 2.679 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.466 ns                ;
; 17.321 ns                               ; 373.27 MHz ( period = 2.679 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.466 ns                ;
; 17.321 ns                               ; 373.27 MHz ( period = 2.679 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.466 ns                ;
; 17.321 ns                               ; 373.27 MHz ( period = 2.679 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.466 ns                ;
; 17.321 ns                               ; 373.27 MHz ( period = 2.679 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.466 ns                ;
; 17.321 ns                               ; 373.27 MHz ( period = 2.679 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.466 ns                ;
; 17.336 ns                               ; 375.38 MHz ( period = 2.664 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.451 ns                ;
; 17.336 ns                               ; 375.38 MHz ( period = 2.664 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.451 ns                ;
; 17.336 ns                               ; 375.38 MHz ( period = 2.664 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.451 ns                ;
; 17.336 ns                               ; 375.38 MHz ( period = 2.664 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.451 ns                ;
; 17.336 ns                               ; 375.38 MHz ( period = 2.664 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.451 ns                ;
; 17.336 ns                               ; 375.38 MHz ( period = 2.664 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.451 ns                ;
; 17.336 ns                               ; 375.38 MHz ( period = 2.664 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.451 ns                ;
; 17.336 ns                               ; 375.38 MHz ( period = 2.664 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.451 ns                ;
; 17.386 ns                               ; 382.56 MHz ( period = 2.614 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.400 ns                ;
; 17.386 ns                               ; 382.56 MHz ( period = 2.614 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.400 ns                ;
; 17.386 ns                               ; 382.56 MHz ( period = 2.614 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.400 ns                ;
; 17.386 ns                               ; 382.56 MHz ( period = 2.614 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.400 ns                ;
; 17.386 ns                               ; 382.56 MHz ( period = 2.614 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.400 ns                ;
; 17.386 ns                               ; 382.56 MHz ( period = 2.614 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.400 ns                ;
; 17.386 ns                               ; 382.56 MHz ( period = 2.614 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.400 ns                ;
; 17.386 ns                               ; 382.56 MHz ( period = 2.614 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.400 ns                ;
; 17.386 ns                               ; 382.56 MHz ( period = 2.614 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.400 ns                ;
; 17.418 ns                               ; 387.30 MHz ( period = 2.582 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.354 ns                ;
; 17.418 ns                               ; 387.30 MHz ( period = 2.582 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.354 ns                ;
; 17.418 ns                               ; 387.30 MHz ( period = 2.582 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.354 ns                ;
; 17.437 ns                               ; 390.17 MHz ( period = 2.563 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.350 ns                ;
; 17.437 ns                               ; 390.17 MHz ( period = 2.563 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.350 ns                ;
; 17.437 ns                               ; 390.17 MHz ( period = 2.563 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.350 ns                ;
; 17.437 ns                               ; 390.17 MHz ( period = 2.563 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.350 ns                ;
; 17.437 ns                               ; 390.17 MHz ( period = 2.563 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.350 ns                ;
; 17.437 ns                               ; 390.17 MHz ( period = 2.563 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.350 ns                ;
; 17.437 ns                               ; 390.17 MHz ( period = 2.563 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.350 ns                ;
; 17.437 ns                               ; 390.17 MHz ( period = 2.563 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.350 ns                ;
; 17.468 ns                               ; 394.94 MHz ( period = 2.532 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.318 ns                ;
; 17.470 ns                               ; 395.26 MHz ( period = 2.530 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.316 ns                ;
; 17.500 ns                               ; 400.00 MHz ( period = 2.500 ns )                    ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.272 ns                ;
; 17.511 ns                               ; 401.77 MHz ( period = 2.489 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.275 ns                ;
; 17.511 ns                               ; 401.77 MHz ( period = 2.489 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.275 ns                ;
; 17.511 ns                               ; 401.77 MHz ( period = 2.489 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.275 ns                ;
; 17.511 ns                               ; 401.77 MHz ( period = 2.489 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.275 ns                ;
; 17.511 ns                               ; 401.77 MHz ( period = 2.489 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.275 ns                ;
; 17.511 ns                               ; 401.77 MHz ( period = 2.489 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.275 ns                ;
; 17.511 ns                               ; 401.77 MHz ( period = 2.489 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.275 ns                ;
; 17.511 ns                               ; 401.77 MHz ( period = 2.489 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.275 ns                ;
; 17.511 ns                               ; 401.77 MHz ( period = 2.489 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.275 ns                ;
; 17.514 ns                               ; 402.25 MHz ( period = 2.486 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.272 ns                ;
; 17.514 ns                               ; 402.25 MHz ( period = 2.486 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.272 ns                ;
; 17.514 ns                               ; 402.25 MHz ( period = 2.486 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.272 ns                ;
; 17.514 ns                               ; 402.25 MHz ( period = 2.486 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.272 ns                ;
; 17.514 ns                               ; 402.25 MHz ( period = 2.486 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.272 ns                ;
; 17.514 ns                               ; 402.25 MHz ( period = 2.486 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.272 ns                ;
; 17.514 ns                               ; 402.25 MHz ( period = 2.486 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.272 ns                ;
; 17.514 ns                               ; 402.25 MHz ( period = 2.486 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.272 ns                ;
; 17.514 ns                               ; 402.25 MHz ( period = 2.486 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.272 ns                ;
; 17.564 ns                               ; 410.51 MHz ( period = 2.436 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.223 ns                ;
; 17.564 ns                               ; 410.51 MHz ( period = 2.436 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.223 ns                ;
; 17.564 ns                               ; 410.51 MHz ( period = 2.436 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.223 ns                ;
; 17.564 ns                               ; 410.51 MHz ( period = 2.436 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.223 ns                ;
; 17.564 ns                               ; 410.51 MHz ( period = 2.436 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.223 ns                ;
; 17.564 ns                               ; 410.51 MHz ( period = 2.436 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.223 ns                ;
; 17.564 ns                               ; 410.51 MHz ( period = 2.436 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.223 ns                ;
; 17.564 ns                               ; 410.51 MHz ( period = 2.436 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.223 ns                ;
; 17.571 ns                               ; 411.69 MHz ( period = 2.429 ns )                    ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.201 ns                ;
; 17.589 ns                               ; 414.77 MHz ( period = 2.411 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.198 ns                ;
; 17.589 ns                               ; 414.77 MHz ( period = 2.411 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.198 ns                ;
; 17.589 ns                               ; 414.77 MHz ( period = 2.411 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.198 ns                ;
; 17.589 ns                               ; 414.77 MHz ( period = 2.411 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.198 ns                ;
; 17.589 ns                               ; 414.77 MHz ( period = 2.411 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.198 ns                ;
; 17.589 ns                               ; 414.77 MHz ( period = 2.411 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.198 ns                ;
; 17.589 ns                               ; 414.77 MHz ( period = 2.411 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.198 ns                ;
; 17.589 ns                               ; 414.77 MHz ( period = 2.411 ns )                    ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 2.198 ns                ;
; 17.642 ns                               ; Restricted to 420.17 MHz ( period = 2.38 ns )       ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 2.130 ns                ;
; 17.700 ns                               ; Restricted to 420.17 MHz ( period = 2.38 ns )       ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 2.086 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                           ; To                                                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|button                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                              ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.631 ns                                ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.674 ns                 ;
; 0.633 ns                                ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.676 ns                 ;
; 0.633 ns                                ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.676 ns                 ;
; 0.633 ns                                ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.676 ns                 ;
; 0.642 ns                                ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.685 ns                 ;
; 0.643 ns                                ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.686 ns                 ;
; 0.643 ns                                ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.686 ns                 ;
; 0.643 ns                                ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.686 ns                 ;
; 0.795 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.808 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.813 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.819 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.842 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.850 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.852 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.860 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.861 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.908 ns                                ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.924 ns                 ;
; 0.908 ns                                ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.924 ns                 ;
; 0.926 ns                                ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                               ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.045 ns                   ; 0.971 ns                 ;
; 1.003 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.019 ns                 ;
; 1.020 ns                                ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.036 ns                 ;
; 1.088 ns                                ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                              ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.045 ns                   ; 1.133 ns                 ;
; 1.191 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.196 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.202 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.222 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|button                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.238 ns                 ;
; 1.224 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.228 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.236 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.238 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.254 ns                 ;
; 1.246 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.262 ns                 ;
; 1.262 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.267 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.270 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.294 ns                                ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.310 ns                 ;
; 1.299 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.309 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.325 ns                 ;
; 1.317 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.333 ns                 ;
; 1.333 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.338 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.341 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.357 ns                 ;
; 1.357 ns                                ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                               ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.059 ns                   ; 1.416 ns                 ;
; 1.364 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|button                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.380 ns                 ;
; 1.366 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                               ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.059 ns                   ; 1.425 ns                 ;
; 1.380 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.396 ns                 ;
; 1.390 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.406 ns                 ;
; 1.395 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.411 ns                 ;
; 1.406 ns                                ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.422 ns                 ;
; 1.412 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.428 ns                 ;
; 1.451 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.467 ns                 ;
; 1.458 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.474 ns                 ;
; 1.461 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.477 ns                 ;
; 1.466 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.482 ns                 ;
; 1.477 ns                                ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.493 ns                 ;
; 1.483 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.499 ns                 ;
; 1.492 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.508 ns                 ;
; 1.529 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.545 ns                 ;
; 1.532 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.548 ns                 ;
; 1.537 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.553 ns                 ;
; 1.539 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|button                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.555 ns                 ;
; 1.541 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.554 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.570 ns                 ;
; 1.563 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.579 ns                 ;
; 1.593 ns                                ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                               ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.059 ns                   ; 1.652 ns                 ;
; 1.600 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.616 ns                 ;
; 1.608 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.624 ns                 ;
; 1.622 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.638 ns                 ;
; 1.634 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.650 ns                 ;
; 1.671 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.687 ns                 ;
; 1.679 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.695 ns                 ;
; 1.691 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.721 ns                 ;
; 1.742 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.758 ns                 ;
; 1.762 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.778 ns                 ;
; 1.776 ns                                ; lab1:U1|ctrl:ctrlUnit|button                                                                                   ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.792 ns                 ;
; 1.827 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.843 ns                 ;
; 1.833 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.849 ns                 ;
; 1.875 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.891 ns                 ;
; 1.904 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.920 ns                 ;
; 1.904 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.920 ns                 ;
; 1.954 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.970 ns                 ;
; 1.975 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.991 ns                 ;
; 1.987 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.003 ns                 ;
; 2.070 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.086 ns                 ;
; 2.128 ns                                ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 2.130 ns                 ;
; 2.181 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.198 ns                 ;
; 2.181 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.198 ns                 ;
; 2.181 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.198 ns                 ;
; 2.181 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.198 ns                 ;
; 2.181 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.198 ns                 ;
; 2.181 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.198 ns                 ;
; 2.181 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.198 ns                 ;
; 2.181 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.198 ns                 ;
; 2.199 ns                                ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 2.201 ns                 ;
; 2.206 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.223 ns                 ;
; 2.206 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.223 ns                 ;
; 2.206 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.223 ns                 ;
; 2.206 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.223 ns                 ;
; 2.206 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.223 ns                 ;
; 2.206 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.223 ns                 ;
; 2.206 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.223 ns                 ;
; 2.206 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.223 ns                 ;
; 2.256 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.272 ns                 ;
; 2.256 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.272 ns                 ;
; 2.256 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.272 ns                 ;
; 2.256 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.272 ns                 ;
; 2.259 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.275 ns                 ;
; 2.259 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.275 ns                 ;
; 2.259 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.275 ns                 ;
; 2.259 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.275 ns                 ;
; 2.259 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.275 ns                 ;
; 2.259 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.275 ns                 ;
; 2.259 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.275 ns                 ;
; 2.259 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[8]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.275 ns                 ;
; 2.270 ns                                ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                               ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 2.272 ns                 ;
; 2.300 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|button                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.316 ns                 ;
; 2.302 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                            ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.318 ns                 ;
; 2.333 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.350 ns                 ;
; 2.333 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.350 ns                 ;
; 2.333 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.350 ns                 ;
; 2.333 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.350 ns                 ;
; 2.333 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.350 ns                 ;
; 2.333 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.350 ns                 ;
; 2.333 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.350 ns                 ;
; 2.333 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.350 ns                 ;
; 2.352 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 2.354 ns                 ;
; 2.352 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 2.354 ns                 ;
; 2.352 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 2.354 ns                 ;
; 2.384 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.400 ns                 ;
; 2.384 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.400 ns                 ;
; 2.384 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.400 ns                 ;
; 2.384 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.400 ns                 ;
; 2.384 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.400 ns                 ;
; 2.384 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.400 ns                 ;
; 2.434 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.451 ns                 ;
; 2.434 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.451 ns                 ;
; 2.434 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.451 ns                 ;
; 2.434 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.451 ns                 ;
; 2.434 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.451 ns                 ;
; 2.434 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.451 ns                 ;
; 2.434 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.451 ns                 ;
; 2.434 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.451 ns                 ;
; 2.449 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.466 ns                 ;
; 2.449 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.466 ns                 ;
; 2.449 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.466 ns                 ;
; 2.449 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.466 ns                 ;
; 2.449 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.466 ns                 ;
; 2.449 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.466 ns                 ;
; 2.449 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.466 ns                 ;
; 2.449 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.466 ns                 ;
; 2.463 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.480 ns                 ;
; 2.463 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.480 ns                 ;
; 2.463 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.480 ns                 ;
; 2.463 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.480 ns                 ;
; 2.463 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.480 ns                 ;
; 2.463 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.480 ns                 ;
; 2.463 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.480 ns                 ;
; 2.463 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.480 ns                 ;
; 2.509 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.525 ns                 ;
; 2.509 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.525 ns                 ;
; 2.509 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.525 ns                 ;
; 2.509 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.525 ns                 ;
; 2.509 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.525 ns                 ;
; 2.528 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.544 ns                 ;
; 2.528 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.544 ns                 ;
; 2.528 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[4]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.544 ns                 ;
; 2.528 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.544 ns                 ;
; 2.528 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.544 ns                 ;
; 2.528 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.544 ns                 ;
; 2.528 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.544 ns                 ;
; 2.538 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.554 ns                 ;
; 2.538 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.554 ns                 ;
; 2.538 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.554 ns                 ;
; 2.546 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.563 ns                 ;
; 2.546 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[6]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.563 ns                 ;
; 2.546 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.563 ns                 ;
; 2.546 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.563 ns                 ;
; 2.546 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.563 ns                 ;
; 2.546 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.563 ns                 ;
; 2.546 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[1]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.563 ns                 ;
; 2.546 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|datain[0]                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 2.563 ns                 ;
; 2.553 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|button                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.569 ns                 ;
; 2.555 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[5]                                                                            ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.571 ns                 ;
; 2.582 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|button                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.598 ns                 ;
; 2.584 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[3]                                                                            ; lab1:U1|ctrl:ctrlUnit|writeEnable                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.600 ns                 ;
; 2.602 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 2.604 ns                 ;
; 2.602 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 2.604 ns                 ;
; 2.602 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[7]                                                                            ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 2.604 ns                 ;
; 2.621 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[0]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.637 ns                 ;
; 2.621 ns                                ; lab1:U1|ctrl:ctrlUnit|countClock[2]                                                                            ; lab1:U1|ctrl:ctrlUnit|countClock[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 2.637 ns                 ;
; 2.645 ns                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg7 ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg6 ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg5 ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg4 ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_datain_reg3 ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                            ;                                                                                                                 ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; tsu                                                                                         ;
+-------+--------------+------------+--------+-------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                  ; To Clock ;
+-------+--------------+------------+--------+-------------------------------------+----------+
; N/A   ; None         ; 7.282 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|address[1]    ; CLOCK_50 ;
; N/A   ; None         ; 7.282 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|address[2]    ; CLOCK_50 ;
; N/A   ; None         ; 7.282 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|address[3]    ; CLOCK_50 ;
; N/A   ; None         ; 7.199 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[6] ; CLOCK_50 ;
; N/A   ; None         ; 7.199 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[8] ; CLOCK_50 ;
; N/A   ; None         ; 7.199 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[7] ; CLOCK_50 ;
; N/A   ; None         ; 7.199 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[3] ; CLOCK_50 ;
; N/A   ; None         ; 7.199 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[5] ; CLOCK_50 ;
; N/A   ; None         ; 7.199 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[2] ; CLOCK_50 ;
; N/A   ; None         ; 7.199 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[4] ; CLOCK_50 ;
; N/A   ; None         ; 7.199 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[1] ; CLOCK_50 ;
; N/A   ; None         ; 7.199 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[0] ; CLOCK_50 ;
; N/A   ; None         ; 7.152 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[0]     ; CLOCK_50 ;
; N/A   ; None         ; 7.152 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[1]     ; CLOCK_50 ;
; N/A   ; None         ; 7.152 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[2]     ; CLOCK_50 ;
; N/A   ; None         ; 7.152 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[3]     ; CLOCK_50 ;
; N/A   ; None         ; 7.152 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[4]     ; CLOCK_50 ;
; N/A   ; None         ; 7.152 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[5]     ; CLOCK_50 ;
; N/A   ; None         ; 7.152 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[6]     ; CLOCK_50 ;
; N/A   ; None         ; 7.152 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[7]     ; CLOCK_50 ;
; N/A   ; None         ; 6.780 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|address[1]    ; CLOCK_50 ;
; N/A   ; None         ; 6.780 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|address[2]    ; CLOCK_50 ;
; N/A   ; None         ; 6.780 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|address[3]    ; CLOCK_50 ;
; N/A   ; None         ; 6.626 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[6] ; CLOCK_50 ;
; N/A   ; None         ; 6.626 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[8] ; CLOCK_50 ;
; N/A   ; None         ; 6.626 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[7] ; CLOCK_50 ;
; N/A   ; None         ; 6.626 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[3] ; CLOCK_50 ;
; N/A   ; None         ; 6.626 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[5] ; CLOCK_50 ;
; N/A   ; None         ; 6.626 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[2] ; CLOCK_50 ;
; N/A   ; None         ; 6.626 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[4] ; CLOCK_50 ;
; N/A   ; None         ; 6.626 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[1] ; CLOCK_50 ;
; N/A   ; None         ; 6.626 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[0] ; CLOCK_50 ;
; N/A   ; None         ; 6.576 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[6] ; CLOCK_50 ;
; N/A   ; None         ; 6.576 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[8] ; CLOCK_50 ;
; N/A   ; None         ; 6.576 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[7] ; CLOCK_50 ;
; N/A   ; None         ; 6.576 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[3] ; CLOCK_50 ;
; N/A   ; None         ; 6.576 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[5] ; CLOCK_50 ;
; N/A   ; None         ; 6.576 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[2] ; CLOCK_50 ;
; N/A   ; None         ; 6.576 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[4] ; CLOCK_50 ;
; N/A   ; None         ; 6.576 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[1] ; CLOCK_50 ;
; N/A   ; None         ; 6.576 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[0] ; CLOCK_50 ;
; N/A   ; None         ; 6.573 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[0]     ; CLOCK_50 ;
; N/A   ; None         ; 6.573 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[1]     ; CLOCK_50 ;
; N/A   ; None         ; 6.573 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[2]     ; CLOCK_50 ;
; N/A   ; None         ; 6.573 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[3]     ; CLOCK_50 ;
; N/A   ; None         ; 6.573 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[4]     ; CLOCK_50 ;
; N/A   ; None         ; 6.573 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[5]     ; CLOCK_50 ;
; N/A   ; None         ; 6.573 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[6]     ; CLOCK_50 ;
; N/A   ; None         ; 6.573 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[7]     ; CLOCK_50 ;
; N/A   ; None         ; 6.529 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[0]     ; CLOCK_50 ;
; N/A   ; None         ; 6.529 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[1]     ; CLOCK_50 ;
; N/A   ; None         ; 6.529 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[2]     ; CLOCK_50 ;
; N/A   ; None         ; 6.529 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[3]     ; CLOCK_50 ;
; N/A   ; None         ; 6.529 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[4]     ; CLOCK_50 ;
; N/A   ; None         ; 6.529 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[5]     ; CLOCK_50 ;
; N/A   ; None         ; 6.529 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[6]     ; CLOCK_50 ;
; N/A   ; None         ; 6.529 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[7]     ; CLOCK_50 ;
; N/A   ; None         ; 6.504 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|writeEnable   ; CLOCK_50 ;
; N/A   ; None         ; 6.503 ns   ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|button        ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[6] ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[8] ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[7] ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[3] ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[5] ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[2] ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[4] ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[1] ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[0] ; CLOCK_50 ;
; N/A   ; None         ; 6.071 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[0]     ; CLOCK_50 ;
; N/A   ; None         ; 6.071 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[1]     ; CLOCK_50 ;
; N/A   ; None         ; 6.071 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[2]     ; CLOCK_50 ;
; N/A   ; None         ; 6.071 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[3]     ; CLOCK_50 ;
; N/A   ; None         ; 6.071 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[4]     ; CLOCK_50 ;
; N/A   ; None         ; 6.071 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[5]     ; CLOCK_50 ;
; N/A   ; None         ; 6.071 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[6]     ; CLOCK_50 ;
; N/A   ; None         ; 6.071 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[7]     ; CLOCK_50 ;
; N/A   ; None         ; 5.881 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|writeEnable   ; CLOCK_50 ;
; N/A   ; None         ; 5.880 ns   ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|button        ; CLOCK_50 ;
; N/A   ; None         ; 5.349 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|address[0]    ; CLOCK_50 ;
; N/A   ; None         ; 5.345 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|button        ; CLOCK_50 ;
; N/A   ; None         ; 5.344 ns   ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|writeEnable   ; CLOCK_50 ;
; N/A   ; None         ; 4.847 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|address[0]    ; CLOCK_50 ;
; N/A   ; None         ; 4.843 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|button        ; CLOCK_50 ;
; N/A   ; None         ; 4.842 ns   ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|writeEnable   ; CLOCK_50 ;
+-------+--------------+------------+--------+-------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To      ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 11.633 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX5[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.633 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX5[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.633 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX5[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.633 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX5[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.633 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX5[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.617 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX5[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.617 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX5[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.617 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX5[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.617 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX5[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.617 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX5[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.350 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX5[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.350 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX5[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.350 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX5[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.350 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX5[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.350 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX5[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.349 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX5[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.349 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX5[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.349 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX5[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.349 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX5[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.349 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX5[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.192 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX4[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.192 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX4[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.192 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX4[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.192 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX4[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.192 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX4[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.170 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX4[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.170 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX4[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.170 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX4[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.170 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX4[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.170 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX4[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.157 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX4[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.157 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX4[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.157 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX4[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.157 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX4[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.157 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX4[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.153 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX4[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.153 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX4[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.153 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX4[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.153 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX4[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.153 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX4[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.148 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX4[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.148 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX4[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.148 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX4[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.148 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX4[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.148 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX4[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.140 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX4[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.140 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX4[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.140 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX4[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.140 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX4[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.140 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX4[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.132 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX4[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.132 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX4[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.132 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX4[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.132 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX4[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.132 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX4[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.005 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX5[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.005 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX5[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.005 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX5[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.005 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX5[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.005 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX5[1] ; CLOCK_50   ;
; N/A   ; None         ; 10.950 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX5[0] ; CLOCK_50   ;
; N/A   ; None         ; 10.950 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX5[0] ; CLOCK_50   ;
; N/A   ; None         ; 10.950 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX5[0] ; CLOCK_50   ;
; N/A   ; None         ; 10.950 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX5[0] ; CLOCK_50   ;
; N/A   ; None         ; 10.950 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX5[0] ; CLOCK_50   ;
; N/A   ; None         ; 10.845 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg       ; HEX5[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.845 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg0 ; HEX5[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.845 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg1 ; HEX5[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.845 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg2 ; HEX5[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.845 ns  ; lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 ; HEX5[2] ; CLOCK_50   ;
; N/A   ; None         ; 8.080 ns   ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; HEX6[4] ; CLOCK_50   ;
; N/A   ; None         ; 8.069 ns   ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; HEX6[3] ; CLOCK_50   ;
; N/A   ; None         ; 8.048 ns   ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; HEX6[5] ; CLOCK_50   ;
; N/A   ; None         ; 8.039 ns   ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; HEX6[6] ; CLOCK_50   ;
; N/A   ; None         ; 7.519 ns   ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; HEX6[0] ; CLOCK_50   ;
; N/A   ; None         ; 7.514 ns   ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; HEX6[1] ; CLOCK_50   ;
; N/A   ; None         ; 7.513 ns   ; lab1:U1|ctrl:ctrlUnit|address[0]                                                                                ; HEX6[2] ; CLOCK_50   ;
; N/A   ; None         ; 7.433 ns   ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; HEX6[4] ; CLOCK_50   ;
; N/A   ; None         ; 7.422 ns   ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; HEX6[3] ; CLOCK_50   ;
; N/A   ; None         ; 7.401 ns   ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; HEX6[5] ; CLOCK_50   ;
; N/A   ; None         ; 7.398 ns   ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; HEX6[6] ; CLOCK_50   ;
; N/A   ; None         ; 7.361 ns   ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; HEX6[4] ; CLOCK_50   ;
; N/A   ; None         ; 7.349 ns   ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; HEX6[3] ; CLOCK_50   ;
; N/A   ; None         ; 7.329 ns   ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; HEX6[5] ; CLOCK_50   ;
; N/A   ; None         ; 7.326 ns   ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; HEX6[6] ; CLOCK_50   ;
; N/A   ; None         ; 7.124 ns   ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; HEX6[4] ; CLOCK_50   ;
; N/A   ; None         ; 7.113 ns   ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; HEX6[3] ; CLOCK_50   ;
; N/A   ; None         ; 7.093 ns   ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; HEX6[5] ; CLOCK_50   ;
; N/A   ; None         ; 7.089 ns   ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; HEX6[6] ; CLOCK_50   ;
; N/A   ; None         ; 6.868 ns   ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; HEX6[1] ; CLOCK_50   ;
; N/A   ; None         ; 6.859 ns   ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; HEX6[0] ; CLOCK_50   ;
; N/A   ; None         ; 6.837 ns   ; lab1:U1|ctrl:ctrlUnit|address[2]                                                                                ; HEX6[2] ; CLOCK_50   ;
; N/A   ; None         ; 6.796 ns   ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; HEX6[1] ; CLOCK_50   ;
; N/A   ; None         ; 6.790 ns   ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; HEX6[2] ; CLOCK_50   ;
; N/A   ; None         ; 6.758 ns   ; lab1:U1|ctrl:ctrlUnit|address[1]                                                                                ; HEX6[0] ; CLOCK_50   ;
; N/A   ; None         ; 6.559 ns   ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; HEX6[1] ; CLOCK_50   ;
; N/A   ; None         ; 6.556 ns   ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; HEX6[2] ; CLOCK_50   ;
; N/A   ; None         ; 6.553 ns   ; lab1:U1|ctrl:ctrlUnit|address[3]                                                                                ; HEX6[0] ; CLOCK_50   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+---------+------------+


+---------------------------------------------------------------------------------------------------+
; th                                                                                                ;
+---------------+-------------+-----------+--------+-------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                  ; To Clock ;
+---------------+-------------+-----------+--------+-------------------------------------+----------+
; N/A           ; None        ; -4.612 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|writeEnable   ; CLOCK_50 ;
; N/A           ; None        ; -4.613 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|button        ; CLOCK_50 ;
; N/A           ; None        ; -4.617 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|address[0]    ; CLOCK_50 ;
; N/A           ; None        ; -4.620 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|address[3]    ; CLOCK_50 ;
; N/A           ; None        ; -4.839 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[7]     ; CLOCK_50 ;
; N/A           ; None        ; -4.890 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|address[1]    ; CLOCK_50 ;
; N/A           ; None        ; -4.893 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|address[2]    ; CLOCK_50 ;
; N/A           ; None        ; -5.113 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[4]     ; CLOCK_50 ;
; N/A           ; None        ; -5.114 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|writeEnable   ; CLOCK_50 ;
; N/A           ; None        ; -5.115 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|button        ; CLOCK_50 ;
; N/A           ; None        ; -5.119 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|address[0]    ; CLOCK_50 ;
; N/A           ; None        ; -5.226 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[6]     ; CLOCK_50 ;
; N/A           ; None        ; -5.228 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[2]     ; CLOCK_50 ;
; N/A           ; None        ; -5.229 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[3]     ; CLOCK_50 ;
; N/A           ; None        ; -5.229 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[5]     ; CLOCK_50 ;
; N/A           ; None        ; -5.230 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[1]     ; CLOCK_50 ;
; N/A           ; None        ; -5.650 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|button        ; CLOCK_50 ;
; N/A           ; None        ; -5.651 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|writeEnable   ; CLOCK_50 ;
; N/A           ; None        ; -5.841 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[0]     ; CLOCK_50 ;
; N/A           ; None        ; -5.841 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[1]     ; CLOCK_50 ;
; N/A           ; None        ; -5.841 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[2]     ; CLOCK_50 ;
; N/A           ; None        ; -5.841 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[3]     ; CLOCK_50 ;
; N/A           ; None        ; -5.841 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[4]     ; CLOCK_50 ;
; N/A           ; None        ; -5.841 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[5]     ; CLOCK_50 ;
; N/A           ; None        ; -5.841 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[6]     ; CLOCK_50 ;
; N/A           ; None        ; -5.841 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|datain[7]     ; CLOCK_50 ;
; N/A           ; None        ; -5.894 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[6] ; CLOCK_50 ;
; N/A           ; None        ; -5.894 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[8] ; CLOCK_50 ;
; N/A           ; None        ; -5.894 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[7] ; CLOCK_50 ;
; N/A           ; None        ; -5.894 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[3] ; CLOCK_50 ;
; N/A           ; None        ; -5.894 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[5] ; CLOCK_50 ;
; N/A           ; None        ; -5.894 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[2] ; CLOCK_50 ;
; N/A           ; None        ; -5.894 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[4] ; CLOCK_50 ;
; N/A           ; None        ; -5.894 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[1] ; CLOCK_50 ;
; N/A           ; None        ; -5.894 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|countClock[0] ; CLOCK_50 ;
; N/A           ; None        ; -6.273 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|button        ; CLOCK_50 ;
; N/A           ; None        ; -6.274 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|writeEnable   ; CLOCK_50 ;
; N/A           ; None        ; -6.299 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[0]     ; CLOCK_50 ;
; N/A           ; None        ; -6.299 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[1]     ; CLOCK_50 ;
; N/A           ; None        ; -6.299 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[2]     ; CLOCK_50 ;
; N/A           ; None        ; -6.299 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[3]     ; CLOCK_50 ;
; N/A           ; None        ; -6.299 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[4]     ; CLOCK_50 ;
; N/A           ; None        ; -6.299 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[5]     ; CLOCK_50 ;
; N/A           ; None        ; -6.299 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[6]     ; CLOCK_50 ;
; N/A           ; None        ; -6.299 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|datain[7]     ; CLOCK_50 ;
; N/A           ; None        ; -6.343 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[0]     ; CLOCK_50 ;
; N/A           ; None        ; -6.343 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[1]     ; CLOCK_50 ;
; N/A           ; None        ; -6.343 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[2]     ; CLOCK_50 ;
; N/A           ; None        ; -6.343 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[3]     ; CLOCK_50 ;
; N/A           ; None        ; -6.343 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[4]     ; CLOCK_50 ;
; N/A           ; None        ; -6.343 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[5]     ; CLOCK_50 ;
; N/A           ; None        ; -6.343 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[6]     ; CLOCK_50 ;
; N/A           ; None        ; -6.343 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|datain[7]     ; CLOCK_50 ;
; N/A           ; None        ; -6.346 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[6] ; CLOCK_50 ;
; N/A           ; None        ; -6.346 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[8] ; CLOCK_50 ;
; N/A           ; None        ; -6.346 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[7] ; CLOCK_50 ;
; N/A           ; None        ; -6.346 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[3] ; CLOCK_50 ;
; N/A           ; None        ; -6.346 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[5] ; CLOCK_50 ;
; N/A           ; None        ; -6.346 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[2] ; CLOCK_50 ;
; N/A           ; None        ; -6.346 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[4] ; CLOCK_50 ;
; N/A           ; None        ; -6.346 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[1] ; CLOCK_50 ;
; N/A           ; None        ; -6.346 ns ; KEY[1] ; lab1:U1|ctrl:ctrlUnit|countClock[0] ; CLOCK_50 ;
; N/A           ; None        ; -6.396 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[6] ; CLOCK_50 ;
; N/A           ; None        ; -6.396 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[8] ; CLOCK_50 ;
; N/A           ; None        ; -6.396 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[7] ; CLOCK_50 ;
; N/A           ; None        ; -6.396 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[3] ; CLOCK_50 ;
; N/A           ; None        ; -6.396 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[5] ; CLOCK_50 ;
; N/A           ; None        ; -6.396 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[2] ; CLOCK_50 ;
; N/A           ; None        ; -6.396 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[4] ; CLOCK_50 ;
; N/A           ; None        ; -6.396 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[1] ; CLOCK_50 ;
; N/A           ; None        ; -6.396 ns ; KEY[3] ; lab1:U1|ctrl:ctrlUnit|countClock[0] ; CLOCK_50 ;
; N/A           ; None        ; -6.550 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|address[1]    ; CLOCK_50 ;
; N/A           ; None        ; -6.550 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|address[2]    ; CLOCK_50 ;
; N/A           ; None        ; -6.550 ns ; KEY[2] ; lab1:U1|ctrl:ctrlUnit|address[3]    ; CLOCK_50 ;
; N/A           ; None        ; -6.922 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|datain[0]     ; CLOCK_50 ;
; N/A           ; None        ; -6.969 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[6] ; CLOCK_50 ;
; N/A           ; None        ; -6.969 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[8] ; CLOCK_50 ;
; N/A           ; None        ; -6.969 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[7] ; CLOCK_50 ;
; N/A           ; None        ; -6.969 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[3] ; CLOCK_50 ;
; N/A           ; None        ; -6.969 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[5] ; CLOCK_50 ;
; N/A           ; None        ; -6.969 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[2] ; CLOCK_50 ;
; N/A           ; None        ; -6.969 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[4] ; CLOCK_50 ;
; N/A           ; None        ; -6.969 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[1] ; CLOCK_50 ;
; N/A           ; None        ; -6.969 ns ; KEY[0] ; lab1:U1|ctrl:ctrlUnit|countClock[0] ; CLOCK_50 ;
+---------------+-------------+-----------+--------+-------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Wed Feb 15 22:47:29 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Info: Slack time is 15.003 ns for clock "CLOCK_50" between source memory "lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3" and destination register "lab1:U1|ctrl:ctrlUnit|datain[7]"
    Info: Fmax is restricted to 200.0 MHz due to tcl and tch limits
    Info: + Largest memory to register requirement is 19.767 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.060 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.690 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X12_Y17_N15; Fanout = 1; REG Node = 'lab1:U1|ctrl:ctrlUnit|datain[7]'
                Info: Total cell delay = 1.536 ns ( 57.10 % )
                Info: Total interconnect delay = 1.154 ns ( 42.90 % )
            Info: - Longest clock path from clock "CLOCK_50" to source memory is 2.750 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(0.972 ns) + CELL(0.661 ns) = 2.750 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3'
                Info: Total cell delay = 1.660 ns ( 60.36 % )
                Info: Total interconnect delay = 1.090 ns ( 39.64 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 4.764 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y17; Fanout = 9; MEM Node = 'lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[0]'
        Info: 3: + IC(0.437 ns) + CELL(0.414 ns) = 3.844 ns; Loc. = LCCOMB_X12_Y17_N0; Fanout = 2; COMB Node = 'lab1:U1|ctrl:ctrlUnit|datain[0]~214'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.915 ns; Loc. = LCCOMB_X12_Y17_N2; Fanout = 2; COMB Node = 'lab1:U1|ctrl:ctrlUnit|datain[1]~217'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.986 ns; Loc. = LCCOMB_X12_Y17_N4; Fanout = 2; COMB Node = 'lab1:U1|ctrl:ctrlUnit|datain[2]~219'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.057 ns; Loc. = LCCOMB_X12_Y17_N6; Fanout = 2; COMB Node = 'lab1:U1|ctrl:ctrlUnit|datain[3]~221'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.128 ns; Loc. = LCCOMB_X12_Y17_N8; Fanout = 2; COMB Node = 'lab1:U1|ctrl:ctrlUnit|datain[4]~223'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.199 ns; Loc. = LCCOMB_X12_Y17_N10; Fanout = 2; COMB Node = 'lab1:U1|ctrl:ctrlUnit|datain[5]~225'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.270 ns; Loc. = LCCOMB_X12_Y17_N12; Fanout = 1; COMB Node = 'lab1:U1|ctrl:ctrlUnit|datain[6]~227'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.680 ns; Loc. = LCCOMB_X12_Y17_N14; Fanout = 1; COMB Node = 'lab1:U1|ctrl:ctrlUnit|datain[7]~228'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.764 ns; Loc. = LCFF_X12_Y17_N15; Fanout = 1; REG Node = 'lab1:U1|ctrl:ctrlUnit|datain[7]'
        Info: Total cell delay = 4.327 ns ( 90.83 % )
        Info: Total interconnect delay = 0.437 ns ( 9.17 % )
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "lab1:U1|ctrl:ctrlUnit|button" and destination register "lab1:U1|ctrl:ctrlUnit|button"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y17_N3; Fanout = 3; REG Node = 'lab1:U1|ctrl:ctrlUnit|button'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X11_Y17_N2; Fanout = 1; COMB Node = 'lab1:U1|ctrl:ctrlUnit|button~52'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X11_Y17_N3; Fanout = 3; REG Node = 'lab1:U1|ctrl:ctrlUnit|button'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.689 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X11_Y17_N3; Fanout = 3; REG Node = 'lab1:U1|ctrl:ctrlUnit|button'
                Info: Total cell delay = 1.536 ns ( 57.12 % )
                Info: Total interconnect delay = 1.153 ns ( 42.88 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.689 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X11_Y17_N3; Fanout = 3; REG Node = 'lab1:U1|ctrl:ctrlUnit|button'
                Info: Total cell delay = 1.536 ns ( 57.12 % )
                Info: Total interconnect delay = 1.153 ns ( 42.88 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "lab1:U1|ctrl:ctrlUnit|address[1]" (data pin = "KEY[3]", clock pin = "CLOCK_50") is 7.282 ns
    Info: + Longest pin to register delay is 9.993 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 6; PIN Node = 'KEY[3]'
        Info: 2: + IC(6.429 ns) + CELL(0.271 ns) = 7.562 ns; Loc. = LCCOMB_X11_Y17_N6; Fanout = 6; COMB Node = 'lab1:U1|ctrl:ctrlUnit|Equal0~37'
        Info: 3: + IC(0.298 ns) + CELL(0.398 ns) = 8.258 ns; Loc. = LCCOMB_X11_Y17_N28; Fanout = 3; COMB Node = 'lab1:U1|ctrl:ctrlUnit|address[3]~142'
        Info: 4: + IC(1.075 ns) + CELL(0.660 ns) = 9.993 ns; Loc. = LCFF_X1_Y17_N9; Fanout = 10; REG Node = 'lab1:U1|ctrl:ctrlUnit|address[1]'
        Info: Total cell delay = 2.191 ns ( 21.93 % )
        Info: Total interconnect delay = 7.802 ns ( 78.07 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 2.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X1_Y17_N9; Fanout = 10; REG Node = 'lab1:U1|ctrl:ctrlUnit|address[1]'
        Info: Total cell delay = 1.536 ns ( 57.42 % )
        Info: Total interconnect delay = 1.139 ns ( 42.58 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX5[4]" through memory "lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg" is 11.633 ns
    Info: + Longest clock path from clock "CLOCK_50" to source memory is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.972 ns) + CELL(0.661 ns) = 2.750 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.660 ns ( 60.36 % )
        Info: Total interconnect delay = 1.090 ns ( 39.64 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 8.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[7]'
        Info: 3: + IC(1.737 ns) + CELL(0.150 ns) = 4.880 ns; Loc. = LCCOMB_X7_Y17_N4; Fanout = 1; COMB Node = 'lab1:U1|hexdecoder:hexdec5|Mux2~17'
        Info: 4: + IC(1.172 ns) + CELL(2.622 ns) = 8.674 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'HEX5[4]'
        Info: Total cell delay = 5.765 ns ( 66.46 % )
        Info: Total interconnect delay = 2.909 ns ( 33.54 % )
Info: th for register "lab1:U1|ctrl:ctrlUnit|writeEnable" (data pin = "KEY[2]", clock pin = "CLOCK_50") is -4.612 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X11_Y17_N5; Fanout = 2; REG Node = 'lab1:U1|ctrl:ctrlUnit|writeEnable'
        Info: Total cell delay = 1.536 ns ( 57.12 % )
        Info: Total interconnect delay = 1.153 ns ( 42.88 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.567 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; PIN Node = 'KEY[2]'
        Info: 2: + IC(6.068 ns) + CELL(0.150 ns) = 7.060 ns; Loc. = LCCOMB_X11_Y17_N6; Fanout = 6; COMB Node = 'lab1:U1|ctrl:ctrlUnit|Equal0~37'
        Info: 3: + IC(0.273 ns) + CELL(0.150 ns) = 7.483 ns; Loc. = LCCOMB_X11_Y17_N4; Fanout = 1; COMB Node = 'lab1:U1|ctrl:ctrlUnit|writeEnable~156'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.567 ns; Loc. = LCFF_X11_Y17_N5; Fanout = 2; REG Node = 'lab1:U1|ctrl:ctrlUnit|writeEnable'
        Info: Total cell delay = 1.226 ns ( 16.20 % )
        Info: Total interconnect delay = 6.341 ns ( 83.80 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed Feb 15 22:47:30 2012
    Info: Elapsed time: 00:00:01


