<profile>

<section name = "Vitis HLS Report for 'GIN_compute_one_graph'" level="0">
<item name = "Date">Sat Oct 30 13:58:31 2021
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16015, 71245, 0.160 ms, 0.712 ms, 16016, 71246, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_CONV_layer_fu_662">compute_CONV_layer, 2123, 11649, 21.230 us, 0.116 ms, 2123, 11649, none</column>
<column name="grp_global_mean_pooling_fu_678">global_mean_pooling, 1007, 1007, 10.070 us, 10.070 us, 1007, 1007, none</column>
<column name="grp_prepare_degree_neighbor_table_fu_686">prepare_degree_neighbor_table, 223, 223, 2.230 us, 2.230 us, 223, 223, none</column>
<column name="grp_compute_node_embedding_fu_696">compute_node_embedding, 2174, 9774, 21.740 us, 97.740 us, 2174, 9774, none</column>
<column name="grp_load_graph_fu_708">load_graph, 398, 398, 3.980 us, 3.980 us, 398, 398, none</column>
<column name="grp_clear_message_table_fu_727">clear_message_table, 1977, 1977, 19.770 us, 19.770 us, 1977, 1977, none</column>
<column name="grp_clear_message_table_fu_733">clear_message_table, 1977, 1977, 19.770 us, 19.770 us, 1977, 1977, none</column>
<column name="grp_global_graph_prediction_fu_739">global_graph_prediction, 6, 6, 60.000 ns, 60.000 ns, 6, 6, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_629_2">10625, 58255, 2125 ~ 11651, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">10, 2, 26037, 19617, -</column>
<column name="Memory">24, -, 6, 298, 10</column>
<column name="Multiplexer">-, -, -, 599, -</column>
<column name="Register">-, -, 281, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">2, ~0, 3, 4, 3</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, 1, 1, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_clear_message_table_fu_727">clear_message_table, 0, 0, 36, 162, 0</column>
<column name="grp_clear_message_table_fu_733">clear_message_table, 0, 0, 36, 162, 0</column>
<column name="grp_compute_CONV_layer_fu_662">compute_CONV_layer, 0, 1, 23087, 13179, 0</column>
<column name="grp_compute_node_embedding_fu_696">compute_node_embedding, 0, 1, 395, 965, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 1016, 1832, 0</column>
<column name="grp_global_graph_prediction_fu_739">global_graph_prediction, 0, 0, 7, 70, 0</column>
<column name="grp_global_mean_pooling_fu_678">global_mean_pooling, 1, 0, 361, 1297, 0</column>
<column name="grp_load_graph_fu_708">load_graph, 7, 0, 211, 449, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 2, 0, 512, 580, 0</column>
<column name="grp_prepare_degree_neighbor_table_fu_686">prepare_degree_neighbor_table, 0, 0, 376, 921, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="degree_table_U">degree_table, 2, 0, 0, 0, 600, 32, 1, 19200</column>
<column name="edge_list_U">edge_list, 2, 0, 0, 0, 1000, 32, 1, 32000</column>
<column name="message1_V_U">message1_V, 0, 3, 149, 5, 20000, 32, 1, 640000</column>
<column name="message2_V_U">message1_V, 0, 3, 149, 5, 20000, 32, 1, 640000</column>
<column name="neighbor_table_U">neighbor_table, 4, 0, 0, 0, 8000, 8, 1, 64000</column>
<column name="node_embedding_V_U">node_embedding_V, 16, 0, 0, 0, 20000, 32, 1, 640000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="layer_1_fu_746_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln629_fu_752_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="degree_table_address0">20, 4, 10, 40</column>
<column name="degree_table_address1">20, 4, 10, 40</column>
<column name="degree_table_ce0">20, 4, 1, 4</column>
<column name="degree_table_ce1">20, 4, 1, 4</column>
<column name="degree_table_we0">9, 2, 1, 2</column>
<column name="degree_table_we1">9, 2, 1, 2</column>
<column name="edge_list_address1">14, 3, 10, 30</column>
<column name="edge_list_ce0">9, 2, 1, 2</column>
<column name="edge_list_ce1">14, 3, 1, 3</column>
<column name="edge_list_we1">9, 2, 1, 2</column>
<column name="layer_reg_650">9, 2, 3, 6</column>
<column name="mem_ARVALID">9, 2, 1, 2</column>
<column name="mem_AWVALID">9, 2, 1, 2</column>
<column name="mem_BREADY">9, 2, 1, 2</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="message1_V_address0">14, 3, 15, 45</column>
<column name="message1_V_address1">20, 4, 15, 60</column>
<column name="message1_V_ce0">14, 3, 1, 3</column>
<column name="message1_V_ce1">20, 4, 1, 4</column>
<column name="message1_V_d1">20, 4, 32, 128</column>
<column name="message1_V_we1">20, 4, 1, 4</column>
<column name="message2_V_address1">14, 3, 15, 45</column>
<column name="message2_V_ce0">9, 2, 1, 2</column>
<column name="message2_V_ce1">14, 3, 1, 3</column>
<column name="message2_V_d1">14, 3, 32, 96</column>
<column name="message2_V_we1">14, 3, 1, 3</column>
<column name="neighbor_table_address0">20, 4, 13, 52</column>
<column name="neighbor_table_ce0">20, 4, 1, 4</column>
<column name="neighbor_table_ce1">9, 2, 1, 2</column>
<column name="neighbor_table_we0">9, 2, 1, 2</column>
<column name="neighbor_table_we1">9, 2, 1, 2</column>
<column name="node_embedding_V_address0">14, 3, 15, 45</column>
<column name="node_embedding_V_address1">20, 4, 15, 60</column>
<column name="node_embedding_V_ce0">14, 3, 1, 3</column>
<column name="node_embedding_V_ce1">20, 4, 1, 4</column>
<column name="node_embedding_V_d1">14, 3, 32, 96</column>
<column name="node_embedding_V_we1">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="edge_attr_in_read_reg_763">64, 0, 64, 0</column>
<column name="edge_list_in_read_reg_768">64, 0, 64, 0</column>
<column name="grp_clear_message_table_fu_727_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_clear_message_table_fu_733_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_CONV_layer_fu_662_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_node_embedding_fu_696_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_global_graph_prediction_fu_739_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_global_mean_pooling_fu_678_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_graph_fu_708_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_prepare_degree_neighbor_table_fu_686_ap_start_reg">1, 0, 1, 0</column>
<column name="layer_1_reg_778">3, 0, 3, 0</column>
<column name="layer_reg_650">3, 0, 3, 0</column>
<column name="node_feature_in_read_reg_773">64, 0, 64, 0</column>
<column name="task_read_reg_758">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, GIN_compute_one_graph, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, GIN_compute_one_graph, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, GIN_compute_one_graph, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
