# Project config
PROJ = bootloader

# Target config

#MODEL ?= ulx3s
MODEL ?= ulx4m

#BOARD ?= $(MODEL)-ld_v001
#BOARD ?= $(MODEL)-v314
#BOARD ?= $(MODEL)-v317
BOARD ?= $(MODEL)-v002

# 12k 25k 45k 85k um-85k um5g-85k
# for ulx4m um-85k apply ecpmulti fix with --input-idcode --output-idcode, see below)
DEVICE = um-85k
PACKAGE = CABGA381
SPEEDGRADE = 7

# address in FLASH where user bitstream starts
# should match FLASHCHIP_INTERNAL dfu_zones[] in fw/usb_dfu.c
# and be larger than bootloader bitstream
USER_BITSTREAM_ADDR := 0x200000

PROJ_DEPS := usb misc

PROJ_RTL_SRCS := $(addprefix rtl/, \
	picorv32.v \
	qspi_master_wb.v \
	qspi_phy_ecp5.v \
	soc_bram.v \
	soc_bridge.v \
	soc_had_misc.v \
	sysmgr.v \
	esp32_passthru.v \
	i2c_bridge.v \
)
PROJ_SIM_SRCS := $(addprefix sim/, \
	spiflash.v \
)
PROJ_SIM_SRCS += rtl/top-$(MODEL).v
PROJ_TESTBENCHES := \
	dfu_helper_tb \
	top_tb
PROJ_PREREQ = \
	$(BUILD_TMP)/boot.hex
PROJ_TOP_SRC := rtl/top-$(MODEL).v
PROJ_TOP_MOD := top


#NEXTPNR_ARGS = --pre-pack data/clocks.py

# Include default rules
include ../../build/project-rules.mk

# Custom rules
fw/fw_dfu.hex: fw
	#cp fw/fw_dfu.hex-0x200000 fw/fw_dfu.hex
	make -C fw fw_dfu.hex

$(BUILD_TMP)/boot.hex:
	$(ECPBRAM) -g $@ -s 2019 -w 32 -d 8192

$(BUILD_TMP)/$(PROJ).bit $(BUILD_TMP)/$(PROJ).svf: fw/fw_dfu.hex $(BUILD_TMP)/$(PROJ).config $(BUILD_TMP)/boot.hex fw/fw_dfu.hex
	$(ECPBRAM) -v -f $(BUILD_TMP)/boot.hex -t fw/fw_dfu.hex -i $(BUILD_TMP)/$(PROJ).config -o $(BUILD_TMP)/$(PROJ)-sw.config
	$(ECPPACK) \
		--spimode $(FLASH_MODE) --freq $(FLASH_FREQ) \
		--bootaddr $(USER_BITSTREAM_ADDR) \
		--compress \
		--input $(BUILD_TMP)/$(PROJ)-sw.config \
		--svf $(BUILD_TMP)/$(PROJ).svf --svf-rowsize 100000 \
		--bit $(BUILD_TMP)/$(PROJ).bit

include ../../build/ulx3s-passthru-inc.mk

$(BUILD_TMP)/multiboot.img: $(BUILD_TMP)/$(PROJ).bit build-tmp/passthru.bit
	ecpmulti                           --input $(BUILD_TMP)/$(PROJ).bit \
	  --address $(USER_BITSTREAM_ADDR) --input build-tmp/passthru.bit \
	  --flashsize 128 \
          --input-idcode  0x01112043 \
          --output-idcode 0x01112043 \
	  --output $@
#model=ulx4m DEVICE=um-45k:
# this must be used for bootloader to jump to user bitstream
# without this, even normal programming will fail if bootloader is loaded.
# this can also be used to apply non-serdes bootloader bitstream to serdes 85F chip
#--input-idcode  0x01112043 \
#--output-idcode 0x01112043

$(BUILD_TMP)/multiboot.img.gz: $(BUILD_TMP)/multiboot.img
	./gzip4k.py $< $@

passthru: build-tmp/passthru.bit.gz

# make multiboot image
multi: $(BUILD_TMP)/multiboot.img.gz

# flash multiboot image with fujprog
flash: $(BUILD_TMP)/multiboot.img
	fujprog -j flash $<

# flash multiboot image with openFPGALoader
flash_ofl: $(BUILD_TMP)/multiboot.img
	openFPGALoader -b ulx3s --file-type bin -f $<

# DFU write (upgrade) bootloader bitstream and start it
# hold BTN1 and BTN2 and plug USB
flash_dfu: $(BUILD_TMP)/multiboot.img build-tmp/passthru.bit
	dd if=$< of=/tmp/multibot.img bs=2M count=1
	$(DFU_UTIL) -d 1d50:614a,1d50:614b -a 5 -D /tmp/multibot.img
	$(DFU_UTIL) -d 1d50:614a,1d50:614b -a 0 -D build-tmp/passthru.bit
	$(DFU_UTIL) -d 1d50:614a,1d50:614b -a 5 -e
	rm /tmp/multibot.img

# DFU write user passthru bitstream and start it
# hold BTN1 and plug USB
pass_dfu: build-tmp/passthru.bit
	$(DFU_UTIL) -d 1d50:614a,1d50:614b -a 0 -D $<
	$(DFU_UTIL) -d 1d50:614a,1d50:614b -a 0 -e

# Always try to rebuild the hex file
.PHONY: fw
