#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Dec  4 22:43:27 2017
# Process ID: 6324
# Current directory: C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6260 C:\Users\Administrator\Documents\GitHub\Resistor-Capacitance-Inductance-Measurement-System\Display\lcd_test\lcd_test.xpr
# Log file: C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/vivado.log
# Journal file: C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/fudan_university_peter_system_wrapper_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Shared_Softwares/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 777.332 ; gain = 100.613
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/system/system.bd}
Adding cell -- fudan_university:peter:system_wrapper:1.0 - system_wrapper_0
Adding cell -- xilinx.com:module_ref:test:1.0 - test_0
Successfully read diagram <system> from BD file <C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 857.031 ; gain = 57.652
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 22:46:24 2017...
