// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );
// make a new module
module new_module( input in, output out );
// assign out to in
new_module( in, out );
// Make a new module that has one input and one output port
module new_module( input in, output out );
// assign out to in
new_module( in, out );
// Make a new module that has two input and two output ports
module new_module( input in0, input in1, output out0, output out1 );
// assign out0 to in0 and out1 to in1
new_module( in0, in1, out0, out1 );
// Make a new module that has two input and two output ports
module new_module( input in0, input in1, output out0, output out1 );
// assign out0 to in0 and out1 to in1endmodule
