// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
// File name    : memmap.h
// Version      : V0.1
// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

#ifndef __MEMMAP_H__
#define __MEMMAP_H__


#define ACMP1_BASE_ADDR                     (0x4000E000)
#define ACMP2_BASE_ADDR                     (0x4000F000)
#define ADC_BASE_ADDR                       (0x40020000)
#define CAN1_BASE_ADDR                      (0x4000C000)
#define CAN2_BASE_ADDR                      (0x4000D000)
#define CACHE_BASE_ADDR                     (0x40051000)
#define CACHE2_BASE_ADDR                    (0x40055000)
#define FOCALTECH_BASE_ADDR                 (0x40001000)
#define CRC1_BASE_ADDR                      (0x40044000)
#define CRC2_BASE_ADDR                      (0x40045000)
#define CPM_BASE_ADDR                       (0x40004000)
#define DAC_BASE_ADDR                       (0x40021000)
#define DMAC1_BASE_ADDR                     (0x40046000)
#define DMAC2_BASE_ADDR                     (0x40047000)
#define EDMAC0_0_BASE_ADDR                  (0X40039000)
#define EDMAC0_1_BASE_ADDR                  (0X40039040)
#define EDMAC1_0_BASE_ADDR                  (0X4000A000)
#define EDMAC1_1_BASE_ADDR                  (0X4000A040)
#define OTP_BASE_ADDR                       (0X40003000)
#define EPORT0_BASE_ADDR                    (0x40019000)
#define EPORT1_BASE_ADDR                    (0x4001a000)
#define EPORT2_BASE_ADDR                    (0x40024000)
#define EPORT3_BASE_ADDR                    (0x40025000)
#define EPORT4_BASE_ADDR                    (0x40026000)
#define EPORT5_BASE_ADDR                    (0x40027000)
#define EPORT6_BASE_ADDR                    (0x40028000)
#define EPORT7_BASE_ADDR                    (0x40029000)
#define LD_BASE_ADDR                        (0x40030000)
#define MCC_BASE_ADDR                       (0x40022000)
#define I2C1_BASE_ADDR                      (0x40017000)
#define I2C2_BASE_ADDR                      (0x4001B000)
#define I2S1_BASE_ADDR                      (0x40056000)
#define I2S2_BASE_ADDR                      (0x40057000)
#define IOCTRL_BASE_ADDR                    (0x40000000)
#define PCI_BASE_ADDR                       (0x40034000)
#define PGD_BASE_ADDR                       (0x40032000)
#define PIT1_BASE_ADDR                      (0x40007000)
#define PIT2_BASE_ADDR                      (0x40008000)
#define PWM_BASE_ADDR                       (0x40018000)
#define RESET_BASE_ADDR                     (0x40002000)
#define RTC_BASE_ADDR                       (0x40035000)
#define SD_BASE_ADDR                        (0xE0000000)
#define SDIO_BASE_ADDR                      (0xE0000000)
#define SECDET_BASE_ADDR                    (0X40033000)
#define SLA_BASE_ADDR                       (0x40038000)
#define SPI1_BASE_ADDR                      (0x40010000)
#define SPI2_BASE_ADDR                      (0x40011000)
#define SPI3_BASE_ADDR                      (0x40012000)
#define SPIM1_BASE_ADDR                     (0x13000000)
#define SPIM2_BASE_ADDR                     (0x17000000)
#define SPIM3_BASE_ADDR                     (0x1B000000)
#define SSISLV1_BASE_ADDR                   (0x4004A000)
#define TC_BASE_ADDR                        (0x40006000)
#define TRNG_BASE_ADDR                      (0x4003b000)
#define USBC_BASE_ADDR                      (0x4004C000)
#define UART1_BASE_ADDR                     (0x40013000)
#define UART2_BASE_ADDR                     (0x40014000)
#define UART3_BASE_ADDR                     (0x4001D000)
#define USI1_BASE_ADDR                      (0x40009000)
#define USI2_BASE_ADDR                      (0x40015000)
#define WDT_BASE_ADDR                       (0x40005000)
#define PWMT1_BASE_ADDR                     (0x4002d000)
#define PWMT2_BASE_ADDR                     (0x4002e000)
#define PWMT3_BASE_ADDR                     (0x4002f000)

#define M4SYS_BASE_ADDR                     (0xE0000000)

#endif /* __MEMMAP_H__ */
