// Seed: 3395201098
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8,
    output supply0 id_9,
    output tri0 id_10,
    output supply1 id_11,
    input uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    output supply0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    output tri0 id_19
);
  assign id_10 = (id_18);
  wire id_21;
  wor  module_0 = 1;
  wire id_22;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wire id_4,
    output wor id_5,
    output supply0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    output tri1 id_11,
    input wand id_12,
    output supply1 id_13,
    input tri1 id_14,
    input wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    output tri id_18,
    input supply1 id_19,
    input wor id_20
);
  integer id_22;
  module_0(
      id_2,
      id_10,
      id_2,
      id_19,
      id_9,
      id_19,
      id_0,
      id_12,
      id_17,
      id_13,
      id_4,
      id_8,
      id_2,
      id_0,
      id_0,
      id_15,
      id_4,
      id_10,
      id_16,
      id_18
  );
  always @(posedge !id_20) force id_11 = 1;
endmodule
