
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

000114ac <.init>:
   114ac:	push	{r3, lr}
   114b0:	bl	11910 <ftello64@plt+0x48>
   114b4:	pop	{r3, pc}

Disassembly of section .plt:

000114b8 <pthread_mutex_unlock@plt-0x14>:
   114b8:	push	{lr}		; (str lr, [sp, #-4]!)
   114bc:	ldr	lr, [pc, #4]	; 114c8 <pthread_mutex_unlock@plt-0x4>
   114c0:	add	lr, pc, lr
   114c4:	ldr	pc, [lr, #8]!
   114c8:	andeq	lr, r3, r8, lsr fp

000114cc <pthread_mutex_unlock@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #253952	; 0x3e000
   114d4:	ldr	pc, [ip, #2872]!	; 0xb38

000114d8 <calloc@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #253952	; 0x3e000
   114e0:	ldr	pc, [ip, #2864]!	; 0xb30

000114e4 <fputs_unlocked@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #253952	; 0x3e000
   114ec:	ldr	pc, [ip, #2856]!	; 0xb28

000114f0 <wctype@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #253952	; 0x3e000
   114f8:	ldr	pc, [ip, #2848]!	; 0xb20

000114fc <raise@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #253952	; 0x3e000
   11504:	ldr	pc, [ip, #2840]!	; 0xb18

00011508 <wcrtomb@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #253952	; 0x3e000
   11510:	ldr	pc, [ip, #2832]!	; 0xb10

00011514 <iconv_close@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #253952	; 0x3e000
   1151c:	ldr	pc, [ip, #2824]!	; 0xb08

00011520 <iswctype@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #253952	; 0x3e000
   11528:	ldr	pc, [ip, #2816]!	; 0xb00

0001152c <iconv@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #253952	; 0x3e000
   11534:	ldr	pc, [ip, #2808]!	; 0xaf8

00011538 <strcmp@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #253952	; 0x3e000
   11540:	ldr	pc, [ip, #2800]!	; 0xaf0

00011544 <printf@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #253952	; 0x3e000
   1154c:	ldr	pc, [ip, #2792]!	; 0xae8

00011550 <pthread_mutex_destroy@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #253952	; 0x3e000
   11558:	ldr	pc, [ip, #2784]!	; 0xae0

0001155c <fflush@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #253952	; 0x3e000
   11564:	ldr	pc, [ip, #2776]!	; 0xad8

00011568 <wcwidth@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #253952	; 0x3e000
   11570:	ldr	pc, [ip, #2768]!	; 0xad0

00011574 <memmove@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #253952	; 0x3e000
   1157c:	ldr	pc, [ip, #2760]!	; 0xac8

00011580 <free@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #253952	; 0x3e000
   11588:	ldr	pc, [ip, #2752]!	; 0xac0

0001158c <pthread_mutex_lock@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #253952	; 0x3e000
   11594:	ldr	pc, [ip, #2744]!	; 0xab8

00011598 <ferror@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #253952	; 0x3e000
   115a0:	ldr	pc, [ip, #2736]!	; 0xab0

000115a4 <_exit@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #253952	; 0x3e000
   115ac:	ldr	pc, [ip, #2728]!	; 0xaa8

000115b0 <memcpy@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #253952	; 0x3e000
   115b8:	ldr	pc, [ip, #2720]!	; 0xaa0

000115bc <tolower@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #253952	; 0x3e000
   115c4:	ldr	pc, [ip, #2712]!	; 0xa98

000115c8 <pthread_mutex_init@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #253952	; 0x3e000
   115d0:	ldr	pc, [ip, #2704]!	; 0xa90

000115d4 <towlower@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #253952	; 0x3e000
   115dc:	ldr	pc, [ip, #2696]!	; 0xa88

000115e0 <mbsinit@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #253952	; 0x3e000
   115e8:	ldr	pc, [ip, #2688]!	; 0xa80

000115ec <memcmp@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #253952	; 0x3e000
   115f4:	ldr	pc, [ip, #2680]!	; 0xa78

000115f8 <stpcpy@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #253952	; 0x3e000
   11600:	ldr	pc, [ip, #2672]!	; 0xa70

00011604 <strdup@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #253952	; 0x3e000
   1160c:	ldr	pc, [ip, #2664]!	; 0xa68

00011610 <dup2@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #253952	; 0x3e000
   11618:	ldr	pc, [ip, #2656]!	; 0xa60

0001161c <realloc@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #253952	; 0x3e000
   11624:	ldr	pc, [ip, #2648]!	; 0xa58

00011628 <textdomain@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #253952	; 0x3e000
   11630:	ldr	pc, [ip, #2640]!	; 0xa50

00011634 <iswcntrl@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #253952	; 0x3e000
   1163c:	ldr	pc, [ip, #2632]!	; 0xa48

00011640 <iswprint@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #253952	; 0x3e000
   11648:	ldr	pc, [ip, #2624]!	; 0xa40

0001164c <__fxstat64@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #253952	; 0x3e000
   11654:	ldr	pc, [ip, #2616]!	; 0xa38

00011658 <lseek64@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #253952	; 0x3e000
   11660:	ldr	pc, [ip, #2608]!	; 0xa30

00011664 <__ctype_get_mb_cur_max@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #253952	; 0x3e000
   1166c:	ldr	pc, [ip, #2600]!	; 0xa28

00011670 <fread@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #253952	; 0x3e000
   11678:	ldr	pc, [ip, #2592]!	; 0xa20

0001167c <__fpending@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #253952	; 0x3e000
   11684:	ldr	pc, [ip, #2584]!	; 0xa18

00011688 <ferror_unlocked@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #253952	; 0x3e000
   11690:	ldr	pc, [ip, #2576]!	; 0xa10

00011694 <mbrtowc@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #253952	; 0x3e000
   1169c:	ldr	pc, [ip, #2568]!	; 0xa08

000116a0 <error@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #253952	; 0x3e000
   116a8:	ldr	pc, [ip, #2560]!	; 0xa00

000116ac <open64@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #253952	; 0x3e000
   116b4:	ldr	pc, [ip, #2552]!	; 0x9f8

000116b8 <malloc@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #253952	; 0x3e000
   116c0:	ldr	pc, [ip, #2544]!	; 0x9f0

000116c4 <iconv_open@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #253952	; 0x3e000
   116cc:	ldr	pc, [ip, #2536]!	; 0x9e8

000116d0 <__libc_start_main@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #253952	; 0x3e000
   116d8:	ldr	pc, [ip, #2528]!	; 0x9e0

000116dc <__freading@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #253952	; 0x3e000
   116e4:	ldr	pc, [ip, #2520]!	; 0x9d8

000116e8 <__gmon_start__@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #253952	; 0x3e000
   116f0:	ldr	pc, [ip, #2512]!	; 0x9d0

000116f4 <freopen64@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #253952	; 0x3e000
   116fc:	ldr	pc, [ip, #2504]!	; 0x9c8

00011700 <getopt_long@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #253952	; 0x3e000
   11708:	ldr	pc, [ip, #2496]!	; 0x9c0

0001170c <__ctype_b_loc@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #253952	; 0x3e000
   11714:	ldr	pc, [ip, #2488]!	; 0x9b8

00011718 <exit@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #253952	; 0x3e000
   11720:	ldr	pc, [ip, #2480]!	; 0x9b0

00011724 <iswspace@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #253952	; 0x3e000
   1172c:	ldr	pc, [ip, #2472]!	; 0x9a8

00011730 <gettext@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #253952	; 0x3e000
   11738:	ldr	pc, [ip, #2464]!	; 0x9a0

0001173c <strlen@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #253952	; 0x3e000
   11744:	ldr	pc, [ip, #2456]!	; 0x998

00011748 <strchr@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #253952	; 0x3e000
   11750:	ldr	pc, [ip, #2448]!	; 0x990

00011754 <fprintf@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #253952	; 0x3e000
   1175c:	ldr	pc, [ip, #2440]!	; 0x988

00011760 <__errno_location@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #253952	; 0x3e000
   11768:	ldr	pc, [ip, #2432]!	; 0x980

0001176c <iswalnum@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #253952	; 0x3e000
   11774:	ldr	pc, [ip, #2424]!	; 0x978

00011778 <__cxa_atexit@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #253952	; 0x3e000
   11780:	ldr	pc, [ip, #2416]!	; 0x970

00011784 <setvbuf@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #253952	; 0x3e000
   1178c:	ldr	pc, [ip, #2408]!	; 0x968

00011790 <memset@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #253952	; 0x3e000
   11798:	ldr	pc, [ip, #2400]!	; 0x960

0001179c <btowc@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #253952	; 0x3e000
   117a4:	ldr	pc, [ip, #2392]!	; 0x958

000117a8 <fileno@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #253952	; 0x3e000
   117b0:	ldr	pc, [ip, #2384]!	; 0x950

000117b4 <memchr@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #253952	; 0x3e000
   117bc:	ldr	pc, [ip, #2376]!	; 0x948

000117c0 <strtoimax@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #253952	; 0x3e000
   117c8:	ldr	pc, [ip, #2368]!	; 0x940

000117cc <fclose@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #253952	; 0x3e000
   117d4:	ldr	pc, [ip, #2360]!	; 0x938

000117d8 <strnlen@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #253952	; 0x3e000
   117e0:	ldr	pc, [ip, #2352]!	; 0x930

000117e4 <fseeko64@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #253952	; 0x3e000
   117ec:	ldr	pc, [ip, #2344]!	; 0x928

000117f0 <setlocale@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #253952	; 0x3e000
   117f8:	ldr	pc, [ip, #2336]!	; 0x920

000117fc <toupper@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #253952	; 0x3e000
   11804:	ldr	pc, [ip, #2328]!	; 0x918

00011808 <strrchr@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #253952	; 0x3e000
   11810:	ldr	pc, [ip, #2320]!	; 0x910

00011814 <nl_langinfo@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #253952	; 0x3e000
   1181c:	ldr	pc, [ip, #2312]!	; 0x908

00011820 <sprintf@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #253952	; 0x3e000
   11828:	ldr	pc, [ip, #2304]!	; 0x900

0001182c <clearerr_unlocked@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #253952	; 0x3e000
   11834:	ldr	pc, [ip, #2296]!	; 0x8f8

00011838 <fopen64@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #253952	; 0x3e000
   11840:	ldr	pc, [ip, #2288]!	; 0x8f0

00011844 <qsort@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #253952	; 0x3e000
   1184c:	ldr	pc, [ip, #2280]!	; 0x8e8

00011850 <explicit_bzero@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #253952	; 0x3e000
   11858:	ldr	pc, [ip, #2272]!	; 0x8e0

0001185c <bindtextdomain@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #253952	; 0x3e000
   11864:	ldr	pc, [ip, #2264]!	; 0x8d8

00011868 <towupper@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #253952	; 0x3e000
   11870:	ldr	pc, [ip, #2256]!	; 0x8d0

00011874 <fputs@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #253952	; 0x3e000
   1187c:	ldr	pc, [ip, #2248]!	; 0x8c8

00011880 <strncmp@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #253952	; 0x3e000
   11888:	ldr	pc, [ip, #2240]!	; 0x8c0

0001188c <abort@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #253952	; 0x3e000
   11894:	ldr	pc, [ip, #2232]!	; 0x8b8

00011898 <close@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #253952	; 0x3e000
   118a0:	ldr	pc, [ip, #2224]!	; 0x8b0

000118a4 <putchar_unlocked@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #253952	; 0x3e000
   118ac:	ldr	pc, [ip, #2216]!	; 0x8a8

000118b0 <__assert_fail@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #253952	; 0x3e000
   118b8:	ldr	pc, [ip, #2208]!	; 0x8a0

000118bc <putc_unlocked@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #253952	; 0x3e000
   118c4:	ldr	pc, [ip, #2200]!	; 0x898

000118c8 <ftello64@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #253952	; 0x3e000
   118d0:	ldr	pc, [ip, #2192]!	; 0x890

Disassembly of section .text:

000118d4 <.text>:
   118d4:	mov	fp, #0
   118d8:	mov	lr, #0
   118dc:	pop	{r1}		; (ldr r1, [sp], #4)
   118e0:	mov	r2, sp
   118e4:	push	{r2}		; (str r2, [sp, #-4]!)
   118e8:	push	{r0}		; (str r0, [sp, #-4]!)
   118ec:	ldr	ip, [pc, #16]	; 11904 <ftello64@plt+0x3c>
   118f0:	push	{ip}		; (str ip, [sp, #-4]!)
   118f4:	ldr	r0, [pc, #12]	; 11908 <ftello64@plt+0x40>
   118f8:	ldr	r3, [pc, #12]	; 1190c <ftello64@plt+0x44>
   118fc:	bl	116d0 <__libc_start_main@plt>
   11900:	bl	1188c <abort@plt>
   11904:	muleq	r3, ip, r8
   11908:	andeq	r1, r1, r8, lsr #27
   1190c:	andeq	lr, r3, ip, lsr r8
   11910:	ldr	r3, [pc, #20]	; 1192c <ftello64@plt+0x64>
   11914:	ldr	r2, [pc, #20]	; 11930 <ftello64@plt+0x68>
   11918:	add	r3, pc, r3
   1191c:	ldr	r2, [r3, r2]
   11920:	cmp	r2, #0
   11924:	bxeq	lr
   11928:	b	116e8 <__gmon_start__@plt>
   1192c:	andeq	lr, r3, r0, ror #13
   11930:	andeq	r0, r0, r4, ror #2
   11934:	ldr	r0, [pc, #24]	; 11954 <ftello64@plt+0x8c>
   11938:	ldr	r3, [pc, #24]	; 11958 <ftello64@plt+0x90>
   1193c:	cmp	r3, r0
   11940:	bxeq	lr
   11944:	ldr	r3, [pc, #16]	; 1195c <ftello64@plt+0x94>
   11948:	cmp	r3, #0
   1194c:	bxeq	lr
   11950:	bx	r3
   11954:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   11958:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   1195c:	andeq	r0, r0, r0
   11960:	ldr	r0, [pc, #36]	; 1198c <ftello64@plt+0xc4>
   11964:	ldr	r1, [pc, #36]	; 11990 <ftello64@plt+0xc8>
   11968:	sub	r1, r1, r0
   1196c:	asr	r1, r1, #2
   11970:	add	r1, r1, r1, lsr #31
   11974:	asrs	r1, r1, #1
   11978:	bxeq	lr
   1197c:	ldr	r3, [pc, #16]	; 11994 <ftello64@plt+0xcc>
   11980:	cmp	r3, #0
   11984:	bxeq	lr
   11988:	bx	r3
   1198c:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   11990:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   11994:	andeq	r0, r0, r0
   11998:	push	{r4, lr}
   1199c:	ldr	r4, [pc, #24]	; 119bc <ftello64@plt+0xf4>
   119a0:	ldrb	r3, [r4]
   119a4:	cmp	r3, #0
   119a8:	popne	{r4, pc}
   119ac:	bl	11934 <ftello64@plt+0x6c>
   119b0:	mov	r3, #1
   119b4:	strb	r3, [r4]
   119b8:	pop	{r4, pc}
   119bc:	strdeq	r0, [r5], -r4
   119c0:	b	11960 <ftello64@plt+0x98>
   119c4:	push	{fp, lr}
   119c8:	mov	fp, sp
   119cc:	sub	sp, sp, #56	; 0x38
   119d0:	str	r0, [fp, #-4]
   119d4:	ldr	r0, [fp, #-4]
   119d8:	cmp	r0, #0
   119dc:	beq	11a2c <ftello64@plt+0x164>
   119e0:	b	119e4 <ftello64@plt+0x11c>
   119e4:	movw	r0, #480	; 0x1e0
   119e8:	movt	r0, #5
   119ec:	ldr	r0, [r0]
   119f0:	movw	r1, #59604	; 0xe8d4
   119f4:	movt	r1, #3
   119f8:	str	r0, [fp, #-8]
   119fc:	mov	r0, r1
   11a00:	bl	11730 <gettext@plt>
   11a04:	movw	r1, #2056	; 0x808
   11a08:	movt	r1, #5
   11a0c:	ldr	r2, [r1]
   11a10:	ldr	r1, [fp, #-8]
   11a14:	str	r0, [fp, #-12]
   11a18:	mov	r0, r1
   11a1c:	ldr	r1, [fp, #-12]
   11a20:	bl	11754 <fprintf@plt>
   11a24:	str	r0, [fp, #-16]
   11a28:	b	11b84 <ftello64@plt+0x2bc>
   11a2c:	movw	r0, #59643	; 0xe8fb
   11a30:	movt	r0, #3
   11a34:	bl	11730 <gettext@plt>
   11a38:	movw	lr, #2056	; 0x808
   11a3c:	movt	lr, #5
   11a40:	ldr	r1, [lr]
   11a44:	ldr	r2, [lr]
   11a48:	bl	11544 <printf@plt>
   11a4c:	movw	r1, #59734	; 0xe956
   11a50:	movt	r1, #3
   11a54:	str	r0, [fp, #-20]	; 0xffffffec
   11a58:	mov	r0, r1
   11a5c:	bl	11730 <gettext@plt>
   11a60:	movw	r1, #492	; 0x1ec
   11a64:	movt	r1, #5
   11a68:	ldr	r1, [r1]
   11a6c:	bl	114e4 <fputs_unlocked@plt>
   11a70:	str	r0, [fp, #-24]	; 0xffffffe8
   11a74:	bl	11b8c <ftello64@plt+0x2c4>
   11a78:	bl	11bc0 <ftello64@plt+0x2f8>
   11a7c:	movw	r0, #59812	; 0xe9a4
   11a80:	movt	r0, #3
   11a84:	bl	11730 <gettext@plt>
   11a88:	movw	r1, #492	; 0x1ec
   11a8c:	movt	r1, #5
   11a90:	ldr	r1, [r1]
   11a94:	bl	114e4 <fputs_unlocked@plt>
   11a98:	movw	r1, #59953	; 0xea31
   11a9c:	movt	r1, #3
   11aa0:	str	r0, [sp, #28]
   11aa4:	mov	r0, r1
   11aa8:	bl	11730 <gettext@plt>
   11aac:	movw	r1, #492	; 0x1ec
   11ab0:	movt	r1, #5
   11ab4:	ldr	r1, [r1]
   11ab8:	bl	114e4 <fputs_unlocked@plt>
   11abc:	movw	r1, #60081	; 0xeab1
   11ac0:	movt	r1, #3
   11ac4:	str	r0, [sp, #24]
   11ac8:	mov	r0, r1
   11acc:	bl	11730 <gettext@plt>
   11ad0:	movw	r1, #492	; 0x1ec
   11ad4:	movt	r1, #5
   11ad8:	ldr	r1, [r1]
   11adc:	bl	114e4 <fputs_unlocked@plt>
   11ae0:	movw	r1, #60430	; 0xec0e
   11ae4:	movt	r1, #3
   11ae8:	str	r0, [sp, #20]
   11aec:	mov	r0, r1
   11af0:	bl	11730 <gettext@plt>
   11af4:	movw	r1, #492	; 0x1ec
   11af8:	movt	r1, #5
   11afc:	ldr	r1, [r1]
   11b00:	bl	114e4 <fputs_unlocked@plt>
   11b04:	movw	r1, #60848	; 0xedb0
   11b08:	movt	r1, #3
   11b0c:	str	r0, [sp, #16]
   11b10:	mov	r0, r1
   11b14:	bl	11730 <gettext@plt>
   11b18:	movw	r1, #492	; 0x1ec
   11b1c:	movt	r1, #5
   11b20:	ldr	r1, [r1]
   11b24:	bl	114e4 <fputs_unlocked@plt>
   11b28:	movw	r1, #61054	; 0xee7e
   11b2c:	movt	r1, #3
   11b30:	str	r0, [sp, #12]
   11b34:	mov	r0, r1
   11b38:	bl	11730 <gettext@plt>
   11b3c:	movw	r1, #492	; 0x1ec
   11b40:	movt	r1, #5
   11b44:	ldr	r1, [r1]
   11b48:	bl	114e4 <fputs_unlocked@plt>
   11b4c:	movw	r1, #61099	; 0xeeab
   11b50:	movt	r1, #3
   11b54:	str	r0, [sp, #8]
   11b58:	mov	r0, r1
   11b5c:	bl	11730 <gettext@plt>
   11b60:	movw	r1, #492	; 0x1ec
   11b64:	movt	r1, #5
   11b68:	ldr	r1, [r1]
   11b6c:	bl	114e4 <fputs_unlocked@plt>
   11b70:	movw	r1, #61153	; 0xeee1
   11b74:	movt	r1, #3
   11b78:	str	r0, [sp, #4]
   11b7c:	mov	r0, r1
   11b80:	bl	11bf4 <ftello64@plt+0x32c>
   11b84:	ldr	r0, [fp, #-4]
   11b88:	bl	11718 <exit@plt>
   11b8c:	push	{fp, lr}
   11b90:	mov	fp, sp
   11b94:	sub	sp, sp, #8
   11b98:	movw	r0, #61322	; 0xef8a
   11b9c:	movt	r0, #3
   11ba0:	bl	11730 <gettext@plt>
   11ba4:	movw	lr, #492	; 0x1ec
   11ba8:	movt	lr, #5
   11bac:	ldr	r1, [lr]
   11bb0:	bl	114e4 <fputs_unlocked@plt>
   11bb4:	str	r0, [sp, #4]
   11bb8:	mov	sp, fp
   11bbc:	pop	{fp, pc}
   11bc0:	push	{fp, lr}
   11bc4:	mov	fp, sp
   11bc8:	sub	sp, sp, #8
   11bcc:	movw	r0, #61378	; 0xefc2
   11bd0:	movt	r0, #3
   11bd4:	bl	11730 <gettext@plt>
   11bd8:	movw	lr, #492	; 0x1ec
   11bdc:	movt	lr, #5
   11be0:	ldr	r1, [lr]
   11be4:	bl	114e4 <fputs_unlocked@plt>
   11be8:	str	r0, [sp, #4]
   11bec:	mov	sp, fp
   11bf0:	pop	{fp, pc}
   11bf4:	push	{fp, lr}
   11bf8:	mov	fp, sp
   11bfc:	sub	sp, sp, #96	; 0x60
   11c00:	add	r1, sp, #36	; 0x24
   11c04:	movw	r2, #62488	; 0xf418
   11c08:	movt	r2, #3
   11c0c:	str	r0, [fp, #-4]
   11c10:	mov	r0, r1
   11c14:	str	r1, [sp, #20]
   11c18:	mov	r1, r2
   11c1c:	movw	r2, #56	; 0x38
   11c20:	bl	115b0 <memcpy@plt>
   11c24:	ldr	r0, [fp, #-4]
   11c28:	str	r0, [sp, #32]
   11c2c:	ldr	r0, [sp, #20]
   11c30:	str	r0, [sp, #28]
   11c34:	ldr	r0, [sp, #28]
   11c38:	ldr	r0, [r0]
   11c3c:	movw	r1, #0
   11c40:	cmp	r0, r1
   11c44:	movw	r0, #0
   11c48:	str	r0, [sp, #16]
   11c4c:	beq	11c78 <ftello64@plt+0x3b0>
   11c50:	ldr	r0, [fp, #-4]
   11c54:	ldr	r1, [sp, #28]
   11c58:	ldr	r1, [r1]
   11c5c:	bl	11538 <strcmp@plt>
   11c60:	cmp	r0, #0
   11c64:	movw	r0, #0
   11c68:	moveq	r0, #1
   11c6c:	mvn	r1, #0
   11c70:	eor	r0, r0, r1
   11c74:	str	r0, [sp, #16]
   11c78:	ldr	r0, [sp, #16]
   11c7c:	tst	r0, #1
   11c80:	beq	11c94 <ftello64@plt+0x3cc>
   11c84:	ldr	r0, [sp, #28]
   11c88:	add	r0, r0, #8
   11c8c:	str	r0, [sp, #28]
   11c90:	b	11c34 <ftello64@plt+0x36c>
   11c94:	ldr	r0, [sp, #28]
   11c98:	ldr	r0, [r0, #4]
   11c9c:	movw	r1, #0
   11ca0:	cmp	r0, r1
   11ca4:	beq	11cb4 <ftello64@plt+0x3ec>
   11ca8:	ldr	r0, [sp, #28]
   11cac:	ldr	r0, [r0, #4]
   11cb0:	str	r0, [sp, #32]
   11cb4:	movw	r0, #61548	; 0xf06c
   11cb8:	movt	r0, #3
   11cbc:	bl	11730 <gettext@plt>
   11cc0:	movw	r1, #61262	; 0xef4e
   11cc4:	movt	r1, #3
   11cc8:	movw	r2, #61571	; 0xf083
   11ccc:	movt	r2, #3
   11cd0:	bl	11544 <printf@plt>
   11cd4:	movw	r1, #5
   11cd8:	str	r0, [sp, #12]
   11cdc:	mov	r0, r1
   11ce0:	movw	r1, #0
   11ce4:	bl	117f0 <setlocale@plt>
   11ce8:	str	r0, [sp, #24]
   11cec:	ldr	r0, [sp, #24]
   11cf0:	movw	r1, #0
   11cf4:	cmp	r0, r1
   11cf8:	beq	11d38 <ftello64@plt+0x470>
   11cfc:	ldr	r0, [sp, #24]
   11d00:	movw	r1, #61611	; 0xf0ab
   11d04:	movt	r1, #3
   11d08:	movw	r2, #3
   11d0c:	bl	11880 <strncmp@plt>
   11d10:	cmp	r0, #0
   11d14:	beq	11d38 <ftello64@plt+0x470>
   11d18:	movw	r0, #61615	; 0xf0af
   11d1c:	movt	r0, #3
   11d20:	bl	11730 <gettext@plt>
   11d24:	movw	lr, #492	; 0x1ec
   11d28:	movt	lr, #5
   11d2c:	ldr	r1, [lr]
   11d30:	bl	114e4 <fputs_unlocked@plt>
   11d34:	str	r0, [sp, #8]
   11d38:	movw	r0, #61686	; 0xf0f6
   11d3c:	movt	r0, #3
   11d40:	bl	11730 <gettext@plt>
   11d44:	ldr	r2, [fp, #-4]
   11d48:	movw	r1, #61571	; 0xf083
   11d4c:	movt	r1, #3
   11d50:	bl	11544 <printf@plt>
   11d54:	movw	r1, #61713	; 0xf111
   11d58:	movt	r1, #3
   11d5c:	str	r0, [sp, #4]
   11d60:	mov	r0, r1
   11d64:	bl	11730 <gettext@plt>
   11d68:	ldr	r1, [sp, #32]
   11d6c:	ldr	r2, [sp, #32]
   11d70:	ldr	lr, [fp, #-4]
   11d74:	cmp	r2, lr
   11d78:	movw	r2, #0
   11d7c:	moveq	r2, #1
   11d80:	tst	r2, #1
   11d84:	movw	r2, #60080	; 0xeab0
   11d88:	movt	r2, #3
   11d8c:	movw	lr, #61481	; 0xf029
   11d90:	movt	lr, #3
   11d94:	movne	r2, lr
   11d98:	bl	11544 <printf@plt>
   11d9c:	str	r0, [sp]
   11da0:	mov	sp, fp
   11da4:	pop	{fp, pc}
   11da8:	push	{fp, lr}
   11dac:	mov	fp, sp
   11db0:	sub	sp, sp, #176	; 0xb0
   11db4:	movw	r2, #0
   11db8:	str	r2, [fp, #-4]
   11dbc:	str	r0, [fp, #-8]
   11dc0:	str	r1, [fp, #-12]
   11dc4:	ldr	r0, [fp, #-12]
   11dc8:	ldr	r0, [r0]
   11dcc:	bl	1742c <ftello64@plt+0x5b64>
   11dd0:	movw	r0, #6
   11dd4:	movw	r1, #60080	; 0xeab0
   11dd8:	movt	r1, #3
   11ddc:	bl	117f0 <setlocale@plt>
   11de0:	movw	r1, #61266	; 0xef52
   11de4:	movt	r1, #3
   11de8:	str	r0, [fp, #-48]	; 0xffffffd0
   11dec:	mov	r0, r1
   11df0:	movw	r1, #61157	; 0xeee5
   11df4:	movt	r1, #3
   11df8:	bl	1185c <bindtextdomain@plt>
   11dfc:	movw	r1, #61266	; 0xef52
   11e00:	movt	r1, #3
   11e04:	str	r0, [fp, #-52]	; 0xffffffcc
   11e08:	mov	r0, r1
   11e0c:	bl	11628 <textdomain@plt>
   11e10:	movw	r1, #28760	; 0x7058
   11e14:	movt	r1, #1
   11e18:	str	r0, [fp, #-56]	; 0xffffffc8
   11e1c:	mov	r0, r1
   11e20:	bl	3e8a0 <ftello64@plt+0x2cfd8>
   11e24:	str	r0, [fp, #-60]	; 0xffffffc4
   11e28:	ldr	r0, [fp, #-8]
   11e2c:	ldr	r1, [fp, #-12]
   11e30:	movw	r2, #61181	; 0xeefd
   11e34:	movt	r2, #3
   11e38:	movw	r3, #62164	; 0xf2d4
   11e3c:	movt	r3, #3
   11e40:	movw	ip, #0
   11e44:	str	ip, [sp]
   11e48:	bl	11700 <getopt_long@plt>
   11e4c:	str	r0, [fp, #-16]
   11e50:	ldr	r0, [fp, #-16]
   11e54:	cmn	r0, #1
   11e58:	beq	1248c <ftello64@plt+0xbc4>
   11e5c:	ldr	r0, [fp, #-16]
   11e60:	add	r0, r0, #3
   11e64:	cmp	r0, #122	; 0x7a
   11e68:	str	r0, [fp, #-64]	; 0xffffffc0
   11e6c:	bhi	1206c <ftello64@plt+0x7a4>
   11e70:	add	r0, pc, #8
   11e74:	ldr	r1, [fp, #-64]	; 0xffffffc0
   11e78:	ldr	r0, [r0, r1, lsl #2]
   11e7c:	mov	pc, r0
   11e80:	andeq	r2, r1, r4, lsl r4
   11e84:	andeq	r2, r1, ip, lsl #8
   11e88:	andeq	r2, r1, ip, rrx
   11e8c:	andeq	r2, r1, ip, rrx
   11e90:	andeq	r2, r1, ip, rrx
   11e94:	andeq	r2, r1, ip, rrx
   11e98:	andeq	r2, r1, ip, rrx
   11e9c:	andeq	r2, r1, ip, rrx
   11ea0:	andeq	r2, r1, ip, rrx
   11ea4:	andeq	r2, r1, ip, rrx
   11ea8:	andeq	r2, r1, ip, rrx
   11eac:	andeq	r2, r1, ip, rrx
   11eb0:	andeq	r2, r1, ip, rrx
   11eb4:	muleq	r1, r8, r3
   11eb8:	andeq	r2, r1, ip, rrx
   11ebc:	andeq	r2, r1, ip, rrx
   11ec0:	andeq	r2, r1, ip, rrx
   11ec4:	andeq	r2, r1, ip, rrx
   11ec8:	andeq	r2, r1, ip, rrx
   11ecc:	andeq	r2, r1, ip, rrx
   11ed0:	andeq	r2, r1, ip, rrx
   11ed4:	andeq	r2, r1, ip, rrx
   11ed8:	andeq	r2, r1, ip, rrx
   11edc:	andeq	r2, r1, ip, rrx
   11ee0:	andeq	r2, r1, ip, rrx
   11ee4:	andeq	r2, r1, ip, rrx
   11ee8:	andeq	r2, r1, ip, rrx
   11eec:	andeq	r2, r1, ip, rrx
   11ef0:	andeq	r2, r1, ip, rrx
   11ef4:	andeq	r2, r1, ip, rrx
   11ef8:	andeq	r2, r1, ip, rrx
   11efc:	andeq	r2, r1, ip, rrx
   11f00:	andeq	r2, r1, ip, rrx
   11f04:	andeq	r2, r1, ip, rrx
   11f08:	andeq	r2, r1, ip, rrx
   11f0c:	andeq	r2, r1, ip, rrx
   11f10:	andeq	r2, r1, ip, rrx
   11f14:	andeq	r2, r1, ip, rrx
   11f18:	andeq	r2, r1, ip, rrx
   11f1c:	andeq	r2, r1, ip, rrx
   11f20:	andeq	r2, r1, ip, rrx
   11f24:	andeq	r2, r1, ip, rrx
   11f28:	andeq	r2, r1, ip, rrx
   11f2c:	andeq	r2, r1, ip, rrx
   11f30:	andeq	r2, r1, ip, rrx
   11f34:	andeq	r2, r1, ip, rrx
   11f38:	andeq	r2, r1, ip, rrx
   11f3c:	andeq	r2, r1, ip, rrx
   11f40:	andeq	r2, r1, ip, rrx
   11f44:	andeq	r2, r1, ip, rrx
   11f48:	andeq	r2, r1, ip, rrx
   11f4c:	andeq	r2, r1, ip, rrx
   11f50:	andeq	r2, r1, ip, rrx
   11f54:	andeq	r2, r1, ip, rrx
   11f58:	andeq	r2, r1, ip, rrx
   11f5c:	andeq	r2, r1, ip, rrx
   11f60:	andeq	r2, r1, ip, rrx
   11f64:	andeq	r2, r1, ip, rrx
   11f68:	andeq	r2, r1, ip, rrx
   11f6c:	andeq	r2, r1, ip, rrx
   11f70:	andeq	r2, r1, ip, rrx
   11f74:	andeq	r2, r1, ip, rrx
   11f78:	andeq	r2, r1, ip, rrx
   11f7c:	andeq	r2, r1, ip, rrx
   11f80:	andeq	r2, r1, ip, rrx
   11f84:	andeq	r2, r1, ip, rrx
   11f88:	andeq	r2, r1, ip, rrx
   11f8c:	andeq	r2, r1, ip, rrx
   11f90:	muleq	r1, r8, r2
   11f94:	andeq	r2, r1, ip, rrx
   11f98:	andeq	r2, r1, ip, rrx
   11f9c:	andeq	r2, r1, ip, rrx
   11fa0:	andeq	r2, r1, ip, rrx
   11fa4:	andeq	r2, r1, ip, lsr #5
   11fa8:	andeq	r2, r1, r4, ror r0
   11fac:	andeq	r2, r1, ip, rrx
   11fb0:	andeq	r2, r1, ip, rrx
   11fb4:	andeq	r2, r1, ip, rrx
   11fb8:	andeq	r2, r1, ip, rrx
   11fbc:	andeq	r2, r1, ip, rrx
   11fc0:	ldrdeq	r2, [r1], -r0
   11fc4:	andeq	r2, r1, ip, rrx
   11fc8:	andeq	r2, r1, ip, ror #5
   11fcc:	andeq	r2, r1, ip, rrx
   11fd0:	andeq	r2, r1, ip, rrx
   11fd4:	andeq	r2, r1, r0, lsl #6
   11fd8:	andeq	r2, r1, r4, lsl r3
   11fdc:	andeq	r2, r1, r8, lsr r3
   11fe0:	andeq	r2, r1, ip, rrx
   11fe4:	andeq	r2, r1, ip, rrx
   11fe8:	andeq	r2, r1, ip, asr #6
   11fec:	andeq	r2, r1, ip, rrx
   11ff0:	andeq	r2, r1, ip, rrx
   11ff4:	andeq	r2, r1, ip, rrx
   11ff8:	andeq	r2, r1, ip, rrx
   11ffc:	andeq	r2, r1, ip, rrx
   12000:	andeq	r2, r1, ip, rrx
   12004:	andeq	r2, r1, ip, rrx
   12008:	andeq	r2, r1, ip, rrx
   1200c:	andeq	r2, r1, ip, rrx
   12010:	andeq	r2, r1, ip, rrx
   12014:	andeq	r2, r1, r8, lsl #1
   12018:	andeq	r2, r1, ip, rrx
   1201c:	andeq	r2, r1, ip, rrx
   12020:	andeq	r2, r1, ip, rrx
   12024:	andeq	r2, r1, r4, lsr #1
   12028:	strheq	r2, [r1], -r8
   1202c:	andeq	r2, r1, ip, rrx
   12030:	andeq	r2, r1, r0, lsl #3
   12034:	andeq	r2, r1, ip, rrx
   12038:	andeq	r2, r1, ip, rrx
   1203c:	andeq	r2, r1, ip, rrx
   12040:	andeq	r2, r1, ip, rrx
   12044:	andeq	r2, r1, ip, rrx
   12048:	muleq	r1, ip, r1
   1204c:	andeq	r2, r1, ip, rrx
   12050:	andeq	r2, r1, ip, rrx
   12054:			; <UNDEFINED> instruction: 0x000121b8
   12058:	andeq	r2, r1, ip, rrx
   1205c:	andeq	r2, r1, ip, asr #3
   12060:	andeq	r2, r1, ip, rrx
   12064:	andeq	r2, r1, ip, rrx
   12068:	ldrdeq	r2, [r1], -r0
   1206c:	movw	r0, #1
   12070:	bl	119c4 <ftello64@plt+0xfc>
   12074:	movw	r0, #368	; 0x170
   12078:	movt	r0, #5
   1207c:	movw	r1, #0
   12080:	strb	r1, [r0]
   12084:	b	12488 <ftello64@plt+0xbc0>
   12088:	movw	r0, #496	; 0x1f0
   1208c:	movt	r0, #5
   12090:	ldr	r0, [r0]
   12094:	movw	r1, #504	; 0x1f8
   12098:	movt	r1, #5
   1209c:	str	r0, [r1]
   120a0:	b	12488 <ftello64@plt+0xbc0>
   120a4:	movw	r0, #508	; 0x1fc
   120a8:	movt	r0, #5
   120ac:	movw	r1, #1
   120b0:	strb	r1, [r0]
   120b4:	b	12488 <ftello64@plt+0xbc0>
   120b8:	movw	r0, #496	; 0x1f0
   120bc:	movt	r0, #5
   120c0:	ldr	r0, [r0]
   120c4:	movw	r1, #0
   120c8:	str	r1, [fp, #-68]	; 0xffffffbc
   120cc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   120d0:	sub	r3, fp, #32
   120d4:	movw	ip, #60080	; 0xeab0
   120d8:	movt	ip, #3
   120dc:	str	ip, [sp]
   120e0:	bl	366b8 <ftello64@plt+0x24df0>
   120e4:	cmp	r0, #0
   120e8:	bne	1212c <ftello64@plt+0x864>
   120ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   120f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   120f4:	subs	r0, r0, #1
   120f8:	sbcs	r1, r1, #0
   120fc:	str	r0, [fp, #-72]	; 0xffffffb8
   12100:	str	r1, [fp, #-76]	; 0xffffffb4
   12104:	blt	1212c <ftello64@plt+0x864>
   12108:	b	1210c <ftello64@plt+0x844>
   1210c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12110:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12114:	subs	r0, r0, #-2147483648	; 0x80000000
   12118:	sbcs	r1, r1, #0
   1211c:	str	r0, [fp, #-80]	; 0xffffffb0
   12120:	str	r1, [fp, #-84]	; 0xffffffac
   12124:	blt	1216c <ftello64@plt+0x8a4>
   12128:	b	1212c <ftello64@plt+0x864>
   1212c:	movw	r0, #61208	; 0xef18
   12130:	movt	r0, #3
   12134:	bl	11730 <gettext@plt>
   12138:	movw	lr, #496	; 0x1f0
   1213c:	movt	lr, #5
   12140:	ldr	lr, [lr]
   12144:	str	r0, [sp, #88]	; 0x58
   12148:	mov	r0, lr
   1214c:	bl	1a3d0 <ftello64@plt+0x8b08>
   12150:	movw	lr, #1
   12154:	str	r0, [sp, #84]	; 0x54
   12158:	mov	r0, lr
   1215c:	movw	r1, #0
   12160:	ldr	r2, [sp, #88]	; 0x58
   12164:	ldr	r3, [sp, #84]	; 0x54
   12168:	bl	116a0 <error@plt>
   1216c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12170:	movw	r1, #372	; 0x174
   12174:	movt	r1, #5
   12178:	str	r0, [r1]
   1217c:	b	12488 <ftello64@plt+0xbc0>
   12180:	movw	r0, #496	; 0x1f0
   12184:	movt	r0, #5
   12188:	ldr	r0, [r0]
   1218c:	movw	r1, #512	; 0x200
   12190:	movt	r1, #5
   12194:	str	r0, [r1]
   12198:	b	12488 <ftello64@plt+0xbc0>
   1219c:	movw	r0, #496	; 0x1f0
   121a0:	movt	r0, #5
   121a4:	ldr	r0, [r0]
   121a8:	movw	r1, #516	; 0x204
   121ac:	movt	r1, #5
   121b0:	str	r0, [r1]
   121b4:	b	12488 <ftello64@plt+0xbc0>
   121b8:	movw	r0, #520	; 0x208
   121bc:	movt	r0, #5
   121c0:	movw	r1, #1
   121c4:	strb	r1, [r0]
   121c8:	b	12488 <ftello64@plt+0xbc0>
   121cc:	b	12488 <ftello64@plt+0xbc0>
   121d0:	movw	r0, #496	; 0x1f0
   121d4:	movt	r0, #5
   121d8:	ldr	r0, [r0]
   121dc:	movw	r1, #0
   121e0:	str	r1, [sp, #80]	; 0x50
   121e4:	ldr	r2, [sp, #80]	; 0x50
   121e8:	sub	r3, fp, #40	; 0x28
   121ec:	movw	ip, #60080	; 0xeab0
   121f0:	movt	ip, #3
   121f4:	str	ip, [sp]
   121f8:	bl	366b8 <ftello64@plt+0x24df0>
   121fc:	cmp	r0, #0
   12200:	bne	12244 <ftello64@plt+0x97c>
   12204:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12208:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1220c:	subs	r0, r0, #1
   12210:	sbcs	r1, r1, #0
   12214:	str	r0, [sp, #76]	; 0x4c
   12218:	str	r1, [sp, #72]	; 0x48
   1221c:	blt	12244 <ftello64@plt+0x97c>
   12220:	b	12224 <ftello64@plt+0x95c>
   12224:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12228:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1222c:	subs	r0, r0, #-2147483648	; 0x80000000
   12230:	sbcs	r1, r1, #0
   12234:	str	r0, [sp, #68]	; 0x44
   12238:	str	r1, [sp, #64]	; 0x40
   1223c:	blt	12284 <ftello64@plt+0x9bc>
   12240:	b	12244 <ftello64@plt+0x97c>
   12244:	movw	r0, #61230	; 0xef2e
   12248:	movt	r0, #3
   1224c:	bl	11730 <gettext@plt>
   12250:	movw	lr, #496	; 0x1f0
   12254:	movt	lr, #5
   12258:	ldr	lr, [lr]
   1225c:	str	r0, [sp, #60]	; 0x3c
   12260:	mov	r0, lr
   12264:	bl	1a3d0 <ftello64@plt+0x8b08>
   12268:	movw	lr, #1
   1226c:	str	r0, [sp, #56]	; 0x38
   12270:	mov	r0, lr
   12274:	movw	r1, #0
   12278:	ldr	r2, [sp, #60]	; 0x3c
   1227c:	ldr	r3, [sp, #56]	; 0x38
   12280:	bl	116a0 <error@plt>
   12284:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12288:	movw	r1, #376	; 0x178
   1228c:	movt	r1, #5
   12290:	str	r0, [r1]
   12294:	b	12488 <ftello64@plt+0xbc0>
   12298:	movw	r0, #521	; 0x209
   1229c:	movt	r0, #5
   122a0:	movw	r1, #1
   122a4:	strb	r1, [r0]
   122a8:	b	12488 <ftello64@plt+0xbc0>
   122ac:	movw	r0, #496	; 0x1f0
   122b0:	movt	r0, #5
   122b4:	ldr	r1, [r0]
   122b8:	movw	r2, #380	; 0x17c
   122bc:	movt	r2, #5
   122c0:	str	r1, [r2]
   122c4:	ldr	r0, [r0]
   122c8:	bl	12aa0 <ftello64@plt+0x11d8>
   122cc:	b	12488 <ftello64@plt+0xbc0>
   122d0:	movw	r0, #496	; 0x1f0
   122d4:	movt	r0, #5
   122d8:	ldr	r0, [r0]
   122dc:	movw	r1, #384	; 0x180
   122e0:	movt	r1, #5
   122e4:	str	r0, [r1]
   122e8:	b	12488 <ftello64@plt+0xbc0>
   122ec:	movw	r0, #524	; 0x20c
   122f0:	movt	r0, #5
   122f4:	movw	r1, #2
   122f8:	str	r1, [r0]
   122fc:	b	12488 <ftello64@plt+0xbc0>
   12300:	movw	r0, #528	; 0x210
   12304:	movt	r0, #5
   12308:	movw	r1, #1
   1230c:	strb	r1, [r0]
   12310:	b	12488 <ftello64@plt+0xbc0>
   12314:	movw	r0, #496	; 0x1f0
   12318:	movt	r0, #5
   1231c:	ldr	r1, [r0]
   12320:	movw	r2, #532	; 0x214
   12324:	movt	r2, #5
   12328:	str	r1, [r2]
   1232c:	ldr	r0, [r0]
   12330:	bl	12aa0 <ftello64@plt+0x11d8>
   12334:	b	12488 <ftello64@plt+0xbc0>
   12338:	movw	r0, #524	; 0x20c
   1233c:	movt	r0, #5
   12340:	movw	r1, #3
   12344:	str	r1, [r0]
   12348:	b	12488 <ftello64@plt+0xbc0>
   1234c:	movw	r0, #496	; 0x1f0
   12350:	movt	r0, #5
   12354:	ldr	r1, [r0]
   12358:	movw	r2, #824	; 0x338
   1235c:	movt	r2, #5
   12360:	str	r1, [r2]
   12364:	ldr	r0, [r0]
   12368:	bl	12aa0 <ftello64@plt+0x11d8>
   1236c:	movw	r0, #824	; 0x338
   12370:	movt	r0, #5
   12374:	ldr	r0, [r0]
   12378:	ldrsb	r0, [r0]
   1237c:	cmp	r0, #0
   12380:	bne	12394 <ftello64@plt+0xacc>
   12384:	movw	r0, #824	; 0x338
   12388:	movt	r0, #5
   1238c:	movw	r1, #0
   12390:	str	r1, [r0]
   12394:	b	12488 <ftello64@plt+0xbc0>
   12398:	movw	r0, #496	; 0x1f0
   1239c:	movt	r0, #5
   123a0:	ldr	r1, [r0]
   123a4:	movw	r0, #392	; 0x188
   123a8:	movt	r0, #5
   123ac:	ldr	r0, [r0]
   123b0:	mov	r2, sp
   123b4:	mov	r3, #1
   123b8:	str	r3, [r2, #8]
   123bc:	str	r0, [r2, #4]
   123c0:	mov	r0, #4
   123c4:	str	r0, [r2]
   123c8:	movw	r0, #61253	; 0xef45
   123cc:	movt	r0, #3
   123d0:	movw	r2, #62476	; 0xf40c
   123d4:	movt	r2, #3
   123d8:	movw	r3, #62468	; 0xf404
   123dc:	movt	r3, #3
   123e0:	str	r3, [sp, #52]	; 0x34
   123e4:	bl	16ea4 <ftello64@plt+0x55dc>
   123e8:	mov	r1, r0
   123ec:	ldr	r2, [sp, #52]	; 0x34
   123f0:	add	r0, r2, r0, lsl #2
   123f4:	ldr	r0, [r0]
   123f8:	movw	r3, #524	; 0x20c
   123fc:	movt	r3, #5
   12400:	str	r0, [r3]
   12404:	str	r1, [sp, #48]	; 0x30
   12408:	b	12488 <ftello64@plt+0xbc0>
   1240c:	movw	r0, #0
   12410:	bl	119c4 <ftello64@plt+0xfc>
   12414:	movw	r0, #492	; 0x1ec
   12418:	movt	r0, #5
   1241c:	ldr	r0, [r0]
   12420:	movw	r1, #388	; 0x184
   12424:	movt	r1, #5
   12428:	ldr	r3, [r1]
   1242c:	movw	r1, #61276	; 0xef5c
   12430:	movt	r1, #3
   12434:	str	r0, [sp, #44]	; 0x2c
   12438:	mov	r0, r1
   1243c:	movw	r1, #61286	; 0xef66
   12440:	movt	r1, #3
   12444:	str	r3, [sp, #40]	; 0x28
   12448:	bl	17b28 <ftello64@plt+0x6260>
   1244c:	ldr	r1, [sp, #44]	; 0x2c
   12450:	str	r0, [sp, #36]	; 0x24
   12454:	mov	r0, r1
   12458:	movw	r1, #61153	; 0xeee1
   1245c:	movt	r1, #3
   12460:	movw	r2, #61262	; 0xef4e
   12464:	movt	r2, #3
   12468:	ldr	r3, [sp, #40]	; 0x28
   1246c:	ldr	lr, [sp, #36]	; 0x24
   12470:	str	lr, [sp]
   12474:	movw	ip, #0
   12478:	str	ip, [sp, #4]
   1247c:	bl	335dc <ftello64@plt+0x21d14>
   12480:	movw	r0, #0
   12484:	bl	11718 <exit@plt>
   12488:	b	11e28 <ftello64@plt+0x560>
   1248c:	movw	r0, #472	; 0x1d8
   12490:	movt	r0, #5
   12494:	ldr	r0, [r0]
   12498:	ldr	r1, [fp, #-8]
   1249c:	cmp	r0, r1
   124a0:	bne	12508 <ftello64@plt+0xc40>
   124a4:	movw	r0, #4
   124a8:	bl	3376c <ftello64@plt+0x21ea4>
   124ac:	movw	lr, #1116	; 0x45c
   124b0:	movt	lr, #5
   124b4:	str	r0, [lr]
   124b8:	movw	r0, #8
   124bc:	bl	3376c <ftello64@plt+0x21ea4>
   124c0:	movw	lr, #1120	; 0x460
   124c4:	movt	lr, #5
   124c8:	str	r0, [lr]
   124cc:	movw	r0, #8
   124d0:	bl	3376c <ftello64@plt+0x21ea4>
   124d4:	movw	lr, #1124	; 0x464
   124d8:	movt	lr, #5
   124dc:	str	r0, [lr]
   124e0:	movw	r0, #1128	; 0x468
   124e4:	movt	r0, #5
   124e8:	movw	lr, #1
   124ec:	str	lr, [r0]
   124f0:	movw	r0, #1116	; 0x45c
   124f4:	movt	r0, #5
   124f8:	ldr	r0, [r0]
   124fc:	movw	lr, #0
   12500:	str	lr, [r0]
   12504:	b	12890 <ftello64@plt+0xfc8>
   12508:	movw	r0, #368	; 0x170
   1250c:	movt	r0, #5
   12510:	ldrb	r0, [r0]
   12514:	tst	r0, #1
   12518:	beq	12678 <ftello64@plt+0xdb0>
   1251c:	ldr	r0, [fp, #-8]
   12520:	movw	r1, #472	; 0x1d8
   12524:	movt	r1, #5
   12528:	ldr	r1, [r1]
   1252c:	sub	r0, r0, r1
   12530:	movw	r1, #1128	; 0x468
   12534:	movt	r1, #5
   12538:	str	r0, [r1]
   1253c:	ldr	r0, [r1]
   12540:	movw	r1, #4
   12544:	bl	338c4 <ftello64@plt+0x21ffc>
   12548:	movw	r1, #1116	; 0x45c
   1254c:	movt	r1, #5
   12550:	str	r0, [r1]
   12554:	movw	r0, #1128	; 0x468
   12558:	movt	r0, #5
   1255c:	ldr	r0, [r0]
   12560:	movw	r1, #8
   12564:	bl	338c4 <ftello64@plt+0x21ffc>
   12568:	movw	r1, #1120	; 0x460
   1256c:	movt	r1, #5
   12570:	str	r0, [r1]
   12574:	movw	r0, #1128	; 0x468
   12578:	movt	r0, #5
   1257c:	ldr	r0, [r0]
   12580:	movw	r1, #8
   12584:	bl	338c4 <ftello64@plt+0x21ffc>
   12588:	movw	r1, #1124	; 0x464
   1258c:	movt	r1, #5
   12590:	str	r0, [r1]
   12594:	movw	r0, #0
   12598:	str	r0, [fp, #-20]	; 0xffffffec
   1259c:	ldr	r0, [fp, #-20]	; 0xffffffec
   125a0:	movw	r1, #1128	; 0x468
   125a4:	movt	r1, #5
   125a8:	ldr	r1, [r1]
   125ac:	cmp	r0, r1
   125b0:	bge	12674 <ftello64@plt+0xdac>
   125b4:	ldr	r0, [fp, #-12]
   125b8:	movw	r1, #472	; 0x1d8
   125bc:	movt	r1, #5
   125c0:	ldr	r1, [r1]
   125c4:	add	r0, r0, r1, lsl #2
   125c8:	ldr	r0, [r0]
   125cc:	ldrsb	r0, [r0]
   125d0:	cmp	r0, #0
   125d4:	beq	12604 <ftello64@plt+0xd3c>
   125d8:	ldr	r0, [fp, #-12]
   125dc:	movw	r1, #472	; 0x1d8
   125e0:	movt	r1, #5
   125e4:	ldr	r1, [r1]
   125e8:	add	r0, r0, r1, lsl #2
   125ec:	ldr	r0, [r0]
   125f0:	movw	r1, #62744	; 0xf518
   125f4:	movt	r1, #3
   125f8:	bl	11538 <strcmp@plt>
   125fc:	cmp	r0, #0
   12600:	bne	12624 <ftello64@plt+0xd5c>
   12604:	movw	r0, #1116	; 0x45c
   12608:	movt	r0, #5
   1260c:	ldr	r0, [r0]
   12610:	ldr	r1, [fp, #-20]	; 0xffffffec
   12614:	add	r0, r0, r1, lsl #2
   12618:	movw	r1, #0
   1261c:	str	r1, [r0]
   12620:	b	12650 <ftello64@plt+0xd88>
   12624:	ldr	r0, [fp, #-12]
   12628:	movw	r1, #472	; 0x1d8
   1262c:	movt	r1, #5
   12630:	ldr	r1, [r1]
   12634:	ldr	r0, [r0, r1, lsl #2]
   12638:	movw	r1, #1116	; 0x45c
   1263c:	movt	r1, #5
   12640:	ldr	r1, [r1]
   12644:	ldr	r2, [fp, #-20]	; 0xffffffec
   12648:	add	r1, r1, r2, lsl #2
   1264c:	str	r0, [r1]
   12650:	movw	r0, #472	; 0x1d8
   12654:	movt	r0, #5
   12658:	ldr	r1, [r0]
   1265c:	add	r1, r1, #1
   12660:	str	r1, [r0]
   12664:	ldr	r0, [fp, #-20]	; 0xffffffec
   12668:	add	r0, r0, #1
   1266c:	str	r0, [fp, #-20]	; 0xffffffec
   12670:	b	1259c <ftello64@plt+0xcd4>
   12674:	b	1288c <ftello64@plt+0xfc4>
   12678:	movw	r0, #1128	; 0x468
   1267c:	movt	r0, #5
   12680:	mov	r1, #1
   12684:	str	r1, [r0]
   12688:	mov	r0, #4
   1268c:	bl	3376c <ftello64@plt+0x21ea4>
   12690:	movw	r1, #1116	; 0x45c
   12694:	movt	r1, #5
   12698:	str	r0, [r1]
   1269c:	mov	r0, #8
   126a0:	str	r0, [sp, #32]
   126a4:	bl	3376c <ftello64@plt+0x21ea4>
   126a8:	movw	r1, #1120	; 0x460
   126ac:	movt	r1, #5
   126b0:	str	r0, [r1]
   126b4:	ldr	r0, [sp, #32]
   126b8:	bl	3376c <ftello64@plt+0x21ea4>
   126bc:	movw	r1, #1124	; 0x464
   126c0:	movt	r1, #5
   126c4:	str	r0, [r1]
   126c8:	ldr	r0, [fp, #-12]
   126cc:	movw	r1, #472	; 0x1d8
   126d0:	movt	r1, #5
   126d4:	ldr	r1, [r1]
   126d8:	add	r0, r0, r1, lsl #2
   126dc:	ldr	r0, [r0]
   126e0:	ldrsb	r0, [r0]
   126e4:	cmp	r0, #0
   126e8:	beq	12718 <ftello64@plt+0xe50>
   126ec:	ldr	r0, [fp, #-12]
   126f0:	movw	r1, #472	; 0x1d8
   126f4:	movt	r1, #5
   126f8:	ldr	r1, [r1]
   126fc:	add	r0, r0, r1, lsl #2
   12700:	ldr	r0, [r0]
   12704:	movw	r1, #62744	; 0xf518
   12708:	movt	r1, #3
   1270c:	bl	11538 <strcmp@plt>
   12710:	cmp	r0, #0
   12714:	bne	12730 <ftello64@plt+0xe68>
   12718:	movw	r0, #1116	; 0x45c
   1271c:	movt	r0, #5
   12720:	ldr	r0, [r0]
   12724:	movw	r1, #0
   12728:	str	r1, [r0]
   1272c:	b	12758 <ftello64@plt+0xe90>
   12730:	ldr	r0, [fp, #-12]
   12734:	movw	r1, #472	; 0x1d8
   12738:	movt	r1, #5
   1273c:	ldr	r1, [r1]
   12740:	add	r0, r0, r1, lsl #2
   12744:	ldr	r0, [r0]
   12748:	movw	r1, #1116	; 0x45c
   1274c:	movt	r1, #5
   12750:	ldr	r1, [r1]
   12754:	str	r0, [r1]
   12758:	movw	r0, #472	; 0x1d8
   1275c:	movt	r0, #5
   12760:	ldr	r1, [r0]
   12764:	add	r1, r1, #1
   12768:	str	r1, [r0]
   1276c:	ldr	r0, [r0]
   12770:	ldr	r1, [fp, #-8]
   12774:	cmp	r0, r1
   12778:	bge	12820 <ftello64@plt+0xf58>
   1277c:	ldr	r0, [fp, #-12]
   12780:	movw	r1, #472	; 0x1d8
   12784:	movt	r1, #5
   12788:	ldr	r1, [r1]
   1278c:	add	r0, r0, r1, lsl #2
   12790:	ldr	r0, [r0]
   12794:	movw	r1, #492	; 0x1ec
   12798:	movt	r1, #5
   1279c:	ldr	r2, [r1]
   127a0:	movw	r1, #61303	; 0xef77
   127a4:	movt	r1, #3
   127a8:	bl	171b8 <ftello64@plt+0x58f0>
   127ac:	movw	r1, #0
   127b0:	cmp	r0, r1
   127b4:	bne	1280c <ftello64@plt+0xf44>
   127b8:	bl	11760 <__errno_location@plt>
   127bc:	ldr	r1, [r0]
   127c0:	ldr	r0, [fp, #-12]
   127c4:	movw	lr, #472	; 0x1d8
   127c8:	movt	lr, #5
   127cc:	ldr	lr, [lr]
   127d0:	add	r0, r0, lr, lsl #2
   127d4:	ldr	r2, [r0]
   127d8:	movw	r0, #0
   127dc:	movw	lr, #3
   127e0:	str	r1, [sp, #28]
   127e4:	mov	r1, lr
   127e8:	bl	1a18c <ftello64@plt+0x88c4>
   127ec:	movw	r1, #1
   127f0:	str	r0, [sp, #24]
   127f4:	mov	r0, r1
   127f8:	ldr	r1, [sp, #28]
   127fc:	movw	r2, #62646	; 0xf4b6
   12800:	movt	r2, #3
   12804:	ldr	r3, [sp, #24]
   12808:	bl	116a0 <error@plt>
   1280c:	movw	r0, #472	; 0x1d8
   12810:	movt	r0, #5
   12814:	ldr	r1, [r0]
   12818:	add	r1, r1, #1
   1281c:	str	r1, [r0]
   12820:	movw	r0, #472	; 0x1d8
   12824:	movt	r0, #5
   12828:	ldr	r0, [r0]
   1282c:	ldr	r1, [fp, #-8]
   12830:	cmp	r0, r1
   12834:	bge	12888 <ftello64@plt+0xfc0>
   12838:	movw	r0, #61305	; 0xef79
   1283c:	movt	r0, #3
   12840:	bl	11730 <gettext@plt>
   12844:	ldr	lr, [fp, #-12]
   12848:	movw	r1, #472	; 0x1d8
   1284c:	movt	r1, #5
   12850:	ldr	r1, [r1]
   12854:	add	r1, lr, r1, lsl #2
   12858:	ldr	r1, [r1]
   1285c:	str	r0, [sp, #20]
   12860:	mov	r0, r1
   12864:	bl	1a3d0 <ftello64@plt+0x8b08>
   12868:	movw	r1, #0
   1286c:	str	r0, [sp, #16]
   12870:	mov	r0, r1
   12874:	ldr	r2, [sp, #20]
   12878:	ldr	r3, [sp, #16]
   1287c:	bl	116a0 <error@plt>
   12880:	movw	r0, #1
   12884:	bl	119c4 <ftello64@plt+0xfc>
   12888:	b	1288c <ftello64@plt+0xfc4>
   1288c:	b	12890 <ftello64@plt+0xfc8>
   12890:	movw	r0, #524	; 0x20c
   12894:	movt	r0, #5
   12898:	ldr	r0, [r0]
   1289c:	cmp	r0, #0
   128a0:	bne	128c8 <ftello64@plt+0x1000>
   128a4:	movw	r0, #368	; 0x170
   128a8:	movt	r0, #5
   128ac:	ldrb	r0, [r0]
   128b0:	tst	r0, #1
   128b4:	movw	r0, #1
   128b8:	moveq	r0, #2
   128bc:	movw	r1, #524	; 0x20c
   128c0:	movt	r1, #5
   128c4:	str	r0, [r1]
   128c8:	bl	12f84 <ftello64@plt+0x16bc>
   128cc:	movw	lr, #504	; 0x1f8
   128d0:	movt	lr, #5
   128d4:	ldr	lr, [lr]
   128d8:	movw	r0, #0
   128dc:	cmp	lr, r0
   128e0:	beq	128f4 <ftello64@plt+0x102c>
   128e4:	movw	r0, #504	; 0x1f8
   128e8:	movt	r0, #5
   128ec:	ldr	r0, [r0]
   128f0:	bl	131ac <ftello64@plt+0x18e4>
   128f4:	movw	r0, #512	; 0x200
   128f8:	movt	r0, #5
   128fc:	ldr	r0, [r0]
   12900:	movw	r1, #0
   12904:	cmp	r0, r1
   12908:	beq	1294c <ftello64@plt+0x1084>
   1290c:	movw	r0, #512	; 0x200
   12910:	movt	r0, #5
   12914:	ldr	r0, [r0]
   12918:	movw	r1, #1132	; 0x46c
   1291c:	movt	r1, #5
   12920:	bl	13268 <ftello64@plt+0x19a0>
   12924:	movw	r0, #1132	; 0x46c
   12928:	movt	r0, #5
   1292c:	ldr	r0, [r0, #8]
   12930:	cmp	r0, #0
   12934:	bne	12948 <ftello64@plt+0x1080>
   12938:	movw	r0, #512	; 0x200
   1293c:	movt	r0, #5
   12940:	movw	r1, #0
   12944:	str	r1, [r0]
   12948:	b	1294c <ftello64@plt+0x1084>
   1294c:	movw	r0, #516	; 0x204
   12950:	movt	r0, #5
   12954:	ldr	r0, [r0]
   12958:	movw	r1, #0
   1295c:	cmp	r0, r1
   12960:	beq	129a4 <ftello64@plt+0x10dc>
   12964:	movw	r0, #516	; 0x204
   12968:	movt	r0, #5
   1296c:	ldr	r0, [r0]
   12970:	movw	r1, #1144	; 0x478
   12974:	movt	r1, #5
   12978:	bl	13268 <ftello64@plt+0x19a0>
   1297c:	movw	r0, #1144	; 0x478
   12980:	movt	r0, #5
   12984:	ldr	r0, [r0, #8]
   12988:	cmp	r0, #0
   1298c:	bne	129a0 <ftello64@plt+0x10d8>
   12990:	movw	r0, #516	; 0x204
   12994:	movt	r0, #5
   12998:	movw	r1, #0
   1299c:	str	r1, [r0]
   129a0:	b	129a4 <ftello64@plt+0x10dc>
   129a4:	movw	r0, #1156	; 0x484
   129a8:	movt	r0, #5
   129ac:	mov	r1, #0
   129b0:	str	r1, [r0]
   129b4:	movw	r0, #1160	; 0x488
   129b8:	movt	r0, #5
   129bc:	str	r1, [r0, #4]
   129c0:	str	r1, [r0]
   129c4:	movw	r0, #1168	; 0x490
   129c8:	movt	r0, #5
   129cc:	movw	r1, #0
   129d0:	str	r1, [r0]
   129d4:	movw	r0, #1172	; 0x494
   129d8:	movt	r0, #5
   129dc:	str	r1, [r0]
   129e0:	str	r1, [fp, #-20]	; 0xffffffec
   129e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   129e8:	movw	r1, #1128	; 0x468
   129ec:	movt	r1, #5
   129f0:	ldr	r1, [r1]
   129f4:	cmp	r0, r1
   129f8:	bge	12a88 <ftello64@plt+0x11c0>
   129fc:	movw	r0, #1124	; 0x464
   12a00:	movt	r0, #5
   12a04:	ldr	r0, [r0]
   12a08:	ldr	r1, [fp, #-20]	; 0xffffffec
   12a0c:	add	r0, r0, r1, lsl #3
   12a10:	str	r0, [fp, #-44]	; 0xffffffd4
   12a14:	movw	r0, #1116	; 0x45c
   12a18:	movt	r0, #5
   12a1c:	ldr	r0, [r0]
   12a20:	ldr	r1, [fp, #-20]	; 0xffffffec
   12a24:	ldr	r0, [r0, r1, lsl #2]
   12a28:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12a2c:	bl	133e4 <ftello64@plt+0x1b1c>
   12a30:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a34:	bl	13558 <ftello64@plt+0x1c90>
   12a38:	movw	r0, #1160	; 0x488
   12a3c:	movt	r0, #5
   12a40:	ldr	r1, [r0]
   12a44:	ldr	lr, [r0, #4]
   12a48:	adds	r1, r1, #1
   12a4c:	adc	lr, lr, #0
   12a50:	str	r1, [r0]
   12a54:	str	lr, [r0, #4]
   12a58:	ldr	r1, [r0]
   12a5c:	ldr	r0, [r0, #4]
   12a60:	movw	lr, #1120	; 0x460
   12a64:	movt	lr, #5
   12a68:	ldr	lr, [lr]
   12a6c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a70:	str	r1, [lr, r2, lsl #3]!
   12a74:	str	r0, [lr, #4]
   12a78:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a7c:	add	r0, r0, #1
   12a80:	str	r0, [fp, #-20]	; 0xffffffec
   12a84:	b	129e4 <ftello64@plt+0x111c>
   12a88:	bl	13fd8 <ftello64@plt+0x2710>
   12a8c:	bl	14020 <ftello64@plt+0x2758>
   12a90:	bl	144b4 <ftello64@plt+0x2bec>
   12a94:	movw	r0, #0
   12a98:	mov	sp, fp
   12a9c:	pop	{fp, pc}
   12aa0:	push	{fp, lr}
   12aa4:	mov	fp, sp
   12aa8:	sub	sp, sp, #56	; 0x38
   12aac:	str	r0, [fp, #-4]
   12ab0:	ldr	r0, [fp, #-4]
   12ab4:	str	r0, [fp, #-8]
   12ab8:	ldr	r0, [fp, #-4]
   12abc:	ldrsb	r0, [r0]
   12ac0:	cmp	r0, #0
   12ac4:	beq	12f70 <ftello64@plt+0x16a8>
   12ac8:	ldr	r0, [fp, #-4]
   12acc:	ldrb	r0, [r0]
   12ad0:	cmp	r0, #92	; 0x5c
   12ad4:	bne	12f4c <ftello64@plt+0x1684>
   12ad8:	ldr	r0, [fp, #-4]
   12adc:	add	r0, r0, #1
   12ae0:	str	r0, [fp, #-4]
   12ae4:	ldr	r0, [fp, #-4]
   12ae8:	ldrb	r0, [r0]
   12aec:	mov	r1, r0
   12af0:	cmp	r0, #0
   12af4:	str	r1, [fp, #-20]	; 0xffffffec
   12af8:	beq	12f10 <ftello64@plt+0x1648>
   12afc:	b	12b00 <ftello64@plt+0x1238>
   12b00:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b04:	cmp	r0, #48	; 0x30
   12b08:	beq	12d2c <ftello64@plt+0x1464>
   12b0c:	b	12b10 <ftello64@plt+0x1248>
   12b10:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b14:	cmp	r0, #97	; 0x61
   12b18:	beq	12dec <ftello64@plt+0x1524>
   12b1c:	b	12b20 <ftello64@plt+0x1258>
   12b20:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b24:	cmp	r0, #98	; 0x62
   12b28:	beq	12e10 <ftello64@plt+0x1548>
   12b2c:	b	12b30 <ftello64@plt+0x1268>
   12b30:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b34:	cmp	r0, #99	; 0x63
   12b38:	beq	12e34 <ftello64@plt+0x156c>
   12b3c:	b	12b40 <ftello64@plt+0x1278>
   12b40:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b44:	cmp	r0, #102	; 0x66
   12b48:	beq	12e5c <ftello64@plt+0x1594>
   12b4c:	b	12b50 <ftello64@plt+0x1288>
   12b50:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b54:	cmp	r0, #110	; 0x6e
   12b58:	beq	12e80 <ftello64@plt+0x15b8>
   12b5c:	b	12b60 <ftello64@plt+0x1298>
   12b60:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b64:	cmp	r0, #114	; 0x72
   12b68:	beq	12ea4 <ftello64@plt+0x15dc>
   12b6c:	b	12b70 <ftello64@plt+0x12a8>
   12b70:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b74:	cmp	r0, #116	; 0x74
   12b78:	beq	12ec8 <ftello64@plt+0x1600>
   12b7c:	b	12b80 <ftello64@plt+0x12b8>
   12b80:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b84:	cmp	r0, #118	; 0x76
   12b88:	beq	12eec <ftello64@plt+0x1624>
   12b8c:	b	12b90 <ftello64@plt+0x12c8>
   12b90:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b94:	cmp	r0, #120	; 0x78
   12b98:	bne	12f14 <ftello64@plt+0x164c>
   12b9c:	b	12ba0 <ftello64@plt+0x12d8>
   12ba0:	movw	r0, #0
   12ba4:	str	r0, [fp, #-12]
   12ba8:	str	r0, [fp, #-16]
   12bac:	ldr	r0, [fp, #-4]
   12bb0:	add	r0, r0, #1
   12bb4:	str	r0, [fp, #-4]
   12bb8:	ldr	r0, [fp, #-16]
   12bbc:	cmp	r0, #3
   12bc0:	movw	r0, #0
   12bc4:	str	r0, [fp, #-24]	; 0xffffffe8
   12bc8:	bge	12c10 <ftello64@plt+0x1348>
   12bcc:	bl	1170c <__ctype_b_loc@plt>
   12bd0:	ldr	r0, [r0]
   12bd4:	ldr	lr, [fp, #-4]
   12bd8:	ldrb	lr, [lr]
   12bdc:	str	r0, [sp, #28]
   12be0:	mov	r0, lr
   12be4:	bl	145a8 <ftello64@plt+0x2ce0>
   12be8:	mov	lr, r0
   12bec:	ldr	r1, [sp, #28]
   12bf0:	add	r0, r1, r0, lsl #1
   12bf4:	ldrh	r0, [r0]
   12bf8:	and	r0, r0, #4096	; 0x1000
   12bfc:	cmp	r0, #0
   12c00:	movw	r0, #0
   12c04:	movne	r0, #1
   12c08:	str	lr, [sp, #24]
   12c0c:	str	r0, [fp, #-24]	; 0xffffffe8
   12c10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c14:	tst	r0, #1
   12c18:	beq	12cdc <ftello64@plt+0x1414>
   12c1c:	ldr	r0, [fp, #-12]
   12c20:	lsl	r0, r0, #4
   12c24:	ldr	r1, [fp, #-4]
   12c28:	ldrb	r1, [r1]
   12c2c:	cmp	r1, #97	; 0x61
   12c30:	str	r0, [sp, #20]
   12c34:	blt	12c60 <ftello64@plt+0x1398>
   12c38:	ldr	r0, [fp, #-4]
   12c3c:	ldrb	r0, [r0]
   12c40:	cmp	r0, #102	; 0x66
   12c44:	bgt	12c60 <ftello64@plt+0x1398>
   12c48:	ldr	r0, [fp, #-4]
   12c4c:	ldrb	r0, [r0]
   12c50:	sub	r0, r0, #97	; 0x61
   12c54:	add	r0, r0, #10
   12c58:	str	r0, [sp, #16]
   12c5c:	b	12cb0 <ftello64@plt+0x13e8>
   12c60:	ldr	r0, [fp, #-4]
   12c64:	ldrb	r0, [r0]
   12c68:	cmp	r0, #65	; 0x41
   12c6c:	blt	12c98 <ftello64@plt+0x13d0>
   12c70:	ldr	r0, [fp, #-4]
   12c74:	ldrb	r0, [r0]
   12c78:	cmp	r0, #70	; 0x46
   12c7c:	bgt	12c98 <ftello64@plt+0x13d0>
   12c80:	ldr	r0, [fp, #-4]
   12c84:	ldrb	r0, [r0]
   12c88:	sub	r0, r0, #65	; 0x41
   12c8c:	add	r0, r0, #10
   12c90:	str	r0, [sp, #12]
   12c94:	b	12ca8 <ftello64@plt+0x13e0>
   12c98:	ldr	r0, [fp, #-4]
   12c9c:	ldrb	r0, [r0]
   12ca0:	sub	r0, r0, #48	; 0x30
   12ca4:	str	r0, [sp, #12]
   12ca8:	ldr	r0, [sp, #12]
   12cac:	str	r0, [sp, #16]
   12cb0:	ldr	r0, [sp, #16]
   12cb4:	ldr	r1, [sp, #20]
   12cb8:	add	r0, r1, r0
   12cbc:	str	r0, [fp, #-12]
   12cc0:	ldr	r0, [fp, #-16]
   12cc4:	add	r0, r0, #1
   12cc8:	str	r0, [fp, #-16]
   12ccc:	ldr	r0, [fp, #-4]
   12cd0:	add	r0, r0, #1
   12cd4:	str	r0, [fp, #-4]
   12cd8:	b	12bb8 <ftello64@plt+0x12f0>
   12cdc:	ldr	r0, [fp, #-16]
   12ce0:	cmp	r0, #0
   12ce4:	bne	12d14 <ftello64@plt+0x144c>
   12ce8:	ldr	r0, [fp, #-8]
   12cec:	add	r1, r0, #1
   12cf0:	str	r1, [fp, #-8]
   12cf4:	movw	r1, #92	; 0x5c
   12cf8:	strb	r1, [r0]
   12cfc:	ldr	r0, [fp, #-8]
   12d00:	add	r1, r0, #1
   12d04:	str	r1, [fp, #-8]
   12d08:	movw	r1, #120	; 0x78
   12d0c:	strb	r1, [r0]
   12d10:	b	12d28 <ftello64@plt+0x1460>
   12d14:	ldr	r0, [fp, #-12]
   12d18:	ldr	r1, [fp, #-8]
   12d1c:	add	r2, r1, #1
   12d20:	str	r2, [fp, #-8]
   12d24:	strb	r0, [r1]
   12d28:	b	12f48 <ftello64@plt+0x1680>
   12d2c:	movw	r0, #0
   12d30:	str	r0, [fp, #-12]
   12d34:	str	r0, [fp, #-16]
   12d38:	ldr	r0, [fp, #-4]
   12d3c:	add	r0, r0, #1
   12d40:	str	r0, [fp, #-4]
   12d44:	ldr	r0, [fp, #-16]
   12d48:	cmp	r0, #3
   12d4c:	movw	r0, #0
   12d50:	str	r0, [sp, #8]
   12d54:	bge	12d90 <ftello64@plt+0x14c8>
   12d58:	ldr	r0, [fp, #-4]
   12d5c:	ldrb	r0, [r0]
   12d60:	cmp	r0, #48	; 0x30
   12d64:	movw	r0, #0
   12d68:	str	r0, [sp, #4]
   12d6c:	blt	12d88 <ftello64@plt+0x14c0>
   12d70:	ldr	r0, [fp, #-4]
   12d74:	ldrb	r0, [r0]
   12d78:	cmp	r0, #55	; 0x37
   12d7c:	movw	r0, #0
   12d80:	movle	r0, #1
   12d84:	str	r0, [sp, #4]
   12d88:	ldr	r0, [sp, #4]
   12d8c:	str	r0, [sp, #8]
   12d90:	ldr	r0, [sp, #8]
   12d94:	tst	r0, #1
   12d98:	beq	12dd4 <ftello64@plt+0x150c>
   12d9c:	ldr	r0, [fp, #-12]
   12da0:	lsl	r0, r0, #3
   12da4:	ldr	r1, [fp, #-4]
   12da8:	ldrb	r1, [r1]
   12dac:	sub	r1, r1, #48	; 0x30
   12db0:	add	r0, r0, r1
   12db4:	str	r0, [fp, #-12]
   12db8:	ldr	r0, [fp, #-16]
   12dbc:	add	r0, r0, #1
   12dc0:	str	r0, [fp, #-16]
   12dc4:	ldr	r0, [fp, #-4]
   12dc8:	add	r0, r0, #1
   12dcc:	str	r0, [fp, #-4]
   12dd0:	b	12d44 <ftello64@plt+0x147c>
   12dd4:	ldr	r0, [fp, #-12]
   12dd8:	ldr	r1, [fp, #-8]
   12ddc:	add	r2, r1, #1
   12de0:	str	r2, [fp, #-8]
   12de4:	strb	r0, [r1]
   12de8:	b	12f48 <ftello64@plt+0x1680>
   12dec:	ldr	r0, [fp, #-8]
   12df0:	add	r1, r0, #1
   12df4:	str	r1, [fp, #-8]
   12df8:	movw	r1, #7
   12dfc:	strb	r1, [r0]
   12e00:	ldr	r0, [fp, #-4]
   12e04:	add	r0, r0, #1
   12e08:	str	r0, [fp, #-4]
   12e0c:	b	12f48 <ftello64@plt+0x1680>
   12e10:	ldr	r0, [fp, #-8]
   12e14:	add	r1, r0, #1
   12e18:	str	r1, [fp, #-8]
   12e1c:	movw	r1, #8
   12e20:	strb	r1, [r0]
   12e24:	ldr	r0, [fp, #-4]
   12e28:	add	r0, r0, #1
   12e2c:	str	r0, [fp, #-4]
   12e30:	b	12f48 <ftello64@plt+0x1680>
   12e34:	b	12e38 <ftello64@plt+0x1570>
   12e38:	ldr	r0, [fp, #-4]
   12e3c:	ldrsb	r0, [r0]
   12e40:	cmp	r0, #0
   12e44:	beq	12e58 <ftello64@plt+0x1590>
   12e48:	ldr	r0, [fp, #-4]
   12e4c:	add	r0, r0, #1
   12e50:	str	r0, [fp, #-4]
   12e54:	b	12e38 <ftello64@plt+0x1570>
   12e58:	b	12f48 <ftello64@plt+0x1680>
   12e5c:	ldr	r0, [fp, #-8]
   12e60:	add	r1, r0, #1
   12e64:	str	r1, [fp, #-8]
   12e68:	movw	r1, #12
   12e6c:	strb	r1, [r0]
   12e70:	ldr	r0, [fp, #-4]
   12e74:	add	r0, r0, #1
   12e78:	str	r0, [fp, #-4]
   12e7c:	b	12f48 <ftello64@plt+0x1680>
   12e80:	ldr	r0, [fp, #-8]
   12e84:	add	r1, r0, #1
   12e88:	str	r1, [fp, #-8]
   12e8c:	movw	r1, #10
   12e90:	strb	r1, [r0]
   12e94:	ldr	r0, [fp, #-4]
   12e98:	add	r0, r0, #1
   12e9c:	str	r0, [fp, #-4]
   12ea0:	b	12f48 <ftello64@plt+0x1680>
   12ea4:	ldr	r0, [fp, #-8]
   12ea8:	add	r1, r0, #1
   12eac:	str	r1, [fp, #-8]
   12eb0:	movw	r1, #13
   12eb4:	strb	r1, [r0]
   12eb8:	ldr	r0, [fp, #-4]
   12ebc:	add	r0, r0, #1
   12ec0:	str	r0, [fp, #-4]
   12ec4:	b	12f48 <ftello64@plt+0x1680>
   12ec8:	ldr	r0, [fp, #-8]
   12ecc:	add	r1, r0, #1
   12ed0:	str	r1, [fp, #-8]
   12ed4:	movw	r1, #9
   12ed8:	strb	r1, [r0]
   12edc:	ldr	r0, [fp, #-4]
   12ee0:	add	r0, r0, #1
   12ee4:	str	r0, [fp, #-4]
   12ee8:	b	12f48 <ftello64@plt+0x1680>
   12eec:	ldr	r0, [fp, #-8]
   12ef0:	add	r1, r0, #1
   12ef4:	str	r1, [fp, #-8]
   12ef8:	movw	r1, #11
   12efc:	strb	r1, [r0]
   12f00:	ldr	r0, [fp, #-4]
   12f04:	add	r0, r0, #1
   12f08:	str	r0, [fp, #-4]
   12f0c:	b	12f48 <ftello64@plt+0x1680>
   12f10:	b	12f48 <ftello64@plt+0x1680>
   12f14:	ldr	r0, [fp, #-8]
   12f18:	add	r1, r0, #1
   12f1c:	str	r1, [fp, #-8]
   12f20:	movw	r1, #92	; 0x5c
   12f24:	strb	r1, [r0]
   12f28:	ldr	r0, [fp, #-4]
   12f2c:	add	r1, r0, #1
   12f30:	str	r1, [fp, #-4]
   12f34:	ldrb	r0, [r0]
   12f38:	ldr	r1, [fp, #-8]
   12f3c:	add	r2, r1, #1
   12f40:	str	r2, [fp, #-8]
   12f44:	strb	r0, [r1]
   12f48:	b	12f6c <ftello64@plt+0x16a4>
   12f4c:	ldr	r0, [fp, #-4]
   12f50:	add	r1, r0, #1
   12f54:	str	r1, [fp, #-4]
   12f58:	ldrb	r0, [r0]
   12f5c:	ldr	r1, [fp, #-8]
   12f60:	add	r2, r1, #1
   12f64:	str	r2, [fp, #-8]
   12f68:	strb	r0, [r1]
   12f6c:	b	12ab8 <ftello64@plt+0x11f0>
   12f70:	ldr	r0, [fp, #-8]
   12f74:	movw	r1, #0
   12f78:	strb	r1, [r0]
   12f7c:	mov	sp, fp
   12f80:	pop	{fp, pc}
   12f84:	push	{fp, lr}
   12f88:	mov	fp, sp
   12f8c:	sub	sp, sp, #8
   12f90:	movw	r0, #508	; 0x1fc
   12f94:	movt	r0, #5
   12f98:	ldrb	r0, [r0]
   12f9c:	tst	r0, #1
   12fa0:	beq	12fe8 <ftello64@plt+0x1720>
   12fa4:	movw	r0, #0
   12fa8:	str	r0, [sp, #4]
   12fac:	ldr	r0, [sp, #4]
   12fb0:	cmp	r0, #256	; 0x100
   12fb4:	bge	12fe4 <ftello64@plt+0x171c>
   12fb8:	ldr	r0, [sp, #4]
   12fbc:	bl	117fc <toupper@plt>
   12fc0:	ldr	lr, [sp, #4]
   12fc4:	movw	r1, #1176	; 0x498
   12fc8:	movt	r1, #5
   12fcc:	add	r1, r1, lr
   12fd0:	strb	r0, [r1]
   12fd4:	ldr	r0, [sp, #4]
   12fd8:	add	r0, r0, #1
   12fdc:	str	r0, [sp, #4]
   12fe0:	b	12fac <ftello64@plt+0x16e4>
   12fe4:	b	12fe8 <ftello64@plt+0x1720>
   12fe8:	movw	r0, #532	; 0x214
   12fec:	movt	r0, #5
   12ff0:	ldr	r0, [r0]
   12ff4:	movw	r1, #0
   12ff8:	cmp	r0, r1
   12ffc:	beq	1302c <ftello64@plt+0x1764>
   13000:	movw	r0, #532	; 0x214
   13004:	movt	r0, #5
   13008:	ldr	r0, [r0]
   1300c:	ldrsb	r0, [r0]
   13010:	cmp	r0, #0
   13014:	bne	13028 <ftello64@plt+0x1760>
   13018:	movw	r0, #532	; 0x214
   1301c:	movt	r0, #5
   13020:	movw	r1, #0
   13024:	str	r1, [r0]
   13028:	b	13084 <ftello64@plt+0x17bc>
   1302c:	movw	r0, #368	; 0x170
   13030:	movt	r0, #5
   13034:	ldrb	r0, [r0]
   13038:	tst	r0, #1
   1303c:	beq	1306c <ftello64@plt+0x17a4>
   13040:	movw	r0, #520	; 0x208
   13044:	movt	r0, #5
   13048:	ldrb	r0, [r0]
   1304c:	tst	r0, #1
   13050:	bne	1306c <ftello64@plt+0x17a4>
   13054:	movw	r0, #532	; 0x214
   13058:	movt	r0, #5
   1305c:	movw	r1, #61971	; 0xf213
   13060:	movt	r1, #3
   13064:	str	r1, [r0]
   13068:	b	13080 <ftello64@plt+0x17b8>
   1306c:	movw	r0, #532	; 0x214
   13070:	movt	r0, #5
   13074:	movw	r1, #60079	; 0xeaaf
   13078:	movt	r1, #3
   1307c:	str	r1, [r0]
   13080:	b	13084 <ftello64@plt+0x17bc>
   13084:	movw	r0, #532	; 0x214
   13088:	movt	r0, #5
   1308c:	ldr	r0, [r0]
   13090:	movw	r1, #0
   13094:	cmp	r0, r1
   13098:	beq	130a8 <ftello64@plt+0x17e0>
   1309c:	movw	r0, #532	; 0x214
   130a0:	movt	r0, #5
   130a4:	bl	145bc <ftello64@plt+0x2cf4>
   130a8:	movw	r0, #824	; 0x338
   130ac:	movt	r0, #5
   130b0:	ldr	r0, [r0]
   130b4:	movw	r1, #0
   130b8:	cmp	r0, r1
   130bc:	beq	130d0 <ftello64@plt+0x1808>
   130c0:	movw	r0, #824	; 0x338
   130c4:	movt	r0, #5
   130c8:	bl	145bc <ftello64@plt+0x2cf4>
   130cc:	b	131a4 <ftello64@plt+0x18dc>
   130d0:	movw	r0, #504	; 0x1f8
   130d4:	movt	r0, #5
   130d8:	ldr	r0, [r0]
   130dc:	movw	r1, #0
   130e0:	cmp	r0, r1
   130e4:	bne	131a0 <ftello64@plt+0x18d8>
   130e8:	movw	r0, #368	; 0x170
   130ec:	movt	r0, #5
   130f0:	ldrb	r0, [r0]
   130f4:	tst	r0, #1
   130f8:	beq	1316c <ftello64@plt+0x18a4>
   130fc:	movw	r0, #0
   13100:	str	r0, [sp, #4]
   13104:	ldr	r0, [sp, #4]
   13108:	cmp	r0, #256	; 0x100
   1310c:	bge	13168 <ftello64@plt+0x18a0>
   13110:	bl	1170c <__ctype_b_loc@plt>
   13114:	ldr	r0, [r0]
   13118:	ldr	lr, [sp, #4]
   1311c:	add	r0, r0, lr, lsl #1
   13120:	ldrh	r0, [r0]
   13124:	and	r0, r0, #1024	; 0x400
   13128:	cmp	r0, #0
   1312c:	movw	r0, #0
   13130:	movne	r0, #1
   13134:	mvn	lr, #0
   13138:	eor	r0, r0, lr
   1313c:	eor	r0, r0, lr
   13140:	and	r0, r0, #1
   13144:	ldr	lr, [sp, #4]
   13148:	movw	r1, #1432	; 0x598
   1314c:	movt	r1, #5
   13150:	add	r1, r1, lr
   13154:	strb	r0, [r1]
   13158:	ldr	r0, [sp, #4]
   1315c:	add	r0, r0, #1
   13160:	str	r0, [sp, #4]
   13164:	b	13104 <ftello64@plt+0x183c>
   13168:	b	1319c <ftello64@plt+0x18d4>
   1316c:	movw	r0, #1432	; 0x598
   13170:	movt	r0, #5
   13174:	str	r0, [sp]
   13178:	movw	r1, #1
   1317c:	and	r1, r1, #255	; 0xff
   13180:	movw	r2, #256	; 0x100
   13184:	bl	11790 <memset@plt>
   13188:	movw	r0, #0
   1318c:	ldr	r1, [sp]
   13190:	strb	r0, [r1, #32]
   13194:	strb	r0, [r1, #9]
   13198:	strb	r0, [r1, #10]
   1319c:	b	131a0 <ftello64@plt+0x18d8>
   131a0:	b	131a4 <ftello64@plt+0x18dc>
   131a4:	mov	sp, fp
   131a8:	pop	{fp, pc}
   131ac:	push	{fp, lr}
   131b0:	mov	fp, sp
   131b4:	sub	sp, sp, #16
   131b8:	str	r0, [fp, #-4]
   131bc:	ldr	r0, [fp, #-4]
   131c0:	add	r1, sp, #4
   131c4:	bl	133e4 <ftello64@plt+0x1b1c>
   131c8:	movw	r0, #1432	; 0x598
   131cc:	movt	r0, #5
   131d0:	movw	r1, #1
   131d4:	and	r1, r1, #255	; 0xff
   131d8:	movw	r2, #256	; 0x100
   131dc:	bl	11790 <memset@plt>
   131e0:	ldr	r0, [sp, #4]
   131e4:	str	r0, [sp]
   131e8:	ldr	r0, [sp]
   131ec:	ldr	r1, [sp, #8]
   131f0:	cmp	r0, r1
   131f4:	bcs	1322c <ftello64@plt+0x1964>
   131f8:	ldr	r0, [sp]
   131fc:	ldrb	r0, [r0]
   13200:	bl	145a8 <ftello64@plt+0x2ce0>
   13204:	and	r0, r0, #255	; 0xff
   13208:	movw	lr, #1432	; 0x598
   1320c:	movt	lr, #5
   13210:	add	r0, lr, r0
   13214:	movw	lr, #0
   13218:	strb	lr, [r0]
   1321c:	ldr	r0, [sp]
   13220:	add	r0, r0, #1
   13224:	str	r0, [sp]
   13228:	b	131e8 <ftello64@plt+0x1920>
   1322c:	movw	r0, #368	; 0x170
   13230:	movt	r0, #5
   13234:	ldrb	r0, [r0]
   13238:	tst	r0, #1
   1323c:	bne	13258 <ftello64@plt+0x1990>
   13240:	movw	r0, #1432	; 0x598
   13244:	movt	r0, #5
   13248:	movw	r1, #0
   1324c:	strb	r1, [r0, #32]
   13250:	strb	r1, [r0, #9]
   13254:	strb	r1, [r0, #10]
   13258:	ldr	r0, [sp, #4]
   1325c:	bl	17178 <ftello64@plt+0x58b0>
   13260:	mov	sp, fp
   13264:	pop	{fp, pc}
   13268:	push	{fp, lr}
   1326c:	mov	fp, sp
   13270:	sub	sp, sp, #32
   13274:	str	r0, [fp, #-4]
   13278:	str	r1, [fp, #-8]
   1327c:	ldr	r0, [fp, #-4]
   13280:	add	r1, sp, #16
   13284:	bl	133e4 <ftello64@plt+0x1b1c>
   13288:	ldr	r0, [fp, #-8]
   1328c:	movw	r1, #0
   13290:	str	r1, [r0]
   13294:	ldr	r0, [fp, #-8]
   13298:	str	r1, [r0, #4]
   1329c:	ldr	r0, [fp, #-8]
   132a0:	str	r1, [r0, #8]
   132a4:	ldr	r0, [sp, #16]
   132a8:	str	r0, [sp, #12]
   132ac:	ldr	r0, [sp, #12]
   132b0:	ldr	r1, [sp, #20]
   132b4:	cmp	r0, r1
   132b8:	bcs	133bc <ftello64@plt+0x1af4>
   132bc:	ldr	r0, [sp, #12]
   132c0:	str	r0, [sp, #8]
   132c4:	ldr	r0, [sp, #12]
   132c8:	ldr	r1, [sp, #20]
   132cc:	cmp	r0, r1
   132d0:	movw	r0, #0
   132d4:	str	r0, [sp, #4]
   132d8:	bcs	132f4 <ftello64@plt+0x1a2c>
   132dc:	ldr	r0, [sp, #12]
   132e0:	ldrb	r0, [r0]
   132e4:	cmp	r0, #10
   132e8:	movw	r0, #0
   132ec:	movne	r0, #1
   132f0:	str	r0, [sp, #4]
   132f4:	ldr	r0, [sp, #4]
   132f8:	tst	r0, #1
   132fc:	beq	13310 <ftello64@plt+0x1a48>
   13300:	ldr	r0, [sp, #12]
   13304:	add	r0, r0, #1
   13308:	str	r0, [sp, #12]
   1330c:	b	132c4 <ftello64@plt+0x19fc>
   13310:	ldr	r0, [sp, #12]
   13314:	ldr	r1, [sp, #8]
   13318:	cmp	r0, r1
   1331c:	bls	1339c <ftello64@plt+0x1ad4>
   13320:	ldr	r0, [fp, #-8]
   13324:	ldr	r0, [r0, #8]
   13328:	ldr	r1, [fp, #-8]
   1332c:	ldr	r1, [r1, #4]
   13330:	cmp	r0, r1
   13334:	bne	13358 <ftello64@plt+0x1a90>
   13338:	ldr	r0, [fp, #-8]
   1333c:	ldr	r0, [r0]
   13340:	ldr	r1, [fp, #-8]
   13344:	add	r1, r1, #4
   13348:	movw	r2, #8
   1334c:	bl	33948 <ftello64@plt+0x22080>
   13350:	ldr	r1, [fp, #-8]
   13354:	str	r0, [r1]
   13358:	ldr	r0, [sp, #8]
   1335c:	ldr	r1, [fp, #-8]
   13360:	ldr	r2, [r1]
   13364:	ldr	r1, [r1, #8]
   13368:	str	r0, [r2, r1, lsl #3]
   1336c:	ldr	r0, [sp, #12]
   13370:	ldr	r1, [sp, #8]
   13374:	sub	r0, r0, r1
   13378:	ldr	r1, [fp, #-8]
   1337c:	ldr	r2, [r1]
   13380:	ldr	r1, [r1, #8]
   13384:	add	r1, r2, r1, lsl #3
   13388:	str	r0, [r1, #4]
   1338c:	ldr	r0, [fp, #-8]
   13390:	ldr	r1, [r0, #8]
   13394:	add	r1, r1, #1
   13398:	str	r1, [r0, #8]
   1339c:	ldr	r0, [sp, #12]
   133a0:	ldr	r1, [sp, #20]
   133a4:	cmp	r0, r1
   133a8:	bcs	133b8 <ftello64@plt+0x1af0>
   133ac:	ldr	r0, [sp, #12]
   133b0:	add	r0, r0, #1
   133b4:	str	r0, [sp, #12]
   133b8:	b	132ac <ftello64@plt+0x19e4>
   133bc:	ldr	r0, [fp, #-8]
   133c0:	ldr	r0, [r0]
   133c4:	ldr	r1, [fp, #-8]
   133c8:	ldr	r1, [r1, #8]
   133cc:	movw	r2, #8
   133d0:	movw	r3, #18120	; 0x46c8
   133d4:	movt	r3, #1
   133d8:	bl	11844 <qsort@plt>
   133dc:	mov	sp, fp
   133e0:	pop	{fp, pc}
   133e4:	push	{fp, lr}
   133e8:	mov	fp, sp
   133ec:	sub	sp, sp, #40	; 0x28
   133f0:	str	r0, [fp, #-4]
   133f4:	str	r1, [fp, #-8]
   133f8:	ldr	r0, [fp, #-4]
   133fc:	movw	r1, #0
   13400:	cmp	r0, r1
   13404:	movw	r0, #1
   13408:	str	r0, [sp, #20]
   1340c:	beq	13448 <ftello64@plt+0x1b80>
   13410:	ldr	r0, [fp, #-4]
   13414:	ldrsb	r0, [r0]
   13418:	cmp	r0, #0
   1341c:	movw	r0, #1
   13420:	str	r0, [sp, #20]
   13424:	beq	13448 <ftello64@plt+0x1b80>
   13428:	ldr	r0, [fp, #-4]
   1342c:	movw	r1, #62744	; 0xf518
   13430:	movt	r1, #3
   13434:	bl	11538 <strcmp@plt>
   13438:	cmp	r0, #0
   1343c:	movw	r0, #0
   13440:	moveq	r0, #1
   13444:	str	r0, [sp, #20]
   13448:	ldr	r0, [sp, #20]
   1344c:	and	r0, r0, #1
   13450:	strb	r0, [fp, #-13]
   13454:	ldrb	r0, [fp, #-13]
   13458:	tst	r0, #1
   1345c:	beq	13484 <ftello64@plt+0x1bbc>
   13460:	movw	r0, #488	; 0x1e8
   13464:	movt	r0, #5
   13468:	ldr	r0, [r0]
   1346c:	movw	r1, #0
   13470:	sub	r2, fp, #12
   13474:	bl	1a508 <ftello64@plt+0x8c40>
   13478:	ldr	r1, [fp, #-8]
   1347c:	str	r0, [r1]
   13480:	b	1349c <ftello64@plt+0x1bd4>
   13484:	ldr	r0, [fp, #-4]
   13488:	movw	r1, #0
   1348c:	sub	r2, fp, #12
   13490:	bl	1a8ec <ftello64@plt+0x9024>
   13494:	ldr	r1, [fp, #-8]
   13498:	str	r0, [r1]
   1349c:	ldr	r0, [fp, #-8]
   134a0:	ldr	r0, [r0]
   134a4:	movw	r1, #0
   134a8:	cmp	r0, r1
   134ac:	bne	1351c <ftello64@plt+0x1c54>
   134b0:	bl	11760 <__errno_location@plt>
   134b4:	ldr	r1, [r0]
   134b8:	ldrb	r0, [fp, #-13]
   134bc:	tst	r0, #1
   134c0:	str	r1, [sp, #16]
   134c4:	beq	134d8 <ftello64@plt+0x1c10>
   134c8:	movw	r0, #62744	; 0xf518
   134cc:	movt	r0, #3
   134d0:	str	r0, [sp, #12]
   134d4:	b	134e0 <ftello64@plt+0x1c18>
   134d8:	ldr	r0, [fp, #-4]
   134dc:	str	r0, [sp, #12]
   134e0:	ldr	r0, [sp, #12]
   134e4:	movw	r1, #0
   134e8:	str	r0, [sp, #8]
   134ec:	mov	r0, r1
   134f0:	movw	r1, #3
   134f4:	ldr	r2, [sp, #8]
   134f8:	bl	1a18c <ftello64@plt+0x88c4>
   134fc:	movw	r1, #1
   13500:	str	r0, [sp, #4]
   13504:	mov	r0, r1
   13508:	ldr	r1, [sp, #16]
   1350c:	movw	r2, #62646	; 0xf4b6
   13510:	movt	r2, #3
   13514:	ldr	r3, [sp, #4]
   13518:	bl	116a0 <error@plt>
   1351c:	ldrb	r0, [fp, #-13]
   13520:	tst	r0, #1
   13524:	beq	13538 <ftello64@plt+0x1c70>
   13528:	movw	r0, #488	; 0x1e8
   1352c:	movt	r0, #5
   13530:	ldr	r0, [r0]
   13534:	bl	1182c <clearerr_unlocked@plt>
   13538:	ldr	r0, [fp, #-8]
   1353c:	ldr	r0, [r0]
   13540:	ldr	r1, [fp, #-12]
   13544:	add	r0, r0, r1
   13548:	ldr	r1, [fp, #-8]
   1354c:	str	r0, [r1, #4]
   13550:	mov	sp, fp
   13554:	pop	{fp, pc}
   13558:	push	{fp, lr}
   1355c:	mov	fp, sp
   13560:	sub	sp, sp, #192	; 0xc0
   13564:	str	r0, [fp, #-4]
   13568:	movw	r0, #1124	; 0x464
   1356c:	movt	r0, #5
   13570:	ldr	r0, [r0]
   13574:	ldr	r1, [fp, #-4]
   13578:	add	r0, r0, r1, lsl #3
   1357c:	str	r0, [fp, #-60]	; 0xffffffc4
   13580:	movw	r0, #0
   13584:	str	r0, [fp, #-24]	; 0xffffffe8
   13588:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1358c:	ldr	r0, [r0]
   13590:	str	r0, [fp, #-16]
   13594:	ldr	r0, [fp, #-16]
   13598:	str	r0, [fp, #-20]	; 0xffffffec
   1359c:	movw	r0, #520	; 0x208
   135a0:	movt	r0, #5
   135a4:	ldrb	r0, [r0]
   135a8:	tst	r0, #1
   135ac:	beq	136c8 <ftello64@plt+0x1e00>
   135b0:	b	135b4 <ftello64@plt+0x1cec>
   135b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   135b8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   135bc:	ldr	r1, [r1, #4]
   135c0:	cmp	r0, r1
   135c4:	movw	r0, #0
   135c8:	str	r0, [fp, #-68]	; 0xffffffbc
   135cc:	bcs	1361c <ftello64@plt+0x1d54>
   135d0:	bl	1170c <__ctype_b_loc@plt>
   135d4:	ldr	r0, [r0]
   135d8:	ldr	lr, [fp, #-20]	; 0xffffffec
   135dc:	ldrb	lr, [lr]
   135e0:	str	r0, [fp, #-72]	; 0xffffffb8
   135e4:	mov	r0, lr
   135e8:	bl	145a8 <ftello64@plt+0x2ce0>
   135ec:	mov	lr, r0
   135f0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   135f4:	add	r0, r1, r0, lsl #1
   135f8:	ldrh	r0, [r0]
   135fc:	and	r0, r0, #8192	; 0x2000
   13600:	cmp	r0, #0
   13604:	movw	r0, #0
   13608:	movne	r0, #1
   1360c:	mvn	r2, #0
   13610:	eor	r0, r0, r2
   13614:	str	lr, [fp, #-76]	; 0xffffffb4
   13618:	str	r0, [fp, #-68]	; 0xffffffbc
   1361c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13620:	tst	r0, #1
   13624:	beq	13638 <ftello64@plt+0x1d70>
   13628:	ldr	r0, [fp, #-20]	; 0xffffffec
   1362c:	add	r0, r0, #1
   13630:	str	r0, [fp, #-20]	; 0xffffffec
   13634:	b	135b4 <ftello64@plt+0x1cec>
   13638:	ldr	r0, [fp, #-20]	; 0xffffffec
   1363c:	ldr	r1, [fp, #-16]
   13640:	sub	r0, r0, r1
   13644:	str	r0, [fp, #-24]	; 0xffffffe8
   13648:	ldr	r0, [fp, #-20]	; 0xffffffec
   1364c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13650:	ldr	r1, [r1, #4]
   13654:	cmp	r0, r1
   13658:	movw	r0, #0
   1365c:	str	r0, [fp, #-80]	; 0xffffffb0
   13660:	bcs	136a8 <ftello64@plt+0x1de0>
   13664:	bl	1170c <__ctype_b_loc@plt>
   13668:	ldr	r0, [r0]
   1366c:	ldr	lr, [fp, #-20]	; 0xffffffec
   13670:	ldrb	lr, [lr]
   13674:	str	r0, [fp, #-84]	; 0xffffffac
   13678:	mov	r0, lr
   1367c:	bl	145a8 <ftello64@plt+0x2ce0>
   13680:	mov	lr, r0
   13684:	ldr	r1, [fp, #-84]	; 0xffffffac
   13688:	add	r0, r1, r0, lsl #1
   1368c:	ldrh	r0, [r0]
   13690:	and	r0, r0, #8192	; 0x2000
   13694:	cmp	r0, #0
   13698:	movw	r0, #0
   1369c:	movne	r0, #1
   136a0:	str	lr, [fp, #-88]	; 0xffffffa8
   136a4:	str	r0, [fp, #-80]	; 0xffffffb0
   136a8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   136ac:	tst	r0, #1
   136b0:	beq	136c4 <ftello64@plt+0x1dfc>
   136b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   136b8:	add	r0, r0, #1
   136bc:	str	r0, [fp, #-20]	; 0xffffffec
   136c0:	b	13648 <ftello64@plt+0x1d80>
   136c4:	b	136c8 <ftello64@plt+0x1e00>
   136c8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   136cc:	ldr	r0, [r0]
   136d0:	str	r0, [fp, #-8]
   136d4:	ldr	r0, [fp, #-8]
   136d8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   136dc:	ldr	r1, [r1, #4]
   136e0:	cmp	r0, r1
   136e4:	bcs	13fd0 <ftello64@plt+0x2708>
   136e8:	ldr	r0, [fp, #-8]
   136ec:	str	r0, [fp, #-40]	; 0xffffffd8
   136f0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   136f4:	ldr	r0, [r0, #4]
   136f8:	str	r0, [fp, #-56]	; 0xffffffc8
   136fc:	movw	r0, #532	; 0x214
   13700:	movt	r0, #5
   13704:	ldr	r0, [r0]
   13708:	movw	r1, #0
   1370c:	cmp	r0, r1
   13710:	beq	13800 <ftello64@plt+0x1f38>
   13714:	ldr	r0, [fp, #-8]
   13718:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1371c:	ldr	r1, [r1, #4]
   13720:	sub	r1, r1, r0
   13724:	movw	r2, #1688	; 0x698
   13728:	movt	r2, #5
   1372c:	mov	r3, sp
   13730:	str	r2, [r3, #4]
   13734:	str	r1, [r3]
   13738:	movw	r2, #532	; 0x214
   1373c:	movt	r2, #5
   13740:	add	r2, r2, #4
   13744:	mov	r3, #0
   13748:	str	r0, [fp, #-92]	; 0xffffffa4
   1374c:	mov	r0, r2
   13750:	ldr	r2, [fp, #-92]	; 0xffffffa4
   13754:	str	r1, [sp, #96]	; 0x60
   13758:	mov	r1, r2
   1375c:	ldr	r2, [sp, #96]	; 0x60
   13760:	bl	1d370 <ftello64@plt+0xbaa8>
   13764:	mov	r1, r0
   13768:	cmn	r0, #2
   1376c:	str	r1, [sp, #92]	; 0x5c
   13770:	beq	13798 <ftello64@plt+0x1ed0>
   13774:	b	13778 <ftello64@plt+0x1eb0>
   13778:	ldr	r0, [sp, #92]	; 0x5c
   1377c:	cmn	r0, #1
   13780:	beq	1379c <ftello64@plt+0x1ed4>
   13784:	b	13788 <ftello64@plt+0x1ec0>
   13788:	ldr	r0, [sp, #92]	; 0x5c
   1378c:	cmp	r0, #0
   13790:	beq	137a0 <ftello64@plt+0x1ed8>
   13794:	b	137e0 <ftello64@plt+0x1f18>
   13798:	bl	148d0 <ftello64@plt+0x3008>
   1379c:	b	137fc <ftello64@plt+0x1f34>
   137a0:	movw	r0, #62022	; 0xf246
   137a4:	movt	r0, #3
   137a8:	bl	11730 <gettext@plt>
   137ac:	movw	lr, #532	; 0x214
   137b0:	movt	lr, #5
   137b4:	ldr	lr, [lr]
   137b8:	str	r0, [sp, #88]	; 0x58
   137bc:	mov	r0, lr
   137c0:	bl	1a3d0 <ftello64@plt+0x8b08>
   137c4:	movw	lr, #1
   137c8:	str	r0, [sp, #84]	; 0x54
   137cc:	mov	r0, lr
   137d0:	movw	r1, #0
   137d4:	ldr	r2, [sp, #88]	; 0x58
   137d8:	ldr	r3, [sp, #84]	; 0x54
   137dc:	bl	116a0 <error@plt>
   137e0:	ldr	r0, [fp, #-8]
   137e4:	movw	r1, #1688	; 0x698
   137e8:	movt	r1, #5
   137ec:	ldr	r1, [r1, #8]
   137f0:	ldr	r1, [r1]
   137f4:	add	r0, r0, r1
   137f8:	str	r0, [fp, #-56]	; 0xffffffc8
   137fc:	b	13800 <ftello64@plt+0x1f38>
   13800:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13804:	str	r0, [fp, #-44]	; 0xffffffd4
   13808:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1380c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13810:	cmp	r0, r1
   13814:	movw	r0, #0
   13818:	str	r0, [sp, #80]	; 0x50
   1381c:	bls	13864 <ftello64@plt+0x1f9c>
   13820:	bl	1170c <__ctype_b_loc@plt>
   13824:	ldr	r0, [r0]
   13828:	ldr	lr, [fp, #-44]	; 0xffffffd4
   1382c:	ldrb	lr, [lr, #-1]
   13830:	str	r0, [sp, #76]	; 0x4c
   13834:	mov	r0, lr
   13838:	bl	145a8 <ftello64@plt+0x2ce0>
   1383c:	mov	lr, r0
   13840:	ldr	r1, [sp, #76]	; 0x4c
   13844:	add	r0, r1, r0, lsl #1
   13848:	ldrh	r0, [r0]
   1384c:	and	r0, r0, #8192	; 0x2000
   13850:	cmp	r0, #0
   13854:	movw	r0, #0
   13858:	movne	r0, #1
   1385c:	str	lr, [sp, #72]	; 0x48
   13860:	str	r0, [sp, #80]	; 0x50
   13864:	ldr	r0, [sp, #80]	; 0x50
   13868:	tst	r0, #1
   1386c:	beq	13884 <ftello64@plt+0x1fbc>
   13870:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13874:	mvn	r1, #0
   13878:	add	r0, r0, r1
   1387c:	str	r0, [fp, #-44]	; 0xffffffd4
   13880:	b	13808 <ftello64@plt+0x1f40>
   13884:	b	13888 <ftello64@plt+0x1fc0>
   13888:	movw	r0, #824	; 0x338
   1388c:	movt	r0, #5
   13890:	ldr	r0, [r0]
   13894:	movw	r1, #0
   13898:	cmp	r0, r1
   1389c:	beq	13944 <ftello64@plt+0x207c>
   138a0:	movw	r0, #824	; 0x338
   138a4:	movt	r0, #5
   138a8:	add	r0, r0, #4
   138ac:	ldr	r1, [fp, #-8]
   138b0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   138b4:	ldr	r3, [fp, #-8]
   138b8:	sub	r2, r2, r3
   138bc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   138c0:	ldr	ip, [fp, #-8]
   138c4:	sub	r3, r3, ip
   138c8:	movw	ip, #0
   138cc:	str	r3, [sp, #68]	; 0x44
   138d0:	mov	r3, ip
   138d4:	ldr	ip, [sp, #68]	; 0x44
   138d8:	str	ip, [sp]
   138dc:	movw	lr, #1700	; 0x6a4
   138e0:	movt	lr, #5
   138e4:	str	lr, [sp, #4]
   138e8:	bl	1d370 <ftello64@plt+0xbaa8>
   138ec:	str	r0, [fp, #-64]	; 0xffffffc0
   138f0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   138f4:	cmn	r0, #2
   138f8:	bne	13900 <ftello64@plt+0x2038>
   138fc:	bl	148d0 <ftello64@plt+0x3008>
   13900:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13904:	cmn	r0, #1
   13908:	bne	13910 <ftello64@plt+0x2048>
   1390c:	b	13fc0 <ftello64@plt+0x26f8>
   13910:	ldr	r0, [fp, #-8]
   13914:	movw	r1, #1700	; 0x6a4
   13918:	movt	r1, #5
   1391c:	ldr	r2, [r1, #4]
   13920:	ldr	r2, [r2]
   13924:	add	r0, r0, r2
   13928:	str	r0, [fp, #-48]	; 0xffffffd0
   1392c:	ldr	r0, [fp, #-8]
   13930:	ldr	r1, [r1, #8]
   13934:	ldr	r1, [r1]
   13938:	add	r0, r0, r1
   1393c:	str	r0, [fp, #-52]	; 0xffffffcc
   13940:	b	13a40 <ftello64@plt+0x2178>
   13944:	ldr	r0, [fp, #-8]
   13948:	str	r0, [fp, #-12]
   1394c:	ldr	r0, [fp, #-12]
   13950:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13954:	cmp	r0, r1
   13958:	movw	r0, #0
   1395c:	str	r0, [sp, #64]	; 0x40
   13960:	bcs	1399c <ftello64@plt+0x20d4>
   13964:	ldr	r0, [fp, #-12]
   13968:	ldrb	r0, [r0]
   1396c:	bl	145a8 <ftello64@plt+0x2ce0>
   13970:	and	r0, r0, #255	; 0xff
   13974:	movw	lr, #1432	; 0x598
   13978:	movt	lr, #5
   1397c:	add	r0, lr, r0
   13980:	ldrsb	r0, [r0]
   13984:	cmp	r0, #0
   13988:	movw	r0, #0
   1398c:	movne	r0, #1
   13990:	mvn	lr, #0
   13994:	eor	r0, r0, lr
   13998:	str	r0, [sp, #64]	; 0x40
   1399c:	ldr	r0, [sp, #64]	; 0x40
   139a0:	tst	r0, #1
   139a4:	beq	139b8 <ftello64@plt+0x20f0>
   139a8:	ldr	r0, [fp, #-12]
   139ac:	add	r0, r0, #1
   139b0:	str	r0, [fp, #-12]
   139b4:	b	1394c <ftello64@plt+0x2084>
   139b8:	ldr	r0, [fp, #-12]
   139bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   139c0:	cmp	r0, r1
   139c4:	bne	139cc <ftello64@plt+0x2104>
   139c8:	b	13fc0 <ftello64@plt+0x26f8>
   139cc:	ldr	r0, [fp, #-12]
   139d0:	str	r0, [fp, #-48]	; 0xffffffd0
   139d4:	ldr	r0, [fp, #-12]
   139d8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   139dc:	cmp	r0, r1
   139e0:	movw	r0, #0
   139e4:	str	r0, [sp, #60]	; 0x3c
   139e8:	bcs	13a1c <ftello64@plt+0x2154>
   139ec:	ldr	r0, [fp, #-12]
   139f0:	ldrb	r0, [r0]
   139f4:	bl	145a8 <ftello64@plt+0x2ce0>
   139f8:	and	r0, r0, #255	; 0xff
   139fc:	movw	lr, #1432	; 0x598
   13a00:	movt	lr, #5
   13a04:	add	r0, lr, r0
   13a08:	ldrb	r0, [r0]
   13a0c:	cmp	r0, #0
   13a10:	movw	r0, #0
   13a14:	movne	r0, #1
   13a18:	str	r0, [sp, #60]	; 0x3c
   13a1c:	ldr	r0, [sp, #60]	; 0x3c
   13a20:	tst	r0, #1
   13a24:	beq	13a38 <ftello64@plt+0x2170>
   13a28:	ldr	r0, [fp, #-12]
   13a2c:	add	r0, r0, #1
   13a30:	str	r0, [fp, #-12]
   13a34:	b	139d4 <ftello64@plt+0x210c>
   13a38:	ldr	r0, [fp, #-12]
   13a3c:	str	r0, [fp, #-52]	; 0xffffffcc
   13a40:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13a44:	str	r0, [fp, #-8]
   13a48:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13a4c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   13a50:	cmp	r0, r1
   13a54:	bne	13a68 <ftello64@plt+0x21a0>
   13a58:	ldr	r0, [fp, #-8]
   13a5c:	add	r0, r0, #1
   13a60:	str	r0, [fp, #-8]
   13a64:	b	13888 <ftello64@plt+0x1fc0>
   13a68:	ldr	r0, [fp, #-8]
   13a6c:	str	r0, [fp, #-32]	; 0xffffffe0
   13a70:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13a74:	ldr	r1, [fp, #-48]	; 0xffffffd0
   13a78:	sub	r0, r0, r1
   13a7c:	str	r0, [fp, #-28]	; 0xffffffe4
   13a80:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13a84:	ldr	r1, [fp, #-8]
   13a88:	add	r0, r1, r0
   13a8c:	str	r0, [fp, #-8]
   13a90:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13a94:	movw	r1, #1168	; 0x490
   13a98:	movt	r1, #5
   13a9c:	ldr	r1, [r1]
   13aa0:	cmp	r0, r1
   13aa4:	ble	13ab8 <ftello64@plt+0x21f0>
   13aa8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13aac:	movw	r1, #1168	; 0x490
   13ab0:	movt	r1, #5
   13ab4:	str	r0, [r1]
   13ab8:	movw	r0, #520	; 0x208
   13abc:	movt	r0, #5
   13ac0:	ldrb	r0, [r0]
   13ac4:	tst	r0, #1
   13ac8:	beq	13be4 <ftello64@plt+0x231c>
   13acc:	b	13ad0 <ftello64@plt+0x2208>
   13ad0:	ldr	r0, [fp, #-20]	; 0xffffffec
   13ad4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13ad8:	cmp	r0, r1
   13adc:	bcs	13bcc <ftello64@plt+0x2304>
   13ae0:	ldr	r0, [fp, #-20]	; 0xffffffec
   13ae4:	ldrb	r0, [r0]
   13ae8:	cmp	r0, #10
   13aec:	bne	13bbc <ftello64@plt+0x22f4>
   13af0:	movw	r0, #1160	; 0x488
   13af4:	movt	r0, #5
   13af8:	ldr	r1, [r0]
   13afc:	ldr	r2, [r0, #4]
   13b00:	adds	r1, r1, #1
   13b04:	adc	r2, r2, #0
   13b08:	str	r1, [r0]
   13b0c:	str	r2, [r0, #4]
   13b10:	ldr	r0, [fp, #-20]	; 0xffffffec
   13b14:	add	r0, r0, #1
   13b18:	str	r0, [fp, #-20]	; 0xffffffec
   13b1c:	ldr	r0, [fp, #-20]	; 0xffffffec
   13b20:	str	r0, [fp, #-16]
   13b24:	ldr	r0, [fp, #-20]	; 0xffffffec
   13b28:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13b2c:	ldr	r1, [r1, #4]
   13b30:	cmp	r0, r1
   13b34:	movw	r0, #0
   13b38:	str	r0, [sp, #56]	; 0x38
   13b3c:	bcs	13b8c <ftello64@plt+0x22c4>
   13b40:	bl	1170c <__ctype_b_loc@plt>
   13b44:	ldr	r0, [r0]
   13b48:	ldr	lr, [fp, #-20]	; 0xffffffec
   13b4c:	ldrb	lr, [lr]
   13b50:	str	r0, [sp, #52]	; 0x34
   13b54:	mov	r0, lr
   13b58:	bl	145a8 <ftello64@plt+0x2ce0>
   13b5c:	mov	lr, r0
   13b60:	ldr	r1, [sp, #52]	; 0x34
   13b64:	add	r0, r1, r0, lsl #1
   13b68:	ldrh	r0, [r0]
   13b6c:	and	r0, r0, #8192	; 0x2000
   13b70:	cmp	r0, #0
   13b74:	movw	r0, #0
   13b78:	movne	r0, #1
   13b7c:	mvn	r2, #0
   13b80:	eor	r0, r0, r2
   13b84:	str	lr, [sp, #48]	; 0x30
   13b88:	str	r0, [sp, #56]	; 0x38
   13b8c:	ldr	r0, [sp, #56]	; 0x38
   13b90:	tst	r0, #1
   13b94:	beq	13ba8 <ftello64@plt+0x22e0>
   13b98:	ldr	r0, [fp, #-20]	; 0xffffffec
   13b9c:	add	r0, r0, #1
   13ba0:	str	r0, [fp, #-20]	; 0xffffffec
   13ba4:	b	13b24 <ftello64@plt+0x225c>
   13ba8:	ldr	r0, [fp, #-20]	; 0xffffffec
   13bac:	ldr	r1, [fp, #-16]
   13bb0:	sub	r0, r0, r1
   13bb4:	str	r0, [fp, #-24]	; 0xffffffe8
   13bb8:	b	13bc8 <ftello64@plt+0x2300>
   13bbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   13bc0:	add	r0, r0, #1
   13bc4:	str	r0, [fp, #-20]	; 0xffffffec
   13bc8:	b	13ad0 <ftello64@plt+0x2208>
   13bcc:	ldr	r0, [fp, #-20]	; 0xffffffec
   13bd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13bd4:	cmp	r0, r1
   13bd8:	bls	13be0 <ftello64@plt+0x2318>
   13bdc:	b	13888 <ftello64@plt+0x1fc0>
   13be0:	b	13be4 <ftello64@plt+0x231c>
   13be4:	movw	r0, #512	; 0x200
   13be8:	movt	r0, #5
   13bec:	ldr	r0, [r0]
   13bf0:	movw	r1, #0
   13bf4:	cmp	r0, r1
   13bf8:	beq	13c18 <ftello64@plt+0x2350>
   13bfc:	sub	r0, fp, #32
   13c00:	movw	r1, #1132	; 0x46c
   13c04:	movt	r1, #5
   13c08:	bl	1490c <ftello64@plt+0x3044>
   13c0c:	tst	r0, #1
   13c10:	beq	13c18 <ftello64@plt+0x2350>
   13c14:	b	13888 <ftello64@plt+0x1fc0>
   13c18:	movw	r0, #516	; 0x204
   13c1c:	movt	r0, #5
   13c20:	ldr	r0, [r0]
   13c24:	movw	r1, #0
   13c28:	cmp	r0, r1
   13c2c:	beq	13c4c <ftello64@plt+0x2384>
   13c30:	sub	r0, fp, #32
   13c34:	movw	r1, #1144	; 0x478
   13c38:	movt	r1, #5
   13c3c:	bl	1490c <ftello64@plt+0x3044>
   13c40:	tst	r0, #1
   13c44:	bne	13c4c <ftello64@plt+0x2384>
   13c48:	b	13888 <ftello64@plt+0x1fc0>
   13c4c:	movw	r0, #1156	; 0x484
   13c50:	movt	r0, #5
   13c54:	ldr	r0, [r0]
   13c58:	movw	r1, #1712	; 0x6b0
   13c5c:	movt	r1, #5
   13c60:	ldr	r1, [r1]
   13c64:	cmp	r0, r1
   13c68:	bne	13c94 <ftello64@plt+0x23cc>
   13c6c:	movw	r0, #1716	; 0x6b4
   13c70:	movt	r0, #5
   13c74:	ldr	r0, [r0]
   13c78:	movw	r1, #1712	; 0x6b0
   13c7c:	movt	r1, #5
   13c80:	movw	r2, #32
   13c84:	bl	33948 <ftello64@plt+0x22080>
   13c88:	movw	r1, #1716	; 0x6b4
   13c8c:	movt	r1, #5
   13c90:	str	r0, [r1]
   13c94:	movw	r0, #1716	; 0x6b4
   13c98:	movt	r0, #5
   13c9c:	ldr	r0, [r0]
   13ca0:	movw	r1, #1156	; 0x484
   13ca4:	movt	r1, #5
   13ca8:	ldr	r1, [r1]
   13cac:	add	r0, r0, r1, lsl #5
   13cb0:	str	r0, [fp, #-36]	; 0xffffffdc
   13cb4:	movw	r0, #521	; 0x209
   13cb8:	movt	r0, #5
   13cbc:	ldrb	r0, [r0]
   13cc0:	tst	r0, #1
   13cc4:	beq	13dd8 <ftello64@plt+0x2510>
   13cc8:	b	13ccc <ftello64@plt+0x2404>
   13ccc:	ldr	r0, [fp, #-20]	; 0xffffffec
   13cd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13cd4:	cmp	r0, r1
   13cd8:	bcs	13db8 <ftello64@plt+0x24f0>
   13cdc:	ldr	r0, [fp, #-20]	; 0xffffffec
   13ce0:	ldrb	r0, [r0]
   13ce4:	cmp	r0, #10
   13ce8:	bne	13da8 <ftello64@plt+0x24e0>
   13cec:	movw	r0, #1160	; 0x488
   13cf0:	movt	r0, #5
   13cf4:	ldr	r1, [r0]
   13cf8:	ldr	r2, [r0, #4]
   13cfc:	adds	r1, r1, #1
   13d00:	adc	r2, r2, #0
   13d04:	str	r1, [r0]
   13d08:	str	r2, [r0, #4]
   13d0c:	ldr	r0, [fp, #-20]	; 0xffffffec
   13d10:	add	r0, r0, #1
   13d14:	str	r0, [fp, #-20]	; 0xffffffec
   13d18:	ldr	r0, [fp, #-20]	; 0xffffffec
   13d1c:	str	r0, [fp, #-16]
   13d20:	ldr	r0, [fp, #-20]	; 0xffffffec
   13d24:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13d28:	ldr	r1, [r1, #4]
   13d2c:	cmp	r0, r1
   13d30:	movw	r0, #0
   13d34:	str	r0, [sp, #44]	; 0x2c
   13d38:	bcs	13d88 <ftello64@plt+0x24c0>
   13d3c:	bl	1170c <__ctype_b_loc@plt>
   13d40:	ldr	r0, [r0]
   13d44:	ldr	lr, [fp, #-20]	; 0xffffffec
   13d48:	ldrb	lr, [lr]
   13d4c:	str	r0, [sp, #40]	; 0x28
   13d50:	mov	r0, lr
   13d54:	bl	145a8 <ftello64@plt+0x2ce0>
   13d58:	mov	lr, r0
   13d5c:	ldr	r1, [sp, #40]	; 0x28
   13d60:	add	r0, r1, r0, lsl #1
   13d64:	ldrh	r0, [r0]
   13d68:	and	r0, r0, #8192	; 0x2000
   13d6c:	cmp	r0, #0
   13d70:	movw	r0, #0
   13d74:	movne	r0, #1
   13d78:	mvn	r2, #0
   13d7c:	eor	r0, r0, r2
   13d80:	str	lr, [sp, #36]	; 0x24
   13d84:	str	r0, [sp, #44]	; 0x2c
   13d88:	ldr	r0, [sp, #44]	; 0x2c
   13d8c:	tst	r0, #1
   13d90:	beq	13da4 <ftello64@plt+0x24dc>
   13d94:	ldr	r0, [fp, #-20]	; 0xffffffec
   13d98:	add	r0, r0, #1
   13d9c:	str	r0, [fp, #-20]	; 0xffffffec
   13da0:	b	13d20 <ftello64@plt+0x2458>
   13da4:	b	13db4 <ftello64@plt+0x24ec>
   13da8:	ldr	r0, [fp, #-20]	; 0xffffffec
   13dac:	add	r0, r0, #1
   13db0:	str	r0, [fp, #-20]	; 0xffffffec
   13db4:	b	13ccc <ftello64@plt+0x2404>
   13db8:	movw	r0, #1160	; 0x488
   13dbc:	movt	r0, #5
   13dc0:	ldr	r1, [r0]
   13dc4:	ldr	r0, [r0, #4]
   13dc8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13dcc:	str	r0, [r2, #20]
   13dd0:	str	r1, [r2, #16]
   13dd4:	b	13e38 <ftello64@plt+0x2570>
   13dd8:	movw	r0, #520	; 0x208
   13ddc:	movt	r0, #5
   13de0:	ldrb	r0, [r0]
   13de4:	tst	r0, #1
   13de8:	beq	13e34 <ftello64@plt+0x256c>
   13dec:	ldr	r0, [fp, #-16]
   13df0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13df4:	sub	r0, r0, r1
   13df8:	asr	r1, r0, #31
   13dfc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13e00:	str	r0, [r2, #16]
   13e04:	str	r1, [r2, #20]
   13e08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13e0c:	movw	r1, #1172	; 0x494
   13e10:	movt	r1, #5
   13e14:	ldr	r1, [r1]
   13e18:	cmp	r0, r1
   13e1c:	ble	13e30 <ftello64@plt+0x2568>
   13e20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13e24:	movw	r1, #1172	; 0x494
   13e28:	movt	r1, #5
   13e2c:	str	r0, [r1]
   13e30:	b	13e34 <ftello64@plt+0x256c>
   13e34:	b	13e38 <ftello64@plt+0x2570>
   13e38:	movw	r0, #520	; 0x208
   13e3c:	movt	r0, #5
   13e40:	ldrb	r0, [r0]
   13e44:	tst	r0, #1
   13e48:	beq	13f60 <ftello64@plt+0x2698>
   13e4c:	ldr	r0, [fp, #-16]
   13e50:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13e54:	cmp	r0, r1
   13e58:	bne	13f60 <ftello64@plt+0x2698>
   13e5c:	b	13e60 <ftello64@plt+0x2598>
   13e60:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13e64:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13e68:	cmp	r0, r1
   13e6c:	movw	r0, #0
   13e70:	str	r0, [sp, #32]
   13e74:	bcs	13ec4 <ftello64@plt+0x25fc>
   13e78:	bl	1170c <__ctype_b_loc@plt>
   13e7c:	ldr	r0, [r0]
   13e80:	ldr	lr, [fp, #-40]	; 0xffffffd8
   13e84:	ldrb	lr, [lr]
   13e88:	str	r0, [sp, #28]
   13e8c:	mov	r0, lr
   13e90:	bl	145a8 <ftello64@plt+0x2ce0>
   13e94:	mov	lr, r0
   13e98:	ldr	r1, [sp, #28]
   13e9c:	add	r0, r1, r0, lsl #1
   13ea0:	ldrh	r0, [r0]
   13ea4:	and	r0, r0, #8192	; 0x2000
   13ea8:	cmp	r0, #0
   13eac:	movw	r0, #0
   13eb0:	movne	r0, #1
   13eb4:	mvn	r2, #0
   13eb8:	eor	r0, r0, r2
   13ebc:	str	lr, [sp, #24]
   13ec0:	str	r0, [sp, #32]
   13ec4:	ldr	r0, [sp, #32]
   13ec8:	tst	r0, #1
   13ecc:	beq	13ee0 <ftello64@plt+0x2618>
   13ed0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13ed4:	add	r0, r0, #1
   13ed8:	str	r0, [fp, #-40]	; 0xffffffd8
   13edc:	b	13e60 <ftello64@plt+0x2598>
   13ee0:	b	13ee4 <ftello64@plt+0x261c>
   13ee4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13ee8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13eec:	cmp	r0, r1
   13ef0:	movw	r0, #0
   13ef4:	str	r0, [sp, #20]
   13ef8:	bcs	13f40 <ftello64@plt+0x2678>
   13efc:	bl	1170c <__ctype_b_loc@plt>
   13f00:	ldr	r0, [r0]
   13f04:	ldr	lr, [fp, #-40]	; 0xffffffd8
   13f08:	ldrb	lr, [lr]
   13f0c:	str	r0, [sp, #16]
   13f10:	mov	r0, lr
   13f14:	bl	145a8 <ftello64@plt+0x2ce0>
   13f18:	mov	lr, r0
   13f1c:	ldr	r1, [sp, #16]
   13f20:	add	r0, r1, r0, lsl #1
   13f24:	ldrh	r0, [r0]
   13f28:	and	r0, r0, #8192	; 0x2000
   13f2c:	cmp	r0, #0
   13f30:	movw	r0, #0
   13f34:	movne	r0, #1
   13f38:	str	lr, [sp, #12]
   13f3c:	str	r0, [sp, #20]
   13f40:	ldr	r0, [sp, #20]
   13f44:	tst	r0, #1
   13f48:	beq	13f5c <ftello64@plt+0x2694>
   13f4c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13f50:	add	r0, r0, #1
   13f54:	str	r0, [fp, #-40]	; 0xffffffd8
   13f58:	b	13ee4 <ftello64@plt+0x261c>
   13f5c:	b	13f60 <ftello64@plt+0x2698>
   13f60:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13f64:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13f68:	str	r1, [r0]
   13f6c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f70:	str	r1, [r0, #4]
   13f74:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13f78:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13f7c:	sub	r0, r0, r1
   13f80:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13f84:	str	r0, [r1, #8]
   13f88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f8c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13f90:	sub	r0, r0, r1
   13f94:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13f98:	str	r0, [r1, #12]
   13f9c:	ldr	r0, [fp, #-4]
   13fa0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13fa4:	str	r0, [r1, #24]
   13fa8:	movw	r0, #1156	; 0x484
   13fac:	movt	r0, #5
   13fb0:	ldr	r1, [r0]
   13fb4:	add	r1, r1, #1
   13fb8:	str	r1, [r0]
   13fbc:	b	13888 <ftello64@plt+0x1fc0>
   13fc0:	b	13fc4 <ftello64@plt+0x26fc>
   13fc4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13fc8:	str	r0, [fp, #-8]
   13fcc:	b	136d4 <ftello64@plt+0x1e0c>
   13fd0:	mov	sp, fp
   13fd4:	pop	{fp, pc}
   13fd8:	push	{fp, lr}
   13fdc:	mov	fp, sp
   13fe0:	movw	r0, #1156	; 0x484
   13fe4:	movt	r0, #5
   13fe8:	ldr	r0, [r0]
   13fec:	cmp	r0, #0
   13ff0:	beq	1401c <ftello64@plt+0x2754>
   13ff4:	movw	r0, #1716	; 0x6b4
   13ff8:	movt	r0, #5
   13ffc:	ldr	r0, [r0]
   14000:	movw	r1, #1156	; 0x484
   14004:	movt	r1, #5
   14008:	ldr	r1, [r1]
   1400c:	movw	r2, #32
   14010:	movw	r3, #18920	; 0x49e8
   14014:	movt	r3, #1
   14018:	bl	11844 <qsort@plt>
   1401c:	pop	{fp, pc}
   14020:	push	{fp, lr}
   14024:	mov	fp, sp
   14028:	sub	sp, sp, #56	; 0x38
   1402c:	movw	r0, #521	; 0x209
   14030:	movt	r0, #5
   14034:	ldrb	r0, [r0]
   14038:	tst	r0, #1
   1403c:	beq	141a4 <ftello64@plt+0x28dc>
   14040:	movw	r0, #1172	; 0x494
   14044:	movt	r0, #5
   14048:	movw	r1, #0
   1404c:	str	r1, [r0]
   14050:	str	r1, [fp, #-4]
   14054:	ldr	r0, [fp, #-4]
   14058:	movw	r1, #1128	; 0x468
   1405c:	movt	r1, #5
   14060:	ldr	r1, [r1]
   14064:	cmp	r0, r1
   14068:	bcs	14178 <ftello64@plt+0x28b0>
   1406c:	movw	r0, #1120	; 0x460
   14070:	movt	r0, #5
   14074:	ldr	r0, [r0]
   14078:	ldr	r1, [fp, #-4]
   1407c:	ldr	r1, [r0, r1, lsl #3]!
   14080:	ldr	r0, [r0, #4]
   14084:	adds	r1, r1, #1
   14088:	adc	r0, r0, #0
   1408c:	str	r1, [fp, #-16]
   14090:	str	r0, [fp, #-12]
   14094:	ldr	r0, [fp, #-4]
   14098:	cmp	r0, #0
   1409c:	bls	140d4 <ftello64@plt+0x280c>
   140a0:	movw	r0, #1120	; 0x460
   140a4:	movt	r0, #5
   140a8:	ldr	r0, [r0]
   140ac:	ldr	r1, [fp, #-4]
   140b0:	add	r0, r0, r1, lsl #3
   140b4:	ldr	r1, [r0, #-8]
   140b8:	ldr	r0, [r0, #-4]
   140bc:	ldr	r2, [fp, #-16]
   140c0:	ldr	r3, [fp, #-12]
   140c4:	subs	r1, r2, r1
   140c8:	sbc	r0, r3, r0
   140cc:	str	r1, [fp, #-16]
   140d0:	str	r0, [fp, #-12]
   140d4:	ldr	r2, [fp, #-16]
   140d8:	ldr	r3, [fp, #-12]
   140dc:	movw	r1, #62125	; 0xf2ad
   140e0:	movt	r1, #3
   140e4:	add	r0, sp, #7
   140e8:	bl	11820 <sprintf@plt>
   140ec:	str	r0, [fp, #-20]	; 0xffffffec
   140f0:	movw	r0, #1116	; 0x45c
   140f4:	movt	r0, #5
   140f8:	ldr	r0, [r0]
   140fc:	ldr	r1, [fp, #-4]
   14100:	add	r0, r0, r1, lsl #2
   14104:	ldr	r0, [r0]
   14108:	movw	r1, #0
   1410c:	cmp	r0, r1
   14110:	beq	1413c <ftello64@plt+0x2874>
   14114:	movw	r0, #1116	; 0x45c
   14118:	movt	r0, #5
   1411c:	ldr	r0, [r0]
   14120:	ldr	r1, [fp, #-4]
   14124:	add	r0, r0, r1, lsl #2
   14128:	ldr	r0, [r0]
   1412c:	bl	1173c <strlen@plt>
   14130:	ldr	r1, [fp, #-20]	; 0xffffffec
   14134:	add	r0, r1, r0
   14138:	str	r0, [fp, #-20]	; 0xffffffec
   1413c:	ldr	r0, [fp, #-20]	; 0xffffffec
   14140:	movw	r1, #1172	; 0x494
   14144:	movt	r1, #5
   14148:	ldr	r1, [r1]
   1414c:	cmp	r0, r1
   14150:	ble	14164 <ftello64@plt+0x289c>
   14154:	ldr	r0, [fp, #-20]	; 0xffffffec
   14158:	movw	r1, #1172	; 0x494
   1415c:	movt	r1, #5
   14160:	str	r0, [r1]
   14164:	b	14168 <ftello64@plt+0x28a0>
   14168:	ldr	r0, [fp, #-4]
   1416c:	add	r0, r0, #1
   14170:	str	r0, [fp, #-4]
   14174:	b	14054 <ftello64@plt+0x278c>
   14178:	movw	r0, #1172	; 0x494
   1417c:	movt	r0, #5
   14180:	ldr	r1, [r0]
   14184:	add	r1, r1, #1
   14188:	str	r1, [r0]
   1418c:	ldr	r0, [r0]
   14190:	add	r0, r0, #1
   14194:	bl	3376c <ftello64@plt+0x21ea4>
   14198:	movw	r1, #1720	; 0x6b8
   1419c:	movt	r1, #5
   141a0:	str	r0, [r1]
   141a4:	movw	r0, #521	; 0x209
   141a8:	movt	r0, #5
   141ac:	ldrb	r0, [r0]
   141b0:	tst	r0, #1
   141b4:	bne	141cc <ftello64@plt+0x2904>
   141b8:	movw	r0, #520	; 0x208
   141bc:	movt	r0, #5
   141c0:	ldrb	r0, [r0]
   141c4:	tst	r0, #1
   141c8:	beq	14210 <ftello64@plt+0x2948>
   141cc:	movw	r0, #528	; 0x210
   141d0:	movt	r0, #5
   141d4:	ldrb	r0, [r0]
   141d8:	tst	r0, #1
   141dc:	bne	14210 <ftello64@plt+0x2948>
   141e0:	movw	r0, #1172	; 0x494
   141e4:	movt	r0, #5
   141e8:	ldr	r0, [r0]
   141ec:	movw	r1, #372	; 0x174
   141f0:	movt	r1, #5
   141f4:	ldr	r1, [r1]
   141f8:	add	r0, r0, r1
   141fc:	movw	r1, #376	; 0x178
   14200:	movt	r1, #5
   14204:	ldr	r2, [r1]
   14208:	sub	r0, r2, r0
   1420c:	str	r0, [r1]
   14210:	movw	r0, #376	; 0x178
   14214:	movt	r0, #5
   14218:	ldr	r0, [r0]
   1421c:	cmp	r0, #0
   14220:	bge	14234 <ftello64@plt+0x296c>
   14224:	movw	r0, #376	; 0x178
   14228:	movt	r0, #5
   1422c:	movw	r1, #0
   14230:	str	r1, [r0]
   14234:	movw	r0, #376	; 0x178
   14238:	movt	r0, #5
   1423c:	ldr	r0, [r0]
   14240:	movw	r1, #2
   14244:	sdiv	r0, r0, r1
   14248:	movw	r1, #1728	; 0x6c0
   1424c:	movt	r1, #5
   14250:	str	r0, [r1]
   14254:	ldr	r0, [r1]
   14258:	movw	r2, #372	; 0x174
   1425c:	movt	r2, #5
   14260:	ldr	r2, [r2]
   14264:	sub	r0, r0, r2
   14268:	movw	r2, #1732	; 0x6c4
   1426c:	movt	r2, #5
   14270:	str	r0, [r2]
   14274:	ldr	r0, [r1]
   14278:	movw	r1, #1736	; 0x6c8
   1427c:	movt	r1, #5
   14280:	str	r0, [r1]
   14284:	movw	r0, #380	; 0x17c
   14288:	movt	r0, #5
   1428c:	ldr	r0, [r0]
   14290:	movw	r1, #0
   14294:	cmp	r0, r1
   14298:	beq	142d4 <ftello64@plt+0x2a0c>
   1429c:	movw	r0, #380	; 0x17c
   142a0:	movt	r0, #5
   142a4:	ldr	r0, [r0]
   142a8:	ldrb	r0, [r0]
   142ac:	cmp	r0, #0
   142b0:	beq	142d4 <ftello64@plt+0x2a0c>
   142b4:	movw	r0, #380	; 0x17c
   142b8:	movt	r0, #5
   142bc:	ldr	r0, [r0]
   142c0:	bl	1173c <strlen@plt>
   142c4:	movw	lr, #1740	; 0x6cc
   142c8:	movt	lr, #5
   142cc:	str	r0, [lr]
   142d0:	b	142e4 <ftello64@plt+0x2a1c>
   142d4:	movw	r0, #380	; 0x17c
   142d8:	movt	r0, #5
   142dc:	movw	r1, #0
   142e0:	str	r1, [r0]
   142e4:	movw	r0, #368	; 0x170
   142e8:	movt	r0, #5
   142ec:	ldrb	r0, [r0]
   142f0:	tst	r0, #1
   142f4:	beq	14360 <ftello64@plt+0x2a98>
   142f8:	movw	r0, #1740	; 0x6cc
   142fc:	movt	r0, #5
   14300:	ldr	r0, [r0]
   14304:	lsl	r0, r0, #1
   14308:	movw	r1, #1732	; 0x6c4
   1430c:	movt	r1, #5
   14310:	ldr	r2, [r1]
   14314:	sub	r0, r2, r0
   14318:	str	r0, [r1]
   1431c:	ldr	r0, [r1]
   14320:	cmp	r0, #0
   14324:	bge	14338 <ftello64@plt+0x2a70>
   14328:	movw	r0, #1732	; 0x6c4
   1432c:	movt	r0, #5
   14330:	movw	r1, #0
   14334:	str	r1, [r0]
   14338:	movw	r0, #1740	; 0x6cc
   1433c:	movt	r0, #5
   14340:	ldr	r0, [r0]
   14344:	lsl	r0, r0, #1
   14348:	movw	r1, #1736	; 0x6c8
   1434c:	movt	r1, #5
   14350:	ldr	r2, [r1]
   14354:	sub	r0, r2, r0
   14358:	str	r0, [r1]
   1435c:	b	14388 <ftello64@plt+0x2ac0>
   14360:	movw	r0, #1740	; 0x6cc
   14364:	movt	r0, #5
   14368:	ldr	r0, [r0]
   1436c:	lsl	r0, r0, #1
   14370:	add	r0, r0, #1
   14374:	movw	r1, #1736	; 0x6c8
   14378:	movt	r1, #5
   1437c:	ldr	r2, [r1]
   14380:	sub	r0, r2, r0
   14384:	str	r0, [r1]
   14388:	movw	r0, #0
   1438c:	str	r0, [fp, #-24]	; 0xffffffe8
   14390:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14394:	cmp	r0, #256	; 0x100
   14398:	bge	143f4 <ftello64@plt+0x2b2c>
   1439c:	bl	1170c <__ctype_b_loc@plt>
   143a0:	ldr	r0, [r0]
   143a4:	ldr	lr, [fp, #-24]	; 0xffffffe8
   143a8:	add	r0, r0, lr, lsl #1
   143ac:	ldrh	r0, [r0]
   143b0:	and	r0, r0, #8192	; 0x2000
   143b4:	cmp	r0, #0
   143b8:	movw	r0, #0
   143bc:	movne	r0, #1
   143c0:	mvn	lr, #0
   143c4:	eor	r0, r0, lr
   143c8:	eor	r0, r0, lr
   143cc:	and	r0, r0, #1
   143d0:	ldr	lr, [fp, #-24]	; 0xffffffe8
   143d4:	movw	r1, #1744	; 0x6d0
   143d8:	movt	r1, #5
   143dc:	add	r1, r1, lr
   143e0:	strb	r0, [r1]
   143e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143e8:	add	r0, r0, #1
   143ec:	str	r0, [fp, #-24]	; 0xffffffe8
   143f0:	b	14390 <ftello64@plt+0x2ac8>
   143f4:	movw	r0, #1744	; 0x6d0
   143f8:	movt	r0, #5
   143fc:	mov	r1, #1
   14400:	strb	r1, [r0, #12]
   14404:	movw	r0, #524	; 0x20c
   14408:	movt	r0, #5
   1440c:	ldr	r0, [r0]
   14410:	cmp	r0, #2
   14414:	str	r0, [sp]
   14418:	bcc	14440 <ftello64@plt+0x2b78>
   1441c:	b	14420 <ftello64@plt+0x2b58>
   14420:	ldr	r0, [sp]
   14424:	cmp	r0, #2
   14428:	beq	14444 <ftello64@plt+0x2b7c>
   1442c:	b	14430 <ftello64@plt+0x2b68>
   14430:	ldr	r0, [sp]
   14434:	cmp	r0, #3
   14438:	beq	14458 <ftello64@plt+0x2b90>
   1443c:	b	144ac <ftello64@plt+0x2be4>
   14440:	b	144ac <ftello64@plt+0x2be4>
   14444:	movw	r0, #1744	; 0x6d0
   14448:	movt	r0, #5
   1444c:	movw	r1, #1
   14450:	strb	r1, [r0, #34]	; 0x22
   14454:	b	144ac <ftello64@plt+0x2be4>
   14458:	movw	r0, #62115	; 0xf2a3
   1445c:	movt	r0, #3
   14460:	str	r0, [sp, #28]
   14464:	ldr	r0, [sp, #28]
   14468:	ldrsb	r0, [r0]
   1446c:	cmp	r0, #0
   14470:	beq	144a8 <ftello64@plt+0x2be0>
   14474:	ldr	r0, [sp, #28]
   14478:	ldrb	r0, [r0]
   1447c:	bl	145a8 <ftello64@plt+0x2ce0>
   14480:	and	r0, r0, #255	; 0xff
   14484:	movw	lr, #1744	; 0x6d0
   14488:	movt	lr, #5
   1448c:	add	r0, lr, r0
   14490:	movw	lr, #1
   14494:	strb	lr, [r0]
   14498:	ldr	r0, [sp, #28]
   1449c:	add	r0, r0, #1
   144a0:	str	r0, [sp, #28]
   144a4:	b	14464 <ftello64@plt+0x2b9c>
   144a8:	b	144ac <ftello64@plt+0x2be4>
   144ac:	mov	sp, fp
   144b0:	pop	{fp, pc}
   144b4:	push	{fp, lr}
   144b8:	mov	fp, sp
   144bc:	sub	sp, sp, #16
   144c0:	movw	r0, #2000	; 0x7d0
   144c4:	movt	r0, #5
   144c8:	movw	r1, #0
   144cc:	str	r1, [r0]
   144d0:	str	r1, [r0, #4]
   144d4:	movw	r0, #2008	; 0x7d8
   144d8:	movt	r0, #5
   144dc:	movw	r2, #0
   144e0:	strb	r2, [r0]
   144e4:	movw	r0, #2012	; 0x7dc
   144e8:	movt	r0, #5
   144ec:	str	r1, [r0]
   144f0:	str	r1, [r0, #4]
   144f4:	movw	r0, #2020	; 0x7e4
   144f8:	movt	r0, #5
   144fc:	strb	r2, [r0]
   14500:	movw	r0, #1716	; 0x6b4
   14504:	movt	r0, #5
   14508:	ldr	r0, [r0]
   1450c:	str	r0, [sp, #8]
   14510:	str	r1, [fp, #-4]
   14514:	ldr	r0, [fp, #-4]
   14518:	movw	r1, #1156	; 0x484
   1451c:	movt	r1, #5
   14520:	ldr	r1, [r1]
   14524:	cmp	r0, r1
   14528:	bge	145a0 <ftello64@plt+0x2cd8>
   1452c:	ldr	r0, [sp, #8]
   14530:	bl	14a80 <ftello64@plt+0x31b8>
   14534:	movw	r0, #524	; 0x20c
   14538:	movt	r0, #5
   1453c:	ldr	r0, [r0]
   14540:	cmp	r0, #2
   14544:	str	r0, [sp, #4]
   14548:	bcc	14570 <ftello64@plt+0x2ca8>
   1454c:	b	14550 <ftello64@plt+0x2c88>
   14550:	ldr	r0, [sp, #4]
   14554:	cmp	r0, #2
   14558:	beq	14578 <ftello64@plt+0x2cb0>
   1455c:	b	14560 <ftello64@plt+0x2c98>
   14560:	ldr	r0, [sp, #4]
   14564:	cmp	r0, #3
   14568:	beq	14580 <ftello64@plt+0x2cb8>
   1456c:	b	14584 <ftello64@plt+0x2cbc>
   14570:	bl	15d68 <ftello64@plt+0x44a0>
   14574:	b	14584 <ftello64@plt+0x2cbc>
   14578:	bl	16340 <ftello64@plt+0x4a78>
   1457c:	b	14584 <ftello64@plt+0x2cbc>
   14580:	bl	165b4 <ftello64@plt+0x4cec>
   14584:	ldr	r0, [sp, #8]
   14588:	add	r0, r0, #32
   1458c:	str	r0, [sp, #8]
   14590:	ldr	r0, [fp, #-4]
   14594:	add	r0, r0, #1
   14598:	str	r0, [fp, #-4]
   1459c:	b	14514 <ftello64@plt+0x2c4c>
   145a0:	mov	sp, fp
   145a4:	pop	{fp, pc}
   145a8:	sub	sp, sp, #4
   145ac:	strb	r0, [sp, #3]
   145b0:	ldrb	r0, [sp, #3]
   145b4:	add	sp, sp, #4
   145b8:	bx	lr
   145bc:	push	{fp, lr}
   145c0:	mov	fp, sp
   145c4:	sub	sp, sp, #48	; 0x30
   145c8:	str	r0, [fp, #-4]
   145cc:	ldr	r0, [fp, #-4]
   145d0:	add	r0, r0, #4
   145d4:	str	r0, [fp, #-8]
   145d8:	ldr	r0, [fp, #-4]
   145dc:	ldr	r0, [r0]
   145e0:	str	r0, [fp, #-12]
   145e4:	ldr	r0, [fp, #-8]
   145e8:	movw	r1, #0
   145ec:	str	r1, [r0]
   145f0:	ldr	r0, [fp, #-8]
   145f4:	str	r1, [r0, #4]
   145f8:	ldr	r0, [fp, #-4]
   145fc:	add	r0, r0, #36	; 0x24
   14600:	ldr	r2, [fp, #-8]
   14604:	str	r0, [r2, #16]
   14608:	movw	r0, #508	; 0x1fc
   1460c:	movt	r0, #5
   14610:	ldrb	r0, [r0]
   14614:	tst	r0, #1
   14618:	movw	r0, #1176	; 0x498
   1461c:	movt	r0, #5
   14620:	movne	r1, r0
   14624:	ldr	r0, [fp, #-8]
   14628:	str	r1, [r0, #20]
   1462c:	ldr	r0, [fp, #-12]
   14630:	ldr	r1, [fp, #-12]
   14634:	str	r0, [fp, #-20]	; 0xffffffec
   14638:	mov	r0, r1
   1463c:	bl	1173c <strlen@plt>
   14640:	ldr	r2, [fp, #-8]
   14644:	ldr	r1, [fp, #-20]	; 0xffffffec
   14648:	str	r0, [sp, #24]
   1464c:	mov	r0, r1
   14650:	ldr	r1, [sp, #24]
   14654:	bl	1aa08 <ftello64@plt+0x9140>
   14658:	str	r0, [fp, #-16]
   1465c:	ldr	r0, [fp, #-16]
   14660:	movw	r1, #0
   14664:	cmp	r0, r1
   14668:	beq	146b4 <ftello64@plt+0x2dec>
   1466c:	movw	r0, #62003	; 0xf233
   14670:	movt	r0, #3
   14674:	bl	11730 <gettext@plt>
   14678:	ldr	r3, [fp, #-16]
   1467c:	ldr	lr, [fp, #-12]
   14680:	str	r0, [sp, #20]
   14684:	mov	r0, lr
   14688:	str	r3, [sp, #16]
   1468c:	bl	1a3d0 <ftello64@plt+0x8b08>
   14690:	movw	r3, #1
   14694:	str	r0, [sp, #12]
   14698:	mov	r0, r3
   1469c:	movw	r1, #0
   146a0:	ldr	r2, [sp, #20]
   146a4:	ldr	r3, [sp, #16]
   146a8:	ldr	lr, [sp, #12]
   146ac:	str	lr, [sp]
   146b0:	bl	116a0 <error@plt>
   146b4:	ldr	r0, [fp, #-8]
   146b8:	bl	1aecc <ftello64@plt+0x9604>
   146bc:	str	r0, [sp, #8]
   146c0:	mov	sp, fp
   146c4:	pop	{fp, pc}
   146c8:	push	{fp, lr}
   146cc:	mov	fp, sp
   146d0:	sub	sp, sp, #40	; 0x28
   146d4:	str	r0, [fp, #-8]
   146d8:	str	r1, [fp, #-12]
   146dc:	ldr	r0, [fp, #-8]
   146e0:	ldr	r0, [r0, #4]
   146e4:	ldr	r1, [fp, #-12]
   146e8:	ldr	r1, [r1, #4]
   146ec:	cmp	r0, r1
   146f0:	bge	14704 <ftello64@plt+0x2e3c>
   146f4:	ldr	r0, [fp, #-8]
   146f8:	ldr	r0, [r0, #4]
   146fc:	str	r0, [sp, #12]
   14700:	b	14710 <ftello64@plt+0x2e48>
   14704:	ldr	r0, [fp, #-12]
   14708:	ldr	r0, [r0, #4]
   1470c:	str	r0, [sp, #12]
   14710:	ldr	r0, [sp, #12]
   14714:	str	r0, [fp, #-16]
   14718:	movw	r0, #508	; 0x1fc
   1471c:	movt	r0, #5
   14720:	ldrb	r0, [r0]
   14724:	tst	r0, #1
   14728:	beq	147e0 <ftello64@plt+0x2f18>
   1472c:	movw	r0, #0
   14730:	str	r0, [sp, #20]
   14734:	ldr	r0, [sp, #20]
   14738:	ldr	r1, [fp, #-16]
   1473c:	cmp	r0, r1
   14740:	bge	147dc <ftello64@plt+0x2f14>
   14744:	ldr	r0, [fp, #-8]
   14748:	ldr	r0, [r0]
   1474c:	ldr	r1, [sp, #20]
   14750:	add	r0, r0, r1
   14754:	ldrb	r0, [r0]
   14758:	bl	145a8 <ftello64@plt+0x2ce0>
   1475c:	and	r0, r0, #255	; 0xff
   14760:	movw	r1, #1176	; 0x498
   14764:	movt	r1, #5
   14768:	add	r0, r1, r0
   1476c:	ldrb	r0, [r0]
   14770:	ldr	r1, [fp, #-12]
   14774:	ldr	r1, [r1]
   14778:	ldr	lr, [sp, #20]
   1477c:	add	r1, r1, lr
   14780:	ldrb	r1, [r1]
   14784:	str	r0, [sp, #8]
   14788:	mov	r0, r1
   1478c:	bl	145a8 <ftello64@plt+0x2ce0>
   14790:	and	r0, r0, #255	; 0xff
   14794:	movw	r1, #1176	; 0x498
   14798:	movt	r1, #5
   1479c:	add	r0, r1, r0
   147a0:	ldrb	r0, [r0]
   147a4:	ldr	r1, [sp, #8]
   147a8:	sub	r0, r1, r0
   147ac:	str	r0, [sp, #16]
   147b0:	ldr	r0, [sp, #16]
   147b4:	cmp	r0, #0
   147b8:	beq	147c8 <ftello64@plt+0x2f00>
   147bc:	ldr	r0, [sp, #16]
   147c0:	str	r0, [fp, #-4]
   147c4:	b	148c4 <ftello64@plt+0x2ffc>
   147c8:	b	147cc <ftello64@plt+0x2f04>
   147cc:	ldr	r0, [sp, #20]
   147d0:	add	r0, r0, #1
   147d4:	str	r0, [sp, #20]
   147d8:	b	14734 <ftello64@plt+0x2e6c>
   147dc:	b	14874 <ftello64@plt+0x2fac>
   147e0:	movw	r0, #0
   147e4:	str	r0, [sp, #20]
   147e8:	ldr	r0, [sp, #20]
   147ec:	ldr	r1, [fp, #-16]
   147f0:	cmp	r0, r1
   147f4:	bge	14870 <ftello64@plt+0x2fa8>
   147f8:	ldr	r0, [fp, #-8]
   147fc:	ldr	r0, [r0]
   14800:	ldr	r1, [sp, #20]
   14804:	add	r0, r0, r1
   14808:	ldrb	r0, [r0]
   1480c:	bl	145a8 <ftello64@plt+0x2ce0>
   14810:	and	r0, r0, #255	; 0xff
   14814:	ldr	r1, [fp, #-12]
   14818:	ldr	r1, [r1]
   1481c:	ldr	lr, [sp, #20]
   14820:	add	r1, r1, lr
   14824:	ldrb	r1, [r1]
   14828:	str	r0, [sp, #4]
   1482c:	mov	r0, r1
   14830:	bl	145a8 <ftello64@plt+0x2ce0>
   14834:	and	r0, r0, #255	; 0xff
   14838:	ldr	r1, [sp, #4]
   1483c:	sub	r0, r1, r0
   14840:	str	r0, [sp, #16]
   14844:	ldr	r0, [sp, #16]
   14848:	cmp	r0, #0
   1484c:	beq	1485c <ftello64@plt+0x2f94>
   14850:	ldr	r0, [sp, #16]
   14854:	str	r0, [fp, #-4]
   14858:	b	148c4 <ftello64@plt+0x2ffc>
   1485c:	b	14860 <ftello64@plt+0x2f98>
   14860:	ldr	r0, [sp, #20]
   14864:	add	r0, r0, #1
   14868:	str	r0, [sp, #20]
   1486c:	b	147e8 <ftello64@plt+0x2f20>
   14870:	b	14874 <ftello64@plt+0x2fac>
   14874:	ldr	r0, [fp, #-8]
   14878:	ldr	r0, [r0, #4]
   1487c:	ldr	r1, [fp, #-12]
   14880:	ldr	r1, [r1, #4]
   14884:	cmp	r0, r1
   14888:	bge	14898 <ftello64@plt+0x2fd0>
   1488c:	mvn	r0, #0
   14890:	str	r0, [sp]
   14894:	b	148bc <ftello64@plt+0x2ff4>
   14898:	ldr	r0, [fp, #-8]
   1489c:	ldr	r0, [r0, #4]
   148a0:	ldr	r1, [fp, #-12]
   148a4:	ldr	r1, [r1, #4]
   148a8:	cmp	r0, r1
   148ac:	movw	r0, #0
   148b0:	movgt	r0, #1
   148b4:	and	r0, r0, #1
   148b8:	str	r0, [sp]
   148bc:	ldr	r0, [sp]
   148c0:	str	r0, [fp, #-4]
   148c4:	ldr	r0, [fp, #-4]
   148c8:	mov	sp, fp
   148cc:	pop	{fp, pc}
   148d0:	push	{fp, lr}
   148d4:	mov	fp, sp
   148d8:	sub	sp, sp, #8
   148dc:	bl	11760 <__errno_location@plt>
   148e0:	ldr	r1, [r0]
   148e4:	movw	r0, #62079	; 0xf27f
   148e8:	movt	r0, #3
   148ec:	str	r1, [sp, #4]
   148f0:	bl	11730 <gettext@plt>
   148f4:	movw	r1, #1
   148f8:	str	r0, [sp]
   148fc:	mov	r0, r1
   14900:	ldr	r1, [sp, #4]
   14904:	ldr	r2, [sp]
   14908:	bl	116a0 <error@plt>
   1490c:	push	{fp, lr}
   14910:	mov	fp, sp
   14914:	sub	sp, sp, #32
   14918:	str	r0, [fp, #-8]
   1491c:	str	r1, [fp, #-12]
   14920:	movw	r0, #0
   14924:	str	r0, [sp, #16]
   14928:	ldr	r0, [fp, #-12]
   1492c:	ldr	r0, [r0, #8]
   14930:	sub	r0, r0, #1
   14934:	str	r0, [sp, #12]
   14938:	ldr	r0, [sp, #16]
   1493c:	ldr	r1, [sp, #12]
   14940:	cmp	r0, r1
   14944:	bgt	149cc <ftello64@plt+0x3104>
   14948:	ldr	r0, [sp, #16]
   1494c:	ldr	r1, [sp, #12]
   14950:	add	r0, r0, r1
   14954:	add	r0, r0, r0, lsr #31
   14958:	asr	r0, r0, #1
   1495c:	str	r0, [sp, #8]
   14960:	ldr	r0, [fp, #-8]
   14964:	ldr	r1, [fp, #-12]
   14968:	ldr	r1, [r1]
   1496c:	ldr	r2, [sp, #8]
   14970:	add	r1, r1, r2, lsl #3
   14974:	bl	146c8 <ftello64@plt+0x2e00>
   14978:	str	r0, [sp, #4]
   1497c:	ldr	r0, [sp, #4]
   14980:	cmp	r0, #0
   14984:	bge	14998 <ftello64@plt+0x30d0>
   14988:	ldr	r0, [sp, #8]
   1498c:	sub	r0, r0, #1
   14990:	str	r0, [sp, #12]
   14994:	b	149c8 <ftello64@plt+0x3100>
   14998:	ldr	r0, [sp, #4]
   1499c:	cmp	r0, #0
   149a0:	ble	149b4 <ftello64@plt+0x30ec>
   149a4:	ldr	r0, [sp, #8]
   149a8:	add	r0, r0, #1
   149ac:	str	r0, [sp, #16]
   149b0:	b	149c4 <ftello64@plt+0x30fc>
   149b4:	movw	r0, #1
   149b8:	and	r0, r0, #1
   149bc:	strb	r0, [fp, #-1]
   149c0:	b	149d8 <ftello64@plt+0x3110>
   149c4:	b	149c8 <ftello64@plt+0x3100>
   149c8:	b	14938 <ftello64@plt+0x3070>
   149cc:	movw	r0, #0
   149d0:	and	r0, r0, #1
   149d4:	strb	r0, [fp, #-1]
   149d8:	ldrb	r0, [fp, #-1]
   149dc:	and	r0, r0, #1
   149e0:	mov	sp, fp
   149e4:	pop	{fp, pc}
   149e8:	push	{fp, lr}
   149ec:	mov	fp, sp
   149f0:	sub	sp, sp, #24
   149f4:	str	r0, [fp, #-4]
   149f8:	str	r1, [fp, #-8]
   149fc:	ldr	r0, [fp, #-4]
   14a00:	ldr	r1, [fp, #-8]
   14a04:	bl	146c8 <ftello64@plt+0x2e00>
   14a08:	str	r0, [sp, #12]
   14a0c:	ldr	r0, [sp, #12]
   14a10:	cmp	r0, #0
   14a14:	beq	14a24 <ftello64@plt+0x315c>
   14a18:	ldr	r0, [sp, #12]
   14a1c:	str	r0, [sp, #8]
   14a20:	b	14a74 <ftello64@plt+0x31ac>
   14a24:	ldr	r0, [fp, #-4]
   14a28:	ldr	r0, [r0]
   14a2c:	ldr	r1, [fp, #-8]
   14a30:	ldr	r1, [r1]
   14a34:	cmp	r0, r1
   14a38:	bcs	14a48 <ftello64@plt+0x3180>
   14a3c:	mvn	r0, #0
   14a40:	str	r0, [sp, #4]
   14a44:	b	14a6c <ftello64@plt+0x31a4>
   14a48:	ldr	r0, [fp, #-4]
   14a4c:	ldr	r0, [r0]
   14a50:	ldr	r1, [fp, #-8]
   14a54:	ldr	r1, [r1]
   14a58:	cmp	r0, r1
   14a5c:	movw	r0, #0
   14a60:	movhi	r0, #1
   14a64:	and	r0, r0, #1
   14a68:	str	r0, [sp, #4]
   14a6c:	ldr	r0, [sp, #4]
   14a70:	str	r0, [sp, #8]
   14a74:	ldr	r0, [sp, #8]
   14a78:	mov	sp, fp
   14a7c:	pop	{fp, pc}
   14a80:	push	{fp, lr}
   14a84:	mov	fp, sp
   14a88:	sub	sp, sp, #280	; 0x118
   14a8c:	str	r0, [fp, #-4]
   14a90:	ldr	r0, [fp, #-4]
   14a94:	ldr	r0, [r0]
   14a98:	movw	r1, #2024	; 0x7e8
   14a9c:	movt	r1, #5
   14aa0:	str	r0, [r1]
   14aa4:	ldr	r0, [r1]
   14aa8:	ldr	r2, [fp, #-4]
   14aac:	ldr	r2, [r2, #4]
   14ab0:	add	r0, r0, r2
   14ab4:	str	r0, [r1, #4]
   14ab8:	ldr	r0, [r1]
   14abc:	ldr	r2, [fp, #-4]
   14ac0:	ldr	r2, [r2, #8]
   14ac4:	add	r0, r0, r2
   14ac8:	str	r0, [fp, #-20]	; 0xffffffec
   14acc:	ldr	r0, [r1]
   14ad0:	ldr	r1, [fp, #-4]
   14ad4:	ldr	r1, [r1, #12]
   14ad8:	add	r0, r0, r1
   14adc:	str	r0, [fp, #-24]	; 0xffffffe8
   14ae0:	movw	r0, #1124	; 0x464
   14ae4:	movt	r0, #5
   14ae8:	ldr	r1, [r0]
   14aec:	ldr	r2, [fp, #-4]
   14af0:	ldr	r2, [r2, #24]
   14af4:	ldr	r1, [r1, r2, lsl #3]
   14af8:	str	r1, [fp, #-44]	; 0xffffffd4
   14afc:	ldr	r0, [r0]
   14b00:	ldr	r1, [fp, #-4]
   14b04:	ldr	r1, [r1, #24]
   14b08:	add	r0, r0, r1, lsl #3
   14b0c:	ldr	r0, [r0, #4]
   14b10:	str	r0, [fp, #-48]	; 0xffffffd0
   14b14:	movw	r0, #2024	; 0x7e8
   14b18:	movt	r0, #5
   14b1c:	ldr	r0, [r0, #4]
   14b20:	str	r0, [fp, #-16]
   14b24:	ldr	r0, [fp, #-16]
   14b28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14b2c:	cmp	r0, r1
   14b30:	movw	r0, #0
   14b34:	str	r0, [fp, #-76]	; 0xffffffb4
   14b38:	bcs	14b6c <ftello64@plt+0x32a4>
   14b3c:	ldr	r0, [fp, #-16]
   14b40:	movw	r1, #2024	; 0x7e8
   14b44:	movt	r1, #5
   14b48:	ldr	r1, [r1]
   14b4c:	movw	r2, #1736	; 0x6c8
   14b50:	movt	r2, #5
   14b54:	ldr	r2, [r2]
   14b58:	add	r1, r1, r2
   14b5c:	cmp	r0, r1
   14b60:	movw	r0, #0
   14b64:	movls	r0, #1
   14b68:	str	r0, [fp, #-76]	; 0xffffffb4
   14b6c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   14b70:	tst	r0, #1
   14b74:	beq	14cc0 <ftello64@plt+0x33f8>
   14b78:	ldr	r0, [fp, #-16]
   14b7c:	movw	r1, #2024	; 0x7e8
   14b80:	movt	r1, #5
   14b84:	str	r0, [r1, #4]
   14b88:	movw	r0, #824	; 0x338
   14b8c:	movt	r0, #5
   14b90:	ldr	r0, [r0]
   14b94:	movw	r1, #0
   14b98:	cmp	r0, r1
   14b9c:	beq	14c18 <ftello64@plt+0x3350>
   14ba0:	movw	r0, #824	; 0x338
   14ba4:	movt	r0, #5
   14ba8:	add	r0, r0, #4
   14bac:	ldr	r1, [fp, #-16]
   14bb0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14bb4:	ldr	r3, [fp, #-16]
   14bb8:	sub	r2, r2, r3
   14bbc:	movw	r3, #0
   14bc0:	str	r3, [fp, #-80]	; 0xffffffb0
   14bc4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   14bc8:	str	ip, [sp]
   14bcc:	bl	1ce34 <ftello64@plt+0xb56c>
   14bd0:	str	r0, [fp, #-52]	; 0xffffffcc
   14bd4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14bd8:	cmn	r0, #2
   14bdc:	bne	14be4 <ftello64@plt+0x331c>
   14be0:	bl	148d0 <ftello64@plt+0x3008>
   14be4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14be8:	cmn	r0, #1
   14bec:	bne	14bfc <ftello64@plt+0x3334>
   14bf0:	movw	r0, #1
   14bf4:	str	r0, [fp, #-84]	; 0xffffffac
   14bf8:	b	14c04 <ftello64@plt+0x333c>
   14bfc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14c00:	str	r0, [fp, #-84]	; 0xffffffac
   14c04:	ldr	r0, [fp, #-84]	; 0xffffffac
   14c08:	ldr	r1, [fp, #-16]
   14c0c:	add	r0, r1, r0
   14c10:	str	r0, [fp, #-16]
   14c14:	b	14cbc <ftello64@plt+0x33f4>
   14c18:	ldr	r0, [fp, #-16]
   14c1c:	ldrb	r0, [r0]
   14c20:	bl	145a8 <ftello64@plt+0x2ce0>
   14c24:	and	r0, r0, #255	; 0xff
   14c28:	movw	lr, #1432	; 0x598
   14c2c:	movt	lr, #5
   14c30:	add	r0, lr, r0
   14c34:	ldrsb	r0, [r0]
   14c38:	cmp	r0, #0
   14c3c:	beq	14cac <ftello64@plt+0x33e4>
   14c40:	b	14c44 <ftello64@plt+0x337c>
   14c44:	ldr	r0, [fp, #-16]
   14c48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14c4c:	cmp	r0, r1
   14c50:	movw	r0, #0
   14c54:	str	r0, [fp, #-88]	; 0xffffffa8
   14c58:	bcs	14c8c <ftello64@plt+0x33c4>
   14c5c:	ldr	r0, [fp, #-16]
   14c60:	ldrb	r0, [r0]
   14c64:	bl	145a8 <ftello64@plt+0x2ce0>
   14c68:	and	r0, r0, #255	; 0xff
   14c6c:	movw	lr, #1432	; 0x598
   14c70:	movt	lr, #5
   14c74:	add	r0, lr, r0
   14c78:	ldrb	r0, [r0]
   14c7c:	cmp	r0, #0
   14c80:	movw	r0, #0
   14c84:	movne	r0, #1
   14c88:	str	r0, [fp, #-88]	; 0xffffffa8
   14c8c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   14c90:	tst	r0, #1
   14c94:	beq	14ca8 <ftello64@plt+0x33e0>
   14c98:	ldr	r0, [fp, #-16]
   14c9c:	add	r0, r0, #1
   14ca0:	str	r0, [fp, #-16]
   14ca4:	b	14c44 <ftello64@plt+0x337c>
   14ca8:	b	14cb8 <ftello64@plt+0x33f0>
   14cac:	ldr	r0, [fp, #-16]
   14cb0:	add	r0, r0, #1
   14cb4:	str	r0, [fp, #-16]
   14cb8:	b	14cbc <ftello64@plt+0x33f4>
   14cbc:	b	14b24 <ftello64@plt+0x325c>
   14cc0:	ldr	r0, [fp, #-16]
   14cc4:	movw	r1, #2024	; 0x7e8
   14cc8:	movt	r1, #5
   14ccc:	ldr	r1, [r1]
   14cd0:	movw	r2, #1736	; 0x6c8
   14cd4:	movt	r2, #5
   14cd8:	ldr	r2, [r2]
   14cdc:	add	r1, r1, r2
   14ce0:	cmp	r0, r1
   14ce4:	bhi	14cf8 <ftello64@plt+0x3430>
   14ce8:	ldr	r0, [fp, #-16]
   14cec:	movw	r1, #2024	; 0x7e8
   14cf0:	movt	r1, #5
   14cf4:	str	r0, [r1, #4]
   14cf8:	movw	r0, #380	; 0x17c
   14cfc:	movt	r0, #5
   14d00:	ldr	r0, [r0]
   14d04:	movw	r1, #0
   14d08:	cmp	r0, r1
   14d0c:	movw	r0, #0
   14d10:	str	r0, [fp, #-92]	; 0xffffffa4
   14d14:	beq	14d38 <ftello64@plt+0x3470>
   14d18:	movw	r0, #2024	; 0x7e8
   14d1c:	movt	r0, #5
   14d20:	ldr	r0, [r0, #4]
   14d24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14d28:	cmp	r0, r1
   14d2c:	movw	r0, #0
   14d30:	movcc	r0, #1
   14d34:	str	r0, [fp, #-92]	; 0xffffffa4
   14d38:	ldr	r0, [fp, #-92]	; 0xffffffa4
   14d3c:	and	r0, r0, #1
   14d40:	movw	r1, #2032	; 0x7f0
   14d44:	movt	r1, #5
   14d48:	strb	r0, [r1]
   14d4c:	movw	r0, #2024	; 0x7e8
   14d50:	movt	r0, #5
   14d54:	ldr	r1, [r0, #4]
   14d58:	ldr	r0, [r0]
   14d5c:	cmp	r1, r0
   14d60:	movw	r0, #0
   14d64:	str	r0, [fp, #-96]	; 0xffffffa0
   14d68:	bls	14db8 <ftello64@plt+0x34f0>
   14d6c:	bl	1170c <__ctype_b_loc@plt>
   14d70:	ldr	r0, [r0]
   14d74:	movw	lr, #2024	; 0x7e8
   14d78:	movt	lr, #5
   14d7c:	ldr	lr, [lr, #4]
   14d80:	ldrb	lr, [lr, #-1]
   14d84:	str	r0, [fp, #-100]	; 0xffffff9c
   14d88:	mov	r0, lr
   14d8c:	bl	145a8 <ftello64@plt+0x2ce0>
   14d90:	mov	lr, r0
   14d94:	ldr	r1, [fp, #-100]	; 0xffffff9c
   14d98:	add	r0, r1, r0, lsl #1
   14d9c:	ldrh	r0, [r0]
   14da0:	and	r0, r0, #8192	; 0x2000
   14da4:	cmp	r0, #0
   14da8:	movw	r0, #0
   14dac:	movne	r0, #1
   14db0:	str	lr, [fp, #-104]	; 0xffffff98
   14db4:	str	r0, [fp, #-96]	; 0xffffffa0
   14db8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   14dbc:	tst	r0, #1
   14dc0:	beq	14de0 <ftello64@plt+0x3518>
   14dc4:	movw	r0, #2024	; 0x7e8
   14dc8:	movt	r0, #5
   14dcc:	ldr	r1, [r0, #4]
   14dd0:	mvn	r2, #0
   14dd4:	add	r1, r1, r2
   14dd8:	str	r1, [r0, #4]
   14ddc:	b	14d4c <ftello64@plt+0x3484>
   14de0:	ldr	r0, [fp, #-4]
   14de4:	ldr	r0, [r0, #8]
   14de8:	movw	r1, #0
   14dec:	sub	r0, r1, r0
   14df0:	movw	r1, #1728	; 0x6c0
   14df4:	movt	r1, #5
   14df8:	ldr	r1, [r1]
   14dfc:	movw	r2, #1168	; 0x490
   14e00:	movt	r2, #5
   14e04:	ldr	r2, [r2]
   14e08:	add	r1, r1, r2
   14e0c:	cmp	r0, r1
   14e10:	ble	14f90 <ftello64@plt+0x36c8>
   14e14:	movw	r0, #2024	; 0x7e8
   14e18:	movt	r0, #5
   14e1c:	ldr	r0, [r0]
   14e20:	movw	r1, #1728	; 0x6c0
   14e24:	movt	r1, #5
   14e28:	ldr	r1, [r1]
   14e2c:	movw	r2, #1168	; 0x490
   14e30:	movt	r2, #5
   14e34:	ldr	r2, [r2]
   14e38:	add	r1, r1, r2
   14e3c:	movw	r2, #0
   14e40:	sub	r1, r2, r1
   14e44:	add	r0, r0, r1
   14e48:	str	r0, [fp, #-28]	; 0xffffffe4
   14e4c:	movw	r0, #824	; 0x338
   14e50:	movt	r0, #5
   14e54:	ldr	r0, [r0]
   14e58:	cmp	r0, r2
   14e5c:	beq	14ee0 <ftello64@plt+0x3618>
   14e60:	movw	r0, #824	; 0x338
   14e64:	movt	r0, #5
   14e68:	add	r0, r0, #4
   14e6c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e70:	movw	r2, #2024	; 0x7e8
   14e74:	movt	r2, #5
   14e78:	ldr	r2, [r2]
   14e7c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14e80:	sub	r2, r2, r3
   14e84:	movw	r3, #0
   14e88:	str	r3, [fp, #-108]	; 0xffffff94
   14e8c:	ldr	ip, [fp, #-108]	; 0xffffff94
   14e90:	str	ip, [sp]
   14e94:	bl	1ce34 <ftello64@plt+0xb56c>
   14e98:	str	r0, [fp, #-56]	; 0xffffffc8
   14e9c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14ea0:	cmn	r0, #2
   14ea4:	bne	14eac <ftello64@plt+0x35e4>
   14ea8:	bl	148d0 <ftello64@plt+0x3008>
   14eac:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14eb0:	cmn	r0, #1
   14eb4:	bne	14ec4 <ftello64@plt+0x35fc>
   14eb8:	movw	r0, #1
   14ebc:	str	r0, [fp, #-112]	; 0xffffff90
   14ec0:	b	14ecc <ftello64@plt+0x3604>
   14ec4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14ec8:	str	r0, [fp, #-112]	; 0xffffff90
   14ecc:	ldr	r0, [fp, #-112]	; 0xffffff90
   14ed0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14ed4:	add	r0, r1, r0
   14ed8:	str	r0, [fp, #-28]	; 0xffffffe4
   14edc:	b	14f8c <ftello64@plt+0x36c4>
   14ee0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14ee4:	ldrb	r0, [r0]
   14ee8:	bl	145a8 <ftello64@plt+0x2ce0>
   14eec:	and	r0, r0, #255	; 0xff
   14ef0:	movw	lr, #1432	; 0x598
   14ef4:	movt	lr, #5
   14ef8:	add	r0, lr, r0
   14efc:	ldrsb	r0, [r0]
   14f00:	cmp	r0, #0
   14f04:	beq	14f7c <ftello64@plt+0x36b4>
   14f08:	b	14f0c <ftello64@plt+0x3644>
   14f0c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14f10:	movw	r1, #2024	; 0x7e8
   14f14:	movt	r1, #5
   14f18:	ldr	r1, [r1]
   14f1c:	cmp	r0, r1
   14f20:	movw	r0, #0
   14f24:	str	r0, [fp, #-116]	; 0xffffff8c
   14f28:	bcs	14f5c <ftello64@plt+0x3694>
   14f2c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14f30:	ldrb	r0, [r0]
   14f34:	bl	145a8 <ftello64@plt+0x2ce0>
   14f38:	and	r0, r0, #255	; 0xff
   14f3c:	movw	lr, #1432	; 0x598
   14f40:	movt	lr, #5
   14f44:	add	r0, lr, r0
   14f48:	ldrb	r0, [r0]
   14f4c:	cmp	r0, #0
   14f50:	movw	r0, #0
   14f54:	movne	r0, #1
   14f58:	str	r0, [fp, #-116]	; 0xffffff8c
   14f5c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   14f60:	tst	r0, #1
   14f64:	beq	14f78 <ftello64@plt+0x36b0>
   14f68:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14f6c:	add	r0, r0, #1
   14f70:	str	r0, [fp, #-28]	; 0xffffffe4
   14f74:	b	14f0c <ftello64@plt+0x3644>
   14f78:	b	14f88 <ftello64@plt+0x36c0>
   14f7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14f80:	add	r0, r0, #1
   14f84:	str	r0, [fp, #-28]	; 0xffffffe4
   14f88:	b	14f8c <ftello64@plt+0x36c4>
   14f8c:	b	14fac <ftello64@plt+0x36e4>
   14f90:	movw	r0, #2024	; 0x7e8
   14f94:	movt	r0, #5
   14f98:	ldr	r0, [r0]
   14f9c:	ldr	r1, [fp, #-4]
   14fa0:	ldr	r1, [r1, #8]
   14fa4:	add	r0, r0, r1
   14fa8:	str	r0, [fp, #-28]	; 0xffffffe4
   14fac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14fb0:	movw	r1, #2036	; 0x7f4
   14fb4:	movt	r1, #5
   14fb8:	str	r0, [r1]
   14fbc:	movw	r0, #2024	; 0x7e8
   14fc0:	movt	r0, #5
   14fc4:	ldr	r0, [r0]
   14fc8:	str	r0, [r1, #4]
   14fcc:	movw	r0, #2036	; 0x7f4
   14fd0:	movt	r0, #5
   14fd4:	ldr	r1, [r0, #4]
   14fd8:	ldr	r0, [r0]
   14fdc:	cmp	r1, r0
   14fe0:	movw	r0, #0
   14fe4:	str	r0, [fp, #-120]	; 0xffffff88
   14fe8:	bls	15038 <ftello64@plt+0x3770>
   14fec:	bl	1170c <__ctype_b_loc@plt>
   14ff0:	ldr	r0, [r0]
   14ff4:	movw	lr, #2036	; 0x7f4
   14ff8:	movt	lr, #5
   14ffc:	ldr	lr, [lr, #4]
   15000:	ldrb	lr, [lr, #-1]
   15004:	str	r0, [fp, #-124]	; 0xffffff84
   15008:	mov	r0, lr
   1500c:	bl	145a8 <ftello64@plt+0x2ce0>
   15010:	mov	lr, r0
   15014:	ldr	r1, [fp, #-124]	; 0xffffff84
   15018:	add	r0, r1, r0, lsl #1
   1501c:	ldrh	r0, [r0]
   15020:	and	r0, r0, #8192	; 0x2000
   15024:	cmp	r0, #0
   15028:	movw	r0, #0
   1502c:	movne	r0, #1
   15030:	str	lr, [fp, #-128]	; 0xffffff80
   15034:	str	r0, [fp, #-120]	; 0xffffff88
   15038:	ldr	r0, [fp, #-120]	; 0xffffff88
   1503c:	tst	r0, #1
   15040:	beq	15060 <ftello64@plt+0x3798>
   15044:	movw	r0, #2036	; 0x7f4
   15048:	movt	r0, #5
   1504c:	ldr	r1, [r0, #4]
   15050:	mvn	r2, #0
   15054:	add	r1, r1, r2
   15058:	str	r1, [r0, #4]
   1505c:	b	14fcc <ftello64@plt+0x3704>
   15060:	b	15064 <ftello64@plt+0x379c>
   15064:	movw	r0, #2036	; 0x7f4
   15068:	movt	r0, #5
   1506c:	ldr	r1, [r0]
   15070:	movw	r2, #1732	; 0x6c4
   15074:	movt	r2, #5
   15078:	ldr	r2, [r2]
   1507c:	add	r1, r1, r2
   15080:	ldr	r0, [r0, #4]
   15084:	cmp	r1, r0
   15088:	bcs	15208 <ftello64@plt+0x3940>
   1508c:	movw	r0, #824	; 0x338
   15090:	movt	r0, #5
   15094:	ldr	r0, [r0]
   15098:	movw	r1, #0
   1509c:	cmp	r0, r1
   150a0:	beq	15138 <ftello64@plt+0x3870>
   150a4:	movw	r0, #824	; 0x338
   150a8:	movt	r0, #5
   150ac:	add	r0, r0, #4
   150b0:	movw	r1, #2036	; 0x7f4
   150b4:	movt	r1, #5
   150b8:	ldr	r2, [r1]
   150bc:	ldr	r3, [r1, #4]
   150c0:	ldr	r1, [r1]
   150c4:	sub	r1, r3, r1
   150c8:	str	r1, [fp, #-132]	; 0xffffff7c
   150cc:	mov	r1, r2
   150d0:	ldr	r2, [fp, #-132]	; 0xffffff7c
   150d4:	movw	r3, #0
   150d8:	str	r3, [fp, #-136]	; 0xffffff78
   150dc:	ldr	ip, [fp, #-136]	; 0xffffff78
   150e0:	str	ip, [sp]
   150e4:	bl	1ce34 <ftello64@plt+0xb56c>
   150e8:	str	r0, [fp, #-60]	; 0xffffffc4
   150ec:	ldr	r0, [fp, #-60]	; 0xffffffc4
   150f0:	cmn	r0, #2
   150f4:	bne	150fc <ftello64@plt+0x3834>
   150f8:	bl	148d0 <ftello64@plt+0x3008>
   150fc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15100:	cmn	r0, #1
   15104:	bne	15114 <ftello64@plt+0x384c>
   15108:	movw	r0, #1
   1510c:	str	r0, [sp, #140]	; 0x8c
   15110:	b	1511c <ftello64@plt+0x3854>
   15114:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15118:	str	r0, [sp, #140]	; 0x8c
   1511c:	ldr	r0, [sp, #140]	; 0x8c
   15120:	movw	r1, #2036	; 0x7f4
   15124:	movt	r1, #5
   15128:	ldr	r2, [r1]
   1512c:	add	r0, r2, r0
   15130:	str	r0, [r1]
   15134:	b	15204 <ftello64@plt+0x393c>
   15138:	movw	r0, #2036	; 0x7f4
   1513c:	movt	r0, #5
   15140:	ldr	r0, [r0]
   15144:	ldrb	r0, [r0]
   15148:	bl	145a8 <ftello64@plt+0x2ce0>
   1514c:	and	r0, r0, #255	; 0xff
   15150:	movw	lr, #1432	; 0x598
   15154:	movt	lr, #5
   15158:	add	r0, lr, r0
   1515c:	ldrsb	r0, [r0]
   15160:	cmp	r0, #0
   15164:	beq	151ec <ftello64@plt+0x3924>
   15168:	b	1516c <ftello64@plt+0x38a4>
   1516c:	movw	r0, #2036	; 0x7f4
   15170:	movt	r0, #5
   15174:	ldr	r1, [r0]
   15178:	ldr	r0, [r0, #4]
   1517c:	cmp	r1, r0
   15180:	movw	r0, #0
   15184:	str	r0, [sp, #136]	; 0x88
   15188:	bcs	151c4 <ftello64@plt+0x38fc>
   1518c:	movw	r0, #2036	; 0x7f4
   15190:	movt	r0, #5
   15194:	ldr	r0, [r0]
   15198:	ldrb	r0, [r0]
   1519c:	bl	145a8 <ftello64@plt+0x2ce0>
   151a0:	and	r0, r0, #255	; 0xff
   151a4:	movw	lr, #1432	; 0x598
   151a8:	movt	lr, #5
   151ac:	add	r0, lr, r0
   151b0:	ldrb	r0, [r0]
   151b4:	cmp	r0, #0
   151b8:	movw	r0, #0
   151bc:	movne	r0, #1
   151c0:	str	r0, [sp, #136]	; 0x88
   151c4:	ldr	r0, [sp, #136]	; 0x88
   151c8:	tst	r0, #1
   151cc:	beq	151e8 <ftello64@plt+0x3920>
   151d0:	movw	r0, #2036	; 0x7f4
   151d4:	movt	r0, #5
   151d8:	ldr	r1, [r0]
   151dc:	add	r1, r1, #1
   151e0:	str	r1, [r0]
   151e4:	b	1516c <ftello64@plt+0x38a4>
   151e8:	b	15200 <ftello64@plt+0x3938>
   151ec:	movw	r0, #2036	; 0x7f4
   151f0:	movt	r0, #5
   151f4:	ldr	r1, [r0]
   151f8:	add	r1, r1, #1
   151fc:	str	r1, [r0]
   15200:	b	15204 <ftello64@plt+0x393c>
   15204:	b	15064 <ftello64@plt+0x379c>
   15208:	movw	r0, #380	; 0x17c
   1520c:	movt	r0, #5
   15210:	ldr	r0, [r0]
   15214:	movw	r1, #0
   15218:	cmp	r0, r1
   1521c:	beq	152d4 <ftello64@plt+0x3a0c>
   15220:	movw	r0, #2036	; 0x7f4
   15224:	movt	r0, #5
   15228:	ldr	r0, [r0]
   1522c:	str	r0, [fp, #-16]
   15230:	ldr	r0, [fp, #-16]
   15234:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15238:	cmp	r0, r1
   1523c:	movw	r0, #0
   15240:	str	r0, [sp, #132]	; 0x84
   15244:	bls	1528c <ftello64@plt+0x39c4>
   15248:	bl	1170c <__ctype_b_loc@plt>
   1524c:	ldr	r0, [r0]
   15250:	ldr	lr, [fp, #-16]
   15254:	ldrb	lr, [lr, #-1]
   15258:	str	r0, [sp, #128]	; 0x80
   1525c:	mov	r0, lr
   15260:	bl	145a8 <ftello64@plt+0x2ce0>
   15264:	mov	lr, r0
   15268:	ldr	r1, [sp, #128]	; 0x80
   1526c:	add	r0, r1, r0, lsl #1
   15270:	ldrh	r0, [r0]
   15274:	and	r0, r0, #8192	; 0x2000
   15278:	cmp	r0, #0
   1527c:	movw	r0, #0
   15280:	movne	r0, #1
   15284:	str	lr, [sp, #124]	; 0x7c
   15288:	str	r0, [sp, #132]	; 0x84
   1528c:	ldr	r0, [sp, #132]	; 0x84
   15290:	tst	r0, #1
   15294:	beq	152ac <ftello64@plt+0x39e4>
   15298:	ldr	r0, [fp, #-16]
   1529c:	mvn	r1, #0
   152a0:	add	r0, r0, r1
   152a4:	str	r0, [fp, #-16]
   152a8:	b	15230 <ftello64@plt+0x3968>
   152ac:	ldr	r0, [fp, #-16]
   152b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   152b4:	cmp	r0, r1
   152b8:	movw	r0, #0
   152bc:	movhi	r0, #1
   152c0:	and	r0, r0, #1
   152c4:	movw	r1, #2044	; 0x7fc
   152c8:	movt	r1, #5
   152cc:	strb	r0, [r1]
   152d0:	b	152e4 <ftello64@plt+0x3a1c>
   152d4:	movw	r0, #2044	; 0x7fc
   152d8:	movt	r0, #5
   152dc:	movw	r1, #0
   152e0:	strb	r1, [r0]
   152e4:	b	152e8 <ftello64@plt+0x3a20>
   152e8:	movw	r0, #2036	; 0x7f4
   152ec:	movt	r0, #5
   152f0:	ldr	r0, [r0]
   152f4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   152f8:	cmp	r0, r1
   152fc:	movw	r0, #0
   15300:	str	r0, [sp, #120]	; 0x78
   15304:	bcs	15354 <ftello64@plt+0x3a8c>
   15308:	bl	1170c <__ctype_b_loc@plt>
   1530c:	ldr	r0, [r0]
   15310:	movw	lr, #2036	; 0x7f4
   15314:	movt	lr, #5
   15318:	ldr	lr, [lr]
   1531c:	ldrb	lr, [lr]
   15320:	str	r0, [sp, #116]	; 0x74
   15324:	mov	r0, lr
   15328:	bl	145a8 <ftello64@plt+0x2ce0>
   1532c:	mov	lr, r0
   15330:	ldr	r1, [sp, #116]	; 0x74
   15334:	add	r0, r1, r0, lsl #1
   15338:	ldrh	r0, [r0]
   1533c:	and	r0, r0, #8192	; 0x2000
   15340:	cmp	r0, #0
   15344:	movw	r0, #0
   15348:	movne	r0, #1
   1534c:	str	lr, [sp, #112]	; 0x70
   15350:	str	r0, [sp, #120]	; 0x78
   15354:	ldr	r0, [sp, #120]	; 0x78
   15358:	tst	r0, #1
   1535c:	beq	15378 <ftello64@plt+0x3ab0>
   15360:	movw	r0, #2036	; 0x7f4
   15364:	movt	r0, #5
   15368:	ldr	r1, [r0]
   1536c:	add	r1, r1, #1
   15370:	str	r1, [r0]
   15374:	b	152e8 <ftello64@plt+0x3a20>
   15378:	movw	r0, #1732	; 0x6c4
   1537c:	movt	r0, #5
   15380:	ldr	r0, [r0]
   15384:	movw	r1, #2036	; 0x7f4
   15388:	movt	r1, #5
   1538c:	ldr	r2, [r1, #4]
   15390:	ldr	r1, [r1]
   15394:	sub	r1, r2, r1
   15398:	sub	r0, r0, r1
   1539c:	movw	r1, #372	; 0x174
   153a0:	movt	r1, #5
   153a4:	ldr	r1, [r1]
   153a8:	sub	r0, r0, r1
   153ac:	str	r0, [fp, #-8]
   153b0:	ldr	r0, [fp, #-8]
   153b4:	cmp	r0, #0
   153b8:	ble	1576c <ftello64@plt+0x3ea4>
   153bc:	movw	r0, #2024	; 0x7e8
   153c0:	movt	r0, #5
   153c4:	ldr	r0, [r0, #4]
   153c8:	movw	r1, #2000	; 0x7d0
   153cc:	movt	r1, #5
   153d0:	str	r0, [r1]
   153d4:	movw	r0, #2000	; 0x7d0
   153d8:	movt	r0, #5
   153dc:	ldr	r0, [r0]
   153e0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   153e4:	cmp	r0, r1
   153e8:	movw	r0, #0
   153ec:	str	r0, [sp, #108]	; 0x6c
   153f0:	bcs	15440 <ftello64@plt+0x3b78>
   153f4:	bl	1170c <__ctype_b_loc@plt>
   153f8:	ldr	r0, [r0]
   153fc:	movw	lr, #2000	; 0x7d0
   15400:	movt	lr, #5
   15404:	ldr	lr, [lr]
   15408:	ldrb	lr, [lr]
   1540c:	str	r0, [sp, #104]	; 0x68
   15410:	mov	r0, lr
   15414:	bl	145a8 <ftello64@plt+0x2ce0>
   15418:	mov	lr, r0
   1541c:	ldr	r1, [sp, #104]	; 0x68
   15420:	add	r0, r1, r0, lsl #1
   15424:	ldrh	r0, [r0]
   15428:	and	r0, r0, #8192	; 0x2000
   1542c:	cmp	r0, #0
   15430:	movw	r0, #0
   15434:	movne	r0, #1
   15438:	str	lr, [sp, #100]	; 0x64
   1543c:	str	r0, [sp, #108]	; 0x6c
   15440:	ldr	r0, [sp, #108]	; 0x6c
   15444:	tst	r0, #1
   15448:	beq	15464 <ftello64@plt+0x3b9c>
   1544c:	movw	r0, #2000	; 0x7d0
   15450:	movt	r0, #5
   15454:	ldr	r1, [r0]
   15458:	add	r1, r1, #1
   1545c:	str	r1, [r0]
   15460:	b	153d4 <ftello64@plt+0x3b0c>
   15464:	movw	r0, #2000	; 0x7d0
   15468:	movt	r0, #5
   1546c:	ldr	r1, [r0]
   15470:	str	r1, [r0, #4]
   15474:	ldr	r0, [r0, #4]
   15478:	str	r0, [fp, #-16]
   1547c:	ldr	r0, [fp, #-16]
   15480:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15484:	cmp	r0, r1
   15488:	movw	r0, #0
   1548c:	str	r0, [sp, #96]	; 0x60
   15490:	bcs	154bc <ftello64@plt+0x3bf4>
   15494:	ldr	r0, [fp, #-16]
   15498:	movw	r1, #2000	; 0x7d0
   1549c:	movt	r1, #5
   154a0:	ldr	r1, [r1]
   154a4:	ldr	r2, [fp, #-8]
   154a8:	add	r1, r1, r2
   154ac:	cmp	r0, r1
   154b0:	movw	r0, #0
   154b4:	movcc	r0, #1
   154b8:	str	r0, [sp, #96]	; 0x60
   154bc:	ldr	r0, [sp, #96]	; 0x60
   154c0:	tst	r0, #1
   154c4:	beq	15610 <ftello64@plt+0x3d48>
   154c8:	ldr	r0, [fp, #-16]
   154cc:	movw	r1, #2000	; 0x7d0
   154d0:	movt	r1, #5
   154d4:	str	r0, [r1, #4]
   154d8:	movw	r0, #824	; 0x338
   154dc:	movt	r0, #5
   154e0:	ldr	r0, [r0]
   154e4:	movw	r1, #0
   154e8:	cmp	r0, r1
   154ec:	beq	15568 <ftello64@plt+0x3ca0>
   154f0:	movw	r0, #824	; 0x338
   154f4:	movt	r0, #5
   154f8:	add	r0, r0, #4
   154fc:	ldr	r1, [fp, #-16]
   15500:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15504:	ldr	r3, [fp, #-16]
   15508:	sub	r2, r2, r3
   1550c:	movw	r3, #0
   15510:	str	r3, [sp, #92]	; 0x5c
   15514:	ldr	ip, [sp, #92]	; 0x5c
   15518:	str	ip, [sp]
   1551c:	bl	1ce34 <ftello64@plt+0xb56c>
   15520:	str	r0, [fp, #-64]	; 0xffffffc0
   15524:	ldr	r0, [fp, #-64]	; 0xffffffc0
   15528:	cmn	r0, #2
   1552c:	bne	15534 <ftello64@plt+0x3c6c>
   15530:	bl	148d0 <ftello64@plt+0x3008>
   15534:	ldr	r0, [fp, #-64]	; 0xffffffc0
   15538:	cmn	r0, #1
   1553c:	bne	1554c <ftello64@plt+0x3c84>
   15540:	movw	r0, #1
   15544:	str	r0, [sp, #88]	; 0x58
   15548:	b	15554 <ftello64@plt+0x3c8c>
   1554c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   15550:	str	r0, [sp, #88]	; 0x58
   15554:	ldr	r0, [sp, #88]	; 0x58
   15558:	ldr	r1, [fp, #-16]
   1555c:	add	r0, r1, r0
   15560:	str	r0, [fp, #-16]
   15564:	b	1560c <ftello64@plt+0x3d44>
   15568:	ldr	r0, [fp, #-16]
   1556c:	ldrb	r0, [r0]
   15570:	bl	145a8 <ftello64@plt+0x2ce0>
   15574:	and	r0, r0, #255	; 0xff
   15578:	movw	lr, #1432	; 0x598
   1557c:	movt	lr, #5
   15580:	add	r0, lr, r0
   15584:	ldrsb	r0, [r0]
   15588:	cmp	r0, #0
   1558c:	beq	155fc <ftello64@plt+0x3d34>
   15590:	b	15594 <ftello64@plt+0x3ccc>
   15594:	ldr	r0, [fp, #-16]
   15598:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1559c:	cmp	r0, r1
   155a0:	movw	r0, #0
   155a4:	str	r0, [sp, #84]	; 0x54
   155a8:	bcs	155dc <ftello64@plt+0x3d14>
   155ac:	ldr	r0, [fp, #-16]
   155b0:	ldrb	r0, [r0]
   155b4:	bl	145a8 <ftello64@plt+0x2ce0>
   155b8:	and	r0, r0, #255	; 0xff
   155bc:	movw	lr, #1432	; 0x598
   155c0:	movt	lr, #5
   155c4:	add	r0, lr, r0
   155c8:	ldrb	r0, [r0]
   155cc:	cmp	r0, #0
   155d0:	movw	r0, #0
   155d4:	movne	r0, #1
   155d8:	str	r0, [sp, #84]	; 0x54
   155dc:	ldr	r0, [sp, #84]	; 0x54
   155e0:	tst	r0, #1
   155e4:	beq	155f8 <ftello64@plt+0x3d30>
   155e8:	ldr	r0, [fp, #-16]
   155ec:	add	r0, r0, #1
   155f0:	str	r0, [fp, #-16]
   155f4:	b	15594 <ftello64@plt+0x3ccc>
   155f8:	b	15608 <ftello64@plt+0x3d40>
   155fc:	ldr	r0, [fp, #-16]
   15600:	add	r0, r0, #1
   15604:	str	r0, [fp, #-16]
   15608:	b	1560c <ftello64@plt+0x3d44>
   1560c:	b	1547c <ftello64@plt+0x3bb4>
   15610:	ldr	r0, [fp, #-16]
   15614:	movw	r1, #2000	; 0x7d0
   15618:	movt	r1, #5
   1561c:	ldr	r1, [r1]
   15620:	ldr	r2, [fp, #-8]
   15624:	add	r1, r1, r2
   15628:	cmp	r0, r1
   1562c:	bcs	15640 <ftello64@plt+0x3d78>
   15630:	ldr	r0, [fp, #-16]
   15634:	movw	r1, #2000	; 0x7d0
   15638:	movt	r1, #5
   1563c:	str	r0, [r1, #4]
   15640:	movw	r0, #2000	; 0x7d0
   15644:	movt	r0, #5
   15648:	ldr	r1, [r0, #4]
   1564c:	ldr	r0, [r0]
   15650:	cmp	r1, r0
   15654:	bls	156c0 <ftello64@plt+0x3df8>
   15658:	movw	r0, #2032	; 0x7f0
   1565c:	movt	r0, #5
   15660:	movw	r1, #0
   15664:	strb	r1, [r0]
   15668:	movw	r0, #380	; 0x17c
   1566c:	movt	r0, #5
   15670:	ldr	r0, [r0]
   15674:	movw	r1, #0
   15678:	cmp	r0, r1
   1567c:	movw	r0, #0
   15680:	str	r0, [sp, #80]	; 0x50
   15684:	beq	156a8 <ftello64@plt+0x3de0>
   15688:	movw	r0, #2000	; 0x7d0
   1568c:	movt	r0, #5
   15690:	ldr	r0, [r0, #4]
   15694:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15698:	cmp	r0, r1
   1569c:	movw	r0, #0
   156a0:	movcc	r0, #1
   156a4:	str	r0, [sp, #80]	; 0x50
   156a8:	ldr	r0, [sp, #80]	; 0x50
   156ac:	and	r0, r0, #1
   156b0:	movw	r1, #2008	; 0x7d8
   156b4:	movt	r1, #5
   156b8:	strb	r0, [r1]
   156bc:	b	156d0 <ftello64@plt+0x3e08>
   156c0:	movw	r0, #2008	; 0x7d8
   156c4:	movt	r0, #5
   156c8:	movw	r1, #0
   156cc:	strb	r1, [r0]
   156d0:	b	156d4 <ftello64@plt+0x3e0c>
   156d4:	movw	r0, #2000	; 0x7d0
   156d8:	movt	r0, #5
   156dc:	ldr	r1, [r0, #4]
   156e0:	ldr	r0, [r0]
   156e4:	cmp	r1, r0
   156e8:	movw	r0, #0
   156ec:	str	r0, [sp, #76]	; 0x4c
   156f0:	bls	15740 <ftello64@plt+0x3e78>
   156f4:	bl	1170c <__ctype_b_loc@plt>
   156f8:	ldr	r0, [r0]
   156fc:	movw	lr, #2000	; 0x7d0
   15700:	movt	lr, #5
   15704:	ldr	lr, [lr, #4]
   15708:	ldrb	lr, [lr, #-1]
   1570c:	str	r0, [sp, #72]	; 0x48
   15710:	mov	r0, lr
   15714:	bl	145a8 <ftello64@plt+0x2ce0>
   15718:	mov	lr, r0
   1571c:	ldr	r1, [sp, #72]	; 0x48
   15720:	add	r0, r1, r0, lsl #1
   15724:	ldrh	r0, [r0]
   15728:	and	r0, r0, #8192	; 0x2000
   1572c:	cmp	r0, #0
   15730:	movw	r0, #0
   15734:	movne	r0, #1
   15738:	str	lr, [sp, #68]	; 0x44
   1573c:	str	r0, [sp, #76]	; 0x4c
   15740:	ldr	r0, [sp, #76]	; 0x4c
   15744:	tst	r0, #1
   15748:	beq	15768 <ftello64@plt+0x3ea0>
   1574c:	movw	r0, #2000	; 0x7d0
   15750:	movt	r0, #5
   15754:	ldr	r1, [r0, #4]
   15758:	mvn	r2, #0
   1575c:	add	r1, r1, r2
   15760:	str	r1, [r0, #4]
   15764:	b	156d4 <ftello64@plt+0x3e0c>
   15768:	b	15790 <ftello64@plt+0x3ec8>
   1576c:	movw	r0, #2000	; 0x7d0
   15770:	movt	r0, #5
   15774:	movw	r1, #0
   15778:	str	r1, [r0]
   1577c:	str	r1, [r0, #4]
   15780:	movw	r0, #2008	; 0x7d8
   15784:	movt	r0, #5
   15788:	movw	r1, #0
   1578c:	strb	r1, [r0]
   15790:	movw	r0, #1736	; 0x6c8
   15794:	movt	r0, #5
   15798:	ldr	r0, [r0]
   1579c:	movw	r1, #2024	; 0x7e8
   157a0:	movt	r1, #5
   157a4:	ldr	r2, [r1, #4]
   157a8:	ldr	r1, [r1]
   157ac:	sub	r1, r2, r1
   157b0:	sub	r0, r0, r1
   157b4:	movw	r1, #372	; 0x174
   157b8:	movt	r1, #5
   157bc:	ldr	r1, [r1]
   157c0:	sub	r0, r0, r1
   157c4:	str	r0, [fp, #-12]
   157c8:	ldr	r0, [fp, #-12]
   157cc:	cmp	r0, #0
   157d0:	ble	15b54 <ftello64@plt+0x428c>
   157d4:	movw	r0, #2036	; 0x7f4
   157d8:	movt	r0, #5
   157dc:	ldr	r0, [r0]
   157e0:	movw	r1, #2012	; 0x7dc
   157e4:	movt	r1, #5
   157e8:	str	r0, [r1, #4]
   157ec:	movw	r0, #2012	; 0x7dc
   157f0:	movt	r0, #5
   157f4:	ldr	r0, [r0, #4]
   157f8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   157fc:	cmp	r0, r1
   15800:	movw	r0, #0
   15804:	str	r0, [sp, #64]	; 0x40
   15808:	bls	15858 <ftello64@plt+0x3f90>
   1580c:	bl	1170c <__ctype_b_loc@plt>
   15810:	ldr	r0, [r0]
   15814:	movw	lr, #2012	; 0x7dc
   15818:	movt	lr, #5
   1581c:	ldr	lr, [lr, #4]
   15820:	ldrb	lr, [lr, #-1]
   15824:	str	r0, [sp, #60]	; 0x3c
   15828:	mov	r0, lr
   1582c:	bl	145a8 <ftello64@plt+0x2ce0>
   15830:	mov	lr, r0
   15834:	ldr	r1, [sp, #60]	; 0x3c
   15838:	add	r0, r1, r0, lsl #1
   1583c:	ldrh	r0, [r0]
   15840:	and	r0, r0, #8192	; 0x2000
   15844:	cmp	r0, #0
   15848:	movw	r0, #0
   1584c:	movne	r0, #1
   15850:	str	lr, [sp, #56]	; 0x38
   15854:	str	r0, [sp, #64]	; 0x40
   15858:	ldr	r0, [sp, #64]	; 0x40
   1585c:	tst	r0, #1
   15860:	beq	15880 <ftello64@plt+0x3fb8>
   15864:	movw	r0, #2012	; 0x7dc
   15868:	movt	r0, #5
   1586c:	ldr	r1, [r0, #4]
   15870:	mvn	r2, #0
   15874:	add	r1, r1, r2
   15878:	str	r1, [r0, #4]
   1587c:	b	157ec <ftello64@plt+0x3f24>
   15880:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15884:	movw	r1, #2012	; 0x7dc
   15888:	movt	r1, #5
   1588c:	str	r0, [r1]
   15890:	movw	r0, #2012	; 0x7dc
   15894:	movt	r0, #5
   15898:	ldr	r1, [r0]
   1589c:	ldr	r2, [fp, #-12]
   158a0:	add	r1, r1, r2
   158a4:	ldr	r0, [r0, #4]
   158a8:	cmp	r1, r0
   158ac:	bcs	15a2c <ftello64@plt+0x4164>
   158b0:	movw	r0, #824	; 0x338
   158b4:	movt	r0, #5
   158b8:	ldr	r0, [r0]
   158bc:	movw	r1, #0
   158c0:	cmp	r0, r1
   158c4:	beq	1595c <ftello64@plt+0x4094>
   158c8:	movw	r0, #824	; 0x338
   158cc:	movt	r0, #5
   158d0:	add	r0, r0, #4
   158d4:	movw	r1, #2012	; 0x7dc
   158d8:	movt	r1, #5
   158dc:	ldr	r2, [r1]
   158e0:	ldr	r3, [r1, #4]
   158e4:	ldr	r1, [r1]
   158e8:	sub	r1, r3, r1
   158ec:	str	r1, [sp, #52]	; 0x34
   158f0:	mov	r1, r2
   158f4:	ldr	r2, [sp, #52]	; 0x34
   158f8:	movw	r3, #0
   158fc:	str	r3, [sp, #48]	; 0x30
   15900:	ldr	ip, [sp, #48]	; 0x30
   15904:	str	ip, [sp]
   15908:	bl	1ce34 <ftello64@plt+0xb56c>
   1590c:	str	r0, [fp, #-68]	; 0xffffffbc
   15910:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15914:	cmn	r0, #2
   15918:	bne	15920 <ftello64@plt+0x4058>
   1591c:	bl	148d0 <ftello64@plt+0x3008>
   15920:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15924:	cmn	r0, #1
   15928:	bne	15938 <ftello64@plt+0x4070>
   1592c:	movw	r0, #1
   15930:	str	r0, [sp, #44]	; 0x2c
   15934:	b	15940 <ftello64@plt+0x4078>
   15938:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1593c:	str	r0, [sp, #44]	; 0x2c
   15940:	ldr	r0, [sp, #44]	; 0x2c
   15944:	movw	r1, #2012	; 0x7dc
   15948:	movt	r1, #5
   1594c:	ldr	r2, [r1]
   15950:	add	r0, r2, r0
   15954:	str	r0, [r1]
   15958:	b	15a28 <ftello64@plt+0x4160>
   1595c:	movw	r0, #2012	; 0x7dc
   15960:	movt	r0, #5
   15964:	ldr	r0, [r0]
   15968:	ldrb	r0, [r0]
   1596c:	bl	145a8 <ftello64@plt+0x2ce0>
   15970:	and	r0, r0, #255	; 0xff
   15974:	movw	lr, #1432	; 0x598
   15978:	movt	lr, #5
   1597c:	add	r0, lr, r0
   15980:	ldrsb	r0, [r0]
   15984:	cmp	r0, #0
   15988:	beq	15a10 <ftello64@plt+0x4148>
   1598c:	b	15990 <ftello64@plt+0x40c8>
   15990:	movw	r0, #2012	; 0x7dc
   15994:	movt	r0, #5
   15998:	ldr	r1, [r0]
   1599c:	ldr	r0, [r0, #4]
   159a0:	cmp	r1, r0
   159a4:	movw	r0, #0
   159a8:	str	r0, [sp, #40]	; 0x28
   159ac:	bcs	159e8 <ftello64@plt+0x4120>
   159b0:	movw	r0, #2012	; 0x7dc
   159b4:	movt	r0, #5
   159b8:	ldr	r0, [r0]
   159bc:	ldrb	r0, [r0]
   159c0:	bl	145a8 <ftello64@plt+0x2ce0>
   159c4:	and	r0, r0, #255	; 0xff
   159c8:	movw	lr, #1432	; 0x598
   159cc:	movt	lr, #5
   159d0:	add	r0, lr, r0
   159d4:	ldrb	r0, [r0]
   159d8:	cmp	r0, #0
   159dc:	movw	r0, #0
   159e0:	movne	r0, #1
   159e4:	str	r0, [sp, #40]	; 0x28
   159e8:	ldr	r0, [sp, #40]	; 0x28
   159ec:	tst	r0, #1
   159f0:	beq	15a0c <ftello64@plt+0x4144>
   159f4:	movw	r0, #2012	; 0x7dc
   159f8:	movt	r0, #5
   159fc:	ldr	r1, [r0]
   15a00:	add	r1, r1, #1
   15a04:	str	r1, [r0]
   15a08:	b	15990 <ftello64@plt+0x40c8>
   15a0c:	b	15a24 <ftello64@plt+0x415c>
   15a10:	movw	r0, #2012	; 0x7dc
   15a14:	movt	r0, #5
   15a18:	ldr	r1, [r0]
   15a1c:	add	r1, r1, #1
   15a20:	str	r1, [r0]
   15a24:	b	15a28 <ftello64@plt+0x4160>
   15a28:	b	15890 <ftello64@plt+0x3fc8>
   15a2c:	movw	r0, #2012	; 0x7dc
   15a30:	movt	r0, #5
   15a34:	ldr	r1, [r0, #4]
   15a38:	ldr	r0, [r0]
   15a3c:	cmp	r1, r0
   15a40:	bls	15aac <ftello64@plt+0x41e4>
   15a44:	movw	r0, #2044	; 0x7fc
   15a48:	movt	r0, #5
   15a4c:	movw	r1, #0
   15a50:	strb	r1, [r0]
   15a54:	movw	r0, #380	; 0x17c
   15a58:	movt	r0, #5
   15a5c:	ldr	r0, [r0]
   15a60:	movw	r1, #0
   15a64:	cmp	r0, r1
   15a68:	movw	r0, #0
   15a6c:	str	r0, [sp, #36]	; 0x24
   15a70:	beq	15a94 <ftello64@plt+0x41cc>
   15a74:	movw	r0, #2012	; 0x7dc
   15a78:	movt	r0, #5
   15a7c:	ldr	r0, [r0]
   15a80:	ldr	r1, [fp, #-20]	; 0xffffffec
   15a84:	cmp	r0, r1
   15a88:	movw	r0, #0
   15a8c:	movhi	r0, #1
   15a90:	str	r0, [sp, #36]	; 0x24
   15a94:	ldr	r0, [sp, #36]	; 0x24
   15a98:	and	r0, r0, #1
   15a9c:	movw	r1, #2020	; 0x7e4
   15aa0:	movt	r1, #5
   15aa4:	strb	r0, [r1]
   15aa8:	b	15abc <ftello64@plt+0x41f4>
   15aac:	movw	r0, #2020	; 0x7e4
   15ab0:	movt	r0, #5
   15ab4:	movw	r1, #0
   15ab8:	strb	r1, [r0]
   15abc:	b	15ac0 <ftello64@plt+0x41f8>
   15ac0:	movw	r0, #2012	; 0x7dc
   15ac4:	movt	r0, #5
   15ac8:	ldr	r1, [r0]
   15acc:	ldr	r0, [r0, #4]
   15ad0:	cmp	r1, r0
   15ad4:	movw	r0, #0
   15ad8:	str	r0, [sp, #32]
   15adc:	bcs	15b2c <ftello64@plt+0x4264>
   15ae0:	bl	1170c <__ctype_b_loc@plt>
   15ae4:	ldr	r0, [r0]
   15ae8:	movw	lr, #2012	; 0x7dc
   15aec:	movt	lr, #5
   15af0:	ldr	lr, [lr]
   15af4:	ldrb	lr, [lr]
   15af8:	str	r0, [sp, #28]
   15afc:	mov	r0, lr
   15b00:	bl	145a8 <ftello64@plt+0x2ce0>
   15b04:	mov	lr, r0
   15b08:	ldr	r1, [sp, #28]
   15b0c:	add	r0, r1, r0, lsl #1
   15b10:	ldrh	r0, [r0]
   15b14:	and	r0, r0, #8192	; 0x2000
   15b18:	cmp	r0, #0
   15b1c:	movw	r0, #0
   15b20:	movne	r0, #1
   15b24:	str	lr, [sp, #24]
   15b28:	str	r0, [sp, #32]
   15b2c:	ldr	r0, [sp, #32]
   15b30:	tst	r0, #1
   15b34:	beq	15b50 <ftello64@plt+0x4288>
   15b38:	movw	r0, #2012	; 0x7dc
   15b3c:	movt	r0, #5
   15b40:	ldr	r1, [r0]
   15b44:	add	r1, r1, #1
   15b48:	str	r1, [r0]
   15b4c:	b	15ac0 <ftello64@plt+0x41f8>
   15b50:	b	15b78 <ftello64@plt+0x42b0>
   15b54:	movw	r0, #2012	; 0x7dc
   15b58:	movt	r0, #5
   15b5c:	movw	r1, #0
   15b60:	str	r1, [r0]
   15b64:	str	r1, [r0, #4]
   15b68:	movw	r0, #2020	; 0x7e4
   15b6c:	movt	r0, #5
   15b70:	movw	r1, #0
   15b74:	strb	r1, [r0]
   15b78:	movw	r0, #521	; 0x209
   15b7c:	movt	r0, #5
   15b80:	ldrb	r0, [r0]
   15b84:	tst	r0, #1
   15b88:	beq	15c80 <ftello64@plt+0x43b8>
   15b8c:	movw	r0, #1116	; 0x45c
   15b90:	movt	r0, #5
   15b94:	ldr	r0, [r0]
   15b98:	ldr	r1, [fp, #-4]
   15b9c:	ldr	r1, [r1, #24]
   15ba0:	add	r0, r0, r1, lsl #2
   15ba4:	ldr	r0, [r0]
   15ba8:	str	r0, [fp, #-32]	; 0xffffffe0
   15bac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15bb0:	movw	r1, #0
   15bb4:	cmp	r0, r1
   15bb8:	bne	15bc8 <ftello64@plt+0x4300>
   15bbc:	movw	r0, #60080	; 0xeab0
   15bc0:	movt	r0, #3
   15bc4:	str	r0, [fp, #-32]	; 0xffffffe0
   15bc8:	ldr	r0, [fp, #-4]
   15bcc:	ldr	r1, [r0, #16]
   15bd0:	ldr	r0, [r0, #20]
   15bd4:	adds	r1, r1, #1
   15bd8:	adc	r0, r0, #0
   15bdc:	str	r1, [fp, #-40]	; 0xffffffd8
   15be0:	str	r0, [fp, #-36]	; 0xffffffdc
   15be4:	ldr	r0, [fp, #-4]
   15be8:	ldr	r0, [r0, #24]
   15bec:	cmp	r0, #0
   15bf0:	ble	15c2c <ftello64@plt+0x4364>
   15bf4:	movw	r0, #1120	; 0x460
   15bf8:	movt	r0, #5
   15bfc:	ldr	r0, [r0]
   15c00:	ldr	r1, [fp, #-4]
   15c04:	ldr	r1, [r1, #24]
   15c08:	add	r0, r0, r1, lsl #3
   15c0c:	ldr	r1, [r0, #-8]
   15c10:	ldr	r0, [r0, #-4]
   15c14:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15c18:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15c1c:	subs	r1, r2, r1
   15c20:	sbc	r0, r3, r0
   15c24:	str	r1, [fp, #-40]	; 0xffffffd8
   15c28:	str	r0, [fp, #-36]	; 0xffffffdc
   15c2c:	movw	r0, #1720	; 0x6b8
   15c30:	movt	r0, #5
   15c34:	ldr	r0, [r0]
   15c38:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15c3c:	bl	115f8 <stpcpy@plt>
   15c40:	str	r0, [fp, #-72]	; 0xffffffb8
   15c44:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15c48:	mov	r1, r0
   15c4c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15c50:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15c54:	movw	lr, #62124	; 0xf2ac
   15c58:	movt	lr, #3
   15c5c:	str	r1, [sp, #20]
   15c60:	mov	r1, lr
   15c64:	bl	11820 <sprintf@plt>
   15c68:	ldr	r1, [sp, #20]
   15c6c:	add	r0, r1, r0
   15c70:	movw	r1, #1720	; 0x6b8
   15c74:	movt	r1, #5
   15c78:	str	r0, [r1, #4]
   15c7c:	b	15d60 <ftello64@plt+0x4498>
   15c80:	movw	r0, #520	; 0x208
   15c84:	movt	r0, #5
   15c88:	ldrb	r0, [r0]
   15c8c:	tst	r0, #1
   15c90:	beq	15d5c <ftello64@plt+0x4494>
   15c94:	movw	r0, #2024	; 0x7e8
   15c98:	movt	r0, #5
   15c9c:	ldr	r0, [r0]
   15ca0:	ldr	r1, [fp, #-4]
   15ca4:	ldr	r1, [r1, #16]
   15ca8:	add	r0, r0, r1
   15cac:	movw	r1, #1720	; 0x6b8
   15cb0:	movt	r1, #5
   15cb4:	str	r0, [r1]
   15cb8:	ldr	r0, [r1]
   15cbc:	str	r0, [r1, #4]
   15cc0:	movw	r0, #1720	; 0x6b8
   15cc4:	movt	r0, #5
   15cc8:	ldr	r0, [r0, #4]
   15ccc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15cd0:	cmp	r0, r1
   15cd4:	movw	r0, #0
   15cd8:	str	r0, [sp, #16]
   15cdc:	bcs	15d34 <ftello64@plt+0x446c>
   15ce0:	bl	1170c <__ctype_b_loc@plt>
   15ce4:	ldr	r0, [r0]
   15ce8:	movw	lr, #1720	; 0x6b8
   15cec:	movt	lr, #5
   15cf0:	ldr	lr, [lr, #4]
   15cf4:	ldrb	lr, [lr]
   15cf8:	str	r0, [sp, #12]
   15cfc:	mov	r0, lr
   15d00:	bl	145a8 <ftello64@plt+0x2ce0>
   15d04:	mov	lr, r0
   15d08:	ldr	r1, [sp, #12]
   15d0c:	add	r0, r1, r0, lsl #1
   15d10:	ldrh	r0, [r0]
   15d14:	and	r0, r0, #8192	; 0x2000
   15d18:	cmp	r0, #0
   15d1c:	movw	r0, #0
   15d20:	movne	r0, #1
   15d24:	mvn	r2, #0
   15d28:	eor	r0, r0, r2
   15d2c:	str	lr, [sp, #8]
   15d30:	str	r0, [sp, #16]
   15d34:	ldr	r0, [sp, #16]
   15d38:	tst	r0, #1
   15d3c:	beq	15d58 <ftello64@plt+0x4490>
   15d40:	movw	r0, #1720	; 0x6b8
   15d44:	movt	r0, #5
   15d48:	ldr	r1, [r0, #4]
   15d4c:	add	r1, r1, #1
   15d50:	str	r1, [r0, #4]
   15d54:	b	15cc0 <ftello64@plt+0x43f8>
   15d58:	b	15d5c <ftello64@plt+0x4494>
   15d5c:	b	15d60 <ftello64@plt+0x4498>
   15d60:	mov	sp, fp
   15d64:	pop	{fp, pc}
   15d68:	push	{fp, lr}
   15d6c:	mov	fp, sp
   15d70:	sub	sp, sp, #96	; 0x60
   15d74:	movw	r0, #528	; 0x210
   15d78:	movt	r0, #5
   15d7c:	ldrb	r0, [r0]
   15d80:	tst	r0, #1
   15d84:	bne	15e68 <ftello64@plt+0x45a0>
   15d88:	movw	r0, #521	; 0x209
   15d8c:	movt	r0, #5
   15d90:	ldrb	r0, [r0]
   15d94:	tst	r0, #1
   15d98:	beq	15e0c <ftello64@plt+0x4544>
   15d9c:	movw	r0, #1720	; 0x6b8
   15da0:	movt	r0, #5
   15da4:	ldr	r1, [r0]
   15da8:	ldr	r0, [r0, #4]
   15dac:	str	r0, [fp, #-4]
   15db0:	mov	r0, r1
   15db4:	ldr	r1, [fp, #-4]
   15db8:	bl	168b8 <ftello64@plt+0x4ff0>
   15dbc:	movw	r0, #58	; 0x3a
   15dc0:	bl	118a4 <putchar_unlocked@plt>
   15dc4:	movw	r1, #1172	; 0x494
   15dc8:	movt	r1, #5
   15dcc:	ldr	r1, [r1]
   15dd0:	movw	lr, #372	; 0x174
   15dd4:	movt	lr, #5
   15dd8:	ldr	lr, [lr]
   15ddc:	add	r1, r1, lr
   15de0:	movw	lr, #1720	; 0x6b8
   15de4:	movt	lr, #5
   15de8:	ldr	r2, [lr, #4]
   15dec:	ldr	lr, [lr]
   15df0:	sub	r2, r2, lr
   15df4:	sub	r1, r1, r2
   15df8:	sub	r1, r1, #1
   15dfc:	str	r0, [fp, #-8]
   15e00:	mov	r0, r1
   15e04:	bl	16a2c <ftello64@plt+0x5164>
   15e08:	b	15e64 <ftello64@plt+0x459c>
   15e0c:	movw	r0, #1720	; 0x6b8
   15e10:	movt	r0, #5
   15e14:	ldr	r1, [r0]
   15e18:	ldr	r0, [r0, #4]
   15e1c:	str	r0, [fp, #-12]
   15e20:	mov	r0, r1
   15e24:	ldr	r1, [fp, #-12]
   15e28:	bl	168b8 <ftello64@plt+0x4ff0>
   15e2c:	movw	r0, #1172	; 0x494
   15e30:	movt	r0, #5
   15e34:	ldr	r0, [r0]
   15e38:	movw	r1, #372	; 0x174
   15e3c:	movt	r1, #5
   15e40:	ldr	r1, [r1]
   15e44:	add	r0, r0, r1
   15e48:	movw	r1, #1720	; 0x6b8
   15e4c:	movt	r1, #5
   15e50:	ldr	lr, [r1, #4]
   15e54:	ldr	r1, [r1]
   15e58:	sub	r1, lr, r1
   15e5c:	sub	r0, r0, r1
   15e60:	bl	16a2c <ftello64@plt+0x5164>
   15e64:	b	15e68 <ftello64@plt+0x45a0>
   15e68:	movw	r0, #2000	; 0x7d0
   15e6c:	movt	r0, #5
   15e70:	ldr	r1, [r0]
   15e74:	ldr	r0, [r0, #4]
   15e78:	cmp	r1, r0
   15e7c:	bcs	15fb0 <ftello64@plt+0x46e8>
   15e80:	movw	r0, #2000	; 0x7d0
   15e84:	movt	r0, #5
   15e88:	ldr	r1, [r0]
   15e8c:	ldr	r0, [r0, #4]
   15e90:	str	r0, [fp, #-16]
   15e94:	mov	r0, r1
   15e98:	ldr	r1, [fp, #-16]
   15e9c:	bl	168b8 <ftello64@plt+0x4ff0>
   15ea0:	movw	r0, #2008	; 0x7d8
   15ea4:	movt	r0, #5
   15ea8:	ldrb	r0, [r0]
   15eac:	tst	r0, #1
   15eb0:	beq	15ed4 <ftello64@plt+0x460c>
   15eb4:	movw	r0, #380	; 0x17c
   15eb8:	movt	r0, #5
   15ebc:	ldr	r0, [r0]
   15ec0:	movw	r1, #492	; 0x1ec
   15ec4:	movt	r1, #5
   15ec8:	ldr	r1, [r1]
   15ecc:	bl	114e4 <fputs_unlocked@plt>
   15ed0:	str	r0, [fp, #-20]	; 0xffffffec
   15ed4:	movw	r0, #1728	; 0x6c0
   15ed8:	movt	r0, #5
   15edc:	ldr	r0, [r0]
   15ee0:	movw	r1, #372	; 0x174
   15ee4:	movt	r1, #5
   15ee8:	ldr	r1, [r1]
   15eec:	sub	r0, r0, r1
   15ef0:	movw	r1, #2036	; 0x7f4
   15ef4:	movt	r1, #5
   15ef8:	ldr	r2, [r1, #4]
   15efc:	ldr	r1, [r1]
   15f00:	sub	r1, r2, r1
   15f04:	sub	r0, r0, r1
   15f08:	movw	r1, #2044	; 0x7fc
   15f0c:	movt	r1, #5
   15f10:	ldrb	r1, [r1]
   15f14:	tst	r1, #1
   15f18:	str	r0, [fp, #-24]	; 0xffffffe8
   15f1c:	beq	15f34 <ftello64@plt+0x466c>
   15f20:	movw	r0, #1740	; 0x6cc
   15f24:	movt	r0, #5
   15f28:	ldr	r0, [r0]
   15f2c:	str	r0, [fp, #-28]	; 0xffffffe4
   15f30:	b	15f40 <ftello64@plt+0x4678>
   15f34:	movw	r0, #0
   15f38:	str	r0, [fp, #-28]	; 0xffffffe4
   15f3c:	b	15f40 <ftello64@plt+0x4678>
   15f40:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15f44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15f48:	sub	r0, r1, r0
   15f4c:	movw	r2, #2000	; 0x7d0
   15f50:	movt	r2, #5
   15f54:	ldr	r3, [r2, #4]
   15f58:	ldr	r2, [r2]
   15f5c:	sub	r2, r3, r2
   15f60:	sub	r0, r0, r2
   15f64:	movw	r2, #2008	; 0x7d8
   15f68:	movt	r2, #5
   15f6c:	ldrb	r2, [r2]
   15f70:	tst	r2, #1
   15f74:	str	r0, [fp, #-32]	; 0xffffffe0
   15f78:	beq	15f90 <ftello64@plt+0x46c8>
   15f7c:	movw	r0, #1740	; 0x6cc
   15f80:	movt	r0, #5
   15f84:	ldr	r0, [r0]
   15f88:	str	r0, [fp, #-36]	; 0xffffffdc
   15f8c:	b	15f9c <ftello64@plt+0x46d4>
   15f90:	movw	r0, #0
   15f94:	str	r0, [fp, #-36]	; 0xffffffdc
   15f98:	b	15f9c <ftello64@plt+0x46d4>
   15f9c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15fa0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15fa4:	sub	r0, r1, r0
   15fa8:	bl	16a2c <ftello64@plt+0x5164>
   15fac:	b	1602c <ftello64@plt+0x4764>
   15fb0:	movw	r0, #1728	; 0x6c0
   15fb4:	movt	r0, #5
   15fb8:	ldr	r0, [r0]
   15fbc:	movw	r1, #372	; 0x174
   15fc0:	movt	r1, #5
   15fc4:	ldr	r1, [r1]
   15fc8:	sub	r0, r0, r1
   15fcc:	movw	r1, #2036	; 0x7f4
   15fd0:	movt	r1, #5
   15fd4:	ldr	r2, [r1, #4]
   15fd8:	ldr	r1, [r1]
   15fdc:	sub	r1, r2, r1
   15fe0:	sub	r0, r0, r1
   15fe4:	movw	r1, #2044	; 0x7fc
   15fe8:	movt	r1, #5
   15fec:	ldrb	r1, [r1]
   15ff0:	tst	r1, #1
   15ff4:	str	r0, [fp, #-40]	; 0xffffffd8
   15ff8:	beq	16010 <ftello64@plt+0x4748>
   15ffc:	movw	r0, #1740	; 0x6cc
   16000:	movt	r0, #5
   16004:	ldr	r0, [r0]
   16008:	str	r0, [fp, #-44]	; 0xffffffd4
   1600c:	b	1601c <ftello64@plt+0x4754>
   16010:	movw	r0, #0
   16014:	str	r0, [fp, #-44]	; 0xffffffd4
   16018:	b	1601c <ftello64@plt+0x4754>
   1601c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16020:	ldr	r1, [fp, #-40]	; 0xffffffd8
   16024:	sub	r0, r1, r0
   16028:	bl	16a2c <ftello64@plt+0x5164>
   1602c:	movw	r0, #2044	; 0x7fc
   16030:	movt	r0, #5
   16034:	ldrb	r0, [r0]
   16038:	tst	r0, #1
   1603c:	beq	16060 <ftello64@plt+0x4798>
   16040:	movw	r0, #380	; 0x17c
   16044:	movt	r0, #5
   16048:	ldr	r0, [r0]
   1604c:	movw	r1, #492	; 0x1ec
   16050:	movt	r1, #5
   16054:	ldr	r1, [r1]
   16058:	bl	114e4 <fputs_unlocked@plt>
   1605c:	str	r0, [sp, #48]	; 0x30
   16060:	movw	r0, #2036	; 0x7f4
   16064:	movt	r0, #5
   16068:	ldr	r1, [r0]
   1606c:	ldr	r0, [r0, #4]
   16070:	str	r0, [sp, #44]	; 0x2c
   16074:	mov	r0, r1
   16078:	ldr	r1, [sp, #44]	; 0x2c
   1607c:	bl	168b8 <ftello64@plt+0x4ff0>
   16080:	movw	r0, #372	; 0x174
   16084:	movt	r0, #5
   16088:	ldr	r0, [r0]
   1608c:	bl	16a2c <ftello64@plt+0x5164>
   16090:	movw	r0, #2024	; 0x7e8
   16094:	movt	r0, #5
   16098:	ldr	r1, [r0]
   1609c:	ldr	r0, [r0, #4]
   160a0:	str	r0, [sp, #40]	; 0x28
   160a4:	mov	r0, r1
   160a8:	ldr	r1, [sp, #40]	; 0x28
   160ac:	bl	168b8 <ftello64@plt+0x4ff0>
   160b0:	movw	r0, #2032	; 0x7f0
   160b4:	movt	r0, #5
   160b8:	ldrb	r0, [r0]
   160bc:	tst	r0, #1
   160c0:	beq	160e4 <ftello64@plt+0x481c>
   160c4:	movw	r0, #380	; 0x17c
   160c8:	movt	r0, #5
   160cc:	ldr	r0, [r0]
   160d0:	movw	r1, #492	; 0x1ec
   160d4:	movt	r1, #5
   160d8:	ldr	r1, [r1]
   160dc:	bl	114e4 <fputs_unlocked@plt>
   160e0:	str	r0, [sp, #36]	; 0x24
   160e4:	movw	r0, #2012	; 0x7dc
   160e8:	movt	r0, #5
   160ec:	ldr	r1, [r0]
   160f0:	ldr	r0, [r0, #4]
   160f4:	cmp	r1, r0
   160f8:	bcs	1621c <ftello64@plt+0x4954>
   160fc:	movw	r0, #1728	; 0x6c0
   16100:	movt	r0, #5
   16104:	ldr	r0, [r0]
   16108:	movw	r1, #2024	; 0x7e8
   1610c:	movt	r1, #5
   16110:	ldr	r2, [r1, #4]
   16114:	ldr	r1, [r1]
   16118:	sub	r1, r2, r1
   1611c:	sub	r0, r0, r1
   16120:	movw	r1, #2032	; 0x7f0
   16124:	movt	r1, #5
   16128:	ldrb	r1, [r1]
   1612c:	tst	r1, #1
   16130:	str	r0, [sp, #32]
   16134:	beq	1614c <ftello64@plt+0x4884>
   16138:	movw	r0, #1740	; 0x6cc
   1613c:	movt	r0, #5
   16140:	ldr	r0, [r0]
   16144:	str	r0, [sp, #28]
   16148:	b	16158 <ftello64@plt+0x4890>
   1614c:	movw	r0, #0
   16150:	str	r0, [sp, #28]
   16154:	b	16158 <ftello64@plt+0x4890>
   16158:	ldr	r0, [sp, #28]
   1615c:	ldr	r1, [sp, #32]
   16160:	sub	r0, r1, r0
   16164:	movw	r2, #2012	; 0x7dc
   16168:	movt	r2, #5
   1616c:	ldr	r3, [r2, #4]
   16170:	ldr	r2, [r2]
   16174:	sub	r2, r3, r2
   16178:	sub	r0, r0, r2
   1617c:	movw	r2, #2020	; 0x7e4
   16180:	movt	r2, #5
   16184:	ldrb	r2, [r2]
   16188:	tst	r2, #1
   1618c:	str	r0, [sp, #24]
   16190:	beq	161a8 <ftello64@plt+0x48e0>
   16194:	movw	r0, #1740	; 0x6cc
   16198:	movt	r0, #5
   1619c:	ldr	r0, [r0]
   161a0:	str	r0, [sp, #20]
   161a4:	b	161b4 <ftello64@plt+0x48ec>
   161a8:	movw	r0, #0
   161ac:	str	r0, [sp, #20]
   161b0:	b	161b4 <ftello64@plt+0x48ec>
   161b4:	ldr	r0, [sp, #20]
   161b8:	ldr	r1, [sp, #24]
   161bc:	sub	r0, r1, r0
   161c0:	bl	16a2c <ftello64@plt+0x5164>
   161c4:	movw	r0, #2020	; 0x7e4
   161c8:	movt	r0, #5
   161cc:	ldrb	r0, [r0]
   161d0:	tst	r0, #1
   161d4:	beq	161f8 <ftello64@plt+0x4930>
   161d8:	movw	r0, #380	; 0x17c
   161dc:	movt	r0, #5
   161e0:	ldr	r0, [r0]
   161e4:	movw	r1, #492	; 0x1ec
   161e8:	movt	r1, #5
   161ec:	ldr	r1, [r1]
   161f0:	bl	114e4 <fputs_unlocked@plt>
   161f4:	str	r0, [sp, #16]
   161f8:	movw	r0, #2012	; 0x7dc
   161fc:	movt	r0, #5
   16200:	ldr	r1, [r0]
   16204:	ldr	r0, [r0, #4]
   16208:	str	r0, [sp, #12]
   1620c:	mov	r0, r1
   16210:	ldr	r1, [sp, #12]
   16214:	bl	168b8 <ftello64@plt+0x4ff0>
   16218:	b	162c8 <ftello64@plt+0x4a00>
   1621c:	movw	r0, #521	; 0x209
   16220:	movt	r0, #5
   16224:	ldrb	r0, [r0]
   16228:	tst	r0, #1
   1622c:	bne	16244 <ftello64@plt+0x497c>
   16230:	movw	r0, #520	; 0x208
   16234:	movt	r0, #5
   16238:	ldrb	r0, [r0]
   1623c:	tst	r0, #1
   16240:	beq	162c4 <ftello64@plt+0x49fc>
   16244:	movw	r0, #528	; 0x210
   16248:	movt	r0, #5
   1624c:	ldrb	r0, [r0]
   16250:	tst	r0, #1
   16254:	beq	162c4 <ftello64@plt+0x49fc>
   16258:	movw	r0, #1728	; 0x6c0
   1625c:	movt	r0, #5
   16260:	ldr	r0, [r0]
   16264:	movw	r1, #2024	; 0x7e8
   16268:	movt	r1, #5
   1626c:	ldr	r2, [r1, #4]
   16270:	ldr	r1, [r1]
   16274:	sub	r1, r2, r1
   16278:	sub	r0, r0, r1
   1627c:	movw	r1, #2032	; 0x7f0
   16280:	movt	r1, #5
   16284:	ldrb	r1, [r1]
   16288:	tst	r1, #1
   1628c:	str	r0, [sp, #8]
   16290:	beq	162a8 <ftello64@plt+0x49e0>
   16294:	movw	r0, #1740	; 0x6cc
   16298:	movt	r0, #5
   1629c:	ldr	r0, [r0]
   162a0:	str	r0, [sp, #4]
   162a4:	b	162b4 <ftello64@plt+0x49ec>
   162a8:	movw	r0, #0
   162ac:	str	r0, [sp, #4]
   162b0:	b	162b4 <ftello64@plt+0x49ec>
   162b4:	ldr	r0, [sp, #4]
   162b8:	ldr	r1, [sp, #8]
   162bc:	sub	r0, r1, r0
   162c0:	bl	16a2c <ftello64@plt+0x5164>
   162c4:	b	162c8 <ftello64@plt+0x4a00>
   162c8:	movw	r0, #521	; 0x209
   162cc:	movt	r0, #5
   162d0:	ldrb	r0, [r0]
   162d4:	tst	r0, #1
   162d8:	bne	162f0 <ftello64@plt+0x4a28>
   162dc:	movw	r0, #520	; 0x208
   162e0:	movt	r0, #5
   162e4:	ldrb	r0, [r0]
   162e8:	tst	r0, #1
   162ec:	beq	1632c <ftello64@plt+0x4a64>
   162f0:	movw	r0, #528	; 0x210
   162f4:	movt	r0, #5
   162f8:	ldrb	r0, [r0]
   162fc:	tst	r0, #1
   16300:	beq	1632c <ftello64@plt+0x4a64>
   16304:	movw	r0, #372	; 0x174
   16308:	movt	r0, #5
   1630c:	ldr	r0, [r0]
   16310:	bl	16a2c <ftello64@plt+0x5164>
   16314:	movw	r0, #1720	; 0x6b8
   16318:	movt	r0, #5
   1631c:	ldr	lr, [r0]
   16320:	ldr	r1, [r0, #4]
   16324:	mov	r0, lr
   16328:	bl	168b8 <ftello64@plt+0x4ff0>
   1632c:	movw	r0, #10
   16330:	bl	118a4 <putchar_unlocked@plt>
   16334:	str	r0, [sp]
   16338:	mov	sp, fp
   1633c:	pop	{fp, pc}
   16340:	push	{fp, lr}
   16344:	mov	fp, sp
   16348:	sub	sp, sp, #72	; 0x48
   1634c:	movw	r0, #384	; 0x180
   16350:	movt	r0, #5
   16354:	ldr	r1, [r0]
   16358:	movw	r0, #62149	; 0xf2c5
   1635c:	movt	r0, #3
   16360:	bl	11544 <printf@plt>
   16364:	movw	r1, #2000	; 0x7d0
   16368:	movt	r1, #5
   1636c:	ldr	lr, [r1]
   16370:	ldr	r1, [r1, #4]
   16374:	str	r0, [fp, #-4]
   16378:	mov	r0, lr
   1637c:	bl	168b8 <ftello64@plt+0x4ff0>
   16380:	movw	r0, #2008	; 0x7d8
   16384:	movt	r0, #5
   16388:	ldrb	r0, [r0]
   1638c:	tst	r0, #1
   16390:	beq	163b4 <ftello64@plt+0x4aec>
   16394:	movw	r0, #380	; 0x17c
   16398:	movt	r0, #5
   1639c:	ldr	r0, [r0]
   163a0:	movw	r1, #492	; 0x1ec
   163a4:	movt	r1, #5
   163a8:	ldr	r1, [r1]
   163ac:	bl	114e4 <fputs_unlocked@plt>
   163b0:	str	r0, [fp, #-8]
   163b4:	movw	r0, #34	; 0x22
   163b8:	bl	118a4 <putchar_unlocked@plt>
   163bc:	movw	lr, #492	; 0x1ec
   163c0:	movt	lr, #5
   163c4:	ldr	r1, [lr]
   163c8:	movw	lr, #62152	; 0xf2c8
   163cc:	movt	lr, #3
   163d0:	str	r0, [fp, #-12]
   163d4:	mov	r0, lr
   163d8:	bl	114e4 <fputs_unlocked@plt>
   163dc:	movw	r1, #2044	; 0x7fc
   163e0:	movt	r1, #5
   163e4:	ldrb	r1, [r1]
   163e8:	tst	r1, #1
   163ec:	str	r0, [fp, #-16]
   163f0:	beq	16414 <ftello64@plt+0x4b4c>
   163f4:	movw	r0, #380	; 0x17c
   163f8:	movt	r0, #5
   163fc:	ldr	r0, [r0]
   16400:	movw	r1, #492	; 0x1ec
   16404:	movt	r1, #5
   16408:	ldr	r1, [r1]
   1640c:	bl	114e4 <fputs_unlocked@plt>
   16410:	str	r0, [fp, #-20]	; 0xffffffec
   16414:	movw	r0, #2036	; 0x7f4
   16418:	movt	r0, #5
   1641c:	ldr	r1, [r0]
   16420:	ldr	r0, [r0, #4]
   16424:	str	r0, [fp, #-24]	; 0xffffffe8
   16428:	mov	r0, r1
   1642c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16430:	bl	168b8 <ftello64@plt+0x4ff0>
   16434:	mov	r0, #34	; 0x22
   16438:	bl	118a4 <putchar_unlocked@plt>
   1643c:	movw	r1, #492	; 0x1ec
   16440:	movt	r1, #5
   16444:	ldr	r1, [r1]
   16448:	movw	lr, #62152	; 0xf2c8
   1644c:	movt	lr, #3
   16450:	str	r0, [fp, #-28]	; 0xffffffe4
   16454:	mov	r0, lr
   16458:	bl	114e4 <fputs_unlocked@plt>
   1645c:	movw	r1, #2024	; 0x7e8
   16460:	movt	r1, #5
   16464:	ldr	lr, [r1]
   16468:	ldr	r1, [r1, #4]
   1646c:	str	r0, [fp, #-32]	; 0xffffffe0
   16470:	mov	r0, lr
   16474:	bl	168b8 <ftello64@plt+0x4ff0>
   16478:	movw	r0, #2032	; 0x7f0
   1647c:	movt	r0, #5
   16480:	ldrb	r0, [r0]
   16484:	tst	r0, #1
   16488:	beq	164ac <ftello64@plt+0x4be4>
   1648c:	movw	r0, #380	; 0x17c
   16490:	movt	r0, #5
   16494:	ldr	r0, [r0]
   16498:	movw	r1, #492	; 0x1ec
   1649c:	movt	r1, #5
   164a0:	ldr	r1, [r1]
   164a4:	bl	114e4 <fputs_unlocked@plt>
   164a8:	str	r0, [sp, #36]	; 0x24
   164ac:	movw	r0, #34	; 0x22
   164b0:	bl	118a4 <putchar_unlocked@plt>
   164b4:	movw	lr, #492	; 0x1ec
   164b8:	movt	lr, #5
   164bc:	ldr	r1, [lr]
   164c0:	movw	lr, #62152	; 0xf2c8
   164c4:	movt	lr, #3
   164c8:	str	r0, [sp, #32]
   164cc:	mov	r0, lr
   164d0:	bl	114e4 <fputs_unlocked@plt>
   164d4:	movw	r1, #2020	; 0x7e4
   164d8:	movt	r1, #5
   164dc:	ldrb	r1, [r1]
   164e0:	tst	r1, #1
   164e4:	str	r0, [sp, #28]
   164e8:	beq	1650c <ftello64@plt+0x4c44>
   164ec:	movw	r0, #380	; 0x17c
   164f0:	movt	r0, #5
   164f4:	ldr	r0, [r0]
   164f8:	movw	r1, #492	; 0x1ec
   164fc:	movt	r1, #5
   16500:	ldr	r1, [r1]
   16504:	bl	114e4 <fputs_unlocked@plt>
   16508:	str	r0, [sp, #24]
   1650c:	movw	r0, #2012	; 0x7dc
   16510:	movt	r0, #5
   16514:	ldr	r1, [r0]
   16518:	ldr	r0, [r0, #4]
   1651c:	str	r0, [sp, #20]
   16520:	mov	r0, r1
   16524:	ldr	r1, [sp, #20]
   16528:	bl	168b8 <ftello64@plt+0x4ff0>
   1652c:	movw	r0, #34	; 0x22
   16530:	bl	118a4 <putchar_unlocked@plt>
   16534:	movw	r1, #521	; 0x209
   16538:	movt	r1, #5
   1653c:	ldrb	r1, [r1]
   16540:	tst	r1, #1
   16544:	str	r0, [sp, #16]
   16548:	bne	16560 <ftello64@plt+0x4c98>
   1654c:	movw	r0, #520	; 0x208
   16550:	movt	r0, #5
   16554:	ldrb	r0, [r0]
   16558:	tst	r0, #1
   1655c:	beq	165a0 <ftello64@plt+0x4cd8>
   16560:	movw	r0, #492	; 0x1ec
   16564:	movt	r0, #5
   16568:	ldr	r1, [r0]
   1656c:	movw	r0, #62152	; 0xf2c8
   16570:	movt	r0, #3
   16574:	bl	114e4 <fputs_unlocked@plt>
   16578:	movw	r1, #1720	; 0x6b8
   1657c:	movt	r1, #5
   16580:	ldr	lr, [r1]
   16584:	ldr	r1, [r1, #4]
   16588:	str	r0, [sp, #12]
   1658c:	mov	r0, lr
   16590:	bl	168b8 <ftello64@plt+0x4ff0>
   16594:	movw	r0, #34	; 0x22
   16598:	bl	118a4 <putchar_unlocked@plt>
   1659c:	str	r0, [sp, #8]
   165a0:	movw	r0, #10
   165a4:	bl	118a4 <putchar_unlocked@plt>
   165a8:	str	r0, [sp, #4]
   165ac:	mov	sp, fp
   165b0:	pop	{fp, pc}
   165b4:	push	{fp, lr}
   165b8:	mov	fp, sp
   165bc:	sub	sp, sp, #88	; 0x58
   165c0:	movw	r0, #384	; 0x180
   165c4:	movt	r0, #5
   165c8:	ldr	r1, [r0]
   165cc:	movw	r0, #62155	; 0xf2cb
   165d0:	movt	r0, #3
   165d4:	bl	11544 <printf@plt>
   165d8:	mov	r1, #123	; 0x7b
   165dc:	str	r0, [fp, #-28]	; 0xffffffe4
   165e0:	mov	r0, r1
   165e4:	bl	118a4 <putchar_unlocked@plt>
   165e8:	movw	r1, #2000	; 0x7d0
   165ec:	movt	r1, #5
   165f0:	ldr	lr, [r1]
   165f4:	ldr	r1, [r1, #4]
   165f8:	str	r0, [fp, #-32]	; 0xffffffe0
   165fc:	mov	r0, lr
   16600:	bl	168b8 <ftello64@plt+0x4ff0>
   16604:	movw	r0, #492	; 0x1ec
   16608:	movt	r0, #5
   1660c:	ldr	r1, [r0]
   16610:	movw	r0, #62160	; 0xf2d0
   16614:	movt	r0, #3
   16618:	bl	114e4 <fputs_unlocked@plt>
   1661c:	movw	r1, #2036	; 0x7f4
   16620:	movt	r1, #5
   16624:	ldr	lr, [r1]
   16628:	ldr	r1, [r1, #4]
   1662c:	str	r0, [fp, #-36]	; 0xffffffdc
   16630:	mov	r0, lr
   16634:	bl	168b8 <ftello64@plt+0x4ff0>
   16638:	movw	r0, #492	; 0x1ec
   1663c:	movt	r0, #5
   16640:	ldr	r1, [r0]
   16644:	movw	r0, #62160	; 0xf2d0
   16648:	movt	r0, #3
   1664c:	bl	114e4 <fputs_unlocked@plt>
   16650:	movw	r1, #2024	; 0x7e8
   16654:	movt	r1, #5
   16658:	ldr	lr, [r1]
   1665c:	str	lr, [fp, #-8]
   16660:	ldr	lr, [r1, #4]
   16664:	str	lr, [fp, #-12]
   16668:	ldr	r1, [r1]
   1666c:	str	r1, [fp, #-20]	; 0xffffffec
   16670:	movw	r1, #824	; 0x338
   16674:	movt	r1, #5
   16678:	ldr	r1, [r1]
   1667c:	movw	lr, #0
   16680:	cmp	r1, lr
   16684:	str	r0, [fp, #-40]	; 0xffffffd8
   16688:	beq	1670c <ftello64@plt+0x4e44>
   1668c:	movw	r0, #824	; 0x338
   16690:	movt	r0, #5
   16694:	add	r0, r0, #4
   16698:	ldr	r1, [fp, #-20]	; 0xffffffec
   1669c:	movw	r2, #2024	; 0x7e8
   166a0:	movt	r2, #5
   166a4:	ldr	r2, [r2, #4]
   166a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   166ac:	sub	r2, r2, r3
   166b0:	movw	r3, #0
   166b4:	str	r3, [sp, #44]	; 0x2c
   166b8:	ldr	ip, [sp, #44]	; 0x2c
   166bc:	str	ip, [sp]
   166c0:	bl	1ce34 <ftello64@plt+0xb56c>
   166c4:	str	r0, [fp, #-24]	; 0xffffffe8
   166c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166cc:	cmn	r0, #2
   166d0:	bne	166d8 <ftello64@plt+0x4e10>
   166d4:	bl	148d0 <ftello64@plt+0x3008>
   166d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166dc:	cmn	r0, #1
   166e0:	bne	166f0 <ftello64@plt+0x4e28>
   166e4:	movw	r0, #1
   166e8:	str	r0, [sp, #40]	; 0x28
   166ec:	b	166f8 <ftello64@plt+0x4e30>
   166f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166f4:	str	r0, [sp, #40]	; 0x28
   166f8:	ldr	r0, [sp, #40]	; 0x28
   166fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   16700:	add	r0, r1, r0
   16704:	str	r0, [fp, #-20]	; 0xffffffec
   16708:	b	167b8 <ftello64@plt+0x4ef0>
   1670c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16710:	ldrb	r0, [r0]
   16714:	bl	145a8 <ftello64@plt+0x2ce0>
   16718:	and	r0, r0, #255	; 0xff
   1671c:	movw	lr, #1432	; 0x598
   16720:	movt	lr, #5
   16724:	add	r0, lr, r0
   16728:	ldrsb	r0, [r0]
   1672c:	cmp	r0, #0
   16730:	beq	167a8 <ftello64@plt+0x4ee0>
   16734:	b	16738 <ftello64@plt+0x4e70>
   16738:	ldr	r0, [fp, #-20]	; 0xffffffec
   1673c:	movw	r1, #2024	; 0x7e8
   16740:	movt	r1, #5
   16744:	ldr	r1, [r1, #4]
   16748:	cmp	r0, r1
   1674c:	movw	r0, #0
   16750:	str	r0, [sp, #36]	; 0x24
   16754:	bcs	16788 <ftello64@plt+0x4ec0>
   16758:	ldr	r0, [fp, #-20]	; 0xffffffec
   1675c:	ldrb	r0, [r0]
   16760:	bl	145a8 <ftello64@plt+0x2ce0>
   16764:	and	r0, r0, #255	; 0xff
   16768:	movw	lr, #1432	; 0x598
   1676c:	movt	lr, #5
   16770:	add	r0, lr, r0
   16774:	ldrb	r0, [r0]
   16778:	cmp	r0, #0
   1677c:	movw	r0, #0
   16780:	movne	r0, #1
   16784:	str	r0, [sp, #36]	; 0x24
   16788:	ldr	r0, [sp, #36]	; 0x24
   1678c:	tst	r0, #1
   16790:	beq	167a4 <ftello64@plt+0x4edc>
   16794:	ldr	r0, [fp, #-20]	; 0xffffffec
   16798:	add	r0, r0, #1
   1679c:	str	r0, [fp, #-20]	; 0xffffffec
   167a0:	b	16738 <ftello64@plt+0x4e70>
   167a4:	b	167b4 <ftello64@plt+0x4eec>
   167a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   167ac:	add	r0, r0, #1
   167b0:	str	r0, [fp, #-20]	; 0xffffffec
   167b4:	b	167b8 <ftello64@plt+0x4ef0>
   167b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   167bc:	str	r0, [fp, #-4]
   167c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   167c4:	str	r0, [fp, #-16]
   167c8:	ldr	r0, [fp, #-8]
   167cc:	ldr	r1, [fp, #-4]
   167d0:	bl	168b8 <ftello64@plt+0x4ff0>
   167d4:	movw	r0, #492	; 0x1ec
   167d8:	movt	r0, #5
   167dc:	ldr	r1, [r0]
   167e0:	movw	lr, #62160	; 0xf2d0
   167e4:	movt	lr, #3
   167e8:	str	r0, [sp, #32]
   167ec:	mov	r0, lr
   167f0:	str	lr, [sp, #28]
   167f4:	bl	114e4 <fputs_unlocked@plt>
   167f8:	ldr	r1, [fp, #-16]
   167fc:	ldr	lr, [fp, #-12]
   16800:	str	r0, [sp, #24]
   16804:	mov	r0, r1
   16808:	mov	r1, lr
   1680c:	bl	168b8 <ftello64@plt+0x4ff0>
   16810:	ldr	r0, [sp, #32]
   16814:	ldr	r1, [r0]
   16818:	ldr	r0, [sp, #28]
   1681c:	bl	114e4 <fputs_unlocked@plt>
   16820:	movw	r1, #2012	; 0x7dc
   16824:	movt	r1, #5
   16828:	ldr	lr, [r1]
   1682c:	ldr	r1, [r1, #4]
   16830:	str	r0, [sp, #20]
   16834:	mov	r0, lr
   16838:	bl	168b8 <ftello64@plt+0x4ff0>
   1683c:	movw	r0, #125	; 0x7d
   16840:	bl	118a4 <putchar_unlocked@plt>
   16844:	movw	r1, #521	; 0x209
   16848:	movt	r1, #5
   1684c:	ldrb	r1, [r1]
   16850:	tst	r1, #1
   16854:	str	r0, [sp, #16]
   16858:	bne	16870 <ftello64@plt+0x4fa8>
   1685c:	movw	r0, #520	; 0x208
   16860:	movt	r0, #5
   16864:	ldrb	r0, [r0]
   16868:	tst	r0, #1
   1686c:	beq	168a4 <ftello64@plt+0x4fdc>
   16870:	mov	r0, #123	; 0x7b
   16874:	bl	118a4 <putchar_unlocked@plt>
   16878:	movw	lr, #1720	; 0x6b8
   1687c:	movt	lr, #5
   16880:	ldr	r1, [lr]
   16884:	ldr	lr, [lr, #4]
   16888:	str	r0, [sp, #12]
   1688c:	mov	r0, r1
   16890:	mov	r1, lr
   16894:	bl	168b8 <ftello64@plt+0x4ff0>
   16898:	movw	r0, #125	; 0x7d
   1689c:	bl	118a4 <putchar_unlocked@plt>
   168a0:	str	r0, [sp, #8]
   168a4:	movw	r0, #10
   168a8:	bl	118a4 <putchar_unlocked@plt>
   168ac:	str	r0, [sp, #4]
   168b0:	mov	sp, fp
   168b4:	pop	{fp, pc}
   168b8:	push	{fp, lr}
   168bc:	mov	fp, sp
   168c0:	sub	sp, sp, #56	; 0x38
   168c4:	str	r0, [fp, #-8]
   168c8:	str	r1, [fp, #-4]
   168cc:	ldr	r0, [fp, #-8]
   168d0:	str	r0, [fp, #-12]
   168d4:	ldr	r0, [fp, #-12]
   168d8:	ldr	r1, [fp, #-4]
   168dc:	cmp	r0, r1
   168e0:	bcs	16a24 <ftello64@plt+0x515c>
   168e4:	ldr	r0, [fp, #-12]
   168e8:	ldrb	r0, [r0]
   168ec:	strb	r0, [fp, #-13]
   168f0:	ldrb	r0, [fp, #-13]
   168f4:	movw	r1, #1744	; 0x6d0
   168f8:	movt	r1, #5
   168fc:	add	r0, r1, r0
   16900:	ldrsb	r0, [r0]
   16904:	cmp	r0, #0
   16908:	beq	16a00 <ftello64@plt+0x5138>
   1690c:	ldrb	r0, [fp, #-13]
   16910:	mov	r1, r0
   16914:	cmp	r0, #34	; 0x22
   16918:	str	r1, [fp, #-20]	; 0xffffffec
   1691c:	beq	16978 <ftello64@plt+0x50b0>
   16920:	b	16924 <ftello64@plt+0x505c>
   16924:	ldr	r0, [fp, #-20]	; 0xffffffec
   16928:	sub	r1, r0, #35	; 0x23
   1692c:	cmp	r1, #4
   16930:	bcc	16998 <ftello64@plt+0x50d0>
   16934:	b	16938 <ftello64@plt+0x5070>
   16938:	ldr	r0, [fp, #-20]	; 0xffffffec
   1693c:	cmp	r0, #92	; 0x5c
   16940:	beq	169d0 <ftello64@plt+0x5108>
   16944:	b	16948 <ftello64@plt+0x5080>
   16948:	ldr	r0, [fp, #-20]	; 0xffffffec
   1694c:	cmp	r0, #95	; 0x5f
   16950:	beq	16998 <ftello64@plt+0x50d0>
   16954:	b	16958 <ftello64@plt+0x5090>
   16958:	ldr	r0, [fp, #-20]	; 0xffffffec
   1695c:	cmp	r0, #123	; 0x7b
   16960:	beq	169b8 <ftello64@plt+0x50f0>
   16964:	b	16968 <ftello64@plt+0x50a0>
   16968:	ldr	r0, [fp, #-20]	; 0xffffffec
   1696c:	cmp	r0, #125	; 0x7d
   16970:	beq	169b8 <ftello64@plt+0x50f0>
   16974:	b	169f0 <ftello64@plt+0x5128>
   16978:	movw	r0, #34	; 0x22
   1697c:	bl	118a4 <putchar_unlocked@plt>
   16980:	movw	lr, #34	; 0x22
   16984:	str	r0, [fp, #-24]	; 0xffffffe8
   16988:	mov	r0, lr
   1698c:	bl	118a4 <putchar_unlocked@plt>
   16990:	str	r0, [sp, #28]
   16994:	b	169fc <ftello64@plt+0x5134>
   16998:	movw	r0, #92	; 0x5c
   1699c:	bl	118a4 <putchar_unlocked@plt>
   169a0:	ldrb	lr, [fp, #-13]
   169a4:	str	r0, [sp, #24]
   169a8:	mov	r0, lr
   169ac:	bl	118a4 <putchar_unlocked@plt>
   169b0:	str	r0, [sp, #20]
   169b4:	b	169fc <ftello64@plt+0x5134>
   169b8:	ldrb	r1, [fp, #-13]
   169bc:	movw	r0, #62130	; 0xf2b2
   169c0:	movt	r0, #3
   169c4:	bl	11544 <printf@plt>
   169c8:	str	r0, [sp, #16]
   169cc:	b	169fc <ftello64@plt+0x5134>
   169d0:	movw	r0, #492	; 0x1ec
   169d4:	movt	r0, #5
   169d8:	ldr	r1, [r0]
   169dc:	movw	r0, #62136	; 0xf2b8
   169e0:	movt	r0, #3
   169e4:	bl	114e4 <fputs_unlocked@plt>
   169e8:	str	r0, [sp, #12]
   169ec:	b	169fc <ftello64@plt+0x5134>
   169f0:	movw	r0, #32
   169f4:	bl	118a4 <putchar_unlocked@plt>
   169f8:	str	r0, [sp, #8]
   169fc:	b	16a10 <ftello64@plt+0x5148>
   16a00:	ldr	r0, [fp, #-12]
   16a04:	ldrb	r0, [r0]
   16a08:	bl	118a4 <putchar_unlocked@plt>
   16a0c:	str	r0, [sp, #4]
   16a10:	b	16a14 <ftello64@plt+0x514c>
   16a14:	ldr	r0, [fp, #-12]
   16a18:	add	r0, r0, #1
   16a1c:	str	r0, [fp, #-12]
   16a20:	b	168d4 <ftello64@plt+0x500c>
   16a24:	mov	sp, fp
   16a28:	pop	{fp, pc}
   16a2c:	push	{fp, lr}
   16a30:	mov	fp, sp
   16a34:	sub	sp, sp, #16
   16a38:	str	r0, [fp, #-4]
   16a3c:	ldr	r0, [fp, #-4]
   16a40:	str	r0, [sp, #8]
   16a44:	ldr	r0, [sp, #8]
   16a48:	cmp	r0, #0
   16a4c:	ble	16a70 <ftello64@plt+0x51a8>
   16a50:	movw	r0, #32
   16a54:	bl	118a4 <putchar_unlocked@plt>
   16a58:	str	r0, [sp, #4]
   16a5c:	ldr	r0, [sp, #8]
   16a60:	mvn	r1, #0
   16a64:	add	r0, r0, r1
   16a68:	str	r0, [sp, #8]
   16a6c:	b	16a44 <ftello64@plt+0x517c>
   16a70:	mov	sp, fp
   16a74:	pop	{fp, pc}
   16a78:	push	{fp, lr}
   16a7c:	mov	fp, sp
   16a80:	movw	r0, #1
   16a84:	bl	119c4 <ftello64@plt+0xfc>
   16a88:	pop	{fp, pc}
   16a8c:	push	{fp, lr}
   16a90:	mov	fp, sp
   16a94:	sub	sp, sp, #40	; 0x28
   16a98:	str	r0, [fp, #-8]
   16a9c:	str	r1, [fp, #-12]
   16aa0:	str	r2, [fp, #-16]
   16aa4:	str	r3, [sp, #20]
   16aa8:	mvn	r0, #0
   16aac:	str	r0, [sp, #8]
   16ab0:	movw	r0, #0
   16ab4:	strb	r0, [sp, #7]
   16ab8:	ldr	r0, [fp, #-8]
   16abc:	bl	1173c <strlen@plt>
   16ac0:	str	r0, [sp, #12]
   16ac4:	movw	r0, #0
   16ac8:	str	r0, [sp, #16]
   16acc:	ldr	r0, [fp, #-12]
   16ad0:	ldr	r1, [sp, #16]
   16ad4:	add	r0, r0, r1, lsl #2
   16ad8:	ldr	r0, [r0]
   16adc:	movw	r1, #0
   16ae0:	cmp	r0, r1
   16ae4:	beq	16bc0 <ftello64@plt+0x52f8>
   16ae8:	ldr	r0, [fp, #-12]
   16aec:	ldr	r1, [sp, #16]
   16af0:	add	r0, r0, r1, lsl #2
   16af4:	ldr	r0, [r0]
   16af8:	ldr	r1, [fp, #-8]
   16afc:	ldr	r2, [sp, #12]
   16b00:	bl	11880 <strncmp@plt>
   16b04:	cmp	r0, #0
   16b08:	bne	16bac <ftello64@plt+0x52e4>
   16b0c:	ldr	r0, [fp, #-12]
   16b10:	ldr	r1, [sp, #16]
   16b14:	add	r0, r0, r1, lsl #2
   16b18:	ldr	r0, [r0]
   16b1c:	bl	1173c <strlen@plt>
   16b20:	ldr	r1, [sp, #12]
   16b24:	cmp	r0, r1
   16b28:	bne	16b38 <ftello64@plt+0x5270>
   16b2c:	ldr	r0, [sp, #16]
   16b30:	str	r0, [fp, #-4]
   16b34:	b	16be0 <ftello64@plt+0x5318>
   16b38:	ldr	r0, [sp, #8]
   16b3c:	cmn	r0, #1
   16b40:	bne	16b50 <ftello64@plt+0x5288>
   16b44:	ldr	r0, [sp, #16]
   16b48:	str	r0, [sp, #8]
   16b4c:	b	16ba4 <ftello64@plt+0x52dc>
   16b50:	ldr	r0, [fp, #-16]
   16b54:	movw	r1, #0
   16b58:	cmp	r0, r1
   16b5c:	beq	16b98 <ftello64@plt+0x52d0>
   16b60:	ldr	r0, [fp, #-16]
   16b64:	ldr	r1, [sp, #20]
   16b68:	ldr	r2, [sp, #8]
   16b6c:	mul	r1, r1, r2
   16b70:	add	r0, r0, r1
   16b74:	ldr	r1, [fp, #-16]
   16b78:	ldr	r2, [sp, #20]
   16b7c:	ldr	r3, [sp, #16]
   16b80:	mul	r2, r2, r3
   16b84:	add	r1, r1, r2
   16b88:	ldr	r2, [sp, #20]
   16b8c:	bl	115ec <memcmp@plt>
   16b90:	cmp	r0, #0
   16b94:	beq	16ba0 <ftello64@plt+0x52d8>
   16b98:	movw	r0, #1
   16b9c:	strb	r0, [sp, #7]
   16ba0:	b	16ba4 <ftello64@plt+0x52dc>
   16ba4:	b	16ba8 <ftello64@plt+0x52e0>
   16ba8:	b	16bac <ftello64@plt+0x52e4>
   16bac:	b	16bb0 <ftello64@plt+0x52e8>
   16bb0:	ldr	r0, [sp, #16]
   16bb4:	add	r0, r0, #1
   16bb8:	str	r0, [sp, #16]
   16bbc:	b	16acc <ftello64@plt+0x5204>
   16bc0:	ldrb	r0, [sp, #7]
   16bc4:	tst	r0, #1
   16bc8:	beq	16bd8 <ftello64@plt+0x5310>
   16bcc:	mvn	r0, #1
   16bd0:	str	r0, [fp, #-4]
   16bd4:	b	16be0 <ftello64@plt+0x5318>
   16bd8:	ldr	r0, [sp, #8]
   16bdc:	str	r0, [fp, #-4]
   16be0:	ldr	r0, [fp, #-4]
   16be4:	mov	sp, fp
   16be8:	pop	{fp, pc}
   16bec:	push	{fp, lr}
   16bf0:	mov	fp, sp
   16bf4:	sub	sp, sp, #16
   16bf8:	str	r0, [sp, #8]
   16bfc:	str	r1, [sp, #4]
   16c00:	movw	r0, #0
   16c04:	str	r0, [sp]
   16c08:	ldr	r0, [sp, #4]
   16c0c:	ldr	r1, [sp]
   16c10:	add	r0, r0, r1, lsl #2
   16c14:	ldr	r0, [r0]
   16c18:	movw	r1, #0
   16c1c:	cmp	r0, r1
   16c20:	beq	16c64 <ftello64@plt+0x539c>
   16c24:	ldr	r0, [sp, #4]
   16c28:	ldr	r1, [sp]
   16c2c:	add	r0, r0, r1, lsl #2
   16c30:	ldr	r0, [r0]
   16c34:	ldr	r1, [sp, #8]
   16c38:	bl	11538 <strcmp@plt>
   16c3c:	cmp	r0, #0
   16c40:	bne	16c50 <ftello64@plt+0x5388>
   16c44:	ldr	r0, [sp]
   16c48:	str	r0, [fp, #-4]
   16c4c:	b	16c6c <ftello64@plt+0x53a4>
   16c50:	b	16c54 <ftello64@plt+0x538c>
   16c54:	ldr	r0, [sp]
   16c58:	add	r0, r0, #1
   16c5c:	str	r0, [sp]
   16c60:	b	16c08 <ftello64@plt+0x5340>
   16c64:	mvn	r0, #0
   16c68:	str	r0, [fp, #-4]
   16c6c:	ldr	r0, [fp, #-4]
   16c70:	mov	sp, fp
   16c74:	pop	{fp, pc}
   16c78:	push	{fp, lr}
   16c7c:	mov	fp, sp
   16c80:	sub	sp, sp, #40	; 0x28
   16c84:	str	r0, [fp, #-4]
   16c88:	str	r1, [fp, #-8]
   16c8c:	str	r2, [fp, #-12]
   16c90:	ldr	r0, [fp, #-12]
   16c94:	cmn	r0, #1
   16c98:	bne	16cb0 <ftello64@plt+0x53e8>
   16c9c:	movw	r0, #62559	; 0xf45f
   16ca0:	movt	r0, #3
   16ca4:	bl	11730 <gettext@plt>
   16ca8:	str	r0, [sp, #20]
   16cac:	b	16cc0 <ftello64@plt+0x53f8>
   16cb0:	movw	r0, #62586	; 0xf47a
   16cb4:	movt	r0, #3
   16cb8:	bl	11730 <gettext@plt>
   16cbc:	str	r0, [sp, #20]
   16cc0:	ldr	r0, [sp, #20]
   16cc4:	str	r0, [fp, #-16]
   16cc8:	ldr	r2, [fp, #-16]
   16ccc:	ldr	r0, [fp, #-8]
   16cd0:	movw	r1, #0
   16cd4:	str	r0, [sp, #16]
   16cd8:	mov	r0, r1
   16cdc:	movw	r1, #8
   16ce0:	ldr	r3, [sp, #16]
   16ce4:	str	r2, [sp, #12]
   16ce8:	mov	r2, r3
   16cec:	bl	19f64 <ftello64@plt+0x869c>
   16cf0:	ldr	r1, [fp, #-4]
   16cf4:	movw	r2, #1
   16cf8:	str	r0, [sp, #8]
   16cfc:	mov	r0, r2
   16d00:	bl	1a3a4 <ftello64@plt+0x8adc>
   16d04:	movw	r1, #0
   16d08:	str	r0, [sp, #4]
   16d0c:	mov	r0, r1
   16d10:	ldr	r2, [sp, #12]
   16d14:	ldr	r3, [sp, #8]
   16d18:	ldr	lr, [sp, #4]
   16d1c:	str	lr, [sp]
   16d20:	bl	116a0 <error@plt>
   16d24:	mov	sp, fp
   16d28:	pop	{fp, pc}
   16d2c:	push	{fp, lr}
   16d30:	mov	fp, sp
   16d34:	sub	sp, sp, #56	; 0x38
   16d38:	str	r0, [fp, #-4]
   16d3c:	str	r1, [fp, #-8]
   16d40:	str	r2, [fp, #-12]
   16d44:	movw	r0, #0
   16d48:	str	r0, [fp, #-20]	; 0xffffffec
   16d4c:	movw	r0, #62615	; 0xf497
   16d50:	movt	r0, #3
   16d54:	bl	11730 <gettext@plt>
   16d58:	movw	r1, #480	; 0x1e0
   16d5c:	movt	r1, #5
   16d60:	ldr	r1, [r1]
   16d64:	bl	114e4 <fputs_unlocked@plt>
   16d68:	movw	r1, #0
   16d6c:	str	r1, [fp, #-16]
   16d70:	str	r0, [fp, #-24]	; 0xffffffe8
   16d74:	ldr	r0, [fp, #-4]
   16d78:	ldr	r1, [fp, #-16]
   16d7c:	add	r0, r0, r1, lsl #2
   16d80:	ldr	r0, [r0]
   16d84:	movw	r1, #0
   16d88:	cmp	r0, r1
   16d8c:	beq	16e84 <ftello64@plt+0x55bc>
   16d90:	ldr	r0, [fp, #-16]
   16d94:	cmp	r0, #0
   16d98:	beq	16dc4 <ftello64@plt+0x54fc>
   16d9c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16da0:	ldr	r1, [fp, #-8]
   16da4:	ldr	r2, [fp, #-12]
   16da8:	ldr	r3, [fp, #-16]
   16dac:	mul	r2, r2, r3
   16db0:	add	r1, r1, r2
   16db4:	ldr	r2, [fp, #-12]
   16db8:	bl	115ec <memcmp@plt>
   16dbc:	cmp	r0, #0
   16dc0:	beq	16e28 <ftello64@plt+0x5560>
   16dc4:	movw	r0, #480	; 0x1e0
   16dc8:	movt	r0, #5
   16dcc:	ldr	r0, [r0]
   16dd0:	ldr	r1, [fp, #-4]
   16dd4:	ldr	r2, [fp, #-16]
   16dd8:	add	r1, r1, r2, lsl #2
   16ddc:	ldr	r1, [r1]
   16de0:	str	r0, [sp, #28]
   16de4:	mov	r0, r1
   16de8:	bl	1a3d0 <ftello64@plt+0x8b08>
   16dec:	ldr	r1, [sp, #28]
   16df0:	str	r0, [sp, #24]
   16df4:	mov	r0, r1
   16df8:	movw	r1, #62636	; 0xf4ac
   16dfc:	movt	r1, #3
   16e00:	ldr	r2, [sp, #24]
   16e04:	bl	11754 <fprintf@plt>
   16e08:	ldr	r1, [fp, #-8]
   16e0c:	ldr	r2, [fp, #-12]
   16e10:	ldr	lr, [fp, #-16]
   16e14:	mul	r2, r2, lr
   16e18:	add	r1, r1, r2
   16e1c:	str	r1, [fp, #-20]	; 0xffffffec
   16e20:	str	r0, [sp, #20]
   16e24:	b	16e70 <ftello64@plt+0x55a8>
   16e28:	movw	r0, #480	; 0x1e0
   16e2c:	movt	r0, #5
   16e30:	ldr	r0, [r0]
   16e34:	ldr	r1, [fp, #-4]
   16e38:	ldr	r2, [fp, #-16]
   16e3c:	add	r1, r1, r2, lsl #2
   16e40:	ldr	r1, [r1]
   16e44:	str	r0, [sp, #16]
   16e48:	mov	r0, r1
   16e4c:	bl	1a3d0 <ftello64@plt+0x8b08>
   16e50:	ldr	r1, [sp, #16]
   16e54:	str	r0, [sp, #12]
   16e58:	mov	r0, r1
   16e5c:	movw	r1, #62644	; 0xf4b4
   16e60:	movt	r1, #3
   16e64:	ldr	r2, [sp, #12]
   16e68:	bl	11754 <fprintf@plt>
   16e6c:	str	r0, [sp, #8]
   16e70:	b	16e74 <ftello64@plt+0x55ac>
   16e74:	ldr	r0, [fp, #-16]
   16e78:	add	r0, r0, #1
   16e7c:	str	r0, [fp, #-16]
   16e80:	b	16d74 <ftello64@plt+0x54ac>
   16e84:	movw	r0, #480	; 0x1e0
   16e88:	movt	r0, #5
   16e8c:	ldr	r1, [r0]
   16e90:	movw	r0, #10
   16e94:	bl	118bc <putc_unlocked@plt>
   16e98:	str	r0, [sp, #4]
   16e9c:	mov	sp, fp
   16ea0:	pop	{fp, pc}
   16ea4:	push	{r4, sl, fp, lr}
   16ea8:	add	fp, sp, #8
   16eac:	sub	sp, sp, #40	; 0x28
   16eb0:	ldr	ip, [fp, #16]
   16eb4:	ldr	lr, [fp, #12]
   16eb8:	ldr	r4, [fp, #8]
   16ebc:	str	r0, [fp, #-16]
   16ec0:	str	r1, [fp, #-20]	; 0xffffffec
   16ec4:	str	r2, [sp, #24]
   16ec8:	str	r3, [sp, #20]
   16ecc:	and	r0, ip, #1
   16ed0:	strb	r0, [sp, #19]
   16ed4:	ldrb	r0, [sp, #19]
   16ed8:	tst	r0, #1
   16edc:	str	r4, [sp, #8]
   16ee0:	str	lr, [sp, #4]
   16ee4:	beq	16f04 <ftello64@plt+0x563c>
   16ee8:	ldr	r0, [fp, #-20]	; 0xffffffec
   16eec:	ldr	r1, [sp, #24]
   16ef0:	ldr	r2, [sp, #20]
   16ef4:	ldr	r3, [fp, #8]
   16ef8:	bl	16a8c <ftello64@plt+0x51c4>
   16efc:	str	r0, [sp, #12]
   16f00:	b	16f14 <ftello64@plt+0x564c>
   16f04:	ldr	r0, [fp, #-20]	; 0xffffffec
   16f08:	ldr	r1, [sp, #24]
   16f0c:	bl	16bec <ftello64@plt+0x5324>
   16f10:	str	r0, [sp, #12]
   16f14:	ldr	r0, [sp, #12]
   16f18:	cmp	r0, #0
   16f1c:	blt	16f2c <ftello64@plt+0x5664>
   16f20:	ldr	r0, [sp, #12]
   16f24:	str	r0, [fp, #-12]
   16f28:	b	16f5c <ftello64@plt+0x5694>
   16f2c:	ldr	r0, [fp, #-16]
   16f30:	ldr	r1, [fp, #-20]	; 0xffffffec
   16f34:	ldr	r2, [sp, #12]
   16f38:	bl	16c78 <ftello64@plt+0x53b0>
   16f3c:	ldr	r0, [sp, #24]
   16f40:	ldr	r1, [sp, #20]
   16f44:	ldr	r2, [fp, #8]
   16f48:	bl	16d2c <ftello64@plt+0x5464>
   16f4c:	ldr	r0, [fp, #12]
   16f50:	blx	r0
   16f54:	mvn	r0, #0
   16f58:	str	r0, [fp, #-12]
   16f5c:	ldr	r0, [fp, #-12]
   16f60:	sub	sp, fp, #8
   16f64:	pop	{r4, sl, fp, pc}
   16f68:	push	{fp, lr}
   16f6c:	mov	fp, sp
   16f70:	sub	sp, sp, #24
   16f74:	str	r0, [fp, #-8]
   16f78:	str	r1, [sp, #12]
   16f7c:	str	r2, [sp, #8]
   16f80:	str	r3, [sp, #4]
   16f84:	movw	r0, #0
   16f88:	str	r0, [sp]
   16f8c:	ldr	r0, [sp, #12]
   16f90:	ldr	r1, [sp]
   16f94:	add	r0, r0, r1, lsl #2
   16f98:	ldr	r0, [r0]
   16f9c:	movw	r1, #0
   16fa0:	cmp	r0, r1
   16fa4:	beq	16ffc <ftello64@plt+0x5734>
   16fa8:	ldr	r0, [fp, #-8]
   16fac:	ldr	r1, [sp, #8]
   16fb0:	ldr	r2, [sp, #4]
   16fb4:	ldr	r3, [sp]
   16fb8:	mul	r2, r2, r3
   16fbc:	add	r1, r1, r2
   16fc0:	ldr	r2, [sp, #4]
   16fc4:	bl	115ec <memcmp@plt>
   16fc8:	cmp	r0, #0
   16fcc:	bne	16fe8 <ftello64@plt+0x5720>
   16fd0:	ldr	r0, [sp, #12]
   16fd4:	ldr	r1, [sp]
   16fd8:	add	r0, r0, r1, lsl #2
   16fdc:	ldr	r0, [r0]
   16fe0:	str	r0, [fp, #-4]
   16fe4:	b	17004 <ftello64@plt+0x573c>
   16fe8:	b	16fec <ftello64@plt+0x5724>
   16fec:	ldr	r0, [sp]
   16ff0:	add	r0, r0, #1
   16ff4:	str	r0, [sp]
   16ff8:	b	16f8c <ftello64@plt+0x56c4>
   16ffc:	movw	r0, #0
   17000:	str	r0, [fp, #-4]
   17004:	ldr	r0, [fp, #-4]
   17008:	mov	sp, fp
   1700c:	pop	{fp, pc}
   17010:	sub	sp, sp, #4
   17014:	str	r0, [sp]
   17018:	ldr	r0, [sp]
   1701c:	movw	r1, #2048	; 0x800
   17020:	movt	r1, #5
   17024:	str	r0, [r1]
   17028:	add	sp, sp, #4
   1702c:	bx	lr
   17030:	sub	sp, sp, #4
   17034:	and	r0, r0, #1
   17038:	strb	r0, [sp, #3]
   1703c:	ldrb	r0, [sp, #3]
   17040:	and	r0, r0, #1
   17044:	movw	r1, #2052	; 0x804
   17048:	movt	r1, #5
   1704c:	strb	r0, [r1]
   17050:	add	sp, sp, #4
   17054:	bx	lr
   17058:	push	{fp, lr}
   1705c:	mov	fp, sp
   17060:	sub	sp, sp, #24
   17064:	movw	r0, #492	; 0x1ec
   17068:	movt	r0, #5
   1706c:	ldr	r0, [r0]
   17070:	bl	38c54 <ftello64@plt+0x2738c>
   17074:	cmp	r0, #0
   17078:	beq	17148 <ftello64@plt+0x5880>
   1707c:	movw	r0, #2052	; 0x804
   17080:	movt	r0, #5
   17084:	ldrb	r0, [r0]
   17088:	tst	r0, #1
   1708c:	beq	170a0 <ftello64@plt+0x57d8>
   17090:	bl	11760 <__errno_location@plt>
   17094:	ldr	r0, [r0]
   17098:	cmp	r0, #32
   1709c:	beq	17148 <ftello64@plt+0x5880>
   170a0:	movw	r0, #62649	; 0xf4b9
   170a4:	movt	r0, #3
   170a8:	bl	11730 <gettext@plt>
   170ac:	str	r0, [fp, #-4]
   170b0:	movw	r0, #2048	; 0x800
   170b4:	movt	r0, #5
   170b8:	ldr	r0, [r0]
   170bc:	movw	lr, #0
   170c0:	cmp	r0, lr
   170c4:	beq	1711c <ftello64@plt+0x5854>
   170c8:	bl	11760 <__errno_location@plt>
   170cc:	ldr	r1, [r0]
   170d0:	movw	r0, #2048	; 0x800
   170d4:	movt	r0, #5
   170d8:	ldr	r0, [r0]
   170dc:	str	r1, [fp, #-8]
   170e0:	bl	1a134 <ftello64@plt+0x886c>
   170e4:	ldr	r1, [fp, #-4]
   170e8:	movw	lr, #0
   170ec:	str	r0, [sp, #12]
   170f0:	mov	r0, lr
   170f4:	ldr	lr, [fp, #-8]
   170f8:	str	r1, [sp, #8]
   170fc:	mov	r1, lr
   17100:	movw	r2, #62661	; 0xf4c5
   17104:	movt	r2, #3
   17108:	ldr	r3, [sp, #12]
   1710c:	ldr	ip, [sp, #8]
   17110:	str	ip, [sp]
   17114:	bl	116a0 <error@plt>
   17118:	b	17138 <ftello64@plt+0x5870>
   1711c:	bl	11760 <__errno_location@plt>
   17120:	ldr	r1, [r0]
   17124:	ldr	r3, [fp, #-4]
   17128:	movw	r0, #0
   1712c:	movw	r2, #62646	; 0xf4b6
   17130:	movt	r2, #3
   17134:	bl	116a0 <error@plt>
   17138:	movw	r0, #396	; 0x18c
   1713c:	movt	r0, #5
   17140:	ldr	r0, [r0]
   17144:	bl	115a4 <_exit@plt>
   17148:	movw	r0, #480	; 0x1e0
   1714c:	movt	r0, #5
   17150:	ldr	r0, [r0]
   17154:	bl	38c54 <ftello64@plt+0x2738c>
   17158:	cmp	r0, #0
   1715c:	beq	17170 <ftello64@plt+0x58a8>
   17160:	movw	r0, #396	; 0x18c
   17164:	movt	r0, #5
   17168:	ldr	r0, [r0]
   1716c:	bl	115a4 <_exit@plt>
   17170:	mov	sp, fp
   17174:	pop	{fp, pc}
   17178:	push	{fp, lr}
   1717c:	mov	fp, sp
   17180:	sub	sp, sp, #16
   17184:	str	r0, [fp, #-4]
   17188:	bl	11760 <__errno_location@plt>
   1718c:	ldr	r0, [r0]
   17190:	str	r0, [sp, #8]
   17194:	ldr	r0, [fp, #-4]
   17198:	bl	11580 <free@plt>
   1719c:	ldr	r0, [sp, #8]
   171a0:	str	r0, [sp, #4]
   171a4:	bl	11760 <__errno_location@plt>
   171a8:	ldr	lr, [sp, #4]
   171ac:	str	lr, [r0]
   171b0:	mov	sp, fp
   171b4:	pop	{fp, pc}
   171b8:	push	{fp, lr}
   171bc:	mov	fp, sp
   171c0:	sub	sp, sp, #56	; 0x38
   171c4:	str	r0, [fp, #-4]
   171c8:	str	r1, [fp, #-8]
   171cc:	str	r2, [fp, #-12]
   171d0:	mov	r0, #0
   171d4:	strb	r0, [fp, #-13]
   171d8:	strb	r0, [fp, #-14]
   171dc:	strb	r0, [fp, #-15]
   171e0:	ldr	r0, [fp, #-12]
   171e4:	bl	117a8 <fileno@plt>
   171e8:	mov	r1, r0
   171ec:	cmp	r0, #0
   171f0:	str	r1, [fp, #-24]	; 0xffffffe8
   171f4:	beq	17288 <ftello64@plt+0x59c0>
   171f8:	b	171fc <ftello64@plt+0x5934>
   171fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17200:	cmp	r0, #1
   17204:	beq	17264 <ftello64@plt+0x599c>
   17208:	b	1720c <ftello64@plt+0x5944>
   1720c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17210:	cmp	r0, #2
   17214:	beq	17240 <ftello64@plt+0x5978>
   17218:	b	1721c <ftello64@plt+0x5954>
   1721c:	movw	r0, #2
   17220:	str	r0, [sp, #28]
   17224:	ldr	r1, [sp, #28]
   17228:	bl	11610 <dup2@plt>
   1722c:	cmp	r0, #2
   17230:	beq	1723c <ftello64@plt+0x5974>
   17234:	movw	r0, #1
   17238:	strb	r0, [fp, #-15]
   1723c:	b	17240 <ftello64@plt+0x5978>
   17240:	movw	r0, #1
   17244:	str	r0, [sp, #24]
   17248:	ldr	r1, [sp, #24]
   1724c:	bl	11610 <dup2@plt>
   17250:	cmp	r0, #1
   17254:	beq	17260 <ftello64@plt+0x5998>
   17258:	movw	r0, #1
   1725c:	strb	r0, [fp, #-14]
   17260:	b	17264 <ftello64@plt+0x599c>
   17264:	movw	r0, #0
   17268:	str	r0, [sp, #20]
   1726c:	ldr	r1, [sp, #20]
   17270:	bl	11610 <dup2@plt>
   17274:	cmp	r0, #0
   17278:	beq	17284 <ftello64@plt+0x59bc>
   1727c:	movw	r0, #1
   17280:	strb	r0, [fp, #-13]
   17284:	b	17288 <ftello64@plt+0x59c0>
   17288:	b	1728c <ftello64@plt+0x59c4>
   1728c:	ldrb	r0, [fp, #-13]
   17290:	tst	r0, #1
   17294:	beq	172b4 <ftello64@plt+0x59ec>
   17298:	movw	r0, #0
   1729c:	bl	173a4 <ftello64@plt+0x5adc>
   172a0:	tst	r0, #1
   172a4:	bne	172b4 <ftello64@plt+0x59ec>
   172a8:	movw	r0, #0
   172ac:	str	r0, [fp, #-12]
   172b0:	b	17320 <ftello64@plt+0x5a58>
   172b4:	ldrb	r0, [fp, #-14]
   172b8:	tst	r0, #1
   172bc:	beq	172dc <ftello64@plt+0x5a14>
   172c0:	movw	r0, #1
   172c4:	bl	173a4 <ftello64@plt+0x5adc>
   172c8:	tst	r0, #1
   172cc:	bne	172dc <ftello64@plt+0x5a14>
   172d0:	movw	r0, #0
   172d4:	str	r0, [fp, #-12]
   172d8:	b	1731c <ftello64@plt+0x5a54>
   172dc:	ldrb	r0, [fp, #-15]
   172e0:	tst	r0, #1
   172e4:	beq	17304 <ftello64@plt+0x5a3c>
   172e8:	movw	r0, #2
   172ec:	bl	173a4 <ftello64@plt+0x5adc>
   172f0:	tst	r0, #1
   172f4:	bne	17304 <ftello64@plt+0x5a3c>
   172f8:	movw	r0, #0
   172fc:	str	r0, [fp, #-12]
   17300:	b	17318 <ftello64@plt+0x5a50>
   17304:	ldr	r0, [fp, #-4]
   17308:	ldr	r1, [fp, #-8]
   1730c:	ldr	r2, [fp, #-12]
   17310:	bl	116f4 <freopen64@plt>
   17314:	str	r0, [fp, #-12]
   17318:	b	1731c <ftello64@plt+0x5a54>
   1731c:	b	17320 <ftello64@plt+0x5a58>
   17320:	bl	11760 <__errno_location@plt>
   17324:	ldr	r0, [r0]
   17328:	str	r0, [fp, #-20]	; 0xffffffec
   1732c:	ldrb	r0, [fp, #-15]
   17330:	tst	r0, #1
   17334:	beq	17344 <ftello64@plt+0x5a7c>
   17338:	movw	r0, #2
   1733c:	bl	11898 <close@plt>
   17340:	str	r0, [sp, #16]
   17344:	ldrb	r0, [fp, #-14]
   17348:	tst	r0, #1
   1734c:	beq	1735c <ftello64@plt+0x5a94>
   17350:	movw	r0, #1
   17354:	bl	11898 <close@plt>
   17358:	str	r0, [sp, #12]
   1735c:	ldrb	r0, [fp, #-13]
   17360:	tst	r0, #1
   17364:	beq	17374 <ftello64@plt+0x5aac>
   17368:	movw	r0, #0
   1736c:	bl	11898 <close@plt>
   17370:	str	r0, [sp, #8]
   17374:	ldr	r0, [fp, #-12]
   17378:	movw	r1, #0
   1737c:	cmp	r0, r1
   17380:	bne	17398 <ftello64@plt+0x5ad0>
   17384:	ldr	r0, [fp, #-20]	; 0xffffffec
   17388:	str	r0, [sp, #4]
   1738c:	bl	11760 <__errno_location@plt>
   17390:	ldr	lr, [sp, #4]
   17394:	str	lr, [r0]
   17398:	ldr	r0, [fp, #-12]
   1739c:	mov	sp, fp
   173a0:	pop	{fp, pc}
   173a4:	push	{fp, lr}
   173a8:	mov	fp, sp
   173ac:	sub	sp, sp, #16
   173b0:	str	r0, [sp, #8]
   173b4:	movw	r0, #62668	; 0xf4cc
   173b8:	movt	r0, #3
   173bc:	movw	r1, #0
   173c0:	bl	116ac <open64@plt>
   173c4:	str	r0, [sp, #4]
   173c8:	ldr	r0, [sp, #4]
   173cc:	ldr	r1, [sp, #8]
   173d0:	cmp	r0, r1
   173d4:	beq	17410 <ftello64@plt+0x5b48>
   173d8:	ldr	r0, [sp, #4]
   173dc:	movw	r1, #0
   173e0:	cmp	r1, r0
   173e4:	bgt	17400 <ftello64@plt+0x5b38>
   173e8:	ldr	r0, [sp, #4]
   173ec:	bl	11898 <close@plt>
   173f0:	str	r0, [sp]
   173f4:	bl	11760 <__errno_location@plt>
   173f8:	movw	lr, #9
   173fc:	str	lr, [r0]
   17400:	movw	r0, #0
   17404:	and	r0, r0, #1
   17408:	strb	r0, [fp, #-1]
   1740c:	b	1741c <ftello64@plt+0x5b54>
   17410:	movw	r0, #1
   17414:	and	r0, r0, #1
   17418:	strb	r0, [fp, #-1]
   1741c:	ldrb	r0, [fp, #-1]
   17420:	and	r0, r0, #1
   17424:	mov	sp, fp
   17428:	pop	{fp, pc}
   1742c:	push	{fp, lr}
   17430:	mov	fp, sp
   17434:	sub	sp, sp, #24
   17438:	str	r0, [fp, #-4]
   1743c:	ldr	r0, [fp, #-4]
   17440:	movw	r1, #0
   17444:	cmp	r0, r1
   17448:	bne	1746c <ftello64@plt+0x5ba4>
   1744c:	movw	r0, #480	; 0x1e0
   17450:	movt	r0, #5
   17454:	ldr	r1, [r0]
   17458:	movw	r0, #62678	; 0xf4d6
   1745c:	movt	r0, #3
   17460:	bl	11874 <fputs@plt>
   17464:	str	r0, [sp, #8]
   17468:	bl	1188c <abort@plt>
   1746c:	ldr	r0, [fp, #-4]
   17470:	movw	r1, #47	; 0x2f
   17474:	bl	11808 <strrchr@plt>
   17478:	str	r0, [fp, #-8]
   1747c:	ldr	r0, [fp, #-8]
   17480:	movw	r1, #0
   17484:	cmp	r0, r1
   17488:	beq	1749c <ftello64@plt+0x5bd4>
   1748c:	ldr	r0, [fp, #-8]
   17490:	add	r0, r0, #1
   17494:	str	r0, [sp, #4]
   17498:	b	174a4 <ftello64@plt+0x5bdc>
   1749c:	ldr	r0, [fp, #-4]
   174a0:	str	r0, [sp, #4]
   174a4:	ldr	r0, [sp, #4]
   174a8:	str	r0, [sp, #12]
   174ac:	ldr	r0, [sp, #12]
   174b0:	ldr	r1, [fp, #-4]
   174b4:	sub	r0, r0, r1
   174b8:	cmp	r0, #7
   174bc:	blt	17528 <ftello64@plt+0x5c60>
   174c0:	ldr	r0, [sp, #12]
   174c4:	mvn	r1, #6
   174c8:	add	r0, r0, r1
   174cc:	movw	r1, #62734	; 0xf50e
   174d0:	movt	r1, #3
   174d4:	movw	r2, #7
   174d8:	bl	11880 <strncmp@plt>
   174dc:	cmp	r0, #0
   174e0:	bne	17528 <ftello64@plt+0x5c60>
   174e4:	ldr	r0, [sp, #12]
   174e8:	str	r0, [fp, #-4]
   174ec:	ldr	r0, [sp, #12]
   174f0:	movw	r1, #62742	; 0xf516
   174f4:	movt	r1, #3
   174f8:	movw	r2, #3
   174fc:	bl	11880 <strncmp@plt>
   17500:	cmp	r0, #0
   17504:	bne	17524 <ftello64@plt+0x5c5c>
   17508:	ldr	r0, [sp, #12]
   1750c:	add	r0, r0, #3
   17510:	str	r0, [fp, #-4]
   17514:	ldr	r0, [fp, #-4]
   17518:	movw	r1, #464	; 0x1d0
   1751c:	movt	r1, #5
   17520:	str	r0, [r1]
   17524:	b	17528 <ftello64@plt+0x5c60>
   17528:	ldr	r0, [fp, #-4]
   1752c:	movw	r1, #2056	; 0x808
   17530:	movt	r1, #5
   17534:	str	r0, [r1]
   17538:	ldr	r0, [fp, #-4]
   1753c:	movw	r1, #468	; 0x1d4
   17540:	movt	r1, #5
   17544:	str	r0, [r1]
   17548:	mov	sp, fp
   1754c:	pop	{fp, pc}
   17550:	push	{fp, lr}
   17554:	mov	fp, sp
   17558:	sub	sp, sp, #24
   1755c:	str	r0, [fp, #-8]
   17560:	ldr	r0, [fp, #-8]
   17564:	bl	11730 <gettext@plt>
   17568:	str	r0, [sp, #12]
   1756c:	ldr	r0, [sp, #12]
   17570:	ldr	lr, [fp, #-8]
   17574:	cmp	r0, lr
   17578:	beq	175f8 <ftello64@plt+0x5d30>
   1757c:	ldr	r0, [sp, #12]
   17580:	ldr	r1, [fp, #-8]
   17584:	bl	1760c <ftello64@plt+0x5d44>
   17588:	tst	r0, #1
   1758c:	beq	1759c <ftello64@plt+0x5cd4>
   17590:	ldr	r0, [sp, #12]
   17594:	str	r0, [fp, #-4]
   17598:	b	17600 <ftello64@plt+0x5d38>
   1759c:	ldr	r0, [sp, #12]
   175a0:	bl	1173c <strlen@plt>
   175a4:	add	r0, r0, #2
   175a8:	ldr	lr, [fp, #-8]
   175ac:	str	r0, [sp, #4]
   175b0:	mov	r0, lr
   175b4:	bl	1173c <strlen@plt>
   175b8:	ldr	lr, [sp, #4]
   175bc:	add	r0, lr, r0
   175c0:	add	r0, r0, #1
   175c4:	add	r0, r0, #1
   175c8:	bl	3376c <ftello64@plt+0x21ea4>
   175cc:	str	r0, [sp, #8]
   175d0:	ldr	r0, [sp, #8]
   175d4:	ldr	r2, [sp, #12]
   175d8:	ldr	r3, [fp, #-8]
   175dc:	movw	r1, #62746	; 0xf51a
   175e0:	movt	r1, #3
   175e4:	bl	11820 <sprintf@plt>
   175e8:	ldr	r1, [sp, #8]
   175ec:	str	r1, [fp, #-4]
   175f0:	str	r0, [sp]
   175f4:	b	17600 <ftello64@plt+0x5d38>
   175f8:	ldr	r0, [fp, #-8]
   175fc:	str	r0, [fp, #-4]
   17600:	ldr	r0, [fp, #-4]
   17604:	mov	sp, fp
   17608:	pop	{fp, pc}
   1760c:	push	{r4, r5, fp, lr}
   17610:	add	fp, sp, #8
   17614:	sub	sp, sp, #288	; 0x120
   17618:	str	r0, [fp, #-12]
   1761c:	str	r1, [fp, #-16]
   17620:	ldr	r0, [fp, #-16]
   17624:	movw	r1, #2
   17628:	bl	329b4 <ftello64@plt+0x210ec>
   1762c:	str	r0, [fp, #-20]	; 0xffffffec
   17630:	movw	r0, #0
   17634:	strb	r0, [fp, #-21]	; 0xffffffeb
   17638:	ldr	r0, [fp, #-12]
   1763c:	ldrb	r0, [r0]
   17640:	cmp	r0, #0
   17644:	beq	17b10 <ftello64@plt+0x6248>
   17648:	ldr	r0, [fp, #-12]
   1764c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17650:	bl	3aa54 <ftello64@plt+0x2918c>
   17654:	str	r0, [fp, #-28]	; 0xffffffe4
   17658:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1765c:	movw	r1, #0
   17660:	cmp	r0, r1
   17664:	bne	1766c <ftello64@plt+0x5da4>
   17668:	b	17b10 <ftello64@plt+0x6248>
   1766c:	bl	11664 <__ctype_get_mb_cur_max@plt>
   17670:	cmp	r0, #1
   17674:	bls	17a04 <ftello64@plt+0x613c>
   17678:	ldr	r0, [fp, #-12]
   1767c:	str	r0, [fp, #-68]	; 0xffffffbc
   17680:	movw	r0, #0
   17684:	strb	r0, [fp, #-84]	; 0xffffffac
   17688:	sub	r1, fp, #84	; 0x54
   1768c:	add	r1, r1, #4
   17690:	str	r0, [sp, #56]	; 0x38
   17694:	mov	r0, r1
   17698:	ldr	r1, [sp, #56]	; 0x38
   1769c:	and	r1, r1, #255	; 0xff
   176a0:	movw	r2, #8
   176a4:	bl	11790 <memset@plt>
   176a8:	ldr	r0, [sp, #56]	; 0x38
   176ac:	strb	r0, [fp, #-72]	; 0xffffffb8
   176b0:	movw	r1, #1
   176b4:	strb	r1, [fp, #-85]	; 0xffffffab
   176b8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   176bc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   176c0:	cmp	r1, r2
   176c4:	bcs	17784 <ftello64@plt+0x5ebc>
   176c8:	b	176cc <ftello64@plt+0x5e04>
   176cc:	sub	r0, fp, #84	; 0x54
   176d0:	bl	3bb18 <ftello64@plt+0x2a250>
   176d4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   176d8:	tst	r0, #1
   176dc:	movw	r0, #0
   176e0:	str	r0, [sp, #52]	; 0x34
   176e4:	beq	176fc <ftello64@plt+0x5e34>
   176e8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   176ec:	cmp	r0, #0
   176f0:	movw	r0, #0
   176f4:	moveq	r0, #1
   176f8:	str	r0, [sp, #52]	; 0x34
   176fc:	ldr	r0, [sp, #52]	; 0x34
   17700:	mvn	r1, #0
   17704:	eor	r0, r0, r1
   17708:	tst	r0, #1
   1770c:	bne	17714 <ftello64@plt+0x5e4c>
   17710:	bl	1188c <abort@plt>
   17714:	sub	r0, fp, #84	; 0x54
   17718:	add	r0, r0, #16
   1771c:	sub	r1, fp, #128	; 0x80
   17720:	str	r0, [sp, #48]	; 0x30
   17724:	mov	r0, r1
   17728:	ldr	r1, [sp, #48]	; 0x30
   1772c:	movw	r2, #40	; 0x28
   17730:	bl	115b0 <memcpy@plt>
   17734:	ldr	r0, [fp, #-64]	; 0xffffffc0
   17738:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1773c:	add	r0, r1, r0
   17740:	str	r0, [fp, #-68]	; 0xffffffbc
   17744:	movw	r0, #0
   17748:	strb	r0, [fp, #-72]	; 0xffffffb8
   1774c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17750:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17754:	cmp	r0, r1
   17758:	bcc	176cc <ftello64@plt+0x5e04>
   1775c:	ldrb	r0, [fp, #-120]	; 0xffffff88
   17760:	tst	r0, #1
   17764:	beq	17780 <ftello64@plt+0x5eb8>
   17768:	ldr	r0, [fp, #-116]	; 0xffffff8c
   1776c:	bl	1176c <iswalnum@plt>
   17770:	cmp	r0, #0
   17774:	beq	17780 <ftello64@plt+0x5eb8>
   17778:	movw	r0, #0
   1777c:	strb	r0, [fp, #-85]	; 0xffffffab
   17780:	b	17784 <ftello64@plt+0x5ebc>
   17784:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17788:	str	r0, [fp, #-68]	; 0xffffffbc
   1778c:	movw	r0, #0
   17790:	strb	r0, [fp, #-84]	; 0xffffffac
   17794:	sub	r1, fp, #84	; 0x54
   17798:	add	r1, r1, #4
   1779c:	str	r0, [sp, #44]	; 0x2c
   177a0:	mov	r0, r1
   177a4:	ldr	r1, [sp, #44]	; 0x2c
   177a8:	and	r1, r1, #255	; 0xff
   177ac:	movw	r2, #8
   177b0:	str	r2, [sp, #40]	; 0x28
   177b4:	bl	11790 <memset@plt>
   177b8:	ldr	r0, [sp, #44]	; 0x2c
   177bc:	strb	r0, [fp, #-72]	; 0xffffffb8
   177c0:	ldr	r1, [fp, #-20]	; 0xffffffec
   177c4:	str	r1, [sp, #128]	; 0x80
   177c8:	strb	r0, [sp, #112]	; 0x70
   177cc:	add	r1, sp, #112	; 0x70
   177d0:	add	r1, r1, #4
   177d4:	mov	r0, r1
   177d8:	ldr	r1, [sp, #44]	; 0x2c
   177dc:	and	r1, r1, #255	; 0xff
   177e0:	ldr	r2, [sp, #40]	; 0x28
   177e4:	bl	11790 <memset@plt>
   177e8:	ldr	r0, [sp, #44]	; 0x2c
   177ec:	strb	r0, [sp, #124]	; 0x7c
   177f0:	add	r0, sp, #112	; 0x70
   177f4:	bl	3bb18 <ftello64@plt+0x2a250>
   177f8:	ldrb	r0, [sp, #136]	; 0x88
   177fc:	tst	r0, #1
   17800:	movw	r0, #0
   17804:	str	r0, [sp, #36]	; 0x24
   17808:	beq	17820 <ftello64@plt+0x5f58>
   1780c:	ldr	r0, [sp, #140]	; 0x8c
   17810:	cmp	r0, #0
   17814:	movw	r0, #0
   17818:	moveq	r0, #1
   1781c:	str	r0, [sp, #36]	; 0x24
   17820:	ldr	r0, [sp, #36]	; 0x24
   17824:	mvn	r1, #0
   17828:	eor	r0, r0, r1
   1782c:	tst	r0, #1
   17830:	beq	178b0 <ftello64@plt+0x5fe8>
   17834:	sub	r0, fp, #84	; 0x54
   17838:	bl	3bb18 <ftello64@plt+0x2a250>
   1783c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   17840:	tst	r0, #1
   17844:	movw	r0, #0
   17848:	str	r0, [sp, #32]
   1784c:	beq	17864 <ftello64@plt+0x5f9c>
   17850:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17854:	cmp	r0, #0
   17858:	movw	r0, #0
   1785c:	moveq	r0, #1
   17860:	str	r0, [sp, #32]
   17864:	ldr	r0, [sp, #32]
   17868:	mvn	r1, #0
   1786c:	eor	r0, r0, r1
   17870:	tst	r0, #1
   17874:	bne	1787c <ftello64@plt+0x5fb4>
   17878:	bl	1188c <abort@plt>
   1787c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   17880:	ldr	r1, [fp, #-68]	; 0xffffffbc
   17884:	add	r0, r1, r0
   17888:	str	r0, [fp, #-68]	; 0xffffffbc
   1788c:	movw	r0, #0
   17890:	strb	r0, [fp, #-72]	; 0xffffffb8
   17894:	ldr	r0, [sp, #132]	; 0x84
   17898:	ldr	r1, [sp, #128]	; 0x80
   1789c:	add	r0, r1, r0
   178a0:	str	r0, [sp, #128]	; 0x80
   178a4:	movw	r0, #0
   178a8:	strb	r0, [sp, #124]	; 0x7c
   178ac:	b	177f0 <ftello64@plt+0x5f28>
   178b0:	movw	r0, #1
   178b4:	strb	r0, [fp, #-86]	; 0xffffffaa
   178b8:	sub	r0, fp, #84	; 0x54
   178bc:	bl	3bb18 <ftello64@plt+0x2a250>
   178c0:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   178c4:	tst	r0, #1
   178c8:	movw	r0, #0
   178cc:	str	r0, [sp, #28]
   178d0:	beq	178e8 <ftello64@plt+0x6020>
   178d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   178d8:	cmp	r0, #0
   178dc:	movw	r0, #0
   178e0:	moveq	r0, #1
   178e4:	str	r0, [sp, #28]
   178e8:	ldr	r0, [sp, #28]
   178ec:	mvn	r1, #0
   178f0:	eor	r0, r0, r1
   178f4:	tst	r0, #1
   178f8:	beq	17944 <ftello64@plt+0x607c>
   178fc:	sub	r0, fp, #84	; 0x54
   17900:	add	r0, r0, #16
   17904:	add	r1, sp, #72	; 0x48
   17908:	str	r0, [sp, #24]
   1790c:	mov	r0, r1
   17910:	ldr	r1, [sp, #24]
   17914:	movw	r2, #40	; 0x28
   17918:	bl	115b0 <memcpy@plt>
   1791c:	ldrb	r0, [sp, #80]	; 0x50
   17920:	tst	r0, #1
   17924:	beq	17940 <ftello64@plt+0x6078>
   17928:	ldr	r0, [sp, #84]	; 0x54
   1792c:	bl	1176c <iswalnum@plt>
   17930:	cmp	r0, #0
   17934:	beq	17940 <ftello64@plt+0x6078>
   17938:	movw	r0, #0
   1793c:	strb	r0, [fp, #-86]	; 0xffffffaa
   17940:	b	17944 <ftello64@plt+0x607c>
   17944:	ldrb	r0, [fp, #-85]	; 0xffffffab
   17948:	tst	r0, #1
   1794c:	beq	17968 <ftello64@plt+0x60a0>
   17950:	ldrb	r0, [fp, #-86]	; 0xffffffaa
   17954:	tst	r0, #1
   17958:	beq	17968 <ftello64@plt+0x60a0>
   1795c:	movw	r0, #1
   17960:	strb	r0, [fp, #-21]	; 0xffffffeb
   17964:	b	17b10 <ftello64@plt+0x6248>
   17968:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1796c:	str	r0, [fp, #-68]	; 0xffffffbc
   17970:	movw	r0, #0
   17974:	strb	r0, [fp, #-84]	; 0xffffffac
   17978:	sub	r1, fp, #84	; 0x54
   1797c:	add	r2, r1, #4
   17980:	str	r0, [sp, #20]
   17984:	mov	r0, r2
   17988:	ldr	r2, [sp, #20]
   1798c:	and	r3, r2, #255	; 0xff
   17990:	str	r1, [sp, #16]
   17994:	mov	r1, r3
   17998:	movw	r2, #8
   1799c:	bl	11790 <memset@plt>
   179a0:	ldr	r0, [sp, #20]
   179a4:	strb	r0, [fp, #-72]	; 0xffffffb8
   179a8:	ldr	r0, [sp, #16]
   179ac:	bl	3bb18 <ftello64@plt+0x2a250>
   179b0:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   179b4:	tst	r0, #1
   179b8:	movw	r0, #0
   179bc:	str	r0, [sp, #12]
   179c0:	beq	179d8 <ftello64@plt+0x6110>
   179c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   179c8:	cmp	r0, #0
   179cc:	movw	r0, #0
   179d0:	moveq	r0, #1
   179d4:	str	r0, [sp, #12]
   179d8:	ldr	r0, [sp, #12]
   179dc:	mvn	r1, #0
   179e0:	eor	r0, r0, r1
   179e4:	tst	r0, #1
   179e8:	bne	179f0 <ftello64@plt+0x6128>
   179ec:	b	17b10 <ftello64@plt+0x6248>
   179f0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   179f4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   179f8:	add	r0, r0, r1
   179fc:	str	r0, [fp, #-12]
   17a00:	b	17b08 <ftello64@plt+0x6240>
   17a04:	movw	r0, #1
   17a08:	strb	r0, [sp, #71]	; 0x47
   17a0c:	ldr	r0, [fp, #-12]
   17a10:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17a14:	cmp	r0, r1
   17a18:	bcs	17a54 <ftello64@plt+0x618c>
   17a1c:	bl	1170c <__ctype_b_loc@plt>
   17a20:	ldr	r0, [r0]
   17a24:	ldr	lr, [fp, #-28]	; 0xffffffe4
   17a28:	ldrb	lr, [lr, #-1]
   17a2c:	mov	r1, lr
   17a30:	add	r0, r0, lr, lsl #1
   17a34:	ldrh	r0, [r0]
   17a38:	and	r0, r0, #8
   17a3c:	cmp	r0, #0
   17a40:	str	r1, [sp, #8]
   17a44:	beq	17a50 <ftello64@plt+0x6188>
   17a48:	movw	r0, #0
   17a4c:	strb	r0, [sp, #71]	; 0x47
   17a50:	b	17a54 <ftello64@plt+0x618c>
   17a54:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17a58:	ldr	r1, [fp, #-20]	; 0xffffffec
   17a5c:	str	r0, [sp, #4]
   17a60:	mov	r0, r1
   17a64:	bl	1173c <strlen@plt>
   17a68:	ldr	r1, [sp, #4]
   17a6c:	add	r0, r1, r0
   17a70:	str	r0, [sp, #64]	; 0x40
   17a74:	movw	r0, #1
   17a78:	strb	r0, [sp, #63]	; 0x3f
   17a7c:	ldr	r0, [sp, #64]	; 0x40
   17a80:	ldrb	r0, [r0]
   17a84:	cmp	r0, #0
   17a88:	beq	17ac4 <ftello64@plt+0x61fc>
   17a8c:	bl	1170c <__ctype_b_loc@plt>
   17a90:	ldr	r0, [r0]
   17a94:	ldr	lr, [sp, #64]	; 0x40
   17a98:	ldrb	lr, [lr]
   17a9c:	mov	r1, lr
   17aa0:	add	r0, r0, lr, lsl #1
   17aa4:	ldrh	r0, [r0]
   17aa8:	and	r0, r0, #8
   17aac:	cmp	r0, #0
   17ab0:	str	r1, [sp]
   17ab4:	beq	17ac0 <ftello64@plt+0x61f8>
   17ab8:	movw	r0, #0
   17abc:	strb	r0, [sp, #63]	; 0x3f
   17ac0:	b	17ac4 <ftello64@plt+0x61fc>
   17ac4:	ldrb	r0, [sp, #71]	; 0x47
   17ac8:	tst	r0, #1
   17acc:	beq	17ae8 <ftello64@plt+0x6220>
   17ad0:	ldrb	r0, [sp, #63]	; 0x3f
   17ad4:	tst	r0, #1
   17ad8:	beq	17ae8 <ftello64@plt+0x6220>
   17adc:	movw	r0, #1
   17ae0:	strb	r0, [fp, #-21]	; 0xffffffeb
   17ae4:	b	17b10 <ftello64@plt+0x6248>
   17ae8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17aec:	ldrb	r0, [r0]
   17af0:	cmp	r0, #0
   17af4:	bne	17afc <ftello64@plt+0x6234>
   17af8:	b	17b10 <ftello64@plt+0x6248>
   17afc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17b00:	add	r0, r0, #1
   17b04:	str	r0, [fp, #-12]
   17b08:	b	17b0c <ftello64@plt+0x6244>
   17b0c:	b	17638 <ftello64@plt+0x5d70>
   17b10:	ldr	r0, [fp, #-20]	; 0xffffffec
   17b14:	bl	17178 <ftello64@plt+0x58b0>
   17b18:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   17b1c:	and	r0, r0, #1
   17b20:	sub	sp, fp, #8
   17b24:	pop	{r4, r5, fp, pc}
   17b28:	push	{fp, lr}
   17b2c:	mov	fp, sp
   17b30:	sub	sp, sp, #72	; 0x48
   17b34:	str	r0, [fp, #-8]
   17b38:	str	r1, [fp, #-12]
   17b3c:	ldr	r0, [fp, #-8]
   17b40:	bl	11730 <gettext@plt>
   17b44:	str	r0, [fp, #-16]
   17b48:	bl	3a628 <ftello64@plt+0x28d60>
   17b4c:	str	r0, [fp, #-20]	; 0xffffffec
   17b50:	movw	r0, #0
   17b54:	str	r0, [fp, #-24]	; 0xffffffe8
   17b58:	str	r0, [fp, #-28]	; 0xffffffe4
   17b5c:	str	r0, [fp, #-32]	; 0xffffffe0
   17b60:	str	r0, [sp, #36]	; 0x24
   17b64:	ldr	r0, [fp, #-20]	; 0xffffffec
   17b68:	movw	r1, #62754	; 0xf522
   17b6c:	movt	r1, #3
   17b70:	bl	38b9c <ftello64@plt+0x272d4>
   17b74:	cmp	r0, #0
   17b78:	beq	17c9c <ftello64@plt+0x63d4>
   17b7c:	ldr	r0, [fp, #-12]
   17b80:	ldr	r2, [fp, #-20]	; 0xffffffec
   17b84:	movw	r1, #62754	; 0xf522
   17b88:	movt	r1, #3
   17b8c:	bl	3665c <ftello64@plt+0x24d94>
   17b90:	str	r0, [fp, #-24]	; 0xffffffe8
   17b94:	str	r0, [fp, #-32]	; 0xffffffe0
   17b98:	ldr	r0, [fp, #-20]	; 0xffffffec
   17b9c:	bl	1173c <strlen@plt>
   17ba0:	str	r0, [sp, #24]
   17ba4:	ldr	r0, [sp, #24]
   17ba8:	add	r0, r0, #10
   17bac:	add	r0, r0, #1
   17bb0:	bl	3376c <ftello64@plt+0x21ea4>
   17bb4:	str	r0, [sp, #20]
   17bb8:	ldr	r0, [sp, #20]
   17bbc:	ldr	r1, [fp, #-20]	; 0xffffffec
   17bc0:	ldr	r2, [sp, #24]
   17bc4:	bl	115b0 <memcpy@plt>
   17bc8:	ldr	r0, [sp, #20]
   17bcc:	ldr	r1, [sp, #24]
   17bd0:	add	r0, r0, r1
   17bd4:	movw	r1, #62760	; 0xf528
   17bd8:	movt	r1, #3
   17bdc:	ldrb	r2, [r1]
   17be0:	strb	r2, [r0]
   17be4:	ldrb	r2, [r1, #1]
   17be8:	strb	r2, [r0, #1]
   17bec:	ldrb	r2, [r1, #2]
   17bf0:	strb	r2, [r0, #2]
   17bf4:	ldrb	r2, [r1, #3]
   17bf8:	strb	r2, [r0, #3]
   17bfc:	ldrb	r2, [r1, #4]
   17c00:	strb	r2, [r0, #4]
   17c04:	ldrb	r2, [r1, #5]
   17c08:	strb	r2, [r0, #5]
   17c0c:	ldrb	r2, [r1, #6]
   17c10:	strb	r2, [r0, #6]
   17c14:	ldrb	r2, [r1, #7]
   17c18:	strb	r2, [r0, #7]
   17c1c:	ldrb	r2, [r1, #8]
   17c20:	strb	r2, [r0, #8]
   17c24:	ldrb	r2, [r1, #9]
   17c28:	strb	r2, [r0, #9]
   17c2c:	ldrb	r1, [r1, #10]
   17c30:	strb	r1, [r0, #10]
   17c34:	ldr	r0, [fp, #-12]
   17c38:	ldr	r2, [sp, #20]
   17c3c:	movw	r1, #62754	; 0xf522
   17c40:	movt	r1, #3
   17c44:	bl	3665c <ftello64@plt+0x24d94>
   17c48:	str	r0, [sp, #28]
   17c4c:	ldr	r0, [sp, #20]
   17c50:	bl	17178 <ftello64@plt+0x58b0>
   17c54:	ldr	r0, [sp, #28]
   17c58:	movw	r1, #0
   17c5c:	cmp	r0, r1
   17c60:	beq	17c98 <ftello64@plt+0x63d0>
   17c64:	ldr	r0, [sp, #28]
   17c68:	movw	r1, #63	; 0x3f
   17c6c:	bl	11748 <strchr@plt>
   17c70:	movw	r1, #0
   17c74:	cmp	r0, r1
   17c78:	beq	17c88 <ftello64@plt+0x63c0>
   17c7c:	ldr	r0, [sp, #28]
   17c80:	bl	17178 <ftello64@plt+0x58b0>
   17c84:	b	17c94 <ftello64@plt+0x63cc>
   17c88:	ldr	r0, [sp, #28]
   17c8c:	str	r0, [fp, #-28]	; 0xffffffe4
   17c90:	str	r0, [sp, #36]	; 0x24
   17c94:	b	17c98 <ftello64@plt+0x63d0>
   17c98:	b	17cac <ftello64@plt+0x63e4>
   17c9c:	ldr	r0, [fp, #-12]
   17ca0:	str	r0, [fp, #-32]	; 0xffffffe0
   17ca4:	ldr	r0, [fp, #-12]
   17ca8:	str	r0, [sp, #36]	; 0x24
   17cac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17cb0:	movw	r1, #0
   17cb4:	cmp	r0, r1
   17cb8:	beq	17cc8 <ftello64@plt+0x6400>
   17cbc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17cc0:	str	r0, [sp, #12]
   17cc4:	b	17cf4 <ftello64@plt+0x642c>
   17cc8:	ldr	r0, [sp, #36]	; 0x24
   17ccc:	movw	r1, #0
   17cd0:	cmp	r0, r1
   17cd4:	beq	17ce4 <ftello64@plt+0x641c>
   17cd8:	ldr	r0, [sp, #36]	; 0x24
   17cdc:	str	r0, [sp, #8]
   17ce0:	b	17cec <ftello64@plt+0x6424>
   17ce4:	ldr	r0, [fp, #-8]
   17ce8:	str	r0, [sp, #8]
   17cec:	ldr	r0, [sp, #8]
   17cf0:	str	r0, [sp, #12]
   17cf4:	ldr	r0, [sp, #12]
   17cf8:	str	r0, [sp, #32]
   17cfc:	ldr	r0, [fp, #-16]
   17d00:	ldr	r1, [fp, #-8]
   17d04:	bl	11538 <strcmp@plt>
   17d08:	cmp	r0, #0
   17d0c:	beq	17e34 <ftello64@plt+0x656c>
   17d10:	ldr	r0, [fp, #-16]
   17d14:	ldr	r1, [fp, #-8]
   17d18:	bl	1760c <ftello64@plt+0x5d44>
   17d1c:	tst	r0, #1
   17d20:	bne	17d6c <ftello64@plt+0x64a4>
   17d24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17d28:	movw	r1, #0
   17d2c:	cmp	r0, r1
   17d30:	beq	17d48 <ftello64@plt+0x6480>
   17d34:	ldr	r0, [fp, #-16]
   17d38:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17d3c:	bl	1760c <ftello64@plt+0x5d44>
   17d40:	tst	r0, #1
   17d44:	bne	17d6c <ftello64@plt+0x64a4>
   17d48:	ldr	r0, [sp, #36]	; 0x24
   17d4c:	movw	r1, #0
   17d50:	cmp	r0, r1
   17d54:	beq	17da8 <ftello64@plt+0x64e0>
   17d58:	ldr	r0, [fp, #-16]
   17d5c:	ldr	r1, [sp, #36]	; 0x24
   17d60:	bl	1760c <ftello64@plt+0x5d44>
   17d64:	tst	r0, #1
   17d68:	beq	17da8 <ftello64@plt+0x64e0>
   17d6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d70:	movw	r1, #0
   17d74:	cmp	r0, r1
   17d78:	beq	17d84 <ftello64@plt+0x64bc>
   17d7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d80:	bl	17178 <ftello64@plt+0x58b0>
   17d84:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17d88:	movw	r1, #0
   17d8c:	cmp	r0, r1
   17d90:	beq	17d9c <ftello64@plt+0x64d4>
   17d94:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17d98:	bl	17178 <ftello64@plt+0x58b0>
   17d9c:	ldr	r0, [fp, #-16]
   17da0:	str	r0, [fp, #-4]
   17da4:	b	17e8c <ftello64@plt+0x65c4>
   17da8:	ldr	r0, [fp, #-16]
   17dac:	bl	1173c <strlen@plt>
   17db0:	add	r0, r0, #2
   17db4:	ldr	lr, [sp, #32]
   17db8:	str	r0, [sp, #4]
   17dbc:	mov	r0, lr
   17dc0:	bl	1173c <strlen@plt>
   17dc4:	ldr	lr, [sp, #4]
   17dc8:	add	r0, lr, r0
   17dcc:	add	r0, r0, #1
   17dd0:	add	r0, r0, #1
   17dd4:	bl	3376c <ftello64@plt+0x21ea4>
   17dd8:	str	r0, [sp, #16]
   17ddc:	ldr	r0, [sp, #16]
   17de0:	ldr	r2, [fp, #-16]
   17de4:	ldr	r3, [sp, #32]
   17de8:	movw	r1, #62746	; 0xf51a
   17dec:	movt	r1, #3
   17df0:	bl	11820 <sprintf@plt>
   17df4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17df8:	movw	r2, #0
   17dfc:	cmp	r1, r2
   17e00:	str	r0, [sp]
   17e04:	beq	17e10 <ftello64@plt+0x6548>
   17e08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e0c:	bl	17178 <ftello64@plt+0x58b0>
   17e10:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17e14:	movw	r1, #0
   17e18:	cmp	r0, r1
   17e1c:	beq	17e28 <ftello64@plt+0x6560>
   17e20:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17e24:	bl	17178 <ftello64@plt+0x58b0>
   17e28:	ldr	r0, [sp, #16]
   17e2c:	str	r0, [fp, #-4]
   17e30:	b	17e8c <ftello64@plt+0x65c4>
   17e34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e38:	movw	r1, #0
   17e3c:	cmp	r0, r1
   17e40:	beq	17e5c <ftello64@plt+0x6594>
   17e44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e48:	ldr	r1, [sp, #32]
   17e4c:	cmp	r0, r1
   17e50:	beq	17e5c <ftello64@plt+0x6594>
   17e54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e58:	bl	17178 <ftello64@plt+0x58b0>
   17e5c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17e60:	movw	r1, #0
   17e64:	cmp	r0, r1
   17e68:	beq	17e84 <ftello64@plt+0x65bc>
   17e6c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17e70:	ldr	r1, [sp, #32]
   17e74:	cmp	r0, r1
   17e78:	beq	17e84 <ftello64@plt+0x65bc>
   17e7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17e80:	bl	17178 <ftello64@plt+0x58b0>
   17e84:	ldr	r0, [sp, #32]
   17e88:	str	r0, [fp, #-4]
   17e8c:	ldr	r0, [fp, #-4]
   17e90:	mov	sp, fp
   17e94:	pop	{fp, pc}
   17e98:	push	{fp, lr}
   17e9c:	mov	fp, sp
   17ea0:	sub	sp, sp, #24
   17ea4:	str	r0, [fp, #-4]
   17ea8:	bl	11760 <__errno_location@plt>
   17eac:	ldr	r0, [r0]
   17eb0:	str	r0, [fp, #-8]
   17eb4:	ldr	r0, [fp, #-4]
   17eb8:	movw	lr, #0
   17ebc:	cmp	r0, lr
   17ec0:	beq	17ed0 <ftello64@plt+0x6608>
   17ec4:	ldr	r0, [fp, #-4]
   17ec8:	str	r0, [sp, #8]
   17ecc:	b	17ee0 <ftello64@plt+0x6618>
   17ed0:	movw	r0, #2060	; 0x80c
   17ed4:	movt	r0, #5
   17ed8:	str	r0, [sp, #8]
   17edc:	b	17ee0 <ftello64@plt+0x6618>
   17ee0:	ldr	r0, [sp, #8]
   17ee4:	movw	r1, #48	; 0x30
   17ee8:	bl	36448 <ftello64@plt+0x24b80>
   17eec:	str	r0, [sp, #12]
   17ef0:	ldr	r0, [fp, #-8]
   17ef4:	str	r0, [sp, #4]
   17ef8:	bl	11760 <__errno_location@plt>
   17efc:	ldr	r1, [sp, #4]
   17f00:	str	r1, [r0]
   17f04:	ldr	r0, [sp, #12]
   17f08:	mov	sp, fp
   17f0c:	pop	{fp, pc}
   17f10:	sub	sp, sp, #8
   17f14:	str	r0, [sp, #4]
   17f18:	ldr	r0, [sp, #4]
   17f1c:	movw	r1, #0
   17f20:	cmp	r0, r1
   17f24:	beq	17f34 <ftello64@plt+0x666c>
   17f28:	ldr	r0, [sp, #4]
   17f2c:	str	r0, [sp]
   17f30:	b	17f44 <ftello64@plt+0x667c>
   17f34:	movw	r0, #2060	; 0x80c
   17f38:	movt	r0, #5
   17f3c:	str	r0, [sp]
   17f40:	b	17f44 <ftello64@plt+0x667c>
   17f44:	ldr	r0, [sp]
   17f48:	ldr	r0, [r0]
   17f4c:	add	sp, sp, #8
   17f50:	bx	lr
   17f54:	sub	sp, sp, #16
   17f58:	str	r0, [sp, #12]
   17f5c:	str	r1, [sp, #8]
   17f60:	ldr	r0, [sp, #8]
   17f64:	ldr	r1, [sp, #12]
   17f68:	movw	r2, #0
   17f6c:	cmp	r1, r2
   17f70:	str	r0, [sp, #4]
   17f74:	beq	17f84 <ftello64@plt+0x66bc>
   17f78:	ldr	r0, [sp, #12]
   17f7c:	str	r0, [sp]
   17f80:	b	17f94 <ftello64@plt+0x66cc>
   17f84:	movw	r0, #2060	; 0x80c
   17f88:	movt	r0, #5
   17f8c:	str	r0, [sp]
   17f90:	b	17f94 <ftello64@plt+0x66cc>
   17f94:	ldr	r0, [sp]
   17f98:	ldr	r1, [sp, #4]
   17f9c:	str	r1, [r0]
   17fa0:	add	sp, sp, #16
   17fa4:	bx	lr
   17fa8:	sub	sp, sp, #32
   17fac:	str	r0, [sp, #28]
   17fb0:	strb	r1, [sp, #27]
   17fb4:	str	r2, [sp, #20]
   17fb8:	ldrb	r0, [sp, #27]
   17fbc:	strb	r0, [sp, #19]
   17fc0:	ldr	r0, [sp, #28]
   17fc4:	movw	r1, #0
   17fc8:	cmp	r0, r1
   17fcc:	beq	17fdc <ftello64@plt+0x6714>
   17fd0:	ldr	r0, [sp, #28]
   17fd4:	str	r0, [sp]
   17fd8:	b	17fec <ftello64@plt+0x6724>
   17fdc:	movw	r0, #2060	; 0x80c
   17fe0:	movt	r0, #5
   17fe4:	str	r0, [sp]
   17fe8:	b	17fec <ftello64@plt+0x6724>
   17fec:	ldr	r0, [sp]
   17ff0:	add	r0, r0, #8
   17ff4:	ldrb	r1, [sp, #19]
   17ff8:	lsr	r1, r1, #5
   17ffc:	add	r0, r0, r1, lsl #2
   18000:	str	r0, [sp, #12]
   18004:	ldrb	r0, [sp, #19]
   18008:	and	r0, r0, #31
   1800c:	str	r0, [sp, #8]
   18010:	ldr	r0, [sp, #12]
   18014:	ldr	r0, [r0]
   18018:	ldr	r1, [sp, #8]
   1801c:	lsr	r0, r0, r1
   18020:	and	r0, r0, #1
   18024:	str	r0, [sp, #4]
   18028:	ldr	r0, [sp, #20]
   1802c:	and	r0, r0, #1
   18030:	ldr	r1, [sp, #4]
   18034:	eor	r0, r0, r1
   18038:	ldr	r1, [sp, #8]
   1803c:	lsl	r0, r0, r1
   18040:	ldr	r1, [sp, #12]
   18044:	ldr	r2, [r1]
   18048:	eor	r0, r2, r0
   1804c:	str	r0, [r1]
   18050:	ldr	r0, [sp, #4]
   18054:	add	sp, sp, #32
   18058:	bx	lr
   1805c:	sub	sp, sp, #12
   18060:	str	r0, [sp, #8]
   18064:	str	r1, [sp, #4]
   18068:	ldr	r0, [sp, #8]
   1806c:	movw	r1, #0
   18070:	cmp	r0, r1
   18074:	bne	18084 <ftello64@plt+0x67bc>
   18078:	movw	r0, #2060	; 0x80c
   1807c:	movt	r0, #5
   18080:	str	r0, [sp, #8]
   18084:	ldr	r0, [sp, #8]
   18088:	ldr	r0, [r0, #4]
   1808c:	str	r0, [sp]
   18090:	ldr	r0, [sp, #4]
   18094:	ldr	r1, [sp, #8]
   18098:	str	r0, [r1, #4]
   1809c:	ldr	r0, [sp]
   180a0:	add	sp, sp, #12
   180a4:	bx	lr
   180a8:	push	{fp, lr}
   180ac:	mov	fp, sp
   180b0:	sub	sp, sp, #16
   180b4:	str	r0, [fp, #-4]
   180b8:	str	r1, [sp, #8]
   180bc:	str	r2, [sp, #4]
   180c0:	ldr	r0, [fp, #-4]
   180c4:	movw	r1, #0
   180c8:	cmp	r0, r1
   180cc:	bne	180dc <ftello64@plt+0x6814>
   180d0:	movw	r0, #2060	; 0x80c
   180d4:	movt	r0, #5
   180d8:	str	r0, [fp, #-4]
   180dc:	ldr	r0, [fp, #-4]
   180e0:	movw	r1, #10
   180e4:	str	r1, [r0]
   180e8:	ldr	r0, [sp, #8]
   180ec:	movw	r1, #0
   180f0:	cmp	r0, r1
   180f4:	beq	18108 <ftello64@plt+0x6840>
   180f8:	ldr	r0, [sp, #4]
   180fc:	movw	r1, #0
   18100:	cmp	r0, r1
   18104:	bne	1810c <ftello64@plt+0x6844>
   18108:	bl	1188c <abort@plt>
   1810c:	ldr	r0, [sp, #8]
   18110:	ldr	r1, [fp, #-4]
   18114:	str	r0, [r1, #40]	; 0x28
   18118:	ldr	r0, [sp, #4]
   1811c:	ldr	r1, [fp, #-4]
   18120:	str	r0, [r1, #44]	; 0x2c
   18124:	mov	sp, fp
   18128:	pop	{fp, pc}
   1812c:	push	{r4, r5, r6, sl, fp, lr}
   18130:	add	fp, sp, #16
   18134:	sub	sp, sp, #64	; 0x40
   18138:	ldr	ip, [fp, #8]
   1813c:	str	r0, [fp, #-20]	; 0xffffffec
   18140:	str	r1, [fp, #-24]	; 0xffffffe8
   18144:	str	r2, [fp, #-28]	; 0xffffffe4
   18148:	str	r3, [fp, #-32]	; 0xffffffe0
   1814c:	ldr	r0, [fp, #8]
   18150:	movw	r1, #0
   18154:	cmp	r0, r1
   18158:	str	ip, [sp, #32]
   1815c:	beq	1816c <ftello64@plt+0x68a4>
   18160:	ldr	r0, [fp, #8]
   18164:	str	r0, [sp, #28]
   18168:	b	1817c <ftello64@plt+0x68b4>
   1816c:	movw	r0, #2060	; 0x80c
   18170:	movt	r0, #5
   18174:	str	r0, [sp, #28]
   18178:	b	1817c <ftello64@plt+0x68b4>
   1817c:	ldr	r0, [sp, #28]
   18180:	str	r0, [fp, #-36]	; 0xffffffdc
   18184:	bl	11760 <__errno_location@plt>
   18188:	ldr	r0, [r0]
   1818c:	str	r0, [sp, #40]	; 0x28
   18190:	ldr	r0, [fp, #-20]	; 0xffffffec
   18194:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18198:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1819c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   181a0:	ldr	lr, [fp, #-36]	; 0xffffffdc
   181a4:	ldr	lr, [lr]
   181a8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   181ac:	ldr	ip, [ip, #4]
   181b0:	ldr	r4, [fp, #-36]	; 0xffffffdc
   181b4:	add	r4, r4, #8
   181b8:	ldr	r5, [fp, #-36]	; 0xffffffdc
   181bc:	ldr	r5, [r5, #40]	; 0x28
   181c0:	ldr	r6, [fp, #-36]	; 0xffffffdc
   181c4:	ldr	r6, [r6, #44]	; 0x2c
   181c8:	str	lr, [sp]
   181cc:	str	ip, [sp, #4]
   181d0:	str	r4, [sp, #8]
   181d4:	str	r5, [sp, #12]
   181d8:	str	r6, [sp, #16]
   181dc:	bl	18204 <ftello64@plt+0x693c>
   181e0:	str	r0, [sp, #36]	; 0x24
   181e4:	ldr	r0, [sp, #40]	; 0x28
   181e8:	str	r0, [sp, #24]
   181ec:	bl	11760 <__errno_location@plt>
   181f0:	ldr	r1, [sp, #24]
   181f4:	str	r1, [r0]
   181f8:	ldr	r0, [sp, #36]	; 0x24
   181fc:	sub	sp, fp, #16
   18200:	pop	{r4, r5, r6, sl, fp, pc}
   18204:	push	{r4, r5, r6, sl, fp, lr}
   18208:	add	fp, sp, #16
   1820c:	sub	sp, sp, #168	; 0xa8
   18210:	ldr	ip, [fp, #24]
   18214:	ldr	lr, [fp, #20]
   18218:	ldr	r4, [fp, #16]
   1821c:	ldr	r5, [fp, #12]
   18220:	ldr	r6, [fp, #8]
   18224:	str	r0, [fp, #-24]	; 0xffffffe8
   18228:	str	r1, [fp, #-28]	; 0xffffffe4
   1822c:	str	r2, [fp, #-32]	; 0xffffffe0
   18230:	str	r3, [fp, #-36]	; 0xffffffdc
   18234:	movw	r0, #0
   18238:	str	r0, [fp, #-44]	; 0xffffffd4
   1823c:	str	r0, [fp, #-48]	; 0xffffffd0
   18240:	str	r0, [fp, #-52]	; 0xffffffcc
   18244:	str	r0, [fp, #-56]	; 0xffffffc8
   18248:	movw	r0, #0
   1824c:	strb	r0, [fp, #-57]	; 0xffffffc7
   18250:	str	r6, [sp, #80]	; 0x50
   18254:	str	lr, [sp, #76]	; 0x4c
   18258:	str	r4, [sp, #72]	; 0x48
   1825c:	str	r5, [sp, #68]	; 0x44
   18260:	str	ip, [sp, #64]	; 0x40
   18264:	bl	11664 <__ctype_get_mb_cur_max@plt>
   18268:	cmp	r0, #1
   1826c:	movw	r0, #0
   18270:	moveq	r0, #1
   18274:	and	r0, r0, #1
   18278:	strb	r0, [fp, #-58]	; 0xffffffc6
   1827c:	ldr	r0, [fp, #12]
   18280:	and	r0, r0, #2
   18284:	cmp	r0, #0
   18288:	movw	r0, #0
   1828c:	movne	r0, #1
   18290:	and	r0, r0, #1
   18294:	strb	r0, [fp, #-59]	; 0xffffffc5
   18298:	movw	r0, #0
   1829c:	strb	r0, [fp, #-60]	; 0xffffffc4
   182a0:	strb	r0, [fp, #-61]	; 0xffffffc3
   182a4:	movw	r0, #1
   182a8:	strb	r0, [fp, #-62]	; 0xffffffc2
   182ac:	ldr	r0, [fp, #8]
   182b0:	cmp	r0, #10
   182b4:	str	r0, [sp, #60]	; 0x3c
   182b8:	bhi	184e0 <ftello64@plt+0x6c18>
   182bc:	add	r0, pc, #8
   182c0:	ldr	r1, [sp, #60]	; 0x3c
   182c4:	ldr	r0, [r0, r1, lsl #2]
   182c8:	mov	pc, r0
   182cc:	ldrdeq	r8, [r1], -r4
   182d0:	andeq	r8, r1, r0, asr r4
   182d4:	andeq	r8, r1, r0, ror r4
   182d8:	andeq	r8, r1, r8, asr #8
   182dc:	andeq	r8, r1, r8, asr r4
   182e0:	andeq	r8, r1, r8, lsl #6
   182e4:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   182e8:	andeq	r8, r1, ip, ror #6
   182ec:	andeq	r8, r1, r0, lsl #7
   182f0:	andeq	r8, r1, r0, lsl #7
   182f4:	andeq	r8, r1, r0, lsl #7
   182f8:	movw	r0, #5
   182fc:	str	r0, [fp, #8]
   18300:	movw	r0, #1
   18304:	strb	r0, [fp, #-59]	; 0xffffffc5
   18308:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1830c:	tst	r0, #1
   18310:	bne	1834c <ftello64@plt+0x6a84>
   18314:	b	18318 <ftello64@plt+0x6a50>
   18318:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1831c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18320:	cmp	r0, r1
   18324:	bcs	1833c <ftello64@plt+0x6a74>
   18328:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1832c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18330:	add	r0, r0, r1
   18334:	movw	r1, #34	; 0x22
   18338:	strb	r1, [r0]
   1833c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18340:	add	r0, r0, #1
   18344:	str	r0, [fp, #-44]	; 0xffffffd4
   18348:	b	1834c <ftello64@plt+0x6a84>
   1834c:	movw	r0, #1
   18350:	strb	r0, [fp, #-57]	; 0xffffffc7
   18354:	movw	r0, #62153	; 0xf2c9
   18358:	movt	r0, #3
   1835c:	str	r0, [fp, #-52]	; 0xffffffcc
   18360:	movw	r0, #1
   18364:	str	r0, [fp, #-56]	; 0xffffffc8
   18368:	b	184e4 <ftello64@plt+0x6c1c>
   1836c:	movw	r0, #1
   18370:	strb	r0, [fp, #-57]	; 0xffffffc7
   18374:	movw	r0, #0
   18378:	strb	r0, [fp, #-59]	; 0xffffffc5
   1837c:	b	184e4 <ftello64@plt+0x6c1c>
   18380:	ldr	r0, [fp, #8]
   18384:	cmp	r0, #10
   18388:	beq	183b4 <ftello64@plt+0x6aec>
   1838c:	ldr	r1, [fp, #8]
   18390:	movw	r0, #62847	; 0xf57f
   18394:	movt	r0, #3
   18398:	bl	1a3f4 <ftello64@plt+0x8b2c>
   1839c:	str	r0, [fp, #20]
   183a0:	ldr	r1, [fp, #8]
   183a4:	movw	r0, #64571	; 0xfc3b
   183a8:	movt	r0, #3
   183ac:	bl	1a3f4 <ftello64@plt+0x8b2c>
   183b0:	str	r0, [fp, #24]
   183b4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   183b8:	tst	r0, #1
   183bc:	bne	18428 <ftello64@plt+0x6b60>
   183c0:	ldr	r0, [fp, #20]
   183c4:	str	r0, [fp, #-52]	; 0xffffffcc
   183c8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   183cc:	ldrsb	r0, [r0]
   183d0:	cmp	r0, #0
   183d4:	beq	18424 <ftello64@plt+0x6b5c>
   183d8:	b	183dc <ftello64@plt+0x6b14>
   183dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   183e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   183e4:	cmp	r0, r1
   183e8:	bcs	18404 <ftello64@plt+0x6b3c>
   183ec:	ldr	r0, [fp, #-52]	; 0xffffffcc
   183f0:	ldrb	r0, [r0]
   183f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   183f8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   183fc:	add	r1, r1, r2
   18400:	strb	r0, [r1]
   18404:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18408:	add	r0, r0, #1
   1840c:	str	r0, [fp, #-44]	; 0xffffffd4
   18410:	b	18414 <ftello64@plt+0x6b4c>
   18414:	ldr	r0, [fp, #-52]	; 0xffffffcc
   18418:	add	r0, r0, #1
   1841c:	str	r0, [fp, #-52]	; 0xffffffcc
   18420:	b	183c8 <ftello64@plt+0x6b00>
   18424:	b	18428 <ftello64@plt+0x6b60>
   18428:	movw	r0, #1
   1842c:	strb	r0, [fp, #-57]	; 0xffffffc7
   18430:	ldr	r0, [fp, #24]
   18434:	str	r0, [fp, #-52]	; 0xffffffcc
   18438:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1843c:	bl	1173c <strlen@plt>
   18440:	str	r0, [fp, #-56]	; 0xffffffc8
   18444:	b	184e4 <ftello64@plt+0x6c1c>
   18448:	movw	r0, #1
   1844c:	strb	r0, [fp, #-57]	; 0xffffffc7
   18450:	movw	r0, #1
   18454:	strb	r0, [fp, #-59]	; 0xffffffc5
   18458:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1845c:	tst	r0, #1
   18460:	bne	1846c <ftello64@plt+0x6ba4>
   18464:	movw	r0, #1
   18468:	strb	r0, [fp, #-57]	; 0xffffffc7
   1846c:	b	18470 <ftello64@plt+0x6ba8>
   18470:	movw	r0, #2
   18474:	str	r0, [fp, #8]
   18478:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1847c:	tst	r0, #1
   18480:	bne	184bc <ftello64@plt+0x6bf4>
   18484:	b	18488 <ftello64@plt+0x6bc0>
   18488:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1848c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18490:	cmp	r0, r1
   18494:	bcs	184ac <ftello64@plt+0x6be4>
   18498:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1849c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   184a0:	add	r0, r0, r1
   184a4:	movw	r1, #39	; 0x27
   184a8:	strb	r1, [r0]
   184ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   184b0:	add	r0, r0, #1
   184b4:	str	r0, [fp, #-44]	; 0xffffffd4
   184b8:	b	184bc <ftello64@plt+0x6bf4>
   184bc:	movw	r0, #64571	; 0xfc3b
   184c0:	movt	r0, #3
   184c4:	str	r0, [fp, #-52]	; 0xffffffcc
   184c8:	movw	r0, #1
   184cc:	str	r0, [fp, #-56]	; 0xffffffc8
   184d0:	b	184e4 <ftello64@plt+0x6c1c>
   184d4:	movw	r0, #0
   184d8:	strb	r0, [fp, #-59]	; 0xffffffc5
   184dc:	b	184e4 <ftello64@plt+0x6c1c>
   184e0:	bl	1188c <abort@plt>
   184e4:	movw	r0, #0
   184e8:	str	r0, [fp, #-40]	; 0xffffffd8
   184ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   184f0:	cmn	r0, #1
   184f4:	bne	18520 <ftello64@plt+0x6c58>
   184f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   184fc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18500:	add	r0, r0, r1
   18504:	ldrb	r0, [r0]
   18508:	cmp	r0, #0
   1850c:	movw	r0, #0
   18510:	moveq	r0, #1
   18514:	and	r0, r0, #1
   18518:	str	r0, [sp, #56]	; 0x38
   1851c:	b	1853c <ftello64@plt+0x6c74>
   18520:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18524:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18528:	cmp	r0, r1
   1852c:	movw	r0, #0
   18530:	moveq	r0, #1
   18534:	and	r0, r0, #1
   18538:	str	r0, [sp, #56]	; 0x38
   1853c:	ldr	r0, [sp, #56]	; 0x38
   18540:	cmp	r0, #0
   18544:	movw	r0, #0
   18548:	movne	r0, #1
   1854c:	mvn	r1, #0
   18550:	eor	r0, r0, r1
   18554:	tst	r0, #1
   18558:	beq	19748 <ftello64@plt+0x7e80>
   1855c:	movw	r0, #0
   18560:	strb	r0, [fp, #-65]	; 0xffffffbf
   18564:	strb	r0, [fp, #-66]	; 0xffffffbe
   18568:	strb	r0, [fp, #-67]	; 0xffffffbd
   1856c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   18570:	tst	r0, #1
   18574:	beq	18620 <ftello64@plt+0x6d58>
   18578:	ldr	r0, [fp, #8]
   1857c:	cmp	r0, #2
   18580:	beq	18620 <ftello64@plt+0x6d58>
   18584:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18588:	cmp	r0, #0
   1858c:	beq	18620 <ftello64@plt+0x6d58>
   18590:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18594:	ldr	r1, [fp, #-56]	; 0xffffffc8
   18598:	add	r0, r0, r1
   1859c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   185a0:	cmn	r1, #1
   185a4:	str	r0, [sp, #52]	; 0x34
   185a8:	bne	185d0 <ftello64@plt+0x6d08>
   185ac:	ldr	r0, [fp, #-56]	; 0xffffffc8
   185b0:	movw	r1, #1
   185b4:	cmp	r1, r0
   185b8:	bcs	185d0 <ftello64@plt+0x6d08>
   185bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   185c0:	bl	1173c <strlen@plt>
   185c4:	str	r0, [fp, #-36]	; 0xffffffdc
   185c8:	str	r0, [sp, #48]	; 0x30
   185cc:	b	185d8 <ftello64@plt+0x6d10>
   185d0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   185d4:	str	r0, [sp, #48]	; 0x30
   185d8:	ldr	r0, [sp, #48]	; 0x30
   185dc:	ldr	r1, [sp, #52]	; 0x34
   185e0:	cmp	r1, r0
   185e4:	bhi	18620 <ftello64@plt+0x6d58>
   185e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   185ec:	ldr	r1, [fp, #-40]	; 0xffffffd8
   185f0:	add	r0, r0, r1
   185f4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   185f8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   185fc:	bl	115ec <memcmp@plt>
   18600:	cmp	r0, #0
   18604:	bne	18620 <ftello64@plt+0x6d58>
   18608:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1860c:	tst	r0, #1
   18610:	beq	18618 <ftello64@plt+0x6d50>
   18614:	b	198c8 <ftello64@plt+0x8000>
   18618:	movw	r0, #1
   1861c:	strb	r0, [fp, #-65]	; 0xffffffbf
   18620:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18624:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18628:	ldrb	r0, [r0, r1]
   1862c:	strb	r0, [fp, #-63]	; 0xffffffc1
   18630:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   18634:	mov	r1, r0
   18638:	cmp	r0, #126	; 0x7e
   1863c:	str	r1, [sp, #44]	; 0x2c
   18640:	bhi	18eb0 <ftello64@plt+0x75e8>
   18644:	add	r0, pc, #8
   18648:	ldr	r1, [sp, #44]	; 0x2c
   1864c:	ldr	r0, [r0, r1, lsl #2]
   18650:	mov	pc, r0
   18654:	andeq	r8, r1, r0, asr r8
   18658:			; <UNDEFINED> instruction: 0x00018eb0
   1865c:			; <UNDEFINED> instruction: 0x00018eb0
   18660:			; <UNDEFINED> instruction: 0x00018eb0
   18664:			; <UNDEFINED> instruction: 0x00018eb0
   18668:			; <UNDEFINED> instruction: 0x00018eb0
   1866c:			; <UNDEFINED> instruction: 0x00018eb0
   18670:	andeq	r8, r1, r8, asr ip
   18674:	andeq	r8, r1, r4, ror #24
   18678:	muleq	r1, r4, ip
   1867c:	andeq	r8, r1, ip, ror ip
   18680:	andeq	r8, r1, r0, lsr #25
   18684:	andeq	r8, r1, r0, ror ip
   18688:	andeq	r8, r1, r8, lsl #25
   1868c:			; <UNDEFINED> instruction: 0x00018eb0
   18690:			; <UNDEFINED> instruction: 0x00018eb0
   18694:			; <UNDEFINED> instruction: 0x00018eb0
   18698:			; <UNDEFINED> instruction: 0x00018eb0
   1869c:			; <UNDEFINED> instruction: 0x00018eb0
   186a0:			; <UNDEFINED> instruction: 0x00018eb0
   186a4:			; <UNDEFINED> instruction: 0x00018eb0
   186a8:			; <UNDEFINED> instruction: 0x00018eb0
   186ac:			; <UNDEFINED> instruction: 0x00018eb0
   186b0:			; <UNDEFINED> instruction: 0x00018eb0
   186b4:			; <UNDEFINED> instruction: 0x00018eb0
   186b8:			; <UNDEFINED> instruction: 0x00018eb0
   186bc:			; <UNDEFINED> instruction: 0x00018eb0
   186c0:			; <UNDEFINED> instruction: 0x00018eb0
   186c4:			; <UNDEFINED> instruction: 0x00018eb0
   186c8:			; <UNDEFINED> instruction: 0x00018eb0
   186cc:			; <UNDEFINED> instruction: 0x00018eb0
   186d0:			; <UNDEFINED> instruction: 0x00018eb0
   186d4:	andeq	r8, r1, r4, lsl #27
   186d8:	andeq	r8, r1, ip, lsl #27
   186dc:	andeq	r8, r1, ip, lsl #27
   186e0:	andeq	r8, r1, r0, ror sp
   186e4:	andeq	r8, r1, ip, lsl #27
   186e8:	andeq	r8, r1, r4, lsr #29
   186ec:	andeq	r8, r1, ip, lsl #27
   186f0:	andeq	r8, r1, ip, lsr #27
   186f4:	andeq	r8, r1, ip, lsl #27
   186f8:	andeq	r8, r1, ip, lsl #27
   186fc:	andeq	r8, r1, ip, lsl #27
   18700:	andeq	r8, r1, r4, lsr #29
   18704:	andeq	r8, r1, r4, lsr #29
   18708:	andeq	r8, r1, r4, lsr #29
   1870c:	andeq	r8, r1, r4, lsr #29
   18710:	andeq	r8, r1, r4, lsr #29
   18714:	andeq	r8, r1, r4, lsr #29
   18718:	andeq	r8, r1, r4, lsr #29
   1871c:	andeq	r8, r1, r4, lsr #29
   18720:	andeq	r8, r1, r4, lsr #29
   18724:	andeq	r8, r1, r4, lsr #29
   18728:	andeq	r8, r1, r4, lsr #29
   1872c:	andeq	r8, r1, r4, lsr #29
   18730:	andeq	r8, r1, r4, lsr #29
   18734:	andeq	r8, r1, r4, lsr #29
   18738:	andeq	r8, r1, r4, lsr #29
   1873c:	andeq	r8, r1, r4, lsr #29
   18740:	andeq	r8, r1, ip, lsl #27
   18744:	andeq	r8, r1, ip, lsl #27
   18748:	andeq	r8, r1, ip, lsl #27
   1874c:	andeq	r8, r1, ip, lsl #27
   18750:	andeq	r8, r1, ip, asr sl
   18754:			; <UNDEFINED> instruction: 0x00018eb0
   18758:	andeq	r8, r1, r4, lsr #29
   1875c:	andeq	r8, r1, r4, lsr #29
   18760:	andeq	r8, r1, r4, lsr #29
   18764:	andeq	r8, r1, r4, lsr #29
   18768:	andeq	r8, r1, r4, lsr #29
   1876c:	andeq	r8, r1, r4, lsr #29
   18770:	andeq	r8, r1, r4, lsr #29
   18774:	andeq	r8, r1, r4, lsr #29
   18778:	andeq	r8, r1, r4, lsr #29
   1877c:	andeq	r8, r1, r4, lsr #29
   18780:	andeq	r8, r1, r4, lsr #29
   18784:	andeq	r8, r1, r4, lsr #29
   18788:	andeq	r8, r1, r4, lsr #29
   1878c:	andeq	r8, r1, r4, lsr #29
   18790:	andeq	r8, r1, r4, lsr #29
   18794:	andeq	r8, r1, r4, lsr #29
   18798:	andeq	r8, r1, r4, lsr #29
   1879c:	andeq	r8, r1, r4, lsr #29
   187a0:	andeq	r8, r1, r4, lsr #29
   187a4:	andeq	r8, r1, r4, lsr #29
   187a8:	andeq	r8, r1, r4, lsr #29
   187ac:	andeq	r8, r1, r4, lsr #29
   187b0:	andeq	r8, r1, r4, lsr #29
   187b4:	andeq	r8, r1, r4, lsr #29
   187b8:	andeq	r8, r1, r4, lsr #29
   187bc:	andeq	r8, r1, r4, lsr #29
   187c0:	andeq	r8, r1, ip, lsl #27
   187c4:	andeq	r8, r1, ip, lsr #25
   187c8:	andeq	r8, r1, r4, lsr #29
   187cc:	andeq	r8, r1, ip, lsl #27
   187d0:	andeq	r8, r1, r4, lsr #29
   187d4:	andeq	r8, r1, ip, lsl #27
   187d8:	andeq	r8, r1, r4, lsr #29
   187dc:	andeq	r8, r1, r4, lsr #29
   187e0:	andeq	r8, r1, r4, lsr #29
   187e4:	andeq	r8, r1, r4, lsr #29
   187e8:	andeq	r8, r1, r4, lsr #29
   187ec:	andeq	r8, r1, r4, lsr #29
   187f0:	andeq	r8, r1, r4, lsr #29
   187f4:	andeq	r8, r1, r4, lsr #29
   187f8:	andeq	r8, r1, r4, lsr #29
   187fc:	andeq	r8, r1, r4, lsr #29
   18800:	andeq	r8, r1, r4, lsr #29
   18804:	andeq	r8, r1, r4, lsr #29
   18808:	andeq	r8, r1, r4, lsr #29
   1880c:	andeq	r8, r1, r4, lsr #29
   18810:	andeq	r8, r1, r4, lsr #29
   18814:	andeq	r8, r1, r4, lsr #29
   18818:	andeq	r8, r1, r4, lsr #29
   1881c:	andeq	r8, r1, r4, lsr #29
   18820:	andeq	r8, r1, r4, lsr #29
   18824:	andeq	r8, r1, r4, lsr #29
   18828:	andeq	r8, r1, r4, lsr #29
   1882c:	andeq	r8, r1, r4, lsr #29
   18830:	andeq	r8, r1, r4, lsr #29
   18834:	andeq	r8, r1, r4, lsr #29
   18838:	andeq	r8, r1, r4, lsr #29
   1883c:	andeq	r8, r1, r4, lsr #29
   18840:	andeq	r8, r1, ip, lsr sp
   18844:	andeq	r8, r1, ip, lsl #27
   18848:	andeq	r8, r1, ip, lsr sp
   1884c:	andeq	r8, r1, r0, ror sp
   18850:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   18854:	tst	r0, #1
   18858:	beq	18a40 <ftello64@plt+0x7178>
   1885c:	b	18860 <ftello64@plt+0x6f98>
   18860:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18864:	tst	r0, #1
   18868:	beq	18870 <ftello64@plt+0x6fa8>
   1886c:	b	198c8 <ftello64@plt+0x8000>
   18870:	movw	r0, #1
   18874:	strb	r0, [fp, #-66]	; 0xffffffbe
   18878:	ldr	r0, [fp, #8]
   1887c:	cmp	r0, #2
   18880:	bne	18934 <ftello64@plt+0x706c>
   18884:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   18888:	tst	r0, #1
   1888c:	bne	18934 <ftello64@plt+0x706c>
   18890:	b	18894 <ftello64@plt+0x6fcc>
   18894:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18898:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1889c:	cmp	r0, r1
   188a0:	bcs	188b8 <ftello64@plt+0x6ff0>
   188a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188a8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   188ac:	add	r0, r0, r1
   188b0:	movw	r1, #39	; 0x27
   188b4:	strb	r1, [r0]
   188b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   188bc:	add	r0, r0, #1
   188c0:	str	r0, [fp, #-44]	; 0xffffffd4
   188c4:	b	188c8 <ftello64@plt+0x7000>
   188c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   188cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   188d0:	cmp	r0, r1
   188d4:	bcs	188ec <ftello64@plt+0x7024>
   188d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   188e0:	add	r0, r0, r1
   188e4:	movw	r1, #36	; 0x24
   188e8:	strb	r1, [r0]
   188ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   188f0:	add	r0, r0, #1
   188f4:	str	r0, [fp, #-44]	; 0xffffffd4
   188f8:	b	188fc <ftello64@plt+0x7034>
   188fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18900:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18904:	cmp	r0, r1
   18908:	bcs	18920 <ftello64@plt+0x7058>
   1890c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18910:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18914:	add	r0, r0, r1
   18918:	movw	r1, #39	; 0x27
   1891c:	strb	r1, [r0]
   18920:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18924:	add	r0, r0, #1
   18928:	str	r0, [fp, #-44]	; 0xffffffd4
   1892c:	movw	r0, #1
   18930:	strb	r0, [fp, #-60]	; 0xffffffc4
   18934:	b	18938 <ftello64@plt+0x7070>
   18938:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1893c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18940:	cmp	r0, r1
   18944:	bcs	1895c <ftello64@plt+0x7094>
   18948:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1894c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18950:	add	r0, r0, r1
   18954:	movw	r1, #92	; 0x5c
   18958:	strb	r1, [r0]
   1895c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18960:	add	r0, r0, #1
   18964:	str	r0, [fp, #-44]	; 0xffffffd4
   18968:	b	1896c <ftello64@plt+0x70a4>
   1896c:	ldr	r0, [fp, #8]
   18970:	cmp	r0, #2
   18974:	beq	18a34 <ftello64@plt+0x716c>
   18978:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1897c:	add	r0, r0, #1
   18980:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18984:	cmp	r0, r1
   18988:	bcs	18a34 <ftello64@plt+0x716c>
   1898c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18990:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18994:	add	r1, r1, #1
   18998:	add	r0, r0, r1
   1899c:	ldrb	r0, [r0]
   189a0:	movw	r1, #48	; 0x30
   189a4:	cmp	r1, r0
   189a8:	bgt	18a34 <ftello64@plt+0x716c>
   189ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   189b0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   189b4:	add	r1, r1, #1
   189b8:	add	r0, r0, r1
   189bc:	ldrb	r0, [r0]
   189c0:	cmp	r0, #57	; 0x39
   189c4:	bgt	18a34 <ftello64@plt+0x716c>
   189c8:	b	189cc <ftello64@plt+0x7104>
   189cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   189d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   189d4:	cmp	r0, r1
   189d8:	bcs	189f0 <ftello64@plt+0x7128>
   189dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189e0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   189e4:	add	r0, r0, r1
   189e8:	movw	r1, #48	; 0x30
   189ec:	strb	r1, [r0]
   189f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   189f4:	add	r0, r0, #1
   189f8:	str	r0, [fp, #-44]	; 0xffffffd4
   189fc:	b	18a00 <ftello64@plt+0x7138>
   18a00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18a04:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18a08:	cmp	r0, r1
   18a0c:	bcs	18a24 <ftello64@plt+0x715c>
   18a10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a14:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18a18:	add	r0, r0, r1
   18a1c:	movw	r1, #48	; 0x30
   18a20:	strb	r1, [r0]
   18a24:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18a28:	add	r0, r0, #1
   18a2c:	str	r0, [fp, #-44]	; 0xffffffd4
   18a30:	b	18a34 <ftello64@plt+0x716c>
   18a34:	movw	r0, #48	; 0x30
   18a38:	strb	r0, [fp, #-63]	; 0xffffffc1
   18a3c:	b	18a58 <ftello64@plt+0x7190>
   18a40:	ldr	r0, [fp, #12]
   18a44:	and	r0, r0, #1
   18a48:	cmp	r0, #0
   18a4c:	beq	18a54 <ftello64@plt+0x718c>
   18a50:	b	19738 <ftello64@plt+0x7e70>
   18a54:	b	18a58 <ftello64@plt+0x7190>
   18a58:	b	194d4 <ftello64@plt+0x7c0c>
   18a5c:	ldr	r0, [fp, #8]
   18a60:	cmp	r0, #2
   18a64:	str	r0, [sp, #40]	; 0x28
   18a68:	beq	18a80 <ftello64@plt+0x71b8>
   18a6c:	b	18a70 <ftello64@plt+0x71a8>
   18a70:	ldr	r0, [sp, #40]	; 0x28
   18a74:	cmp	r0, #5
   18a78:	beq	18a94 <ftello64@plt+0x71cc>
   18a7c:	b	18c50 <ftello64@plt+0x7388>
   18a80:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18a84:	tst	r0, #1
   18a88:	beq	18a90 <ftello64@plt+0x71c8>
   18a8c:	b	198c8 <ftello64@plt+0x8000>
   18a90:	b	18c54 <ftello64@plt+0x738c>
   18a94:	ldr	r0, [fp, #12]
   18a98:	and	r0, r0, #4
   18a9c:	cmp	r0, #0
   18aa0:	beq	18c4c <ftello64@plt+0x7384>
   18aa4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18aa8:	add	r0, r0, #2
   18aac:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18ab0:	cmp	r0, r1
   18ab4:	bcs	18c4c <ftello64@plt+0x7384>
   18ab8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18abc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18ac0:	add	r1, r1, #1
   18ac4:	add	r0, r0, r1
   18ac8:	ldrb	r0, [r0]
   18acc:	cmp	r0, #63	; 0x3f
   18ad0:	bne	18c4c <ftello64@plt+0x7384>
   18ad4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18ad8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18adc:	add	r0, r0, r1
   18ae0:	ldrb	r0, [r0, #2]
   18ae4:	mov	r1, r0
   18ae8:	cmp	r0, #33	; 0x21
   18aec:	str	r1, [sp, #36]	; 0x24
   18af0:	beq	18b40 <ftello64@plt+0x7278>
   18af4:	b	18af8 <ftello64@plt+0x7230>
   18af8:	ldr	r0, [sp, #36]	; 0x24
   18afc:	sub	r1, r0, #39	; 0x27
   18b00:	cmp	r1, #3
   18b04:	bcc	18b40 <ftello64@plt+0x7278>
   18b08:	b	18b0c <ftello64@plt+0x7244>
   18b0c:	ldr	r0, [sp, #36]	; 0x24
   18b10:	cmp	r0, #45	; 0x2d
   18b14:	beq	18b40 <ftello64@plt+0x7278>
   18b18:	b	18b1c <ftello64@plt+0x7254>
   18b1c:	ldr	r0, [sp, #36]	; 0x24
   18b20:	cmp	r0, #47	; 0x2f
   18b24:	beq	18b40 <ftello64@plt+0x7278>
   18b28:	b	18b2c <ftello64@plt+0x7264>
   18b2c:	ldr	r0, [sp, #36]	; 0x24
   18b30:	sub	r1, r0, #60	; 0x3c
   18b34:	cmp	r1, #2
   18b38:	bhi	18c44 <ftello64@plt+0x737c>
   18b3c:	b	18b40 <ftello64@plt+0x7278>
   18b40:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18b44:	tst	r0, #1
   18b48:	beq	18b50 <ftello64@plt+0x7288>
   18b4c:	b	198c8 <ftello64@plt+0x8000>
   18b50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18b54:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18b58:	add	r1, r1, #2
   18b5c:	add	r0, r0, r1
   18b60:	ldrb	r0, [r0]
   18b64:	strb	r0, [fp, #-63]	; 0xffffffc1
   18b68:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18b6c:	add	r0, r0, #2
   18b70:	str	r0, [fp, #-40]	; 0xffffffd8
   18b74:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18b78:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18b7c:	cmp	r0, r1
   18b80:	bcs	18b98 <ftello64@plt+0x72d0>
   18b84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b88:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18b8c:	add	r0, r0, r1
   18b90:	movw	r1, #63	; 0x3f
   18b94:	strb	r1, [r0]
   18b98:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18b9c:	add	r0, r0, #1
   18ba0:	str	r0, [fp, #-44]	; 0xffffffd4
   18ba4:	b	18ba8 <ftello64@plt+0x72e0>
   18ba8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18bac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18bb0:	cmp	r0, r1
   18bb4:	bcs	18bcc <ftello64@plt+0x7304>
   18bb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bbc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18bc0:	add	r0, r0, r1
   18bc4:	movw	r1, #34	; 0x22
   18bc8:	strb	r1, [r0]
   18bcc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18bd0:	add	r0, r0, #1
   18bd4:	str	r0, [fp, #-44]	; 0xffffffd4
   18bd8:	b	18bdc <ftello64@plt+0x7314>
   18bdc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18be0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18be4:	cmp	r0, r1
   18be8:	bcs	18c00 <ftello64@plt+0x7338>
   18bec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bf0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18bf4:	add	r0, r0, r1
   18bf8:	movw	r1, #34	; 0x22
   18bfc:	strb	r1, [r0]
   18c00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18c04:	add	r0, r0, #1
   18c08:	str	r0, [fp, #-44]	; 0xffffffd4
   18c0c:	b	18c10 <ftello64@plt+0x7348>
   18c10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18c14:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18c18:	cmp	r0, r1
   18c1c:	bcs	18c34 <ftello64@plt+0x736c>
   18c20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c24:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18c28:	add	r0, r0, r1
   18c2c:	movw	r1, #63	; 0x3f
   18c30:	strb	r1, [r0]
   18c34:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18c38:	add	r0, r0, #1
   18c3c:	str	r0, [fp, #-44]	; 0xffffffd4
   18c40:	b	18c48 <ftello64@plt+0x7380>
   18c44:	b	18c48 <ftello64@plt+0x7380>
   18c48:	b	18c4c <ftello64@plt+0x7384>
   18c4c:	b	18c54 <ftello64@plt+0x738c>
   18c50:	b	18c54 <ftello64@plt+0x738c>
   18c54:	b	194d4 <ftello64@plt+0x7c0c>
   18c58:	movw	r0, #97	; 0x61
   18c5c:	strb	r0, [fp, #-64]	; 0xffffffc0
   18c60:	b	18d20 <ftello64@plt+0x7458>
   18c64:	movw	r0, #98	; 0x62
   18c68:	strb	r0, [fp, #-64]	; 0xffffffc0
   18c6c:	b	18d20 <ftello64@plt+0x7458>
   18c70:	movw	r0, #102	; 0x66
   18c74:	strb	r0, [fp, #-64]	; 0xffffffc0
   18c78:	b	18d20 <ftello64@plt+0x7458>
   18c7c:	movw	r0, #110	; 0x6e
   18c80:	strb	r0, [fp, #-64]	; 0xffffffc0
   18c84:	b	18d00 <ftello64@plt+0x7438>
   18c88:	movw	r0, #114	; 0x72
   18c8c:	strb	r0, [fp, #-64]	; 0xffffffc0
   18c90:	b	18d00 <ftello64@plt+0x7438>
   18c94:	movw	r0, #116	; 0x74
   18c98:	strb	r0, [fp, #-64]	; 0xffffffc0
   18c9c:	b	18d00 <ftello64@plt+0x7438>
   18ca0:	movw	r0, #118	; 0x76
   18ca4:	strb	r0, [fp, #-64]	; 0xffffffc0
   18ca8:	b	18d20 <ftello64@plt+0x7458>
   18cac:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   18cb0:	strb	r0, [fp, #-64]	; 0xffffffc0
   18cb4:	ldr	r0, [fp, #8]
   18cb8:	cmp	r0, #2
   18cbc:	bne	18cd4 <ftello64@plt+0x740c>
   18cc0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18cc4:	tst	r0, #1
   18cc8:	beq	18cd0 <ftello64@plt+0x7408>
   18ccc:	b	198c8 <ftello64@plt+0x8000>
   18cd0:	b	1965c <ftello64@plt+0x7d94>
   18cd4:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   18cd8:	tst	r0, #1
   18cdc:	beq	18cfc <ftello64@plt+0x7434>
   18ce0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18ce4:	tst	r0, #1
   18ce8:	beq	18cfc <ftello64@plt+0x7434>
   18cec:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18cf0:	cmp	r0, #0
   18cf4:	beq	18cfc <ftello64@plt+0x7434>
   18cf8:	b	1965c <ftello64@plt+0x7d94>
   18cfc:	b	18d00 <ftello64@plt+0x7438>
   18d00:	ldr	r0, [fp, #8]
   18d04:	cmp	r0, #2
   18d08:	bne	18d1c <ftello64@plt+0x7454>
   18d0c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18d10:	tst	r0, #1
   18d14:	beq	18d1c <ftello64@plt+0x7454>
   18d18:	b	198c8 <ftello64@plt+0x8000>
   18d1c:	b	18d20 <ftello64@plt+0x7458>
   18d20:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   18d24:	tst	r0, #1
   18d28:	beq	18d38 <ftello64@plt+0x7470>
   18d2c:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   18d30:	strb	r0, [fp, #-63]	; 0xffffffc1
   18d34:	b	19548 <ftello64@plt+0x7c80>
   18d38:	b	194d4 <ftello64@plt+0x7c0c>
   18d3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18d40:	cmn	r0, #1
   18d44:	bne	18d5c <ftello64@plt+0x7494>
   18d48:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18d4c:	ldrb	r0, [r0, #1]
   18d50:	cmp	r0, #0
   18d54:	beq	18d6c <ftello64@plt+0x74a4>
   18d58:	b	18d68 <ftello64@plt+0x74a0>
   18d5c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18d60:	cmp	r0, #1
   18d64:	beq	18d6c <ftello64@plt+0x74a4>
   18d68:	b	194d4 <ftello64@plt+0x7c0c>
   18d6c:	b	18d70 <ftello64@plt+0x74a8>
   18d70:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18d74:	cmp	r0, #0
   18d78:	beq	18d80 <ftello64@plt+0x74b8>
   18d7c:	b	194d4 <ftello64@plt+0x7c0c>
   18d80:	b	18d84 <ftello64@plt+0x74bc>
   18d84:	movw	r0, #1
   18d88:	strb	r0, [fp, #-67]	; 0xffffffbd
   18d8c:	ldr	r0, [fp, #8]
   18d90:	cmp	r0, #2
   18d94:	bne	18da8 <ftello64@plt+0x74e0>
   18d98:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18d9c:	tst	r0, #1
   18da0:	beq	18da8 <ftello64@plt+0x74e0>
   18da4:	b	198c8 <ftello64@plt+0x8000>
   18da8:	b	194d4 <ftello64@plt+0x7c0c>
   18dac:	movw	r0, #1
   18db0:	strb	r0, [fp, #-61]	; 0xffffffc3
   18db4:	strb	r0, [fp, #-67]	; 0xffffffbd
   18db8:	ldr	r0, [fp, #8]
   18dbc:	cmp	r0, #2
   18dc0:	bne	18ea0 <ftello64@plt+0x75d8>
   18dc4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18dc8:	tst	r0, #1
   18dcc:	beq	18dd4 <ftello64@plt+0x750c>
   18dd0:	b	198c8 <ftello64@plt+0x8000>
   18dd4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18dd8:	cmp	r0, #0
   18ddc:	beq	18dfc <ftello64@plt+0x7534>
   18de0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   18de4:	cmp	r0, #0
   18de8:	bne	18dfc <ftello64@plt+0x7534>
   18dec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18df0:	str	r0, [fp, #-48]	; 0xffffffd0
   18df4:	movw	r0, #0
   18df8:	str	r0, [fp, #-28]	; 0xffffffe4
   18dfc:	b	18e00 <ftello64@plt+0x7538>
   18e00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18e04:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18e08:	cmp	r0, r1
   18e0c:	bcs	18e24 <ftello64@plt+0x755c>
   18e10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e14:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18e18:	add	r0, r0, r1
   18e1c:	movw	r1, #39	; 0x27
   18e20:	strb	r1, [r0]
   18e24:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18e28:	add	r0, r0, #1
   18e2c:	str	r0, [fp, #-44]	; 0xffffffd4
   18e30:	b	18e34 <ftello64@plt+0x756c>
   18e34:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18e38:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18e3c:	cmp	r0, r1
   18e40:	bcs	18e58 <ftello64@plt+0x7590>
   18e44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e48:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18e4c:	add	r0, r0, r1
   18e50:	movw	r1, #92	; 0x5c
   18e54:	strb	r1, [r0]
   18e58:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18e5c:	add	r0, r0, #1
   18e60:	str	r0, [fp, #-44]	; 0xffffffd4
   18e64:	b	18e68 <ftello64@plt+0x75a0>
   18e68:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18e6c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18e70:	cmp	r0, r1
   18e74:	bcs	18e8c <ftello64@plt+0x75c4>
   18e78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e7c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18e80:	add	r0, r0, r1
   18e84:	movw	r1, #39	; 0x27
   18e88:	strb	r1, [r0]
   18e8c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18e90:	add	r0, r0, #1
   18e94:	str	r0, [fp, #-44]	; 0xffffffd4
   18e98:	movw	r0, #0
   18e9c:	strb	r0, [fp, #-60]	; 0xffffffc4
   18ea0:	b	194d4 <ftello64@plt+0x7c0c>
   18ea4:	movw	r0, #1
   18ea8:	strb	r0, [fp, #-67]	; 0xffffffbd
   18eac:	b	194d4 <ftello64@plt+0x7c0c>
   18eb0:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   18eb4:	tst	r0, #1
   18eb8:	beq	18efc <ftello64@plt+0x7634>
   18ebc:	mov	r0, #1
   18ec0:	str	r0, [fp, #-72]	; 0xffffffb8
   18ec4:	bl	1170c <__ctype_b_loc@plt>
   18ec8:	ldr	r0, [r0]
   18ecc:	ldrb	lr, [fp, #-63]	; 0xffffffc1
   18ed0:	mov	r1, lr
   18ed4:	add	r0, r0, lr, lsl #1
   18ed8:	ldrh	r0, [r0]
   18edc:	and	r0, r0, #16384	; 0x4000
   18ee0:	cmp	r0, #0
   18ee4:	movw	r0, #0
   18ee8:	movne	r0, #1
   18eec:	and	r0, r0, #1
   18ef0:	strb	r0, [fp, #-73]	; 0xffffffb7
   18ef4:	str	r1, [sp, #32]
   18ef8:	b	19188 <ftello64@plt+0x78c0>
   18efc:	sub	r0, fp, #84	; 0x54
   18f00:	movw	r1, #0
   18f04:	and	r1, r1, #255	; 0xff
   18f08:	movw	r2, #8
   18f0c:	bl	11790 <memset@plt>
   18f10:	movw	r0, #0
   18f14:	str	r0, [fp, #-72]	; 0xffffffb8
   18f18:	movw	r0, #1
   18f1c:	strb	r0, [fp, #-73]	; 0xffffffb7
   18f20:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18f24:	cmn	r0, #1
   18f28:	bne	18f38 <ftello64@plt+0x7670>
   18f2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18f30:	bl	1173c <strlen@plt>
   18f34:	str	r0, [fp, #-36]	; 0xffffffdc
   18f38:	b	18f3c <ftello64@plt+0x7674>
   18f3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18f40:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18f44:	ldr	r2, [fp, #-72]	; 0xffffffb8
   18f48:	add	r1, r1, r2
   18f4c:	add	r1, r0, r1
   18f50:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18f54:	ldr	r2, [fp, #-40]	; 0xffffffd8
   18f58:	ldr	r3, [fp, #-72]	; 0xffffffb8
   18f5c:	add	r2, r2, r3
   18f60:	sub	r2, r0, r2
   18f64:	sub	r0, fp, #88	; 0x58
   18f68:	sub	r3, fp, #84	; 0x54
   18f6c:	bl	3a9a4 <ftello64@plt+0x290dc>
   18f70:	str	r0, [sp, #92]	; 0x5c
   18f74:	ldr	r0, [sp, #92]	; 0x5c
   18f78:	cmp	r0, #0
   18f7c:	bne	18f84 <ftello64@plt+0x76bc>
   18f80:	b	19184 <ftello64@plt+0x78bc>
   18f84:	ldr	r0, [sp, #92]	; 0x5c
   18f88:	cmn	r0, #1
   18f8c:	bne	18f9c <ftello64@plt+0x76d4>
   18f90:	movw	r0, #0
   18f94:	strb	r0, [fp, #-73]	; 0xffffffb7
   18f98:	b	19184 <ftello64@plt+0x78bc>
   18f9c:	ldr	r0, [sp, #92]	; 0x5c
   18fa0:	cmn	r0, #2
   18fa4:	bne	19018 <ftello64@plt+0x7750>
   18fa8:	movw	r0, #0
   18fac:	strb	r0, [fp, #-73]	; 0xffffffb7
   18fb0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18fb4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   18fb8:	add	r0, r0, r1
   18fbc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18fc0:	cmp	r0, r1
   18fc4:	movw	r0, #0
   18fc8:	str	r0, [sp, #28]
   18fcc:	bcs	18ff8 <ftello64@plt+0x7730>
   18fd0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18fd4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18fd8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   18fdc:	add	r1, r1, r2
   18fe0:	add	r0, r0, r1
   18fe4:	ldrb	r0, [r0]
   18fe8:	cmp	r0, #0
   18fec:	movw	r0, #0
   18ff0:	movne	r0, #1
   18ff4:	str	r0, [sp, #28]
   18ff8:	ldr	r0, [sp, #28]
   18ffc:	tst	r0, #1
   19000:	beq	19014 <ftello64@plt+0x774c>
   19004:	ldr	r0, [fp, #-72]	; 0xffffffb8
   19008:	add	r0, r0, #1
   1900c:	str	r0, [fp, #-72]	; 0xffffffb8
   19010:	b	18fb0 <ftello64@plt+0x76e8>
   19014:	b	19184 <ftello64@plt+0x78bc>
   19018:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1901c:	tst	r0, #1
   19020:	beq	1912c <ftello64@plt+0x7864>
   19024:	ldr	r0, [fp, #8]
   19028:	cmp	r0, #2
   1902c:	bne	1912c <ftello64@plt+0x7864>
   19030:	movw	r0, #1
   19034:	str	r0, [sp, #88]	; 0x58
   19038:	ldr	r0, [sp, #88]	; 0x58
   1903c:	ldr	r1, [sp, #92]	; 0x5c
   19040:	cmp	r0, r1
   19044:	bcs	19128 <ftello64@plt+0x7860>
   19048:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1904c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   19050:	ldr	r2, [fp, #-72]	; 0xffffffb8
   19054:	add	r1, r1, r2
   19058:	ldr	r2, [sp, #88]	; 0x58
   1905c:	add	r1, r1, r2
   19060:	ldrb	r0, [r0, r1]
   19064:	sub	r0, r0, #91	; 0x5b
   19068:	cmp	r0, #33	; 0x21
   1906c:	str	r0, [sp, #24]
   19070:	bhi	19110 <ftello64@plt+0x7848>
   19074:	add	r0, pc, #8
   19078:	ldr	r1, [sp, #24]
   1907c:	ldr	r0, [r0, r1, lsl #2]
   19080:	mov	pc, r0
   19084:	andeq	r9, r1, ip, lsl #2
   19088:	andeq	r9, r1, ip, lsl #2
   1908c:	andeq	r9, r1, r0, lsl r1
   19090:	andeq	r9, r1, ip, lsl #2
   19094:	andeq	r9, r1, r0, lsl r1
   19098:	andeq	r9, r1, ip, lsl #2
   1909c:	andeq	r9, r1, r0, lsl r1
   190a0:	andeq	r9, r1, r0, lsl r1
   190a4:	andeq	r9, r1, r0, lsl r1
   190a8:	andeq	r9, r1, r0, lsl r1
   190ac:	andeq	r9, r1, r0, lsl r1
   190b0:	andeq	r9, r1, r0, lsl r1
   190b4:	andeq	r9, r1, r0, lsl r1
   190b8:	andeq	r9, r1, r0, lsl r1
   190bc:	andeq	r9, r1, r0, lsl r1
   190c0:	andeq	r9, r1, r0, lsl r1
   190c4:	andeq	r9, r1, r0, lsl r1
   190c8:	andeq	r9, r1, r0, lsl r1
   190cc:	andeq	r9, r1, r0, lsl r1
   190d0:	andeq	r9, r1, r0, lsl r1
   190d4:	andeq	r9, r1, r0, lsl r1
   190d8:	andeq	r9, r1, r0, lsl r1
   190dc:	andeq	r9, r1, r0, lsl r1
   190e0:	andeq	r9, r1, r0, lsl r1
   190e4:	andeq	r9, r1, r0, lsl r1
   190e8:	andeq	r9, r1, r0, lsl r1
   190ec:	andeq	r9, r1, r0, lsl r1
   190f0:	andeq	r9, r1, r0, lsl r1
   190f4:	andeq	r9, r1, r0, lsl r1
   190f8:	andeq	r9, r1, r0, lsl r1
   190fc:	andeq	r9, r1, r0, lsl r1
   19100:	andeq	r9, r1, r0, lsl r1
   19104:	andeq	r9, r1, r0, lsl r1
   19108:	andeq	r9, r1, ip, lsl #2
   1910c:	b	198c8 <ftello64@plt+0x8000>
   19110:	b	19114 <ftello64@plt+0x784c>
   19114:	b	19118 <ftello64@plt+0x7850>
   19118:	ldr	r0, [sp, #88]	; 0x58
   1911c:	add	r0, r0, #1
   19120:	str	r0, [sp, #88]	; 0x58
   19124:	b	19038 <ftello64@plt+0x7770>
   19128:	b	1912c <ftello64@plt+0x7864>
   1912c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   19130:	bl	11640 <iswprint@plt>
   19134:	cmp	r0, #0
   19138:	bne	19144 <ftello64@plt+0x787c>
   1913c:	movw	r0, #0
   19140:	strb	r0, [fp, #-73]	; 0xffffffb7
   19144:	ldr	r0, [sp, #92]	; 0x5c
   19148:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1914c:	add	r0, r1, r0
   19150:	str	r0, [fp, #-72]	; 0xffffffb8
   19154:	b	19158 <ftello64@plt+0x7890>
   19158:	b	1915c <ftello64@plt+0x7894>
   1915c:	b	19160 <ftello64@plt+0x7898>
   19160:	sub	r0, fp, #84	; 0x54
   19164:	bl	115e0 <mbsinit@plt>
   19168:	cmp	r0, #0
   1916c:	movw	r0, #0
   19170:	movne	r0, #1
   19174:	mvn	lr, #0
   19178:	eor	r0, r0, lr
   1917c:	tst	r0, #1
   19180:	bne	18f3c <ftello64@plt+0x7674>
   19184:	b	19188 <ftello64@plt+0x78c0>
   19188:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   1918c:	and	r0, r0, #1
   19190:	strb	r0, [fp, #-67]	; 0xffffffbd
   19194:	ldr	r0, [fp, #-72]	; 0xffffffb8
   19198:	movw	r1, #1
   1919c:	cmp	r1, r0
   191a0:	bcc	191bc <ftello64@plt+0x78f4>
   191a4:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   191a8:	tst	r0, #1
   191ac:	beq	194d0 <ftello64@plt+0x7c08>
   191b0:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   191b4:	tst	r0, #1
   191b8:	bne	194d0 <ftello64@plt+0x7c08>
   191bc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   191c0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   191c4:	add	r0, r0, r1
   191c8:	str	r0, [sp, #84]	; 0x54
   191cc:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   191d0:	tst	r0, #1
   191d4:	beq	19384 <ftello64@plt+0x7abc>
   191d8:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   191dc:	tst	r0, #1
   191e0:	bne	19384 <ftello64@plt+0x7abc>
   191e4:	b	191e8 <ftello64@plt+0x7920>
   191e8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   191ec:	tst	r0, #1
   191f0:	beq	191f8 <ftello64@plt+0x7930>
   191f4:	b	198c8 <ftello64@plt+0x8000>
   191f8:	movw	r0, #1
   191fc:	strb	r0, [fp, #-66]	; 0xffffffbe
   19200:	ldr	r0, [fp, #8]
   19204:	cmp	r0, #2
   19208:	bne	192bc <ftello64@plt+0x79f4>
   1920c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   19210:	tst	r0, #1
   19214:	bne	192bc <ftello64@plt+0x79f4>
   19218:	b	1921c <ftello64@plt+0x7954>
   1921c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19220:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19224:	cmp	r0, r1
   19228:	bcs	19240 <ftello64@plt+0x7978>
   1922c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19230:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19234:	add	r0, r0, r1
   19238:	movw	r1, #39	; 0x27
   1923c:	strb	r1, [r0]
   19240:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19244:	add	r0, r0, #1
   19248:	str	r0, [fp, #-44]	; 0xffffffd4
   1924c:	b	19250 <ftello64@plt+0x7988>
   19250:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19254:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19258:	cmp	r0, r1
   1925c:	bcs	19274 <ftello64@plt+0x79ac>
   19260:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19264:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19268:	add	r0, r0, r1
   1926c:	movw	r1, #36	; 0x24
   19270:	strb	r1, [r0]
   19274:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19278:	add	r0, r0, #1
   1927c:	str	r0, [fp, #-44]	; 0xffffffd4
   19280:	b	19284 <ftello64@plt+0x79bc>
   19284:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19288:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1928c:	cmp	r0, r1
   19290:	bcs	192a8 <ftello64@plt+0x79e0>
   19294:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19298:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1929c:	add	r0, r0, r1
   192a0:	movw	r1, #39	; 0x27
   192a4:	strb	r1, [r0]
   192a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   192ac:	add	r0, r0, #1
   192b0:	str	r0, [fp, #-44]	; 0xffffffd4
   192b4:	movw	r0, #1
   192b8:	strb	r0, [fp, #-60]	; 0xffffffc4
   192bc:	b	192c0 <ftello64@plt+0x79f8>
   192c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   192c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   192c8:	cmp	r0, r1
   192cc:	bcs	192e4 <ftello64@plt+0x7a1c>
   192d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   192d4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   192d8:	add	r0, r0, r1
   192dc:	movw	r1, #92	; 0x5c
   192e0:	strb	r1, [r0]
   192e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   192e8:	add	r0, r0, #1
   192ec:	str	r0, [fp, #-44]	; 0xffffffd4
   192f0:	b	192f4 <ftello64@plt+0x7a2c>
   192f4:	b	192f8 <ftello64@plt+0x7a30>
   192f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   192fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19300:	cmp	r0, r1
   19304:	bcs	19324 <ftello64@plt+0x7a5c>
   19308:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1930c:	asr	r0, r0, #6
   19310:	add	r0, r0, #48	; 0x30
   19314:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19318:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1931c:	add	r1, r1, r2
   19320:	strb	r0, [r1]
   19324:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19328:	add	r0, r0, #1
   1932c:	str	r0, [fp, #-44]	; 0xffffffd4
   19330:	b	19334 <ftello64@plt+0x7a6c>
   19334:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19338:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1933c:	cmp	r0, r1
   19340:	bcs	19364 <ftello64@plt+0x7a9c>
   19344:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   19348:	asr	r0, r0, #3
   1934c:	and	r0, r0, #7
   19350:	add	r0, r0, #48	; 0x30
   19354:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19358:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1935c:	add	r1, r1, r2
   19360:	strb	r0, [r1]
   19364:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19368:	add	r0, r0, #1
   1936c:	str	r0, [fp, #-44]	; 0xffffffd4
   19370:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   19374:	and	r0, r0, #7
   19378:	add	r0, r0, #48	; 0x30
   1937c:	strb	r0, [fp, #-63]	; 0xffffffc1
   19380:	b	193d0 <ftello64@plt+0x7b08>
   19384:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   19388:	tst	r0, #1
   1938c:	beq	193cc <ftello64@plt+0x7b04>
   19390:	b	19394 <ftello64@plt+0x7acc>
   19394:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19398:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1939c:	cmp	r0, r1
   193a0:	bcs	193b8 <ftello64@plt+0x7af0>
   193a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   193a8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   193ac:	add	r0, r0, r1
   193b0:	movw	r1, #92	; 0x5c
   193b4:	strb	r1, [r0]
   193b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   193bc:	add	r0, r0, #1
   193c0:	str	r0, [fp, #-44]	; 0xffffffd4
   193c4:	movw	r0, #0
   193c8:	strb	r0, [fp, #-65]	; 0xffffffbf
   193cc:	b	193d0 <ftello64@plt+0x7b08>
   193d0:	ldr	r0, [sp, #84]	; 0x54
   193d4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   193d8:	add	r1, r1, #1
   193dc:	cmp	r0, r1
   193e0:	bhi	193e8 <ftello64@plt+0x7b20>
   193e4:	b	194cc <ftello64@plt+0x7c04>
   193e8:	b	193ec <ftello64@plt+0x7b24>
   193ec:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   193f0:	tst	r0, #1
   193f4:	beq	19474 <ftello64@plt+0x7bac>
   193f8:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   193fc:	tst	r0, #1
   19400:	bne	19474 <ftello64@plt+0x7bac>
   19404:	b	19408 <ftello64@plt+0x7b40>
   19408:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1940c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19410:	cmp	r0, r1
   19414:	bcs	1942c <ftello64@plt+0x7b64>
   19418:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1941c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19420:	add	r0, r0, r1
   19424:	movw	r1, #39	; 0x27
   19428:	strb	r1, [r0]
   1942c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19430:	add	r0, r0, #1
   19434:	str	r0, [fp, #-44]	; 0xffffffd4
   19438:	b	1943c <ftello64@plt+0x7b74>
   1943c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19440:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19444:	cmp	r0, r1
   19448:	bcs	19460 <ftello64@plt+0x7b98>
   1944c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19450:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19454:	add	r0, r0, r1
   19458:	movw	r1, #39	; 0x27
   1945c:	strb	r1, [r0]
   19460:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19464:	add	r0, r0, #1
   19468:	str	r0, [fp, #-44]	; 0xffffffd4
   1946c:	movw	r0, #0
   19470:	strb	r0, [fp, #-60]	; 0xffffffc4
   19474:	b	19478 <ftello64@plt+0x7bb0>
   19478:	b	1947c <ftello64@plt+0x7bb4>
   1947c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19480:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19484:	cmp	r0, r1
   19488:	bcs	194a0 <ftello64@plt+0x7bd8>
   1948c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   19490:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19494:	ldr	r2, [fp, #-44]	; 0xffffffd4
   19498:	add	r1, r1, r2
   1949c:	strb	r0, [r1]
   194a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   194a4:	add	r0, r0, #1
   194a8:	str	r0, [fp, #-44]	; 0xffffffd4
   194ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   194b0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   194b4:	add	r1, r1, #1
   194b8:	str	r1, [fp, #-40]	; 0xffffffd8
   194bc:	add	r0, r0, r1
   194c0:	ldrb	r0, [r0]
   194c4:	strb	r0, [fp, #-63]	; 0xffffffc1
   194c8:	b	191cc <ftello64@plt+0x7904>
   194cc:	b	1965c <ftello64@plt+0x7d94>
   194d0:	b	194d4 <ftello64@plt+0x7c0c>
   194d4:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   194d8:	tst	r0, #1
   194dc:	beq	194ec <ftello64@plt+0x7c24>
   194e0:	ldr	r0, [fp, #8]
   194e4:	cmp	r0, #2
   194e8:	bne	194f8 <ftello64@plt+0x7c30>
   194ec:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   194f0:	tst	r0, #1
   194f4:	beq	19534 <ftello64@plt+0x7c6c>
   194f8:	ldr	r0, [fp, #16]
   194fc:	movw	r1, #0
   19500:	cmp	r0, r1
   19504:	beq	19534 <ftello64@plt+0x7c6c>
   19508:	ldr	r0, [fp, #16]
   1950c:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   19510:	lsr	r1, r1, #5
   19514:	add	r0, r0, r1, lsl #2
   19518:	ldr	r0, [r0]
   1951c:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   19520:	and	r1, r1, #31
   19524:	lsr	r0, r0, r1
   19528:	and	r0, r0, #1
   1952c:	cmp	r0, #0
   19530:	bne	19544 <ftello64@plt+0x7c7c>
   19534:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   19538:	tst	r0, #1
   1953c:	bne	19544 <ftello64@plt+0x7c7c>
   19540:	b	1965c <ftello64@plt+0x7d94>
   19544:	b	19548 <ftello64@plt+0x7c80>
   19548:	b	1954c <ftello64@plt+0x7c84>
   1954c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   19550:	tst	r0, #1
   19554:	beq	1955c <ftello64@plt+0x7c94>
   19558:	b	198c8 <ftello64@plt+0x8000>
   1955c:	movw	r0, #1
   19560:	strb	r0, [fp, #-66]	; 0xffffffbe
   19564:	ldr	r0, [fp, #8]
   19568:	cmp	r0, #2
   1956c:	bne	19620 <ftello64@plt+0x7d58>
   19570:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   19574:	tst	r0, #1
   19578:	bne	19620 <ftello64@plt+0x7d58>
   1957c:	b	19580 <ftello64@plt+0x7cb8>
   19580:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19584:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19588:	cmp	r0, r1
   1958c:	bcs	195a4 <ftello64@plt+0x7cdc>
   19590:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19594:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19598:	add	r0, r0, r1
   1959c:	movw	r1, #39	; 0x27
   195a0:	strb	r1, [r0]
   195a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   195a8:	add	r0, r0, #1
   195ac:	str	r0, [fp, #-44]	; 0xffffffd4
   195b0:	b	195b4 <ftello64@plt+0x7cec>
   195b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   195b8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   195bc:	cmp	r0, r1
   195c0:	bcs	195d8 <ftello64@plt+0x7d10>
   195c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   195c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   195cc:	add	r0, r0, r1
   195d0:	movw	r1, #36	; 0x24
   195d4:	strb	r1, [r0]
   195d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   195dc:	add	r0, r0, #1
   195e0:	str	r0, [fp, #-44]	; 0xffffffd4
   195e4:	b	195e8 <ftello64@plt+0x7d20>
   195e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   195ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   195f0:	cmp	r0, r1
   195f4:	bcs	1960c <ftello64@plt+0x7d44>
   195f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   195fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19600:	add	r0, r0, r1
   19604:	movw	r1, #39	; 0x27
   19608:	strb	r1, [r0]
   1960c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19610:	add	r0, r0, #1
   19614:	str	r0, [fp, #-44]	; 0xffffffd4
   19618:	movw	r0, #1
   1961c:	strb	r0, [fp, #-60]	; 0xffffffc4
   19620:	b	19624 <ftello64@plt+0x7d5c>
   19624:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19628:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1962c:	cmp	r0, r1
   19630:	bcs	19648 <ftello64@plt+0x7d80>
   19634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19638:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1963c:	add	r0, r0, r1
   19640:	movw	r1, #92	; 0x5c
   19644:	strb	r1, [r0]
   19648:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1964c:	add	r0, r0, #1
   19650:	str	r0, [fp, #-44]	; 0xffffffd4
   19654:	b	19658 <ftello64@plt+0x7d90>
   19658:	b	1965c <ftello64@plt+0x7d94>
   1965c:	b	19660 <ftello64@plt+0x7d98>
   19660:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   19664:	tst	r0, #1
   19668:	beq	196e8 <ftello64@plt+0x7e20>
   1966c:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   19670:	tst	r0, #1
   19674:	bne	196e8 <ftello64@plt+0x7e20>
   19678:	b	1967c <ftello64@plt+0x7db4>
   1967c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19680:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19684:	cmp	r0, r1
   19688:	bcs	196a0 <ftello64@plt+0x7dd8>
   1968c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19690:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19694:	add	r0, r0, r1
   19698:	movw	r1, #39	; 0x27
   1969c:	strb	r1, [r0]
   196a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   196a4:	add	r0, r0, #1
   196a8:	str	r0, [fp, #-44]	; 0xffffffd4
   196ac:	b	196b0 <ftello64@plt+0x7de8>
   196b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   196b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   196b8:	cmp	r0, r1
   196bc:	bcs	196d4 <ftello64@plt+0x7e0c>
   196c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   196c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   196c8:	add	r0, r0, r1
   196cc:	movw	r1, #39	; 0x27
   196d0:	strb	r1, [r0]
   196d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   196d8:	add	r0, r0, #1
   196dc:	str	r0, [fp, #-44]	; 0xffffffd4
   196e0:	movw	r0, #0
   196e4:	strb	r0, [fp, #-60]	; 0xffffffc4
   196e8:	b	196ec <ftello64@plt+0x7e24>
   196ec:	b	196f0 <ftello64@plt+0x7e28>
   196f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   196f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   196f8:	cmp	r0, r1
   196fc:	bcs	19714 <ftello64@plt+0x7e4c>
   19700:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   19704:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19708:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1970c:	add	r1, r1, r2
   19710:	strb	r0, [r1]
   19714:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19718:	add	r0, r0, #1
   1971c:	str	r0, [fp, #-44]	; 0xffffffd4
   19720:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   19724:	tst	r0, #1
   19728:	bne	19734 <ftello64@plt+0x7e6c>
   1972c:	movw	r0, #0
   19730:	strb	r0, [fp, #-62]	; 0xffffffc2
   19734:	b	19738 <ftello64@plt+0x7e70>
   19738:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1973c:	add	r0, r0, #1
   19740:	str	r0, [fp, #-40]	; 0xffffffd8
   19744:	b	184ec <ftello64@plt+0x6c24>
   19748:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1974c:	cmp	r0, #0
   19750:	bne	19770 <ftello64@plt+0x7ea8>
   19754:	ldr	r0, [fp, #8]
   19758:	cmp	r0, #2
   1975c:	bne	19770 <ftello64@plt+0x7ea8>
   19760:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   19764:	tst	r0, #1
   19768:	beq	19770 <ftello64@plt+0x7ea8>
   1976c:	b	198c8 <ftello64@plt+0x8000>
   19770:	ldr	r0, [fp, #8]
   19774:	cmp	r0, #2
   19778:	bne	19818 <ftello64@plt+0x7f50>
   1977c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   19780:	tst	r0, #1
   19784:	bne	19818 <ftello64@plt+0x7f50>
   19788:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   1978c:	tst	r0, #1
   19790:	beq	19818 <ftello64@plt+0x7f50>
   19794:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   19798:	tst	r0, #1
   1979c:	beq	197e4 <ftello64@plt+0x7f1c>
   197a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   197a4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   197a8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   197ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   197b0:	ldr	ip, [fp, #12]
   197b4:	ldr	lr, [fp, #16]
   197b8:	ldr	r4, [fp, #20]
   197bc:	ldr	r5, [fp, #24]
   197c0:	movw	r6, #5
   197c4:	str	r6, [sp]
   197c8:	str	ip, [sp, #4]
   197cc:	str	lr, [sp, #8]
   197d0:	str	r4, [sp, #12]
   197d4:	str	r5, [sp, #16]
   197d8:	bl	18204 <ftello64@plt+0x693c>
   197dc:	str	r0, [fp, #-20]	; 0xffffffec
   197e0:	b	19930 <ftello64@plt+0x8068>
   197e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   197e8:	cmp	r0, #0
   197ec:	bne	19810 <ftello64@plt+0x7f48>
   197f0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   197f4:	cmp	r0, #0
   197f8:	beq	19810 <ftello64@plt+0x7f48>
   197fc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   19800:	str	r0, [fp, #-28]	; 0xffffffe4
   19804:	movw	r0, #0
   19808:	str	r0, [fp, #-44]	; 0xffffffd4
   1980c:	b	182ac <ftello64@plt+0x69e4>
   19810:	b	19814 <ftello64@plt+0x7f4c>
   19814:	b	19818 <ftello64@plt+0x7f50>
   19818:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1981c:	movw	r1, #0
   19820:	cmp	r0, r1
   19824:	beq	19898 <ftello64@plt+0x7fd0>
   19828:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1982c:	tst	r0, #1
   19830:	bne	19898 <ftello64@plt+0x7fd0>
   19834:	b	19838 <ftello64@plt+0x7f70>
   19838:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1983c:	ldrsb	r0, [r0]
   19840:	cmp	r0, #0
   19844:	beq	19894 <ftello64@plt+0x7fcc>
   19848:	b	1984c <ftello64@plt+0x7f84>
   1984c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19850:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19854:	cmp	r0, r1
   19858:	bcs	19874 <ftello64@plt+0x7fac>
   1985c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   19860:	ldrb	r0, [r0]
   19864:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19868:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1986c:	add	r1, r1, r2
   19870:	strb	r0, [r1]
   19874:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19878:	add	r0, r0, #1
   1987c:	str	r0, [fp, #-44]	; 0xffffffd4
   19880:	b	19884 <ftello64@plt+0x7fbc>
   19884:	ldr	r0, [fp, #-52]	; 0xffffffcc
   19888:	add	r0, r0, #1
   1988c:	str	r0, [fp, #-52]	; 0xffffffcc
   19890:	b	19838 <ftello64@plt+0x7f70>
   19894:	b	19898 <ftello64@plt+0x7fd0>
   19898:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1989c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   198a0:	cmp	r0, r1
   198a4:	bcs	198bc <ftello64@plt+0x7ff4>
   198a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   198ac:	ldr	r1, [fp, #-44]	; 0xffffffd4
   198b0:	add	r0, r0, r1
   198b4:	movw	r1, #0
   198b8:	strb	r1, [r0]
   198bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   198c0:	str	r0, [fp, #-20]	; 0xffffffec
   198c4:	b	19930 <ftello64@plt+0x8068>
   198c8:	ldr	r0, [fp, #8]
   198cc:	cmp	r0, #2
   198d0:	bne	198e8 <ftello64@plt+0x8020>
   198d4:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   198d8:	tst	r0, #1
   198dc:	beq	198e8 <ftello64@plt+0x8020>
   198e0:	movw	r0, #4
   198e4:	str	r0, [fp, #8]
   198e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   198ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   198f0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   198f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   198f8:	ldr	ip, [fp, #8]
   198fc:	ldr	lr, [fp, #12]
   19900:	mvn	r4, #2
   19904:	and	lr, lr, r4
   19908:	ldr	r4, [fp, #20]
   1990c:	ldr	r5, [fp, #24]
   19910:	str	ip, [sp]
   19914:	str	lr, [sp, #4]
   19918:	movw	ip, #0
   1991c:	str	ip, [sp, #8]
   19920:	str	r4, [sp, #12]
   19924:	str	r5, [sp, #16]
   19928:	bl	18204 <ftello64@plt+0x693c>
   1992c:	str	r0, [fp, #-20]	; 0xffffffec
   19930:	ldr	r0, [fp, #-20]	; 0xffffffec
   19934:	sub	sp, fp, #16
   19938:	pop	{r4, r5, r6, sl, fp, pc}
   1993c:	push	{fp, lr}
   19940:	mov	fp, sp
   19944:	sub	sp, sp, #16
   19948:	str	r0, [fp, #-4]
   1994c:	str	r1, [sp, #8]
   19950:	str	r2, [sp, #4]
   19954:	ldr	r0, [fp, #-4]
   19958:	ldr	r1, [sp, #8]
   1995c:	ldr	r3, [sp, #4]
   19960:	movw	r2, #0
   19964:	bl	19970 <ftello64@plt+0x80a8>
   19968:	mov	sp, fp
   1996c:	pop	{fp, pc}
   19970:	push	{r4, r5, r6, sl, fp, lr}
   19974:	add	fp, sp, #16
   19978:	sub	sp, sp, #72	; 0x48
   1997c:	str	r0, [fp, #-20]	; 0xffffffec
   19980:	str	r1, [fp, #-24]	; 0xffffffe8
   19984:	str	r2, [fp, #-28]	; 0xffffffe4
   19988:	str	r3, [fp, #-32]	; 0xffffffe0
   1998c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19990:	movw	r1, #0
   19994:	cmp	r0, r1
   19998:	beq	199a8 <ftello64@plt+0x80e0>
   1999c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   199a0:	str	r0, [sp, #32]
   199a4:	b	199b8 <ftello64@plt+0x80f0>
   199a8:	movw	r0, #2060	; 0x80c
   199ac:	movt	r0, #5
   199b0:	str	r0, [sp, #32]
   199b4:	b	199b8 <ftello64@plt+0x80f0>
   199b8:	ldr	r0, [sp, #32]
   199bc:	str	r0, [fp, #-36]	; 0xffffffdc
   199c0:	bl	11760 <__errno_location@plt>
   199c4:	ldr	r0, [r0]
   199c8:	str	r0, [fp, #-40]	; 0xffffffd8
   199cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   199d0:	ldr	r0, [r0, #4]
   199d4:	ldr	lr, [fp, #-28]	; 0xffffffe4
   199d8:	movw	r1, #0
   199dc:	cmp	lr, r1
   199e0:	movw	lr, #0
   199e4:	movne	lr, #1
   199e8:	tst	lr, #1
   199ec:	mov	lr, r1
   199f0:	moveq	lr, #1
   199f4:	orr	r0, r0, lr
   199f8:	str	r0, [sp, #44]	; 0x2c
   199fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   19a00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19a04:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19a08:	ldr	r0, [r0]
   19a0c:	ldr	lr, [sp, #44]	; 0x2c
   19a10:	ldr	ip, [fp, #-36]	; 0xffffffdc
   19a14:	add	ip, ip, #8
   19a18:	ldr	r4, [fp, #-36]	; 0xffffffdc
   19a1c:	ldr	r4, [r4, #40]	; 0x28
   19a20:	ldr	r5, [fp, #-36]	; 0xffffffdc
   19a24:	ldr	r5, [r5, #44]	; 0x2c
   19a28:	str	r0, [sp, #28]
   19a2c:	mov	r0, r1
   19a30:	ldr	r6, [sp, #28]
   19a34:	str	r6, [sp]
   19a38:	str	lr, [sp, #4]
   19a3c:	str	ip, [sp, #8]
   19a40:	str	r4, [sp, #12]
   19a44:	str	r5, [sp, #16]
   19a48:	bl	18204 <ftello64@plt+0x693c>
   19a4c:	add	r0, r0, #1
   19a50:	str	r0, [sp, #40]	; 0x28
   19a54:	ldr	r0, [sp, #40]	; 0x28
   19a58:	bl	337e4 <ftello64@plt+0x21f1c>
   19a5c:	str	r0, [sp, #36]	; 0x24
   19a60:	ldr	r0, [sp, #36]	; 0x24
   19a64:	ldr	r1, [sp, #40]	; 0x28
   19a68:	ldr	r2, [fp, #-20]	; 0xffffffec
   19a6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19a70:	ldr	ip, [fp, #-36]	; 0xffffffdc
   19a74:	ldr	ip, [ip]
   19a78:	ldr	lr, [sp, #44]	; 0x2c
   19a7c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   19a80:	add	r4, r4, #8
   19a84:	ldr	r5, [fp, #-36]	; 0xffffffdc
   19a88:	ldr	r5, [r5, #40]	; 0x28
   19a8c:	ldr	r6, [fp, #-36]	; 0xffffffdc
   19a90:	ldr	r6, [r6, #44]	; 0x2c
   19a94:	str	ip, [sp]
   19a98:	str	lr, [sp, #4]
   19a9c:	str	r4, [sp, #8]
   19aa0:	str	r5, [sp, #12]
   19aa4:	str	r6, [sp, #16]
   19aa8:	bl	18204 <ftello64@plt+0x693c>
   19aac:	ldr	r1, [fp, #-40]	; 0xffffffd8
   19ab0:	str	r0, [sp, #24]
   19ab4:	str	r1, [sp, #20]
   19ab8:	bl	11760 <__errno_location@plt>
   19abc:	ldr	r1, [sp, #20]
   19ac0:	str	r1, [r0]
   19ac4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19ac8:	movw	r2, #0
   19acc:	cmp	r0, r2
   19ad0:	beq	19ae4 <ftello64@plt+0x821c>
   19ad4:	ldr	r0, [sp, #40]	; 0x28
   19ad8:	sub	r0, r0, #1
   19adc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19ae0:	str	r0, [r1]
   19ae4:	ldr	r0, [sp, #36]	; 0x24
   19ae8:	sub	sp, fp, #16
   19aec:	pop	{r4, r5, r6, sl, fp, pc}
   19af0:	push	{fp, lr}
   19af4:	mov	fp, sp
   19af8:	sub	sp, sp, #8
   19afc:	movw	r0, #400	; 0x190
   19b00:	movt	r0, #5
   19b04:	ldr	r0, [r0]
   19b08:	str	r0, [sp, #4]
   19b0c:	movw	r0, #1
   19b10:	str	r0, [sp]
   19b14:	ldr	r0, [sp]
   19b18:	movw	r1, #404	; 0x194
   19b1c:	movt	r1, #5
   19b20:	ldr	r1, [r1]
   19b24:	cmp	r0, r1
   19b28:	bge	19b50 <ftello64@plt+0x8288>
   19b2c:	ldr	r0, [sp, #4]
   19b30:	ldr	r1, [sp]
   19b34:	add	r0, r0, r1, lsl #3
   19b38:	ldr	r0, [r0, #4]
   19b3c:	bl	17178 <ftello64@plt+0x58b0>
   19b40:	ldr	r0, [sp]
   19b44:	add	r0, r0, #1
   19b48:	str	r0, [sp]
   19b4c:	b	19b14 <ftello64@plt+0x824c>
   19b50:	ldr	r0, [sp, #4]
   19b54:	ldr	r0, [r0, #4]
   19b58:	movw	r1, #2108	; 0x83c
   19b5c:	movt	r1, #5
   19b60:	cmp	r0, r1
   19b64:	beq	19b90 <ftello64@plt+0x82c8>
   19b68:	ldr	r0, [sp, #4]
   19b6c:	ldr	r0, [r0, #4]
   19b70:	bl	17178 <ftello64@plt+0x58b0>
   19b74:	movw	r0, #256	; 0x100
   19b78:	movw	lr, #408	; 0x198
   19b7c:	movt	lr, #5
   19b80:	str	r0, [lr]
   19b84:	movw	r0, #2108	; 0x83c
   19b88:	movt	r0, #5
   19b8c:	str	r0, [lr, #4]
   19b90:	ldr	r0, [sp, #4]
   19b94:	movw	r1, #408	; 0x198
   19b98:	movt	r1, #5
   19b9c:	cmp	r0, r1
   19ba0:	beq	19bc0 <ftello64@plt+0x82f8>
   19ba4:	ldr	r0, [sp, #4]
   19ba8:	bl	17178 <ftello64@plt+0x58b0>
   19bac:	movw	r0, #400	; 0x190
   19bb0:	movt	r0, #5
   19bb4:	movw	lr, #408	; 0x198
   19bb8:	movt	lr, #5
   19bbc:	str	lr, [r0]
   19bc0:	movw	r0, #404	; 0x194
   19bc4:	movt	r0, #5
   19bc8:	movw	r1, #1
   19bcc:	str	r1, [r0]
   19bd0:	mov	sp, fp
   19bd4:	pop	{fp, pc}
   19bd8:	push	{fp, lr}
   19bdc:	mov	fp, sp
   19be0:	sub	sp, sp, #8
   19be4:	str	r0, [sp, #4]
   19be8:	str	r1, [sp]
   19bec:	ldr	r0, [sp, #4]
   19bf0:	ldr	r1, [sp]
   19bf4:	mvn	r2, #0
   19bf8:	movw	r3, #2060	; 0x80c
   19bfc:	movt	r3, #5
   19c00:	bl	19c0c <ftello64@plt+0x8344>
   19c04:	mov	sp, fp
   19c08:	pop	{fp, pc}
   19c0c:	push	{r4, r5, r6, sl, fp, lr}
   19c10:	add	fp, sp, #16
   19c14:	sub	sp, sp, #88	; 0x58
   19c18:	str	r0, [fp, #-20]	; 0xffffffec
   19c1c:	str	r1, [fp, #-24]	; 0xffffffe8
   19c20:	str	r2, [fp, #-28]	; 0xffffffe4
   19c24:	str	r3, [fp, #-32]	; 0xffffffe0
   19c28:	bl	11760 <__errno_location@plt>
   19c2c:	ldr	r1, [pc, #676]	; 19ed8 <ftello64@plt+0x8610>
   19c30:	ldr	r0, [r0]
   19c34:	str	r0, [fp, #-36]	; 0xffffffdc
   19c38:	movw	r0, #400	; 0x190
   19c3c:	movt	r0, #5
   19c40:	ldr	r0, [r0]
   19c44:	str	r0, [fp, #-40]	; 0xffffffd8
   19c48:	str	r1, [fp, #-44]	; 0xffffffd4
   19c4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   19c50:	movw	r1, #0
   19c54:	cmp	r1, r0
   19c58:	bgt	19c6c <ftello64@plt+0x83a4>
   19c5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   19c60:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19c64:	cmp	r0, r1
   19c68:	blt	19c70 <ftello64@plt+0x83a8>
   19c6c:	bl	1188c <abort@plt>
   19c70:	movw	r0, #404	; 0x194
   19c74:	movt	r0, #5
   19c78:	ldr	r0, [r0]
   19c7c:	ldr	r1, [fp, #-20]	; 0xffffffec
   19c80:	cmp	r0, r1
   19c84:	bgt	19d7c <ftello64@plt+0x84b4>
   19c88:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19c8c:	movw	r1, #408	; 0x198
   19c90:	movt	r1, #5
   19c94:	cmp	r0, r1
   19c98:	movw	r0, #0
   19c9c:	moveq	r0, #1
   19ca0:	and	r0, r0, #1
   19ca4:	strb	r0, [fp, #-45]	; 0xffffffd3
   19ca8:	movw	r0, #404	; 0x194
   19cac:	movt	r0, #5
   19cb0:	ldr	r0, [r0]
   19cb4:	str	r0, [sp, #52]	; 0x34
   19cb8:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   19cbc:	tst	r0, #1
   19cc0:	beq	19cd0 <ftello64@plt+0x8408>
   19cc4:	movw	r0, #0
   19cc8:	str	r0, [sp, #32]
   19ccc:	b	19cd8 <ftello64@plt+0x8410>
   19cd0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19cd4:	str	r0, [sp, #32]
   19cd8:	ldr	r0, [sp, #32]
   19cdc:	ldr	r1, [fp, #-20]	; 0xffffffec
   19ce0:	movw	r2, #404	; 0x194
   19ce4:	movt	r2, #5
   19ce8:	ldr	r2, [r2]
   19cec:	sub	r1, r1, r2
   19cf0:	add	r2, r1, #1
   19cf4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19cf8:	add	r1, sp, #52	; 0x34
   19cfc:	movw	ip, #8
   19d00:	str	ip, [sp]
   19d04:	bl	33a20 <ftello64@plt+0x22158>
   19d08:	str	r0, [fp, #-40]	; 0xffffffd8
   19d0c:	movw	r1, #400	; 0x190
   19d10:	movt	r1, #5
   19d14:	str	r0, [r1]
   19d18:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   19d1c:	tst	r0, #1
   19d20:	beq	19d40 <ftello64@plt+0x8478>
   19d24:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19d28:	movw	r1, #408	; 0x198
   19d2c:	movt	r1, #5
   19d30:	ldr	r2, [r1]
   19d34:	str	r2, [r0]
   19d38:	ldr	r1, [r1, #4]
   19d3c:	str	r1, [r0, #4]
   19d40:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19d44:	movw	r1, #404	; 0x194
   19d48:	movt	r1, #5
   19d4c:	ldr	r1, [r1]
   19d50:	add	r0, r0, r1, lsl #3
   19d54:	ldr	r2, [sp, #52]	; 0x34
   19d58:	sub	r1, r2, r1
   19d5c:	lsl	r2, r1, #3
   19d60:	movw	r1, #0
   19d64:	and	r1, r1, #255	; 0xff
   19d68:	bl	11790 <memset@plt>
   19d6c:	ldr	r0, [sp, #52]	; 0x34
   19d70:	movw	r1, #404	; 0x194
   19d74:	movt	r1, #5
   19d78:	str	r0, [r1]
   19d7c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19d80:	ldr	r1, [fp, #-20]	; 0xffffffec
   19d84:	ldr	r0, [r0, r1, lsl #3]
   19d88:	str	r0, [sp, #48]	; 0x30
   19d8c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19d90:	ldr	r1, [fp, #-20]	; 0xffffffec
   19d94:	add	r0, r0, r1, lsl #3
   19d98:	ldr	r0, [r0, #4]
   19d9c:	str	r0, [sp, #44]	; 0x2c
   19da0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19da4:	ldr	r0, [r0, #4]
   19da8:	orr	r0, r0, #1
   19dac:	str	r0, [sp, #40]	; 0x28
   19db0:	ldr	r0, [sp, #44]	; 0x2c
   19db4:	ldr	r1, [sp, #48]	; 0x30
   19db8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19dbc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19dc0:	ldr	ip, [fp, #-32]	; 0xffffffe0
   19dc4:	ldr	ip, [ip]
   19dc8:	ldr	lr, [sp, #40]	; 0x28
   19dcc:	ldr	r4, [fp, #-32]	; 0xffffffe0
   19dd0:	add	r4, r4, #8
   19dd4:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19dd8:	ldr	r5, [r5, #40]	; 0x28
   19ddc:	ldr	r6, [fp, #-32]	; 0xffffffe0
   19de0:	ldr	r6, [r6, #44]	; 0x2c
   19de4:	str	ip, [sp]
   19de8:	str	lr, [sp, #4]
   19dec:	str	r4, [sp, #8]
   19df0:	str	r5, [sp, #12]
   19df4:	str	r6, [sp, #16]
   19df8:	bl	18204 <ftello64@plt+0x693c>
   19dfc:	str	r0, [sp, #36]	; 0x24
   19e00:	ldr	r0, [sp, #48]	; 0x30
   19e04:	ldr	r1, [sp, #36]	; 0x24
   19e08:	cmp	r0, r1
   19e0c:	bhi	19eb8 <ftello64@plt+0x85f0>
   19e10:	ldr	r0, [sp, #36]	; 0x24
   19e14:	add	r0, r0, #1
   19e18:	str	r0, [sp, #48]	; 0x30
   19e1c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   19e20:	ldr	r2, [fp, #-20]	; 0xffffffec
   19e24:	add	r1, r1, r2, lsl #3
   19e28:	str	r0, [r1]
   19e2c:	ldr	r0, [sp, #44]	; 0x2c
   19e30:	movw	r1, #2108	; 0x83c
   19e34:	movt	r1, #5
   19e38:	cmp	r0, r1
   19e3c:	beq	19e48 <ftello64@plt+0x8580>
   19e40:	ldr	r0, [sp, #44]	; 0x2c
   19e44:	bl	17178 <ftello64@plt+0x58b0>
   19e48:	ldr	r0, [sp, #48]	; 0x30
   19e4c:	bl	337e4 <ftello64@plt+0x21f1c>
   19e50:	mov	lr, r0
   19e54:	str	r0, [sp, #44]	; 0x2c
   19e58:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19e5c:	ldr	r1, [fp, #-20]	; 0xffffffec
   19e60:	add	r0, r0, r1, lsl #3
   19e64:	str	lr, [r0, #4]
   19e68:	ldr	r0, [sp, #44]	; 0x2c
   19e6c:	ldr	r1, [sp, #48]	; 0x30
   19e70:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19e74:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19e78:	ldr	lr, [fp, #-32]	; 0xffffffe0
   19e7c:	ldr	lr, [lr]
   19e80:	ldr	ip, [sp, #40]	; 0x28
   19e84:	ldr	r4, [fp, #-32]	; 0xffffffe0
   19e88:	add	r4, r4, #8
   19e8c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19e90:	ldr	r5, [r5, #40]	; 0x28
   19e94:	ldr	r6, [fp, #-32]	; 0xffffffe0
   19e98:	ldr	r6, [r6, #44]	; 0x2c
   19e9c:	str	lr, [sp]
   19ea0:	str	ip, [sp, #4]
   19ea4:	str	r4, [sp, #8]
   19ea8:	str	r5, [sp, #12]
   19eac:	str	r6, [sp, #16]
   19eb0:	bl	18204 <ftello64@plt+0x693c>
   19eb4:	str	r0, [sp, #28]
   19eb8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19ebc:	str	r0, [sp, #24]
   19ec0:	bl	11760 <__errno_location@plt>
   19ec4:	ldr	lr, [sp, #24]
   19ec8:	str	lr, [r0]
   19ecc:	ldr	r0, [sp, #44]	; 0x2c
   19ed0:	sub	sp, fp, #16
   19ed4:	pop	{r4, r5, r6, sl, fp, pc}
   19ed8:	svcvc	0x00ffffff
   19edc:	push	{fp, lr}
   19ee0:	mov	fp, sp
   19ee4:	sub	sp, sp, #16
   19ee8:	str	r0, [fp, #-4]
   19eec:	str	r1, [sp, #8]
   19ef0:	str	r2, [sp, #4]
   19ef4:	ldr	r0, [fp, #-4]
   19ef8:	ldr	r1, [sp, #8]
   19efc:	ldr	r2, [sp, #4]
   19f00:	movw	r3, #2060	; 0x80c
   19f04:	movt	r3, #5
   19f08:	bl	19c0c <ftello64@plt+0x8344>
   19f0c:	mov	sp, fp
   19f10:	pop	{fp, pc}
   19f14:	push	{fp, lr}
   19f18:	mov	fp, sp
   19f1c:	sub	sp, sp, #8
   19f20:	str	r0, [sp, #4]
   19f24:	ldr	r1, [sp, #4]
   19f28:	movw	r0, #0
   19f2c:	bl	19bd8 <ftello64@plt+0x8310>
   19f30:	mov	sp, fp
   19f34:	pop	{fp, pc}
   19f38:	push	{fp, lr}
   19f3c:	mov	fp, sp
   19f40:	sub	sp, sp, #8
   19f44:	str	r0, [sp, #4]
   19f48:	str	r1, [sp]
   19f4c:	ldr	r1, [sp, #4]
   19f50:	ldr	r2, [sp]
   19f54:	movw	r0, #0
   19f58:	bl	19edc <ftello64@plt+0x8614>
   19f5c:	mov	sp, fp
   19f60:	pop	{fp, pc}
   19f64:	push	{fp, lr}
   19f68:	mov	fp, sp
   19f6c:	sub	sp, sp, #64	; 0x40
   19f70:	str	r0, [fp, #-4]
   19f74:	str	r1, [fp, #-8]
   19f78:	str	r2, [fp, #-12]
   19f7c:	ldr	r1, [fp, #-8]
   19f80:	add	r0, sp, #4
   19f84:	bl	19fa4 <ftello64@plt+0x86dc>
   19f88:	ldr	r0, [fp, #-4]
   19f8c:	ldr	r1, [fp, #-12]
   19f90:	mvn	r2, #0
   19f94:	add	r3, sp, #4
   19f98:	bl	19c0c <ftello64@plt+0x8344>
   19f9c:	mov	sp, fp
   19fa0:	pop	{fp, pc}
   19fa4:	push	{fp, lr}
   19fa8:	mov	fp, sp
   19fac:	sub	sp, sp, #8
   19fb0:	str	r1, [sp, #4]
   19fb4:	mov	r1, r0
   19fb8:	str	r0, [sp]
   19fbc:	mov	r0, r1
   19fc0:	movw	r1, #0
   19fc4:	and	r1, r1, #255	; 0xff
   19fc8:	movw	r2, #48	; 0x30
   19fcc:	bl	11790 <memset@plt>
   19fd0:	ldr	r0, [sp, #4]
   19fd4:	cmp	r0, #10
   19fd8:	bne	19fe0 <ftello64@plt+0x8718>
   19fdc:	bl	1188c <abort@plt>
   19fe0:	ldr	r0, [sp, #4]
   19fe4:	ldr	r1, [sp]
   19fe8:	str	r0, [r1]
   19fec:	mov	sp, fp
   19ff0:	pop	{fp, pc}
   19ff4:	push	{fp, lr}
   19ff8:	mov	fp, sp
   19ffc:	sub	sp, sp, #64	; 0x40
   1a000:	str	r0, [fp, #-4]
   1a004:	str	r1, [fp, #-8]
   1a008:	str	r2, [fp, #-12]
   1a00c:	str	r3, [fp, #-16]
   1a010:	ldr	r1, [fp, #-8]
   1a014:	mov	r0, sp
   1a018:	bl	19fa4 <ftello64@plt+0x86dc>
   1a01c:	ldr	r0, [fp, #-4]
   1a020:	ldr	r1, [fp, #-12]
   1a024:	ldr	r2, [fp, #-16]
   1a028:	mov	r3, sp
   1a02c:	bl	19c0c <ftello64@plt+0x8344>
   1a030:	mov	sp, fp
   1a034:	pop	{fp, pc}
   1a038:	push	{fp, lr}
   1a03c:	mov	fp, sp
   1a040:	sub	sp, sp, #8
   1a044:	str	r0, [sp, #4]
   1a048:	str	r1, [sp]
   1a04c:	ldr	r1, [sp, #4]
   1a050:	ldr	r2, [sp]
   1a054:	movw	r0, #0
   1a058:	bl	19f64 <ftello64@plt+0x869c>
   1a05c:	mov	sp, fp
   1a060:	pop	{fp, pc}
   1a064:	push	{fp, lr}
   1a068:	mov	fp, sp
   1a06c:	sub	sp, sp, #16
   1a070:	str	r0, [fp, #-4]
   1a074:	str	r1, [sp, #8]
   1a078:	str	r2, [sp, #4]
   1a07c:	ldr	r1, [fp, #-4]
   1a080:	ldr	r2, [sp, #8]
   1a084:	ldr	r3, [sp, #4]
   1a088:	movw	r0, #0
   1a08c:	bl	19ff4 <ftello64@plt+0x872c>
   1a090:	mov	sp, fp
   1a094:	pop	{fp, pc}
   1a098:	push	{fp, lr}
   1a09c:	mov	fp, sp
   1a0a0:	sub	sp, sp, #72	; 0x48
   1a0a4:	movw	r3, #2060	; 0x80c
   1a0a8:	movt	r3, #5
   1a0ac:	str	r0, [fp, #-4]
   1a0b0:	str	r1, [fp, #-8]
   1a0b4:	strb	r2, [fp, #-9]
   1a0b8:	add	r0, sp, #12
   1a0bc:	mov	r1, r0
   1a0c0:	str	r0, [sp, #8]
   1a0c4:	mov	r0, r1
   1a0c8:	mov	r1, r3
   1a0cc:	movw	r2, #48	; 0x30
   1a0d0:	bl	115b0 <memcpy@plt>
   1a0d4:	ldr	r0, [sp, #8]
   1a0d8:	ldrb	r1, [fp, #-9]
   1a0dc:	movw	r2, #1
   1a0e0:	bl	17fa8 <ftello64@plt+0x66e0>
   1a0e4:	ldr	r1, [fp, #-4]
   1a0e8:	ldr	r2, [fp, #-8]
   1a0ec:	movw	r3, #0
   1a0f0:	str	r0, [sp, #4]
   1a0f4:	mov	r0, r3
   1a0f8:	add	r3, sp, #12
   1a0fc:	bl	19c0c <ftello64@plt+0x8344>
   1a100:	mov	sp, fp
   1a104:	pop	{fp, pc}
   1a108:	push	{fp, lr}
   1a10c:	mov	fp, sp
   1a110:	sub	sp, sp, #8
   1a114:	str	r0, [sp, #4]
   1a118:	strb	r1, [sp, #3]
   1a11c:	ldr	r0, [sp, #4]
   1a120:	mvn	r1, #0
   1a124:	ldrb	r2, [sp, #3]
   1a128:	bl	1a098 <ftello64@plt+0x87d0>
   1a12c:	mov	sp, fp
   1a130:	pop	{fp, pc}
   1a134:	push	{fp, lr}
   1a138:	mov	fp, sp
   1a13c:	sub	sp, sp, #8
   1a140:	str	r0, [sp, #4]
   1a144:	ldr	r0, [sp, #4]
   1a148:	movw	r1, #58	; 0x3a
   1a14c:	and	r1, r1, #255	; 0xff
   1a150:	bl	1a108 <ftello64@plt+0x8840>
   1a154:	mov	sp, fp
   1a158:	pop	{fp, pc}
   1a15c:	push	{fp, lr}
   1a160:	mov	fp, sp
   1a164:	sub	sp, sp, #8
   1a168:	str	r0, [sp, #4]
   1a16c:	str	r1, [sp]
   1a170:	ldr	r0, [sp, #4]
   1a174:	ldr	r1, [sp]
   1a178:	movw	r2, #58	; 0x3a
   1a17c:	and	r2, r2, #255	; 0xff
   1a180:	bl	1a098 <ftello64@plt+0x87d0>
   1a184:	mov	sp, fp
   1a188:	pop	{fp, pc}
   1a18c:	push	{fp, lr}
   1a190:	mov	fp, sp
   1a194:	sub	sp, sp, #120	; 0x78
   1a198:	str	r0, [fp, #-4]
   1a19c:	str	r1, [fp, #-8]
   1a1a0:	str	r2, [fp, #-12]
   1a1a4:	ldr	r1, [fp, #-8]
   1a1a8:	add	r0, sp, #12
   1a1ac:	bl	19fa4 <ftello64@plt+0x86dc>
   1a1b0:	add	r0, sp, #60	; 0x3c
   1a1b4:	mov	r1, r0
   1a1b8:	add	r2, sp, #12
   1a1bc:	str	r0, [sp, #8]
   1a1c0:	mov	r0, r1
   1a1c4:	mov	r1, r2
   1a1c8:	movw	r2, #48	; 0x30
   1a1cc:	bl	115b0 <memcpy@plt>
   1a1d0:	ldr	r0, [sp, #8]
   1a1d4:	movw	r1, #58	; 0x3a
   1a1d8:	and	r1, r1, #255	; 0xff
   1a1dc:	movw	r2, #1
   1a1e0:	bl	17fa8 <ftello64@plt+0x66e0>
   1a1e4:	ldr	r1, [fp, #-4]
   1a1e8:	ldr	r2, [fp, #-12]
   1a1ec:	str	r0, [sp, #4]
   1a1f0:	mov	r0, r1
   1a1f4:	mov	r1, r2
   1a1f8:	mvn	r2, #0
   1a1fc:	add	r3, sp, #60	; 0x3c
   1a200:	bl	19c0c <ftello64@plt+0x8344>
   1a204:	mov	sp, fp
   1a208:	pop	{fp, pc}
   1a20c:	push	{fp, lr}
   1a210:	mov	fp, sp
   1a214:	sub	sp, sp, #24
   1a218:	str	r0, [fp, #-4]
   1a21c:	str	r1, [fp, #-8]
   1a220:	str	r2, [sp, #12]
   1a224:	str	r3, [sp, #8]
   1a228:	ldr	r0, [fp, #-4]
   1a22c:	ldr	r1, [fp, #-8]
   1a230:	ldr	r2, [sp, #12]
   1a234:	ldr	r3, [sp, #8]
   1a238:	mvn	ip, #0
   1a23c:	str	ip, [sp]
   1a240:	bl	1a24c <ftello64@plt+0x8984>
   1a244:	mov	sp, fp
   1a248:	pop	{fp, pc}
   1a24c:	push	{fp, lr}
   1a250:	mov	fp, sp
   1a254:	sub	sp, sp, #72	; 0x48
   1a258:	ldr	ip, [fp, #8]
   1a25c:	movw	lr, #2060	; 0x80c
   1a260:	movt	lr, #5
   1a264:	str	r0, [fp, #-4]
   1a268:	str	r1, [fp, #-8]
   1a26c:	str	r2, [fp, #-12]
   1a270:	str	r3, [fp, #-16]
   1a274:	add	r0, sp, #8
   1a278:	mov	r1, r0
   1a27c:	str	r0, [sp, #4]
   1a280:	mov	r0, r1
   1a284:	mov	r1, lr
   1a288:	movw	r2, #48	; 0x30
   1a28c:	str	ip, [sp]
   1a290:	bl	115b0 <memcpy@plt>
   1a294:	ldr	r1, [fp, #-8]
   1a298:	ldr	r2, [fp, #-12]
   1a29c:	ldr	r0, [sp, #4]
   1a2a0:	bl	180a8 <ftello64@plt+0x67e0>
   1a2a4:	ldr	r0, [fp, #-4]
   1a2a8:	ldr	r1, [fp, #-16]
   1a2ac:	ldr	r2, [fp, #8]
   1a2b0:	add	r3, sp, #8
   1a2b4:	bl	19c0c <ftello64@plt+0x8344>
   1a2b8:	mov	sp, fp
   1a2bc:	pop	{fp, pc}
   1a2c0:	push	{fp, lr}
   1a2c4:	mov	fp, sp
   1a2c8:	sub	sp, sp, #16
   1a2cc:	str	r0, [fp, #-4]
   1a2d0:	str	r1, [sp, #8]
   1a2d4:	str	r2, [sp, #4]
   1a2d8:	ldr	r1, [fp, #-4]
   1a2dc:	ldr	r2, [sp, #8]
   1a2e0:	ldr	r3, [sp, #4]
   1a2e4:	movw	r0, #0
   1a2e8:	bl	1a20c <ftello64@plt+0x8944>
   1a2ec:	mov	sp, fp
   1a2f0:	pop	{fp, pc}
   1a2f4:	push	{fp, lr}
   1a2f8:	mov	fp, sp
   1a2fc:	sub	sp, sp, #24
   1a300:	str	r0, [fp, #-4]
   1a304:	str	r1, [fp, #-8]
   1a308:	str	r2, [sp, #12]
   1a30c:	str	r3, [sp, #8]
   1a310:	ldr	r1, [fp, #-4]
   1a314:	ldr	r2, [fp, #-8]
   1a318:	ldr	r3, [sp, #12]
   1a31c:	ldr	r0, [sp, #8]
   1a320:	movw	ip, #0
   1a324:	str	r0, [sp, #4]
   1a328:	mov	r0, ip
   1a32c:	ldr	ip, [sp, #4]
   1a330:	str	ip, [sp]
   1a334:	bl	1a24c <ftello64@plt+0x8984>
   1a338:	mov	sp, fp
   1a33c:	pop	{fp, pc}
   1a340:	push	{fp, lr}
   1a344:	mov	fp, sp
   1a348:	sub	sp, sp, #16
   1a34c:	str	r0, [fp, #-4]
   1a350:	str	r1, [sp, #8]
   1a354:	str	r2, [sp, #4]
   1a358:	ldr	r0, [fp, #-4]
   1a35c:	ldr	r1, [sp, #8]
   1a360:	ldr	r2, [sp, #4]
   1a364:	movw	r3, #416	; 0x1a0
   1a368:	movt	r3, #5
   1a36c:	bl	19c0c <ftello64@plt+0x8344>
   1a370:	mov	sp, fp
   1a374:	pop	{fp, pc}
   1a378:	push	{fp, lr}
   1a37c:	mov	fp, sp
   1a380:	sub	sp, sp, #8
   1a384:	str	r0, [sp, #4]
   1a388:	str	r1, [sp]
   1a38c:	ldr	r1, [sp, #4]
   1a390:	ldr	r2, [sp]
   1a394:	movw	r0, #0
   1a398:	bl	1a340 <ftello64@plt+0x8a78>
   1a39c:	mov	sp, fp
   1a3a0:	pop	{fp, pc}
   1a3a4:	push	{fp, lr}
   1a3a8:	mov	fp, sp
   1a3ac:	sub	sp, sp, #8
   1a3b0:	str	r0, [sp, #4]
   1a3b4:	str	r1, [sp]
   1a3b8:	ldr	r0, [sp, #4]
   1a3bc:	ldr	r1, [sp]
   1a3c0:	mvn	r2, #0
   1a3c4:	bl	1a340 <ftello64@plt+0x8a78>
   1a3c8:	mov	sp, fp
   1a3cc:	pop	{fp, pc}
   1a3d0:	push	{fp, lr}
   1a3d4:	mov	fp, sp
   1a3d8:	sub	sp, sp, #8
   1a3dc:	str	r0, [sp, #4]
   1a3e0:	ldr	r1, [sp, #4]
   1a3e4:	movw	r0, #0
   1a3e8:	bl	1a3a4 <ftello64@plt+0x8adc>
   1a3ec:	mov	sp, fp
   1a3f0:	pop	{fp, pc}
   1a3f4:	push	{fp, lr}
   1a3f8:	mov	fp, sp
   1a3fc:	sub	sp, sp, #24
   1a400:	str	r0, [fp, #-8]
   1a404:	str	r1, [sp, #12]
   1a408:	ldr	r0, [fp, #-8]
   1a40c:	bl	11730 <gettext@plt>
   1a410:	str	r0, [sp, #8]
   1a414:	ldr	r0, [sp, #8]
   1a418:	ldr	r1, [fp, #-8]
   1a41c:	cmp	r0, r1
   1a420:	beq	1a430 <ftello64@plt+0x8b68>
   1a424:	ldr	r0, [sp, #8]
   1a428:	str	r0, [fp, #-4]
   1a42c:	b	1a4fc <ftello64@plt+0x8c34>
   1a430:	bl	3a628 <ftello64@plt+0x28d60>
   1a434:	str	r0, [sp, #4]
   1a438:	ldr	r0, [sp, #4]
   1a43c:	movw	r1, #62754	; 0xf522
   1a440:	movt	r1, #3
   1a444:	bl	38b9c <ftello64@plt+0x272d4>
   1a448:	cmp	r0, #0
   1a44c:	bne	1a484 <ftello64@plt+0x8bbc>
   1a450:	ldr	r0, [fp, #-8]
   1a454:	ldrb	r0, [r0]
   1a458:	cmp	r0, #96	; 0x60
   1a45c:	movw	r0, #0
   1a460:	moveq	r0, #1
   1a464:	tst	r0, #1
   1a468:	movw	r0, #62853	; 0xf585
   1a46c:	movt	r0, #3
   1a470:	movw	r1, #62849	; 0xf581
   1a474:	movt	r1, #3
   1a478:	movne	r0, r1
   1a47c:	str	r0, [fp, #-4]
   1a480:	b	1a4fc <ftello64@plt+0x8c34>
   1a484:	ldr	r0, [sp, #4]
   1a488:	movw	r1, #62857	; 0xf589
   1a48c:	movt	r1, #3
   1a490:	bl	38b9c <ftello64@plt+0x272d4>
   1a494:	cmp	r0, #0
   1a498:	bne	1a4d0 <ftello64@plt+0x8c08>
   1a49c:	ldr	r0, [fp, #-8]
   1a4a0:	ldrb	r0, [r0]
   1a4a4:	cmp	r0, #96	; 0x60
   1a4a8:	movw	r0, #0
   1a4ac:	moveq	r0, #1
   1a4b0:	tst	r0, #1
   1a4b4:	movw	r0, #62869	; 0xf595
   1a4b8:	movt	r0, #3
   1a4bc:	movw	r1, #62865	; 0xf591
   1a4c0:	movt	r1, #3
   1a4c4:	movne	r0, r1
   1a4c8:	str	r0, [fp, #-4]
   1a4cc:	b	1a4fc <ftello64@plt+0x8c34>
   1a4d0:	ldr	r0, [sp, #12]
   1a4d4:	cmp	r0, #9
   1a4d8:	movw	r0, #0
   1a4dc:	moveq	r0, #1
   1a4e0:	tst	r0, #1
   1a4e4:	movw	r0, #64571	; 0xfc3b
   1a4e8:	movt	r0, #3
   1a4ec:	movw	r1, #62153	; 0xf2c9
   1a4f0:	movt	r1, #3
   1a4f4:	movne	r0, r1
   1a4f8:	str	r0, [fp, #-4]
   1a4fc:	ldr	r0, [fp, #-4]
   1a500:	mov	sp, fp
   1a504:	pop	{fp, pc}
   1a508:	push	{fp, lr}
   1a50c:	mov	fp, sp
   1a510:	sub	sp, sp, #200	; 0xc8
   1a514:	str	r0, [fp, #-8]
   1a518:	str	r1, [fp, #-12]
   1a51c:	str	r2, [fp, #-16]
   1a520:	movw	r0, #0
   1a524:	str	r0, [fp, #-20]	; 0xffffffec
   1a528:	movw	r0, #8192	; 0x2000
   1a52c:	str	r0, [fp, #-24]	; 0xffffffe8
   1a530:	ldr	r0, [fp, #-8]
   1a534:	bl	117a8 <fileno@plt>
   1a538:	add	r1, sp, #72	; 0x48
   1a53c:	bl	3e8b8 <ftello64@plt+0x2cff0>
   1a540:	cmp	r0, #0
   1a544:	blt	1a60c <ftello64@plt+0x8d44>
   1a548:	ldr	r0, [sp, #88]	; 0x58
   1a54c:	and	r0, r0, #61440	; 0xf000
   1a550:	cmp	r0, #32768	; 0x8000
   1a554:	bne	1a60c <ftello64@plt+0x8d44>
   1a558:	ldr	r0, [fp, #-8]
   1a55c:	bl	118c8 <ftello64@plt>
   1a560:	str	r1, [sp, #68]	; 0x44
   1a564:	str	r0, [sp, #64]	; 0x40
   1a568:	ldr	r0, [sp, #68]	; 0x44
   1a56c:	cmp	r0, #0
   1a570:	blt	1a608 <ftello64@plt+0x8d40>
   1a574:	b	1a578 <ftello64@plt+0x8cb0>
   1a578:	ldr	r0, [sp, #64]	; 0x40
   1a57c:	ldr	r1, [sp, #68]	; 0x44
   1a580:	ldr	r2, [sp, #120]	; 0x78
   1a584:	ldr	r3, [sp, #124]	; 0x7c
   1a588:	subs	r0, r0, r2
   1a58c:	sbcs	r1, r1, r3
   1a590:	str	r0, [sp, #20]
   1a594:	str	r1, [sp, #16]
   1a598:	bge	1a608 <ftello64@plt+0x8d40>
   1a59c:	b	1a5a0 <ftello64@plt+0x8cd8>
   1a5a0:	ldr	r0, [sp, #120]	; 0x78
   1a5a4:	ldr	r1, [sp, #124]	; 0x7c
   1a5a8:	ldr	r2, [sp, #64]	; 0x40
   1a5ac:	ldr	r3, [sp, #68]	; 0x44
   1a5b0:	subs	r0, r0, r2
   1a5b4:	sbc	r1, r1, r3
   1a5b8:	str	r0, [sp, #56]	; 0x38
   1a5bc:	str	r1, [sp, #60]	; 0x3c
   1a5c0:	ldr	r0, [sp, #56]	; 0x38
   1a5c4:	ldr	r1, [sp, #60]	; 0x3c
   1a5c8:	mvn	r2, #-2147483648	; 0x80000000
   1a5cc:	subs	r0, r0, r2
   1a5d0:	sbcs	r1, r1, #0
   1a5d4:	str	r0, [sp, #12]
   1a5d8:	str	r1, [sp, #8]
   1a5dc:	blt	1a5fc <ftello64@plt+0x8d34>
   1a5e0:	b	1a5e4 <ftello64@plt+0x8d1c>
   1a5e4:	bl	11760 <__errno_location@plt>
   1a5e8:	movw	lr, #12
   1a5ec:	str	lr, [r0]
   1a5f0:	movw	r0, #0
   1a5f4:	str	r0, [fp, #-4]
   1a5f8:	b	1a8dc <ftello64@plt+0x9014>
   1a5fc:	ldr	r0, [sp, #56]	; 0x38
   1a600:	add	r0, r0, #1
   1a604:	str	r0, [fp, #-24]	; 0xffffffe8
   1a608:	b	1a60c <ftello64@plt+0x8d44>
   1a60c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a610:	bl	38a88 <ftello64@plt+0x271c0>
   1a614:	str	r0, [fp, #-20]	; 0xffffffec
   1a618:	movw	lr, #0
   1a61c:	cmp	r0, lr
   1a620:	bne	1a630 <ftello64@plt+0x8d68>
   1a624:	movw	r0, #0
   1a628:	str	r0, [fp, #-4]
   1a62c:	b	1a8dc <ftello64@plt+0x9014>
   1a630:	movw	r0, #0
   1a634:	str	r0, [sp, #52]	; 0x34
   1a638:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a63c:	ldr	r1, [sp, #52]	; 0x34
   1a640:	sub	r0, r0, r1
   1a644:	str	r0, [sp, #44]	; 0x2c
   1a648:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a64c:	ldr	r1, [sp, #52]	; 0x34
   1a650:	add	r0, r0, r1
   1a654:	ldr	r2, [sp, #44]	; 0x2c
   1a658:	ldr	r3, [fp, #-8]
   1a65c:	movw	r1, #1
   1a660:	bl	11670 <fread@plt>
   1a664:	str	r0, [sp, #40]	; 0x28
   1a668:	ldr	r0, [sp, #40]	; 0x28
   1a66c:	ldr	r1, [sp, #52]	; 0x34
   1a670:	add	r0, r1, r0
   1a674:	str	r0, [sp, #52]	; 0x34
   1a678:	ldr	r0, [sp, #40]	; 0x28
   1a67c:	ldr	r1, [sp, #44]	; 0x2c
   1a680:	cmp	r0, r1
   1a684:	beq	1a79c <ftello64@plt+0x8ed4>
   1a688:	bl	11760 <__errno_location@plt>
   1a68c:	ldr	r0, [r0]
   1a690:	str	r0, [sp, #48]	; 0x30
   1a694:	ldr	r0, [fp, #-8]
   1a698:	bl	11598 <ferror@plt>
   1a69c:	cmp	r0, #0
   1a6a0:	beq	1a6a8 <ftello64@plt+0x8de0>
   1a6a4:	b	1a89c <ftello64@plt+0x8fd4>
   1a6a8:	ldr	r0, [sp, #52]	; 0x34
   1a6ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a6b0:	sub	r1, r1, #1
   1a6b4:	cmp	r0, r1
   1a6b8:	bcs	1a770 <ftello64@plt+0x8ea8>
   1a6bc:	ldr	r0, [fp, #-12]
   1a6c0:	and	r0, r0, #2
   1a6c4:	cmp	r0, #0
   1a6c8:	beq	1a73c <ftello64@plt+0x8e74>
   1a6cc:	ldr	r0, [sp, #52]	; 0x34
   1a6d0:	add	r0, r0, #1
   1a6d4:	bl	38a88 <ftello64@plt+0x271c0>
   1a6d8:	str	r0, [sp, #36]	; 0x24
   1a6dc:	ldr	r0, [sp, #36]	; 0x24
   1a6e0:	movw	lr, #0
   1a6e4:	cmp	r0, lr
   1a6e8:	bne	1a70c <ftello64@plt+0x8e44>
   1a6ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a6f0:	ldr	r1, [sp, #52]	; 0x34
   1a6f4:	add	r0, r0, r1
   1a6f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a6fc:	ldr	r2, [sp, #52]	; 0x34
   1a700:	sub	r1, r1, r2
   1a704:	bl	11850 <explicit_bzero@plt>
   1a708:	b	1a738 <ftello64@plt+0x8e70>
   1a70c:	ldr	r0, [sp, #36]	; 0x24
   1a710:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a714:	ldr	r2, [sp, #52]	; 0x34
   1a718:	bl	115b0 <memcpy@plt>
   1a71c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a720:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a724:	bl	11850 <explicit_bzero@plt>
   1a728:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a72c:	bl	17178 <ftello64@plt+0x58b0>
   1a730:	ldr	r0, [sp, #36]	; 0x24
   1a734:	str	r0, [fp, #-20]	; 0xffffffec
   1a738:	b	1a76c <ftello64@plt+0x8ea4>
   1a73c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a740:	ldr	r1, [sp, #52]	; 0x34
   1a744:	add	r1, r1, #1
   1a748:	bl	38af8 <ftello64@plt+0x27230>
   1a74c:	str	r0, [sp, #32]
   1a750:	ldr	r0, [sp, #32]
   1a754:	movw	r1, #0
   1a758:	cmp	r0, r1
   1a75c:	beq	1a768 <ftello64@plt+0x8ea0>
   1a760:	ldr	r0, [sp, #32]
   1a764:	str	r0, [fp, #-20]	; 0xffffffec
   1a768:	b	1a76c <ftello64@plt+0x8ea4>
   1a76c:	b	1a770 <ftello64@plt+0x8ea8>
   1a770:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a774:	ldr	r1, [sp, #52]	; 0x34
   1a778:	add	r0, r0, r1
   1a77c:	movw	r1, #0
   1a780:	strb	r1, [r0]
   1a784:	ldr	r0, [sp, #52]	; 0x34
   1a788:	ldr	r1, [fp, #-16]
   1a78c:	str	r0, [r1]
   1a790:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a794:	str	r0, [fp, #-4]
   1a798:	b	1a8dc <ftello64@plt+0x9014>
   1a79c:	ldr	r0, [pc, #324]	; 1a8e8 <ftello64@plt+0x9020>
   1a7a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a7a4:	str	r1, [sp, #24]
   1a7a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a7ac:	cmp	r1, r0
   1a7b0:	bne	1a7c0 <ftello64@plt+0x8ef8>
   1a7b4:	movw	r0, #12
   1a7b8:	str	r0, [sp, #48]	; 0x30
   1a7bc:	b	1a89c <ftello64@plt+0x8fd4>
   1a7c0:	ldr	r0, [pc, #288]	; 1a8e8 <ftello64@plt+0x9020>
   1a7c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a7c8:	mov	r2, r1
   1a7cc:	lsr	r1, r1, #1
   1a7d0:	sub	r0, r0, r1
   1a7d4:	cmp	r2, r0
   1a7d8:	bcs	1a7f4 <ftello64@plt+0x8f2c>
   1a7dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a7e0:	mov	r1, r0
   1a7e4:	lsr	r0, r0, #1
   1a7e8:	add	r0, r1, r0
   1a7ec:	str	r0, [fp, #-24]	; 0xffffffe8
   1a7f0:	b	1a7fc <ftello64@plt+0x8f34>
   1a7f4:	ldr	r0, [pc, #236]	; 1a8e8 <ftello64@plt+0x9020>
   1a7f8:	str	r0, [fp, #-24]	; 0xffffffe8
   1a7fc:	ldr	r0, [fp, #-12]
   1a800:	and	r0, r0, #2
   1a804:	cmp	r0, #0
   1a808:	beq	1a860 <ftello64@plt+0x8f98>
   1a80c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a810:	bl	38a88 <ftello64@plt+0x271c0>
   1a814:	str	r0, [sp, #28]
   1a818:	ldr	r0, [sp, #28]
   1a81c:	movw	lr, #0
   1a820:	cmp	r0, lr
   1a824:	bne	1a838 <ftello64@plt+0x8f70>
   1a828:	bl	11760 <__errno_location@plt>
   1a82c:	ldr	r0, [r0]
   1a830:	str	r0, [sp, #48]	; 0x30
   1a834:	b	1a89c <ftello64@plt+0x8fd4>
   1a838:	ldr	r0, [sp, #28]
   1a83c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a840:	ldr	r2, [sp, #24]
   1a844:	bl	115b0 <memcpy@plt>
   1a848:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a84c:	ldr	r1, [sp, #24]
   1a850:	bl	11850 <explicit_bzero@plt>
   1a854:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a858:	bl	17178 <ftello64@plt+0x58b0>
   1a85c:	b	1a890 <ftello64@plt+0x8fc8>
   1a860:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a864:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a868:	bl	38af8 <ftello64@plt+0x27230>
   1a86c:	str	r0, [sp, #28]
   1a870:	movw	r1, #0
   1a874:	cmp	r0, r1
   1a878:	bne	1a88c <ftello64@plt+0x8fc4>
   1a87c:	bl	11760 <__errno_location@plt>
   1a880:	ldr	r0, [r0]
   1a884:	str	r0, [sp, #48]	; 0x30
   1a888:	b	1a89c <ftello64@plt+0x8fd4>
   1a88c:	b	1a890 <ftello64@plt+0x8fc8>
   1a890:	ldr	r0, [sp, #28]
   1a894:	str	r0, [fp, #-20]	; 0xffffffec
   1a898:	b	1a638 <ftello64@plt+0x8d70>
   1a89c:	ldr	r0, [fp, #-12]
   1a8a0:	and	r0, r0, #2
   1a8a4:	cmp	r0, #0
   1a8a8:	beq	1a8b8 <ftello64@plt+0x8ff0>
   1a8ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a8b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a8b4:	bl	11850 <explicit_bzero@plt>
   1a8b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a8bc:	bl	17178 <ftello64@plt+0x58b0>
   1a8c0:	ldr	r0, [sp, #48]	; 0x30
   1a8c4:	str	r0, [sp, #4]
   1a8c8:	bl	11760 <__errno_location@plt>
   1a8cc:	ldr	lr, [sp, #4]
   1a8d0:	str	lr, [r0]
   1a8d4:	movw	r0, #0
   1a8d8:	str	r0, [fp, #-4]
   1a8dc:	ldr	r0, [fp, #-4]
   1a8e0:	mov	sp, fp
   1a8e4:	pop	{fp, pc}
   1a8e8:	svcvc	0x00ffffff
   1a8ec:	push	{fp, lr}
   1a8f0:	mov	fp, sp
   1a8f4:	sub	sp, sp, #40	; 0x28
   1a8f8:	str	r0, [fp, #-8]
   1a8fc:	str	r1, [fp, #-12]
   1a900:	str	r2, [fp, #-16]
   1a904:	ldr	r0, [fp, #-12]
   1a908:	and	r0, r0, #1
   1a90c:	cmp	r0, #0
   1a910:	movw	r0, #0
   1a914:	movne	r0, #1
   1a918:	tst	r0, #1
   1a91c:	movw	r0, #62960	; 0xf5f0
   1a920:	movt	r0, #3
   1a924:	movw	r1, #62956	; 0xf5ec
   1a928:	movt	r1, #3
   1a92c:	movne	r0, r1
   1a930:	str	r0, [sp, #20]
   1a934:	ldr	r0, [fp, #-8]
   1a938:	ldr	r1, [sp, #20]
   1a93c:	bl	11838 <fopen64@plt>
   1a940:	str	r0, [sp, #16]
   1a944:	ldr	r0, [sp, #16]
   1a948:	movw	r1, #0
   1a94c:	cmp	r0, r1
   1a950:	bne	1a960 <ftello64@plt+0x9098>
   1a954:	movw	r0, #0
   1a958:	str	r0, [fp, #-4]
   1a95c:	b	1a9fc <ftello64@plt+0x9134>
   1a960:	ldr	r0, [fp, #-12]
   1a964:	and	r0, r0, #2
   1a968:	cmp	r0, #0
   1a96c:	beq	1a98c <ftello64@plt+0x90c4>
   1a970:	ldr	r0, [sp, #16]
   1a974:	movw	r1, #0
   1a978:	str	r1, [sp, #8]
   1a97c:	movw	r2, #2
   1a980:	ldr	r3, [sp, #8]
   1a984:	bl	11784 <setvbuf@plt>
   1a988:	str	r0, [sp, #4]
   1a98c:	ldr	r0, [sp, #16]
   1a990:	ldr	r1, [fp, #-12]
   1a994:	ldr	r2, [fp, #-16]
   1a998:	bl	1a508 <ftello64@plt+0x8c40>
   1a99c:	str	r0, [sp, #12]
   1a9a0:	ldr	r0, [sp, #16]
   1a9a4:	bl	3a1ac <ftello64@plt+0x288e4>
   1a9a8:	cmp	r0, #0
   1a9ac:	beq	1a9f4 <ftello64@plt+0x912c>
   1a9b0:	ldr	r0, [sp, #12]
   1a9b4:	movw	r1, #0
   1a9b8:	cmp	r0, r1
   1a9bc:	beq	1a9e8 <ftello64@plt+0x9120>
   1a9c0:	ldr	r0, [fp, #-12]
   1a9c4:	and	r0, r0, #2
   1a9c8:	cmp	r0, #0
   1a9cc:	beq	1a9e0 <ftello64@plt+0x9118>
   1a9d0:	ldr	r0, [sp, #12]
   1a9d4:	ldr	r1, [fp, #-16]
   1a9d8:	ldr	r1, [r1]
   1a9dc:	bl	11850 <explicit_bzero@plt>
   1a9e0:	ldr	r0, [sp, #12]
   1a9e4:	bl	17178 <ftello64@plt+0x58b0>
   1a9e8:	movw	r0, #0
   1a9ec:	str	r0, [fp, #-4]
   1a9f0:	b	1a9fc <ftello64@plt+0x9134>
   1a9f4:	ldr	r0, [sp, #12]
   1a9f8:	str	r0, [fp, #-4]
   1a9fc:	ldr	r0, [fp, #-4]
   1aa00:	mov	sp, fp
   1aa04:	pop	{fp, pc}
   1aa08:	push	{fp, lr}
   1aa0c:	mov	fp, sp
   1aa10:	sub	sp, sp, #24
   1aa14:	str	r0, [fp, #-8]
   1aa18:	str	r1, [sp, #12]
   1aa1c:	str	r2, [sp, #8]
   1aa20:	movw	r0, #2364	; 0x93c
   1aa24:	movt	r0, #5
   1aa28:	ldr	r0, [r0]
   1aa2c:	and	r0, r0, #33554432	; 0x2000000
   1aa30:	ldr	r1, [sp, #8]
   1aa34:	ldrb	r2, [r1, #28]
   1aa38:	and	r2, r2, #239	; 0xef
   1aa3c:	orr	r0, r2, r0, lsr #21
   1aa40:	strb	r0, [r1, #28]
   1aa44:	ldr	r0, [sp, #8]
   1aa48:	ldrb	r1, [r0, #28]
   1aa4c:	and	r1, r1, #127	; 0x7f
   1aa50:	movw	r2, #128	; 0x80
   1aa54:	orr	r1, r1, r2
   1aa58:	strb	r1, [r0, #28]
   1aa5c:	ldr	r0, [sp, #8]
   1aa60:	ldr	r1, [fp, #-8]
   1aa64:	ldr	r2, [sp, #12]
   1aa68:	movw	r3, #2364	; 0x93c
   1aa6c:	movt	r3, #5
   1aa70:	ldr	r3, [r3]
   1aa74:	bl	1aac8 <ftello64@plt+0x9200>
   1aa78:	str	r0, [sp, #4]
   1aa7c:	ldr	r0, [sp, #4]
   1aa80:	cmp	r0, #0
   1aa84:	bne	1aa94 <ftello64@plt+0x91cc>
   1aa88:	movw	r0, #0
   1aa8c:	str	r0, [fp, #-4]
   1aa90:	b	1aabc <ftello64@plt+0x91f4>
   1aa94:	ldr	r0, [sp, #4]
   1aa98:	movw	r1, #63348	; 0xf774
   1aa9c:	movt	r1, #3
   1aaa0:	add	r0, r1, r0, lsl #2
   1aaa4:	ldr	r0, [r0]
   1aaa8:	movw	r1, #62964	; 0xf5f4
   1aaac:	movt	r1, #3
   1aab0:	add	r0, r1, r0
   1aab4:	bl	11730 <gettext@plt>
   1aab8:	str	r0, [fp, #-4]
   1aabc:	ldr	r0, [fp, #-4]
   1aac0:	mov	sp, fp
   1aac4:	pop	{fp, pc}
   1aac8:	push	{r4, sl, fp, lr}
   1aacc:	add	fp, sp, #8
   1aad0:	sub	sp, sp, #144	; 0x90
   1aad4:	str	r0, [fp, #-16]
   1aad8:	str	r1, [fp, #-20]	; 0xffffffec
   1aadc:	str	r2, [fp, #-24]	; 0xffffffe8
   1aae0:	str	r3, [fp, #-28]	; 0xffffffe4
   1aae4:	mov	r0, #0
   1aae8:	str	r0, [fp, #-32]	; 0xffffffe0
   1aaec:	ldr	r1, [fp, #-16]
   1aaf0:	ldrb	r2, [r1, #28]
   1aaf4:	and	r2, r2, #247	; 0xf7
   1aaf8:	strb	r2, [r1, #28]
   1aafc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1ab00:	ldr	r2, [fp, #-16]
   1ab04:	str	r1, [r2, #12]
   1ab08:	ldr	r1, [fp, #-16]
   1ab0c:	ldrb	r2, [r1, #28]
   1ab10:	and	r2, r2, #191	; 0xbf
   1ab14:	strb	r2, [r1, #28]
   1ab18:	ldr	r1, [fp, #-16]
   1ab1c:	ldrb	r2, [r1, #28]
   1ab20:	and	r2, r2, #223	; 0xdf
   1ab24:	strb	r2, [r1, #28]
   1ab28:	ldr	r1, [fp, #-16]
   1ab2c:	str	r0, [r1, #8]
   1ab30:	ldr	r1, [fp, #-16]
   1ab34:	str	r0, [r1, #24]
   1ab38:	ldr	r0, [fp, #-16]
   1ab3c:	ldrb	r1, [r0, #28]
   1ab40:	and	r1, r1, #254	; 0xfe
   1ab44:	strb	r1, [r0, #28]
   1ab48:	ldr	r0, [fp, #-16]
   1ab4c:	ldrb	r1, [r0, #28]
   1ab50:	bic	r1, r1, #6
   1ab54:	strb	r1, [r0, #28]
   1ab58:	ldr	r0, [fp, #-16]
   1ab5c:	ldr	r0, [r0]
   1ab60:	str	r0, [fp, #-36]	; 0xffffffdc
   1ab64:	ldr	r0, [fp, #-16]
   1ab68:	ldr	r0, [r0, #4]
   1ab6c:	cmp	r0, #160	; 0xa0
   1ab70:	bcs	1abbc <ftello64@plt+0x92f4>
   1ab74:	ldr	r0, [fp, #-16]
   1ab78:	ldr	r0, [r0]
   1ab7c:	movw	r1, #160	; 0xa0
   1ab80:	bl	38af8 <ftello64@plt+0x27230>
   1ab84:	str	r0, [fp, #-36]	; 0xffffffdc
   1ab88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ab8c:	movw	r1, #0
   1ab90:	cmp	r0, r1
   1ab94:	bne	1aba4 <ftello64@plt+0x92dc>
   1ab98:	movw	r0, #12
   1ab9c:	str	r0, [fp, #-12]
   1aba0:	b	1ae94 <ftello64@plt+0x95cc>
   1aba4:	ldr	r0, [fp, #-16]
   1aba8:	movw	r1, #160	; 0xa0
   1abac:	str	r1, [r0, #4]
   1abb0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1abb4:	ldr	r1, [fp, #-16]
   1abb8:	str	r0, [r1]
   1abbc:	ldr	r0, [fp, #-16]
   1abc0:	movw	r1, #160	; 0xa0
   1abc4:	str	r1, [r0, #8]
   1abc8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1abcc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1abd0:	bl	1d8cc <ftello64@plt+0xc004>
   1abd4:	str	r0, [fp, #-32]	; 0xffffffe0
   1abd8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1abdc:	cmp	r0, #0
   1abe0:	movw	r0, #0
   1abe4:	str	r0, [sp, #28]
   1abe8:	bne	1ac4c <ftello64@plt+0x9384>
   1abec:	movw	r0, #0
   1abf0:	movt	r0, #0
   1abf4:	cmp	r0, #0
   1abf8:	bne	1ac14 <ftello64@plt+0x934c>
   1abfc:	b	1ac00 <ftello64@plt+0x9338>
   1ac00:	movw	r0, #0
   1ac04:	movt	r0, #0
   1ac08:	cmp	r0, #0
   1ac0c:	beq	1ac2c <ftello64@plt+0x9364>
   1ac10:	b	1ac14 <ftello64@plt+0x934c>
   1ac14:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ac18:	add	r0, r0, #136	; 0x88
   1ac1c:	movw	r1, #0
   1ac20:	bl	115c8 <pthread_mutex_init@plt>
   1ac24:	str	r0, [sp, #24]
   1ac28:	b	1ac38 <ftello64@plt+0x9370>
   1ac2c:	movw	r0, #0
   1ac30:	str	r0, [sp, #24]
   1ac34:	b	1ac38 <ftello64@plt+0x9370>
   1ac38:	ldr	r0, [sp, #24]
   1ac3c:	cmp	r0, #0
   1ac40:	movw	r0, #0
   1ac44:	movne	r0, #1
   1ac48:	str	r0, [sp, #28]
   1ac4c:	ldr	r0, [sp, #28]
   1ac50:	tst	r0, #1
   1ac54:	beq	1ac60 <ftello64@plt+0x9398>
   1ac58:	movw	r0, #12
   1ac5c:	str	r0, [fp, #-32]	; 0xffffffe0
   1ac60:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ac64:	cmp	r0, #0
   1ac68:	beq	1ac94 <ftello64@plt+0x93cc>
   1ac6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ac70:	bl	1badc <ftello64@plt+0xa214>
   1ac74:	ldr	r0, [fp, #-16]
   1ac78:	movw	lr, #0
   1ac7c:	str	lr, [r0]
   1ac80:	ldr	r0, [fp, #-16]
   1ac84:	str	lr, [r0, #4]
   1ac88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ac8c:	str	r0, [fp, #-12]
   1ac90:	b	1ae94 <ftello64@plt+0x95cc>
   1ac94:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ac98:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ac9c:	ldr	r0, [fp, #-16]
   1aca0:	ldr	r3, [r0, #20]
   1aca4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1aca8:	and	r0, r0, #4194304	; 0x400000
   1acac:	cmp	r0, #0
   1acb0:	movw	r0, #0
   1acb4:	movne	r0, #1
   1acb8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   1acbc:	add	lr, sp, #32
   1acc0:	str	r0, [sp, #20]
   1acc4:	mov	r0, lr
   1acc8:	ldr	lr, [sp, #20]
   1accc:	and	r4, lr, #1
   1acd0:	str	r4, [sp]
   1acd4:	str	ip, [sp, #4]
   1acd8:	bl	1ded8 <ftello64@plt+0xc610>
   1acdc:	str	r0, [fp, #-32]	; 0xffffffe0
   1ace0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ace4:	cmp	r0, #0
   1ace8:	beq	1ad68 <ftello64@plt+0x94a0>
   1acec:	b	1acf0 <ftello64@plt+0x9428>
   1acf0:	ldr	r0, [fp, #-16]
   1acf4:	bl	1e0ec <ftello64@plt+0xc824>
   1acf8:	add	r0, sp, #32
   1acfc:	bl	1e184 <ftello64@plt+0xc8bc>
   1ad00:	movw	r0, #0
   1ad04:	movt	r0, #0
   1ad08:	cmp	r0, #0
   1ad0c:	bne	1ad28 <ftello64@plt+0x9460>
   1ad10:	b	1ad14 <ftello64@plt+0x944c>
   1ad14:	movw	r0, #0
   1ad18:	movt	r0, #0
   1ad1c:	cmp	r0, #0
   1ad20:	beq	1ad3c <ftello64@plt+0x9474>
   1ad24:	b	1ad28 <ftello64@plt+0x9460>
   1ad28:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ad2c:	add	r0, r0, #136	; 0x88
   1ad30:	bl	11550 <pthread_mutex_destroy@plt>
   1ad34:	str	r0, [sp, #16]
   1ad38:	b	1ad40 <ftello64@plt+0x9478>
   1ad3c:	b	1ad40 <ftello64@plt+0x9478>
   1ad40:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ad44:	bl	1badc <ftello64@plt+0xa214>
   1ad48:	ldr	r0, [fp, #-16]
   1ad4c:	movw	lr, #0
   1ad50:	str	lr, [r0]
   1ad54:	ldr	r0, [fp, #-16]
   1ad58:	str	lr, [r0, #4]
   1ad5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ad60:	str	r0, [fp, #-12]
   1ad64:	b	1ae94 <ftello64@plt+0x95cc>
   1ad68:	ldr	r0, [fp, #-16]
   1ad6c:	movw	r1, #0
   1ad70:	str	r1, [r0, #24]
   1ad74:	ldr	r1, [fp, #-16]
   1ad78:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ad7c:	add	r0, sp, #32
   1ad80:	sub	r3, fp, #32
   1ad84:	bl	1e1d0 <ftello64@plt+0xc908>
   1ad88:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ad8c:	str	r0, [r1, #52]	; 0x34
   1ad90:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ad94:	ldr	r0, [r0, #52]	; 0x34
   1ad98:	movw	r1, #0
   1ad9c:	cmp	r0, r1
   1ada0:	bne	1ada8 <ftello64@plt+0x94e0>
   1ada4:	b	1acf0 <ftello64@plt+0x9428>
   1ada8:	ldr	r0, [fp, #-16]
   1adac:	bl	1e34c <ftello64@plt+0xca84>
   1adb0:	str	r0, [fp, #-32]	; 0xffffffe0
   1adb4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1adb8:	cmp	r0, #0
   1adbc:	beq	1adc4 <ftello64@plt+0x94fc>
   1adc0:	b	1acf0 <ftello64@plt+0x9428>
   1adc4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1adc8:	ldrb	r0, [r0, #88]	; 0x58
   1adcc:	ubfx	r0, r0, #2, #1
   1add0:	and	r0, r0, #255	; 0xff
   1add4:	cmp	r0, #0
   1add8:	beq	1ae08 <ftello64@plt+0x9540>
   1addc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1ade0:	and	r0, r0, #4194304	; 0x400000
   1ade4:	cmp	r0, #0
   1ade8:	bne	1ae08 <ftello64@plt+0x9540>
   1adec:	ldr	r0, [fp, #-16]
   1adf0:	ldr	r0, [r0, #20]
   1adf4:	movw	r1, #0
   1adf8:	cmp	r0, r1
   1adfc:	bne	1ae08 <ftello64@plt+0x9540>
   1ae00:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ae04:	bl	1e724 <ftello64@plt+0xce5c>
   1ae08:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ae0c:	bl	1ea30 <ftello64@plt+0xd168>
   1ae10:	str	r0, [fp, #-32]	; 0xffffffe0
   1ae14:	ldr	r0, [fp, #-16]
   1ae18:	bl	1e0ec <ftello64@plt+0xc824>
   1ae1c:	add	r0, sp, #32
   1ae20:	bl	1e184 <ftello64@plt+0xc8bc>
   1ae24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ae28:	cmp	r0, #0
   1ae2c:	beq	1ae8c <ftello64@plt+0x95c4>
   1ae30:	movw	r0, #0
   1ae34:	movt	r0, #0
   1ae38:	cmp	r0, #0
   1ae3c:	bne	1ae58 <ftello64@plt+0x9590>
   1ae40:	b	1ae44 <ftello64@plt+0x957c>
   1ae44:	movw	r0, #0
   1ae48:	movt	r0, #0
   1ae4c:	cmp	r0, #0
   1ae50:	beq	1ae6c <ftello64@plt+0x95a4>
   1ae54:	b	1ae58 <ftello64@plt+0x9590>
   1ae58:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ae5c:	add	r0, r0, #136	; 0x88
   1ae60:	bl	11550 <pthread_mutex_destroy@plt>
   1ae64:	str	r0, [sp, #12]
   1ae68:	b	1ae70 <ftello64@plt+0x95a8>
   1ae6c:	b	1ae70 <ftello64@plt+0x95a8>
   1ae70:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ae74:	bl	1badc <ftello64@plt+0xa214>
   1ae78:	ldr	r0, [fp, #-16]
   1ae7c:	movw	lr, #0
   1ae80:	str	lr, [r0]
   1ae84:	ldr	r0, [fp, #-16]
   1ae88:	str	lr, [r0, #4]
   1ae8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ae90:	str	r0, [fp, #-12]
   1ae94:	ldr	r0, [fp, #-12]
   1ae98:	sub	sp, fp, #8
   1ae9c:	pop	{r4, sl, fp, pc}
   1aea0:	sub	sp, sp, #8
   1aea4:	str	r0, [sp, #4]
   1aea8:	movw	r0, #2364	; 0x93c
   1aeac:	movt	r0, #5
   1aeb0:	ldr	r1, [r0]
   1aeb4:	str	r1, [sp]
   1aeb8:	ldr	r1, [sp, #4]
   1aebc:	str	r1, [r0]
   1aec0:	ldr	r0, [sp]
   1aec4:	add	sp, sp, #8
   1aec8:	bx	lr
   1aecc:	push	{fp, lr}
   1aed0:	mov	fp, sp
   1aed4:	sub	sp, sp, #16
   1aed8:	str	r0, [fp, #-4]
   1aedc:	ldr	r0, [fp, #-4]
   1aee0:	ldr	r0, [r0]
   1aee4:	str	r0, [sp, #8]
   1aee8:	ldr	r0, [fp, #-4]
   1aeec:	ldr	r0, [r0, #16]
   1aef0:	str	r0, [sp, #4]
   1aef4:	ldr	r0, [sp, #4]
   1aef8:	movw	r1, #0
   1aefc:	and	r1, r1, #255	; 0xff
   1af00:	movw	r2, #256	; 0x100
   1af04:	bl	11790 <memset@plt>
   1af08:	ldr	r0, [fp, #-4]
   1af0c:	ldr	r1, [sp, #8]
   1af10:	ldr	r1, [r1, #36]	; 0x24
   1af14:	ldr	r2, [sp, #4]
   1af18:	bl	1afc4 <ftello64@plt+0x96fc>
   1af1c:	ldr	r0, [sp, #8]
   1af20:	ldr	r0, [r0, #36]	; 0x24
   1af24:	ldr	r1, [sp, #8]
   1af28:	ldr	r1, [r1, #40]	; 0x28
   1af2c:	cmp	r0, r1
   1af30:	beq	1af48 <ftello64@plt+0x9680>
   1af34:	ldr	r0, [fp, #-4]
   1af38:	ldr	r1, [sp, #8]
   1af3c:	ldr	r1, [r1, #40]	; 0x28
   1af40:	ldr	r2, [sp, #4]
   1af44:	bl	1afc4 <ftello64@plt+0x96fc>
   1af48:	ldr	r0, [sp, #8]
   1af4c:	ldr	r0, [r0, #36]	; 0x24
   1af50:	ldr	r1, [sp, #8]
   1af54:	ldr	r1, [r1, #44]	; 0x2c
   1af58:	cmp	r0, r1
   1af5c:	beq	1af74 <ftello64@plt+0x96ac>
   1af60:	ldr	r0, [fp, #-4]
   1af64:	ldr	r1, [sp, #8]
   1af68:	ldr	r1, [r1, #44]	; 0x2c
   1af6c:	ldr	r2, [sp, #4]
   1af70:	bl	1afc4 <ftello64@plt+0x96fc>
   1af74:	ldr	r0, [sp, #8]
   1af78:	ldr	r0, [r0, #36]	; 0x24
   1af7c:	ldr	r1, [sp, #8]
   1af80:	ldr	r1, [r1, #48]	; 0x30
   1af84:	cmp	r0, r1
   1af88:	beq	1afa0 <ftello64@plt+0x96d8>
   1af8c:	ldr	r0, [fp, #-4]
   1af90:	ldr	r1, [sp, #8]
   1af94:	ldr	r1, [r1, #48]	; 0x30
   1af98:	ldr	r2, [sp, #4]
   1af9c:	bl	1afc4 <ftello64@plt+0x96fc>
   1afa0:	ldr	r0, [fp, #-4]
   1afa4:	ldrb	r1, [r0, #28]
   1afa8:	bic	r1, r1, #8
   1afac:	movw	r2, #8
   1afb0:	orr	r1, r1, r2
   1afb4:	strb	r1, [r0, #28]
   1afb8:	movw	r0, #0
   1afbc:	mov	sp, fp
   1afc0:	pop	{fp, pc}
   1afc4:	push	{r4, r5, fp, lr}
   1afc8:	add	fp, sp, #8
   1afcc:	sub	sp, sp, #504	; 0x1f8
   1afd0:	str	r0, [fp, #-84]	; 0xffffffac
   1afd4:	str	r1, [fp, #-88]	; 0xffffffa8
   1afd8:	str	r2, [fp, #-92]	; 0xffffffa4
   1afdc:	ldr	r0, [fp, #-84]	; 0xffffffac
   1afe0:	ldr	r0, [r0]
   1afe4:	str	r0, [fp, #-96]	; 0xffffffa0
   1afe8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1afec:	ldr	r0, [r0, #92]	; 0x5c
   1aff0:	cmp	r0, #1
   1aff4:	movw	r0, #0
   1aff8:	str	r0, [sp, #60]	; 0x3c
   1affc:	bne	1b01c <ftello64@plt+0x9754>
   1b000:	ldr	r0, [fp, #-84]	; 0xffffffac
   1b004:	ldr	r0, [r0, #12]
   1b008:	and	r0, r0, #4194304	; 0x400000
   1b00c:	cmp	r0, #0
   1b010:	movw	r0, #0
   1b014:	movne	r0, #1
   1b018:	str	r0, [sp, #60]	; 0x3c
   1b01c:	ldr	r0, [sp, #60]	; 0x3c
   1b020:	and	r0, r0, #1
   1b024:	strb	r0, [fp, #-101]	; 0xffffff9b
   1b028:	movw	r0, #0
   1b02c:	str	r0, [fp, #-100]	; 0xffffff9c
   1b030:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1b034:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1b038:	ldr	r1, [r1, #8]
   1b03c:	cmp	r0, r1
   1b040:	bge	1b740 <ftello64@plt+0x9e78>
   1b044:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1b048:	ldr	r0, [r0, #12]
   1b04c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1b050:	ldr	r0, [r0, r1, lsl #2]
   1b054:	str	r0, [fp, #-108]	; 0xffffff94
   1b058:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b05c:	ldr	r0, [r0]
   1b060:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b064:	add	r0, r0, r1, lsl #3
   1b068:	ldr	r0, [r0, #4]
   1b06c:	and	r0, r0, #255	; 0xff
   1b070:	str	r0, [fp, #-112]	; 0xffffff90
   1b074:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b078:	cmp	r0, #1
   1b07c:	bne	1b2e0 <ftello64@plt+0x9a18>
   1b080:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b084:	ldrb	r1, [fp, #-101]	; 0xffffff9b
   1b088:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b08c:	ldr	r2, [r2]
   1b090:	ldr	r3, [fp, #-108]	; 0xffffff94
   1b094:	add	r2, r2, r3, lsl #3
   1b098:	ldrb	r2, [r2]
   1b09c:	str	r0, [fp, #-72]	; 0xffffffb8
   1b0a0:	and	r0, r1, #1
   1b0a4:	strb	r0, [fp, #-73]	; 0xffffffb7
   1b0a8:	str	r2, [fp, #-80]	; 0xffffffb0
   1b0ac:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1b0b0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1b0b4:	add	r0, r0, r1
   1b0b8:	movw	r1, #1
   1b0bc:	strb	r1, [r0]
   1b0c0:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   1b0c4:	tst	r0, #1
   1b0c8:	beq	1b0f0 <ftello64@plt+0x9828>
   1b0cc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1b0d0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1b0d4:	str	r0, [sp, #56]	; 0x38
   1b0d8:	mov	r0, r1
   1b0dc:	bl	115bc <tolower@plt>
   1b0e0:	ldr	r1, [sp, #56]	; 0x38
   1b0e4:	add	r0, r1, r0
   1b0e8:	movw	r1, #1
   1b0ec:	strb	r1, [r0]
   1b0f0:	ldr	r0, [fp, #-84]	; 0xffffffac
   1b0f4:	ldr	r0, [r0, #12]
   1b0f8:	and	r0, r0, #4194304	; 0x400000
   1b0fc:	cmp	r0, #0
   1b100:	beq	1b2dc <ftello64@plt+0x9a14>
   1b104:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b108:	ldr	r0, [r0, #92]	; 0x5c
   1b10c:	cmp	r0, #1
   1b110:	ble	1b2dc <ftello64@plt+0x9a14>
   1b114:	sub	r0, fp, #128	; 0x80
   1b118:	str	r0, [fp, #-132]	; 0xffffff7c
   1b11c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b120:	ldr	r0, [r0]
   1b124:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b128:	add	r0, r0, r1, lsl #3
   1b12c:	ldrb	r0, [r0]
   1b130:	ldr	r1, [fp, #-132]	; 0xffffff7c
   1b134:	add	r2, r1, #1
   1b138:	str	r2, [fp, #-132]	; 0xffffff7c
   1b13c:	strb	r0, [r1]
   1b140:	ldr	r0, [fp, #-108]	; 0xffffff94
   1b144:	add	r0, r0, #1
   1b148:	str	r0, [fp, #-108]	; 0xffffff94
   1b14c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1b150:	ldr	r1, [r1, #8]
   1b154:	cmp	r0, r1
   1b158:	movw	r0, #0
   1b15c:	str	r0, [sp, #52]	; 0x34
   1b160:	bcs	1b1b8 <ftello64@plt+0x98f0>
   1b164:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b168:	ldr	r0, [r0]
   1b16c:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b170:	add	r0, r0, r1, lsl #3
   1b174:	ldr	r0, [r0, #4]
   1b178:	and	r0, r0, #255	; 0xff
   1b17c:	cmp	r0, #1
   1b180:	movw	r0, #0
   1b184:	str	r0, [sp, #52]	; 0x34
   1b188:	bne	1b1b8 <ftello64@plt+0x98f0>
   1b18c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b190:	ldr	r0, [r0]
   1b194:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b198:	add	r0, r0, r1, lsl #3
   1b19c:	ldr	r0, [r0, #4]
   1b1a0:	lsr	r0, r0, #21
   1b1a4:	and	r0, r0, #1
   1b1a8:	cmp	r0, #0
   1b1ac:	movw	r0, #0
   1b1b0:	movne	r0, #1
   1b1b4:	str	r0, [sp, #52]	; 0x34
   1b1b8:	ldr	r0, [sp, #52]	; 0x34
   1b1bc:	tst	r0, #1
   1b1c0:	beq	1b1ec <ftello64@plt+0x9924>
   1b1c4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b1c8:	ldr	r0, [r0]
   1b1cc:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b1d0:	add	r0, r0, r1, lsl #3
   1b1d4:	ldrb	r0, [r0]
   1b1d8:	ldr	r1, [fp, #-132]	; 0xffffff7c
   1b1dc:	add	r2, r1, #1
   1b1e0:	str	r2, [fp, #-132]	; 0xffffff7c
   1b1e4:	strb	r0, [r1]
   1b1e8:	b	1b140 <ftello64@plt+0x9878>
   1b1ec:	sub	r0, fp, #128	; 0x80
   1b1f0:	sub	r1, fp, #144	; 0x90
   1b1f4:	mov	r2, r1
   1b1f8:	str	r0, [sp, #48]	; 0x30
   1b1fc:	mov	r0, r2
   1b200:	movw	r2, #0
   1b204:	and	r2, r2, #255	; 0xff
   1b208:	str	r1, [sp, #44]	; 0x2c
   1b20c:	mov	r1, r2
   1b210:	movw	r2, #8
   1b214:	bl	11790 <memset@plt>
   1b218:	ldr	r0, [fp, #-132]	; 0xffffff7c
   1b21c:	ldr	r1, [sp, #48]	; 0x30
   1b220:	sub	r2, r0, r1
   1b224:	sub	r0, fp, #136	; 0x88
   1b228:	ldr	r3, [sp, #44]	; 0x2c
   1b22c:	bl	3a9a4 <ftello64@plt+0x290dc>
   1b230:	sub	r1, fp, #128	; 0x80
   1b234:	ldr	r2, [fp, #-132]	; 0xffffff7c
   1b238:	sub	r1, r2, r1
   1b23c:	cmp	r0, r1
   1b240:	bne	1b2d8 <ftello64@plt+0x9a10>
   1b244:	sub	r0, fp, #128	; 0x80
   1b248:	ldr	r1, [fp, #-136]	; 0xffffff78
   1b24c:	str	r0, [sp, #40]	; 0x28
   1b250:	mov	r0, r1
   1b254:	bl	115d4 <towlower@plt>
   1b258:	ldr	r1, [sp, #40]	; 0x28
   1b25c:	str	r0, [sp, #36]	; 0x24
   1b260:	mov	r0, r1
   1b264:	ldr	r1, [sp, #36]	; 0x24
   1b268:	sub	r2, fp, #144	; 0x90
   1b26c:	bl	11508 <wcrtomb@plt>
   1b270:	cmn	r0, #1
   1b274:	beq	1b2d8 <ftello64@plt+0x9a10>
   1b278:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b27c:	ldrb	r1, [fp, #-128]	; 0xffffff80
   1b280:	str	r0, [fp, #-60]	; 0xffffffc4
   1b284:	movw	r0, #0
   1b288:	strb	r0, [fp, #-61]	; 0xffffffc3
   1b28c:	str	r1, [fp, #-68]	; 0xffffffbc
   1b290:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1b294:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1b298:	add	r0, r0, r1
   1b29c:	movw	r1, #1
   1b2a0:	strb	r1, [r0]
   1b2a4:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   1b2a8:	tst	r0, #1
   1b2ac:	beq	1b2d4 <ftello64@plt+0x9a0c>
   1b2b0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1b2b4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1b2b8:	str	r0, [sp, #32]
   1b2bc:	mov	r0, r1
   1b2c0:	bl	115bc <tolower@plt>
   1b2c4:	ldr	r1, [sp, #32]
   1b2c8:	add	r0, r1, r0
   1b2cc:	movw	r1, #1
   1b2d0:	strb	r1, [r0]
   1b2d4:	b	1b2d8 <ftello64@plt+0x9a10>
   1b2d8:	b	1b2dc <ftello64@plt+0x9a14>
   1b2dc:	b	1b72c <ftello64@plt+0x9e64>
   1b2e0:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b2e4:	cmp	r0, #3
   1b2e8:	bne	1b3f0 <ftello64@plt+0x9b28>
   1b2ec:	movw	r0, #0
   1b2f0:	str	r0, [fp, #-148]	; 0xffffff6c
   1b2f4:	str	r0, [fp, #-152]	; 0xffffff68
   1b2f8:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1b2fc:	cmp	r0, #8
   1b300:	bge	1b3ec <ftello64@plt+0x9b24>
   1b304:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b308:	ldr	r0, [r0]
   1b30c:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b310:	ldr	r0, [r0, r1, lsl #3]
   1b314:	ldr	r1, [fp, #-148]	; 0xffffff6c
   1b318:	add	r0, r0, r1, lsl #2
   1b31c:	ldr	r0, [r0]
   1b320:	str	r0, [fp, #-160]	; 0xffffff60
   1b324:	movw	r0, #0
   1b328:	str	r0, [fp, #-156]	; 0xffffff64
   1b32c:	ldr	r0, [fp, #-156]	; 0xffffff64
   1b330:	cmp	r0, #32
   1b334:	bge	1b3d8 <ftello64@plt+0x9b10>
   1b338:	ldr	r0, [fp, #-160]	; 0xffffff60
   1b33c:	ldr	r1, [fp, #-156]	; 0xffffff64
   1b340:	movw	r2, #1
   1b344:	lsl	r1, r2, r1
   1b348:	and	r0, r0, r1
   1b34c:	cmp	r0, #0
   1b350:	beq	1b3b8 <ftello64@plt+0x9af0>
   1b354:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b358:	ldrb	r1, [fp, #-101]	; 0xffffff9b
   1b35c:	ldr	r2, [fp, #-152]	; 0xffffff68
   1b360:	str	r0, [fp, #-48]	; 0xffffffd0
   1b364:	and	r0, r1, #1
   1b368:	strb	r0, [fp, #-49]	; 0xffffffcf
   1b36c:	str	r2, [fp, #-56]	; 0xffffffc8
   1b370:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1b374:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1b378:	add	r0, r0, r1
   1b37c:	movw	r1, #1
   1b380:	strb	r1, [r0]
   1b384:	ldrb	r0, [fp, #-49]	; 0xffffffcf
   1b388:	tst	r0, #1
   1b38c:	beq	1b3b4 <ftello64@plt+0x9aec>
   1b390:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1b394:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1b398:	str	r0, [sp, #28]
   1b39c:	mov	r0, r1
   1b3a0:	bl	115bc <tolower@plt>
   1b3a4:	ldr	r1, [sp, #28]
   1b3a8:	add	r0, r1, r0
   1b3ac:	movw	r1, #1
   1b3b0:	strb	r1, [r0]
   1b3b4:	b	1b3b8 <ftello64@plt+0x9af0>
   1b3b8:	b	1b3bc <ftello64@plt+0x9af4>
   1b3bc:	ldr	r0, [fp, #-156]	; 0xffffff64
   1b3c0:	add	r0, r0, #1
   1b3c4:	str	r0, [fp, #-156]	; 0xffffff64
   1b3c8:	ldr	r0, [fp, #-152]	; 0xffffff68
   1b3cc:	add	r0, r0, #1
   1b3d0:	str	r0, [fp, #-152]	; 0xffffff68
   1b3d4:	b	1b32c <ftello64@plt+0x9a64>
   1b3d8:	b	1b3dc <ftello64@plt+0x9b14>
   1b3dc:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1b3e0:	add	r0, r0, #1
   1b3e4:	str	r0, [fp, #-148]	; 0xffffff6c
   1b3e8:	b	1b2f8 <ftello64@plt+0x9a30>
   1b3ec:	b	1b728 <ftello64@plt+0x9e60>
   1b3f0:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b3f4:	cmp	r0, #6
   1b3f8:	bne	1b6c0 <ftello64@plt+0x9df8>
   1b3fc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b400:	ldr	r0, [r0]
   1b404:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b408:	add	r0, r0, r1, lsl #3
   1b40c:	ldr	r0, [r0]
   1b410:	str	r0, [fp, #-164]	; 0xffffff5c
   1b414:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b418:	ldr	r0, [r0, #92]	; 0x5c
   1b41c:	cmp	r0, #1
   1b420:	ble	1b524 <ftello64@plt+0x9c5c>
   1b424:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1b428:	ldr	r0, [r0, #36]	; 0x24
   1b42c:	cmp	r0, #0
   1b430:	bne	1b45c <ftello64@plt+0x9b94>
   1b434:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1b438:	ldrb	r0, [r0, #16]
   1b43c:	and	r0, r0, #1
   1b440:	and	r0, r0, #255	; 0xff
   1b444:	cmp	r0, #0
   1b448:	bne	1b45c <ftello64@plt+0x9b94>
   1b44c:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1b450:	ldr	r0, [r0, #32]
   1b454:	cmp	r0, #0
   1b458:	beq	1b524 <ftello64@plt+0x9c5c>
   1b45c:	movw	r0, #0
   1b460:	strb	r0, [fp, #-169]	; 0xffffff57
   1b464:	sub	r0, fp, #180	; 0xb4
   1b468:	mov	r1, r0
   1b46c:	str	r0, [sp, #24]
   1b470:	mov	r0, r1
   1b474:	movw	r1, #0
   1b478:	and	r1, r1, #255	; 0xff
   1b47c:	movw	r2, #8
   1b480:	bl	11790 <memset@plt>
   1b484:	movw	r0, #0
   1b488:	sub	r1, fp, #169	; 0xa9
   1b48c:	movw	r2, #1
   1b490:	ldr	r3, [sp, #24]
   1b494:	bl	3a9a4 <ftello64@plt+0x290dc>
   1b498:	cmn	r0, #2
   1b49c:	bne	1b500 <ftello64@plt+0x9c38>
   1b4a0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b4a4:	ldrb	r1, [fp, #-169]	; 0xffffff57
   1b4a8:	str	r0, [fp, #-36]	; 0xffffffdc
   1b4ac:	movw	r0, #0
   1b4b0:	strb	r0, [fp, #-37]	; 0xffffffdb
   1b4b4:	str	r1, [fp, #-44]	; 0xffffffd4
   1b4b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b4bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b4c0:	add	r0, r0, r1
   1b4c4:	movw	r1, #1
   1b4c8:	strb	r1, [r0]
   1b4cc:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   1b4d0:	tst	r0, #1
   1b4d4:	beq	1b4fc <ftello64@plt+0x9c34>
   1b4d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b4dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b4e0:	str	r0, [sp, #20]
   1b4e4:	mov	r0, r1
   1b4e8:	bl	115bc <tolower@plt>
   1b4ec:	ldr	r1, [sp, #20]
   1b4f0:	add	r0, r1, r0
   1b4f4:	movw	r1, #1
   1b4f8:	strb	r1, [r0]
   1b4fc:	b	1b500 <ftello64@plt+0x9c38>
   1b500:	b	1b504 <ftello64@plt+0x9c3c>
   1b504:	ldrb	r0, [fp, #-169]	; 0xffffff57
   1b508:	movw	r1, #1
   1b50c:	add	r0, r0, r1
   1b510:	strb	r0, [fp, #-169]	; 0xffffff57
   1b514:	and	r0, r0, #255	; 0xff
   1b518:	cmp	r0, #0
   1b51c:	bne	1b464 <ftello64@plt+0x9b9c>
   1b520:	b	1b6bc <ftello64@plt+0x9df4>
   1b524:	movw	r0, #0
   1b528:	str	r0, [fp, #-168]	; 0xffffff58
   1b52c:	ldr	r0, [fp, #-168]	; 0xffffff58
   1b530:	ldr	r1, [fp, #-164]	; 0xffffff5c
   1b534:	ldr	r1, [r1, #20]
   1b538:	cmp	r0, r1
   1b53c:	bge	1b6b8 <ftello64@plt+0x9df0>
   1b540:	mov	r0, #0
   1b544:	str	r0, [sp, #68]	; 0x44
   1b548:	str	r0, [sp, #64]	; 0x40
   1b54c:	add	r0, sp, #76	; 0x4c
   1b550:	ldr	r1, [fp, #-164]	; 0xffffff5c
   1b554:	ldr	r1, [r1]
   1b558:	ldr	r2, [fp, #-168]	; 0xffffff58
   1b55c:	add	r1, r1, r2, lsl #2
   1b560:	ldr	r1, [r1]
   1b564:	add	r2, sp, #64	; 0x40
   1b568:	bl	11508 <wcrtomb@plt>
   1b56c:	cmn	r0, #1
   1b570:	beq	1b5d8 <ftello64@plt+0x9d10>
   1b574:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b578:	ldrb	r1, [fp, #-101]	; 0xffffff9b
   1b57c:	ldrb	r2, [sp, #76]	; 0x4c
   1b580:	str	r0, [fp, #-24]	; 0xffffffe8
   1b584:	and	r0, r1, #1
   1b588:	strb	r0, [fp, #-25]	; 0xffffffe7
   1b58c:	str	r2, [fp, #-32]	; 0xffffffe0
   1b590:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b594:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1b598:	add	r0, r0, r1
   1b59c:	movw	r1, #1
   1b5a0:	strb	r1, [r0]
   1b5a4:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   1b5a8:	tst	r0, #1
   1b5ac:	beq	1b5d4 <ftello64@plt+0x9d0c>
   1b5b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b5b4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1b5b8:	str	r0, [sp, #16]
   1b5bc:	mov	r0, r1
   1b5c0:	bl	115bc <tolower@plt>
   1b5c4:	ldr	r1, [sp, #16]
   1b5c8:	add	r0, r1, r0
   1b5cc:	movw	r1, #1
   1b5d0:	strb	r1, [r0]
   1b5d4:	b	1b5d8 <ftello64@plt+0x9d10>
   1b5d8:	ldr	r0, [fp, #-84]	; 0xffffffac
   1b5dc:	ldr	r0, [r0, #12]
   1b5e0:	and	r0, r0, #4194304	; 0x400000
   1b5e4:	cmp	r0, #0
   1b5e8:	beq	1b6a4 <ftello64@plt+0x9ddc>
   1b5ec:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b5f0:	ldr	r0, [r0, #92]	; 0x5c
   1b5f4:	cmp	r0, #1
   1b5f8:	ble	1b6a4 <ftello64@plt+0x9ddc>
   1b5fc:	add	r0, sp, #76	; 0x4c
   1b600:	ldr	r1, [fp, #-164]	; 0xffffff5c
   1b604:	ldr	r1, [r1]
   1b608:	ldr	r2, [fp, #-168]	; 0xffffff58
   1b60c:	add	r1, r1, r2, lsl #2
   1b610:	ldr	r1, [r1]
   1b614:	str	r0, [sp, #12]
   1b618:	mov	r0, r1
   1b61c:	bl	115d4 <towlower@plt>
   1b620:	ldr	r1, [sp, #12]
   1b624:	str	r0, [sp, #8]
   1b628:	mov	r0, r1
   1b62c:	ldr	r1, [sp, #8]
   1b630:	add	r2, sp, #64	; 0x40
   1b634:	bl	11508 <wcrtomb@plt>
   1b638:	cmn	r0, #1
   1b63c:	beq	1b6a0 <ftello64@plt+0x9dd8>
   1b640:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b644:	ldrb	r1, [sp, #76]	; 0x4c
   1b648:	str	r0, [fp, #-12]
   1b64c:	movw	r0, #0
   1b650:	strb	r0, [fp, #-13]
   1b654:	str	r1, [fp, #-20]	; 0xffffffec
   1b658:	ldr	r0, [fp, #-12]
   1b65c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b660:	add	r0, r0, r1
   1b664:	movw	r1, #1
   1b668:	strb	r1, [r0]
   1b66c:	ldrb	r0, [fp, #-13]
   1b670:	tst	r0, #1
   1b674:	beq	1b69c <ftello64@plt+0x9dd4>
   1b678:	ldr	r0, [fp, #-12]
   1b67c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b680:	str	r0, [sp, #4]
   1b684:	mov	r0, r1
   1b688:	bl	115bc <tolower@plt>
   1b68c:	ldr	r1, [sp, #4]
   1b690:	add	r0, r1, r0
   1b694:	movw	r1, #1
   1b698:	strb	r1, [r0]
   1b69c:	b	1b6a0 <ftello64@plt+0x9dd8>
   1b6a0:	b	1b6a4 <ftello64@plt+0x9ddc>
   1b6a4:	b	1b6a8 <ftello64@plt+0x9de0>
   1b6a8:	ldr	r0, [fp, #-168]	; 0xffffff58
   1b6ac:	add	r0, r0, #1
   1b6b0:	str	r0, [fp, #-168]	; 0xffffff58
   1b6b4:	b	1b52c <ftello64@plt+0x9c64>
   1b6b8:	b	1b6bc <ftello64@plt+0x9df4>
   1b6bc:	b	1b724 <ftello64@plt+0x9e5c>
   1b6c0:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b6c4:	cmp	r0, #5
   1b6c8:	beq	1b6e4 <ftello64@plt+0x9e1c>
   1b6cc:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b6d0:	cmp	r0, #7
   1b6d4:	beq	1b6e4 <ftello64@plt+0x9e1c>
   1b6d8:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b6dc:	cmp	r0, #2
   1b6e0:	bne	1b720 <ftello64@plt+0x9e58>
   1b6e4:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b6e8:	movw	r1, #1
   1b6ec:	and	r1, r1, #255	; 0xff
   1b6f0:	movw	r2, #256	; 0x100
   1b6f4:	bl	11790 <memset@plt>
   1b6f8:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b6fc:	cmp	r0, #2
   1b700:	bne	1b71c <ftello64@plt+0x9e54>
   1b704:	ldr	r0, [fp, #-84]	; 0xffffffac
   1b708:	ldrb	r1, [r0, #28]
   1b70c:	bic	r1, r1, #1
   1b710:	movw	r2, #1
   1b714:	orr	r1, r1, r2
   1b718:	strb	r1, [r0, #28]
   1b71c:	b	1b740 <ftello64@plt+0x9e78>
   1b720:	b	1b724 <ftello64@plt+0x9e5c>
   1b724:	b	1b728 <ftello64@plt+0x9e60>
   1b728:	b	1b72c <ftello64@plt+0x9e64>
   1b72c:	b	1b730 <ftello64@plt+0x9e68>
   1b730:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1b734:	add	r0, r0, #1
   1b738:	str	r0, [fp, #-100]	; 0xffffff9c
   1b73c:	b	1b030 <ftello64@plt+0x9768>
   1b740:	sub	sp, fp, #8
   1b744:	pop	{r4, r5, fp, pc}
   1b748:	push	{fp, lr}
   1b74c:	mov	fp, sp
   1b750:	sub	sp, sp, #40	; 0x28
   1b754:	ldr	r3, [pc, #444]	; 1b918 <ftello64@plt+0xa050>
   1b758:	ldr	ip, [pc, #444]	; 1b91c <ftello64@plt+0xa054>
   1b75c:	str	r0, [fp, #-8]
   1b760:	str	r1, [fp, #-12]
   1b764:	str	r2, [fp, #-16]
   1b768:	ldr	r0, [fp, #-16]
   1b76c:	and	r0, r0, #1
   1b770:	cmp	r0, #0
   1b774:	movw	r0, #0
   1b778:	movne	r0, #1
   1b77c:	tst	r0, #1
   1b780:	movne	ip, r3
   1b784:	str	ip, [sp, #16]
   1b788:	ldr	r0, [fp, #-8]
   1b78c:	movw	r1, #0
   1b790:	str	r1, [r0]
   1b794:	ldr	r0, [fp, #-8]
   1b798:	str	r1, [r0, #4]
   1b79c:	ldr	r0, [fp, #-8]
   1b7a0:	str	r1, [r0, #8]
   1b7a4:	movw	r0, #256	; 0x100
   1b7a8:	bl	38a88 <ftello64@plt+0x271c0>
   1b7ac:	ldr	r1, [fp, #-8]
   1b7b0:	str	r0, [r1, #16]
   1b7b4:	ldr	r0, [fp, #-8]
   1b7b8:	ldr	r0, [r0, #16]
   1b7bc:	movw	r1, #0
   1b7c0:	cmp	r0, r1
   1b7c4:	bne	1b7d4 <ftello64@plt+0x9f0c>
   1b7c8:	movw	r0, #12
   1b7cc:	str	r0, [fp, #-4]
   1b7d0:	b	1b90c <ftello64@plt+0xa044>
   1b7d4:	ldr	r0, [pc, #324]	; 1b920 <ftello64@plt+0xa058>
   1b7d8:	ldr	r1, [fp, #-16]
   1b7dc:	and	r1, r1, #2
   1b7e0:	cmp	r1, #0
   1b7e4:	movw	r1, #0
   1b7e8:	movne	r1, #1
   1b7ec:	tst	r1, #1
   1b7f0:	moveq	r0, #0
   1b7f4:	ldr	r1, [sp, #16]
   1b7f8:	orr	r0, r1, r0
   1b7fc:	str	r0, [sp, #16]
   1b800:	ldr	r0, [fp, #-16]
   1b804:	and	r0, r0, #4
   1b808:	cmp	r0, #0
   1b80c:	beq	1b844 <ftello64@plt+0x9f7c>
   1b810:	ldr	r0, [sp, #16]
   1b814:	bic	r0, r0, #64	; 0x40
   1b818:	str	r0, [sp, #16]
   1b81c:	ldr	r0, [sp, #16]
   1b820:	orr	r0, r0, #256	; 0x100
   1b824:	str	r0, [sp, #16]
   1b828:	ldr	r0, [fp, #-8]
   1b82c:	ldrb	r1, [r0, #28]
   1b830:	and	r1, r1, #127	; 0x7f
   1b834:	movw	r2, #128	; 0x80
   1b838:	orr	r1, r1, r2
   1b83c:	strb	r1, [r0, #28]
   1b840:	b	1b854 <ftello64@plt+0x9f8c>
   1b844:	ldr	r0, [fp, #-8]
   1b848:	ldrb	r1, [r0, #28]
   1b84c:	and	r1, r1, #127	; 0x7f
   1b850:	strb	r1, [r0, #28]
   1b854:	ldrb	r0, [fp, #-16]
   1b858:	and	r0, r0, #8
   1b85c:	ldr	r1, [fp, #-8]
   1b860:	ldrb	r2, [r1, #28]
   1b864:	lsl	r0, r0, #1
   1b868:	bic	r2, r2, #16
   1b86c:	orr	r0, r2, r0
   1b870:	strb	r0, [r1, #28]
   1b874:	ldr	r0, [fp, #-8]
   1b878:	movw	r1, #0
   1b87c:	str	r1, [r0, #20]
   1b880:	ldr	r0, [fp, #-8]
   1b884:	ldr	r1, [fp, #-12]
   1b888:	ldr	r2, [fp, #-12]
   1b88c:	str	r0, [sp, #12]
   1b890:	mov	r0, r2
   1b894:	str	r1, [sp, #8]
   1b898:	bl	1173c <strlen@plt>
   1b89c:	ldr	r3, [sp, #16]
   1b8a0:	ldr	r1, [sp, #12]
   1b8a4:	str	r0, [sp, #4]
   1b8a8:	mov	r0, r1
   1b8ac:	ldr	r1, [sp, #8]
   1b8b0:	ldr	r2, [sp, #4]
   1b8b4:	bl	1aac8 <ftello64@plt+0x9200>
   1b8b8:	str	r0, [sp, #20]
   1b8bc:	ldr	r0, [sp, #20]
   1b8c0:	cmp	r0, #16
   1b8c4:	bne	1b8d0 <ftello64@plt+0xa008>
   1b8c8:	movw	r0, #8
   1b8cc:	str	r0, [sp, #20]
   1b8d0:	ldr	r0, [sp, #20]
   1b8d4:	cmp	r0, #0
   1b8d8:	bne	1b8ec <ftello64@plt+0xa024>
   1b8dc:	ldr	r0, [fp, #-8]
   1b8e0:	bl	1aecc <ftello64@plt+0x9604>
   1b8e4:	str	r0, [sp]
   1b8e8:	b	1b904 <ftello64@plt+0xa03c>
   1b8ec:	ldr	r0, [fp, #-8]
   1b8f0:	ldr	r0, [r0, #16]
   1b8f4:	bl	17178 <ftello64@plt+0x58b0>
   1b8f8:	ldr	r0, [fp, #-8]
   1b8fc:	movw	lr, #0
   1b900:	str	lr, [r0, #16]
   1b904:	ldr	r0, [sp, #20]
   1b908:	str	r0, [fp, #-4]
   1b90c:	ldr	r0, [fp, #-4]
   1b910:	mov	sp, fp
   1b914:	pop	{fp, pc}
   1b918:	strdeq	fp, [r3], -ip
   1b91c:	smlabteq	r1, r6, r2, r0
   1b920:	subeq	r0, r0, r0
   1b924:	push	{fp, lr}
   1b928:	mov	fp, sp
   1b92c:	sub	sp, sp, #40	; 0x28
   1b930:	str	r0, [fp, #-4]
   1b934:	str	r1, [fp, #-8]
   1b938:	str	r2, [fp, #-12]
   1b93c:	str	r3, [fp, #-16]
   1b940:	movw	r0, #17
   1b944:	str	r0, [sp, #12]
   1b948:	ldr	r0, [fp, #-4]
   1b94c:	cmp	r0, #0
   1b950:	movw	r0, #1
   1b954:	str	r0, [sp, #4]
   1b958:	blt	1b974 <ftello64@plt+0xa0ac>
   1b95c:	ldr	r0, [fp, #-4]
   1b960:	ldr	r1, [sp, #12]
   1b964:	cmp	r0, r1
   1b968:	movw	r0, #0
   1b96c:	movge	r0, #1
   1b970:	str	r0, [sp, #4]
   1b974:	ldr	r0, [sp, #4]
   1b978:	tst	r0, #1
   1b97c:	beq	1b984 <ftello64@plt+0xa0bc>
   1b980:	bl	1188c <abort@plt>
   1b984:	ldr	r0, [fp, #-4]
   1b988:	movw	r1, #63348	; 0xf774
   1b98c:	movt	r1, #3
   1b990:	add	r0, r1, r0, lsl #2
   1b994:	ldr	r0, [r0]
   1b998:	movw	r1, #62964	; 0xf5f4
   1b99c:	movt	r1, #3
   1b9a0:	add	r0, r1, r0
   1b9a4:	bl	11730 <gettext@plt>
   1b9a8:	str	r0, [sp, #20]
   1b9ac:	ldr	r0, [sp, #20]
   1b9b0:	bl	1173c <strlen@plt>
   1b9b4:	add	r0, r0, #1
   1b9b8:	str	r0, [sp, #16]
   1b9bc:	ldr	r0, [fp, #-16]
   1b9c0:	cmp	r0, #0
   1b9c4:	beq	1ba10 <ftello64@plt+0xa148>
   1b9c8:	ldr	r0, [sp, #16]
   1b9cc:	str	r0, [sp, #8]
   1b9d0:	ldr	r0, [sp, #16]
   1b9d4:	ldr	r1, [fp, #-16]
   1b9d8:	cmp	r0, r1
   1b9dc:	bls	1ba00 <ftello64@plt+0xa138>
   1b9e0:	ldr	r0, [fp, #-16]
   1b9e4:	sub	r0, r0, #1
   1b9e8:	str	r0, [sp, #8]
   1b9ec:	ldr	r0, [fp, #-12]
   1b9f0:	ldr	r1, [sp, #8]
   1b9f4:	add	r0, r0, r1
   1b9f8:	movw	r1, #0
   1b9fc:	strb	r1, [r0]
   1ba00:	ldr	r0, [fp, #-12]
   1ba04:	ldr	r1, [sp, #20]
   1ba08:	ldr	r2, [sp, #8]
   1ba0c:	bl	115b0 <memcpy@plt>
   1ba10:	ldr	r0, [sp, #16]
   1ba14:	mov	sp, fp
   1ba18:	pop	{fp, pc}
   1ba1c:	push	{fp, lr}
   1ba20:	mov	fp, sp
   1ba24:	sub	sp, sp, #16
   1ba28:	str	r0, [fp, #-4]
   1ba2c:	ldr	r0, [fp, #-4]
   1ba30:	ldr	r0, [r0]
   1ba34:	str	r0, [sp, #8]
   1ba38:	ldr	r0, [sp, #8]
   1ba3c:	movw	r1, #0
   1ba40:	cmp	r0, r1
   1ba44:	beq	1ba90 <ftello64@plt+0xa1c8>
   1ba48:	movw	r0, #0
   1ba4c:	movt	r0, #0
   1ba50:	cmp	r0, #0
   1ba54:	bne	1ba70 <ftello64@plt+0xa1a8>
   1ba58:	b	1ba5c <ftello64@plt+0xa194>
   1ba5c:	movw	r0, #0
   1ba60:	movt	r0, #0
   1ba64:	cmp	r0, #0
   1ba68:	beq	1ba84 <ftello64@plt+0xa1bc>
   1ba6c:	b	1ba70 <ftello64@plt+0xa1a8>
   1ba70:	ldr	r0, [sp, #8]
   1ba74:	add	r0, r0, #136	; 0x88
   1ba78:	bl	11550 <pthread_mutex_destroy@plt>
   1ba7c:	str	r0, [sp, #4]
   1ba80:	b	1ba88 <ftello64@plt+0xa1c0>
   1ba84:	b	1ba88 <ftello64@plt+0xa1c0>
   1ba88:	ldr	r0, [sp, #8]
   1ba8c:	bl	1badc <ftello64@plt+0xa214>
   1ba90:	ldr	r0, [fp, #-4]
   1ba94:	movw	r1, #0
   1ba98:	str	r1, [r0]
   1ba9c:	ldr	r0, [fp, #-4]
   1baa0:	str	r1, [r0, #4]
   1baa4:	ldr	r0, [fp, #-4]
   1baa8:	ldr	r0, [r0, #16]
   1baac:	bl	17178 <ftello64@plt+0x58b0>
   1bab0:	ldr	r0, [fp, #-4]
   1bab4:	movw	r1, #0
   1bab8:	str	r1, [r0, #16]
   1babc:	ldr	r0, [fp, #-4]
   1bac0:	ldr	r0, [r0, #20]
   1bac4:	bl	17178 <ftello64@plt+0x58b0>
   1bac8:	ldr	r0, [fp, #-4]
   1bacc:	movw	r1, #0
   1bad0:	str	r1, [r0, #20]
   1bad4:	mov	sp, fp
   1bad8:	pop	{fp, pc}
   1badc:	push	{fp, lr}
   1bae0:	mov	fp, sp
   1bae4:	sub	sp, sp, #24
   1bae8:	str	r0, [fp, #-4]
   1baec:	ldr	r0, [fp, #-4]
   1baf0:	ldr	r0, [r0]
   1baf4:	movw	r1, #0
   1baf8:	cmp	r0, r1
   1bafc:	beq	1bb44 <ftello64@plt+0xa27c>
   1bb00:	movw	r0, #0
   1bb04:	str	r0, [fp, #-8]
   1bb08:	ldr	r0, [fp, #-8]
   1bb0c:	ldr	r1, [fp, #-4]
   1bb10:	ldr	r1, [r1, #8]
   1bb14:	cmp	r0, r1
   1bb18:	bcs	1bb40 <ftello64@plt+0xa278>
   1bb1c:	ldr	r0, [fp, #-4]
   1bb20:	ldr	r0, [r0]
   1bb24:	ldr	r1, [fp, #-8]
   1bb28:	add	r0, r0, r1, lsl #3
   1bb2c:	bl	1d75c <ftello64@plt+0xbe94>
   1bb30:	ldr	r0, [fp, #-8]
   1bb34:	add	r0, r0, #1
   1bb38:	str	r0, [fp, #-8]
   1bb3c:	b	1bb08 <ftello64@plt+0xa240>
   1bb40:	b	1bb44 <ftello64@plt+0xa27c>
   1bb44:	ldr	r0, [fp, #-4]
   1bb48:	ldr	r0, [r0, #12]
   1bb4c:	bl	17178 <ftello64@plt+0x58b0>
   1bb50:	movw	r0, #0
   1bb54:	str	r0, [fp, #-8]
   1bb58:	ldr	r0, [fp, #-8]
   1bb5c:	ldr	r1, [fp, #-4]
   1bb60:	ldr	r1, [r1, #8]
   1bb64:	cmp	r0, r1
   1bb68:	bcs	1bc1c <ftello64@plt+0xa354>
   1bb6c:	ldr	r0, [fp, #-4]
   1bb70:	ldr	r0, [r0, #24]
   1bb74:	movw	r1, #0
   1bb78:	cmp	r0, r1
   1bb7c:	beq	1bba0 <ftello64@plt+0xa2d8>
   1bb80:	ldr	r0, [fp, #-4]
   1bb84:	ldr	r0, [r0, #24]
   1bb88:	ldr	r1, [fp, #-8]
   1bb8c:	movw	r2, #12
   1bb90:	mul	r1, r1, r2
   1bb94:	add	r0, r0, r1
   1bb98:	ldr	r0, [r0, #8]
   1bb9c:	bl	17178 <ftello64@plt+0x58b0>
   1bba0:	ldr	r0, [fp, #-4]
   1bba4:	ldr	r0, [r0, #28]
   1bba8:	movw	r1, #0
   1bbac:	cmp	r0, r1
   1bbb0:	beq	1bbd4 <ftello64@plt+0xa30c>
   1bbb4:	ldr	r0, [fp, #-4]
   1bbb8:	ldr	r0, [r0, #28]
   1bbbc:	ldr	r1, [fp, #-8]
   1bbc0:	movw	r2, #12
   1bbc4:	mul	r1, r1, r2
   1bbc8:	add	r0, r0, r1
   1bbcc:	ldr	r0, [r0, #8]
   1bbd0:	bl	17178 <ftello64@plt+0x58b0>
   1bbd4:	ldr	r0, [fp, #-4]
   1bbd8:	ldr	r0, [r0, #20]
   1bbdc:	movw	r1, #0
   1bbe0:	cmp	r0, r1
   1bbe4:	beq	1bc08 <ftello64@plt+0xa340>
   1bbe8:	ldr	r0, [fp, #-4]
   1bbec:	ldr	r0, [r0, #20]
   1bbf0:	ldr	r1, [fp, #-8]
   1bbf4:	movw	r2, #12
   1bbf8:	mul	r1, r1, r2
   1bbfc:	add	r0, r0, r1
   1bc00:	ldr	r0, [r0, #8]
   1bc04:	bl	17178 <ftello64@plt+0x58b0>
   1bc08:	b	1bc0c <ftello64@plt+0xa344>
   1bc0c:	ldr	r0, [fp, #-8]
   1bc10:	add	r0, r0, #1
   1bc14:	str	r0, [fp, #-8]
   1bc18:	b	1bb58 <ftello64@plt+0xa290>
   1bc1c:	ldr	r0, [fp, #-4]
   1bc20:	ldr	r0, [r0, #20]
   1bc24:	bl	17178 <ftello64@plt+0x58b0>
   1bc28:	ldr	r0, [fp, #-4]
   1bc2c:	ldr	r0, [r0, #24]
   1bc30:	bl	17178 <ftello64@plt+0x58b0>
   1bc34:	ldr	r0, [fp, #-4]
   1bc38:	ldr	r0, [r0, #28]
   1bc3c:	bl	17178 <ftello64@plt+0x58b0>
   1bc40:	ldr	r0, [fp, #-4]
   1bc44:	ldr	r0, [r0]
   1bc48:	bl	17178 <ftello64@plt+0x58b0>
   1bc4c:	ldr	r0, [fp, #-4]
   1bc50:	ldr	r0, [r0, #32]
   1bc54:	movw	lr, #0
   1bc58:	cmp	r0, lr
   1bc5c:	beq	1bd04 <ftello64@plt+0xa43c>
   1bc60:	movw	r0, #0
   1bc64:	str	r0, [fp, #-8]
   1bc68:	ldr	r0, [fp, #-8]
   1bc6c:	ldr	r1, [fp, #-4]
   1bc70:	ldr	r1, [r1, #68]	; 0x44
   1bc74:	cmp	r0, r1
   1bc78:	bhi	1bd00 <ftello64@plt+0xa438>
   1bc7c:	ldr	r0, [fp, #-4]
   1bc80:	ldr	r0, [r0, #32]
   1bc84:	ldr	r1, [fp, #-8]
   1bc88:	movw	r2, #12
   1bc8c:	mul	r1, r1, r2
   1bc90:	add	r0, r0, r1
   1bc94:	str	r0, [sp, #8]
   1bc98:	movw	r0, #0
   1bc9c:	str	r0, [sp, #12]
   1bca0:	ldr	r0, [sp, #12]
   1bca4:	ldr	r1, [sp, #8]
   1bca8:	ldr	r1, [r1]
   1bcac:	cmp	r0, r1
   1bcb0:	bge	1bce4 <ftello64@plt+0xa41c>
   1bcb4:	ldr	r0, [sp, #8]
   1bcb8:	ldr	r0, [r0, #8]
   1bcbc:	ldr	r1, [sp, #12]
   1bcc0:	add	r0, r0, r1, lsl #2
   1bcc4:	ldr	r0, [r0]
   1bcc8:	str	r0, [sp, #4]
   1bccc:	ldr	r0, [sp, #4]
   1bcd0:	bl	1d7ec <ftello64@plt+0xbf24>
   1bcd4:	ldr	r0, [sp, #12]
   1bcd8:	add	r0, r0, #1
   1bcdc:	str	r0, [sp, #12]
   1bce0:	b	1bca0 <ftello64@plt+0xa3d8>
   1bce4:	ldr	r0, [sp, #8]
   1bce8:	ldr	r0, [r0, #8]
   1bcec:	bl	17178 <ftello64@plt+0x58b0>
   1bcf0:	ldr	r0, [fp, #-8]
   1bcf4:	add	r0, r0, #1
   1bcf8:	str	r0, [fp, #-8]
   1bcfc:	b	1bc68 <ftello64@plt+0xa3a0>
   1bd00:	b	1bd04 <ftello64@plt+0xa43c>
   1bd04:	ldr	r0, [fp, #-4]
   1bd08:	ldr	r0, [r0, #32]
   1bd0c:	bl	17178 <ftello64@plt+0x58b0>
   1bd10:	ldr	r0, [fp, #-4]
   1bd14:	ldr	r0, [r0, #60]	; 0x3c
   1bd18:	movw	lr, #63416	; 0xf7b8
   1bd1c:	movt	lr, #3
   1bd20:	cmp	r0, lr
   1bd24:	beq	1bd34 <ftello64@plt+0xa46c>
   1bd28:	ldr	r0, [fp, #-4]
   1bd2c:	ldr	r0, [r0, #60]	; 0x3c
   1bd30:	bl	17178 <ftello64@plt+0x58b0>
   1bd34:	ldr	r0, [fp, #-4]
   1bd38:	ldr	r0, [r0, #132]	; 0x84
   1bd3c:	bl	17178 <ftello64@plt+0x58b0>
   1bd40:	ldr	r0, [fp, #-4]
   1bd44:	bl	17178 <ftello64@plt+0x58b0>
   1bd48:	mov	sp, fp
   1bd4c:	pop	{fp, pc}
   1bd50:	push	{r4, r5, r6, sl, fp, lr}
   1bd54:	add	fp, sp, #16
   1bd58:	sub	sp, sp, #72	; 0x48
   1bd5c:	ldr	ip, [fp, #8]
   1bd60:	str	r0, [fp, #-24]	; 0xffffffe8
   1bd64:	str	r1, [fp, #-28]	; 0xffffffe4
   1bd68:	str	r2, [fp, #-32]	; 0xffffffe0
   1bd6c:	str	r3, [fp, #-36]	; 0xffffffdc
   1bd70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bd74:	ldr	r0, [r0]
   1bd78:	str	r0, [sp, #36]	; 0x24
   1bd7c:	ldr	r0, [fp, #8]
   1bd80:	mvn	r1, #7
   1bd84:	and	r0, r0, r1
   1bd88:	cmp	r0, #0
   1bd8c:	str	ip, [sp, #32]
   1bd90:	beq	1bda0 <ftello64@plt+0xa4d8>
   1bd94:	movw	r0, #2
   1bd98:	str	r0, [fp, #-20]	; 0xffffffec
   1bd9c:	b	1bf10 <ftello64@plt+0xa648>
   1bda0:	ldr	r0, [fp, #8]
   1bda4:	and	r0, r0, #4
   1bda8:	cmp	r0, #0
   1bdac:	beq	1bdcc <ftello64@plt+0xa504>
   1bdb0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1bdb4:	ldr	r0, [r0]
   1bdb8:	str	r0, [sp, #44]	; 0x2c
   1bdbc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1bdc0:	ldr	r0, [r0, #4]
   1bdc4:	str	r0, [sp, #40]	; 0x28
   1bdc8:	b	1bde0 <ftello64@plt+0xa518>
   1bdcc:	movw	r0, #0
   1bdd0:	str	r0, [sp, #44]	; 0x2c
   1bdd4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bdd8:	bl	1173c <strlen@plt>
   1bddc:	str	r0, [sp, #40]	; 0x28
   1bde0:	movw	r0, #0
   1bde4:	movt	r0, #0
   1bde8:	cmp	r0, #0
   1bdec:	bne	1be08 <ftello64@plt+0xa540>
   1bdf0:	b	1bdf4 <ftello64@plt+0xa52c>
   1bdf4:	movw	r0, #0
   1bdf8:	movt	r0, #0
   1bdfc:	cmp	r0, #0
   1be00:	beq	1be1c <ftello64@plt+0xa554>
   1be04:	b	1be08 <ftello64@plt+0xa540>
   1be08:	ldr	r0, [sp, #36]	; 0x24
   1be0c:	add	r0, r0, #136	; 0x88
   1be10:	bl	1158c <pthread_mutex_lock@plt>
   1be14:	str	r0, [sp, #28]
   1be18:	b	1be20 <ftello64@plt+0xa558>
   1be1c:	b	1be20 <ftello64@plt+0xa558>
   1be20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1be24:	ldrb	r0, [r0, #28]
   1be28:	ubfx	r0, r0, #4, #1
   1be2c:	and	r0, r0, #255	; 0xff
   1be30:	cmp	r0, #0
   1be34:	beq	1be78 <ftello64@plt+0xa5b0>
   1be38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1be3c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1be40:	ldr	r2, [sp, #40]	; 0x28
   1be44:	ldr	r3, [sp, #44]	; 0x2c
   1be48:	ldr	ip, [sp, #40]	; 0x28
   1be4c:	ldr	lr, [sp, #40]	; 0x28
   1be50:	ldr	r4, [fp, #8]
   1be54:	str	ip, [sp]
   1be58:	str	lr, [sp, #4]
   1be5c:	movw	ip, #0
   1be60:	str	ip, [sp, #8]
   1be64:	str	ip, [sp, #12]
   1be68:	str	r4, [sp, #16]
   1be6c:	bl	1bf1c <ftello64@plt+0xa654>
   1be70:	str	r0, [fp, #-40]	; 0xffffffd8
   1be74:	b	1beb8 <ftello64@plt+0xa5f0>
   1be78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1be7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1be80:	ldr	r2, [sp, #40]	; 0x28
   1be84:	ldr	r3, [sp, #44]	; 0x2c
   1be88:	ldr	ip, [sp, #40]	; 0x28
   1be8c:	ldr	lr, [sp, #40]	; 0x28
   1be90:	ldr	r4, [fp, #-32]	; 0xffffffe0
   1be94:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1be98:	ldr	r6, [fp, #8]
   1be9c:	str	ip, [sp]
   1bea0:	str	lr, [sp, #4]
   1bea4:	str	r4, [sp, #8]
   1bea8:	str	r5, [sp, #12]
   1beac:	str	r6, [sp, #16]
   1beb0:	bl	1bf1c <ftello64@plt+0xa654>
   1beb4:	str	r0, [fp, #-40]	; 0xffffffd8
   1beb8:	movw	r0, #0
   1bebc:	movt	r0, #0
   1bec0:	cmp	r0, #0
   1bec4:	bne	1bee0 <ftello64@plt+0xa618>
   1bec8:	b	1becc <ftello64@plt+0xa604>
   1becc:	movw	r0, #0
   1bed0:	movt	r0, #0
   1bed4:	cmp	r0, #0
   1bed8:	beq	1bef4 <ftello64@plt+0xa62c>
   1bedc:	b	1bee0 <ftello64@plt+0xa618>
   1bee0:	ldr	r0, [sp, #36]	; 0x24
   1bee4:	add	r0, r0, #136	; 0x88
   1bee8:	bl	114cc <pthread_mutex_unlock@plt>
   1beec:	str	r0, [sp, #24]
   1bef0:	b	1bef8 <ftello64@plt+0xa630>
   1bef4:	b	1bef8 <ftello64@plt+0xa630>
   1bef8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1befc:	cmp	r0, #0
   1bf00:	movw	r0, #0
   1bf04:	movne	r0, #1
   1bf08:	and	r0, r0, #1
   1bf0c:	str	r0, [fp, #-20]	; 0xffffffec
   1bf10:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bf14:	sub	sp, fp, #16
   1bf18:	pop	{r4, r5, r6, sl, fp, pc}
   1bf1c:	push	{r4, r5, r6, sl, fp, lr}
   1bf20:	add	fp, sp, #16
   1bf24:	sub	sp, sp, #384	; 0x180
   1bf28:	ldr	ip, [fp, #24]
   1bf2c:	ldr	lr, [fp, #20]
   1bf30:	ldr	r4, [fp, #16]
   1bf34:	ldr	r5, [fp, #12]
   1bf38:	ldr	r6, [fp, #8]
   1bf3c:	str	r0, [fp, #-24]	; 0xffffffe8
   1bf40:	str	r1, [fp, #-28]	; 0xffffffe4
   1bf44:	str	r2, [fp, #-32]	; 0xffffffe0
   1bf48:	str	r3, [fp, #-36]	; 0xffffffdc
   1bf4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bf50:	ldr	r0, [r0]
   1bf54:	str	r0, [fp, #-44]	; 0xffffffd4
   1bf58:	mvn	r0, #0
   1bf5c:	str	r0, [fp, #-72]	; 0xffffffb8
   1bf60:	add	r0, sp, #180	; 0xb4
   1bf64:	mov	r1, #0
   1bf68:	mov	r2, #136	; 0x88
   1bf6c:	str	r6, [sp, #156]	; 0x9c
   1bf70:	str	lr, [sp, #152]	; 0x98
   1bf74:	str	r4, [sp, #148]	; 0x94
   1bf78:	str	r5, [sp, #144]	; 0x90
   1bf7c:	str	ip, [sp, #140]	; 0x8c
   1bf80:	bl	11790 <memset@plt>
   1bf84:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1bf88:	str	r1, [sp, #264]	; 0x108
   1bf8c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bf90:	ldr	r1, [r1, #16]
   1bf94:	movw	r2, #0
   1bf98:	cmp	r1, r2
   1bf9c:	str	r0, [sp, #136]	; 0x88
   1bfa0:	beq	1bff4 <ftello64@plt+0xa72c>
   1bfa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bfa8:	ldrb	r0, [r0, #28]
   1bfac:	ubfx	r0, r0, #3, #1
   1bfb0:	and	r0, r0, #255	; 0xff
   1bfb4:	cmp	r0, #0
   1bfb8:	beq	1bff4 <ftello64@plt+0xa72c>
   1bfbc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1bfc0:	ldr	r1, [fp, #8]
   1bfc4:	cmp	r0, r1
   1bfc8:	beq	1bff4 <ftello64@plt+0xa72c>
   1bfcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bfd0:	ldrb	r0, [r0, #28]
   1bfd4:	and	r0, r0, #1
   1bfd8:	and	r0, r0, #255	; 0xff
   1bfdc:	cmp	r0, #0
   1bfe0:	bne	1bff4 <ftello64@plt+0xa72c>
   1bfe4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bfe8:	ldr	r0, [r0, #16]
   1bfec:	str	r0, [sp, #132]	; 0x84
   1bff0:	b	1c000 <ftello64@plt+0xa738>
   1bff4:	movw	r0, #0
   1bff8:	str	r0, [sp, #132]	; 0x84
   1bffc:	b	1c000 <ftello64@plt+0xa738>
   1c000:	ldr	r0, [sp, #132]	; 0x84
   1c004:	str	r0, [sp, #176]	; 0xb0
   1c008:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c00c:	ldr	r0, [r0, #20]
   1c010:	str	r0, [sp, #172]	; 0xac
   1c014:	ldr	r0, [fp, #16]
   1c018:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c01c:	ldr	r1, [r1, #24]
   1c020:	cmp	r0, r1
   1c024:	bls	1c044 <ftello64@plt+0xa77c>
   1c028:	ldr	r0, [fp, #16]
   1c02c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c030:	ldr	r1, [r1, #24]
   1c034:	add	r1, r1, #1
   1c038:	sub	r0, r0, r1
   1c03c:	str	r0, [sp, #128]	; 0x80
   1c040:	b	1c050 <ftello64@plt+0xa788>
   1c044:	movw	r0, #0
   1c048:	str	r0, [sp, #128]	; 0x80
   1c04c:	b	1c050 <ftello64@plt+0xa788>
   1c050:	ldr	r0, [sp, #128]	; 0x80
   1c054:	str	r0, [fp, #-76]	; 0xffffffb4
   1c058:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1c05c:	ldr	r1, [fp, #16]
   1c060:	sub	r0, r1, r0
   1c064:	str	r0, [fp, #16]
   1c068:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c06c:	ldr	r0, [r0, #8]
   1c070:	cmp	r0, #0
   1c074:	movw	r0, #1
   1c078:	str	r0, [sp, #124]	; 0x7c
   1c07c:	beq	1c0f0 <ftello64@plt+0xa828>
   1c080:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c084:	ldr	r0, [r0, #36]	; 0x24
   1c088:	movw	r1, #0
   1c08c:	cmp	r0, r1
   1c090:	movw	r0, #1
   1c094:	str	r0, [sp, #124]	; 0x7c
   1c098:	beq	1c0f0 <ftello64@plt+0xa828>
   1c09c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c0a0:	ldr	r0, [r0, #40]	; 0x28
   1c0a4:	movw	r1, #0
   1c0a8:	cmp	r0, r1
   1c0ac:	movw	r0, #1
   1c0b0:	str	r0, [sp, #124]	; 0x7c
   1c0b4:	beq	1c0f0 <ftello64@plt+0xa828>
   1c0b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c0bc:	ldr	r0, [r0, #44]	; 0x2c
   1c0c0:	movw	r1, #0
   1c0c4:	cmp	r0, r1
   1c0c8:	movw	r0, #1
   1c0cc:	str	r0, [sp, #124]	; 0x7c
   1c0d0:	beq	1c0f0 <ftello64@plt+0xa828>
   1c0d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c0d8:	ldr	r0, [r0, #48]	; 0x30
   1c0dc:	movw	r1, #0
   1c0e0:	cmp	r0, r1
   1c0e4:	movw	r0, #0
   1c0e8:	moveq	r0, #1
   1c0ec:	str	r0, [sp, #124]	; 0x7c
   1c0f0:	ldr	r0, [sp, #124]	; 0x7c
   1c0f4:	tst	r0, #1
   1c0f8:	beq	1c108 <ftello64@plt+0xa840>
   1c0fc:	movw	r0, #1
   1c100:	str	r0, [fp, #-20]	; 0xffffffec
   1c104:	b	1ce24 <ftello64@plt+0xb55c>
   1c108:	ldr	r0, [fp, #8]
   1c10c:	movw	r1, #0
   1c110:	cmp	r1, r0
   1c114:	bgt	1c12c <ftello64@plt+0xa864>
   1c118:	ldr	r0, [fp, #8]
   1c11c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c120:	cmp	r0, r1
   1c124:	bgt	1c12c <ftello64@plt+0xa864>
   1c128:	b	1c12c <ftello64@plt+0xa864>
   1c12c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c130:	ldr	r0, [r0, #36]	; 0x24
   1c134:	ldr	r0, [r0, #8]
   1c138:	cmp	r0, #0
   1c13c:	bne	1c1b0 <ftello64@plt+0xa8e8>
   1c140:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c144:	ldr	r0, [r0, #40]	; 0x28
   1c148:	ldr	r0, [r0, #8]
   1c14c:	cmp	r0, #0
   1c150:	bne	1c1b0 <ftello64@plt+0xa8e8>
   1c154:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c158:	ldr	r0, [r0, #44]	; 0x2c
   1c15c:	ldr	r0, [r0, #8]
   1c160:	cmp	r0, #0
   1c164:	beq	1c180 <ftello64@plt+0xa8b8>
   1c168:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c16c:	ldrb	r0, [r0, #28]
   1c170:	lsr	r0, r0, #7
   1c174:	and	r0, r0, #255	; 0xff
   1c178:	cmp	r0, #0
   1c17c:	bne	1c1b0 <ftello64@plt+0xa8e8>
   1c180:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c184:	cmp	r0, #0
   1c188:	beq	1c1a4 <ftello64@plt+0xa8dc>
   1c18c:	ldr	r0, [fp, #8]
   1c190:	cmp	r0, #0
   1c194:	beq	1c1a4 <ftello64@plt+0xa8dc>
   1c198:	movw	r0, #1
   1c19c:	str	r0, [fp, #-20]	; 0xffffffec
   1c1a0:	b	1ce24 <ftello64@plt+0xb55c>
   1c1a4:	movw	r0, #0
   1c1a8:	str	r0, [fp, #8]
   1c1ac:	str	r0, [fp, #-36]	; 0xffffffdc
   1c1b0:	ldr	r0, [fp, #16]
   1c1b4:	cmp	r0, #0
   1c1b8:	movw	r0, #1
   1c1bc:	str	r0, [sp, #120]	; 0x78
   1c1c0:	bne	1c1dc <ftello64@plt+0xa914>
   1c1c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c1c8:	ldr	r0, [r0, #76]	; 0x4c
   1c1cc:	cmp	r0, #0
   1c1d0:	movw	r0, #0
   1c1d4:	movne	r0, #1
   1c1d8:	str	r0, [sp, #120]	; 0x78
   1c1dc:	ldr	r0, [sp, #120]	; 0x78
   1c1e0:	add	r1, sp, #180	; 0xb4
   1c1e4:	and	r0, r0, #1
   1c1e8:	strb	r0, [fp, #-57]	; 0xffffffc7
   1c1ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c1f0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c1f4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c1f8:	ldr	r3, [r3, #8]
   1c1fc:	add	r3, r3, #1
   1c200:	ldr	ip, [fp, #-24]	; 0xffffffe8
   1c204:	ldr	ip, [ip, #20]
   1c208:	ldr	lr, [fp, #-24]	; 0xffffffe8
   1c20c:	ldr	lr, [lr, #12]
   1c210:	and	lr, lr, #4194304	; 0x400000
   1c214:	cmp	lr, #0
   1c218:	movw	lr, #0
   1c21c:	movne	lr, #1
   1c220:	ldr	r4, [fp, #-44]	; 0xffffffd4
   1c224:	str	r0, [sp, #116]	; 0x74
   1c228:	mov	r0, r1
   1c22c:	ldr	r1, [sp, #116]	; 0x74
   1c230:	str	ip, [sp]
   1c234:	and	ip, lr, #1
   1c238:	str	ip, [sp, #4]
   1c23c:	str	r4, [sp, #8]
   1c240:	bl	28a40 <ftello64@plt+0x17178>
   1c244:	str	r0, [fp, #-40]	; 0xffffffd8
   1c248:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c24c:	cmp	r0, #0
   1c250:	beq	1c258 <ftello64@plt+0xa990>
   1c254:	b	1cdf4 <ftello64@plt+0xb52c>
   1c258:	ldr	r0, [fp, #12]
   1c25c:	str	r0, [sp, #236]	; 0xec
   1c260:	ldr	r0, [fp, #12]
   1c264:	str	r0, [sp, #232]	; 0xe8
   1c268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c26c:	ldrb	r0, [r0, #28]
   1c270:	lsr	r0, r0, #7
   1c274:	strb	r0, [sp, #257]	; 0x101
   1c278:	ldr	r1, [fp, #24]
   1c27c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c280:	ldr	r0, [r0, #76]	; 0x4c
   1c284:	lsl	r2, r0, #1
   1c288:	add	r0, sp, #180	; 0xb4
   1c28c:	bl	28bdc <ftello64@plt+0x17314>
   1c290:	str	r0, [fp, #-40]	; 0xffffffd8
   1c294:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c298:	cmp	r0, #0
   1c29c:	beq	1c2a4 <ftello64@plt+0xa9dc>
   1c2a0:	b	1cdf4 <ftello64@plt+0xb52c>
   1c2a4:	ldr	r0, [fp, #16]
   1c2a8:	cmp	r0, #1
   1c2ac:	bhi	1c2c8 <ftello64@plt+0xaa00>
   1c2b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c2b4:	ldrb	r0, [r0, #88]	; 0x58
   1c2b8:	ubfx	r0, r0, #1, #1
   1c2bc:	and	r0, r0, #255	; 0xff
   1c2c0:	cmp	r0, #0
   1c2c4:	beq	1c318 <ftello64@plt+0xaa50>
   1c2c8:	ldr	r0, [pc, #2912]	; 1ce30 <ftello64@plt+0xb568>
   1c2cc:	ldr	r1, [sp, #216]	; 0xd8
   1c2d0:	cmp	r0, r1
   1c2d4:	bhi	1c2e4 <ftello64@plt+0xaa1c>
   1c2d8:	movw	r0, #12
   1c2dc:	str	r0, [fp, #-40]	; 0xffffffd8
   1c2e0:	b	1cdf4 <ftello64@plt+0xb52c>
   1c2e4:	ldr	r0, [sp, #216]	; 0xd8
   1c2e8:	add	r0, r0, #1
   1c2ec:	lsl	r0, r0, #2
   1c2f0:	bl	38a88 <ftello64@plt+0x271c0>
   1c2f4:	str	r0, [sp, #280]	; 0x118
   1c2f8:	ldr	r0, [sp, #280]	; 0x118
   1c2fc:	movw	lr, #0
   1c300:	cmp	r0, lr
   1c304:	bne	1c314 <ftello64@plt+0xaa4c>
   1c308:	movw	r0, #12
   1c30c:	str	r0, [fp, #-40]	; 0xffffffd8
   1c310:	b	1cdf4 <ftello64@plt+0xb52c>
   1c314:	b	1c318 <ftello64@plt+0xaa50>
   1c318:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c31c:	str	r0, [fp, #-68]	; 0xffffffbc
   1c320:	ldr	r0, [fp, #24]
   1c324:	and	r0, r0, #1
   1c328:	cmp	r0, #0
   1c32c:	movw	r0, #0
   1c330:	movne	r0, #1
   1c334:	tst	r0, #1
   1c338:	movw	r0, #4
   1c33c:	moveq	r0, #6
   1c340:	str	r0, [sp, #240]	; 0xf0
   1c344:	ldr	r0, [fp, #8]
   1c348:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c34c:	cmp	r0, r1
   1c350:	movw	r0, #0
   1c354:	movlt	r0, #1
   1c358:	tst	r0, #1
   1c35c:	mvn	r0, #0
   1c360:	moveq	r0, #1
   1c364:	str	r0, [fp, #-56]	; 0xffffffc8
   1c368:	ldr	r0, [fp, #8]
   1c36c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c370:	cmp	r0, r1
   1c374:	bge	1c384 <ftello64@plt+0xaabc>
   1c378:	ldr	r0, [fp, #8]
   1c37c:	str	r0, [sp, #112]	; 0x70
   1c380:	b	1c38c <ftello64@plt+0xaac4>
   1c384:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c388:	str	r0, [sp, #112]	; 0x70
   1c38c:	ldr	r0, [sp, #112]	; 0x70
   1c390:	str	r0, [fp, #-48]	; 0xffffffd0
   1c394:	ldr	r0, [fp, #8]
   1c398:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c39c:	cmp	r0, r1
   1c3a0:	bge	1c3b0 <ftello64@plt+0xaae8>
   1c3a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c3a8:	str	r0, [sp, #108]	; 0x6c
   1c3ac:	b	1c3b8 <ftello64@plt+0xaaf0>
   1c3b0:	ldr	r0, [fp, #8]
   1c3b4:	str	r0, [sp, #108]	; 0x6c
   1c3b8:	ldr	r0, [sp, #108]	; 0x6c
   1c3bc:	str	r0, [fp, #-52]	; 0xffffffcc
   1c3c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c3c4:	ldr	r0, [r0, #92]	; 0x5c
   1c3c8:	cmp	r0, #1
   1c3cc:	movw	r0, #0
   1c3d0:	moveq	r0, #1
   1c3d4:	and	r0, r0, #1
   1c3d8:	strb	r0, [fp, #-77]	; 0xffffffb3
   1c3dc:	ldr	r0, [sp, #176]	; 0xb0
   1c3e0:	movw	r1, #0
   1c3e4:	cmp	r0, r1
   1c3e8:	beq	1c4a4 <ftello64@plt+0xabdc>
   1c3ec:	ldrb	r0, [fp, #-77]	; 0xffffffb3
   1c3f0:	tst	r0, #1
   1c3f4:	movw	r0, #1
   1c3f8:	str	r0, [sp, #104]	; 0x68
   1c3fc:	bne	1c444 <ftello64@plt+0xab7c>
   1c400:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c404:	ldr	r0, [r0, #12]
   1c408:	and	r0, r0, #4194304	; 0x400000
   1c40c:	cmp	r0, #0
   1c410:	movw	r0, #1
   1c414:	str	r0, [sp, #100]	; 0x64
   1c418:	bne	1c434 <ftello64@plt+0xab6c>
   1c41c:	ldr	r0, [sp, #172]	; 0xac
   1c420:	movw	r1, #0
   1c424:	cmp	r0, r1
   1c428:	movw	r0, #0
   1c42c:	movne	r0, #1
   1c430:	str	r0, [sp, #100]	; 0x64
   1c434:	ldr	r0, [sp, #100]	; 0x64
   1c438:	mvn	r1, #0
   1c43c:	eor	r0, r0, r1
   1c440:	str	r0, [sp, #104]	; 0x68
   1c444:	ldr	r0, [sp, #104]	; 0x68
   1c448:	tst	r0, #1
   1c44c:	movw	r0, #4
   1c450:	moveq	r0, #0
   1c454:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c458:	ldr	r2, [fp, #8]
   1c45c:	cmp	r1, r2
   1c460:	movw	r1, #0
   1c464:	movle	r1, #1
   1c468:	tst	r1, #1
   1c46c:	movw	r1, #2
   1c470:	moveq	r1, #0
   1c474:	orr	r0, r0, r1
   1c478:	ldr	r1, [sp, #172]	; 0xac
   1c47c:	movw	r2, #0
   1c480:	cmp	r1, r2
   1c484:	movw	r1, #0
   1c488:	movne	r1, #1
   1c48c:	tst	r1, #1
   1c490:	movw	r1, #1
   1c494:	moveq	r1, #0
   1c498:	orr	r0, r0, r1
   1c49c:	str	r0, [sp, #96]	; 0x60
   1c4a0:	b	1c4b0 <ftello64@plt+0xabe8>
   1c4a4:	movw	r0, #8
   1c4a8:	str	r0, [sp, #96]	; 0x60
   1c4ac:	b	1c4b0 <ftello64@plt+0xabe8>
   1c4b0:	ldr	r0, [sp, #96]	; 0x60
   1c4b4:	str	r0, [fp, #-64]	; 0xffffffc0
   1c4b8:	movw	r0, #1
   1c4bc:	str	r0, [fp, #-40]	; 0xffffffd8
   1c4c0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c4c4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1c4c8:	cmp	r0, r1
   1c4cc:	blt	1c4e0 <ftello64@plt+0xac18>
   1c4d0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1c4d4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c4d8:	cmp	r0, r1
   1c4dc:	bge	1c4e4 <ftello64@plt+0xac1c>
   1c4e0:	b	1cdf4 <ftello64@plt+0xb52c>
   1c4e4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c4e8:	sub	r0, r0, #4
   1c4ec:	cmp	r0, #4
   1c4f0:	str	r0, [sp, #92]	; 0x5c
   1c4f4:	bhi	1c77c <ftello64@plt+0xaeb4>
   1c4f8:	add	r0, pc, #8
   1c4fc:	ldr	r1, [sp, #92]	; 0x5c
   1c500:	ldr	r0, [r0, r1, lsl #2]
   1c504:	mov	pc, r0
   1c508:			; <UNDEFINED> instruction: 0x0001c6b0
   1c50c:			; <UNDEFINED> instruction: 0x0001c6b0
   1c510:	muleq	r1, ip, r5
   1c514:	andeq	ip, r1, r0, lsr #10
   1c518:	andeq	ip, r1, ip, lsl r5
   1c51c:	b	1c870 <ftello64@plt+0xafa8>
   1c520:	b	1c524 <ftello64@plt+0xac5c>
   1c524:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c528:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1c52c:	cmp	r0, r1
   1c530:	movw	r0, #0
   1c534:	str	r0, [sp, #88]	; 0x58
   1c538:	bge	1c57c <ftello64@plt+0xacb4>
   1c53c:	ldr	r0, [sp, #176]	; 0xb0
   1c540:	ldr	r1, [sp, #172]	; 0xac
   1c544:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c548:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c54c:	add	r2, r2, r3
   1c550:	ldrb	r2, [r2]
   1c554:	add	r1, r1, r2
   1c558:	ldrb	r1, [r1]
   1c55c:	add	r0, r0, r1
   1c560:	ldrsb	r0, [r0]
   1c564:	cmp	r0, #0
   1c568:	movw	r0, #0
   1c56c:	movne	r0, #1
   1c570:	mvn	r1, #0
   1c574:	eor	r0, r0, r1
   1c578:	str	r0, [sp, #88]	; 0x58
   1c57c:	ldr	r0, [sp, #88]	; 0x58
   1c580:	tst	r0, #1
   1c584:	beq	1c598 <ftello64@plt+0xacd0>
   1c588:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c58c:	add	r0, r0, #1
   1c590:	str	r0, [fp, #-68]	; 0xffffffbc
   1c594:	b	1c524 <ftello64@plt+0xac5c>
   1c598:	b	1c60c <ftello64@plt+0xad44>
   1c59c:	b	1c5a0 <ftello64@plt+0xacd8>
   1c5a0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c5a4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1c5a8:	cmp	r0, r1
   1c5ac:	movw	r0, #0
   1c5b0:	str	r0, [sp, #84]	; 0x54
   1c5b4:	bge	1c5ec <ftello64@plt+0xad24>
   1c5b8:	ldr	r0, [sp, #176]	; 0xb0
   1c5bc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c5c0:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1c5c4:	add	r1, r1, r2
   1c5c8:	ldrb	r1, [r1]
   1c5cc:	add	r0, r0, r1
   1c5d0:	ldrsb	r0, [r0]
   1c5d4:	cmp	r0, #0
   1c5d8:	movw	r0, #0
   1c5dc:	movne	r0, #1
   1c5e0:	mvn	r1, #0
   1c5e4:	eor	r0, r0, r1
   1c5e8:	str	r0, [sp, #84]	; 0x54
   1c5ec:	ldr	r0, [sp, #84]	; 0x54
   1c5f0:	tst	r0, #1
   1c5f4:	beq	1c608 <ftello64@plt+0xad40>
   1c5f8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c5fc:	add	r0, r0, #1
   1c600:	str	r0, [fp, #-68]	; 0xffffffbc
   1c604:	b	1c5a0 <ftello64@plt+0xacd8>
   1c608:	b	1c60c <ftello64@plt+0xad44>
   1c60c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c610:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1c614:	cmp	r0, r1
   1c618:	bne	1c6ac <ftello64@plt+0xade4>
   1c61c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c620:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c624:	cmp	r0, r1
   1c628:	blt	1c638 <ftello64@plt+0xad70>
   1c62c:	movw	r0, #0
   1c630:	str	r0, [sp, #80]	; 0x50
   1c634:	b	1c64c <ftello64@plt+0xad84>
   1c638:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c63c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c640:	add	r0, r0, r1
   1c644:	ldrb	r0, [r0]
   1c648:	str	r0, [sp, #80]	; 0x50
   1c64c:	ldr	r0, [sp, #80]	; 0x50
   1c650:	str	r0, [fp, #-84]	; 0xffffffac
   1c654:	ldr	r0, [sp, #176]	; 0xb0
   1c658:	ldr	r1, [sp, #172]	; 0xac
   1c65c:	movw	r2, #0
   1c660:	cmp	r1, r2
   1c664:	str	r0, [sp, #76]	; 0x4c
   1c668:	beq	1c684 <ftello64@plt+0xadbc>
   1c66c:	ldr	r0, [sp, #172]	; 0xac
   1c670:	ldr	r1, [fp, #-84]	; 0xffffffac
   1c674:	add	r0, r0, r1
   1c678:	ldrb	r0, [r0]
   1c67c:	str	r0, [sp, #72]	; 0x48
   1c680:	b	1c68c <ftello64@plt+0xadc4>
   1c684:	ldr	r0, [fp, #-84]	; 0xffffffac
   1c688:	str	r0, [sp, #72]	; 0x48
   1c68c:	ldr	r0, [sp, #72]	; 0x48
   1c690:	ldr	r1, [sp, #76]	; 0x4c
   1c694:	add	r0, r1, r0
   1c698:	ldrsb	r0, [r0]
   1c69c:	cmp	r0, #0
   1c6a0:	bne	1c6a8 <ftello64@plt+0xade0>
   1c6a4:	b	1cdf4 <ftello64@plt+0xb52c>
   1c6a8:	b	1c6ac <ftello64@plt+0xade4>
   1c6ac:	b	1c870 <ftello64@plt+0xafa8>
   1c6b0:	b	1c6b4 <ftello64@plt+0xadec>
   1c6b4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c6b8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1c6bc:	cmp	r0, r1
   1c6c0:	blt	1c764 <ftello64@plt+0xae9c>
   1c6c4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c6c8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c6cc:	cmp	r0, r1
   1c6d0:	blt	1c6e0 <ftello64@plt+0xae18>
   1c6d4:	movw	r0, #0
   1c6d8:	str	r0, [sp, #68]	; 0x44
   1c6dc:	b	1c6f4 <ftello64@plt+0xae2c>
   1c6e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c6e4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c6e8:	add	r0, r0, r1
   1c6ec:	ldrb	r0, [r0]
   1c6f0:	str	r0, [sp, #68]	; 0x44
   1c6f4:	ldr	r0, [sp, #68]	; 0x44
   1c6f8:	str	r0, [fp, #-84]	; 0xffffffac
   1c6fc:	ldr	r0, [sp, #176]	; 0xb0
   1c700:	ldr	r1, [sp, #172]	; 0xac
   1c704:	movw	r2, #0
   1c708:	cmp	r1, r2
   1c70c:	str	r0, [sp, #64]	; 0x40
   1c710:	beq	1c72c <ftello64@plt+0xae64>
   1c714:	ldr	r0, [sp, #172]	; 0xac
   1c718:	ldr	r1, [fp, #-84]	; 0xffffffac
   1c71c:	add	r0, r0, r1
   1c720:	ldrb	r0, [r0]
   1c724:	str	r0, [sp, #60]	; 0x3c
   1c728:	b	1c734 <ftello64@plt+0xae6c>
   1c72c:	ldr	r0, [fp, #-84]	; 0xffffffac
   1c730:	str	r0, [sp, #60]	; 0x3c
   1c734:	ldr	r0, [sp, #60]	; 0x3c
   1c738:	ldr	r1, [sp, #64]	; 0x40
   1c73c:	add	r0, r1, r0
   1c740:	ldrsb	r0, [r0]
   1c744:	cmp	r0, #0
   1c748:	beq	1c750 <ftello64@plt+0xae88>
   1c74c:	b	1c764 <ftello64@plt+0xae9c>
   1c750:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c754:	mvn	r1, #0
   1c758:	add	r0, r0, r1
   1c75c:	str	r0, [fp, #-68]	; 0xffffffbc
   1c760:	b	1c6b4 <ftello64@plt+0xadec>
   1c764:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c768:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1c76c:	cmp	r0, r1
   1c770:	bge	1c778 <ftello64@plt+0xaeb0>
   1c774:	b	1cdf4 <ftello64@plt+0xb52c>
   1c778:	b	1c870 <ftello64@plt+0xafa8>
   1c77c:	b	1c780 <ftello64@plt+0xaeb8>
   1c780:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c784:	ldr	r1, [sp, #204]	; 0xcc
   1c788:	sub	r0, r0, r1
   1c78c:	str	r0, [sp, #168]	; 0xa8
   1c790:	ldr	r0, [sp, #168]	; 0xa8
   1c794:	ldr	r1, [sp, #212]	; 0xd4
   1c798:	cmp	r0, r1
   1c79c:	bcc	1c7d4 <ftello64@plt+0xaf0c>
   1c7a0:	add	r0, sp, #180	; 0xb4
   1c7a4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c7a8:	ldr	r2, [fp, #24]
   1c7ac:	bl	28d2c <ftello64@plt+0x17464>
   1c7b0:	str	r0, [fp, #-40]	; 0xffffffd8
   1c7b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c7b8:	cmp	r0, #0
   1c7bc:	beq	1c7c4 <ftello64@plt+0xaefc>
   1c7c0:	b	1cdf4 <ftello64@plt+0xb52c>
   1c7c4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c7c8:	ldr	r1, [sp, #204]	; 0xcc
   1c7cc:	sub	r0, r0, r1
   1c7d0:	str	r0, [sp, #168]	; 0xa8
   1c7d4:	ldr	r0, [sp, #168]	; 0xa8
   1c7d8:	ldr	r1, [sp, #208]	; 0xd0
   1c7dc:	cmp	r0, r1
   1c7e0:	bcs	1c7fc <ftello64@plt+0xaf34>
   1c7e4:	ldr	r0, [sp, #184]	; 0xb8
   1c7e8:	ldr	r1, [sp, #168]	; 0xa8
   1c7ec:	add	r0, r0, r1
   1c7f0:	ldrb	r0, [r0]
   1c7f4:	str	r0, [sp, #56]	; 0x38
   1c7f8:	b	1c808 <ftello64@plt+0xaf40>
   1c7fc:	movw	r0, #0
   1c800:	str	r0, [sp, #56]	; 0x38
   1c804:	b	1c808 <ftello64@plt+0xaf40>
   1c808:	ldr	r0, [sp, #56]	; 0x38
   1c80c:	str	r0, [fp, #-84]	; 0xffffffac
   1c810:	ldr	r0, [sp, #176]	; 0xb0
   1c814:	ldr	r1, [fp, #-84]	; 0xffffffac
   1c818:	add	r0, r0, r1
   1c81c:	ldrsb	r0, [r0]
   1c820:	cmp	r0, #0
   1c824:	beq	1c82c <ftello64@plt+0xaf64>
   1c828:	b	1c86c <ftello64@plt+0xafa4>
   1c82c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c830:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c834:	add	r0, r1, r0
   1c838:	str	r0, [fp, #-68]	; 0xffffffbc
   1c83c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c840:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1c844:	cmp	r0, r1
   1c848:	blt	1c85c <ftello64@plt+0xaf94>
   1c84c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c850:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1c854:	cmp	r0, r1
   1c858:	ble	1c868 <ftello64@plt+0xafa0>
   1c85c:	movw	r0, #1
   1c860:	str	r0, [fp, #-40]	; 0xffffffd8
   1c864:	b	1cdf4 <ftello64@plt+0xb52c>
   1c868:	b	1c780 <ftello64@plt+0xaeb8>
   1c86c:	b	1c870 <ftello64@plt+0xafa8>
   1c870:	add	r0, sp, #180	; 0xb4
   1c874:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c878:	ldr	r2, [fp, #24]
   1c87c:	bl	28d2c <ftello64@plt+0x17464>
   1c880:	str	r0, [fp, #-40]	; 0xffffffd8
   1c884:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c888:	cmp	r0, #0
   1c88c:	beq	1c894 <ftello64@plt+0xafcc>
   1c890:	b	1cdf4 <ftello64@plt+0xb52c>
   1c894:	ldrb	r0, [fp, #-77]	; 0xffffffb3
   1c898:	tst	r0, #1
   1c89c:	bne	1c8c4 <ftello64@plt+0xaffc>
   1c8a0:	ldr	r0, [sp, #208]	; 0xd0
   1c8a4:	movw	r1, #0
   1c8a8:	cmp	r1, r0
   1c8ac:	beq	1c8c4 <ftello64@plt+0xaffc>
   1c8b0:	ldr	r0, [sp, #188]	; 0xbc
   1c8b4:	ldr	r0, [r0]
   1c8b8:	cmn	r0, #1
   1c8bc:	bne	1c8c4 <ftello64@plt+0xaffc>
   1c8c0:	b	1ca48 <ftello64@plt+0xb180>
   1c8c4:	movw	r0, #0
   1c8c8:	str	r0, [sp, #300]	; 0x12c
   1c8cc:	str	r0, [sp, #288]	; 0x120
   1c8d0:	str	r0, [sp, #284]	; 0x11c
   1c8d4:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1c8d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c8dc:	ldr	r2, [fp, #8]
   1c8e0:	cmp	r1, r2
   1c8e4:	str	r0, [sp, #52]	; 0x34
   1c8e8:	bgt	1c8f8 <ftello64@plt+0xb030>
   1c8ec:	sub	r0, fp, #68	; 0x44
   1c8f0:	str	r0, [sp, #48]	; 0x30
   1c8f4:	b	1c904 <ftello64@plt+0xb03c>
   1c8f8:	movw	r0, #0
   1c8fc:	str	r0, [sp, #48]	; 0x30
   1c900:	b	1c904 <ftello64@plt+0xb03c>
   1c904:	ldr	r0, [sp, #48]	; 0x30
   1c908:	add	r1, sp, #180	; 0xb4
   1c90c:	str	r0, [sp, #44]	; 0x2c
   1c910:	mov	r0, r1
   1c914:	ldr	r1, [sp, #52]	; 0x34
   1c918:	and	r1, r1, #1
   1c91c:	ldr	r2, [sp, #44]	; 0x2c
   1c920:	bl	29918 <ftello64@plt+0x18050>
   1c924:	str	r0, [fp, #-72]	; 0xffffffb8
   1c928:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c92c:	cmn	r0, #1
   1c930:	beq	1ca40 <ftello64@plt+0xb178>
   1c934:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c938:	cmn	r0, #2
   1c93c:	bne	1c94c <ftello64@plt+0xb084>
   1c940:	movw	r0, #12
   1c944:	str	r0, [fp, #-40]	; 0xffffffd8
   1c948:	b	1cdf4 <ftello64@plt+0xb52c>
   1c94c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c950:	str	r0, [sp, #272]	; 0x110
   1c954:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c958:	ldrb	r0, [r0, #28]
   1c95c:	ubfx	r0, r0, #4, #1
   1c960:	and	r0, r0, #255	; 0xff
   1c964:	cmp	r0, #0
   1c968:	bne	1c978 <ftello64@plt+0xb0b0>
   1c96c:	ldr	r0, [fp, #16]
   1c970:	cmp	r0, #1
   1c974:	bhi	1c988 <ftello64@plt+0xb0c0>
   1c978:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c97c:	ldr	r0, [r0, #76]	; 0x4c
   1c980:	cmp	r0, #0
   1c984:	beq	1c9b0 <ftello64@plt+0xb0e8>
   1c988:	ldr	r0, [sp, #280]	; 0x118
   1c98c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1c990:	add	r0, r0, r1, lsl #2
   1c994:	ldr	r0, [r0]
   1c998:	str	r0, [sp, #164]	; 0xa4
   1c99c:	ldr	r1, [sp, #164]	; 0xa4
   1c9a0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1c9a4:	add	r0, sp, #180	; 0xb4
   1c9a8:	bl	29ea4 <ftello64@plt+0x185dc>
   1c9ac:	str	r0, [sp, #276]	; 0x114
   1c9b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c9b4:	ldrb	r0, [r0, #28]
   1c9b8:	ubfx	r0, r0, #4, #1
   1c9bc:	and	r0, r0, #255	; 0xff
   1c9c0:	cmp	r0, #0
   1c9c4:	bne	1c9ec <ftello64@plt+0xb124>
   1c9c8:	ldr	r0, [fp, #16]
   1c9cc:	cmp	r0, #1
   1c9d0:	bls	1c9ec <ftello64@plt+0xb124>
   1c9d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c9d8:	ldrb	r0, [r0, #88]	; 0x58
   1c9dc:	and	r0, r0, #1
   1c9e0:	and	r0, r0, #255	; 0xff
   1c9e4:	cmp	r0, #0
   1c9e8:	bne	1c9fc <ftello64@plt+0xb134>
   1c9ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c9f0:	ldr	r0, [r0, #76]	; 0x4c
   1c9f4:	cmp	r0, #0
   1c9f8:	beq	1ca34 <ftello64@plt+0xb16c>
   1c9fc:	add	r0, sp, #180	; 0xb4
   1ca00:	bl	29f7c <ftello64@plt+0x186b4>
   1ca04:	str	r0, [fp, #-40]	; 0xffffffd8
   1ca08:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ca0c:	cmp	r0, #0
   1ca10:	bne	1ca18 <ftello64@plt+0xb150>
   1ca14:	b	1ca5c <ftello64@plt+0xb194>
   1ca18:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ca1c:	cmp	r0, #1
   1ca20:	beq	1ca28 <ftello64@plt+0xb160>
   1ca24:	b	1cdf4 <ftello64@plt+0xb52c>
   1ca28:	mvn	r0, #0
   1ca2c:	str	r0, [fp, #-72]	; 0xffffffb8
   1ca30:	b	1ca38 <ftello64@plt+0xb170>
   1ca34:	b	1ca5c <ftello64@plt+0xb194>
   1ca38:	b	1ca3c <ftello64@plt+0xb174>
   1ca3c:	b	1ca40 <ftello64@plt+0xb178>
   1ca40:	add	r0, sp, #180	; 0xb4
   1ca44:	bl	2a2c8 <ftello64@plt+0x18a00>
   1ca48:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1ca4c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ca50:	add	r0, r1, r0
   1ca54:	str	r0, [fp, #-68]	; 0xffffffbc
   1ca58:	b	1c4b8 <ftello64@plt+0xabf0>
   1ca5c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ca60:	cmn	r0, #1
   1ca64:	beq	1ca6c <ftello64@plt+0xb1a4>
   1ca68:	b	1ca6c <ftello64@plt+0xb1a4>
   1ca6c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ca70:	cmp	r0, #0
   1ca74:	bne	1ca7c <ftello64@plt+0xb1b4>
   1ca78:	b	1ca7c <ftello64@plt+0xb1b4>
   1ca7c:	ldr	r0, [fp, #16]
   1ca80:	cmp	r0, #0
   1ca84:	bls	1cdf0 <ftello64@plt+0xb528>
   1ca88:	movw	r0, #1
   1ca8c:	str	r0, [sp, #160]	; 0xa0
   1ca90:	ldr	r0, [sp, #160]	; 0xa0
   1ca94:	ldr	r1, [fp, #16]
   1ca98:	cmp	r0, r1
   1ca9c:	bcs	1cad8 <ftello64@plt+0xb210>
   1caa0:	ldr	r0, [fp, #20]
   1caa4:	ldr	r1, [sp, #160]	; 0xa0
   1caa8:	add	r0, r0, r1, lsl #3
   1caac:	mvn	r1, #0
   1cab0:	str	r1, [r0, #4]
   1cab4:	ldr	r0, [fp, #20]
   1cab8:	ldr	r1, [sp, #160]	; 0xa0
   1cabc:	add	r0, r0, r1, lsl #3
   1cac0:	mvn	r1, #0
   1cac4:	str	r1, [r0]
   1cac8:	ldr	r0, [sp, #160]	; 0xa0
   1cacc:	add	r0, r0, #1
   1cad0:	str	r0, [sp, #160]	; 0xa0
   1cad4:	b	1ca90 <ftello64@plt+0xb1c8>
   1cad8:	ldr	r0, [fp, #20]
   1cadc:	mov	r1, #0
   1cae0:	str	r1, [r0]
   1cae4:	ldr	r0, [sp, #272]	; 0x110
   1cae8:	ldr	r1, [fp, #20]
   1caec:	str	r0, [r1, #4]
   1caf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1caf4:	ldrb	r0, [r0, #28]
   1caf8:	ubfx	r0, r0, #4, #1
   1cafc:	and	r0, r0, #255	; 0xff
   1cb00:	cmp	r0, #0
   1cb04:	bne	1cba8 <ftello64@plt+0xb2e0>
   1cb08:	ldr	r0, [fp, #16]
   1cb0c:	cmp	r0, #1
   1cb10:	bls	1cba8 <ftello64@plt+0xb2e0>
   1cb14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cb18:	ldr	r2, [fp, #16]
   1cb1c:	ldr	r3, [fp, #20]
   1cb20:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1cb24:	ldrb	r1, [r1, #88]	; 0x58
   1cb28:	and	r1, r1, #1
   1cb2c:	and	r1, r1, #255	; 0xff
   1cb30:	cmp	r1, #0
   1cb34:	movw	r1, #0
   1cb38:	str	r0, [sp, #40]	; 0x28
   1cb3c:	str	r2, [sp, #36]	; 0x24
   1cb40:	str	r3, [sp, #32]
   1cb44:	str	r1, [sp, #28]
   1cb48:	beq	1cb64 <ftello64@plt+0xb29c>
   1cb4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1cb50:	ldr	r0, [r0, #76]	; 0x4c
   1cb54:	cmp	r0, #0
   1cb58:	movw	r0, #0
   1cb5c:	movgt	r0, #1
   1cb60:	str	r0, [sp, #28]
   1cb64:	ldr	r0, [sp, #28]
   1cb68:	ldr	r1, [sp, #40]	; 0x28
   1cb6c:	str	r0, [sp, #24]
   1cb70:	mov	r0, r1
   1cb74:	add	r1, sp, #180	; 0xb4
   1cb78:	ldr	r2, [sp, #36]	; 0x24
   1cb7c:	ldr	r3, [sp, #32]
   1cb80:	ldr	ip, [sp, #24]
   1cb84:	and	lr, ip, #1
   1cb88:	str	lr, [sp]
   1cb8c:	bl	2a3d4 <ftello64@plt+0x18b0c>
   1cb90:	str	r0, [fp, #-40]	; 0xffffffd8
   1cb94:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cb98:	cmp	r0, #0
   1cb9c:	beq	1cba4 <ftello64@plt+0xb2dc>
   1cba0:	b	1cdf4 <ftello64@plt+0xb52c>
   1cba4:	b	1cba8 <ftello64@plt+0xb2e0>
   1cba8:	movw	r0, #0
   1cbac:	str	r0, [sp, #160]	; 0xa0
   1cbb0:	ldr	r0, [sp, #160]	; 0xa0
   1cbb4:	ldr	r1, [fp, #16]
   1cbb8:	cmp	r0, r1
   1cbbc:	bcs	1ccdc <ftello64@plt+0xb414>
   1cbc0:	ldr	r0, [fp, #20]
   1cbc4:	ldr	r1, [sp, #160]	; 0xa0
   1cbc8:	add	r0, r0, r1, lsl #3
   1cbcc:	ldr	r0, [r0]
   1cbd0:	cmn	r0, #1
   1cbd4:	beq	1ccc8 <ftello64@plt+0xb400>
   1cbd8:	ldrb	r0, [sp, #256]	; 0x100
   1cbdc:	cmp	r0, #0
   1cbe0:	beq	1cc94 <ftello64@plt+0xb3cc>
   1cbe4:	ldr	r0, [fp, #20]
   1cbe8:	ldr	r1, [sp, #160]	; 0xa0
   1cbec:	add	r0, r0, r1, lsl #3
   1cbf0:	ldr	r0, [r0]
   1cbf4:	ldr	r1, [sp, #208]	; 0xd0
   1cbf8:	cmp	r0, r1
   1cbfc:	bne	1cc0c <ftello64@plt+0xb344>
   1cc00:	ldr	r0, [sp, #212]	; 0xd4
   1cc04:	str	r0, [sp, #20]
   1cc08:	b	1cc28 <ftello64@plt+0xb360>
   1cc0c:	ldr	r0, [sp, #192]	; 0xc0
   1cc10:	ldr	r1, [fp, #20]
   1cc14:	ldr	r2, [sp, #160]	; 0xa0
   1cc18:	ldr	r1, [r1, r2, lsl #3]
   1cc1c:	add	r0, r0, r1, lsl #2
   1cc20:	ldr	r0, [r0]
   1cc24:	str	r0, [sp, #20]
   1cc28:	ldr	r0, [sp, #20]
   1cc2c:	ldr	r1, [fp, #20]
   1cc30:	ldr	r2, [sp, #160]	; 0xa0
   1cc34:	str	r0, [r1, r2, lsl #3]
   1cc38:	ldr	r0, [fp, #20]
   1cc3c:	ldr	r1, [sp, #160]	; 0xa0
   1cc40:	add	r0, r0, r1, lsl #3
   1cc44:	ldr	r0, [r0, #4]
   1cc48:	ldr	r1, [sp, #208]	; 0xd0
   1cc4c:	cmp	r0, r1
   1cc50:	bne	1cc60 <ftello64@plt+0xb398>
   1cc54:	ldr	r0, [sp, #212]	; 0xd4
   1cc58:	str	r0, [sp, #16]
   1cc5c:	b	1cc80 <ftello64@plt+0xb3b8>
   1cc60:	ldr	r0, [sp, #192]	; 0xc0
   1cc64:	ldr	r1, [fp, #20]
   1cc68:	ldr	r2, [sp, #160]	; 0xa0
   1cc6c:	add	r1, r1, r2, lsl #3
   1cc70:	ldr	r1, [r1, #4]
   1cc74:	add	r0, r0, r1, lsl #2
   1cc78:	ldr	r0, [r0]
   1cc7c:	str	r0, [sp, #16]
   1cc80:	ldr	r0, [sp, #16]
   1cc84:	ldr	r1, [fp, #20]
   1cc88:	ldr	r2, [sp, #160]	; 0xa0
   1cc8c:	add	r1, r1, r2, lsl #3
   1cc90:	str	r0, [r1, #4]
   1cc94:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1cc98:	ldr	r1, [fp, #20]
   1cc9c:	ldr	r2, [sp, #160]	; 0xa0
   1cca0:	ldr	r3, [r1, r2, lsl #3]
   1cca4:	add	r0, r3, r0
   1cca8:	str	r0, [r1, r2, lsl #3]
   1ccac:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ccb0:	ldr	r1, [fp, #20]
   1ccb4:	ldr	r2, [sp, #160]	; 0xa0
   1ccb8:	add	r1, r1, r2, lsl #3
   1ccbc:	ldr	r2, [r1, #4]
   1ccc0:	add	r0, r2, r0
   1ccc4:	str	r0, [r1, #4]
   1ccc8:	b	1cccc <ftello64@plt+0xb404>
   1cccc:	ldr	r0, [sp, #160]	; 0xa0
   1ccd0:	add	r0, r0, #1
   1ccd4:	str	r0, [sp, #160]	; 0xa0
   1ccd8:	b	1cbb0 <ftello64@plt+0xb2e8>
   1ccdc:	movw	r0, #0
   1cce0:	str	r0, [sp, #160]	; 0xa0
   1cce4:	ldr	r0, [sp, #160]	; 0xa0
   1cce8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1ccec:	cmp	r0, r1
   1ccf0:	bge	1cd38 <ftello64@plt+0xb470>
   1ccf4:	ldr	r0, [fp, #20]
   1ccf8:	ldr	r1, [fp, #16]
   1ccfc:	ldr	r2, [sp, #160]	; 0xa0
   1cd00:	add	r1, r1, r2
   1cd04:	mvn	r2, #0
   1cd08:	str	r2, [r0, r1, lsl #3]
   1cd0c:	ldr	r0, [fp, #20]
   1cd10:	ldr	r1, [fp, #16]
   1cd14:	ldr	r2, [sp, #160]	; 0xa0
   1cd18:	add	r1, r1, r2
   1cd1c:	add	r0, r0, r1, lsl #3
   1cd20:	mvn	r1, #0
   1cd24:	str	r1, [r0, #4]
   1cd28:	ldr	r0, [sp, #160]	; 0xa0
   1cd2c:	add	r0, r0, #1
   1cd30:	str	r0, [sp, #160]	; 0xa0
   1cd34:	b	1cce4 <ftello64@plt+0xb41c>
   1cd38:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1cd3c:	ldr	r0, [r0, #132]	; 0x84
   1cd40:	movw	r1, #0
   1cd44:	cmp	r0, r1
   1cd48:	beq	1cdec <ftello64@plt+0xb524>
   1cd4c:	movw	r0, #0
   1cd50:	str	r0, [sp, #160]	; 0xa0
   1cd54:	ldr	r0, [sp, #160]	; 0xa0
   1cd58:	add	r0, r0, #1
   1cd5c:	ldr	r1, [fp, #16]
   1cd60:	cmp	r0, r1
   1cd64:	bcs	1cde8 <ftello64@plt+0xb520>
   1cd68:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1cd6c:	ldr	r0, [r0, #132]	; 0x84
   1cd70:	ldr	r1, [sp, #160]	; 0xa0
   1cd74:	add	r0, r0, r1, lsl #2
   1cd78:	ldr	r0, [r0]
   1cd7c:	ldr	r1, [sp, #160]	; 0xa0
   1cd80:	cmp	r0, r1
   1cd84:	beq	1cdd4 <ftello64@plt+0xb50c>
   1cd88:	ldr	r0, [fp, #20]
   1cd8c:	ldr	r1, [sp, #160]	; 0xa0
   1cd90:	add	r2, r0, r1, lsl #3
   1cd94:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1cd98:	ldr	r3, [r3, #132]	; 0x84
   1cd9c:	ldr	r1, [r3, r1, lsl #2]
   1cda0:	add	r0, r0, r1, lsl #3
   1cda4:	ldr	r0, [r0, #8]
   1cda8:	str	r0, [r2, #8]
   1cdac:	ldr	r0, [fp, #20]
   1cdb0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1cdb4:	ldr	r1, [r1, #132]	; 0x84
   1cdb8:	ldr	r2, [sp, #160]	; 0xa0
   1cdbc:	ldr	r1, [r1, r2, lsl #2]
   1cdc0:	add	r1, r0, r1, lsl #3
   1cdc4:	ldr	r1, [r1, #12]
   1cdc8:	add	r2, r2, #1
   1cdcc:	add	r0, r0, r2, lsl #3
   1cdd0:	str	r1, [r0, #4]
   1cdd4:	b	1cdd8 <ftello64@plt+0xb510>
   1cdd8:	ldr	r0, [sp, #160]	; 0xa0
   1cddc:	add	r0, r0, #1
   1cde0:	str	r0, [sp, #160]	; 0xa0
   1cde4:	b	1cd54 <ftello64@plt+0xb48c>
   1cde8:	b	1cdec <ftello64@plt+0xb524>
   1cdec:	b	1cdf0 <ftello64@plt+0xb528>
   1cdf0:	b	1cdf4 <ftello64@plt+0xb52c>
   1cdf4:	ldr	r0, [sp, #280]	; 0x118
   1cdf8:	bl	17178 <ftello64@plt+0x58b0>
   1cdfc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ce00:	ldr	r0, [r0, #76]	; 0x4c
   1ce04:	cmp	r0, #0
   1ce08:	beq	1ce14 <ftello64@plt+0xb54c>
   1ce0c:	add	r0, sp, #180	; 0xb4
   1ce10:	bl	2a7a8 <ftello64@plt+0x18ee0>
   1ce14:	add	r0, sp, #180	; 0xb4
   1ce18:	bl	1e184 <ftello64@plt+0xc8bc>
   1ce1c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ce20:	str	r0, [fp, #-20]	; 0xffffffec
   1ce24:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ce28:	sub	sp, fp, #16
   1ce2c:	pop	{r4, r5, r6, sl, fp, pc}
   1ce30:	svccc	0x00ffffff
   1ce34:	push	{r4, r5, fp, lr}
   1ce38:	add	fp, sp, #8
   1ce3c:	sub	sp, sp, #40	; 0x28
   1ce40:	ldr	ip, [fp, #8]
   1ce44:	str	r0, [fp, #-12]
   1ce48:	str	r1, [fp, #-16]
   1ce4c:	str	r2, [fp, #-20]	; 0xffffffec
   1ce50:	str	r3, [sp, #24]
   1ce54:	ldr	r0, [fp, #-12]
   1ce58:	ldr	r1, [fp, #-16]
   1ce5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ce60:	ldr	r3, [sp, #24]
   1ce64:	ldr	lr, [fp, #-20]	; 0xffffffec
   1ce68:	ldr	r4, [fp, #8]
   1ce6c:	movw	r5, #0
   1ce70:	str	r5, [sp]
   1ce74:	str	lr, [sp, #4]
   1ce78:	str	r4, [sp, #8]
   1ce7c:	movw	lr, #1
   1ce80:	and	lr, lr, #1
   1ce84:	str	lr, [sp, #12]
   1ce88:	str	ip, [sp, #20]
   1ce8c:	bl	1ce98 <ftello64@plt+0xb5d0>
   1ce90:	sub	sp, fp, #8
   1ce94:	pop	{r4, r5, fp, pc}
   1ce98:	push	{r4, r5, r6, sl, fp, lr}
   1ce9c:	add	fp, sp, #16
   1cea0:	sub	sp, sp, #120	; 0x78
   1cea4:	ldr	ip, [fp, #20]
   1cea8:	ldr	lr, [fp, #16]
   1ceac:	ldr	r4, [fp, #12]
   1ceb0:	ldr	r5, [fp, #8]
   1ceb4:	str	r0, [fp, #-24]	; 0xffffffe8
   1ceb8:	str	r1, [fp, #-28]	; 0xffffffe4
   1cebc:	str	r2, [fp, #-32]	; 0xffffffe0
   1cec0:	str	r3, [fp, #-36]	; 0xffffffdc
   1cec4:	and	r0, ip, #1
   1cec8:	strb	r0, [fp, #-37]	; 0xffffffdb
   1cecc:	movw	r0, #0
   1ced0:	str	r0, [fp, #-60]	; 0xffffffc4
   1ced4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ced8:	ldr	r0, [r0]
   1cedc:	str	r0, [fp, #-64]	; 0xffffffc0
   1cee0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cee4:	ldr	r1, [fp, #8]
   1cee8:	add	r0, r0, r1
   1ceec:	str	r0, [sp, #68]	; 0x44
   1cef0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cef4:	cmp	r0, #0
   1cef8:	movw	r0, #1
   1cefc:	str	r5, [sp, #64]	; 0x40
   1cf00:	str	r4, [sp, #60]	; 0x3c
   1cf04:	str	lr, [sp, #56]	; 0x38
   1cf08:	str	r0, [sp, #52]	; 0x34
   1cf0c:	blt	1cf28 <ftello64@plt+0xb660>
   1cf10:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cf14:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1cf18:	cmp	r0, r1
   1cf1c:	movw	r0, #0
   1cf20:	movgt	r0, #1
   1cf24:	str	r0, [sp, #52]	; 0x34
   1cf28:	ldr	r0, [sp, #52]	; 0x34
   1cf2c:	tst	r0, #1
   1cf30:	beq	1cf40 <ftello64@plt+0xb678>
   1cf34:	mvn	r0, #0
   1cf38:	str	r0, [fp, #-20]	; 0xffffffec
   1cf3c:	b	1d364 <ftello64@plt+0xba9c>
   1cf40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cf44:	ldr	r1, [sp, #68]	; 0x44
   1cf48:	cmp	r0, r1
   1cf4c:	movw	r0, #1
   1cf50:	str	r0, [sp, #48]	; 0x30
   1cf54:	blt	1cf90 <ftello64@plt+0xb6c8>
   1cf58:	ldr	r0, [fp, #8]
   1cf5c:	movw	r1, #0
   1cf60:	cmp	r1, r0
   1cf64:	movw	r0, #0
   1cf68:	str	r0, [sp, #44]	; 0x2c
   1cf6c:	bgt	1cf88 <ftello64@plt+0xb6c0>
   1cf70:	ldr	r0, [sp, #68]	; 0x44
   1cf74:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1cf78:	cmp	r0, r1
   1cf7c:	movw	r0, #0
   1cf80:	movlt	r0, #1
   1cf84:	str	r0, [sp, #44]	; 0x2c
   1cf88:	ldr	r0, [sp, #44]	; 0x2c
   1cf8c:	str	r0, [sp, #48]	; 0x30
   1cf90:	ldr	r0, [sp, #48]	; 0x30
   1cf94:	tst	r0, #1
   1cf98:	beq	1cfa8 <ftello64@plt+0xb6e0>
   1cf9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cfa0:	str	r0, [sp, #68]	; 0x44
   1cfa4:	b	1d008 <ftello64@plt+0xb740>
   1cfa8:	ldr	r0, [sp, #68]	; 0x44
   1cfac:	cmp	r0, #0
   1cfb0:	movw	r0, #1
   1cfb4:	str	r0, [sp, #40]	; 0x28
   1cfb8:	blt	1cff0 <ftello64@plt+0xb728>
   1cfbc:	ldr	r0, [fp, #8]
   1cfc0:	cmp	r0, #0
   1cfc4:	movw	r0, #0
   1cfc8:	str	r0, [sp, #36]	; 0x24
   1cfcc:	bge	1cfe8 <ftello64@plt+0xb720>
   1cfd0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cfd4:	ldr	r1, [sp, #68]	; 0x44
   1cfd8:	cmp	r0, r1
   1cfdc:	movw	r0, #0
   1cfe0:	movle	r0, #1
   1cfe4:	str	r0, [sp, #36]	; 0x24
   1cfe8:	ldr	r0, [sp, #36]	; 0x24
   1cfec:	str	r0, [sp, #40]	; 0x28
   1cff0:	ldr	r0, [sp, #40]	; 0x28
   1cff4:	tst	r0, #1
   1cff8:	beq	1d004 <ftello64@plt+0xb73c>
   1cffc:	movw	r0, #0
   1d000:	str	r0, [sp, #68]	; 0x44
   1d004:	b	1d008 <ftello64@plt+0xb740>
   1d008:	movw	r0, #0
   1d00c:	movt	r0, #0
   1d010:	cmp	r0, #0
   1d014:	bne	1d030 <ftello64@plt+0xb768>
   1d018:	b	1d01c <ftello64@plt+0xb754>
   1d01c:	movw	r0, #0
   1d020:	movt	r0, #0
   1d024:	cmp	r0, #0
   1d028:	beq	1d044 <ftello64@plt+0xb77c>
   1d02c:	b	1d030 <ftello64@plt+0xb768>
   1d030:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1d034:	add	r0, r0, #136	; 0x88
   1d038:	bl	1158c <pthread_mutex_lock@plt>
   1d03c:	str	r0, [sp, #32]
   1d040:	b	1d048 <ftello64@plt+0xb780>
   1d044:	b	1d048 <ftello64@plt+0xb780>
   1d048:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d04c:	ldrb	r0, [r0, #28]
   1d050:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1d054:	orr	r2, r1, #1
   1d058:	mov	r3, #1
   1d05c:	tst	r3, r0, lsr #5
   1d060:	movne	r1, r2
   1d064:	str	r1, [fp, #-60]	; 0xffffffc4
   1d068:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d06c:	ldrb	r0, [r0, #28]
   1d070:	ubfx	r0, r0, #6, #1
   1d074:	and	r0, r0, #255	; 0xff
   1d078:	cmp	r0, #0
   1d07c:	movw	r0, #0
   1d080:	movne	r0, #1
   1d084:	tst	r0, #1
   1d088:	movw	r0, #2
   1d08c:	moveq	r0, #0
   1d090:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1d094:	orr	r0, r1, r0
   1d098:	str	r0, [fp, #-60]	; 0xffffffc4
   1d09c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d0a0:	ldr	r1, [sp, #68]	; 0x44
   1d0a4:	cmp	r0, r1
   1d0a8:	bge	1d0e4 <ftello64@plt+0xb81c>
   1d0ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d0b0:	ldr	r0, [r0, #16]
   1d0b4:	movw	r1, #0
   1d0b8:	cmp	r0, r1
   1d0bc:	beq	1d0e4 <ftello64@plt+0xb81c>
   1d0c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d0c4:	ldrb	r0, [r0, #28]
   1d0c8:	ubfx	r0, r0, #3, #1
   1d0cc:	and	r0, r0, #255	; 0xff
   1d0d0:	cmp	r0, #0
   1d0d4:	bne	1d0e4 <ftello64@plt+0xb81c>
   1d0d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d0dc:	bl	1aecc <ftello64@plt+0x9604>
   1d0e0:	str	r0, [sp, #28]
   1d0e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d0e8:	ldrb	r0, [r0, #28]
   1d0ec:	ubfx	r0, r0, #4, #1
   1d0f0:	and	r0, r0, #255	; 0xff
   1d0f4:	cmp	r0, #0
   1d0f8:	beq	1d104 <ftello64@plt+0xb83c>
   1d0fc:	movw	r0, #0
   1d100:	str	r0, [fp, #16]
   1d104:	ldr	r0, [fp, #16]
   1d108:	movw	r1, #0
   1d10c:	cmp	r0, r1
   1d110:	bne	1d120 <ftello64@plt+0xb858>
   1d114:	movw	r0, #1
   1d118:	str	r0, [fp, #-52]	; 0xffffffcc
   1d11c:	b	1d1ac <ftello64@plt+0xb8e4>
   1d120:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d124:	ldrb	r0, [r0, #28]
   1d128:	ubfx	r0, r0, #1, #2
   1d12c:	and	r0, r0, #255	; 0xff
   1d130:	cmp	r0, #2
   1d134:	movw	r0, #0
   1d138:	str	r0, [sp, #24]
   1d13c:	bne	1d160 <ftello64@plt+0xb898>
   1d140:	ldr	r0, [fp, #16]
   1d144:	ldr	r0, [r0]
   1d148:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d14c:	ldr	r1, [r1, #24]
   1d150:	cmp	r0, r1
   1d154:	movw	r0, #0
   1d158:	movls	r0, #1
   1d15c:	str	r0, [sp, #24]
   1d160:	ldr	r0, [sp, #24]
   1d164:	tst	r0, #1
   1d168:	beq	1d198 <ftello64@plt+0xb8d0>
   1d16c:	ldr	r0, [fp, #16]
   1d170:	ldr	r0, [r0]
   1d174:	str	r0, [fp, #-52]	; 0xffffffcc
   1d178:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1d17c:	cmp	r0, #1
   1d180:	bge	1d194 <ftello64@plt+0xb8cc>
   1d184:	movw	r0, #0
   1d188:	str	r0, [fp, #16]
   1d18c:	movw	r0, #1
   1d190:	str	r0, [fp, #-52]	; 0xffffffcc
   1d194:	b	1d1a8 <ftello64@plt+0xb8e0>
   1d198:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d19c:	ldr	r0, [r0, #24]
   1d1a0:	add	r0, r0, #1
   1d1a4:	str	r0, [fp, #-52]	; 0xffffffcc
   1d1a8:	b	1d1ac <ftello64@plt+0xb8e4>
   1d1ac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1d1b0:	lsl	r0, r0, #3
   1d1b4:	bl	38a88 <ftello64@plt+0x271c0>
   1d1b8:	str	r0, [fp, #-48]	; 0xffffffd0
   1d1bc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d1c0:	movw	lr, #0
   1d1c4:	cmp	r0, lr
   1d1c8:	bne	1d1d8 <ftello64@plt+0xb910>
   1d1cc:	mvn	r0, #1
   1d1d0:	str	r0, [fp, #-56]	; 0xffffffc8
   1d1d4:	b	1d31c <ftello64@plt+0xba54>
   1d1d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d1dc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1d1e0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1d1e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d1e8:	ldr	ip, [sp, #68]	; 0x44
   1d1ec:	ldr	lr, [fp, #12]
   1d1f0:	ldr	r4, [fp, #-52]	; 0xffffffcc
   1d1f4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1d1f8:	ldr	r6, [fp, #-60]	; 0xffffffc4
   1d1fc:	str	ip, [sp]
   1d200:	str	lr, [sp, #4]
   1d204:	str	r4, [sp, #8]
   1d208:	str	r5, [sp, #12]
   1d20c:	str	r6, [sp, #16]
   1d210:	bl	1bf1c <ftello64@plt+0xa654>
   1d214:	str	r0, [fp, #-44]	; 0xffffffd4
   1d218:	movw	r0, #0
   1d21c:	str	r0, [fp, #-56]	; 0xffffffc8
   1d220:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1d224:	cmp	r0, #0
   1d228:	beq	1d250 <ftello64@plt+0xb988>
   1d22c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1d230:	cmp	r0, #1
   1d234:	movw	r0, #0
   1d238:	moveq	r0, #1
   1d23c:	tst	r0, #1
   1d240:	mvn	r0, #0
   1d244:	mvneq	r0, #1
   1d248:	str	r0, [fp, #-56]	; 0xffffffc8
   1d24c:	b	1d2bc <ftello64@plt+0xb9f4>
   1d250:	ldr	r0, [fp, #16]
   1d254:	movw	r1, #0
   1d258:	cmp	r0, r1
   1d25c:	beq	1d2b8 <ftello64@plt+0xb9f0>
   1d260:	ldr	r0, [fp, #16]
   1d264:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1d268:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1d26c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d270:	ldrb	r3, [r3, #28]
   1d274:	ubfx	r3, r3, #1, #2
   1d278:	bl	287cc <ftello64@plt+0x16f04>
   1d27c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d280:	ldrb	r2, [r1, #28]
   1d284:	and	r0, r0, #3
   1d288:	and	r2, r2, #249	; 0xf9
   1d28c:	orr	r0, r2, r0, lsl #1
   1d290:	strb	r0, [r1, #28]
   1d294:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d298:	ldrb	r0, [r0, #28]
   1d29c:	ubfx	r0, r0, #1, #2
   1d2a0:	and	r0, r0, #255	; 0xff
   1d2a4:	cmp	r0, #0
   1d2a8:	bne	1d2b4 <ftello64@plt+0xb9ec>
   1d2ac:	mvn	r0, #1
   1d2b0:	str	r0, [fp, #-56]	; 0xffffffc8
   1d2b4:	b	1d2b8 <ftello64@plt+0xb9f0>
   1d2b8:	b	1d2bc <ftello64@plt+0xb9f4>
   1d2bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d2c0:	cmp	r0, #0
   1d2c4:	bne	1d314 <ftello64@plt+0xba4c>
   1d2c8:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   1d2cc:	tst	r0, #1
   1d2d0:	beq	1d304 <ftello64@plt+0xba3c>
   1d2d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d2d8:	ldr	r0, [r0]
   1d2dc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d2e0:	cmp	r0, r1
   1d2e4:	bne	1d2ec <ftello64@plt+0xba24>
   1d2e8:	b	1d2ec <ftello64@plt+0xba24>
   1d2ec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d2f0:	ldr	r0, [r0, #4]
   1d2f4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d2f8:	sub	r0, r0, r1
   1d2fc:	str	r0, [fp, #-56]	; 0xffffffc8
   1d300:	b	1d310 <ftello64@plt+0xba48>
   1d304:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d308:	ldr	r0, [r0]
   1d30c:	str	r0, [fp, #-56]	; 0xffffffc8
   1d310:	b	1d314 <ftello64@plt+0xba4c>
   1d314:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d318:	bl	17178 <ftello64@plt+0x58b0>
   1d31c:	movw	r0, #0
   1d320:	movt	r0, #0
   1d324:	cmp	r0, #0
   1d328:	bne	1d344 <ftello64@plt+0xba7c>
   1d32c:	b	1d330 <ftello64@plt+0xba68>
   1d330:	movw	r0, #0
   1d334:	movt	r0, #0
   1d338:	cmp	r0, #0
   1d33c:	beq	1d358 <ftello64@plt+0xba90>
   1d340:	b	1d344 <ftello64@plt+0xba7c>
   1d344:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1d348:	add	r0, r0, #136	; 0x88
   1d34c:	bl	114cc <pthread_mutex_unlock@plt>
   1d350:	str	r0, [sp, #20]
   1d354:	b	1d35c <ftello64@plt+0xba94>
   1d358:	b	1d35c <ftello64@plt+0xba94>
   1d35c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d360:	str	r0, [fp, #-20]	; 0xffffffec
   1d364:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d368:	sub	sp, fp, #16
   1d36c:	pop	{r4, r5, r6, sl, fp, pc}
   1d370:	push	{r4, r5, r6, sl, fp, lr}
   1d374:	add	fp, sp, #16
   1d378:	sub	sp, sp, #40	; 0x28
   1d37c:	ldr	ip, [fp, #12]
   1d380:	ldr	lr, [fp, #8]
   1d384:	str	r0, [fp, #-20]	; 0xffffffec
   1d388:	str	r1, [fp, #-24]	; 0xffffffe8
   1d38c:	str	r2, [sp, #28]
   1d390:	str	r3, [sp, #24]
   1d394:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d398:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d39c:	ldr	r2, [sp, #28]
   1d3a0:	ldr	r3, [sp, #24]
   1d3a4:	ldr	r4, [fp, #8]
   1d3a8:	ldr	r5, [sp, #28]
   1d3ac:	ldr	r6, [fp, #12]
   1d3b0:	str	r4, [sp]
   1d3b4:	str	r5, [sp, #4]
   1d3b8:	str	r6, [sp, #8]
   1d3bc:	movw	r4, #0
   1d3c0:	and	r4, r4, #1
   1d3c4:	str	r4, [sp, #12]
   1d3c8:	str	lr, [sp, #20]
   1d3cc:	str	ip, [sp, #16]
   1d3d0:	bl	1ce98 <ftello64@plt+0xb5d0>
   1d3d4:	sub	sp, fp, #16
   1d3d8:	pop	{r4, r5, r6, sl, fp, pc}
   1d3dc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d3e0:	add	fp, sp, #24
   1d3e4:	sub	sp, sp, #56	; 0x38
   1d3e8:	ldr	ip, [fp, #20]
   1d3ec:	ldr	lr, [fp, #16]
   1d3f0:	ldr	r4, [fp, #12]
   1d3f4:	ldr	r5, [fp, #8]
   1d3f8:	str	r0, [fp, #-28]	; 0xffffffe4
   1d3fc:	str	r1, [fp, #-32]	; 0xffffffe0
   1d400:	str	r2, [fp, #-36]	; 0xffffffdc
   1d404:	str	r3, [sp, #40]	; 0x28
   1d408:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1d40c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d410:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1d414:	ldr	r3, [sp, #40]	; 0x28
   1d418:	ldr	r6, [fp, #8]
   1d41c:	ldr	r7, [fp, #12]
   1d420:	ldr	r8, [fp, #16]
   1d424:	ldr	r9, [fp, #20]
   1d428:	str	r6, [sp]
   1d42c:	str	r7, [sp, #4]
   1d430:	movw	r6, #0
   1d434:	str	r6, [sp, #8]
   1d438:	str	r8, [sp, #12]
   1d43c:	str	r9, [sp, #16]
   1d440:	movw	r6, #1
   1d444:	and	r6, r6, #1
   1d448:	str	r6, [sp, #20]
   1d44c:	str	r5, [sp, #36]	; 0x24
   1d450:	str	ip, [sp, #32]
   1d454:	str	lr, [sp, #28]
   1d458:	str	r4, [sp, #24]
   1d45c:	bl	1d468 <ftello64@plt+0xbba0>
   1d460:	sub	sp, fp, #24
   1d464:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1d468:	push	{r4, r5, r6, r7, fp, lr}
   1d46c:	add	fp, sp, #16
   1d470:	sub	sp, sp, #88	; 0x58
   1d474:	ldr	ip, [fp, #28]
   1d478:	ldr	lr, [fp, #24]
   1d47c:	ldr	r4, [fp, #20]
   1d480:	ldr	r5, [fp, #16]
   1d484:	ldr	r6, [fp, #12]
   1d488:	ldr	r7, [fp, #8]
   1d48c:	str	r0, [fp, #-24]	; 0xffffffe8
   1d490:	str	r1, [fp, #-28]	; 0xffffffe4
   1d494:	str	r2, [fp, #-32]	; 0xffffffe0
   1d498:	str	r3, [fp, #-36]	; 0xffffffdc
   1d49c:	and	r0, ip, #1
   1d4a0:	strb	r0, [fp, #-37]	; 0xffffffdb
   1d4a4:	movw	r0, #0
   1d4a8:	str	r0, [sp, #48]	; 0x30
   1d4ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d4b0:	cmp	r0, #0
   1d4b4:	movw	r0, #1
   1d4b8:	str	r7, [sp, #44]	; 0x2c
   1d4bc:	str	r4, [sp, #40]	; 0x28
   1d4c0:	str	r5, [sp, #36]	; 0x24
   1d4c4:	str	r6, [sp, #32]
   1d4c8:	str	lr, [sp, #28]
   1d4cc:	str	r0, [sp, #24]
   1d4d0:	blt	1d51c <ftello64@plt+0xbc54>
   1d4d4:	ldr	r0, [fp, #8]
   1d4d8:	cmp	r0, #0
   1d4dc:	movw	r0, #1
   1d4e0:	str	r0, [sp, #24]
   1d4e4:	blt	1d51c <ftello64@plt+0xbc54>
   1d4e8:	ldr	r0, [fp, #24]
   1d4ec:	cmp	r0, #0
   1d4f0:	movw	r0, #1
   1d4f4:	str	r0, [sp, #24]
   1d4f8:	blt	1d51c <ftello64@plt+0xbc54>
   1d4fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d500:	ldr	r1, [fp, #8]
   1d504:	add	r1, r0, r1
   1d508:	mov	r2, #1
   1d50c:	cmp	r1, r0
   1d510:	movwvc	r2, #0
   1d514:	str	r1, [sp, #52]	; 0x34
   1d518:	str	r2, [sp, #24]
   1d51c:	ldr	r0, [sp, #24]
   1d520:	tst	r0, #1
   1d524:	beq	1d534 <ftello64@plt+0xbc6c>
   1d528:	mvn	r0, #1
   1d52c:	str	r0, [fp, #-20]	; 0xffffffec
   1d530:	b	1d610 <ftello64@plt+0xbd48>
   1d534:	ldr	r0, [fp, #8]
   1d538:	cmp	r0, #0
   1d53c:	ble	1d5bc <ftello64@plt+0xbcf4>
   1d540:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d544:	cmp	r0, #0
   1d548:	ble	1d5b0 <ftello64@plt+0xbce8>
   1d54c:	ldr	r0, [sp, #52]	; 0x34
   1d550:	mov	r1, r0
   1d554:	str	r1, [sp, #20]
   1d558:	bl	38a88 <ftello64@plt+0x271c0>
   1d55c:	str	r0, [sp, #48]	; 0x30
   1d560:	ldr	r0, [sp, #48]	; 0x30
   1d564:	movw	r1, #0
   1d568:	cmp	r0, r1
   1d56c:	bne	1d57c <ftello64@plt+0xbcb4>
   1d570:	mvn	r0, #1
   1d574:	str	r0, [fp, #-20]	; 0xffffffec
   1d578:	b	1d610 <ftello64@plt+0xbd48>
   1d57c:	ldr	r0, [sp, #48]	; 0x30
   1d580:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1d584:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1d588:	bl	115b0 <memcpy@plt>
   1d58c:	ldr	r0, [sp, #48]	; 0x30
   1d590:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d594:	add	r0, r0, r1
   1d598:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d59c:	ldr	r2, [fp, #8]
   1d5a0:	bl	115b0 <memcpy@plt>
   1d5a4:	ldr	r0, [sp, #48]	; 0x30
   1d5a8:	str	r0, [fp, #-44]	; 0xffffffd4
   1d5ac:	b	1d5b8 <ftello64@plt+0xbcf0>
   1d5b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d5b4:	str	r0, [fp, #-44]	; 0xffffffd4
   1d5b8:	b	1d5c4 <ftello64@plt+0xbcfc>
   1d5bc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1d5c0:	str	r0, [fp, #-44]	; 0xffffffd4
   1d5c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d5c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1d5cc:	ldr	r2, [sp, #52]	; 0x34
   1d5d0:	ldr	r3, [fp, #12]
   1d5d4:	ldr	ip, [fp, #16]
   1d5d8:	ldr	lr, [fp, #24]
   1d5dc:	ldr	r4, [fp, #20]
   1d5e0:	ldrb	r5, [fp, #-37]	; 0xffffffdb
   1d5e4:	str	ip, [sp]
   1d5e8:	str	lr, [sp, #4]
   1d5ec:	str	r4, [sp, #8]
   1d5f0:	and	ip, r5, #1
   1d5f4:	str	ip, [sp, #12]
   1d5f8:	bl	1ce98 <ftello64@plt+0xb5d0>
   1d5fc:	str	r0, [fp, #-48]	; 0xffffffd0
   1d600:	ldr	r0, [sp, #48]	; 0x30
   1d604:	bl	17178 <ftello64@plt+0x58b0>
   1d608:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d60c:	str	r0, [fp, #-20]	; 0xffffffec
   1d610:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d614:	sub	sp, fp, #16
   1d618:	pop	{r4, r5, r6, r7, fp, pc}
   1d61c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d620:	add	fp, sp, #28
   1d624:	sub	sp, sp, #68	; 0x44
   1d628:	ldr	ip, [fp, #24]
   1d62c:	ldr	lr, [fp, #20]
   1d630:	ldr	r4, [fp, #16]
   1d634:	ldr	r5, [fp, #12]
   1d638:	ldr	r6, [fp, #8]
   1d63c:	str	r0, [fp, #-32]	; 0xffffffe0
   1d640:	str	r1, [fp, #-36]	; 0xffffffdc
   1d644:	str	r2, [fp, #-40]	; 0xffffffd8
   1d648:	str	r3, [fp, #-44]	; 0xffffffd4
   1d64c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d650:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d654:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1d658:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d65c:	ldr	r7, [fp, #8]
   1d660:	ldr	r8, [fp, #12]
   1d664:	ldr	r9, [fp, #16]
   1d668:	ldr	sl, [fp, #20]
   1d66c:	str	r0, [sp, #48]	; 0x30
   1d670:	ldr	r0, [fp, #24]
   1d674:	str	r0, [sp, #44]	; 0x2c
   1d678:	ldr	r0, [sp, #48]	; 0x30
   1d67c:	str	r7, [sp]
   1d680:	str	r8, [sp, #4]
   1d684:	str	r9, [sp, #8]
   1d688:	str	sl, [sp, #12]
   1d68c:	ldr	r7, [sp, #44]	; 0x2c
   1d690:	str	r7, [sp, #16]
   1d694:	movw	r8, #0
   1d698:	and	r8, r8, #1
   1d69c:	str	r8, [sp, #20]
   1d6a0:	str	r6, [sp, #40]	; 0x28
   1d6a4:	str	lr, [sp, #36]	; 0x24
   1d6a8:	str	r4, [sp, #32]
   1d6ac:	str	r5, [sp, #28]
   1d6b0:	str	ip, [sp, #24]
   1d6b4:	bl	1d468 <ftello64@plt+0xbba0>
   1d6b8:	sub	sp, fp, #28
   1d6bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d6c0:	sub	sp, sp, #20
   1d6c4:	ldr	ip, [sp, #20]
   1d6c8:	str	r0, [sp, #16]
   1d6cc:	str	r1, [sp, #12]
   1d6d0:	str	r2, [sp, #8]
   1d6d4:	str	r3, [sp, #4]
   1d6d8:	ldr	r0, [sp, #8]
   1d6dc:	cmp	r0, #0
   1d6e0:	str	ip, [sp]
   1d6e4:	beq	1d728 <ftello64@plt+0xbe60>
   1d6e8:	ldr	r0, [sp, #16]
   1d6ec:	ldrb	r1, [r0, #28]
   1d6f0:	bic	r1, r1, #6
   1d6f4:	movw	r2, #2
   1d6f8:	orr	r1, r1, r2
   1d6fc:	strb	r1, [r0, #28]
   1d700:	ldr	r0, [sp, #8]
   1d704:	ldr	r1, [sp, #12]
   1d708:	str	r0, [r1]
   1d70c:	ldr	r0, [sp, #4]
   1d710:	ldr	r1, [sp, #12]
   1d714:	str	r0, [r1, #4]
   1d718:	ldr	r0, [sp, #20]
   1d71c:	ldr	r1, [sp, #12]
   1d720:	str	r0, [r1, #8]
   1d724:	b	1d754 <ftello64@plt+0xbe8c>
   1d728:	ldr	r0, [sp, #16]
   1d72c:	ldrb	r1, [r0, #28]
   1d730:	bic	r1, r1, #6
   1d734:	strb	r1, [r0, #28]
   1d738:	ldr	r0, [sp, #12]
   1d73c:	movw	r1, #0
   1d740:	str	r1, [r0]
   1d744:	ldr	r0, [sp, #12]
   1d748:	str	r1, [r0, #8]
   1d74c:	ldr	r0, [sp, #12]
   1d750:	str	r1, [r0, #4]
   1d754:	add	sp, sp, #20
   1d758:	bx	lr
   1d75c:	push	{fp, lr}
   1d760:	mov	fp, sp
   1d764:	sub	sp, sp, #8
   1d768:	str	r0, [sp, #4]
   1d76c:	ldr	r0, [sp, #4]
   1d770:	ldr	r0, [r0, #4]
   1d774:	and	r0, r0, #255	; 0xff
   1d778:	cmp	r0, #6
   1d77c:	bne	1d7a8 <ftello64@plt+0xbee0>
   1d780:	ldr	r0, [sp, #4]
   1d784:	ldr	r0, [r0, #4]
   1d788:	lsr	r0, r0, #18
   1d78c:	and	r0, r0, #1
   1d790:	cmp	r0, #0
   1d794:	bne	1d7a8 <ftello64@plt+0xbee0>
   1d798:	ldr	r0, [sp, #4]
   1d79c:	ldr	r0, [r0]
   1d7a0:	bl	1d87c <ftello64@plt+0xbfb4>
   1d7a4:	b	1d7e4 <ftello64@plt+0xbf1c>
   1d7a8:	ldr	r0, [sp, #4]
   1d7ac:	ldr	r0, [r0, #4]
   1d7b0:	and	r0, r0, #255	; 0xff
   1d7b4:	cmp	r0, #3
   1d7b8:	bne	1d7e0 <ftello64@plt+0xbf18>
   1d7bc:	ldr	r0, [sp, #4]
   1d7c0:	ldr	r0, [r0, #4]
   1d7c4:	lsr	r0, r0, #18
   1d7c8:	and	r0, r0, #1
   1d7cc:	cmp	r0, #0
   1d7d0:	bne	1d7e0 <ftello64@plt+0xbf18>
   1d7d4:	ldr	r0, [sp, #4]
   1d7d8:	ldr	r0, [r0]
   1d7dc:	bl	17178 <ftello64@plt+0x58b0>
   1d7e0:	b	1d7e4 <ftello64@plt+0xbf1c>
   1d7e4:	mov	sp, fp
   1d7e8:	pop	{fp, pc}
   1d7ec:	push	{fp, lr}
   1d7f0:	mov	fp, sp
   1d7f4:	sub	sp, sp, #8
   1d7f8:	str	r0, [sp, #4]
   1d7fc:	ldr	r0, [sp, #4]
   1d800:	ldr	r0, [r0, #24]
   1d804:	bl	17178 <ftello64@plt+0x58b0>
   1d808:	ldr	r0, [sp, #4]
   1d80c:	ldr	r0, [r0, #36]	; 0x24
   1d810:	bl	17178 <ftello64@plt+0x58b0>
   1d814:	ldr	r0, [sp, #4]
   1d818:	ldr	r0, [r0, #40]	; 0x28
   1d81c:	ldr	lr, [sp, #4]
   1d820:	add	lr, lr, #4
   1d824:	cmp	r0, lr
   1d828:	beq	1d848 <ftello64@plt+0xbf80>
   1d82c:	ldr	r0, [sp, #4]
   1d830:	ldr	r0, [r0, #40]	; 0x28
   1d834:	ldr	r0, [r0, #8]
   1d838:	bl	17178 <ftello64@plt+0x58b0>
   1d83c:	ldr	r0, [sp, #4]
   1d840:	ldr	r0, [r0, #40]	; 0x28
   1d844:	bl	17178 <ftello64@plt+0x58b0>
   1d848:	ldr	r0, [sp, #4]
   1d84c:	ldr	r0, [r0, #12]
   1d850:	bl	17178 <ftello64@plt+0x58b0>
   1d854:	ldr	r0, [sp, #4]
   1d858:	ldr	r0, [r0, #48]	; 0x30
   1d85c:	bl	17178 <ftello64@plt+0x58b0>
   1d860:	ldr	r0, [sp, #4]
   1d864:	ldr	r0, [r0, #44]	; 0x2c
   1d868:	bl	17178 <ftello64@plt+0x58b0>
   1d86c:	ldr	r0, [sp, #4]
   1d870:	bl	17178 <ftello64@plt+0x58b0>
   1d874:	mov	sp, fp
   1d878:	pop	{fp, pc}
   1d87c:	push	{fp, lr}
   1d880:	mov	fp, sp
   1d884:	sub	sp, sp, #8
   1d888:	str	r0, [sp, #4]
   1d88c:	ldr	r0, [sp, #4]
   1d890:	ldr	r0, [r0]
   1d894:	bl	17178 <ftello64@plt+0x58b0>
   1d898:	ldr	r0, [sp, #4]
   1d89c:	ldr	r0, [r0, #4]
   1d8a0:	bl	17178 <ftello64@plt+0x58b0>
   1d8a4:	ldr	r0, [sp, #4]
   1d8a8:	ldr	r0, [r0, #8]
   1d8ac:	bl	17178 <ftello64@plt+0x58b0>
   1d8b0:	ldr	r0, [sp, #4]
   1d8b4:	ldr	r0, [r0, #12]
   1d8b8:	bl	17178 <ftello64@plt+0x58b0>
   1d8bc:	ldr	r0, [sp, #4]
   1d8c0:	bl	17178 <ftello64@plt+0x58b0>
   1d8c4:	mov	sp, fp
   1d8c8:	pop	{fp, pc}
   1d8cc:	push	{fp, lr}
   1d8d0:	mov	fp, sp
   1d8d4:	sub	sp, sp, #120	; 0x78
   1d8d8:	str	r0, [fp, #-8]
   1d8dc:	str	r1, [fp, #-12]
   1d8e0:	movw	r0, #4
   1d8e4:	str	r0, [fp, #-24]	; 0xffffffe8
   1d8e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d8ec:	movw	r1, #8
   1d8f0:	cmp	r1, r0
   1d8f4:	bcs	1d904 <ftello64@plt+0xc03c>
   1d8f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d8fc:	str	r0, [fp, #-48]	; 0xffffffd0
   1d900:	b	1d910 <ftello64@plt+0xc048>
   1d904:	movw	r0, #8
   1d908:	str	r0, [fp, #-48]	; 0xffffffd0
   1d90c:	b	1d910 <ftello64@plt+0xc048>
   1d910:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d914:	movw	r1, #12
   1d918:	cmp	r1, r0
   1d91c:	bcs	1d954 <ftello64@plt+0xc08c>
   1d920:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d924:	movw	r1, #8
   1d928:	cmp	r1, r0
   1d92c:	bcs	1d93c <ftello64@plt+0xc074>
   1d930:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d934:	str	r0, [fp, #-52]	; 0xffffffcc
   1d938:	b	1d948 <ftello64@plt+0xc080>
   1d93c:	movw	r0, #8
   1d940:	str	r0, [fp, #-52]	; 0xffffffcc
   1d944:	b	1d948 <ftello64@plt+0xc080>
   1d948:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1d94c:	str	r0, [fp, #-56]	; 0xffffffc8
   1d950:	b	1d960 <ftello64@plt+0xc098>
   1d954:	movw	r0, #12
   1d958:	str	r0, [fp, #-56]	; 0xffffffc8
   1d95c:	b	1d960 <ftello64@plt+0xc098>
   1d960:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d964:	movw	r1, #8
   1d968:	cmp	r1, r0
   1d96c:	bcs	1d9f4 <ftello64@plt+0xc12c>
   1d970:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d974:	movw	r1, #8
   1d978:	cmp	r1, r0
   1d97c:	bcs	1d98c <ftello64@plt+0xc0c4>
   1d980:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d984:	str	r0, [sp, #60]	; 0x3c
   1d988:	b	1d998 <ftello64@plt+0xc0d0>
   1d98c:	movw	r0, #8
   1d990:	str	r0, [sp, #60]	; 0x3c
   1d994:	b	1d998 <ftello64@plt+0xc0d0>
   1d998:	ldr	r0, [sp, #60]	; 0x3c
   1d99c:	movw	r1, #12
   1d9a0:	cmp	r1, r0
   1d9a4:	bcs	1d9dc <ftello64@plt+0xc114>
   1d9a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d9ac:	movw	r1, #8
   1d9b0:	cmp	r1, r0
   1d9b4:	bcs	1d9c4 <ftello64@plt+0xc0fc>
   1d9b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d9bc:	str	r0, [sp, #56]	; 0x38
   1d9c0:	b	1d9d0 <ftello64@plt+0xc108>
   1d9c4:	movw	r0, #8
   1d9c8:	str	r0, [sp, #56]	; 0x38
   1d9cc:	b	1d9d0 <ftello64@plt+0xc108>
   1d9d0:	ldr	r0, [sp, #56]	; 0x38
   1d9d4:	str	r0, [sp, #52]	; 0x34
   1d9d8:	b	1d9e8 <ftello64@plt+0xc120>
   1d9dc:	movw	r0, #12
   1d9e0:	str	r0, [sp, #52]	; 0x34
   1d9e4:	b	1d9e8 <ftello64@plt+0xc120>
   1d9e8:	ldr	r0, [sp, #52]	; 0x34
   1d9ec:	str	r0, [sp, #48]	; 0x30
   1d9f0:	b	1da00 <ftello64@plt+0xc138>
   1d9f4:	movw	r0, #8
   1d9f8:	str	r0, [sp, #48]	; 0x30
   1d9fc:	b	1da00 <ftello64@plt+0xc138>
   1da00:	ldr	r0, [sp, #48]	; 0x30
   1da04:	movw	r1, #12
   1da08:	cmp	r1, r0
   1da0c:	bcs	1db34 <ftello64@plt+0xc26c>
   1da10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1da14:	movw	r1, #8
   1da18:	cmp	r1, r0
   1da1c:	bcs	1da2c <ftello64@plt+0xc164>
   1da20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1da24:	str	r0, [sp, #44]	; 0x2c
   1da28:	b	1da38 <ftello64@plt+0xc170>
   1da2c:	movw	r0, #8
   1da30:	str	r0, [sp, #44]	; 0x2c
   1da34:	b	1da38 <ftello64@plt+0xc170>
   1da38:	ldr	r0, [sp, #44]	; 0x2c
   1da3c:	movw	r1, #12
   1da40:	cmp	r1, r0
   1da44:	bcs	1da7c <ftello64@plt+0xc1b4>
   1da48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1da4c:	movw	r1, #8
   1da50:	cmp	r1, r0
   1da54:	bcs	1da64 <ftello64@plt+0xc19c>
   1da58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1da5c:	str	r0, [sp, #40]	; 0x28
   1da60:	b	1da70 <ftello64@plt+0xc1a8>
   1da64:	movw	r0, #8
   1da68:	str	r0, [sp, #40]	; 0x28
   1da6c:	b	1da70 <ftello64@plt+0xc1a8>
   1da70:	ldr	r0, [sp, #40]	; 0x28
   1da74:	str	r0, [sp, #36]	; 0x24
   1da78:	b	1da88 <ftello64@plt+0xc1c0>
   1da7c:	movw	r0, #12
   1da80:	str	r0, [sp, #36]	; 0x24
   1da84:	b	1da88 <ftello64@plt+0xc1c0>
   1da88:	ldr	r0, [sp, #36]	; 0x24
   1da8c:	movw	r1, #8
   1da90:	cmp	r1, r0
   1da94:	bcs	1db1c <ftello64@plt+0xc254>
   1da98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1da9c:	movw	r1, #8
   1daa0:	cmp	r1, r0
   1daa4:	bcs	1dab4 <ftello64@plt+0xc1ec>
   1daa8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1daac:	str	r0, [sp, #32]
   1dab0:	b	1dac0 <ftello64@plt+0xc1f8>
   1dab4:	movw	r0, #8
   1dab8:	str	r0, [sp, #32]
   1dabc:	b	1dac0 <ftello64@plt+0xc1f8>
   1dac0:	ldr	r0, [sp, #32]
   1dac4:	movw	r1, #12
   1dac8:	cmp	r1, r0
   1dacc:	bcs	1db04 <ftello64@plt+0xc23c>
   1dad0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1dad4:	movw	r1, #8
   1dad8:	cmp	r1, r0
   1dadc:	bcs	1daec <ftello64@plt+0xc224>
   1dae0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1dae4:	str	r0, [sp, #28]
   1dae8:	b	1daf8 <ftello64@plt+0xc230>
   1daec:	movw	r0, #8
   1daf0:	str	r0, [sp, #28]
   1daf4:	b	1daf8 <ftello64@plt+0xc230>
   1daf8:	ldr	r0, [sp, #28]
   1dafc:	str	r0, [sp, #24]
   1db00:	b	1db10 <ftello64@plt+0xc248>
   1db04:	movw	r0, #12
   1db08:	str	r0, [sp, #24]
   1db0c:	b	1db10 <ftello64@plt+0xc248>
   1db10:	ldr	r0, [sp, #24]
   1db14:	str	r0, [sp, #20]
   1db18:	b	1db28 <ftello64@plt+0xc260>
   1db1c:	movw	r0, #8
   1db20:	str	r0, [sp, #20]
   1db24:	b	1db28 <ftello64@plt+0xc260>
   1db28:	ldr	r0, [sp, #20]
   1db2c:	str	r0, [sp, #16]
   1db30:	b	1db40 <ftello64@plt+0xc278>
   1db34:	movw	r0, #12
   1db38:	str	r0, [sp, #16]
   1db3c:	b	1db40 <ftello64@plt+0xc278>
   1db40:	ldr	r0, [sp, #16]
   1db44:	ldr	r1, [pc, #904]	; 1ded4 <ftello64@plt+0xc60c>
   1db48:	str	r0, [fp, #-28]	; 0xffffffe4
   1db4c:	ldr	r0, [fp, #-8]
   1db50:	movw	r2, #0
   1db54:	and	r2, r2, #255	; 0xff
   1db58:	str	r1, [sp, #12]
   1db5c:	mov	r1, r2
   1db60:	movw	r2, #160	; 0xa0
   1db64:	bl	11790 <memset@plt>
   1db68:	ldr	r0, [fp, #-8]
   1db6c:	movw	r1, #31
   1db70:	str	r1, [r0, #64]	; 0x40
   1db74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1db78:	mvn	r1, #0
   1db7c:	udiv	r0, r1, r0
   1db80:	ldr	r1, [sp, #12]
   1db84:	cmp	r1, r0
   1db88:	bcs	1db98 <ftello64@plt+0xc2d0>
   1db8c:	ldr	r0, [pc, #832]	; 1ded4 <ftello64@plt+0xc60c>
   1db90:	str	r0, [sp, #8]
   1db94:	b	1dba8 <ftello64@plt+0xc2e0>
   1db98:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1db9c:	mvn	r1, #0
   1dba0:	udiv	r0, r1, r0
   1dba4:	str	r0, [sp, #8]
   1dba8:	ldr	r0, [sp, #8]
   1dbac:	lsr	r0, r0, #1
   1dbb0:	ldr	r1, [fp, #-12]
   1dbb4:	cmp	r0, r1
   1dbb8:	bhi	1dbc8 <ftello64@plt+0xc300>
   1dbbc:	movw	r0, #12
   1dbc0:	str	r0, [fp, #-4]
   1dbc4:	b	1dec8 <ftello64@plt+0xc600>
   1dbc8:	ldr	r0, [fp, #-12]
   1dbcc:	add	r0, r0, #1
   1dbd0:	ldr	r1, [fp, #-8]
   1dbd4:	str	r0, [r1, #4]
   1dbd8:	ldr	r0, [fp, #-8]
   1dbdc:	ldr	r0, [r0, #4]
   1dbe0:	lsl	r0, r0, #3
   1dbe4:	bl	38a88 <ftello64@plt+0x271c0>
   1dbe8:	ldr	r1, [fp, #-8]
   1dbec:	str	r0, [r1]
   1dbf0:	movw	r0, #1
   1dbf4:	str	r0, [fp, #-16]
   1dbf8:	ldr	r0, [fp, #-16]
   1dbfc:	ldr	r1, [fp, #-12]
   1dc00:	cmp	r0, r1
   1dc04:	bls	1dc0c <ftello64@plt+0xc344>
   1dc08:	b	1dc20 <ftello64@plt+0xc358>
   1dc0c:	b	1dc10 <ftello64@plt+0xc348>
   1dc10:	ldr	r0, [fp, #-16]
   1dc14:	lsl	r0, r0, #1
   1dc18:	str	r0, [fp, #-16]
   1dc1c:	b	1dbf8 <ftello64@plt+0xc330>
   1dc20:	ldr	r1, [fp, #-16]
   1dc24:	movw	r0, #12
   1dc28:	bl	389ec <ftello64@plt+0x27124>
   1dc2c:	ldr	r1, [fp, #-8]
   1dc30:	str	r0, [r1, #32]
   1dc34:	ldr	r0, [fp, #-16]
   1dc38:	sub	r0, r0, #1
   1dc3c:	ldr	r1, [fp, #-8]
   1dc40:	str	r0, [r1, #68]	; 0x44
   1dc44:	bl	11664 <__ctype_get_mb_cur_max@plt>
   1dc48:	ldr	r1, [fp, #-8]
   1dc4c:	str	r0, [r1, #92]	; 0x5c
   1dc50:	movw	r0, #14
   1dc54:	bl	11814 <nl_langinfo@plt>
   1dc58:	str	r0, [fp, #-20]	; 0xffffffec
   1dc5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1dc60:	ldrb	r0, [r0]
   1dc64:	cmp	r0, #85	; 0x55
   1dc68:	beq	1dc7c <ftello64@plt+0xc3b4>
   1dc6c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1dc70:	ldrb	r0, [r0]
   1dc74:	cmp	r0, #117	; 0x75
   1dc78:	bne	1dd0c <ftello64@plt+0xc444>
   1dc7c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1dc80:	ldrb	r0, [r0, #1]
   1dc84:	cmp	r0, #84	; 0x54
   1dc88:	beq	1dc9c <ftello64@plt+0xc3d4>
   1dc8c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1dc90:	ldrb	r0, [r0, #1]
   1dc94:	cmp	r0, #116	; 0x74
   1dc98:	bne	1dd0c <ftello64@plt+0xc444>
   1dc9c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1dca0:	ldrb	r0, [r0, #2]
   1dca4:	cmp	r0, #70	; 0x46
   1dca8:	beq	1dcbc <ftello64@plt+0xc3f4>
   1dcac:	ldr	r0, [fp, #-20]	; 0xffffffec
   1dcb0:	ldrb	r0, [r0, #2]
   1dcb4:	cmp	r0, #102	; 0x66
   1dcb8:	bne	1dd0c <ftello64@plt+0xc444>
   1dcbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1dcc0:	add	r0, r0, #3
   1dcc4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1dcc8:	ldrb	r1, [r1, #3]
   1dccc:	cmp	r1, #45	; 0x2d
   1dcd0:	movw	r1, #0
   1dcd4:	moveq	r1, #1
   1dcd8:	and	r1, r1, #1
   1dcdc:	add	r0, r0, r1
   1dce0:	movw	r1, #62758	; 0xf526
   1dce4:	movt	r1, #3
   1dce8:	bl	11538 <strcmp@plt>
   1dcec:	cmp	r0, #0
   1dcf0:	bne	1dd0c <ftello64@plt+0xc444>
   1dcf4:	ldr	r0, [fp, #-8]
   1dcf8:	ldrb	r1, [r0, #88]	; 0x58
   1dcfc:	bic	r1, r1, #4
   1dd00:	movw	r2, #4
   1dd04:	orr	r1, r1, r2
   1dd08:	strb	r1, [r0, #88]	; 0x58
   1dd0c:	ldr	r0, [fp, #-8]
   1dd10:	ldrb	r1, [r0, #88]	; 0x58
   1dd14:	bic	r1, r1, #8
   1dd18:	strb	r1, [r0, #88]	; 0x58
   1dd1c:	ldr	r0, [fp, #-8]
   1dd20:	ldr	r0, [r0, #92]	; 0x5c
   1dd24:	cmp	r0, #1
   1dd28:	ble	1de70 <ftello64@plt+0xc5a8>
   1dd2c:	ldr	r0, [fp, #-8]
   1dd30:	ldrb	r0, [r0, #88]	; 0x58
   1dd34:	ubfx	r0, r0, #2, #1
   1dd38:	and	r0, r0, #255	; 0xff
   1dd3c:	cmp	r0, #0
   1dd40:	beq	1dd58 <ftello64@plt+0xc490>
   1dd44:	ldr	r0, [fp, #-8]
   1dd48:	movw	r1, #63416	; 0xf7b8
   1dd4c:	movt	r1, #3
   1dd50:	str	r1, [r0, #60]	; 0x3c
   1dd54:	b	1de6c <ftello64@plt+0xc5a4>
   1dd58:	movw	r0, #32
   1dd5c:	movw	r1, #1
   1dd60:	bl	389ec <ftello64@plt+0x27124>
   1dd64:	ldr	r1, [fp, #-8]
   1dd68:	str	r0, [r1, #60]	; 0x3c
   1dd6c:	ldr	r0, [fp, #-8]
   1dd70:	ldr	r0, [r0, #60]	; 0x3c
   1dd74:	movw	r1, #0
   1dd78:	cmp	r0, r1
   1dd7c:	bne	1dd8c <ftello64@plt+0xc4c4>
   1dd80:	movw	r0, #12
   1dd84:	str	r0, [fp, #-4]
   1dd88:	b	1dec8 <ftello64@plt+0xc600>
   1dd8c:	movw	r0, #0
   1dd90:	str	r0, [fp, #-32]	; 0xffffffe0
   1dd94:	str	r0, [fp, #-40]	; 0xffffffd8
   1dd98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1dd9c:	cmp	r0, #8
   1dda0:	bge	1de68 <ftello64@plt+0xc5a0>
   1dda4:	movw	r0, #0
   1dda8:	str	r0, [fp, #-36]	; 0xffffffdc
   1ddac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ddb0:	cmp	r0, #32
   1ddb4:	bge	1de54 <ftello64@plt+0xc58c>
   1ddb8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ddbc:	bl	1179c <btowc@plt>
   1ddc0:	str	r0, [fp, #-44]	; 0xffffffd4
   1ddc4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ddc8:	cmn	r0, #1
   1ddcc:	beq	1ddf8 <ftello64@plt+0xc530>
   1ddd0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ddd4:	mov	r1, #1
   1ddd8:	lsl	r0, r1, r0
   1dddc:	ldr	r1, [fp, #-8]
   1dde0:	ldr	r1, [r1, #60]	; 0x3c
   1dde4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1dde8:	add	r1, r1, r2, lsl #2
   1ddec:	ldr	r2, [r1]
   1ddf0:	orr	r0, r2, r0
   1ddf4:	str	r0, [r1]
   1ddf8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ddfc:	mvn	r1, #127	; 0x7f
   1de00:	and	r0, r0, r1
   1de04:	cmp	r0, #0
   1de08:	bne	1de34 <ftello64@plt+0xc56c>
   1de0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1de10:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1de14:	cmp	r0, r1
   1de18:	beq	1de34 <ftello64@plt+0xc56c>
   1de1c:	ldr	r0, [fp, #-8]
   1de20:	ldrb	r1, [r0, #88]	; 0x58
   1de24:	bic	r1, r1, #8
   1de28:	movw	r2, #8
   1de2c:	orr	r1, r1, r2
   1de30:	strb	r1, [r0, #88]	; 0x58
   1de34:	b	1de38 <ftello64@plt+0xc570>
   1de38:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1de3c:	add	r0, r0, #1
   1de40:	str	r0, [fp, #-36]	; 0xffffffdc
   1de44:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1de48:	add	r0, r0, #1
   1de4c:	str	r0, [fp, #-40]	; 0xffffffd8
   1de50:	b	1ddac <ftello64@plt+0xc4e4>
   1de54:	b	1de58 <ftello64@plt+0xc590>
   1de58:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1de5c:	add	r0, r0, #1
   1de60:	str	r0, [fp, #-32]	; 0xffffffe0
   1de64:	b	1dd98 <ftello64@plt+0xc4d0>
   1de68:	b	1de6c <ftello64@plt+0xc5a4>
   1de6c:	b	1de70 <ftello64@plt+0xc5a8>
   1de70:	ldr	r0, [fp, #-8]
   1de74:	ldr	r0, [r0]
   1de78:	movw	r1, #0
   1de7c:	cmp	r0, r1
   1de80:	movw	r0, #1
   1de84:	str	r0, [sp, #4]
   1de88:	beq	1dea8 <ftello64@plt+0xc5e0>
   1de8c:	ldr	r0, [fp, #-8]
   1de90:	ldr	r0, [r0, #32]
   1de94:	movw	r1, #0
   1de98:	cmp	r0, r1
   1de9c:	movw	r0, #0
   1dea0:	moveq	r0, #1
   1dea4:	str	r0, [sp, #4]
   1dea8:	ldr	r0, [sp, #4]
   1deac:	tst	r0, #1
   1deb0:	beq	1dec0 <ftello64@plt+0xc5f8>
   1deb4:	movw	r0, #12
   1deb8:	str	r0, [fp, #-4]
   1debc:	b	1dec8 <ftello64@plt+0xc600>
   1dec0:	movw	r0, #0
   1dec4:	str	r0, [fp, #-4]
   1dec8:	ldr	r0, [fp, #-4]
   1decc:	mov	sp, fp
   1ded0:	pop	{fp, pc}
   1ded4:	svcvc	0x00ffffff
   1ded8:	push	{fp, lr}
   1dedc:	mov	fp, sp
   1dee0:	sub	sp, sp, #48	; 0x30
   1dee4:	ldr	ip, [fp, #12]
   1dee8:	ldr	lr, [fp, #8]
   1deec:	str	r0, [fp, #-8]
   1def0:	str	r1, [fp, #-12]
   1def4:	str	r2, [fp, #-16]
   1def8:	str	r3, [fp, #-20]	; 0xffffffec
   1defc:	and	r0, lr, #1
   1df00:	strb	r0, [fp, #-21]	; 0xffffffeb
   1df04:	ldr	r0, [fp, #-8]
   1df08:	movw	r1, #0
   1df0c:	and	r1, r1, #255	; 0xff
   1df10:	movw	r2, #84	; 0x54
   1df14:	str	ip, [sp, #16]
   1df18:	bl	11790 <memset@plt>
   1df1c:	ldr	r0, [fp, #-12]
   1df20:	ldr	r1, [fp, #-16]
   1df24:	ldr	r2, [fp, #-8]
   1df28:	ldr	r3, [fp, #-20]	; 0xffffffec
   1df2c:	ldrb	ip, [fp, #-21]	; 0xffffffeb
   1df30:	ldr	lr, [fp, #12]
   1df34:	and	ip, ip, #1
   1df38:	str	ip, [sp]
   1df3c:	str	lr, [sp, #4]
   1df40:	bl	1ed94 <ftello64@plt+0xd4cc>
   1df44:	ldr	r0, [fp, #-16]
   1df48:	cmp	r0, #0
   1df4c:	ble	1df80 <ftello64@plt+0xc6b8>
   1df50:	ldr	r0, [fp, #-8]
   1df54:	ldr	r1, [fp, #-16]
   1df58:	add	r1, r1, #1
   1df5c:	bl	1ee98 <ftello64@plt+0xd5d0>
   1df60:	str	r0, [sp, #20]
   1df64:	ldr	r0, [sp, #20]
   1df68:	cmp	r0, #0
   1df6c:	beq	1df7c <ftello64@plt+0xc6b4>
   1df70:	ldr	r0, [sp, #20]
   1df74:	str	r0, [fp, #-4]
   1df78:	b	1e0e0 <ftello64@plt+0xc818>
   1df7c:	b	1df80 <ftello64@plt+0xc6b8>
   1df80:	ldr	r0, [fp, #-8]
   1df84:	ldrb	r0, [r0, #75]	; 0x4b
   1df88:	cmp	r0, #0
   1df8c:	beq	1dfa0 <ftello64@plt+0xc6d8>
   1df90:	ldr	r0, [fp, #-8]
   1df94:	ldr	r0, [r0, #4]
   1df98:	str	r0, [sp, #12]
   1df9c:	b	1dfa8 <ftello64@plt+0xc6e0>
   1dfa0:	ldr	r0, [fp, #-12]
   1dfa4:	str	r0, [sp, #12]
   1dfa8:	ldr	r0, [sp, #12]
   1dfac:	ldr	r1, [fp, #-8]
   1dfb0:	str	r0, [r1, #4]
   1dfb4:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   1dfb8:	tst	r0, #1
   1dfbc:	beq	1e078 <ftello64@plt+0xc7b0>
   1dfc0:	ldr	r0, [fp, #12]
   1dfc4:	ldr	r0, [r0, #92]	; 0x5c
   1dfc8:	cmp	r0, #1
   1dfcc:	ble	1e06c <ftello64@plt+0xc7a4>
   1dfd0:	b	1dfd4 <ftello64@plt+0xc70c>
   1dfd4:	ldr	r0, [fp, #-8]
   1dfd8:	bl	1eff0 <ftello64@plt+0xd728>
   1dfdc:	str	r0, [sp, #20]
   1dfe0:	ldr	r0, [sp, #20]
   1dfe4:	cmp	r0, #0
   1dfe8:	beq	1dff8 <ftello64@plt+0xc730>
   1dfec:	ldr	r0, [sp, #20]
   1dff0:	str	r0, [fp, #-4]
   1dff4:	b	1e0e0 <ftello64@plt+0xc818>
   1dff8:	ldr	r0, [fp, #-8]
   1dffc:	ldr	r0, [r0, #32]
   1e000:	ldr	r1, [fp, #-16]
   1e004:	cmp	r0, r1
   1e008:	blt	1e010 <ftello64@plt+0xc748>
   1e00c:	b	1e068 <ftello64@plt+0xc7a0>
   1e010:	ldr	r0, [fp, #-8]
   1e014:	ldr	r0, [r0, #36]	; 0x24
   1e018:	ldr	r1, [fp, #-8]
   1e01c:	ldr	r1, [r1, #28]
   1e020:	ldr	r2, [fp, #12]
   1e024:	ldr	r2, [r2, #92]	; 0x5c
   1e028:	add	r1, r1, r2
   1e02c:	cmp	r0, r1
   1e030:	ble	1e038 <ftello64@plt+0xc770>
   1e034:	b	1e068 <ftello64@plt+0xc7a0>
   1e038:	ldr	r0, [fp, #-8]
   1e03c:	ldr	r1, [r0, #36]	; 0x24
   1e040:	lsl	r1, r1, #1
   1e044:	bl	1ee98 <ftello64@plt+0xd5d0>
   1e048:	str	r0, [sp, #20]
   1e04c:	ldr	r0, [sp, #20]
   1e050:	cmp	r0, #0
   1e054:	beq	1e064 <ftello64@plt+0xc79c>
   1e058:	ldr	r0, [sp, #20]
   1e05c:	str	r0, [fp, #-4]
   1e060:	b	1e0e0 <ftello64@plt+0xc818>
   1e064:	b	1dfd4 <ftello64@plt+0xc70c>
   1e068:	b	1e074 <ftello64@plt+0xc7ac>
   1e06c:	ldr	r0, [fp, #-8]
   1e070:	bl	1fa9c <ftello64@plt+0xe1d4>
   1e074:	b	1e0d8 <ftello64@plt+0xc810>
   1e078:	ldr	r0, [fp, #12]
   1e07c:	ldr	r0, [r0, #92]	; 0x5c
   1e080:	cmp	r0, #1
   1e084:	ble	1e094 <ftello64@plt+0xc7cc>
   1e088:	ldr	r0, [fp, #-8]
   1e08c:	bl	1fba0 <ftello64@plt+0xe2d8>
   1e090:	b	1e0d4 <ftello64@plt+0xc80c>
   1e094:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e098:	movw	r1, #0
   1e09c:	cmp	r0, r1
   1e0a0:	beq	1e0b0 <ftello64@plt+0xc7e8>
   1e0a4:	ldr	r0, [fp, #-8]
   1e0a8:	bl	1fee0 <ftello64@plt+0xe618>
   1e0ac:	b	1e0d0 <ftello64@plt+0xc808>
   1e0b0:	ldr	r0, [fp, #-8]
   1e0b4:	ldr	r0, [r0, #36]	; 0x24
   1e0b8:	ldr	r1, [fp, #-8]
   1e0bc:	str	r0, [r1, #28]
   1e0c0:	ldr	r0, [fp, #-8]
   1e0c4:	ldr	r0, [r0, #36]	; 0x24
   1e0c8:	ldr	r1, [fp, #-8]
   1e0cc:	str	r0, [r1, #32]
   1e0d0:	b	1e0d4 <ftello64@plt+0xc80c>
   1e0d4:	b	1e0d8 <ftello64@plt+0xc810>
   1e0d8:	movw	r0, #0
   1e0dc:	str	r0, [fp, #-4]
   1e0e0:	ldr	r0, [fp, #-4]
   1e0e4:	mov	sp, fp
   1e0e8:	pop	{fp, pc}
   1e0ec:	push	{fp, lr}
   1e0f0:	mov	fp, sp
   1e0f4:	sub	sp, sp, #16
   1e0f8:	str	r0, [fp, #-4]
   1e0fc:	ldr	r0, [fp, #-4]
   1e100:	ldr	r0, [r0]
   1e104:	str	r0, [sp, #8]
   1e108:	ldr	r0, [sp, #8]
   1e10c:	ldr	r0, [r0, #56]	; 0x38
   1e110:	str	r0, [sp, #4]
   1e114:	ldr	r0, [sp, #4]
   1e118:	movw	r1, #0
   1e11c:	cmp	r0, r1
   1e120:	beq	1e144 <ftello64@plt+0xc87c>
   1e124:	ldr	r0, [sp, #4]
   1e128:	ldr	r0, [r0]
   1e12c:	str	r0, [sp]
   1e130:	ldr	r0, [sp, #4]
   1e134:	bl	17178 <ftello64@plt+0x58b0>
   1e138:	ldr	r0, [sp]
   1e13c:	str	r0, [sp, #4]
   1e140:	b	1e114 <ftello64@plt+0xc84c>
   1e144:	ldr	r0, [sp, #8]
   1e148:	movw	r1, #0
   1e14c:	str	r1, [r0, #56]	; 0x38
   1e150:	ldr	r0, [sp, #8]
   1e154:	movw	r2, #31
   1e158:	str	r2, [r0, #64]	; 0x40
   1e15c:	ldr	r0, [sp, #8]
   1e160:	str	r1, [r0, #52]	; 0x34
   1e164:	ldr	r0, [sp, #8]
   1e168:	ldr	r0, [r0, #16]
   1e16c:	bl	17178 <ftello64@plt+0x58b0>
   1e170:	ldr	r0, [sp, #8]
   1e174:	movw	r1, #0
   1e178:	str	r1, [r0, #16]
   1e17c:	mov	sp, fp
   1e180:	pop	{fp, pc}
   1e184:	push	{fp, lr}
   1e188:	mov	fp, sp
   1e18c:	sub	sp, sp, #8
   1e190:	str	r0, [sp, #4]
   1e194:	ldr	r0, [sp, #4]
   1e198:	ldr	r0, [r0, #8]
   1e19c:	bl	17178 <ftello64@plt+0x58b0>
   1e1a0:	ldr	r0, [sp, #4]
   1e1a4:	ldr	r0, [r0, #12]
   1e1a8:	bl	17178 <ftello64@plt+0x58b0>
   1e1ac:	ldr	r0, [sp, #4]
   1e1b0:	ldrsb	r0, [r0, #75]	; 0x4b
   1e1b4:	cmp	r0, #0
   1e1b8:	beq	1e1c8 <ftello64@plt+0xc900>
   1e1bc:	ldr	r0, [sp, #4]
   1e1c0:	ldr	r0, [r0, #4]
   1e1c4:	bl	17178 <ftello64@plt+0x58b0>
   1e1c8:	mov	sp, fp
   1e1cc:	pop	{fp, pc}
   1e1d0:	push	{fp, lr}
   1e1d4:	mov	fp, sp
   1e1d8:	sub	sp, sp, #72	; 0x48
   1e1dc:	str	r0, [fp, #-8]
   1e1e0:	str	r1, [fp, #-12]
   1e1e4:	str	r2, [fp, #-16]
   1e1e8:	str	r3, [fp, #-20]	; 0xffffffec
   1e1ec:	ldr	r0, [fp, #-12]
   1e1f0:	ldr	r0, [r0]
   1e1f4:	str	r0, [fp, #-24]	; 0xffffffe8
   1e1f8:	ldr	r0, [fp, #-16]
   1e1fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e200:	str	r0, [r1, #128]	; 0x80
   1e204:	ldr	r1, [fp, #-8]
   1e208:	ldr	r0, [fp, #-16]
   1e20c:	orr	r2, r0, #8388608	; 0x800000
   1e210:	add	r0, sp, #28
   1e214:	bl	1ffbc <ftello64@plt+0xe6f4>
   1e218:	ldr	r0, [fp, #-8]
   1e21c:	ldr	r1, [fp, #-12]
   1e220:	ldr	r3, [fp, #-16]
   1e224:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e228:	add	lr, sp, #28
   1e22c:	str	r2, [sp, #24]
   1e230:	mov	r2, lr
   1e234:	movw	lr, #0
   1e238:	str	lr, [sp]
   1e23c:	ldr	lr, [sp, #24]
   1e240:	str	lr, [sp, #4]
   1e244:	bl	1fffc <ftello64@plt+0xe734>
   1e248:	str	r0, [fp, #-28]	; 0xffffffe4
   1e24c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e250:	ldr	r0, [r0]
   1e254:	cmp	r0, #0
   1e258:	movw	r0, #0
   1e25c:	str	r0, [sp, #20]
   1e260:	beq	1e27c <ftello64@plt+0xc9b4>
   1e264:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1e268:	movw	r1, #0
   1e26c:	cmp	r0, r1
   1e270:	movw	r0, #0
   1e274:	moveq	r0, #1
   1e278:	str	r0, [sp, #20]
   1e27c:	ldr	r0, [sp, #20]
   1e280:	tst	r0, #1
   1e284:	beq	1e294 <ftello64@plt+0xc9cc>
   1e288:	movw	r0, #0
   1e28c:	str	r0, [fp, #-4]
   1e290:	b	1e340 <ftello64@plt+0xca78>
   1e294:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e298:	movw	r1, #0
   1e29c:	str	r1, [sp, #16]
   1e2a0:	ldr	r2, [sp, #16]
   1e2a4:	movw	r3, #2
   1e2a8:	bl	20254 <ftello64@plt+0xe98c>
   1e2ac:	str	r0, [fp, #-32]	; 0xffffffe0
   1e2b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1e2b4:	movw	r1, #0
   1e2b8:	cmp	r0, r1
   1e2bc:	beq	1e2dc <ftello64@plt+0xca14>
   1e2c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e2c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1e2c8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1e2cc:	movw	r3, #16
   1e2d0:	bl	20254 <ftello64@plt+0xe98c>
   1e2d4:	str	r0, [sp, #36]	; 0x24
   1e2d8:	b	1e2e4 <ftello64@plt+0xca1c>
   1e2dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1e2e0:	str	r0, [sp, #36]	; 0x24
   1e2e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1e2e8:	movw	r1, #0
   1e2ec:	cmp	r0, r1
   1e2f0:	movw	r0, #1
   1e2f4:	str	r0, [sp, #12]
   1e2f8:	beq	1e314 <ftello64@plt+0xca4c>
   1e2fc:	ldr	r0, [sp, #36]	; 0x24
   1e300:	movw	r1, #0
   1e304:	cmp	r0, r1
   1e308:	movw	r0, #0
   1e30c:	moveq	r0, #1
   1e310:	str	r0, [sp, #12]
   1e314:	ldr	r0, [sp, #12]
   1e318:	tst	r0, #1
   1e31c:	beq	1e338 <ftello64@plt+0xca70>
   1e320:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e324:	movw	r1, #12
   1e328:	str	r1, [r0]
   1e32c:	movw	r0, #0
   1e330:	str	r0, [fp, #-4]
   1e334:	b	1e340 <ftello64@plt+0xca78>
   1e338:	ldr	r0, [sp, #36]	; 0x24
   1e33c:	str	r0, [fp, #-4]
   1e340:	ldr	r0, [fp, #-4]
   1e344:	mov	sp, fp
   1e348:	pop	{fp, pc}
   1e34c:	push	{fp, lr}
   1e350:	mov	fp, sp
   1e354:	sub	sp, sp, #48	; 0x30
   1e358:	str	r0, [fp, #-8]
   1e35c:	ldr	r0, [fp, #-8]
   1e360:	ldr	r0, [r0]
   1e364:	str	r0, [fp, #-12]
   1e368:	ldr	r0, [fp, #-12]
   1e36c:	ldr	r0, [r0, #4]
   1e370:	lsl	r0, r0, #2
   1e374:	bl	38a88 <ftello64@plt+0x271c0>
   1e378:	ldr	lr, [fp, #-12]
   1e37c:	str	r0, [lr, #12]
   1e380:	ldr	r0, [fp, #-12]
   1e384:	ldr	r0, [r0, #4]
   1e388:	lsl	r0, r0, #2
   1e38c:	bl	38a88 <ftello64@plt+0x271c0>
   1e390:	ldr	lr, [fp, #-12]
   1e394:	str	r0, [lr, #16]
   1e398:	ldr	r0, [fp, #-12]
   1e39c:	ldr	r0, [r0, #4]
   1e3a0:	movw	lr, #12
   1e3a4:	mul	r0, r0, lr
   1e3a8:	bl	38a88 <ftello64@plt+0x271c0>
   1e3ac:	ldr	lr, [fp, #-12]
   1e3b0:	str	r0, [lr, #20]
   1e3b4:	ldr	r0, [fp, #-12]
   1e3b8:	ldr	r0, [r0, #4]
   1e3bc:	movw	lr, #12
   1e3c0:	mul	r0, r0, lr
   1e3c4:	bl	38a88 <ftello64@plt+0x271c0>
   1e3c8:	ldr	lr, [fp, #-12]
   1e3cc:	str	r0, [lr, #24]
   1e3d0:	ldr	r0, [fp, #-12]
   1e3d4:	ldr	r0, [r0, #12]
   1e3d8:	movw	lr, #0
   1e3dc:	cmp	r0, lr
   1e3e0:	movw	r0, #1
   1e3e4:	str	r0, [sp, #24]
   1e3e8:	beq	1e440 <ftello64@plt+0xcb78>
   1e3ec:	ldr	r0, [fp, #-12]
   1e3f0:	ldr	r0, [r0, #16]
   1e3f4:	movw	r1, #0
   1e3f8:	cmp	r0, r1
   1e3fc:	movw	r0, #1
   1e400:	str	r0, [sp, #24]
   1e404:	beq	1e440 <ftello64@plt+0xcb78>
   1e408:	ldr	r0, [fp, #-12]
   1e40c:	ldr	r0, [r0, #20]
   1e410:	movw	r1, #0
   1e414:	cmp	r0, r1
   1e418:	movw	r0, #1
   1e41c:	str	r0, [sp, #24]
   1e420:	beq	1e440 <ftello64@plt+0xcb78>
   1e424:	ldr	r0, [fp, #-12]
   1e428:	ldr	r0, [r0, #24]
   1e42c:	movw	r1, #0
   1e430:	cmp	r0, r1
   1e434:	movw	r0, #0
   1e438:	moveq	r0, #1
   1e43c:	str	r0, [sp, #24]
   1e440:	ldr	r0, [sp, #24]
   1e444:	tst	r0, #1
   1e448:	beq	1e458 <ftello64@plt+0xcb90>
   1e44c:	movw	r0, #12
   1e450:	str	r0, [fp, #-4]
   1e454:	b	1e718 <ftello64@plt+0xce50>
   1e458:	ldr	r0, [fp, #-8]
   1e45c:	ldr	r0, [r0, #24]
   1e460:	lsl	r0, r0, #2
   1e464:	bl	38a88 <ftello64@plt+0x271c0>
   1e468:	ldr	lr, [fp, #-12]
   1e46c:	str	r0, [lr, #132]	; 0x84
   1e470:	ldr	r0, [fp, #-12]
   1e474:	ldr	r0, [r0, #132]	; 0x84
   1e478:	movw	lr, #0
   1e47c:	cmp	r0, lr
   1e480:	beq	1e574 <ftello64@plt+0xccac>
   1e484:	movw	r0, #0
   1e488:	str	r0, [fp, #-20]	; 0xffffffec
   1e48c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e490:	ldr	r1, [fp, #-8]
   1e494:	ldr	r1, [r1, #24]
   1e498:	cmp	r0, r1
   1e49c:	bcs	1e4c8 <ftello64@plt+0xcc00>
   1e4a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e4a4:	mov	r1, r0
   1e4a8:	ldr	r2, [fp, #-12]
   1e4ac:	ldr	r2, [r2, #132]	; 0x84
   1e4b0:	add	r0, r2, r0, lsl #2
   1e4b4:	str	r1, [r0]
   1e4b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e4bc:	add	r0, r0, #1
   1e4c0:	str	r0, [fp, #-20]	; 0xffffffec
   1e4c4:	b	1e48c <ftello64@plt+0xcbc4>
   1e4c8:	ldr	r0, [fp, #-12]
   1e4cc:	ldr	r0, [r0, #52]	; 0x34
   1e4d0:	ldr	r1, [fp, #-12]
   1e4d4:	movw	r2, #23392	; 0x5b60
   1e4d8:	movt	r2, #2
   1e4dc:	str	r1, [sp, #20]
   1e4e0:	mov	r1, r2
   1e4e4:	ldr	r2, [sp, #20]
   1e4e8:	bl	25a44 <ftello64@plt+0x1417c>
   1e4ec:	movw	r1, #0
   1e4f0:	str	r1, [fp, #-20]	; 0xffffffec
   1e4f4:	str	r0, [sp, #16]
   1e4f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e4fc:	ldr	r1, [fp, #-8]
   1e500:	ldr	r1, [r1, #24]
   1e504:	cmp	r0, r1
   1e508:	bcs	1e544 <ftello64@plt+0xcc7c>
   1e50c:	ldr	r0, [fp, #-12]
   1e510:	ldr	r0, [r0, #132]	; 0x84
   1e514:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e518:	add	r0, r0, r1, lsl #2
   1e51c:	ldr	r0, [r0]
   1e520:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e524:	cmp	r0, r1
   1e528:	beq	1e530 <ftello64@plt+0xcc68>
   1e52c:	b	1e544 <ftello64@plt+0xcc7c>
   1e530:	b	1e534 <ftello64@plt+0xcc6c>
   1e534:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e538:	add	r0, r0, #1
   1e53c:	str	r0, [fp, #-20]	; 0xffffffec
   1e540:	b	1e4f8 <ftello64@plt+0xcc30>
   1e544:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e548:	ldr	r1, [fp, #-8]
   1e54c:	ldr	r1, [r1, #24]
   1e550:	cmp	r0, r1
   1e554:	bne	1e570 <ftello64@plt+0xcca8>
   1e558:	ldr	r0, [fp, #-12]
   1e55c:	ldr	r0, [r0, #132]	; 0x84
   1e560:	bl	17178 <ftello64@plt+0x58b0>
   1e564:	ldr	r0, [fp, #-12]
   1e568:	movw	lr, #0
   1e56c:	str	lr, [r0, #132]	; 0x84
   1e570:	b	1e574 <ftello64@plt+0xccac>
   1e574:	ldr	r0, [fp, #-12]
   1e578:	ldr	r0, [r0, #52]	; 0x34
   1e57c:	ldr	r1, [fp, #-8]
   1e580:	movw	r2, #23764	; 0x5cd4
   1e584:	movt	r2, #2
   1e588:	str	r1, [sp, #12]
   1e58c:	mov	r1, r2
   1e590:	ldr	r2, [sp, #12]
   1e594:	bl	21658 <ftello64@plt+0xfd90>
   1e598:	str	r0, [fp, #-16]
   1e59c:	ldr	r0, [fp, #-16]
   1e5a0:	cmp	r0, #0
   1e5a4:	beq	1e5b4 <ftello64@plt+0xccec>
   1e5a8:	ldr	r0, [fp, #-16]
   1e5ac:	str	r0, [fp, #-4]
   1e5b0:	b	1e718 <ftello64@plt+0xce50>
   1e5b4:	ldr	r0, [fp, #-12]
   1e5b8:	ldr	r0, [r0, #52]	; 0x34
   1e5bc:	ldr	r1, [fp, #-12]
   1e5c0:	movw	r2, #24032	; 0x5de0
   1e5c4:	movt	r2, #2
   1e5c8:	str	r1, [sp, #8]
   1e5cc:	mov	r1, r2
   1e5d0:	ldr	r2, [sp, #8]
   1e5d4:	bl	21658 <ftello64@plt+0xfd90>
   1e5d8:	str	r0, [fp, #-16]
   1e5dc:	ldr	r0, [fp, #-16]
   1e5e0:	cmp	r0, #0
   1e5e4:	beq	1e5f4 <ftello64@plt+0xcd2c>
   1e5e8:	ldr	r0, [fp, #-16]
   1e5ec:	str	r0, [fp, #-4]
   1e5f0:	b	1e718 <ftello64@plt+0xce50>
   1e5f4:	ldr	r0, [fp, #-12]
   1e5f8:	ldr	r0, [r0, #52]	; 0x34
   1e5fc:	ldr	r1, [fp, #-12]
   1e600:	movw	r2, #24304	; 0x5ef0
   1e604:	movt	r2, #2
   1e608:	str	r1, [sp, #4]
   1e60c:	mov	r1, r2
   1e610:	ldr	r2, [sp, #4]
   1e614:	bl	25a44 <ftello64@plt+0x1417c>
   1e618:	ldr	r1, [fp, #-12]
   1e61c:	ldr	r1, [r1, #52]	; 0x34
   1e620:	ldr	r2, [fp, #-12]
   1e624:	str	r0, [sp]
   1e628:	mov	r0, r1
   1e62c:	movw	r1, #24524	; 0x5fcc
   1e630:	movt	r1, #2
   1e634:	bl	25a44 <ftello64@plt+0x1417c>
   1e638:	str	r0, [fp, #-16]
   1e63c:	ldr	r0, [fp, #-16]
   1e640:	cmp	r0, #0
   1e644:	beq	1e654 <ftello64@plt+0xcd8c>
   1e648:	ldr	r0, [fp, #-16]
   1e64c:	str	r0, [fp, #-4]
   1e650:	b	1e718 <ftello64@plt+0xce50>
   1e654:	ldr	r0, [fp, #-12]
   1e658:	bl	26234 <ftello64@plt+0x1496c>
   1e65c:	str	r0, [fp, #-16]
   1e660:	ldr	r0, [fp, #-16]
   1e664:	cmp	r0, #0
   1e668:	beq	1e678 <ftello64@plt+0xcdb0>
   1e66c:	ldr	r0, [fp, #-16]
   1e670:	str	r0, [fp, #-4]
   1e674:	b	1e718 <ftello64@plt+0xce50>
   1e678:	ldr	r0, [fp, #-8]
   1e67c:	ldrb	r0, [r0, #28]
   1e680:	ubfx	r0, r0, #4, #1
   1e684:	and	r0, r0, #255	; 0xff
   1e688:	cmp	r0, #0
   1e68c:	bne	1e6b8 <ftello64@plt+0xcdf0>
   1e690:	ldr	r0, [fp, #-8]
   1e694:	ldr	r0, [r0, #24]
   1e698:	cmp	r0, #0
   1e69c:	bls	1e6b8 <ftello64@plt+0xcdf0>
   1e6a0:	ldr	r0, [fp, #-12]
   1e6a4:	ldrb	r0, [r0, #88]	; 0x58
   1e6a8:	and	r0, r0, #1
   1e6ac:	and	r0, r0, #255	; 0xff
   1e6b0:	cmp	r0, #0
   1e6b4:	bne	1e6c8 <ftello64@plt+0xce00>
   1e6b8:	ldr	r0, [fp, #-12]
   1e6bc:	ldr	r0, [r0, #76]	; 0x4c
   1e6c0:	cmp	r0, #0
   1e6c4:	beq	1e710 <ftello64@plt+0xce48>
   1e6c8:	ldr	r0, [fp, #-12]
   1e6cc:	ldr	r0, [r0, #8]
   1e6d0:	movw	r1, #12
   1e6d4:	mul	r0, r0, r1
   1e6d8:	bl	38a88 <ftello64@plt+0x271c0>
   1e6dc:	ldr	r1, [fp, #-12]
   1e6e0:	str	r0, [r1, #28]
   1e6e4:	ldr	r0, [fp, #-12]
   1e6e8:	ldr	r0, [r0, #28]
   1e6ec:	movw	r1, #0
   1e6f0:	cmp	r0, r1
   1e6f4:	bne	1e704 <ftello64@plt+0xce3c>
   1e6f8:	movw	r0, #12
   1e6fc:	str	r0, [fp, #-4]
   1e700:	b	1e718 <ftello64@plt+0xce50>
   1e704:	ldr	r0, [fp, #-12]
   1e708:	bl	2637c <ftello64@plt+0x14ab4>
   1e70c:	str	r0, [fp, #-16]
   1e710:	ldr	r0, [fp, #-16]
   1e714:	str	r0, [fp, #-4]
   1e718:	ldr	r0, [fp, #-4]
   1e71c:	mov	sp, fp
   1e720:	pop	{fp, pc}
   1e724:	push	{fp, lr}
   1e728:	mov	fp, sp
   1e72c:	sub	sp, sp, #32
   1e730:	str	r0, [fp, #-4]
   1e734:	movw	r0, #0
   1e738:	strb	r0, [fp, #-13]
   1e73c:	strb	r0, [fp, #-14]
   1e740:	movw	r0, #0
   1e744:	str	r0, [fp, #-8]
   1e748:	ldr	r0, [fp, #-8]
   1e74c:	ldr	r1, [fp, #-4]
   1e750:	ldr	r1, [r1, #8]
   1e754:	cmp	r0, r1
   1e758:	bcs	1e8d8 <ftello64@plt+0xd010>
   1e75c:	ldr	r0, [fp, #-4]
   1e760:	ldr	r0, [r0]
   1e764:	ldr	r1, [fp, #-8]
   1e768:	add	r0, r0, r1, lsl #3
   1e76c:	ldrb	r0, [r0, #4]
   1e770:	sub	r0, r0, #1
   1e774:	cmp	r0, #11
   1e778:	str	r0, [sp, #8]
   1e77c:	bhi	1e8c0 <ftello64@plt+0xcff8>
   1e780:	add	r0, pc, #8
   1e784:	ldr	r1, [sp, #8]
   1e788:	ldr	r0, [r0, r1, lsl #2]
   1e78c:	mov	pc, r0
   1e790:	andeq	lr, r1, r0, asr #15
   1e794:	andeq	lr, r1, r0, asr r8
   1e798:	andeq	lr, r1, r8, asr r8
   1e79c:	andeq	lr, r1, r0, asr r8
   1e7a0:	andeq	lr, r1, r4, asr #16
   1e7a4:	andeq	lr, r1, r4, asr r8
   1e7a8:	andeq	lr, r1, r0, asr #17
   1e7ac:	andeq	lr, r1, r0, asr r8
   1e7b0:	andeq	lr, r1, r0, asr r8
   1e7b4:	andeq	lr, r1, r0, asr r8
   1e7b8:	andeq	lr, r1, r0, asr r8
   1e7bc:	andeq	lr, r1, r8, ror #15
   1e7c0:	ldr	r0, [fp, #-4]
   1e7c4:	ldr	r0, [r0]
   1e7c8:	ldr	r1, [fp, #-8]
   1e7cc:	add	r0, r0, r1, lsl #3
   1e7d0:	ldrb	r0, [r0]
   1e7d4:	cmp	r0, #128	; 0x80
   1e7d8:	blt	1e7e4 <ftello64@plt+0xcf1c>
   1e7dc:	movw	r0, #1
   1e7e0:	strb	r0, [fp, #-13]
   1e7e4:	b	1e8c4 <ftello64@plt+0xcffc>
   1e7e8:	ldr	r0, [fp, #-4]
   1e7ec:	ldr	r0, [r0]
   1e7f0:	ldr	r1, [fp, #-8]
   1e7f4:	ldr	r0, [r0, r1, lsl #3]
   1e7f8:	cmp	r0, #16
   1e7fc:	str	r0, [sp, #4]
   1e800:	beq	1e838 <ftello64@plt+0xcf70>
   1e804:	b	1e808 <ftello64@plt+0xcf40>
   1e808:	ldr	r0, [sp, #4]
   1e80c:	cmp	r0, #32
   1e810:	beq	1e838 <ftello64@plt+0xcf70>
   1e814:	b	1e818 <ftello64@plt+0xcf50>
   1e818:	ldr	r0, [sp, #4]
   1e81c:	cmp	r0, #64	; 0x40
   1e820:	beq	1e838 <ftello64@plt+0xcf70>
   1e824:	b	1e828 <ftello64@plt+0xcf60>
   1e828:	ldr	r0, [sp, #4]
   1e82c:	cmp	r0, #128	; 0x80
   1e830:	bne	1e83c <ftello64@plt+0xcf74>
   1e834:	b	1e838 <ftello64@plt+0xcf70>
   1e838:	b	1e840 <ftello64@plt+0xcf78>
   1e83c:	b	1ea28 <ftello64@plt+0xd160>
   1e840:	b	1e8c4 <ftello64@plt+0xcffc>
   1e844:	movw	r0, #1
   1e848:	strb	r0, [fp, #-14]
   1e84c:	b	1e8c4 <ftello64@plt+0xcffc>
   1e850:	b	1e8c4 <ftello64@plt+0xcffc>
   1e854:	b	1ea28 <ftello64@plt+0xd160>
   1e858:	movw	r0, #0
   1e85c:	str	r0, [sp, #12]
   1e860:	movw	r0, #4
   1e864:	str	r0, [fp, #-12]
   1e868:	ldr	r0, [fp, #-12]
   1e86c:	cmp	r0, #8
   1e870:	bge	1e8bc <ftello64@plt+0xcff4>
   1e874:	ldr	r0, [fp, #-4]
   1e878:	ldr	r0, [r0]
   1e87c:	ldr	r1, [fp, #-8]
   1e880:	ldr	r0, [r0, r1, lsl #3]
   1e884:	ldr	r1, [fp, #-12]
   1e888:	add	r0, r0, r1, lsl #2
   1e88c:	ldr	r0, [r0]
   1e890:	ldr	r1, [sp, #12]
   1e894:	lsr	r0, r0, r1
   1e898:	cmp	r0, #0
   1e89c:	beq	1e8a4 <ftello64@plt+0xcfdc>
   1e8a0:	b	1ea28 <ftello64@plt+0xd160>
   1e8a4:	movw	r0, #0
   1e8a8:	str	r0, [sp, #12]
   1e8ac:	ldr	r0, [fp, #-12]
   1e8b0:	add	r0, r0, #1
   1e8b4:	str	r0, [fp, #-12]
   1e8b8:	b	1e868 <ftello64@plt+0xcfa0>
   1e8bc:	b	1e8c4 <ftello64@plt+0xcffc>
   1e8c0:	bl	1188c <abort@plt>
   1e8c4:	b	1e8c8 <ftello64@plt+0xd000>
   1e8c8:	ldr	r0, [fp, #-8]
   1e8cc:	add	r0, r0, #1
   1e8d0:	str	r0, [fp, #-8]
   1e8d4:	b	1e748 <ftello64@plt+0xce80>
   1e8d8:	ldrb	r0, [fp, #-13]
   1e8dc:	tst	r0, #1
   1e8e0:	bne	1e8f0 <ftello64@plt+0xd028>
   1e8e4:	ldrb	r0, [fp, #-14]
   1e8e8:	tst	r0, #1
   1e8ec:	beq	1e9cc <ftello64@plt+0xd104>
   1e8f0:	movw	r0, #0
   1e8f4:	str	r0, [fp, #-8]
   1e8f8:	ldr	r0, [fp, #-8]
   1e8fc:	ldr	r1, [fp, #-4]
   1e900:	ldr	r1, [r1, #8]
   1e904:	cmp	r0, r1
   1e908:	bcs	1e9c8 <ftello64@plt+0xd100>
   1e90c:	ldr	r0, [fp, #-4]
   1e910:	ldr	r0, [r0]
   1e914:	ldr	r1, [fp, #-8]
   1e918:	add	r0, r0, r1, lsl #3
   1e91c:	ldr	r0, [r0, #4]
   1e920:	and	r0, r0, #255	; 0xff
   1e924:	cmp	r0, #1
   1e928:	bne	1e96c <ftello64@plt+0xd0a4>
   1e92c:	ldr	r0, [fp, #-4]
   1e930:	ldr	r0, [r0]
   1e934:	ldr	r1, [fp, #-8]
   1e938:	add	r0, r0, r1, lsl #3
   1e93c:	ldrb	r0, [r0]
   1e940:	cmp	r0, #128	; 0x80
   1e944:	blt	1e96c <ftello64@plt+0xd0a4>
   1e948:	ldr	r0, [fp, #-4]
   1e94c:	ldr	r0, [r0]
   1e950:	ldr	r1, [fp, #-8]
   1e954:	add	r0, r0, r1, lsl #3
   1e958:	ldr	r1, [r0, #4]
   1e95c:	mvn	r2, #2097152	; 0x200000
   1e960:	and	r1, r1, r2
   1e964:	str	r1, [r0, #4]
   1e968:	b	1e9b4 <ftello64@plt+0xd0ec>
   1e96c:	ldr	r0, [fp, #-4]
   1e970:	ldr	r0, [r0]
   1e974:	ldr	r1, [fp, #-8]
   1e978:	add	r0, r0, r1, lsl #3
   1e97c:	ldr	r0, [r0, #4]
   1e980:	and	r0, r0, #255	; 0xff
   1e984:	cmp	r0, #5
   1e988:	bne	1e9b0 <ftello64@plt+0xd0e8>
   1e98c:	ldr	r0, [fp, #-4]
   1e990:	ldr	r0, [r0]
   1e994:	ldr	r1, [fp, #-8]
   1e998:	add	r0, r0, r1, lsl #3
   1e99c:	ldr	r1, [r0, #4]
   1e9a0:	mvn	r2, #255	; 0xff
   1e9a4:	and	r1, r1, r2
   1e9a8:	orr	r1, r1, #7
   1e9ac:	str	r1, [r0, #4]
   1e9b0:	b	1e9b4 <ftello64@plt+0xd0ec>
   1e9b4:	b	1e9b8 <ftello64@plt+0xd0f0>
   1e9b8:	ldr	r0, [fp, #-8]
   1e9bc:	add	r0, r0, #1
   1e9c0:	str	r0, [fp, #-8]
   1e9c4:	b	1e8f8 <ftello64@plt+0xd030>
   1e9c8:	b	1e9cc <ftello64@plt+0xd104>
   1e9cc:	ldr	r0, [fp, #-4]
   1e9d0:	mov	r1, #1
   1e9d4:	str	r1, [r0, #92]	; 0x5c
   1e9d8:	ldr	r0, [fp, #-4]
   1e9dc:	ldrb	r1, [r0, #88]	; 0x58
   1e9e0:	bic	r1, r1, #4
   1e9e4:	strb	r1, [r0, #88]	; 0x58
   1e9e8:	ldr	r0, [fp, #-4]
   1e9ec:	ldr	r0, [r0, #76]	; 0x4c
   1e9f0:	cmp	r0, #0
   1e9f4:	movw	r0, #1
   1e9f8:	str	r0, [sp]
   1e9fc:	bgt	1ea08 <ftello64@plt+0xd140>
   1ea00:	ldrb	r0, [fp, #-14]
   1ea04:	str	r0, [sp]
   1ea08:	ldr	r0, [sp]
   1ea0c:	ldr	r1, [fp, #-4]
   1ea10:	and	r0, r0, #1
   1ea14:	ldrb	r2, [r1, #88]	; 0x58
   1ea18:	lsl	r0, r0, #1
   1ea1c:	bic	r2, r2, #2
   1ea20:	orr	r0, r2, r0
   1ea24:	strb	r0, [r1, #88]	; 0x58
   1ea28:	mov	sp, fp
   1ea2c:	pop	{fp, pc}
   1ea30:	push	{fp, lr}
   1ea34:	mov	fp, sp
   1ea38:	sub	sp, sp, #64	; 0x40
   1ea3c:	str	r0, [fp, #-8]
   1ea40:	ldr	r0, [fp, #-8]
   1ea44:	ldr	r0, [r0, #52]	; 0x34
   1ea48:	ldr	r0, [r0, #12]
   1ea4c:	ldr	r0, [r0, #28]
   1ea50:	str	r0, [fp, #-12]
   1ea54:	ldr	r0, [fp, #-12]
   1ea58:	ldr	r1, [fp, #-8]
   1ea5c:	str	r0, [r1, #72]	; 0x48
   1ea60:	ldr	r0, [fp, #-8]
   1ea64:	ldr	r0, [r0, #24]
   1ea68:	ldr	r1, [fp, #-12]
   1ea6c:	movw	r2, #12
   1ea70:	mul	r1, r1, r2
   1ea74:	add	r1, r0, r1
   1ea78:	add	r0, sp, #32
   1ea7c:	bl	27dcc <ftello64@plt+0x16504>
   1ea80:	str	r0, [fp, #-20]	; 0xffffffec
   1ea84:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ea88:	cmp	r0, #0
   1ea8c:	beq	1ea9c <ftello64@plt+0xd1d4>
   1ea90:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ea94:	str	r0, [fp, #-4]
   1ea98:	b	1ed88 <ftello64@plt+0xd4c0>
   1ea9c:	ldr	r0, [fp, #-8]
   1eaa0:	ldr	r0, [r0, #76]	; 0x4c
   1eaa4:	cmp	r0, #0
   1eaa8:	ble	1ec3c <ftello64@plt+0xd374>
   1eaac:	movw	r0, #0
   1eab0:	str	r0, [fp, #-16]
   1eab4:	ldr	r0, [fp, #-16]
   1eab8:	ldr	r1, [sp, #36]	; 0x24
   1eabc:	cmp	r0, r1
   1eac0:	bge	1ec38 <ftello64@plt+0xd370>
   1eac4:	ldr	r0, [sp, #40]	; 0x28
   1eac8:	ldr	r1, [fp, #-16]
   1eacc:	ldr	r0, [r0, r1, lsl #2]
   1ead0:	str	r0, [sp, #28]
   1ead4:	ldr	r0, [fp, #-8]
   1ead8:	ldr	r0, [r0]
   1eadc:	ldr	r1, [sp, #28]
   1eae0:	add	r0, r0, r1, lsl #3
   1eae4:	ldr	r0, [r0, #4]
   1eae8:	and	r0, r0, #255	; 0xff
   1eaec:	str	r0, [sp, #24]
   1eaf0:	ldr	r0, [sp, #24]
   1eaf4:	cmp	r0, #4
   1eaf8:	beq	1eb00 <ftello64@plt+0xd238>
   1eafc:	b	1ec28 <ftello64@plt+0xd360>
   1eb00:	movw	r0, #0
   1eb04:	str	r0, [sp, #20]
   1eb08:	ldr	r0, [sp, #20]
   1eb0c:	ldr	r1, [sp, #36]	; 0x24
   1eb10:	cmp	r0, r1
   1eb14:	bge	1eb84 <ftello64@plt+0xd2bc>
   1eb18:	ldr	r0, [fp, #-8]
   1eb1c:	ldr	r0, [r0]
   1eb20:	ldr	r1, [sp, #40]	; 0x28
   1eb24:	ldr	r2, [sp, #20]
   1eb28:	ldr	r1, [r1, r2, lsl #2]
   1eb2c:	add	r0, r0, r1, lsl #3
   1eb30:	str	r0, [sp, #16]
   1eb34:	ldr	r0, [sp, #16]
   1eb38:	ldr	r0, [r0, #4]
   1eb3c:	and	r0, r0, #255	; 0xff
   1eb40:	cmp	r0, #9
   1eb44:	bne	1eb70 <ftello64@plt+0xd2a8>
   1eb48:	ldr	r0, [sp, #16]
   1eb4c:	ldr	r0, [r0]
   1eb50:	ldr	r1, [fp, #-8]
   1eb54:	ldr	r1, [r1]
   1eb58:	ldr	r2, [sp, #28]
   1eb5c:	add	r1, r1, r2, lsl #3
   1eb60:	ldr	r1, [r1]
   1eb64:	cmp	r0, r1
   1eb68:	bne	1eb70 <ftello64@plt+0xd2a8>
   1eb6c:	b	1eb84 <ftello64@plt+0xd2bc>
   1eb70:	b	1eb74 <ftello64@plt+0xd2ac>
   1eb74:	ldr	r0, [sp, #20]
   1eb78:	add	r0, r0, #1
   1eb7c:	str	r0, [sp, #20]
   1eb80:	b	1eb08 <ftello64@plt+0xd240>
   1eb84:	ldr	r0, [sp, #20]
   1eb88:	ldr	r1, [sp, #36]	; 0x24
   1eb8c:	cmp	r0, r1
   1eb90:	bne	1eb98 <ftello64@plt+0xd2d0>
   1eb94:	b	1ec28 <ftello64@plt+0xd360>
   1eb98:	ldr	r0, [sp, #24]
   1eb9c:	cmp	r0, #4
   1eba0:	bne	1ec24 <ftello64@plt+0xd35c>
   1eba4:	ldr	r0, [fp, #-8]
   1eba8:	ldr	r0, [r0, #20]
   1ebac:	ldr	r1, [sp, #28]
   1ebb0:	movw	r2, #12
   1ebb4:	mul	r1, r1, r2
   1ebb8:	add	r0, r0, r1
   1ebbc:	ldr	r0, [r0, #8]
   1ebc0:	ldr	r0, [r0]
   1ebc4:	str	r0, [sp, #12]
   1ebc8:	ldr	r1, [sp, #12]
   1ebcc:	add	r0, sp, #32
   1ebd0:	bl	27ea0 <ftello64@plt+0x165d8>
   1ebd4:	cmp	r0, #0
   1ebd8:	bne	1ec20 <ftello64@plt+0xd358>
   1ebdc:	ldr	r0, [fp, #-8]
   1ebe0:	ldr	r0, [r0, #24]
   1ebe4:	ldr	r1, [sp, #12]
   1ebe8:	movw	r2, #12
   1ebec:	mul	r1, r1, r2
   1ebf0:	add	r1, r0, r1
   1ebf4:	add	r0, sp, #32
   1ebf8:	bl	274f8 <ftello64@plt+0x15c30>
   1ebfc:	str	r0, [sp, #8]
   1ec00:	ldr	r0, [sp, #8]
   1ec04:	cmp	r0, #0
   1ec08:	beq	1ec18 <ftello64@plt+0xd350>
   1ec0c:	ldr	r0, [sp, #8]
   1ec10:	str	r0, [fp, #-4]
   1ec14:	b	1ed88 <ftello64@plt+0xd4c0>
   1ec18:	movw	r0, #0
   1ec1c:	str	r0, [fp, #-16]
   1ec20:	b	1ec24 <ftello64@plt+0xd35c>
   1ec24:	b	1ec28 <ftello64@plt+0xd360>
   1ec28:	ldr	r0, [fp, #-16]
   1ec2c:	add	r0, r0, #1
   1ec30:	str	r0, [fp, #-16]
   1ec34:	b	1eab4 <ftello64@plt+0xd1ec>
   1ec38:	b	1ec3c <ftello64@plt+0xd374>
   1ec3c:	ldr	r1, [fp, #-8]
   1ec40:	sub	r0, fp, #20
   1ec44:	add	r2, sp, #32
   1ec48:	movw	r3, #0
   1ec4c:	bl	27f90 <ftello64@plt+0x166c8>
   1ec50:	ldr	r1, [fp, #-8]
   1ec54:	str	r0, [r1, #36]	; 0x24
   1ec58:	ldr	r0, [fp, #-8]
   1ec5c:	ldr	r0, [r0, #36]	; 0x24
   1ec60:	movw	r1, #0
   1ec64:	cmp	r0, r1
   1ec68:	bne	1ec78 <ftello64@plt+0xd3b0>
   1ec6c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ec70:	str	r0, [fp, #-4]
   1ec74:	b	1ed88 <ftello64@plt+0xd4c0>
   1ec78:	ldr	r0, [fp, #-8]
   1ec7c:	ldr	r0, [r0, #36]	; 0x24
   1ec80:	ldrb	r0, [r0, #52]	; 0x34
   1ec84:	lsr	r0, r0, #7
   1ec88:	and	r0, r0, #255	; 0xff
   1ec8c:	cmp	r0, #0
   1ec90:	beq	1ed58 <ftello64@plt+0xd490>
   1ec94:	ldr	r1, [fp, #-8]
   1ec98:	sub	r0, fp, #20
   1ec9c:	add	r2, sp, #32
   1eca0:	movw	r3, #1
   1eca4:	bl	27f90 <ftello64@plt+0x166c8>
   1eca8:	ldr	r1, [fp, #-8]
   1ecac:	str	r0, [r1, #40]	; 0x28
   1ecb0:	ldr	r1, [fp, #-8]
   1ecb4:	sub	r0, fp, #20
   1ecb8:	add	r2, sp, #32
   1ecbc:	movw	r3, #2
   1ecc0:	bl	27f90 <ftello64@plt+0x166c8>
   1ecc4:	ldr	r1, [fp, #-8]
   1ecc8:	str	r0, [r1, #44]	; 0x2c
   1eccc:	ldr	r1, [fp, #-8]
   1ecd0:	sub	r0, fp, #20
   1ecd4:	add	r2, sp, #32
   1ecd8:	movw	r3, #6
   1ecdc:	bl	27f90 <ftello64@plt+0x166c8>
   1ece0:	ldr	r1, [fp, #-8]
   1ece4:	str	r0, [r1, #48]	; 0x30
   1ece8:	ldr	r0, [fp, #-8]
   1ecec:	ldr	r0, [r0, #40]	; 0x28
   1ecf0:	movw	r1, #0
   1ecf4:	cmp	r0, r1
   1ecf8:	movw	r0, #1
   1ecfc:	str	r0, [sp, #4]
   1ed00:	beq	1ed3c <ftello64@plt+0xd474>
   1ed04:	ldr	r0, [fp, #-8]
   1ed08:	ldr	r0, [r0, #44]	; 0x2c
   1ed0c:	movw	r1, #0
   1ed10:	cmp	r0, r1
   1ed14:	movw	r0, #1
   1ed18:	str	r0, [sp, #4]
   1ed1c:	beq	1ed3c <ftello64@plt+0xd474>
   1ed20:	ldr	r0, [fp, #-8]
   1ed24:	ldr	r0, [r0, #48]	; 0x30
   1ed28:	movw	r1, #0
   1ed2c:	cmp	r0, r1
   1ed30:	movw	r0, #0
   1ed34:	moveq	r0, #1
   1ed38:	str	r0, [sp, #4]
   1ed3c:	ldr	r0, [sp, #4]
   1ed40:	tst	r0, #1
   1ed44:	beq	1ed54 <ftello64@plt+0xd48c>
   1ed48:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ed4c:	str	r0, [fp, #-4]
   1ed50:	b	1ed88 <ftello64@plt+0xd4c0>
   1ed54:	b	1ed78 <ftello64@plt+0xd4b0>
   1ed58:	ldr	r0, [fp, #-8]
   1ed5c:	ldr	r0, [r0, #36]	; 0x24
   1ed60:	ldr	r1, [fp, #-8]
   1ed64:	str	r0, [r1, #48]	; 0x30
   1ed68:	ldr	r1, [fp, #-8]
   1ed6c:	str	r0, [r1, #44]	; 0x2c
   1ed70:	ldr	r1, [fp, #-8]
   1ed74:	str	r0, [r1, #40]	; 0x28
   1ed78:	ldr	r0, [sp, #40]	; 0x28
   1ed7c:	bl	17178 <ftello64@plt+0x58b0>
   1ed80:	movw	r0, #0
   1ed84:	str	r0, [fp, #-4]
   1ed88:	ldr	r0, [fp, #-4]
   1ed8c:	mov	sp, fp
   1ed90:	pop	{fp, pc}
   1ed94:	push	{fp, lr}
   1ed98:	mov	fp, sp
   1ed9c:	sub	sp, sp, #28
   1eda0:	ldr	ip, [fp, #12]
   1eda4:	ldr	lr, [fp, #8]
   1eda8:	str	r0, [fp, #-4]
   1edac:	str	r1, [fp, #-8]
   1edb0:	str	r2, [fp, #-12]
   1edb4:	str	r3, [sp, #12]
   1edb8:	and	r0, lr, #1
   1edbc:	strb	r0, [sp, #11]
   1edc0:	ldr	r0, [fp, #-4]
   1edc4:	ldr	r1, [fp, #-12]
   1edc8:	str	r0, [r1]
   1edcc:	ldr	r0, [fp, #-8]
   1edd0:	ldr	r1, [fp, #-12]
   1edd4:	str	r0, [r1, #48]	; 0x30
   1edd8:	ldr	r0, [fp, #-8]
   1eddc:	ldr	r1, [fp, #-12]
   1ede0:	str	r0, [r1, #44]	; 0x2c
   1ede4:	ldr	r0, [sp, #12]
   1ede8:	ldr	r1, [fp, #-12]
   1edec:	str	r0, [r1, #64]	; 0x40
   1edf0:	ldrb	r0, [sp, #11]
   1edf4:	and	r0, r0, #1
   1edf8:	ldr	r1, [fp, #-12]
   1edfc:	strb	r0, [r1, #72]	; 0x48
   1ee00:	ldr	r0, [sp, #12]
   1ee04:	movw	r1, #0
   1ee08:	cmp	r0, r1
   1ee0c:	movw	r0, #1
   1ee10:	str	ip, [sp, #4]
   1ee14:	str	r0, [sp]
   1ee18:	bne	1ee24 <ftello64@plt+0xd55c>
   1ee1c:	ldrb	r0, [sp, #11]
   1ee20:	str	r0, [sp]
   1ee24:	ldr	r0, [sp]
   1ee28:	and	r0, r0, #1
   1ee2c:	ldr	r1, [fp, #-12]
   1ee30:	strb	r0, [r1, #75]	; 0x4b
   1ee34:	ldr	r0, [fp, #12]
   1ee38:	ldr	r0, [r0, #92]	; 0x5c
   1ee3c:	ldr	r1, [fp, #-12]
   1ee40:	str	r0, [r1, #80]	; 0x50
   1ee44:	ldr	r0, [fp, #12]
   1ee48:	ldrb	r0, [r0, #88]	; 0x58
   1ee4c:	ubfx	r0, r0, #2, #1
   1ee50:	ldr	r1, [fp, #-12]
   1ee54:	strb	r0, [r1, #73]	; 0x49
   1ee58:	ldr	r0, [fp, #12]
   1ee5c:	ldrb	r0, [r0, #88]	; 0x58
   1ee60:	ubfx	r0, r0, #3, #1
   1ee64:	and	r0, r0, #255	; 0xff
   1ee68:	ldr	r1, [fp, #-12]
   1ee6c:	strb	r0, [r1, #74]	; 0x4a
   1ee70:	ldr	r0, [fp, #-12]
   1ee74:	ldr	r0, [r0, #48]	; 0x30
   1ee78:	ldr	r1, [fp, #-12]
   1ee7c:	str	r0, [r1, #56]	; 0x38
   1ee80:	ldr	r0, [fp, #-12]
   1ee84:	ldr	r0, [r0, #56]	; 0x38
   1ee88:	ldr	r1, [fp, #-12]
   1ee8c:	str	r0, [r1, #52]	; 0x34
   1ee90:	mov	sp, fp
   1ee94:	pop	{fp, pc}
   1ee98:	push	{fp, lr}
   1ee9c:	mov	fp, sp
   1eea0:	sub	sp, sp, #32
   1eea4:	str	r0, [fp, #-8]
   1eea8:	str	r1, [fp, #-12]
   1eeac:	ldr	r0, [fp, #-8]
   1eeb0:	ldr	r0, [r0, #80]	; 0x50
   1eeb4:	cmp	r0, #1
   1eeb8:	ble	1ef78 <ftello64@plt+0xd6b0>
   1eebc:	ldr	r0, [pc, #296]	; 1efec <ftello64@plt+0xd724>
   1eec0:	movw	r1, #4
   1eec4:	str	r1, [sp, #12]
   1eec8:	ldr	r1, [fp, #-12]
   1eecc:	cmp	r0, r1
   1eed0:	bcs	1eee0 <ftello64@plt+0xd618>
   1eed4:	movw	r0, #12
   1eed8:	str	r0, [fp, #-4]
   1eedc:	b	1efe0 <ftello64@plt+0xd718>
   1eee0:	ldr	r0, [fp, #-8]
   1eee4:	ldr	r0, [r0, #8]
   1eee8:	ldr	r1, [fp, #-12]
   1eeec:	lsl	r1, r1, #2
   1eef0:	bl	38af8 <ftello64@plt+0x27230>
   1eef4:	str	r0, [sp, #16]
   1eef8:	ldr	r0, [sp, #16]
   1eefc:	movw	r1, #0
   1ef00:	cmp	r0, r1
   1ef04:	bne	1ef14 <ftello64@plt+0xd64c>
   1ef08:	movw	r0, #12
   1ef0c:	str	r0, [fp, #-4]
   1ef10:	b	1efe0 <ftello64@plt+0xd718>
   1ef14:	ldr	r0, [sp, #16]
   1ef18:	ldr	r1, [fp, #-8]
   1ef1c:	str	r0, [r1, #8]
   1ef20:	ldr	r0, [fp, #-8]
   1ef24:	ldr	r0, [r0, #12]
   1ef28:	movw	r1, #0
   1ef2c:	cmp	r0, r1
   1ef30:	beq	1ef74 <ftello64@plt+0xd6ac>
   1ef34:	ldr	r0, [fp, #-8]
   1ef38:	ldr	r0, [r0, #12]
   1ef3c:	ldr	r1, [fp, #-12]
   1ef40:	lsl	r1, r1, #2
   1ef44:	bl	38af8 <ftello64@plt+0x27230>
   1ef48:	str	r0, [sp, #8]
   1ef4c:	ldr	r0, [sp, #8]
   1ef50:	movw	r1, #0
   1ef54:	cmp	r0, r1
   1ef58:	bne	1ef68 <ftello64@plt+0xd6a0>
   1ef5c:	movw	r0, #12
   1ef60:	str	r0, [fp, #-4]
   1ef64:	b	1efe0 <ftello64@plt+0xd718>
   1ef68:	ldr	r0, [sp, #8]
   1ef6c:	ldr	r1, [fp, #-8]
   1ef70:	str	r0, [r1, #12]
   1ef74:	b	1ef78 <ftello64@plt+0xd6b0>
   1ef78:	ldr	r0, [fp, #-8]
   1ef7c:	ldrsb	r0, [r0, #75]	; 0x4b
   1ef80:	cmp	r0, #0
   1ef84:	beq	1efcc <ftello64@plt+0xd704>
   1ef88:	ldr	r0, [fp, #-8]
   1ef8c:	ldr	r0, [r0, #4]
   1ef90:	ldr	r1, [fp, #-12]
   1ef94:	mov	r2, r1
   1ef98:	str	r2, [sp]
   1ef9c:	bl	38af8 <ftello64@plt+0x27230>
   1efa0:	str	r0, [sp, #4]
   1efa4:	ldr	r0, [sp, #4]
   1efa8:	movw	r1, #0
   1efac:	cmp	r0, r1
   1efb0:	bne	1efc0 <ftello64@plt+0xd6f8>
   1efb4:	movw	r0, #12
   1efb8:	str	r0, [fp, #-4]
   1efbc:	b	1efe0 <ftello64@plt+0xd718>
   1efc0:	ldr	r0, [sp, #4]
   1efc4:	ldr	r1, [fp, #-8]
   1efc8:	str	r0, [r1, #4]
   1efcc:	ldr	r0, [fp, #-12]
   1efd0:	ldr	r1, [fp, #-8]
   1efd4:	str	r0, [r1, #36]	; 0x24
   1efd8:	movw	r0, #0
   1efdc:	str	r0, [fp, #-4]
   1efe0:	ldr	r0, [fp, #-4]
   1efe4:	mov	sp, fp
   1efe8:	pop	{fp, pc}
   1efec:	svccc	0x00ffffff
   1eff0:	push	{fp, lr}
   1eff4:	mov	fp, sp
   1eff8:	sub	sp, sp, #192	; 0xc0
   1effc:	str	r0, [fp, #-8]
   1f000:	ldr	r0, [fp, #-8]
   1f004:	ldr	r0, [r0, #28]
   1f008:	str	r0, [fp, #-24]	; 0xffffffe8
   1f00c:	ldr	r0, [fp, #-8]
   1f010:	ldr	r0, [r0, #36]	; 0x24
   1f014:	ldr	r1, [fp, #-8]
   1f018:	ldr	r1, [r1, #48]	; 0x30
   1f01c:	cmp	r0, r1
   1f020:	ble	1f034 <ftello64@plt+0xd76c>
   1f024:	ldr	r0, [fp, #-8]
   1f028:	ldr	r0, [r0, #48]	; 0x30
   1f02c:	str	r0, [sp, #32]
   1f030:	b	1f040 <ftello64@plt+0xd778>
   1f034:	ldr	r0, [fp, #-8]
   1f038:	ldr	r0, [r0, #36]	; 0x24
   1f03c:	str	r0, [sp, #32]
   1f040:	ldr	r0, [sp, #32]
   1f044:	str	r0, [fp, #-28]	; 0xffffffe4
   1f048:	ldr	r0, [fp, #-8]
   1f04c:	ldrsb	r0, [r0, #74]	; 0x4a
   1f050:	cmp	r0, #0
   1f054:	bne	1f3b4 <ftello64@plt+0xdaec>
   1f058:	ldr	r0, [fp, #-8]
   1f05c:	ldr	r0, [r0, #64]	; 0x40
   1f060:	movw	r1, #0
   1f064:	cmp	r0, r1
   1f068:	bne	1f3b4 <ftello64@plt+0xdaec>
   1f06c:	ldr	r0, [fp, #-8]
   1f070:	ldrsb	r0, [r0, #76]	; 0x4c
   1f074:	cmp	r0, #0
   1f078:	bne	1f3b4 <ftello64@plt+0xdaec>
   1f07c:	b	1f080 <ftello64@plt+0xd7b8>
   1f080:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f084:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1f088:	cmp	r0, r1
   1f08c:	bge	1f390 <ftello64@plt+0xdac8>
   1f090:	ldr	r0, [fp, #-8]
   1f094:	ldr	r0, [r0]
   1f098:	ldr	r1, [fp, #-8]
   1f09c:	ldr	r1, [r1, #24]
   1f0a0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f0a4:	add	r1, r1, r2
   1f0a8:	add	r0, r0, r1
   1f0ac:	ldrb	r0, [r0]
   1f0b0:	strb	r0, [sp, #87]	; 0x57
   1f0b4:	ldrb	r0, [sp, #87]	; 0x57
   1f0b8:	mvn	r1, #127	; 0x7f
   1f0bc:	and	r0, r0, r1
   1f0c0:	cmp	r0, #0
   1f0c4:	bne	1f13c <ftello64@plt+0xd874>
   1f0c8:	ldr	r0, [fp, #-8]
   1f0cc:	add	r0, r0, #16
   1f0d0:	bl	115e0 <mbsinit@plt>
   1f0d4:	cmp	r0, #0
   1f0d8:	beq	1f13c <ftello64@plt+0xd874>
   1f0dc:	ldrb	r0, [sp, #87]	; 0x57
   1f0e0:	bl	11868 <towupper@plt>
   1f0e4:	str	r0, [sp, #80]	; 0x50
   1f0e8:	ldr	r0, [sp, #80]	; 0x50
   1f0ec:	mvn	lr, #127	; 0x7f
   1f0f0:	and	r0, r0, lr
   1f0f4:	cmp	r0, #0
   1f0f8:	bne	1f138 <ftello64@plt+0xd870>
   1f0fc:	ldr	r0, [sp, #80]	; 0x50
   1f100:	ldr	r1, [fp, #-8]
   1f104:	ldr	r1, [r1, #4]
   1f108:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f10c:	strb	r0, [r1, r2]
   1f110:	ldr	r0, [sp, #80]	; 0x50
   1f114:	ldr	r1, [fp, #-8]
   1f118:	ldr	r1, [r1, #8]
   1f11c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f120:	add	r1, r1, r2, lsl #2
   1f124:	str	r0, [r1]
   1f128:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f12c:	add	r0, r0, #1
   1f130:	str	r0, [fp, #-24]	; 0xffffffe8
   1f134:	b	1f080 <ftello64@plt+0xd7b8>
   1f138:	b	1f13c <ftello64@plt+0xd874>
   1f13c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1f140:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f144:	sub	r0, r0, r1
   1f148:	str	r0, [fp, #-32]	; 0xffffffe0
   1f14c:	ldr	r0, [fp, #-8]
   1f150:	ldr	r1, [r0, #16]
   1f154:	str	r1, [fp, #-16]
   1f158:	ldr	r0, [r0, #20]
   1f15c:	str	r0, [fp, #-12]
   1f160:	ldr	r0, [fp, #-8]
   1f164:	ldr	r0, [r0]
   1f168:	ldr	r1, [fp, #-8]
   1f16c:	ldr	r1, [r1, #24]
   1f170:	add	r0, r0, r1
   1f174:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f178:	add	r1, r0, r1
   1f17c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1f180:	ldr	r0, [fp, #-8]
   1f184:	add	r3, r0, #16
   1f188:	add	r0, sp, #88	; 0x58
   1f18c:	bl	3a9a4 <ftello64@plt+0x290dc>
   1f190:	str	r0, [fp, #-36]	; 0xffffffdc
   1f194:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f198:	movw	r1, #0
   1f19c:	cmp	r1, r0
   1f1a0:	movw	r0, #0
   1f1a4:	str	r0, [sp, #28]
   1f1a8:	bcs	1f1c0 <ftello64@plt+0xd8f8>
   1f1ac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f1b0:	cmn	r0, #2
   1f1b4:	movw	r0, #0
   1f1b8:	movcc	r0, #1
   1f1bc:	str	r0, [sp, #28]
   1f1c0:	ldr	r0, [sp, #28]
   1f1c4:	tst	r0, #1
   1f1c8:	beq	1f2dc <ftello64@plt+0xda14>
   1f1cc:	ldr	r0, [sp, #88]	; 0x58
   1f1d0:	bl	11868 <towupper@plt>
   1f1d4:	str	r0, [sp, #76]	; 0x4c
   1f1d8:	ldr	r0, [sp, #76]	; 0x4c
   1f1dc:	ldr	lr, [sp, #88]	; 0x58
   1f1e0:	cmp	r0, lr
   1f1e4:	beq	1f23c <ftello64@plt+0xd974>
   1f1e8:	add	r0, sp, #92	; 0x5c
   1f1ec:	ldr	r1, [sp, #76]	; 0x4c
   1f1f0:	sub	r2, fp, #16
   1f1f4:	bl	11508 <wcrtomb@plt>
   1f1f8:	str	r0, [sp, #72]	; 0x48
   1f1fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f200:	ldr	r1, [sp, #72]	; 0x48
   1f204:	cmp	r0, r1
   1f208:	bne	1f22c <ftello64@plt+0xd964>
   1f20c:	add	r1, sp, #92	; 0x5c
   1f210:	ldr	r0, [fp, #-8]
   1f214:	ldr	r0, [r0, #4]
   1f218:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f21c:	add	r0, r0, r2
   1f220:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f224:	bl	115b0 <memcpy@plt>
   1f228:	b	1f238 <ftello64@plt+0xd970>
   1f22c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f230:	str	r0, [fp, #-20]	; 0xffffffec
   1f234:	b	1f3d4 <ftello64@plt+0xdb0c>
   1f238:	b	1f270 <ftello64@plt+0xd9a8>
   1f23c:	ldr	r0, [fp, #-8]
   1f240:	ldr	r0, [r0, #4]
   1f244:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f248:	add	r0, r0, r1
   1f24c:	ldr	r1, [fp, #-8]
   1f250:	ldr	r1, [r1]
   1f254:	ldr	r2, [fp, #-8]
   1f258:	ldr	r2, [r2, #24]
   1f25c:	add	r1, r1, r2
   1f260:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f264:	add	r1, r1, r2
   1f268:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f26c:	bl	115b0 <memcpy@plt>
   1f270:	ldr	r0, [sp, #76]	; 0x4c
   1f274:	ldr	r1, [fp, #-8]
   1f278:	ldr	r1, [r1, #8]
   1f27c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f280:	add	r3, r2, #1
   1f284:	str	r3, [fp, #-24]	; 0xffffffe8
   1f288:	add	r1, r1, r2, lsl #2
   1f28c:	str	r0, [r1]
   1f290:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f294:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f298:	add	r0, r0, r1
   1f29c:	sub	r0, r0, #1
   1f2a0:	str	r0, [fp, #-32]	; 0xffffffe0
   1f2a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f2a8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1f2ac:	cmp	r0, r1
   1f2b0:	bge	1f2d8 <ftello64@plt+0xda10>
   1f2b4:	ldr	r0, [fp, #-8]
   1f2b8:	ldr	r0, [r0, #8]
   1f2bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f2c0:	add	r2, r1, #1
   1f2c4:	str	r2, [fp, #-24]	; 0xffffffe8
   1f2c8:	add	r0, r0, r1, lsl #2
   1f2cc:	mvn	r1, #0
   1f2d0:	str	r1, [r0]
   1f2d4:	b	1f2a4 <ftello64@plt+0xd9dc>
   1f2d8:	b	1f38c <ftello64@plt+0xdac4>
   1f2dc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f2e0:	cmn	r0, #1
   1f2e4:	beq	1f318 <ftello64@plt+0xda50>
   1f2e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f2ec:	cmp	r0, #0
   1f2f0:	beq	1f318 <ftello64@plt+0xda50>
   1f2f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f2f8:	cmn	r0, #2
   1f2fc:	bne	1f370 <ftello64@plt+0xdaa8>
   1f300:	ldr	r0, [fp, #-8]
   1f304:	ldr	r0, [r0, #36]	; 0x24
   1f308:	ldr	r1, [fp, #-8]
   1f30c:	ldr	r1, [r1, #48]	; 0x30
   1f310:	cmp	r0, r1
   1f314:	blt	1f370 <ftello64@plt+0xdaa8>
   1f318:	ldrb	r0, [sp, #87]	; 0x57
   1f31c:	ldr	r1, [fp, #-8]
   1f320:	ldr	r1, [r1, #4]
   1f324:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f328:	strb	r0, [r1, r2]
   1f32c:	ldrb	r0, [sp, #87]	; 0x57
   1f330:	ldr	r1, [fp, #-8]
   1f334:	ldr	r1, [r1, #8]
   1f338:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f33c:	add	r3, r2, #1
   1f340:	str	r3, [fp, #-24]	; 0xffffffe8
   1f344:	add	r1, r1, r2, lsl #2
   1f348:	str	r0, [r1]
   1f34c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f350:	cmn	r0, #1
   1f354:	bne	1f36c <ftello64@plt+0xdaa4>
   1f358:	ldr	r0, [fp, #-8]
   1f35c:	ldr	r1, [fp, #-16]
   1f360:	str	r1, [r0, #16]
   1f364:	ldr	r1, [fp, #-12]
   1f368:	str	r1, [r0, #20]
   1f36c:	b	1f388 <ftello64@plt+0xdac0>
   1f370:	ldr	r0, [fp, #-8]
   1f374:	ldr	r1, [fp, #-16]
   1f378:	str	r1, [r0, #16]
   1f37c:	ldr	r1, [fp, #-12]
   1f380:	str	r1, [r0, #20]
   1f384:	b	1f390 <ftello64@plt+0xdac8>
   1f388:	b	1f38c <ftello64@plt+0xdac4>
   1f38c:	b	1f080 <ftello64@plt+0xd7b8>
   1f390:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f394:	ldr	r1, [fp, #-8]
   1f398:	str	r0, [r1, #28]
   1f39c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f3a0:	ldr	r1, [fp, #-8]
   1f3a4:	str	r0, [r1, #32]
   1f3a8:	movw	r0, #0
   1f3ac:	str	r0, [fp, #-4]
   1f3b0:	b	1fa90 <ftello64@plt+0xe1c8>
   1f3b4:	ldr	r0, [fp, #-8]
   1f3b8:	ldr	r0, [r0, #32]
   1f3bc:	str	r0, [fp, #-20]	; 0xffffffec
   1f3c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f3c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1f3c8:	cmp	r0, r1
   1f3cc:	bge	1fa6c <ftello64@plt+0xe1a4>
   1f3d0:	b	1f3d4 <ftello64@plt+0xdb0c>
   1f3d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1f3d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f3dc:	sub	r0, r0, r1
   1f3e0:	str	r0, [fp, #-32]	; 0xffffffe0
   1f3e4:	ldr	r0, [fp, #-8]
   1f3e8:	ldr	r1, [r0, #16]
   1f3ec:	str	r1, [fp, #-16]
   1f3f0:	ldr	r0, [r0, #20]
   1f3f4:	str	r0, [fp, #-12]
   1f3f8:	ldr	r0, [fp, #-8]
   1f3fc:	ldr	r0, [r0, #64]	; 0x40
   1f400:	movw	r1, #0
   1f404:	cmp	r0, r1
   1f408:	beq	1f4c0 <ftello64@plt+0xdbf8>
   1f40c:	movw	r0, #0
   1f410:	str	r0, [sp, #60]	; 0x3c
   1f414:	ldr	r0, [sp, #60]	; 0x3c
   1f418:	ldr	r1, [fp, #-8]
   1f41c:	ldr	r1, [r1, #80]	; 0x50
   1f420:	cmp	r0, r1
   1f424:	movw	r0, #0
   1f428:	str	r0, [sp, #24]
   1f42c:	bge	1f448 <ftello64@plt+0xdb80>
   1f430:	ldr	r0, [sp, #60]	; 0x3c
   1f434:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1f438:	cmp	r0, r1
   1f43c:	movw	r0, #0
   1f440:	movlt	r0, #1
   1f444:	str	r0, [sp, #24]
   1f448:	ldr	r0, [sp, #24]
   1f44c:	tst	r0, #1
   1f450:	beq	1f4b4 <ftello64@plt+0xdbec>
   1f454:	ldr	r0, [fp, #-8]
   1f458:	ldr	r0, [r0]
   1f45c:	ldr	r1, [fp, #-8]
   1f460:	ldr	r1, [r1, #24]
   1f464:	ldr	r2, [fp, #-20]	; 0xffffffec
   1f468:	add	r1, r1, r2
   1f46c:	ldr	r2, [sp, #60]	; 0x3c
   1f470:	add	r1, r1, r2
   1f474:	add	r0, r0, r1
   1f478:	ldrb	r0, [r0]
   1f47c:	str	r0, [sp, #56]	; 0x38
   1f480:	ldr	r0, [fp, #-8]
   1f484:	ldr	r0, [r0, #64]	; 0x40
   1f488:	ldr	r1, [sp, #56]	; 0x38
   1f48c:	add	r0, r0, r1
   1f490:	ldrb	r0, [r0]
   1f494:	ldr	r1, [sp, #60]	; 0x3c
   1f498:	add	r2, sp, #92	; 0x5c
   1f49c:	add	r1, r2, r1
   1f4a0:	strb	r0, [r1]
   1f4a4:	ldr	r0, [sp, #60]	; 0x3c
   1f4a8:	add	r0, r0, #1
   1f4ac:	str	r0, [sp, #60]	; 0x3c
   1f4b0:	b	1f414 <ftello64@plt+0xdb4c>
   1f4b4:	add	r0, sp, #92	; 0x5c
   1f4b8:	str	r0, [sp, #64]	; 0x40
   1f4bc:	b	1f4e0 <ftello64@plt+0xdc18>
   1f4c0:	ldr	r0, [fp, #-8]
   1f4c4:	ldr	r0, [r0]
   1f4c8:	ldr	r1, [fp, #-8]
   1f4cc:	ldr	r1, [r1, #24]
   1f4d0:	add	r0, r0, r1
   1f4d4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f4d8:	add	r0, r0, r1
   1f4dc:	str	r0, [sp, #64]	; 0x40
   1f4e0:	ldr	r1, [sp, #64]	; 0x40
   1f4e4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1f4e8:	ldr	r0, [fp, #-8]
   1f4ec:	add	r3, r0, #16
   1f4f0:	add	r0, sp, #68	; 0x44
   1f4f4:	bl	3a9a4 <ftello64@plt+0x290dc>
   1f4f8:	str	r0, [fp, #-36]	; 0xffffffdc
   1f4fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f500:	movw	r1, #0
   1f504:	cmp	r1, r0
   1f508:	movw	r0, #0
   1f50c:	str	r0, [sp, #20]
   1f510:	bcs	1f528 <ftello64@plt+0xdc60>
   1f514:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f518:	cmn	r0, #2
   1f51c:	movw	r0, #0
   1f520:	movcc	r0, #1
   1f524:	str	r0, [sp, #20]
   1f528:	ldr	r0, [sp, #20]
   1f52c:	tst	r0, #1
   1f530:	beq	1f930 <ftello64@plt+0xe068>
   1f534:	ldr	r0, [sp, #68]	; 0x44
   1f538:	bl	11868 <towupper@plt>
   1f53c:	str	r0, [sp, #52]	; 0x34
   1f540:	ldr	r0, [sp, #52]	; 0x34
   1f544:	ldr	lr, [sp, #68]	; 0x44
   1f548:	cmp	r0, lr
   1f54c:	beq	1f838 <ftello64@plt+0xdf70>
   1f550:	add	r0, sp, #92	; 0x5c
   1f554:	ldr	r1, [sp, #52]	; 0x34
   1f558:	sub	r2, fp, #16
   1f55c:	bl	11508 <wcrtomb@plt>
   1f560:	str	r0, [sp, #48]	; 0x30
   1f564:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f568:	ldr	r1, [sp, #48]	; 0x30
   1f56c:	cmp	r0, r1
   1f570:	bne	1f594 <ftello64@plt+0xdccc>
   1f574:	add	r1, sp, #92	; 0x5c
   1f578:	ldr	r0, [fp, #-8]
   1f57c:	ldr	r0, [r0, #4]
   1f580:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f584:	add	r0, r0, r2
   1f588:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f58c:	bl	115b0 <memcpy@plt>
   1f590:	b	1f834 <ftello64@plt+0xdf6c>
   1f594:	ldr	r0, [sp, #48]	; 0x30
   1f598:	cmn	r0, #1
   1f59c:	beq	1f814 <ftello64@plt+0xdf4c>
   1f5a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f5a4:	ldr	r1, [sp, #48]	; 0x30
   1f5a8:	add	r0, r0, r1
   1f5ac:	ldr	r1, [fp, #-8]
   1f5b0:	ldr	r1, [r1, #36]	; 0x24
   1f5b4:	cmp	r0, r1
   1f5b8:	bls	1f5d4 <ftello64@plt+0xdd0c>
   1f5bc:	ldr	r0, [fp, #-8]
   1f5c0:	ldr	r1, [fp, #-16]
   1f5c4:	str	r1, [r0, #16]
   1f5c8:	ldr	r1, [fp, #-12]
   1f5cc:	str	r1, [r0, #20]
   1f5d0:	b	1fa6c <ftello64@plt+0xe1a4>
   1f5d4:	ldr	r0, [fp, #-8]
   1f5d8:	ldr	r0, [r0, #12]
   1f5dc:	movw	r1, #0
   1f5e0:	cmp	r0, r1
   1f5e4:	bne	1f624 <ftello64@plt+0xdd5c>
   1f5e8:	ldr	r0, [fp, #-8]
   1f5ec:	ldr	r0, [r0, #36]	; 0x24
   1f5f0:	lsl	r0, r0, #2
   1f5f4:	bl	38a88 <ftello64@plt+0x271c0>
   1f5f8:	ldr	lr, [fp, #-8]
   1f5fc:	str	r0, [lr, #12]
   1f600:	ldr	r0, [fp, #-8]
   1f604:	ldr	r0, [r0, #12]
   1f608:	movw	lr, #0
   1f60c:	cmp	r0, lr
   1f610:	bne	1f620 <ftello64@plt+0xdd58>
   1f614:	movw	r0, #12
   1f618:	str	r0, [fp, #-4]
   1f61c:	b	1fa90 <ftello64@plt+0xe1c8>
   1f620:	b	1f624 <ftello64@plt+0xdd5c>
   1f624:	ldr	r0, [fp, #-8]
   1f628:	ldrsb	r0, [r0, #76]	; 0x4c
   1f62c:	cmp	r0, #0
   1f630:	bne	1f680 <ftello64@plt+0xddb8>
   1f634:	movw	r0, #0
   1f638:	str	r0, [sp, #44]	; 0x2c
   1f63c:	ldr	r0, [sp, #44]	; 0x2c
   1f640:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f644:	cmp	r0, r1
   1f648:	bcs	1f674 <ftello64@plt+0xddac>
   1f64c:	ldr	r0, [sp, #44]	; 0x2c
   1f650:	mov	r1, r0
   1f654:	ldr	r2, [fp, #-8]
   1f658:	ldr	r2, [r2, #12]
   1f65c:	add	r0, r2, r0, lsl #2
   1f660:	str	r1, [r0]
   1f664:	ldr	r0, [sp, #44]	; 0x2c
   1f668:	add	r0, r0, #1
   1f66c:	str	r0, [sp, #44]	; 0x2c
   1f670:	b	1f63c <ftello64@plt+0xdd74>
   1f674:	ldr	r0, [fp, #-8]
   1f678:	movw	r1, #1
   1f67c:	strb	r1, [r0, #76]	; 0x4c
   1f680:	ldr	r0, [fp, #-8]
   1f684:	ldr	r0, [r0, #4]
   1f688:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f68c:	add	r0, r0, r1
   1f690:	ldr	r2, [sp, #48]	; 0x30
   1f694:	add	r1, sp, #92	; 0x5c
   1f698:	bl	115b0 <memcpy@plt>
   1f69c:	ldr	r1, [sp, #52]	; 0x34
   1f6a0:	ldr	r2, [fp, #-8]
   1f6a4:	ldr	r2, [r2, #8]
   1f6a8:	ldr	lr, [fp, #-24]	; 0xffffffe8
   1f6ac:	str	r1, [r2, lr, lsl #2]
   1f6b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f6b4:	ldr	r2, [fp, #-8]
   1f6b8:	ldr	r2, [r2, #12]
   1f6bc:	ldr	lr, [fp, #-24]	; 0xffffffe8
   1f6c0:	add	r2, r2, lr, lsl #2
   1f6c4:	str	r1, [r2]
   1f6c8:	movw	r1, #1
   1f6cc:	str	r1, [sp, #44]	; 0x2c
   1f6d0:	str	r0, [sp, #16]
   1f6d4:	ldr	r0, [sp, #44]	; 0x2c
   1f6d8:	ldr	r1, [sp, #48]	; 0x30
   1f6dc:	cmp	r0, r1
   1f6e0:	bcs	1f768 <ftello64@plt+0xdea0>
   1f6e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f6e8:	ldr	r1, [sp, #44]	; 0x2c
   1f6ec:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f6f0:	cmp	r1, r2
   1f6f4:	str	r0, [sp, #12]
   1f6f8:	bcs	1f708 <ftello64@plt+0xde40>
   1f6fc:	ldr	r0, [sp, #44]	; 0x2c
   1f700:	str	r0, [sp, #8]
   1f704:	b	1f714 <ftello64@plt+0xde4c>
   1f708:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f70c:	sub	r0, r0, #1
   1f710:	str	r0, [sp, #8]
   1f714:	ldr	r0, [sp, #8]
   1f718:	ldr	r1, [sp, #12]
   1f71c:	add	r0, r1, r0
   1f720:	ldr	r2, [fp, #-8]
   1f724:	ldr	r2, [r2, #12]
   1f728:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f72c:	ldr	ip, [sp, #44]	; 0x2c
   1f730:	add	r3, r3, ip
   1f734:	str	r0, [r2, r3, lsl #2]
   1f738:	ldr	r0, [fp, #-8]
   1f73c:	ldr	r0, [r0, #8]
   1f740:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f744:	ldr	r3, [sp, #44]	; 0x2c
   1f748:	add	r2, r2, r3
   1f74c:	add	r0, r0, r2, lsl #2
   1f750:	mvn	r2, #0
   1f754:	str	r2, [r0]
   1f758:	ldr	r0, [sp, #44]	; 0x2c
   1f75c:	add	r0, r0, #1
   1f760:	str	r0, [sp, #44]	; 0x2c
   1f764:	b	1f6d4 <ftello64@plt+0xde0c>
   1f768:	ldr	r0, [sp, #48]	; 0x30
   1f76c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f770:	sub	r0, r0, r1
   1f774:	ldr	r1, [fp, #-8]
   1f778:	ldr	r2, [r1, #48]	; 0x30
   1f77c:	add	r0, r2, r0
   1f780:	str	r0, [r1, #48]	; 0x30
   1f784:	ldr	r0, [fp, #-8]
   1f788:	ldr	r0, [r0, #52]	; 0x34
   1f78c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f790:	cmp	r0, r1
   1f794:	ble	1f7b4 <ftello64@plt+0xdeec>
   1f798:	ldr	r0, [sp, #48]	; 0x30
   1f79c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f7a0:	sub	r0, r0, r1
   1f7a4:	ldr	r1, [fp, #-8]
   1f7a8:	ldr	r2, [r1, #56]	; 0x38
   1f7ac:	add	r0, r2, r0
   1f7b0:	str	r0, [r1, #56]	; 0x38
   1f7b4:	ldr	r0, [fp, #-8]
   1f7b8:	ldr	r0, [r0, #36]	; 0x24
   1f7bc:	ldr	r1, [fp, #-8]
   1f7c0:	ldr	r1, [r1, #48]	; 0x30
   1f7c4:	cmp	r0, r1
   1f7c8:	ble	1f7dc <ftello64@plt+0xdf14>
   1f7cc:	ldr	r0, [fp, #-8]
   1f7d0:	ldr	r0, [r0, #48]	; 0x30
   1f7d4:	str	r0, [sp, #4]
   1f7d8:	b	1f7e8 <ftello64@plt+0xdf20>
   1f7dc:	ldr	r0, [fp, #-8]
   1f7e0:	ldr	r0, [r0, #36]	; 0x24
   1f7e4:	str	r0, [sp, #4]
   1f7e8:	ldr	r0, [sp, #4]
   1f7ec:	str	r0, [fp, #-28]	; 0xffffffe4
   1f7f0:	ldr	r0, [sp, #48]	; 0x30
   1f7f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f7f8:	add	r0, r1, r0
   1f7fc:	str	r0, [fp, #-24]	; 0xffffffe8
   1f800:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f804:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f808:	add	r0, r1, r0
   1f80c:	str	r0, [fp, #-20]	; 0xffffffec
   1f810:	b	1f3c0 <ftello64@plt+0xdaf8>
   1f814:	ldr	r0, [fp, #-8]
   1f818:	ldr	r0, [r0, #4]
   1f81c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f820:	add	r0, r0, r1
   1f824:	ldr	r1, [sp, #64]	; 0x40
   1f828:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f82c:	bl	115b0 <memcpy@plt>
   1f830:	b	1f834 <ftello64@plt+0xdf6c>
   1f834:	b	1f854 <ftello64@plt+0xdf8c>
   1f838:	ldr	r0, [fp, #-8]
   1f83c:	ldr	r0, [r0, #4]
   1f840:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f844:	add	r0, r0, r1
   1f848:	ldr	r1, [sp, #64]	; 0x40
   1f84c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f850:	bl	115b0 <memcpy@plt>
   1f854:	ldr	r0, [fp, #-8]
   1f858:	ldrb	r0, [r0, #76]	; 0x4c
   1f85c:	cmp	r0, #0
   1f860:	beq	1f8b4 <ftello64@plt+0xdfec>
   1f864:	movw	r0, #0
   1f868:	str	r0, [sp, #40]	; 0x28
   1f86c:	ldr	r0, [sp, #40]	; 0x28
   1f870:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f874:	cmp	r0, r1
   1f878:	bcs	1f8b0 <ftello64@plt+0xdfe8>
   1f87c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f880:	ldr	r1, [sp, #40]	; 0x28
   1f884:	add	r0, r0, r1
   1f888:	ldr	r2, [fp, #-8]
   1f88c:	ldr	r2, [r2, #12]
   1f890:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f894:	add	r1, r3, r1
   1f898:	add	r1, r2, r1, lsl #2
   1f89c:	str	r0, [r1]
   1f8a0:	ldr	r0, [sp, #40]	; 0x28
   1f8a4:	add	r0, r0, #1
   1f8a8:	str	r0, [sp, #40]	; 0x28
   1f8ac:	b	1f86c <ftello64@plt+0xdfa4>
   1f8b0:	b	1f8b4 <ftello64@plt+0xdfec>
   1f8b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f8b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f8bc:	add	r0, r1, r0
   1f8c0:	str	r0, [fp, #-20]	; 0xffffffec
   1f8c4:	ldr	r0, [sp, #52]	; 0x34
   1f8c8:	ldr	r1, [fp, #-8]
   1f8cc:	ldr	r1, [r1, #8]
   1f8d0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f8d4:	add	r3, r2, #1
   1f8d8:	str	r3, [fp, #-24]	; 0xffffffe8
   1f8dc:	add	r1, r1, r2, lsl #2
   1f8e0:	str	r0, [r1]
   1f8e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f8e8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f8ec:	add	r0, r0, r1
   1f8f0:	sub	r0, r0, #1
   1f8f4:	str	r0, [fp, #-32]	; 0xffffffe0
   1f8f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f8fc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1f900:	cmp	r0, r1
   1f904:	bge	1f92c <ftello64@plt+0xe064>
   1f908:	ldr	r0, [fp, #-8]
   1f90c:	ldr	r0, [r0, #8]
   1f910:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f914:	add	r2, r1, #1
   1f918:	str	r2, [fp, #-24]	; 0xffffffe8
   1f91c:	add	r0, r0, r1, lsl #2
   1f920:	mvn	r1, #0
   1f924:	str	r1, [r0]
   1f928:	b	1f8f8 <ftello64@plt+0xe030>
   1f92c:	b	1fa68 <ftello64@plt+0xe1a0>
   1f930:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f934:	cmn	r0, #1
   1f938:	beq	1f96c <ftello64@plt+0xe0a4>
   1f93c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f940:	cmp	r0, #0
   1f944:	beq	1f96c <ftello64@plt+0xe0a4>
   1f948:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f94c:	cmn	r0, #2
   1f950:	bne	1fa4c <ftello64@plt+0xe184>
   1f954:	ldr	r0, [fp, #-8]
   1f958:	ldr	r0, [r0, #36]	; 0x24
   1f95c:	ldr	r1, [fp, #-8]
   1f960:	ldr	r1, [r1, #48]	; 0x30
   1f964:	cmp	r0, r1
   1f968:	blt	1fa4c <ftello64@plt+0xe184>
   1f96c:	ldr	r0, [fp, #-8]
   1f970:	ldr	r0, [r0]
   1f974:	ldr	r1, [fp, #-8]
   1f978:	ldr	r1, [r1, #24]
   1f97c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1f980:	add	r1, r1, r2
   1f984:	add	r0, r0, r1
   1f988:	ldrb	r0, [r0]
   1f98c:	str	r0, [sp, #36]	; 0x24
   1f990:	ldr	r0, [fp, #-8]
   1f994:	ldr	r0, [r0, #64]	; 0x40
   1f998:	movw	r1, #0
   1f99c:	cmp	r0, r1
   1f9a0:	beq	1f9bc <ftello64@plt+0xe0f4>
   1f9a4:	ldr	r0, [fp, #-8]
   1f9a8:	ldr	r0, [r0, #64]	; 0x40
   1f9ac:	ldr	r1, [sp, #36]	; 0x24
   1f9b0:	add	r0, r0, r1
   1f9b4:	ldrb	r0, [r0]
   1f9b8:	str	r0, [sp, #36]	; 0x24
   1f9bc:	ldr	r0, [sp, #36]	; 0x24
   1f9c0:	ldr	r1, [fp, #-8]
   1f9c4:	ldr	r1, [r1, #4]
   1f9c8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f9cc:	add	r1, r1, r2
   1f9d0:	strb	r0, [r1]
   1f9d4:	ldr	r0, [fp, #-8]
   1f9d8:	ldrb	r0, [r0, #76]	; 0x4c
   1f9dc:	cmp	r0, #0
   1f9e0:	beq	1f9fc <ftello64@plt+0xe134>
   1f9e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f9e8:	ldr	r1, [fp, #-8]
   1f9ec:	ldr	r1, [r1, #12]
   1f9f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f9f4:	add	r1, r1, r2, lsl #2
   1f9f8:	str	r0, [r1]
   1f9fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1fa00:	add	r0, r0, #1
   1fa04:	str	r0, [fp, #-20]	; 0xffffffec
   1fa08:	ldr	r0, [sp, #36]	; 0x24
   1fa0c:	ldr	r1, [fp, #-8]
   1fa10:	ldr	r1, [r1, #8]
   1fa14:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1fa18:	add	r3, r2, #1
   1fa1c:	str	r3, [fp, #-24]	; 0xffffffe8
   1fa20:	add	r1, r1, r2, lsl #2
   1fa24:	str	r0, [r1]
   1fa28:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1fa2c:	cmn	r0, #1
   1fa30:	bne	1fa48 <ftello64@plt+0xe180>
   1fa34:	ldr	r0, [fp, #-8]
   1fa38:	ldr	r1, [fp, #-16]
   1fa3c:	str	r1, [r0, #16]
   1fa40:	ldr	r1, [fp, #-12]
   1fa44:	str	r1, [r0, #20]
   1fa48:	b	1fa64 <ftello64@plt+0xe19c>
   1fa4c:	ldr	r0, [fp, #-8]
   1fa50:	ldr	r1, [fp, #-16]
   1fa54:	str	r1, [r0, #16]
   1fa58:	ldr	r1, [fp, #-12]
   1fa5c:	str	r1, [r0, #20]
   1fa60:	b	1fa6c <ftello64@plt+0xe1a4>
   1fa64:	b	1fa68 <ftello64@plt+0xe1a0>
   1fa68:	b	1f3c0 <ftello64@plt+0xdaf8>
   1fa6c:	b	1fa70 <ftello64@plt+0xe1a8>
   1fa70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fa74:	ldr	r1, [fp, #-8]
   1fa78:	str	r0, [r1, #28]
   1fa7c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1fa80:	ldr	r1, [fp, #-8]
   1fa84:	str	r0, [r1, #32]
   1fa88:	movw	r0, #0
   1fa8c:	str	r0, [fp, #-4]
   1fa90:	ldr	r0, [fp, #-4]
   1fa94:	mov	sp, fp
   1fa98:	pop	{fp, pc}
   1fa9c:	push	{fp, lr}
   1faa0:	mov	fp, sp
   1faa4:	sub	sp, sp, #24
   1faa8:	str	r0, [fp, #-4]
   1faac:	ldr	r0, [fp, #-4]
   1fab0:	ldr	r0, [r0, #36]	; 0x24
   1fab4:	ldr	r1, [fp, #-4]
   1fab8:	ldr	r1, [r1, #48]	; 0x30
   1fabc:	cmp	r0, r1
   1fac0:	ble	1fad4 <ftello64@plt+0xe20c>
   1fac4:	ldr	r0, [fp, #-4]
   1fac8:	ldr	r0, [r0, #48]	; 0x30
   1facc:	str	r0, [sp, #4]
   1fad0:	b	1fae0 <ftello64@plt+0xe218>
   1fad4:	ldr	r0, [fp, #-4]
   1fad8:	ldr	r0, [r0, #36]	; 0x24
   1fadc:	str	r0, [sp, #4]
   1fae0:	ldr	r0, [sp, #4]
   1fae4:	str	r0, [sp, #12]
   1fae8:	ldr	r0, [fp, #-4]
   1faec:	ldr	r0, [r0, #28]
   1faf0:	str	r0, [fp, #-8]
   1faf4:	ldr	r0, [fp, #-8]
   1faf8:	ldr	r1, [sp, #12]
   1fafc:	cmp	r0, r1
   1fb00:	bge	1fb80 <ftello64@plt+0xe2b8>
   1fb04:	ldr	r0, [fp, #-4]
   1fb08:	ldr	r0, [r0]
   1fb0c:	ldr	r1, [fp, #-4]
   1fb10:	ldr	r1, [r1, #24]
   1fb14:	ldr	r2, [fp, #-8]
   1fb18:	add	r1, r1, r2
   1fb1c:	add	r0, r0, r1
   1fb20:	ldrb	r0, [r0]
   1fb24:	str	r0, [sp, #8]
   1fb28:	ldr	r0, [fp, #-4]
   1fb2c:	ldr	r0, [r0, #64]	; 0x40
   1fb30:	movw	r1, #0
   1fb34:	cmp	r0, r1
   1fb38:	beq	1fb54 <ftello64@plt+0xe28c>
   1fb3c:	ldr	r0, [fp, #-4]
   1fb40:	ldr	r0, [r0, #64]	; 0x40
   1fb44:	ldr	r1, [sp, #8]
   1fb48:	add	r0, r0, r1
   1fb4c:	ldrb	r0, [r0]
   1fb50:	str	r0, [sp, #8]
   1fb54:	ldr	r0, [sp, #8]
   1fb58:	bl	117fc <toupper@plt>
   1fb5c:	ldr	lr, [fp, #-4]
   1fb60:	ldr	lr, [lr, #4]
   1fb64:	ldr	r1, [fp, #-8]
   1fb68:	add	r1, lr, r1
   1fb6c:	strb	r0, [r1]
   1fb70:	ldr	r0, [fp, #-8]
   1fb74:	add	r0, r0, #1
   1fb78:	str	r0, [fp, #-8]
   1fb7c:	b	1faf4 <ftello64@plt+0xe22c>
   1fb80:	ldr	r0, [fp, #-8]
   1fb84:	ldr	r1, [fp, #-4]
   1fb88:	str	r0, [r1, #28]
   1fb8c:	ldr	r0, [fp, #-8]
   1fb90:	ldr	r1, [fp, #-4]
   1fb94:	str	r0, [r1, #32]
   1fb98:	mov	sp, fp
   1fb9c:	pop	{fp, pc}
   1fba0:	push	{fp, lr}
   1fba4:	mov	fp, sp
   1fba8:	sub	sp, sp, #128	; 0x80
   1fbac:	str	r0, [fp, #-4]
   1fbb0:	ldr	r0, [fp, #-4]
   1fbb4:	ldr	r0, [r0, #36]	; 0x24
   1fbb8:	ldr	r1, [fp, #-4]
   1fbbc:	ldr	r1, [r1, #48]	; 0x30
   1fbc0:	cmp	r0, r1
   1fbc4:	ble	1fbd8 <ftello64@plt+0xe310>
   1fbc8:	ldr	r0, [fp, #-4]
   1fbcc:	ldr	r0, [r0, #48]	; 0x30
   1fbd0:	str	r0, [sp, #16]
   1fbd4:	b	1fbe4 <ftello64@plt+0xe31c>
   1fbd8:	ldr	r0, [fp, #-4]
   1fbdc:	ldr	r0, [r0, #36]	; 0x24
   1fbe0:	str	r0, [sp, #16]
   1fbe4:	ldr	r0, [sp, #16]
   1fbe8:	str	r0, [sp, #44]	; 0x2c
   1fbec:	ldr	r0, [fp, #-4]
   1fbf0:	ldr	r0, [r0, #28]
   1fbf4:	str	r0, [sp, #48]	; 0x30
   1fbf8:	ldr	r0, [sp, #48]	; 0x30
   1fbfc:	ldr	r1, [sp, #44]	; 0x2c
   1fc00:	cmp	r0, r1
   1fc04:	bge	1fec0 <ftello64@plt+0xe5f8>
   1fc08:	ldr	r0, [sp, #44]	; 0x2c
   1fc0c:	ldr	r1, [sp, #48]	; 0x30
   1fc10:	sub	r0, r0, r1
   1fc14:	str	r0, [sp, #40]	; 0x28
   1fc18:	ldr	r0, [fp, #-4]
   1fc1c:	ldr	r1, [r0, #16]
   1fc20:	str	r1, [sp, #52]	; 0x34
   1fc24:	ldr	r0, [r0, #20]
   1fc28:	str	r0, [sp, #56]	; 0x38
   1fc2c:	ldr	r0, [fp, #-4]
   1fc30:	ldr	r0, [r0, #64]	; 0x40
   1fc34:	movw	r1, #0
   1fc38:	cmp	r0, r1
   1fc3c:	beq	1fd10 <ftello64@plt+0xe448>
   1fc40:	movw	r0, #0
   1fc44:	str	r0, [sp, #24]
   1fc48:	ldr	r0, [sp, #24]
   1fc4c:	ldr	r1, [fp, #-4]
   1fc50:	ldr	r1, [r1, #80]	; 0x50
   1fc54:	cmp	r0, r1
   1fc58:	movw	r0, #0
   1fc5c:	str	r0, [sp, #12]
   1fc60:	bge	1fc7c <ftello64@plt+0xe3b4>
   1fc64:	ldr	r0, [sp, #24]
   1fc68:	ldr	r1, [sp, #40]	; 0x28
   1fc6c:	cmp	r0, r1
   1fc70:	movw	r0, #0
   1fc74:	movlt	r0, #1
   1fc78:	str	r0, [sp, #12]
   1fc7c:	ldr	r0, [sp, #12]
   1fc80:	tst	r0, #1
   1fc84:	beq	1fd04 <ftello64@plt+0xe43c>
   1fc88:	ldr	r0, [fp, #-4]
   1fc8c:	ldr	r0, [r0]
   1fc90:	ldr	r1, [fp, #-4]
   1fc94:	ldr	r1, [r1, #24]
   1fc98:	ldr	r2, [sp, #48]	; 0x30
   1fc9c:	add	r1, r1, r2
   1fca0:	ldr	r2, [sp, #24]
   1fca4:	add	r1, r1, r2
   1fca8:	add	r0, r0, r1
   1fcac:	ldrb	r0, [r0]
   1fcb0:	str	r0, [sp, #20]
   1fcb4:	ldr	r0, [fp, #-4]
   1fcb8:	ldr	r0, [r0, #64]	; 0x40
   1fcbc:	ldr	r1, [sp, #20]
   1fcc0:	add	r0, r0, r1
   1fcc4:	ldrb	r0, [r0]
   1fcc8:	ldr	r1, [fp, #-4]
   1fccc:	ldr	r1, [r1, #4]
   1fcd0:	ldr	r2, [sp, #48]	; 0x30
   1fcd4:	ldr	r3, [sp, #24]
   1fcd8:	add	r2, r2, r3
   1fcdc:	add	r1, r1, r2
   1fce0:	strb	r0, [r1]
   1fce4:	ldr	r1, [sp, #24]
   1fce8:	add	r2, sp, #60	; 0x3c
   1fcec:	add	r1, r2, r1
   1fcf0:	strb	r0, [r1]
   1fcf4:	ldr	r0, [sp, #24]
   1fcf8:	add	r0, r0, #1
   1fcfc:	str	r0, [sp, #24]
   1fd00:	b	1fc48 <ftello64@plt+0xe380>
   1fd04:	add	r0, sp, #60	; 0x3c
   1fd08:	str	r0, [sp, #28]
   1fd0c:	b	1fd30 <ftello64@plt+0xe468>
   1fd10:	ldr	r0, [fp, #-4]
   1fd14:	ldr	r0, [r0]
   1fd18:	ldr	r1, [fp, #-4]
   1fd1c:	ldr	r1, [r1, #24]
   1fd20:	add	r0, r0, r1
   1fd24:	ldr	r1, [sp, #48]	; 0x30
   1fd28:	add	r0, r0, r1
   1fd2c:	str	r0, [sp, #28]
   1fd30:	ldr	r1, [sp, #28]
   1fd34:	ldr	r2, [sp, #40]	; 0x28
   1fd38:	ldr	r0, [fp, #-4]
   1fd3c:	add	r3, r0, #16
   1fd40:	add	r0, sp, #32
   1fd44:	bl	3a9a4 <ftello64@plt+0x290dc>
   1fd48:	str	r0, [sp, #36]	; 0x24
   1fd4c:	ldr	r0, [sp, #36]	; 0x24
   1fd50:	cmn	r0, #1
   1fd54:	movw	r0, #1
   1fd58:	str	r0, [sp, #8]
   1fd5c:	beq	1fdb0 <ftello64@plt+0xe4e8>
   1fd60:	ldr	r0, [sp, #36]	; 0x24
   1fd64:	cmp	r0, #0
   1fd68:	movw	r0, #1
   1fd6c:	str	r0, [sp, #8]
   1fd70:	beq	1fdb0 <ftello64@plt+0xe4e8>
   1fd74:	ldr	r0, [sp, #36]	; 0x24
   1fd78:	cmn	r0, #2
   1fd7c:	movw	r0, #0
   1fd80:	str	r0, [sp, #4]
   1fd84:	bne	1fda8 <ftello64@plt+0xe4e0>
   1fd88:	ldr	r0, [fp, #-4]
   1fd8c:	ldr	r0, [r0, #36]	; 0x24
   1fd90:	ldr	r1, [fp, #-4]
   1fd94:	ldr	r1, [r1, #48]	; 0x30
   1fd98:	cmp	r0, r1
   1fd9c:	movw	r0, #0
   1fda0:	movge	r0, #1
   1fda4:	str	r0, [sp, #4]
   1fda8:	ldr	r0, [sp, #4]
   1fdac:	str	r0, [sp, #8]
   1fdb0:	ldr	r0, [sp, #8]
   1fdb4:	tst	r0, #1
   1fdb8:	beq	1fe2c <ftello64@plt+0xe564>
   1fdbc:	movw	r0, #1
   1fdc0:	str	r0, [sp, #36]	; 0x24
   1fdc4:	ldr	r0, [fp, #-4]
   1fdc8:	ldr	r0, [r0]
   1fdcc:	ldr	r1, [fp, #-4]
   1fdd0:	ldr	r1, [r1, #24]
   1fdd4:	ldr	r2, [sp, #48]	; 0x30
   1fdd8:	add	r1, r1, r2
   1fddc:	add	r0, r0, r1
   1fde0:	ldrb	r0, [r0]
   1fde4:	str	r0, [sp, #32]
   1fde8:	ldr	r0, [fp, #-4]
   1fdec:	ldr	r0, [r0, #64]	; 0x40
   1fdf0:	movw	r1, #0
   1fdf4:	cmp	r0, r1
   1fdf8:	beq	1fe14 <ftello64@plt+0xe54c>
   1fdfc:	ldr	r0, [fp, #-4]
   1fe00:	ldr	r0, [r0, #64]	; 0x40
   1fe04:	ldr	r1, [sp, #32]
   1fe08:	add	r0, r0, r1
   1fe0c:	ldrb	r0, [r0]
   1fe10:	str	r0, [sp, #32]
   1fe14:	ldr	r0, [fp, #-4]
   1fe18:	ldr	r1, [sp, #52]	; 0x34
   1fe1c:	str	r1, [r0, #16]
   1fe20:	ldr	r1, [sp, #56]	; 0x38
   1fe24:	str	r1, [r0, #20]
   1fe28:	b	1fe54 <ftello64@plt+0xe58c>
   1fe2c:	ldr	r0, [sp, #36]	; 0x24
   1fe30:	cmn	r0, #2
   1fe34:	bne	1fe50 <ftello64@plt+0xe588>
   1fe38:	ldr	r0, [fp, #-4]
   1fe3c:	ldr	r1, [sp, #52]	; 0x34
   1fe40:	str	r1, [r0, #16]
   1fe44:	ldr	r1, [sp, #56]	; 0x38
   1fe48:	str	r1, [r0, #20]
   1fe4c:	b	1fec0 <ftello64@plt+0xe5f8>
   1fe50:	b	1fe54 <ftello64@plt+0xe58c>
   1fe54:	ldr	r0, [sp, #32]
   1fe58:	ldr	r1, [fp, #-4]
   1fe5c:	ldr	r1, [r1, #8]
   1fe60:	ldr	r2, [sp, #48]	; 0x30
   1fe64:	add	r3, r2, #1
   1fe68:	str	r3, [sp, #48]	; 0x30
   1fe6c:	add	r1, r1, r2, lsl #2
   1fe70:	str	r0, [r1]
   1fe74:	ldr	r0, [sp, #48]	; 0x30
   1fe78:	ldr	r1, [sp, #36]	; 0x24
   1fe7c:	add	r0, r0, r1
   1fe80:	sub	r0, r0, #1
   1fe84:	str	r0, [sp, #40]	; 0x28
   1fe88:	ldr	r0, [sp, #48]	; 0x30
   1fe8c:	ldr	r1, [sp, #40]	; 0x28
   1fe90:	cmp	r0, r1
   1fe94:	bge	1febc <ftello64@plt+0xe5f4>
   1fe98:	ldr	r0, [fp, #-4]
   1fe9c:	ldr	r0, [r0, #8]
   1fea0:	ldr	r1, [sp, #48]	; 0x30
   1fea4:	add	r2, r1, #1
   1fea8:	str	r2, [sp, #48]	; 0x30
   1feac:	add	r0, r0, r1, lsl #2
   1feb0:	mvn	r1, #0
   1feb4:	str	r1, [r0]
   1feb8:	b	1fe88 <ftello64@plt+0xe5c0>
   1febc:	b	1fbf8 <ftello64@plt+0xe330>
   1fec0:	ldr	r0, [sp, #48]	; 0x30
   1fec4:	ldr	r1, [fp, #-4]
   1fec8:	str	r0, [r1, #28]
   1fecc:	ldr	r0, [sp, #48]	; 0x30
   1fed0:	ldr	r1, [fp, #-4]
   1fed4:	str	r0, [r1, #32]
   1fed8:	mov	sp, fp
   1fedc:	pop	{fp, pc}
   1fee0:	sub	sp, sp, #20
   1fee4:	str	r0, [sp, #16]
   1fee8:	ldr	r0, [sp, #16]
   1feec:	ldr	r0, [r0, #36]	; 0x24
   1fef0:	ldr	r1, [sp, #16]
   1fef4:	ldr	r1, [r1, #48]	; 0x30
   1fef8:	cmp	r0, r1
   1fefc:	ble	1ff10 <ftello64@plt+0xe648>
   1ff00:	ldr	r0, [sp, #16]
   1ff04:	ldr	r0, [r0, #48]	; 0x30
   1ff08:	str	r0, [sp]
   1ff0c:	b	1ff1c <ftello64@plt+0xe654>
   1ff10:	ldr	r0, [sp, #16]
   1ff14:	ldr	r0, [r0, #36]	; 0x24
   1ff18:	str	r0, [sp]
   1ff1c:	ldr	r0, [sp]
   1ff20:	str	r0, [sp, #8]
   1ff24:	ldr	r0, [sp, #16]
   1ff28:	ldr	r0, [r0, #28]
   1ff2c:	str	r0, [sp, #12]
   1ff30:	ldr	r0, [sp, #12]
   1ff34:	ldr	r1, [sp, #8]
   1ff38:	cmp	r0, r1
   1ff3c:	bge	1ff9c <ftello64@plt+0xe6d4>
   1ff40:	ldr	r0, [sp, #16]
   1ff44:	ldr	r0, [r0]
   1ff48:	ldr	r1, [sp, #16]
   1ff4c:	ldr	r1, [r1, #24]
   1ff50:	ldr	r2, [sp, #12]
   1ff54:	add	r1, r1, r2
   1ff58:	add	r0, r0, r1
   1ff5c:	ldrb	r0, [r0]
   1ff60:	str	r0, [sp, #4]
   1ff64:	ldr	r0, [sp, #16]
   1ff68:	ldr	r0, [r0, #64]	; 0x40
   1ff6c:	ldr	r1, [sp, #4]
   1ff70:	add	r0, r0, r1
   1ff74:	ldrb	r0, [r0]
   1ff78:	ldr	r1, [sp, #16]
   1ff7c:	ldr	r1, [r1, #4]
   1ff80:	ldr	r2, [sp, #12]
   1ff84:	add	r1, r1, r2
   1ff88:	strb	r0, [r1]
   1ff8c:	ldr	r0, [sp, #12]
   1ff90:	add	r0, r0, #1
   1ff94:	str	r0, [sp, #12]
   1ff98:	b	1ff30 <ftello64@plt+0xe668>
   1ff9c:	ldr	r0, [sp, #12]
   1ffa0:	ldr	r1, [sp, #16]
   1ffa4:	str	r0, [r1, #28]
   1ffa8:	ldr	r0, [sp, #12]
   1ffac:	ldr	r1, [sp, #16]
   1ffb0:	str	r0, [r1, #32]
   1ffb4:	add	sp, sp, #20
   1ffb8:	bx	lr
   1ffbc:	push	{fp, lr}
   1ffc0:	mov	fp, sp
   1ffc4:	sub	sp, sp, #16
   1ffc8:	str	r0, [fp, #-4]
   1ffcc:	str	r1, [sp, #8]
   1ffd0:	str	r2, [sp, #4]
   1ffd4:	ldr	r0, [fp, #-4]
   1ffd8:	ldr	r1, [sp, #8]
   1ffdc:	ldr	r2, [sp, #4]
   1ffe0:	bl	20330 <ftello64@plt+0xea68>
   1ffe4:	ldr	r1, [sp, #8]
   1ffe8:	ldr	r2, [r1, #40]	; 0x28
   1ffec:	add	r0, r2, r0
   1fff0:	str	r0, [r1, #40]	; 0x28
   1fff4:	mov	sp, fp
   1fff8:	pop	{fp, pc}
   1fffc:	push	{r4, r5, fp, lr}
   20000:	add	fp, sp, #8
   20004:	sub	sp, sp, #72	; 0x48
   20008:	ldr	ip, [fp, #12]
   2000c:	ldr	lr, [fp, #8]
   20010:	str	r0, [fp, #-16]
   20014:	str	r1, [fp, #-20]	; 0xffffffec
   20018:	str	r2, [fp, #-24]	; 0xffffffe8
   2001c:	str	r3, [fp, #-28]	; 0xffffffe4
   20020:	ldr	r0, [fp, #-20]	; 0xffffffec
   20024:	ldr	r0, [r0]
   20028:	str	r0, [fp, #-32]	; 0xffffffe0
   2002c:	movw	r0, #0
   20030:	str	r0, [sp, #40]	; 0x28
   20034:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20038:	ldr	r0, [r0, #84]	; 0x54
   2003c:	str	r0, [sp, #36]	; 0x24
   20040:	ldr	r0, [fp, #-16]
   20044:	ldr	r1, [fp, #-20]	; 0xffffffec
   20048:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2004c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   20050:	ldr	r4, [fp, #8]
   20054:	ldr	r5, [fp, #12]
   20058:	str	r4, [sp]
   2005c:	str	r5, [sp, #4]
   20060:	str	lr, [sp, #28]
   20064:	str	ip, [sp, #24]
   20068:	bl	213c4 <ftello64@plt+0xfafc>
   2006c:	str	r0, [fp, #-36]	; 0xffffffdc
   20070:	ldr	r0, [fp, #12]
   20074:	ldr	r0, [r0]
   20078:	cmp	r0, #0
   2007c:	movw	r0, #0
   20080:	str	r0, [sp, #20]
   20084:	beq	200a0 <ftello64@plt+0xe7d8>
   20088:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2008c:	movw	r1, #0
   20090:	cmp	r0, r1
   20094:	movw	r0, #0
   20098:	moveq	r0, #1
   2009c:	str	r0, [sp, #20]
   200a0:	ldr	r0, [sp, #20]
   200a4:	tst	r0, #1
   200a8:	beq	200b8 <ftello64@plt+0xe7f0>
   200ac:	movw	r0, #0
   200b0:	str	r0, [fp, #-12]
   200b4:	b	20248 <ftello64@plt+0xe980>
   200b8:	b	200bc <ftello64@plt+0xe7f4>
   200bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   200c0:	ldr	r0, [r0, #4]
   200c4:	and	r0, r0, #255	; 0xff
   200c8:	cmp	r0, #10
   200cc:	bne	20240 <ftello64@plt+0xe978>
   200d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   200d4:	ldr	r1, [fp, #-16]
   200d8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   200dc:	orr	r2, r2, #8388608	; 0x800000
   200e0:	bl	1ffbc <ftello64@plt+0xe6f4>
   200e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   200e8:	ldr	r0, [r0, #4]
   200ec:	and	r0, r0, #255	; 0xff
   200f0:	cmp	r0, #10
   200f4:	beq	201f4 <ftello64@plt+0xe92c>
   200f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   200fc:	ldr	r0, [r0, #4]
   20100:	and	r0, r0, #255	; 0xff
   20104:	cmp	r0, #2
   20108:	beq	201f4 <ftello64@plt+0xe92c>
   2010c:	ldr	r0, [fp, #8]
   20110:	cmp	r0, #0
   20114:	beq	2012c <ftello64@plt+0xe864>
   20118:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2011c:	ldr	r0, [r0, #4]
   20120:	and	r0, r0, #255	; 0xff
   20124:	cmp	r0, #9
   20128:	beq	201f4 <ftello64@plt+0xe92c>
   2012c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20130:	ldr	r0, [r0, #84]	; 0x54
   20134:	str	r0, [sp, #32]
   20138:	ldr	r0, [sp, #36]	; 0x24
   2013c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   20140:	str	r0, [r1, #84]	; 0x54
   20144:	ldr	r0, [fp, #-16]
   20148:	ldr	r1, [fp, #-20]	; 0xffffffec
   2014c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   20150:	ldr	r3, [fp, #-28]	; 0xffffffe4
   20154:	ldr	ip, [fp, #8]
   20158:	ldr	lr, [fp, #12]
   2015c:	str	ip, [sp]
   20160:	str	lr, [sp, #4]
   20164:	bl	213c4 <ftello64@plt+0xfafc>
   20168:	str	r0, [sp, #40]	; 0x28
   2016c:	ldr	r0, [fp, #12]
   20170:	ldr	r0, [r0]
   20174:	cmp	r0, #0
   20178:	movw	r0, #0
   2017c:	str	r0, [sp, #16]
   20180:	beq	2019c <ftello64@plt+0xe8d4>
   20184:	ldr	r0, [sp, #40]	; 0x28
   20188:	movw	r1, #0
   2018c:	cmp	r0, r1
   20190:	movw	r0, #0
   20194:	moveq	r0, #1
   20198:	str	r0, [sp, #16]
   2019c:	ldr	r0, [sp, #16]
   201a0:	tst	r0, #1
   201a4:	beq	201dc <ftello64@plt+0xe914>
   201a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   201ac:	movw	r1, #0
   201b0:	cmp	r0, r1
   201b4:	beq	201d0 <ftello64@plt+0xe908>
   201b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   201bc:	movw	r1, #6088	; 0x17c8
   201c0:	movt	r1, #2
   201c4:	movw	r2, #0
   201c8:	bl	21658 <ftello64@plt+0xfd90>
   201cc:	str	r0, [sp, #12]
   201d0:	movw	r0, #0
   201d4:	str	r0, [fp, #-12]
   201d8:	b	20248 <ftello64@plt+0xe980>
   201dc:	ldr	r0, [sp, #32]
   201e0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   201e4:	ldr	r2, [r1, #84]	; 0x54
   201e8:	orr	r0, r2, r0
   201ec:	str	r0, [r1, #84]	; 0x54
   201f0:	b	201fc <ftello64@plt+0xe934>
   201f4:	movw	r0, #0
   201f8:	str	r0, [sp, #40]	; 0x28
   201fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20200:	ldr	r1, [fp, #-36]	; 0xffffffdc
   20204:	ldr	r2, [sp, #40]	; 0x28
   20208:	movw	r3, #10
   2020c:	bl	20254 <ftello64@plt+0xe98c>
   20210:	str	r0, [fp, #-36]	; 0xffffffdc
   20214:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20218:	movw	r1, #0
   2021c:	cmp	r0, r1
   20220:	bne	2023c <ftello64@plt+0xe974>
   20224:	ldr	r0, [fp, #12]
   20228:	movw	r1, #12
   2022c:	str	r1, [r0]
   20230:	movw	r0, #0
   20234:	str	r0, [fp, #-12]
   20238:	b	20248 <ftello64@plt+0xe980>
   2023c:	b	200bc <ftello64@plt+0xe7f4>
   20240:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20244:	str	r0, [fp, #-12]
   20248:	ldr	r0, [fp, #-12]
   2024c:	sub	sp, fp, #8
   20250:	pop	{r4, r5, fp, pc}
   20254:	push	{fp, lr}
   20258:	mov	fp, sp
   2025c:	sub	sp, sp, #32
   20260:	add	ip, sp, #8
   20264:	ldr	lr, [pc, #192]	; 2032c <ftello64@plt+0xea64>
   20268:	str	r0, [fp, #-4]
   2026c:	str	r1, [fp, #-8]
   20270:	str	r2, [fp, #-12]
   20274:	str	r3, [sp, #16]
   20278:	mov	r0, ip
   2027c:	movw	r1, #0
   20280:	and	r1, r1, #255	; 0xff
   20284:	movw	r2, #4
   20288:	str	lr, [sp, #4]
   2028c:	str	ip, [sp]
   20290:	bl	11790 <memset@plt>
   20294:	ldr	r0, [sp, #16]
   20298:	ldr	r1, [sp, #12]
   2029c:	and	r0, r0, #255	; 0xff
   202a0:	mvn	r2, #255	; 0xff
   202a4:	and	r1, r1, r2
   202a8:	orr	r0, r1, r0
   202ac:	str	r0, [sp, #12]
   202b0:	ldr	r0, [sp, #12]
   202b4:	ldr	r1, [sp, #4]
   202b8:	and	r0, r0, r1
   202bc:	str	r0, [sp, #12]
   202c0:	ldr	r0, [sp, #12]
   202c4:	mvn	r2, #262144	; 0x40000
   202c8:	and	r0, r0, r2
   202cc:	str	r0, [sp, #12]
   202d0:	ldr	r0, [sp, #12]
   202d4:	mvn	r2, #524288	; 0x80000
   202d8:	and	r0, r0, r2
   202dc:	str	r0, [sp, #12]
   202e0:	ldr	r0, [sp, #12]
   202e4:	mvn	r2, #1048576	; 0x100000
   202e8:	and	r0, r0, r2
   202ec:	str	r0, [sp, #12]
   202f0:	ldr	r0, [sp, #12]
   202f4:	mvn	r2, #2097152	; 0x200000
   202f8:	and	r0, r0, r2
   202fc:	str	r0, [sp, #12]
   20300:	ldr	r0, [sp, #12]
   20304:	mvn	r2, #4194304	; 0x400000
   20308:	and	r0, r0, r2
   2030c:	str	r0, [sp, #12]
   20310:	ldr	r0, [fp, #-4]
   20314:	ldr	r1, [fp, #-8]
   20318:	ldr	r2, [fp, #-12]
   2031c:	ldr	r3, [sp]
   20320:	bl	222e4 <ftello64@plt+0x10a1c>
   20324:	mov	sp, fp
   20328:	pop	{fp, pc}
   2032c:			; <UNDEFINED> instruction: 0xfffc00ff
   20330:	push	{fp, lr}
   20334:	mov	fp, sp
   20338:	sub	sp, sp, #80	; 0x50
   2033c:	str	r0, [fp, #-8]
   20340:	str	r1, [fp, #-12]
   20344:	str	r2, [fp, #-16]
   20348:	ldr	r0, [fp, #-12]
   2034c:	ldr	r0, [r0, #56]	; 0x38
   20350:	ldr	r1, [fp, #-12]
   20354:	ldr	r1, [r1, #40]	; 0x28
   20358:	cmp	r0, r1
   2035c:	bgt	20384 <ftello64@plt+0xeabc>
   20360:	ldr	r0, [fp, #-8]
   20364:	ldr	r1, [r0, #4]
   20368:	mvn	r2, #255	; 0xff
   2036c:	and	r1, r1, r2
   20370:	orr	r1, r1, #2
   20374:	str	r1, [r0, #4]
   20378:	movw	r0, #0
   2037c:	str	r0, [fp, #-4]
   20380:	b	21198 <ftello64@plt+0xf8d0>
   20384:	ldr	r0, [fp, #-12]
   20388:	ldr	r0, [r0, #4]
   2038c:	ldr	r1, [fp, #-12]
   20390:	ldr	r1, [r1, #40]	; 0x28
   20394:	add	r1, r1, #0
   20398:	add	r0, r0, r1
   2039c:	ldrb	r0, [r0]
   203a0:	strb	r0, [fp, #-17]	; 0xffffffef
   203a4:	ldrb	r0, [fp, #-17]	; 0xffffffef
   203a8:	ldr	r1, [fp, #-8]
   203ac:	strb	r0, [r1]
   203b0:	ldr	r0, [fp, #-8]
   203b4:	ldr	r1, [r0, #4]
   203b8:	mvn	r2, #4194304	; 0x400000
   203bc:	and	r1, r1, r2
   203c0:	str	r1, [r0, #4]
   203c4:	ldr	r0, [fp, #-8]
   203c8:	ldr	r1, [r0, #4]
   203cc:	mvn	r2, #2097152	; 0x200000
   203d0:	and	r1, r1, r2
   203d4:	str	r1, [r0, #4]
   203d8:	ldr	r0, [fp, #-12]
   203dc:	ldr	r0, [r0, #80]	; 0x50
   203e0:	cmp	r0, #1
   203e4:	ble	20458 <ftello64@plt+0xeb90>
   203e8:	ldr	r0, [fp, #-12]
   203ec:	ldr	r0, [r0, #40]	; 0x28
   203f0:	ldr	r1, [fp, #-12]
   203f4:	ldr	r1, [r1, #28]
   203f8:	cmp	r0, r1
   203fc:	beq	20458 <ftello64@plt+0xeb90>
   20400:	ldr	r0, [fp, #-12]
   20404:	ldr	r1, [r0, #8]
   20408:	ldr	r0, [r0, #40]	; 0x28
   2040c:	add	r0, r1, r0, lsl #2
   20410:	ldr	r0, [r0]
   20414:	cmn	r0, #1
   20418:	bne	20458 <ftello64@plt+0xeb90>
   2041c:	ldr	r0, [fp, #-8]
   20420:	ldr	r1, [r0, #4]
   20424:	mvn	r2, #255	; 0xff
   20428:	and	r1, r1, r2
   2042c:	orr	r1, r1, #1
   20430:	str	r1, [r0, #4]
   20434:	ldr	r0, [fp, #-8]
   20438:	ldr	r1, [r0, #4]
   2043c:	mvn	r2, #2097152	; 0x200000
   20440:	and	r1, r1, r2
   20444:	orr	r1, r1, #2097152	; 0x200000
   20448:	str	r1, [r0, #4]
   2044c:	movw	r0, #1
   20450:	str	r0, [fp, #-4]
   20454:	b	21198 <ftello64@plt+0xf8d0>
   20458:	ldrb	r0, [fp, #-17]	; 0xffffffef
   2045c:	cmp	r0, #92	; 0x5c
   20460:	bne	20b34 <ftello64@plt+0xf26c>
   20464:	ldr	r0, [fp, #-12]
   20468:	ldr	r0, [r0, #40]	; 0x28
   2046c:	add	r0, r0, #1
   20470:	ldr	r1, [fp, #-12]
   20474:	ldr	r1, [r1, #48]	; 0x30
   20478:	cmp	r0, r1
   2047c:	blt	204a4 <ftello64@plt+0xebdc>
   20480:	ldr	r0, [fp, #-8]
   20484:	ldr	r1, [r0, #4]
   20488:	mvn	r2, #255	; 0xff
   2048c:	and	r1, r1, r2
   20490:	orr	r1, r1, #36	; 0x24
   20494:	str	r1, [r0, #4]
   20498:	movw	r0, #1
   2049c:	str	r0, [fp, #-4]
   204a0:	b	21198 <ftello64@plt+0xf8d0>
   204a4:	ldr	r0, [fp, #-12]
   204a8:	movw	r1, #1
   204ac:	bl	211a8 <ftello64@plt+0xf8e0>
   204b0:	strb	r0, [fp, #-18]	; 0xffffffee
   204b4:	ldrb	r0, [fp, #-18]	; 0xffffffee
   204b8:	ldr	r1, [fp, #-8]
   204bc:	strb	r0, [r1]
   204c0:	ldr	r0, [fp, #-8]
   204c4:	ldr	r1, [r0, #4]
   204c8:	mvn	lr, #255	; 0xff
   204cc:	and	r1, r1, lr
   204d0:	orr	r1, r1, #1
   204d4:	str	r1, [r0, #4]
   204d8:	ldr	r0, [fp, #-12]
   204dc:	ldr	r0, [r0, #80]	; 0x50
   204e0:	cmp	r0, #1
   204e4:	ble	20568 <ftello64@plt+0xeca0>
   204e8:	ldr	r0, [fp, #-12]
   204ec:	ldr	r1, [fp, #-12]
   204f0:	ldr	r1, [r1, #40]	; 0x28
   204f4:	add	r1, r1, #1
   204f8:	bl	21368 <ftello64@plt+0xfaa0>
   204fc:	str	r0, [fp, #-24]	; 0xffffffe8
   20500:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20504:	bl	1176c <iswalnum@plt>
   20508:	cmp	r0, #0
   2050c:	movw	r0, #1
   20510:	str	r0, [sp, #36]	; 0x24
   20514:	bne	2052c <ftello64@plt+0xec64>
   20518:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2051c:	cmp	r0, #95	; 0x5f
   20520:	movw	r0, #0
   20524:	moveq	r0, #1
   20528:	str	r0, [sp, #36]	; 0x24
   2052c:	ldr	r0, [sp, #36]	; 0x24
   20530:	and	r0, r0, #1
   20534:	cmp	r0, #0
   20538:	movw	r0, #0
   2053c:	movne	r0, #1
   20540:	and	r0, r0, #1
   20544:	ldr	r1, [fp, #-8]
   20548:	ldr	r2, [r1, #4]
   2054c:	and	r0, r0, #1
   20550:	lsl	r0, r0, #22
   20554:	mvn	r3, #4194304	; 0x400000
   20558:	and	r2, r2, r3
   2055c:	orr	r0, r2, r0
   20560:	str	r0, [r1, #4]
   20564:	b	205e4 <ftello64@plt+0xed1c>
   20568:	bl	1170c <__ctype_b_loc@plt>
   2056c:	ldr	r0, [r0]
   20570:	ldrb	lr, [fp, #-18]	; 0xffffffee
   20574:	mov	r1, lr
   20578:	add	r0, r0, lr, lsl #1
   2057c:	ldrh	r0, [r0]
   20580:	and	r0, r0, #8
   20584:	cmp	r0, #0
   20588:	movw	r0, #1
   2058c:	str	r1, [sp, #32]
   20590:	str	r0, [sp, #28]
   20594:	bne	205ac <ftello64@plt+0xece4>
   20598:	ldrb	r0, [fp, #-18]	; 0xffffffee
   2059c:	cmp	r0, #95	; 0x5f
   205a0:	movw	r0, #0
   205a4:	moveq	r0, #1
   205a8:	str	r0, [sp, #28]
   205ac:	ldr	r0, [sp, #28]
   205b0:	and	r0, r0, #1
   205b4:	cmp	r0, #0
   205b8:	movw	r0, #0
   205bc:	movne	r0, #1
   205c0:	and	r0, r0, #1
   205c4:	ldr	r1, [fp, #-8]
   205c8:	ldr	r2, [r1, #4]
   205cc:	and	r0, r0, #1
   205d0:	lsl	r0, r0, #22
   205d4:	mvn	r3, #4194304	; 0x400000
   205d8:	and	r2, r2, r3
   205dc:	orr	r0, r2, r0
   205e0:	str	r0, [r1, #4]
   205e4:	ldrb	r0, [fp, #-18]	; 0xffffffee
   205e8:	sub	r0, r0, #39	; 0x27
   205ec:	cmp	r0, #86	; 0x56
   205f0:	str	r0, [sp, #24]
   205f4:	bhi	20b24 <ftello64@plt+0xf25c>
   205f8:	add	r0, pc, #8
   205fc:	ldr	r1, [sp, #24]
   20600:	ldr	r0, [r0, r1, lsl #2]
   20604:	mov	pc, r0
   20608:	andeq	r0, r2, r4, lsr #19
   2060c:	ldrdeq	r0, [r2], -ip
   20610:	andeq	r0, r2, r8, lsl #20
   20614:	andeq	r0, r2, r4, lsr #22
   20618:	andeq	r0, r2, r4, lsr sl
   2061c:	andeq	r0, r2, r4, lsr #22
   20620:	andeq	r0, r2, r4, lsr #22
   20624:	andeq	r0, r2, r4, lsr #22
   20628:	andeq	r0, r2, r4, lsr #22
   2062c:	andeq	r0, r2, r4, lsr #22
   20630:	andeq	r0, r2, r0, lsr #15
   20634:	andeq	r0, r2, r0, lsr #15
   20638:	andeq	r0, r2, r0, lsr #15
   2063c:	andeq	r0, r2, r0, lsr #15
   20640:	andeq	r0, r2, r0, lsr #15
   20644:	andeq	r0, r2, r0, lsr #15
   20648:	andeq	r0, r2, r0, lsr #15
   2064c:	andeq	r0, r2, r0, lsr #15
   20650:	andeq	r0, r2, r0, lsr #15
   20654:	andeq	r0, r2, r4, lsr #22
   20658:	andeq	r0, r2, r4, lsr #22
   2065c:	ldrdeq	r0, [r2], -ip
   20660:	andeq	r0, r2, r4, lsr #22
   20664:	andeq	r0, r2, r4, lsl r8
   20668:	andeq	r0, r2, r0, ror sl
   2066c:	andeq	r0, r2, r4, lsr #22
   20670:	andeq	r0, r2, r4, lsr #22
   20674:	andeq	r0, r2, r4, lsl #17
   20678:	andeq	r0, r2, r4, lsr #22
   2067c:	andeq	r0, r2, r4, lsr #22
   20680:	andeq	r0, r2, r4, lsr #22
   20684:	andeq	r0, r2, r4, lsr #22
   20688:	andeq	r0, r2, r4, lsr #22
   2068c:	andeq	r0, r2, r4, lsr #22
   20690:	andeq	r0, r2, r4, lsr #22
   20694:	andeq	r0, r2, r4, lsr #22
   20698:	andeq	r0, r2, r4, lsr #22
   2069c:	andeq	r0, r2, r4, lsr #22
   206a0:	andeq	r0, r2, r4, lsr #22
   206a4:	andeq	r0, r2, r4, lsr #22
   206a8:	andeq	r0, r2, r4, lsr #22
   206ac:	andeq	r0, r2, r4, lsr #22
   206b0:	andeq	r0, r2, r4, lsr #22
   206b4:	andeq	r0, r2, r4, lsr #22
   206b8:	andeq	r0, r2, r0, asr #18
   206bc:	andeq	r0, r2, r4, lsr #22
   206c0:	andeq	r0, r2, r4, lsr #22
   206c4:	andeq	r0, r2, r4, lsr #22
   206c8:	andeq	r0, r2, r8, ror #17
   206cc:	andeq	r0, r2, r4, lsr #22
   206d0:	andeq	r0, r2, r4, lsr #22
   206d4:	andeq	r0, r2, r4, lsr #22
   206d8:	andeq	r0, r2, r4, lsr #22
   206dc:	andeq	r0, r2, r4, lsr #22
   206e0:	andeq	r0, r2, r4, lsr #22
   206e4:	andeq	r0, r2, r4, lsr #22
   206e8:	andeq	r0, r2, r4, lsr #22
   206ec:	andeq	r0, r2, ip, ror #18
   206f0:	andeq	r0, r2, r4, lsr #22
   206f4:	andeq	r0, r2, ip, asr #16
   206f8:	andeq	r0, r2, r4, lsr #22
   206fc:	andeq	r0, r2, r4, lsr #22
   20700:	andeq	r0, r2, r4, lsr #22
   20704:	andeq	r0, r2, r4, lsr #22
   20708:	andeq	r0, r2, r4, lsr #22
   2070c:	andeq	r0, r2, r4, lsr #22
   20710:	andeq	r0, r2, r4, lsr #22
   20714:	andeq	r0, r2, r4, lsr #22
   20718:	andeq	r0, r2, r4, lsr #22
   2071c:	andeq	r0, r2, r4, lsr #22
   20720:	andeq	r0, r2, r4, lsr #22
   20724:	andeq	r0, r2, r4, lsr #22
   20728:	andeq	r0, r2, r4, lsr #22
   2072c:	andeq	r0, r2, r4, lsr #22
   20730:	andeq	r0, r2, r4, lsr #22
   20734:	andeq	r0, r2, r4, lsr #22
   20738:	andeq	r0, r2, r4, lsl r9
   2073c:	andeq	r0, r2, r4, lsr #22
   20740:	andeq	r0, r2, r4, lsr #22
   20744:	andeq	r0, r2, r4, lsr #22
   20748:			; <UNDEFINED> instruction: 0x000208bc
   2074c:	andeq	r0, r2, r4, lsr #22
   20750:	andeq	r0, r2, r4, lsr #22
   20754:	andeq	r0, r2, r4, lsr #22
   20758:	andeq	r0, r2, ip, lsr #21
   2075c:	andeq	r0, r2, r4, ror #14
   20760:	andeq	r0, r2, r8, ror #21
   20764:	ldr	r0, [fp, #-16]
   20768:	and	r0, r0, #1024	; 0x400
   2076c:	cmp	r0, #0
   20770:	bne	2079c <ftello64@plt+0xeed4>
   20774:	ldr	r0, [fp, #-16]
   20778:	and	r0, r0, #32768	; 0x8000
   2077c:	cmp	r0, #0
   20780:	bne	2079c <ftello64@plt+0xeed4>
   20784:	ldr	r0, [fp, #-8]
   20788:	ldr	r1, [r0, #4]
   2078c:	mvn	r2, #255	; 0xff
   20790:	and	r1, r1, r2
   20794:	orr	r1, r1, #10
   20798:	str	r1, [r0, #4]
   2079c:	b	20b28 <ftello64@plt+0xf260>
   207a0:	ldr	r0, [fp, #-16]
   207a4:	and	r0, r0, #16384	; 0x4000
   207a8:	cmp	r0, #0
   207ac:	bne	207d8 <ftello64@plt+0xef10>
   207b0:	ldr	r0, [fp, #-8]
   207b4:	ldr	r1, [r0, #4]
   207b8:	mvn	r2, #255	; 0xff
   207bc:	and	r1, r1, r2
   207c0:	orr	r1, r1, #4
   207c4:	str	r1, [r0, #4]
   207c8:	ldrb	r0, [fp, #-18]	; 0xffffffee
   207cc:	sub	r0, r0, #49	; 0x31
   207d0:	ldr	r1, [fp, #-8]
   207d4:	str	r0, [r1]
   207d8:	b	20b28 <ftello64@plt+0xf260>
   207dc:	ldr	r0, [fp, #-16]
   207e0:	and	r0, r0, #524288	; 0x80000
   207e4:	cmp	r0, #0
   207e8:	bne	20810 <ftello64@plt+0xef48>
   207ec:	ldr	r0, [fp, #-8]
   207f0:	ldr	r1, [r0, #4]
   207f4:	mvn	r2, #255	; 0xff
   207f8:	and	r1, r1, r2
   207fc:	orr	r1, r1, #12
   20800:	str	r1, [r0, #4]
   20804:	ldr	r0, [fp, #-8]
   20808:	movw	r1, #6
   2080c:	str	r1, [r0]
   20810:	b	20b28 <ftello64@plt+0xf260>
   20814:	ldr	r0, [fp, #-16]
   20818:	and	r0, r0, #524288	; 0x80000
   2081c:	cmp	r0, #0
   20820:	bne	20848 <ftello64@plt+0xef80>
   20824:	ldr	r0, [fp, #-8]
   20828:	ldr	r1, [r0, #4]
   2082c:	mvn	r2, #255	; 0xff
   20830:	and	r1, r1, r2
   20834:	orr	r1, r1, #12
   20838:	str	r1, [r0, #4]
   2083c:	ldr	r0, [fp, #-8]
   20840:	movw	r1, #9
   20844:	str	r1, [r0]
   20848:	b	20b28 <ftello64@plt+0xf260>
   2084c:	ldr	r0, [fp, #-16]
   20850:	and	r0, r0, #524288	; 0x80000
   20854:	cmp	r0, #0
   20858:	bne	20880 <ftello64@plt+0xefb8>
   2085c:	ldr	r0, [fp, #-8]
   20860:	ldr	r1, [r0, #4]
   20864:	mvn	r2, #255	; 0xff
   20868:	and	r1, r1, r2
   2086c:	orr	r1, r1, #12
   20870:	str	r1, [r0, #4]
   20874:	ldr	r0, [fp, #-8]
   20878:	movw	r1, #256	; 0x100
   2087c:	str	r1, [r0]
   20880:	b	20b28 <ftello64@plt+0xf260>
   20884:	ldr	r0, [fp, #-16]
   20888:	and	r0, r0, #524288	; 0x80000
   2088c:	cmp	r0, #0
   20890:	bne	208b8 <ftello64@plt+0xeff0>
   20894:	ldr	r0, [fp, #-8]
   20898:	ldr	r1, [r0, #4]
   2089c:	mvn	r2, #255	; 0xff
   208a0:	and	r1, r1, r2
   208a4:	orr	r1, r1, #12
   208a8:	str	r1, [r0, #4]
   208ac:	ldr	r0, [fp, #-8]
   208b0:	movw	r1, #512	; 0x200
   208b4:	str	r1, [r0]
   208b8:	b	20b28 <ftello64@plt+0xf260>
   208bc:	ldr	r0, [fp, #-16]
   208c0:	and	r0, r0, #524288	; 0x80000
   208c4:	cmp	r0, #0
   208c8:	bne	208e4 <ftello64@plt+0xf01c>
   208cc:	ldr	r0, [fp, #-8]
   208d0:	ldr	r1, [r0, #4]
   208d4:	mvn	r2, #255	; 0xff
   208d8:	and	r1, r1, r2
   208dc:	orr	r1, r1, #32
   208e0:	str	r1, [r0, #4]
   208e4:	b	20b28 <ftello64@plt+0xf260>
   208e8:	ldr	r0, [fp, #-16]
   208ec:	and	r0, r0, #524288	; 0x80000
   208f0:	cmp	r0, #0
   208f4:	bne	20910 <ftello64@plt+0xf048>
   208f8:	ldr	r0, [fp, #-8]
   208fc:	ldr	r1, [r0, #4]
   20900:	mvn	r2, #255	; 0xff
   20904:	and	r1, r1, r2
   20908:	orr	r1, r1, #33	; 0x21
   2090c:	str	r1, [r0, #4]
   20910:	b	20b28 <ftello64@plt+0xf260>
   20914:	ldr	r0, [fp, #-16]
   20918:	and	r0, r0, #524288	; 0x80000
   2091c:	cmp	r0, #0
   20920:	bne	2093c <ftello64@plt+0xf074>
   20924:	ldr	r0, [fp, #-8]
   20928:	ldr	r1, [r0, #4]
   2092c:	mvn	r2, #255	; 0xff
   20930:	and	r1, r1, r2
   20934:	orr	r1, r1, #34	; 0x22
   20938:	str	r1, [r0, #4]
   2093c:	b	20b28 <ftello64@plt+0xf260>
   20940:	ldr	r0, [fp, #-16]
   20944:	and	r0, r0, #524288	; 0x80000
   20948:	cmp	r0, #0
   2094c:	bne	20968 <ftello64@plt+0xf0a0>
   20950:	ldr	r0, [fp, #-8]
   20954:	ldr	r1, [r0, #4]
   20958:	mvn	r2, #255	; 0xff
   2095c:	and	r1, r1, r2
   20960:	orr	r1, r1, #35	; 0x23
   20964:	str	r1, [r0, #4]
   20968:	b	20b28 <ftello64@plt+0xf260>
   2096c:	ldr	r0, [fp, #-16]
   20970:	and	r0, r0, #524288	; 0x80000
   20974:	cmp	r0, #0
   20978:	bne	209a0 <ftello64@plt+0xf0d8>
   2097c:	ldr	r0, [fp, #-8]
   20980:	ldr	r1, [r0, #4]
   20984:	mvn	r2, #255	; 0xff
   20988:	and	r1, r1, r2
   2098c:	orr	r1, r1, #12
   20990:	str	r1, [r0, #4]
   20994:	ldr	r0, [fp, #-8]
   20998:	movw	r1, #64	; 0x40
   2099c:	str	r1, [r0]
   209a0:	b	20b28 <ftello64@plt+0xf260>
   209a4:	ldr	r0, [fp, #-16]
   209a8:	and	r0, r0, #524288	; 0x80000
   209ac:	cmp	r0, #0
   209b0:	bne	209d8 <ftello64@plt+0xf110>
   209b4:	ldr	r0, [fp, #-8]
   209b8:	ldr	r1, [r0, #4]
   209bc:	mvn	r2, #255	; 0xff
   209c0:	and	r1, r1, r2
   209c4:	orr	r1, r1, #12
   209c8:	str	r1, [r0, #4]
   209cc:	ldr	r0, [fp, #-8]
   209d0:	movw	r1, #128	; 0x80
   209d4:	str	r1, [r0]
   209d8:	b	20b28 <ftello64@plt+0xf260>
   209dc:	ldr	r0, [fp, #-16]
   209e0:	and	r0, r0, #8192	; 0x2000
   209e4:	cmp	r0, #0
   209e8:	bne	20a04 <ftello64@plt+0xf13c>
   209ec:	ldr	r0, [fp, #-8]
   209f0:	ldr	r1, [r0, #4]
   209f4:	mvn	r2, #255	; 0xff
   209f8:	and	r1, r1, r2
   209fc:	orr	r1, r1, #8
   20a00:	str	r1, [r0, #4]
   20a04:	b	20b28 <ftello64@plt+0xf260>
   20a08:	ldr	r0, [fp, #-16]
   20a0c:	and	r0, r0, #8192	; 0x2000
   20a10:	cmp	r0, #0
   20a14:	bne	20a30 <ftello64@plt+0xf168>
   20a18:	ldr	r0, [fp, #-8]
   20a1c:	ldr	r1, [r0, #4]
   20a20:	mvn	r2, #255	; 0xff
   20a24:	and	r1, r1, r2
   20a28:	orr	r1, r1, #9
   20a2c:	str	r1, [r0, #4]
   20a30:	b	20b28 <ftello64@plt+0xf260>
   20a34:	ldr	r0, [fp, #-16]
   20a38:	and	r0, r0, #1024	; 0x400
   20a3c:	cmp	r0, #0
   20a40:	bne	20a6c <ftello64@plt+0xf1a4>
   20a44:	ldr	r0, [fp, #-16]
   20a48:	and	r0, r0, #2
   20a4c:	cmp	r0, #0
   20a50:	beq	20a6c <ftello64@plt+0xf1a4>
   20a54:	ldr	r0, [fp, #-8]
   20a58:	ldr	r1, [r0, #4]
   20a5c:	mvn	r2, #255	; 0xff
   20a60:	and	r1, r1, r2
   20a64:	orr	r1, r1, #18
   20a68:	str	r1, [r0, #4]
   20a6c:	b	20b28 <ftello64@plt+0xf260>
   20a70:	ldr	r0, [fp, #-16]
   20a74:	and	r0, r0, #1024	; 0x400
   20a78:	cmp	r0, #0
   20a7c:	bne	20aa8 <ftello64@plt+0xf1e0>
   20a80:	ldr	r0, [fp, #-16]
   20a84:	and	r0, r0, #2
   20a88:	cmp	r0, #0
   20a8c:	beq	20aa8 <ftello64@plt+0xf1e0>
   20a90:	ldr	r0, [fp, #-8]
   20a94:	ldr	r1, [r0, #4]
   20a98:	mvn	r2, #255	; 0xff
   20a9c:	and	r1, r1, r2
   20aa0:	orr	r1, r1, #19
   20aa4:	str	r1, [r0, #4]
   20aa8:	b	20b28 <ftello64@plt+0xf260>
   20aac:	ldr	r0, [fp, #-16]
   20ab0:	and	r0, r0, #512	; 0x200
   20ab4:	cmp	r0, #0
   20ab8:	beq	20ae4 <ftello64@plt+0xf21c>
   20abc:	ldr	r0, [fp, #-16]
   20ac0:	and	r0, r0, #4096	; 0x1000
   20ac4:	cmp	r0, #0
   20ac8:	bne	20ae4 <ftello64@plt+0xf21c>
   20acc:	ldr	r0, [fp, #-8]
   20ad0:	ldr	r1, [r0, #4]
   20ad4:	mvn	r2, #255	; 0xff
   20ad8:	and	r1, r1, r2
   20adc:	orr	r1, r1, #23
   20ae0:	str	r1, [r0, #4]
   20ae4:	b	20b28 <ftello64@plt+0xf260>
   20ae8:	ldr	r0, [fp, #-16]
   20aec:	and	r0, r0, #512	; 0x200
   20af0:	cmp	r0, #0
   20af4:	beq	20b20 <ftello64@plt+0xf258>
   20af8:	ldr	r0, [fp, #-16]
   20afc:	and	r0, r0, #4096	; 0x1000
   20b00:	cmp	r0, #0
   20b04:	bne	20b20 <ftello64@plt+0xf258>
   20b08:	ldr	r0, [fp, #-8]
   20b0c:	ldr	r1, [r0, #4]
   20b10:	mvn	r2, #255	; 0xff
   20b14:	and	r1, r1, r2
   20b18:	orr	r1, r1, #24
   20b1c:	str	r1, [r0, #4]
   20b20:	b	20b28 <ftello64@plt+0xf260>
   20b24:	b	20b28 <ftello64@plt+0xf260>
   20b28:	movw	r0, #2
   20b2c:	str	r0, [fp, #-4]
   20b30:	b	21198 <ftello64@plt+0xf8d0>
   20b34:	ldr	r0, [fp, #-8]
   20b38:	ldr	r1, [r0, #4]
   20b3c:	mvn	r2, #255	; 0xff
   20b40:	and	r1, r1, r2
   20b44:	orr	r1, r1, #1
   20b48:	str	r1, [r0, #4]
   20b4c:	ldr	r0, [fp, #-12]
   20b50:	ldr	r0, [r0, #80]	; 0x50
   20b54:	cmp	r0, #1
   20b58:	ble	20bd8 <ftello64@plt+0xf310>
   20b5c:	ldr	r0, [fp, #-12]
   20b60:	ldr	r1, [fp, #-12]
   20b64:	ldr	r1, [r1, #40]	; 0x28
   20b68:	bl	21368 <ftello64@plt+0xfaa0>
   20b6c:	str	r0, [fp, #-28]	; 0xffffffe4
   20b70:	ldr	r0, [fp, #-28]	; 0xffffffe4
   20b74:	bl	1176c <iswalnum@plt>
   20b78:	cmp	r0, #0
   20b7c:	movw	r0, #1
   20b80:	str	r0, [sp, #20]
   20b84:	bne	20b9c <ftello64@plt+0xf2d4>
   20b88:	ldr	r0, [fp, #-28]	; 0xffffffe4
   20b8c:	cmp	r0, #95	; 0x5f
   20b90:	movw	r0, #0
   20b94:	moveq	r0, #1
   20b98:	str	r0, [sp, #20]
   20b9c:	ldr	r0, [sp, #20]
   20ba0:	and	r0, r0, #1
   20ba4:	cmp	r0, #0
   20ba8:	movw	r0, #0
   20bac:	movne	r0, #1
   20bb0:	and	r0, r0, #1
   20bb4:	ldr	r1, [fp, #-8]
   20bb8:	ldr	r2, [r1, #4]
   20bbc:	and	r0, r0, #1
   20bc0:	lsl	r0, r0, #22
   20bc4:	mvn	r3, #4194304	; 0x400000
   20bc8:	and	r2, r2, r3
   20bcc:	orr	r0, r2, r0
   20bd0:	str	r0, [r1, #4]
   20bd4:	b	20c4c <ftello64@plt+0xf384>
   20bd8:	bl	1170c <__ctype_b_loc@plt>
   20bdc:	ldr	r0, [r0]
   20be0:	ldr	lr, [fp, #-8]
   20be4:	ldrb	lr, [lr]
   20be8:	mov	r1, lr
   20bec:	add	r0, r0, lr, lsl #1
   20bf0:	ldrh	r0, [r0]
   20bf4:	and	r0, r0, #8
   20bf8:	cmp	r0, #0
   20bfc:	movw	r0, #1
   20c00:	str	r1, [sp, #16]
   20c04:	str	r0, [sp, #12]
   20c08:	bne	20c24 <ftello64@plt+0xf35c>
   20c0c:	ldr	r0, [fp, #-8]
   20c10:	ldrb	r0, [r0]
   20c14:	cmp	r0, #95	; 0x5f
   20c18:	movw	r0, #0
   20c1c:	moveq	r0, #1
   20c20:	str	r0, [sp, #12]
   20c24:	ldr	r0, [sp, #12]
   20c28:	and	r0, r0, #1
   20c2c:	ldr	r1, [fp, #-8]
   20c30:	ldr	r2, [r1, #4]
   20c34:	and	r0, r0, #1
   20c38:	lsl	r0, r0, #22
   20c3c:	mvn	r3, #4194304	; 0x400000
   20c40:	and	r2, r2, r3
   20c44:	orr	r0, r2, r0
   20c48:	str	r0, [r1, #4]
   20c4c:	ldrb	r0, [fp, #-17]	; 0xffffffef
   20c50:	sub	r0, r0, #10
   20c54:	cmp	r0, #115	; 0x73
   20c58:	str	r0, [sp, #8]
   20c5c:	bhi	2118c <ftello64@plt+0xf8c4>
   20c60:	add	r0, pc, #8
   20c64:	ldr	r1, [sp, #8]
   20c68:	ldr	r0, [r0, r1, lsl #2]
   20c6c:	mov	pc, r0
   20c70:	andeq	r0, r2, r0, asr #28
   20c74:	andeq	r1, r2, ip, lsl #3
   20c78:	andeq	r1, r2, ip, lsl #3
   20c7c:	andeq	r1, r2, ip, lsl #3
   20c80:	andeq	r1, r2, ip, lsl #3
   20c84:	andeq	r1, r2, ip, lsl #3
   20c88:	andeq	r1, r2, ip, lsl #3
   20c8c:	andeq	r1, r2, ip, lsl #3
   20c90:	andeq	r1, r2, ip, lsl #3
   20c94:	andeq	r1, r2, ip, lsl #3
   20c98:	andeq	r1, r2, ip, lsl #3
   20c9c:	andeq	r1, r2, ip, lsl #3
   20ca0:	andeq	r1, r2, ip, lsl #3
   20ca4:	andeq	r1, r2, ip, lsl #3
   20ca8:	andeq	r1, r2, ip, lsl #3
   20cac:	andeq	r1, r2, ip, lsl #3
   20cb0:	andeq	r1, r2, ip, lsl #3
   20cb4:	andeq	r1, r2, ip, lsl #3
   20cb8:	andeq	r1, r2, ip, lsl #3
   20cbc:	andeq	r1, r2, ip, lsl #3
   20cc0:	andeq	r1, r2, ip, lsl #3
   20cc4:	andeq	r1, r2, ip, lsl #3
   20cc8:	andeq	r1, r2, ip, lsl #3
   20ccc:	andeq	r1, r2, ip, lsl #3
   20cd0:	andeq	r1, r2, ip, lsl #3
   20cd4:	andeq	r1, r2, ip, lsl #3
   20cd8:	ldrdeq	r1, [r2], -r8
   20cdc:	andeq	r1, r2, ip, lsl #3
   20ce0:	andeq	r1, r2, ip, lsl #3
   20ce4:	andeq	r1, r2, ip, lsl #3
   20ce8:			; <UNDEFINED> instruction: 0x00020fb4
   20cec:	andeq	r0, r2, r0, ror #31
   20cf0:	andeq	r0, r2, r8, lsr #29
   20cf4:	andeq	r0, r2, r4, asr #29
   20cf8:	andeq	r1, r2, ip, lsl #3
   20cfc:	andeq	r1, r2, ip, lsl #3
   20d00:	andeq	r1, r2, r8, lsr #32
   20d04:	andeq	r1, r2, ip, lsl #3
   20d08:	andeq	r1, r2, ip, lsl #3
   20d0c:	andeq	r1, r2, ip, lsl #3
   20d10:	andeq	r1, r2, ip, lsl #3
   20d14:	andeq	r1, r2, ip, lsl #3
   20d18:	andeq	r1, r2, ip, lsl #3
   20d1c:	andeq	r1, r2, ip, lsl #3
   20d20:	andeq	r1, r2, ip, lsl #3
   20d24:	andeq	r1, r2, ip, lsl #3
   20d28:	andeq	r1, r2, ip, lsl #3
   20d2c:	andeq	r1, r2, ip, lsl #3
   20d30:	andeq	r1, r2, ip, lsl #3
   20d34:	andeq	r1, r2, ip, lsl #3
   20d38:	andeq	r1, r2, ip, lsl #3
   20d3c:	andeq	r1, r2, ip, lsl #3
   20d40:	andeq	r1, r2, ip, lsl #3
   20d44:	andeq	r0, r2, r0, lsl #30
   20d48:	andeq	r1, r2, ip, lsl #3
   20d4c:	andeq	r1, r2, ip, lsl #3
   20d50:	andeq	r1, r2, ip, lsl #3
   20d54:	andeq	r1, r2, ip, lsl #3
   20d58:	andeq	r1, r2, ip, lsl #3
   20d5c:	andeq	r1, r2, ip, lsl #3
   20d60:	andeq	r1, r2, ip, lsl #3
   20d64:	andeq	r1, r2, ip, lsl #3
   20d68:	andeq	r1, r2, ip, lsl #3
   20d6c:	andeq	r1, r2, ip, lsl #3
   20d70:	andeq	r1, r2, ip, lsl #3
   20d74:	andeq	r1, r2, ip, lsl #3
   20d78:	andeq	r1, r2, ip, lsl #3
   20d7c:	andeq	r1, r2, ip, lsl #3
   20d80:	andeq	r1, r2, ip, lsl #3
   20d84:	andeq	r1, r2, ip, lsl #3
   20d88:	andeq	r1, r2, ip, lsl #3
   20d8c:	andeq	r1, r2, ip, lsl #3
   20d90:	andeq	r1, r2, ip, lsl #3
   20d94:	andeq	r1, r2, ip, lsl #3
   20d98:	andeq	r1, r2, ip, lsl #3
   20d9c:	andeq	r1, r2, ip, lsl #3
   20da0:	andeq	r1, r2, ip, lsl #3
   20da4:	andeq	r1, r2, ip, lsl #3
   20da8:	andeq	r1, r2, ip, lsl #3
   20dac:	andeq	r1, r2, ip, lsl #3
   20db0:	andeq	r1, r2, ip, lsl #3
   20db4:	andeq	r1, r2, ip
   20db8:	andeq	r1, r2, ip, lsl #3
   20dbc:	andeq	r1, r2, ip, lsl #3
   20dc0:	andeq	r1, r2, r4, asr #32
   20dc4:	andeq	r1, r2, ip, lsl #3
   20dc8:	andeq	r1, r2, ip, lsl #3
   20dcc:	andeq	r1, r2, ip, lsl #3
   20dd0:	andeq	r1, r2, ip, lsl #3
   20dd4:	andeq	r1, r2, ip, lsl #3
   20dd8:	andeq	r1, r2, ip, lsl #3
   20ddc:	andeq	r1, r2, ip, lsl #3
   20de0:	andeq	r1, r2, ip, lsl #3
   20de4:	andeq	r1, r2, ip, lsl #3
   20de8:	andeq	r1, r2, ip, lsl #3
   20dec:	andeq	r1, r2, ip, lsl #3
   20df0:	andeq	r1, r2, ip, lsl #3
   20df4:	andeq	r1, r2, ip, lsl #3
   20df8:	andeq	r1, r2, ip, lsl #3
   20dfc:	andeq	r1, r2, ip, lsl #3
   20e00:	andeq	r1, r2, ip, lsl #3
   20e04:	andeq	r1, r2, ip, lsl #3
   20e08:	andeq	r1, r2, ip, lsl #3
   20e0c:	andeq	r1, r2, ip, lsl #3
   20e10:	andeq	r1, r2, ip, lsl #3
   20e14:	andeq	r1, r2, ip, lsl #3
   20e18:	andeq	r1, r2, ip, lsl #3
   20e1c:	andeq	r1, r2, ip, lsl #3
   20e20:	andeq	r1, r2, ip, lsl #3
   20e24:	andeq	r1, r2, ip, lsl #3
   20e28:	andeq	r1, r2, ip, lsl #3
   20e2c:	andeq	r1, r2, ip, lsl #3
   20e30:	andeq	r1, r2, ip, lsl #3
   20e34:	andeq	r0, r2, ip, lsr pc
   20e38:	andeq	r0, r2, ip, ror #28
   20e3c:	andeq	r0, r2, r8, ror pc
   20e40:	ldr	r0, [fp, #-16]
   20e44:	and	r0, r0, #2048	; 0x800
   20e48:	cmp	r0, #0
   20e4c:	beq	20e68 <ftello64@plt+0xf5a0>
   20e50:	ldr	r0, [fp, #-8]
   20e54:	ldr	r1, [r0, #4]
   20e58:	mvn	r2, #255	; 0xff
   20e5c:	and	r1, r1, r2
   20e60:	orr	r1, r1, #10
   20e64:	str	r1, [r0, #4]
   20e68:	b	21190 <ftello64@plt+0xf8c8>
   20e6c:	ldr	r0, [fp, #-16]
   20e70:	and	r0, r0, #1024	; 0x400
   20e74:	cmp	r0, #0
   20e78:	bne	20ea4 <ftello64@plt+0xf5dc>
   20e7c:	ldr	r0, [fp, #-16]
   20e80:	and	r0, r0, #32768	; 0x8000
   20e84:	cmp	r0, #0
   20e88:	beq	20ea4 <ftello64@plt+0xf5dc>
   20e8c:	ldr	r0, [fp, #-8]
   20e90:	ldr	r1, [r0, #4]
   20e94:	mvn	r2, #255	; 0xff
   20e98:	and	r1, r1, r2
   20e9c:	orr	r1, r1, #10
   20ea0:	str	r1, [r0, #4]
   20ea4:	b	21190 <ftello64@plt+0xf8c8>
   20ea8:	ldr	r0, [fp, #-8]
   20eac:	ldr	r1, [r0, #4]
   20eb0:	mvn	r2, #255	; 0xff
   20eb4:	and	r1, r1, r2
   20eb8:	orr	r1, r1, #11
   20ebc:	str	r1, [r0, #4]
   20ec0:	b	21190 <ftello64@plt+0xf8c8>
   20ec4:	ldr	r0, [fp, #-16]
   20ec8:	and	r0, r0, #1024	; 0x400
   20ecc:	cmp	r0, #0
   20ed0:	bne	20efc <ftello64@plt+0xf634>
   20ed4:	ldr	r0, [fp, #-16]
   20ed8:	and	r0, r0, #2
   20edc:	cmp	r0, #0
   20ee0:	bne	20efc <ftello64@plt+0xf634>
   20ee4:	ldr	r0, [fp, #-8]
   20ee8:	ldr	r1, [r0, #4]
   20eec:	mvn	r2, #255	; 0xff
   20ef0:	and	r1, r1, r2
   20ef4:	orr	r1, r1, #18
   20ef8:	str	r1, [r0, #4]
   20efc:	b	21190 <ftello64@plt+0xf8c8>
   20f00:	ldr	r0, [fp, #-16]
   20f04:	and	r0, r0, #1024	; 0x400
   20f08:	cmp	r0, #0
   20f0c:	bne	20f38 <ftello64@plt+0xf670>
   20f10:	ldr	r0, [fp, #-16]
   20f14:	and	r0, r0, #2
   20f18:	cmp	r0, #0
   20f1c:	bne	20f38 <ftello64@plt+0xf670>
   20f20:	ldr	r0, [fp, #-8]
   20f24:	ldr	r1, [r0, #4]
   20f28:	mvn	r2, #255	; 0xff
   20f2c:	and	r1, r1, r2
   20f30:	orr	r1, r1, #19
   20f34:	str	r1, [r0, #4]
   20f38:	b	21190 <ftello64@plt+0xf8c8>
   20f3c:	ldr	r0, [fp, #-16]
   20f40:	and	r0, r0, #512	; 0x200
   20f44:	cmp	r0, #0
   20f48:	beq	20f74 <ftello64@plt+0xf6ac>
   20f4c:	ldr	r0, [fp, #-16]
   20f50:	and	r0, r0, #4096	; 0x1000
   20f54:	cmp	r0, #0
   20f58:	beq	20f74 <ftello64@plt+0xf6ac>
   20f5c:	ldr	r0, [fp, #-8]
   20f60:	ldr	r1, [r0, #4]
   20f64:	mvn	r2, #255	; 0xff
   20f68:	and	r1, r1, r2
   20f6c:	orr	r1, r1, #23
   20f70:	str	r1, [r0, #4]
   20f74:	b	21190 <ftello64@plt+0xf8c8>
   20f78:	ldr	r0, [fp, #-16]
   20f7c:	and	r0, r0, #512	; 0x200
   20f80:	cmp	r0, #0
   20f84:	beq	20fb0 <ftello64@plt+0xf6e8>
   20f88:	ldr	r0, [fp, #-16]
   20f8c:	and	r0, r0, #4096	; 0x1000
   20f90:	cmp	r0, #0
   20f94:	beq	20fb0 <ftello64@plt+0xf6e8>
   20f98:	ldr	r0, [fp, #-8]
   20f9c:	ldr	r1, [r0, #4]
   20fa0:	mvn	r2, #255	; 0xff
   20fa4:	and	r1, r1, r2
   20fa8:	orr	r1, r1, #24
   20fac:	str	r1, [r0, #4]
   20fb0:	b	21190 <ftello64@plt+0xf8c8>
   20fb4:	ldr	r0, [fp, #-16]
   20fb8:	and	r0, r0, #8192	; 0x2000
   20fbc:	cmp	r0, #0
   20fc0:	beq	20fdc <ftello64@plt+0xf714>
   20fc4:	ldr	r0, [fp, #-8]
   20fc8:	ldr	r1, [r0, #4]
   20fcc:	mvn	r2, #255	; 0xff
   20fd0:	and	r1, r1, r2
   20fd4:	orr	r1, r1, #8
   20fd8:	str	r1, [r0, #4]
   20fdc:	b	21190 <ftello64@plt+0xf8c8>
   20fe0:	ldr	r0, [fp, #-16]
   20fe4:	and	r0, r0, #8192	; 0x2000
   20fe8:	cmp	r0, #0
   20fec:	beq	21008 <ftello64@plt+0xf740>
   20ff0:	ldr	r0, [fp, #-8]
   20ff4:	ldr	r1, [r0, #4]
   20ff8:	mvn	r2, #255	; 0xff
   20ffc:	and	r1, r1, r2
   21000:	orr	r1, r1, #9
   21004:	str	r1, [r0, #4]
   21008:	b	21190 <ftello64@plt+0xf8c8>
   2100c:	ldr	r0, [fp, #-8]
   21010:	ldr	r1, [r0, #4]
   21014:	mvn	r2, #255	; 0xff
   21018:	and	r1, r1, r2
   2101c:	orr	r1, r1, #20
   21020:	str	r1, [r0, #4]
   21024:	b	21190 <ftello64@plt+0xf8c8>
   21028:	ldr	r0, [fp, #-8]
   2102c:	ldr	r1, [r0, #4]
   21030:	mvn	r2, #255	; 0xff
   21034:	and	r1, r1, r2
   21038:	orr	r1, r1, #5
   2103c:	str	r1, [r0, #4]
   21040:	b	21190 <ftello64@plt+0xf8c8>
   21044:	ldr	r0, [pc, #344]	; 211a4 <ftello64@plt+0xf8dc>
   21048:	ldr	r1, [fp, #-16]
   2104c:	and	r0, r1, r0
   21050:	cmp	r0, #0
   21054:	bne	210b0 <ftello64@plt+0xf7e8>
   21058:	ldr	r0, [fp, #-12]
   2105c:	ldr	r0, [r0, #40]	; 0x28
   21060:	cmp	r0, #0
   21064:	beq	210b0 <ftello64@plt+0xf7e8>
   21068:	ldr	r0, [fp, #-12]
   2106c:	ldr	r0, [r0, #4]
   21070:	ldr	r1, [fp, #-12]
   21074:	ldr	r1, [r1, #40]	; 0x28
   21078:	mvn	r2, #0
   2107c:	add	r1, r1, r2
   21080:	add	r0, r0, r1
   21084:	ldrb	r0, [r0]
   21088:	strb	r0, [fp, #-29]	; 0xffffffe3
   2108c:	ldr	r0, [fp, #-16]
   21090:	and	r0, r0, #2048	; 0x800
   21094:	cmp	r0, #0
   21098:	beq	210a8 <ftello64@plt+0xf7e0>
   2109c:	ldrb	r0, [fp, #-29]	; 0xffffffe3
   210a0:	cmp	r0, #10
   210a4:	beq	210ac <ftello64@plt+0xf7e4>
   210a8:	b	21190 <ftello64@plt+0xf8c8>
   210ac:	b	210b0 <ftello64@plt+0xf7e8>
   210b0:	ldr	r0, [fp, #-8]
   210b4:	ldr	r1, [r0, #4]
   210b8:	mvn	r2, #255	; 0xff
   210bc:	and	r1, r1, r2
   210c0:	orr	r1, r1, #12
   210c4:	str	r1, [r0, #4]
   210c8:	ldr	r0, [fp, #-8]
   210cc:	movw	r1, #16
   210d0:	str	r1, [r0]
   210d4:	b	21190 <ftello64@plt+0xf8c8>
   210d8:	ldr	r0, [fp, #-16]
   210dc:	and	r0, r0, #8
   210e0:	cmp	r0, #0
   210e4:	bne	21164 <ftello64@plt+0xf89c>
   210e8:	ldr	r0, [fp, #-12]
   210ec:	ldr	r0, [r0, #40]	; 0x28
   210f0:	add	r0, r0, #1
   210f4:	ldr	r1, [fp, #-12]
   210f8:	ldr	r1, [r1, #48]	; 0x30
   210fc:	cmp	r0, r1
   21100:	beq	21164 <ftello64@plt+0xf89c>
   21104:	ldr	r0, [fp, #-12]
   21108:	ldr	r1, [r0, #40]	; 0x28
   2110c:	add	r1, r1, #1
   21110:	str	r1, [r0, #40]	; 0x28
   21114:	ldr	r1, [fp, #-12]
   21118:	ldr	r2, [fp, #-16]
   2111c:	add	r0, sp, #40	; 0x28
   21120:	bl	20330 <ftello64@plt+0xea68>
   21124:	ldr	r1, [fp, #-12]
   21128:	ldr	r2, [r1, #40]	; 0x28
   2112c:	mvn	lr, #0
   21130:	add	r2, r2, lr
   21134:	str	r2, [r1, #40]	; 0x28
   21138:	ldr	r1, [sp, #44]	; 0x2c
   2113c:	and	r1, r1, #255	; 0xff
   21140:	cmp	r1, #10
   21144:	str	r0, [sp, #4]
   21148:	beq	21160 <ftello64@plt+0xf898>
   2114c:	ldr	r0, [sp, #44]	; 0x2c
   21150:	and	r0, r0, #255	; 0xff
   21154:	cmp	r0, #9
   21158:	beq	21160 <ftello64@plt+0xf898>
   2115c:	b	21190 <ftello64@plt+0xf8c8>
   21160:	b	21164 <ftello64@plt+0xf89c>
   21164:	ldr	r0, [fp, #-8]
   21168:	ldr	r1, [r0, #4]
   2116c:	mvn	r2, #255	; 0xff
   21170:	and	r1, r1, r2
   21174:	orr	r1, r1, #12
   21178:	str	r1, [r0, #4]
   2117c:	ldr	r0, [fp, #-8]
   21180:	movw	r1, #32
   21184:	str	r1, [r0]
   21188:	b	21190 <ftello64@plt+0xf8c8>
   2118c:	b	21190 <ftello64@plt+0xf8c8>
   21190:	movw	r0, #1
   21194:	str	r0, [fp, #-4]
   21198:	ldr	r0, [fp, #-4]
   2119c:	mov	sp, fp
   211a0:	pop	{fp, pc}
   211a4:	addeq	r0, r0, r8
   211a8:	sub	sp, sp, #20
   211ac:	str	r0, [sp, #12]
   211b0:	str	r1, [sp, #8]
   211b4:	ldr	r0, [sp, #12]
   211b8:	ldrsb	r0, [r0, #75]	; 0x4b
   211bc:	cmp	r0, #0
   211c0:	movw	r0, #0
   211c4:	movne	r0, #1
   211c8:	mvn	r1, #0
   211cc:	eor	r0, r0, r1
   211d0:	tst	r0, #1
   211d4:	beq	21200 <ftello64@plt+0xf938>
   211d8:	ldr	r0, [sp, #12]
   211dc:	ldr	r0, [r0, #4]
   211e0:	ldr	r1, [sp, #12]
   211e4:	ldr	r1, [r1, #40]	; 0x28
   211e8:	ldr	r2, [sp, #8]
   211ec:	add	r1, r1, r2
   211f0:	add	r0, r0, r1
   211f4:	ldrb	r0, [r0]
   211f8:	strb	r0, [sp, #19]
   211fc:	b	2135c <ftello64@plt+0xfa94>
   21200:	ldr	r0, [sp, #12]
   21204:	ldr	r0, [r0, #80]	; 0x50
   21208:	cmp	r0, #1
   2120c:	ble	212a8 <ftello64@plt+0xf9e0>
   21210:	ldr	r0, [sp, #12]
   21214:	ldr	r1, [r0, #8]
   21218:	ldr	r0, [r0, #40]	; 0x28
   2121c:	ldr	r2, [sp, #8]
   21220:	add	r0, r0, r2
   21224:	add	r0, r1, r0, lsl #2
   21228:	ldr	r0, [r0]
   2122c:	cmn	r0, #1
   21230:	beq	21280 <ftello64@plt+0xf9b8>
   21234:	ldr	r0, [sp, #12]
   21238:	ldr	r0, [r0, #28]
   2123c:	ldr	r1, [sp, #12]
   21240:	ldr	r1, [r1, #40]	; 0x28
   21244:	ldr	r2, [sp, #8]
   21248:	add	r1, r1, r2
   2124c:	add	r1, r1, #1
   21250:	cmp	r0, r1
   21254:	beq	212a8 <ftello64@plt+0xf9e0>
   21258:	ldr	r0, [sp, #12]
   2125c:	ldr	r1, [r0, #8]
   21260:	ldr	r0, [r0, #40]	; 0x28
   21264:	ldr	r2, [sp, #8]
   21268:	add	r0, r0, r2
   2126c:	add	r0, r0, #1
   21270:	add	r0, r1, r0, lsl #2
   21274:	ldr	r0, [r0]
   21278:	cmn	r0, #1
   2127c:	bne	212a8 <ftello64@plt+0xf9e0>
   21280:	ldr	r0, [sp, #12]
   21284:	ldr	r0, [r0, #4]
   21288:	ldr	r1, [sp, #12]
   2128c:	ldr	r1, [r1, #40]	; 0x28
   21290:	ldr	r2, [sp, #8]
   21294:	add	r1, r1, r2
   21298:	add	r0, r0, r1
   2129c:	ldrb	r0, [r0]
   212a0:	strb	r0, [sp, #19]
   212a4:	b	2135c <ftello64@plt+0xfa94>
   212a8:	ldr	r0, [sp, #12]
   212ac:	ldr	r0, [r0, #40]	; 0x28
   212b0:	ldr	r1, [sp, #8]
   212b4:	add	r0, r0, r1
   212b8:	str	r0, [sp]
   212bc:	ldr	r0, [sp, #12]
   212c0:	ldrsb	r0, [r0, #76]	; 0x4c
   212c4:	cmp	r0, #0
   212c8:	beq	212e4 <ftello64@plt+0xfa1c>
   212cc:	ldr	r0, [sp, #12]
   212d0:	ldr	r0, [r0, #12]
   212d4:	ldr	r1, [sp]
   212d8:	add	r0, r0, r1, lsl #2
   212dc:	ldr	r0, [r0]
   212e0:	str	r0, [sp]
   212e4:	ldr	r0, [sp, #12]
   212e8:	ldr	r0, [r0]
   212ec:	ldr	r1, [sp, #12]
   212f0:	ldr	r1, [r1, #24]
   212f4:	ldr	r2, [sp]
   212f8:	add	r1, r1, r2
   212fc:	add	r0, r0, r1
   21300:	ldrb	r0, [r0]
   21304:	str	r0, [sp, #4]
   21308:	ldr	r0, [sp, #12]
   2130c:	ldrb	r0, [r0, #76]	; 0x4c
   21310:	cmp	r0, #0
   21314:	beq	21354 <ftello64@plt+0xfa8c>
   21318:	ldr	r0, [sp, #4]
   2131c:	mvn	r1, #127	; 0x7f
   21320:	and	r0, r0, r1
   21324:	cmp	r0, #0
   21328:	beq	21354 <ftello64@plt+0xfa8c>
   2132c:	ldr	r0, [sp, #12]
   21330:	ldr	r0, [r0, #4]
   21334:	ldr	r1, [sp, #12]
   21338:	ldr	r1, [r1, #40]	; 0x28
   2133c:	ldr	r2, [sp, #8]
   21340:	add	r1, r1, r2
   21344:	add	r0, r0, r1
   21348:	ldrb	r0, [r0]
   2134c:	strb	r0, [sp, #19]
   21350:	b	2135c <ftello64@plt+0xfa94>
   21354:	ldr	r0, [sp, #4]
   21358:	strb	r0, [sp, #19]
   2135c:	ldrb	r0, [sp, #19]
   21360:	add	sp, sp, #20
   21364:	bx	lr
   21368:	sub	sp, sp, #12
   2136c:	str	r0, [sp, #4]
   21370:	str	r1, [sp]
   21374:	ldr	r0, [sp, #4]
   21378:	ldr	r0, [r0, #80]	; 0x50
   2137c:	cmp	r0, #1
   21380:	bne	213a0 <ftello64@plt+0xfad8>
   21384:	ldr	r0, [sp, #4]
   21388:	ldr	r0, [r0, #4]
   2138c:	ldr	r1, [sp]
   21390:	add	r0, r0, r1
   21394:	ldrb	r0, [r0]
   21398:	str	r0, [sp, #8]
   2139c:	b	213b8 <ftello64@plt+0xfaf0>
   213a0:	ldr	r0, [sp, #4]
   213a4:	ldr	r0, [r0, #8]
   213a8:	ldr	r1, [sp]
   213ac:	add	r0, r0, r1, lsl #2
   213b0:	ldr	r0, [r0]
   213b4:	str	r0, [sp, #8]
   213b8:	ldr	r0, [sp, #8]
   213bc:	add	sp, sp, #12
   213c0:	bx	lr
   213c4:	push	{r4, r5, fp, lr}
   213c8:	add	fp, sp, #8
   213cc:	sub	sp, sp, #80	; 0x50
   213d0:	ldr	ip, [fp, #12]
   213d4:	ldr	lr, [fp, #8]
   213d8:	str	r0, [fp, #-16]
   213dc:	str	r1, [fp, #-20]	; 0xffffffec
   213e0:	str	r2, [fp, #-24]	; 0xffffffe8
   213e4:	str	r3, [fp, #-28]	; 0xffffffe4
   213e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   213ec:	ldr	r0, [r0]
   213f0:	str	r0, [fp, #-40]	; 0xffffffd8
   213f4:	ldr	r0, [fp, #-16]
   213f8:	ldr	r1, [fp, #-20]	; 0xffffffec
   213fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   21400:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21404:	ldr	r4, [fp, #8]
   21408:	ldr	r5, [fp, #12]
   2140c:	str	r4, [sp]
   21410:	str	r5, [sp, #4]
   21414:	str	lr, [sp, #40]	; 0x28
   21418:	str	ip, [sp, #36]	; 0x24
   2141c:	bl	217f4 <ftello64@plt+0xff2c>
   21420:	str	r0, [fp, #-32]	; 0xffffffe0
   21424:	ldr	r0, [fp, #12]
   21428:	ldr	r0, [r0]
   2142c:	cmp	r0, #0
   21430:	movw	r0, #0
   21434:	str	r0, [sp, #32]
   21438:	beq	21454 <ftello64@plt+0xfb8c>
   2143c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21440:	movw	r1, #0
   21444:	cmp	r0, r1
   21448:	movw	r0, #0
   2144c:	moveq	r0, #1
   21450:	str	r0, [sp, #32]
   21454:	ldr	r0, [sp, #32]
   21458:	tst	r0, #1
   2145c:	beq	2146c <ftello64@plt+0xfba4>
   21460:	movw	r0, #0
   21464:	str	r0, [fp, #-12]
   21468:	b	2164c <ftello64@plt+0xfd84>
   2146c:	b	21470 <ftello64@plt+0xfba8>
   21470:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21474:	ldr	r0, [r0, #4]
   21478:	and	r0, r0, #255	; 0xff
   2147c:	cmp	r0, #10
   21480:	movw	r0, #0
   21484:	str	r0, [sp, #28]
   21488:	beq	214e0 <ftello64@plt+0xfc18>
   2148c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21490:	ldr	r0, [r0, #4]
   21494:	and	r0, r0, #255	; 0xff
   21498:	cmp	r0, #2
   2149c:	movw	r0, #0
   214a0:	str	r0, [sp, #28]
   214a4:	beq	214e0 <ftello64@plt+0xfc18>
   214a8:	ldr	r0, [fp, #8]
   214ac:	cmp	r0, #0
   214b0:	movw	r0, #1
   214b4:	str	r0, [sp, #24]
   214b8:	beq	214d8 <ftello64@plt+0xfc10>
   214bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   214c0:	ldr	r0, [r0, #4]
   214c4:	and	r0, r0, #255	; 0xff
   214c8:	cmp	r0, #9
   214cc:	movw	r0, #0
   214d0:	movne	r0, #1
   214d4:	str	r0, [sp, #24]
   214d8:	ldr	r0, [sp, #24]
   214dc:	str	r0, [sp, #28]
   214e0:	ldr	r0, [sp, #28]
   214e4:	tst	r0, #1
   214e8:	beq	21644 <ftello64@plt+0xfd7c>
   214ec:	ldr	r0, [fp, #-16]
   214f0:	ldr	r1, [fp, #-20]	; 0xffffffec
   214f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   214f8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   214fc:	ldr	ip, [fp, #8]
   21500:	ldr	lr, [fp, #12]
   21504:	str	ip, [sp]
   21508:	str	lr, [sp, #4]
   2150c:	bl	217f4 <ftello64@plt+0xff2c>
   21510:	str	r0, [fp, #-36]	; 0xffffffdc
   21514:	ldr	r0, [fp, #12]
   21518:	ldr	r0, [r0]
   2151c:	cmp	r0, #0
   21520:	movw	r0, #0
   21524:	str	r0, [sp, #20]
   21528:	beq	21544 <ftello64@plt+0xfc7c>
   2152c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21530:	movw	r1, #0
   21534:	cmp	r0, r1
   21538:	movw	r0, #0
   2153c:	moveq	r0, #1
   21540:	str	r0, [sp, #20]
   21544:	ldr	r0, [sp, #20]
   21548:	tst	r0, #1
   2154c:	beq	21584 <ftello64@plt+0xfcbc>
   21550:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21554:	movw	r1, #0
   21558:	cmp	r0, r1
   2155c:	beq	21578 <ftello64@plt+0xfcb0>
   21560:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21564:	movw	r1, #6088	; 0x17c8
   21568:	movt	r1, #2
   2156c:	movw	r2, #0
   21570:	bl	21658 <ftello64@plt+0xfd90>
   21574:	str	r0, [sp, #16]
   21578:	movw	r0, #0
   2157c:	str	r0, [fp, #-12]
   21580:	b	2164c <ftello64@plt+0xfd84>
   21584:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21588:	movw	r1, #0
   2158c:	cmp	r0, r1
   21590:	beq	21624 <ftello64@plt+0xfd5c>
   21594:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21598:	movw	r1, #0
   2159c:	cmp	r0, r1
   215a0:	beq	21624 <ftello64@plt+0xfd5c>
   215a4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   215a8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   215ac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   215b0:	movw	r3, #16
   215b4:	bl	20254 <ftello64@plt+0xe98c>
   215b8:	str	r0, [sp, #44]	; 0x2c
   215bc:	ldr	r0, [sp, #44]	; 0x2c
   215c0:	movw	r1, #0
   215c4:	cmp	r0, r1
   215c8:	bne	21618 <ftello64@plt+0xfd50>
   215cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   215d0:	movw	r1, #6088	; 0x17c8
   215d4:	movt	r1, #2
   215d8:	movw	r2, #0
   215dc:	bl	21658 <ftello64@plt+0xfd90>
   215e0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   215e4:	str	r0, [sp, #12]
   215e8:	mov	r0, r1
   215ec:	movw	r1, #6088	; 0x17c8
   215f0:	movt	r1, #2
   215f4:	movw	r2, #0
   215f8:	bl	21658 <ftello64@plt+0xfd90>
   215fc:	ldr	r1, [fp, #12]
   21600:	movw	r2, #12
   21604:	str	r2, [r1]
   21608:	movw	r1, #0
   2160c:	str	r1, [fp, #-12]
   21610:	str	r0, [sp, #8]
   21614:	b	2164c <ftello64@plt+0xfd84>
   21618:	ldr	r0, [sp, #44]	; 0x2c
   2161c:	str	r0, [fp, #-32]	; 0xffffffe0
   21620:	b	21640 <ftello64@plt+0xfd78>
   21624:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21628:	movw	r1, #0
   2162c:	cmp	r0, r1
   21630:	bne	2163c <ftello64@plt+0xfd74>
   21634:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21638:	str	r0, [fp, #-32]	; 0xffffffe0
   2163c:	b	21640 <ftello64@plt+0xfd78>
   21640:	b	21470 <ftello64@plt+0xfba8>
   21644:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21648:	str	r0, [fp, #-12]
   2164c:	ldr	r0, [fp, #-12]
   21650:	sub	sp, fp, #8
   21654:	pop	{r4, r5, fp, pc}
   21658:	push	{fp, lr}
   2165c:	mov	fp, sp
   21660:	sub	sp, sp, #40	; 0x28
   21664:	str	r0, [fp, #-8]
   21668:	str	r1, [fp, #-12]
   2166c:	str	r2, [fp, #-16]
   21670:	ldr	r0, [fp, #-8]
   21674:	str	r0, [sp, #20]
   21678:	b	2167c <ftello64@plt+0xfdb4>
   2167c:	ldr	r0, [sp, #20]
   21680:	ldr	r0, [r0, #4]
   21684:	movw	r1, #0
   21688:	cmp	r0, r1
   2168c:	movw	r0, #1
   21690:	str	r0, [sp, #8]
   21694:	bne	216b4 <ftello64@plt+0xfdec>
   21698:	ldr	r0, [sp, #20]
   2169c:	ldr	r0, [r0, #8]
   216a0:	movw	r1, #0
   216a4:	cmp	r0, r1
   216a8:	movw	r0, #0
   216ac:	movne	r0, #1
   216b0:	str	r0, [sp, #8]
   216b4:	ldr	r0, [sp, #8]
   216b8:	tst	r0, #1
   216bc:	beq	216f4 <ftello64@plt+0xfe2c>
   216c0:	ldr	r0, [sp, #20]
   216c4:	ldr	r0, [r0, #4]
   216c8:	movw	r1, #0
   216cc:	cmp	r0, r1
   216d0:	beq	216e4 <ftello64@plt+0xfe1c>
   216d4:	ldr	r0, [sp, #20]
   216d8:	ldr	r0, [r0, #4]
   216dc:	str	r0, [sp, #20]
   216e0:	b	216f0 <ftello64@plt+0xfe28>
   216e4:	ldr	r0, [sp, #20]
   216e8:	ldr	r0, [r0, #8]
   216ec:	str	r0, [sp, #20]
   216f0:	b	2167c <ftello64@plt+0xfdb4>
   216f4:	b	216f8 <ftello64@plt+0xfe30>
   216f8:	ldr	r0, [fp, #-12]
   216fc:	ldr	r1, [fp, #-16]
   21700:	ldr	r2, [sp, #20]
   21704:	str	r0, [sp, #4]
   21708:	mov	r0, r1
   2170c:	mov	r1, r2
   21710:	ldr	r2, [sp, #4]
   21714:	blx	r2
   21718:	str	r0, [sp, #12]
   2171c:	ldr	r0, [sp, #12]
   21720:	cmp	r0, #0
   21724:	beq	21734 <ftello64@plt+0xfe6c>
   21728:	ldr	r0, [sp, #12]
   2172c:	str	r0, [fp, #-4]
   21730:	b	217bc <ftello64@plt+0xfef4>
   21734:	ldr	r0, [sp, #20]
   21738:	ldr	r0, [r0]
   2173c:	movw	r1, #0
   21740:	cmp	r0, r1
   21744:	bne	21754 <ftello64@plt+0xfe8c>
   21748:	movw	r0, #0
   2174c:	str	r0, [fp, #-4]
   21750:	b	217bc <ftello64@plt+0xfef4>
   21754:	ldr	r0, [sp, #20]
   21758:	str	r0, [sp, #16]
   2175c:	ldr	r0, [sp, #20]
   21760:	ldr	r0, [r0]
   21764:	str	r0, [sp, #20]
   21768:	ldr	r0, [sp, #20]
   2176c:	ldr	r0, [r0, #8]
   21770:	ldr	r1, [sp, #16]
   21774:	cmp	r0, r1
   21778:	movw	r0, #1
   2177c:	str	r0, [sp]
   21780:	beq	217a0 <ftello64@plt+0xfed8>
   21784:	ldr	r0, [sp, #20]
   21788:	ldr	r0, [r0, #8]
   2178c:	movw	r1, #0
   21790:	cmp	r0, r1
   21794:	movw	r0, #0
   21798:	moveq	r0, #1
   2179c:	str	r0, [sp]
   217a0:	ldr	r0, [sp]
   217a4:	tst	r0, #1
   217a8:	bne	216f8 <ftello64@plt+0xfe30>
   217ac:	ldr	r0, [sp, #20]
   217b0:	ldr	r0, [r0, #8]
   217b4:	str	r0, [sp, #20]
   217b8:	b	21678 <ftello64@plt+0xfdb0>
   217bc:	ldr	r0, [fp, #-4]
   217c0:	mov	sp, fp
   217c4:	pop	{fp, pc}
   217c8:	push	{fp, lr}
   217cc:	mov	fp, sp
   217d0:	sub	sp, sp, #8
   217d4:	str	r0, [sp, #4]
   217d8:	str	r1, [sp]
   217dc:	ldr	r0, [sp]
   217e0:	add	r0, r0, #20
   217e4:	bl	1d75c <ftello64@plt+0xbe94>
   217e8:	movw	r0, #0
   217ec:	mov	sp, fp
   217f0:	pop	{fp, pc}
   217f4:	push	{fp, lr}
   217f8:	mov	fp, sp
   217fc:	sub	sp, sp, #168	; 0xa8
   21800:	ldr	ip, [fp, #12]
   21804:	ldr	lr, [fp, #8]
   21808:	str	r0, [fp, #-8]
   2180c:	str	r1, [fp, #-12]
   21810:	str	r2, [fp, #-16]
   21814:	str	r3, [fp, #-20]	; 0xffffffec
   21818:	ldr	r0, [fp, #-12]
   2181c:	ldr	r0, [r0]
   21820:	str	r0, [fp, #-24]	; 0xffffffe8
   21824:	ldr	r0, [fp, #-16]
   21828:	ldrb	r0, [r0, #4]
   2182c:	sub	r0, r0, #1
   21830:	cmp	r0, #35	; 0x23
   21834:	str	lr, [fp, #-48]	; 0xffffffd0
   21838:	str	ip, [fp, #-52]	; 0xffffffcc
   2183c:	str	r0, [fp, #-56]	; 0xffffffc8
   21840:	bhi	22128 <ftello64@plt+0x10860>
   21844:	add	r0, pc, #8
   21848:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2184c:	ldr	r0, [r0, r1, lsl #2]
   21850:	mov	pc, r0
   21854:	andeq	r1, r2, r4, ror #17
   21858:	andeq	r2, r2, r4, lsl #2
   2185c:	andeq	r2, r2, r8, lsr #2
   21860:	andeq	r1, r2, r4, asr #22
   21864:	andeq	r1, r2, r4, lsr pc
   21868:	andeq	r2, r2, r8, lsr #2
   2186c:	andeq	r2, r2, r8, lsr #2
   21870:	andeq	r1, r2, r0, ror #20
   21874:			; <UNDEFINED> instruction: 0x00021cb8
   21878:	andeq	r2, r2, r4, lsl #2
   2187c:	andeq	r1, r2, ip, lsr ip
   21880:	andeq	r1, r2, r8, asr sp
   21884:	andeq	r2, r2, r8, lsr #2
   21888:	andeq	r2, r2, r8, lsr #2
   2188c:	andeq	r2, r2, r8, lsr #2
   21890:	andeq	r2, r2, r8, lsr #2
   21894:	andeq	r2, r2, r8, lsr #2
   21898:	andeq	r1, r2, ip, lsr ip
   2189c:	andeq	r1, r2, ip, lsr ip
   218a0:	ldrdeq	r1, [r2], -r8
   218a4:	andeq	r2, r2, r8, lsr #2
   218a8:	andeq	r2, r2, r8, lsr #2
   218ac:	andeq	r1, r2, r0, lsl ip
   218b0:	strdeq	r1, [r2], -r8
   218b4:	andeq	r2, r2, r8, lsr #2
   218b8:	andeq	r2, r2, r8, lsr #2
   218bc:	andeq	r2, r2, r8, lsr #2
   218c0:	andeq	r2, r2, r8, lsr #2
   218c4:	andeq	r2, r2, r8, lsr #2
   218c8:	andeq	r2, r2, r8, lsr #2
   218cc:	andeq	r2, r2, r8, lsr #2
   218d0:	andeq	r1, r2, r4, lsr #31
   218d4:	andeq	r1, r2, r4, lsr #31
   218d8:	andeq	r2, r2, r4, asr r0
   218dc:	andeq	r2, r2, r4, asr r0
   218e0:	andeq	r2, r2, r0, lsl r1
   218e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   218e8:	ldr	r3, [fp, #-16]
   218ec:	movw	r1, #0
   218f0:	str	r1, [fp, #-60]	; 0xffffffc4
   218f4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   218f8:	bl	222e4 <ftello64@plt+0x10a1c>
   218fc:	str	r0, [fp, #-28]	; 0xffffffe4
   21900:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21904:	movw	r1, #0
   21908:	cmp	r0, r1
   2190c:	bne	21928 <ftello64@plt+0x10060>
   21910:	ldr	r0, [fp, #12]
   21914:	movw	r1, #12
   21918:	str	r1, [r0]
   2191c:	movw	r0, #0
   21920:	str	r0, [fp, #-4]
   21924:	b	222d8 <ftello64@plt+0x10a10>
   21928:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2192c:	ldr	r0, [r0, #92]	; 0x5c
   21930:	cmp	r0, #1
   21934:	ble	21a5c <ftello64@plt+0x10194>
   21938:	b	2193c <ftello64@plt+0x10074>
   2193c:	ldr	r0, [fp, #-8]
   21940:	ldr	r0, [r0, #56]	; 0x38
   21944:	ldr	r1, [fp, #-8]
   21948:	ldr	r1, [r1, #40]	; 0x28
   2194c:	cmp	r0, r1
   21950:	movw	r0, #0
   21954:	str	r0, [fp, #-64]	; 0xffffffc0
   21958:	ble	219b0 <ftello64@plt+0x100e8>
   2195c:	ldr	r0, [fp, #-8]
   21960:	ldr	r0, [r0, #40]	; 0x28
   21964:	ldr	r1, [fp, #-8]
   21968:	ldr	r1, [r1, #28]
   2196c:	cmp	r0, r1
   21970:	movw	r0, #1
   21974:	str	r0, [fp, #-68]	; 0xffffffbc
   21978:	beq	219a0 <ftello64@plt+0x100d8>
   2197c:	ldr	r0, [fp, #-8]
   21980:	ldr	r1, [r0, #8]
   21984:	ldr	r0, [r0, #40]	; 0x28
   21988:	add	r0, r1, r0, lsl #2
   2198c:	ldr	r0, [r0]
   21990:	cmn	r0, #1
   21994:	movw	r0, #0
   21998:	movne	r0, #1
   2199c:	str	r0, [fp, #-68]	; 0xffffffbc
   219a0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   219a4:	mvn	r1, #0
   219a8:	eor	r0, r0, r1
   219ac:	str	r0, [fp, #-64]	; 0xffffffc0
   219b0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   219b4:	tst	r0, #1
   219b8:	beq	21a58 <ftello64@plt+0x10190>
   219bc:	ldr	r0, [fp, #-16]
   219c0:	ldr	r1, [fp, #-8]
   219c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   219c8:	bl	1ffbc <ftello64@plt+0xe6f4>
   219cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   219d0:	ldr	r3, [fp, #-16]
   219d4:	movw	r1, #0
   219d8:	str	r1, [fp, #-72]	; 0xffffffb8
   219dc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   219e0:	bl	222e4 <ftello64@plt+0x10a1c>
   219e4:	str	r0, [fp, #-32]	; 0xffffffe0
   219e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   219ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   219f0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   219f4:	movw	r3, #16
   219f8:	bl	20254 <ftello64@plt+0xe98c>
   219fc:	str	r0, [fp, #-28]	; 0xffffffe4
   21a00:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21a04:	movw	r1, #0
   21a08:	cmp	r0, r1
   21a0c:	movw	r0, #1
   21a10:	str	r0, [fp, #-76]	; 0xffffffb4
   21a14:	beq	21a30 <ftello64@plt+0x10168>
   21a18:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21a1c:	movw	r1, #0
   21a20:	cmp	r0, r1
   21a24:	movw	r0, #0
   21a28:	moveq	r0, #1
   21a2c:	str	r0, [fp, #-76]	; 0xffffffb4
   21a30:	ldr	r0, [fp, #-76]	; 0xffffffb4
   21a34:	tst	r0, #1
   21a38:	beq	21a54 <ftello64@plt+0x1018c>
   21a3c:	ldr	r0, [fp, #12]
   21a40:	movw	r1, #12
   21a44:	str	r1, [r0]
   21a48:	movw	r0, #0
   21a4c:	str	r0, [fp, #-4]
   21a50:	b	222d8 <ftello64@plt+0x10a10>
   21a54:	b	2193c <ftello64@plt+0x10074>
   21a58:	b	21a5c <ftello64@plt+0x10194>
   21a5c:	b	22128 <ftello64@plt+0x10860>
   21a60:	ldr	r0, [fp, #-8]
   21a64:	ldr	r1, [fp, #-12]
   21a68:	ldr	r2, [fp, #-16]
   21a6c:	ldr	r3, [fp, #-20]	; 0xffffffec
   21a70:	ldr	ip, [fp, #8]
   21a74:	add	ip, ip, #1
   21a78:	ldr	lr, [fp, #12]
   21a7c:	str	ip, [sp]
   21a80:	str	lr, [sp, #4]
   21a84:	bl	22448 <ftello64@plt+0x10b80>
   21a88:	str	r0, [fp, #-28]	; 0xffffffe4
   21a8c:	ldr	r0, [fp, #12]
   21a90:	ldr	r0, [r0]
   21a94:	cmp	r0, #0
   21a98:	movw	r0, #0
   21a9c:	str	r0, [fp, #-80]	; 0xffffffb0
   21aa0:	beq	21abc <ftello64@plt+0x101f4>
   21aa4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21aa8:	movw	r1, #0
   21aac:	cmp	r0, r1
   21ab0:	movw	r0, #0
   21ab4:	moveq	r0, #1
   21ab8:	str	r0, [fp, #-80]	; 0xffffffb0
   21abc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   21ac0:	tst	r0, #1
   21ac4:	beq	21ad4 <ftello64@plt+0x1020c>
   21ac8:	movw	r0, #0
   21acc:	str	r0, [fp, #-4]
   21ad0:	b	222d8 <ftello64@plt+0x10a10>
   21ad4:	b	22128 <ftello64@plt+0x10860>
   21ad8:	ldr	r0, [fp, #-8]
   21adc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21ae0:	ldr	r2, [fp, #-16]
   21ae4:	ldr	r3, [fp, #-20]	; 0xffffffec
   21ae8:	ldr	ip, [fp, #12]
   21aec:	str	ip, [sp]
   21af0:	bl	2260c <ftello64@plt+0x10d44>
   21af4:	str	r0, [fp, #-28]	; 0xffffffe4
   21af8:	ldr	r0, [fp, #12]
   21afc:	ldr	r0, [r0]
   21b00:	cmp	r0, #0
   21b04:	movw	r0, #0
   21b08:	str	r0, [sp, #84]	; 0x54
   21b0c:	beq	21b28 <ftello64@plt+0x10260>
   21b10:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21b14:	movw	r1, #0
   21b18:	cmp	r0, r1
   21b1c:	movw	r0, #0
   21b20:	moveq	r0, #1
   21b24:	str	r0, [sp, #84]	; 0x54
   21b28:	ldr	r0, [sp, #84]	; 0x54
   21b2c:	tst	r0, #1
   21b30:	beq	21b40 <ftello64@plt+0x10278>
   21b34:	movw	r0, #0
   21b38:	str	r0, [fp, #-4]
   21b3c:	b	222d8 <ftello64@plt+0x10a10>
   21b40:	b	22128 <ftello64@plt+0x10860>
   21b44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21b48:	ldr	r0, [r0, #84]	; 0x54
   21b4c:	ldr	r1, [fp, #-16]
   21b50:	ldr	r1, [r1]
   21b54:	movw	r2, #1
   21b58:	lsl	r1, r2, r1
   21b5c:	and	r0, r0, r1
   21b60:	cmp	r0, #0
   21b64:	bne	21b80 <ftello64@plt+0x102b8>
   21b68:	ldr	r0, [fp, #12]
   21b6c:	movw	r1, #6
   21b70:	str	r1, [r0]
   21b74:	movw	r0, #0
   21b78:	str	r0, [fp, #-4]
   21b7c:	b	222d8 <ftello64@plt+0x10a10>
   21b80:	ldr	r0, [fp, #-16]
   21b84:	ldr	r0, [r0]
   21b88:	movw	r1, #1
   21b8c:	lsl	r0, r1, r0
   21b90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21b94:	ldr	r2, [r1, #80]	; 0x50
   21b98:	orr	r0, r2, r0
   21b9c:	str	r0, [r1, #80]	; 0x50
   21ba0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21ba4:	ldr	r3, [fp, #-16]
   21ba8:	movw	r1, #0
   21bac:	str	r1, [sp, #80]	; 0x50
   21bb0:	ldr	r2, [sp, #80]	; 0x50
   21bb4:	bl	222e4 <ftello64@plt+0x10a1c>
   21bb8:	str	r0, [fp, #-28]	; 0xffffffe4
   21bbc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21bc0:	movw	r1, #0
   21bc4:	cmp	r0, r1
   21bc8:	bne	21be4 <ftello64@plt+0x1031c>
   21bcc:	ldr	r0, [fp, #12]
   21bd0:	movw	r1, #12
   21bd4:	str	r1, [r0]
   21bd8:	movw	r0, #0
   21bdc:	str	r0, [fp, #-4]
   21be0:	b	222d8 <ftello64@plt+0x10a10>
   21be4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21be8:	ldr	r1, [r0, #76]	; 0x4c
   21bec:	add	r1, r1, #1
   21bf0:	str	r1, [r0, #76]	; 0x4c
   21bf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21bf8:	ldrb	r1, [r0, #88]	; 0x58
   21bfc:	bic	r1, r1, #2
   21c00:	movw	r2, #2
   21c04:	orr	r1, r1, r2
   21c08:	strb	r1, [r0, #88]	; 0x58
   21c0c:	b	22128 <ftello64@plt+0x10860>
   21c10:	ldr	r0, [fp, #-20]	; 0xffffffec
   21c14:	and	r0, r0, #16777216	; 0x1000000
   21c18:	cmp	r0, #0
   21c1c:	beq	21c38 <ftello64@plt+0x10370>
   21c20:	ldr	r0, [fp, #12]
   21c24:	movw	r1, #13
   21c28:	str	r1, [r0]
   21c2c:	movw	r0, #0
   21c30:	str	r0, [fp, #-4]
   21c34:	b	222d8 <ftello64@plt+0x10a10>
   21c38:	b	21c3c <ftello64@plt+0x10374>
   21c3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   21c40:	and	r0, r0, #32
   21c44:	cmp	r0, #0
   21c48:	beq	21c64 <ftello64@plt+0x1039c>
   21c4c:	ldr	r0, [fp, #12]
   21c50:	movw	r1, #13
   21c54:	str	r1, [r0]
   21c58:	movw	r0, #0
   21c5c:	str	r0, [fp, #-4]
   21c60:	b	222d8 <ftello64@plt+0x10a10>
   21c64:	ldr	r0, [fp, #-20]	; 0xffffffec
   21c68:	and	r0, r0, #16
   21c6c:	cmp	r0, #0
   21c70:	beq	21cb0 <ftello64@plt+0x103e8>
   21c74:	ldr	r0, [fp, #-16]
   21c78:	ldr	r1, [fp, #-8]
   21c7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   21c80:	bl	1ffbc <ftello64@plt+0xe6f4>
   21c84:	ldr	r0, [fp, #-8]
   21c88:	ldr	r1, [fp, #-12]
   21c8c:	ldr	r2, [fp, #-16]
   21c90:	ldr	r3, [fp, #-20]	; 0xffffffec
   21c94:	ldr	lr, [fp, #8]
   21c98:	ldr	ip, [fp, #12]
   21c9c:	str	lr, [sp]
   21ca0:	str	ip, [sp, #4]
   21ca4:	bl	217f4 <ftello64@plt+0xff2c>
   21ca8:	str	r0, [fp, #-4]
   21cac:	b	222d8 <ftello64@plt+0x10a10>
   21cb0:	b	21cb4 <ftello64@plt+0x103ec>
   21cb4:	b	21cb8 <ftello64@plt+0x103f0>
   21cb8:	ldr	r0, [fp, #-16]
   21cbc:	ldr	r0, [r0, #4]
   21cc0:	and	r0, r0, #255	; 0xff
   21cc4:	cmp	r0, #9
   21cc8:	bne	21cf4 <ftello64@plt+0x1042c>
   21ccc:	ldr	r0, [fp, #-20]	; 0xffffffec
   21cd0:	and	r0, r0, #131072	; 0x20000
   21cd4:	cmp	r0, #0
   21cd8:	bne	21cf4 <ftello64@plt+0x1042c>
   21cdc:	ldr	r0, [fp, #12]
   21ce0:	movw	r1, #16
   21ce4:	str	r1, [r0]
   21ce8:	movw	r0, #0
   21cec:	str	r0, [fp, #-4]
   21cf0:	b	222d8 <ftello64@plt+0x10a10>
   21cf4:	b	21cf8 <ftello64@plt+0x10430>
   21cf8:	ldr	r0, [fp, #-16]
   21cfc:	ldr	r1, [r0, #4]
   21d00:	mvn	r2, #255	; 0xff
   21d04:	and	r1, r1, r2
   21d08:	orr	r1, r1, #1
   21d0c:	str	r1, [r0, #4]
   21d10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21d14:	ldr	r3, [fp, #-16]
   21d18:	movw	r1, #0
   21d1c:	str	r1, [sp, #76]	; 0x4c
   21d20:	ldr	r2, [sp, #76]	; 0x4c
   21d24:	bl	222e4 <ftello64@plt+0x10a1c>
   21d28:	str	r0, [fp, #-28]	; 0xffffffe4
   21d2c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21d30:	movw	r1, #0
   21d34:	cmp	r0, r1
   21d38:	bne	21d54 <ftello64@plt+0x1048c>
   21d3c:	ldr	r0, [fp, #12]
   21d40:	movw	r1, #12
   21d44:	str	r1, [r0]
   21d48:	movw	r0, #0
   21d4c:	str	r0, [fp, #-4]
   21d50:	b	222d8 <ftello64@plt+0x10a10>
   21d54:	b	22128 <ftello64@plt+0x10860>
   21d58:	ldr	r0, [fp, #-16]
   21d5c:	ldr	r0, [r0]
   21d60:	movw	r1, #783	; 0x30f
   21d64:	and	r0, r0, r1
   21d68:	cmp	r0, #0
   21d6c:	beq	21d90 <ftello64@plt+0x104c8>
   21d70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21d74:	ldrb	r0, [r0, #88]	; 0x58
   21d78:	ubfx	r0, r0, #4, #1
   21d7c:	and	r0, r0, #255	; 0xff
   21d80:	cmp	r0, #0
   21d84:	bne	21d90 <ftello64@plt+0x104c8>
   21d88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21d8c:	bl	22f3c <ftello64@plt+0x11674>
   21d90:	ldr	r0, [fp, #-16]
   21d94:	ldr	r0, [r0]
   21d98:	cmp	r0, #256	; 0x100
   21d9c:	beq	21db0 <ftello64@plt+0x104e8>
   21da0:	ldr	r0, [fp, #-16]
   21da4:	ldr	r0, [r0]
   21da8:	cmp	r0, #512	; 0x200
   21dac:	bne	21ed0 <ftello64@plt+0x10608>
   21db0:	ldr	r0, [fp, #-16]
   21db4:	ldr	r0, [r0]
   21db8:	cmp	r0, #256	; 0x100
   21dbc:	bne	21df8 <ftello64@plt+0x10530>
   21dc0:	ldr	r0, [fp, #-16]
   21dc4:	movw	r1, #6
   21dc8:	str	r1, [r0]
   21dcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21dd0:	ldr	r3, [fp, #-16]
   21dd4:	movw	r1, #0
   21dd8:	str	r1, [sp, #72]	; 0x48
   21ddc:	ldr	r2, [sp, #72]	; 0x48
   21de0:	bl	222e4 <ftello64@plt+0x10a1c>
   21de4:	str	r0, [fp, #-36]	; 0xffffffdc
   21de8:	ldr	r0, [fp, #-16]
   21dec:	movw	r1, #9
   21df0:	str	r1, [r0]
   21df4:	b	21e2c <ftello64@plt+0x10564>
   21df8:	ldr	r0, [fp, #-16]
   21dfc:	movw	r1, #5
   21e00:	str	r1, [r0]
   21e04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21e08:	ldr	r3, [fp, #-16]
   21e0c:	movw	r1, #0
   21e10:	str	r1, [sp, #68]	; 0x44
   21e14:	ldr	r2, [sp, #68]	; 0x44
   21e18:	bl	222e4 <ftello64@plt+0x10a1c>
   21e1c:	str	r0, [fp, #-36]	; 0xffffffdc
   21e20:	ldr	r0, [fp, #-16]
   21e24:	movw	r1, #10
   21e28:	str	r1, [r0]
   21e2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21e30:	ldr	r3, [fp, #-16]
   21e34:	movw	r1, #0
   21e38:	str	r1, [sp, #64]	; 0x40
   21e3c:	ldr	r2, [sp, #64]	; 0x40
   21e40:	bl	222e4 <ftello64@plt+0x10a1c>
   21e44:	str	r0, [fp, #-40]	; 0xffffffd8
   21e48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21e4c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   21e50:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21e54:	movw	r3, #10
   21e58:	bl	20254 <ftello64@plt+0xe98c>
   21e5c:	str	r0, [fp, #-28]	; 0xffffffe4
   21e60:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21e64:	movw	r1, #0
   21e68:	cmp	r0, r1
   21e6c:	movw	r0, #1
   21e70:	str	r0, [sp, #60]	; 0x3c
   21e74:	beq	21ea8 <ftello64@plt+0x105e0>
   21e78:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21e7c:	movw	r1, #0
   21e80:	cmp	r0, r1
   21e84:	movw	r0, #1
   21e88:	str	r0, [sp, #60]	; 0x3c
   21e8c:	beq	21ea8 <ftello64@plt+0x105e0>
   21e90:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21e94:	movw	r1, #0
   21e98:	cmp	r0, r1
   21e9c:	movw	r0, #0
   21ea0:	moveq	r0, #1
   21ea4:	str	r0, [sp, #60]	; 0x3c
   21ea8:	ldr	r0, [sp, #60]	; 0x3c
   21eac:	tst	r0, #1
   21eb0:	beq	21ecc <ftello64@plt+0x10604>
   21eb4:	ldr	r0, [fp, #12]
   21eb8:	movw	r1, #12
   21ebc:	str	r1, [r0]
   21ec0:	movw	r0, #0
   21ec4:	str	r0, [fp, #-4]
   21ec8:	b	222d8 <ftello64@plt+0x10a10>
   21ecc:	b	21f18 <ftello64@plt+0x10650>
   21ed0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21ed4:	ldr	r3, [fp, #-16]
   21ed8:	movw	r1, #0
   21edc:	str	r1, [sp, #56]	; 0x38
   21ee0:	ldr	r2, [sp, #56]	; 0x38
   21ee4:	bl	222e4 <ftello64@plt+0x10a1c>
   21ee8:	str	r0, [fp, #-28]	; 0xffffffe4
   21eec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21ef0:	movw	r1, #0
   21ef4:	cmp	r0, r1
   21ef8:	bne	21f14 <ftello64@plt+0x1064c>
   21efc:	ldr	r0, [fp, #12]
   21f00:	movw	r1, #12
   21f04:	str	r1, [r0]
   21f08:	movw	r0, #0
   21f0c:	str	r0, [fp, #-4]
   21f10:	b	222d8 <ftello64@plt+0x10a10>
   21f14:	b	21f18 <ftello64@plt+0x10650>
   21f18:	ldr	r0, [fp, #-16]
   21f1c:	ldr	r1, [fp, #-8]
   21f20:	ldr	r2, [fp, #-20]	; 0xffffffec
   21f24:	bl	1ffbc <ftello64@plt+0xe6f4>
   21f28:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21f2c:	str	r0, [fp, #-4]
   21f30:	b	222d8 <ftello64@plt+0x10a10>
   21f34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21f38:	ldr	r3, [fp, #-16]
   21f3c:	movw	r1, #0
   21f40:	str	r1, [sp, #52]	; 0x34
   21f44:	ldr	r2, [sp, #52]	; 0x34
   21f48:	bl	222e4 <ftello64@plt+0x10a1c>
   21f4c:	str	r0, [fp, #-28]	; 0xffffffe4
   21f50:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21f54:	movw	r1, #0
   21f58:	cmp	r0, r1
   21f5c:	bne	21f78 <ftello64@plt+0x106b0>
   21f60:	ldr	r0, [fp, #12]
   21f64:	movw	r1, #12
   21f68:	str	r1, [r0]
   21f6c:	movw	r0, #0
   21f70:	str	r0, [fp, #-4]
   21f74:	b	222d8 <ftello64@plt+0x10a10>
   21f78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21f7c:	ldr	r0, [r0, #92]	; 0x5c
   21f80:	cmp	r0, #1
   21f84:	ble	21fa0 <ftello64@plt+0x106d8>
   21f88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21f8c:	ldrb	r1, [r0, #88]	; 0x58
   21f90:	bic	r1, r1, #2
   21f94:	movw	r2, #2
   21f98:	orr	r1, r1, r2
   21f9c:	strb	r1, [r0, #88]	; 0x58
   21fa0:	b	22128 <ftello64@plt+0x10860>
   21fa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21fa8:	ldr	r1, [fp, #-8]
   21fac:	ldr	r1, [r1, #64]	; 0x40
   21fb0:	ldr	r2, [fp, #-16]
   21fb4:	ldr	r2, [r2, #4]
   21fb8:	and	r2, r2, #255	; 0xff
   21fbc:	cmp	r2, #33	; 0x21
   21fc0:	movw	r2, #0
   21fc4:	moveq	r2, #1
   21fc8:	ldr	r3, [fp, #12]
   21fcc:	movw	ip, #63460	; 0xf7e4
   21fd0:	movt	ip, #3
   21fd4:	str	r2, [sp, #48]	; 0x30
   21fd8:	mov	r2, ip
   21fdc:	movw	ip, #61613	; 0xf0ad
   21fe0:	movt	ip, #3
   21fe4:	str	r3, [sp, #44]	; 0x2c
   21fe8:	mov	r3, ip
   21fec:	ldr	ip, [sp, #48]	; 0x30
   21ff0:	and	lr, ip, #1
   21ff4:	str	lr, [sp]
   21ff8:	ldr	lr, [sp, #44]	; 0x2c
   21ffc:	str	lr, [sp, #4]
   22000:	bl	230ec <ftello64@plt+0x11824>
   22004:	str	r0, [fp, #-28]	; 0xffffffe4
   22008:	ldr	r0, [fp, #12]
   2200c:	ldr	r0, [r0]
   22010:	cmp	r0, #0
   22014:	movw	r0, #0
   22018:	str	r0, [sp, #40]	; 0x28
   2201c:	beq	22038 <ftello64@plt+0x10770>
   22020:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22024:	movw	r1, #0
   22028:	cmp	r0, r1
   2202c:	movw	r0, #0
   22030:	moveq	r0, #1
   22034:	str	r0, [sp, #40]	; 0x28
   22038:	ldr	r0, [sp, #40]	; 0x28
   2203c:	tst	r0, #1
   22040:	beq	22050 <ftello64@plt+0x10788>
   22044:	movw	r0, #0
   22048:	str	r0, [fp, #-4]
   2204c:	b	222d8 <ftello64@plt+0x10a10>
   22050:	b	22128 <ftello64@plt+0x10860>
   22054:	ldr	r0, [fp, #-24]	; 0xffffffe8
   22058:	ldr	r1, [fp, #-8]
   2205c:	ldr	r1, [r1, #64]	; 0x40
   22060:	ldr	r2, [fp, #-16]
   22064:	ldr	r2, [r2, #4]
   22068:	and	r2, r2, #255	; 0xff
   2206c:	cmp	r2, #35	; 0x23
   22070:	movw	r2, #0
   22074:	moveq	r2, #1
   22078:	ldr	r3, [fp, #12]
   2207c:	movw	ip, #63466	; 0xf7ea
   22080:	movt	ip, #3
   22084:	str	r2, [sp, #36]	; 0x24
   22088:	mov	r2, ip
   2208c:	movw	ip, #60080	; 0xeab0
   22090:	movt	ip, #3
   22094:	str	r3, [sp, #32]
   22098:	mov	r3, ip
   2209c:	ldr	ip, [sp, #36]	; 0x24
   220a0:	and	lr, ip, #1
   220a4:	str	lr, [sp]
   220a8:	ldr	lr, [sp, #32]
   220ac:	str	lr, [sp, #4]
   220b0:	bl	230ec <ftello64@plt+0x11824>
   220b4:	str	r0, [fp, #-28]	; 0xffffffe4
   220b8:	ldr	r0, [fp, #12]
   220bc:	ldr	r0, [r0]
   220c0:	cmp	r0, #0
   220c4:	movw	r0, #0
   220c8:	str	r0, [sp, #28]
   220cc:	beq	220e8 <ftello64@plt+0x10820>
   220d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   220d4:	movw	r1, #0
   220d8:	cmp	r0, r1
   220dc:	movw	r0, #0
   220e0:	moveq	r0, #1
   220e4:	str	r0, [sp, #28]
   220e8:	ldr	r0, [sp, #28]
   220ec:	tst	r0, #1
   220f0:	beq	22100 <ftello64@plt+0x10838>
   220f4:	movw	r0, #0
   220f8:	str	r0, [fp, #-4]
   220fc:	b	222d8 <ftello64@plt+0x10a10>
   22100:	b	22128 <ftello64@plt+0x10860>
   22104:	movw	r0, #0
   22108:	str	r0, [fp, #-4]
   2210c:	b	222d8 <ftello64@plt+0x10a10>
   22110:	ldr	r0, [fp, #12]
   22114:	movw	r1, #5
   22118:	str	r1, [r0]
   2211c:	movw	r0, #0
   22120:	str	r0, [fp, #-4]
   22124:	b	222d8 <ftello64@plt+0x10a10>
   22128:	ldr	r0, [fp, #-16]
   2212c:	ldr	r1, [fp, #-8]
   22130:	ldr	r2, [fp, #-20]	; 0xffffffec
   22134:	bl	1ffbc <ftello64@plt+0xe6f4>
   22138:	ldr	r0, [fp, #-16]
   2213c:	ldr	r0, [r0, #4]
   22140:	and	r0, r0, #255	; 0xff
   22144:	cmp	r0, #11
   22148:	movw	r0, #1
   2214c:	str	r0, [sp, #24]
   22150:	beq	221a8 <ftello64@plt+0x108e0>
   22154:	ldr	r0, [fp, #-16]
   22158:	ldr	r0, [r0, #4]
   2215c:	and	r0, r0, #255	; 0xff
   22160:	cmp	r0, #18
   22164:	movw	r0, #1
   22168:	str	r0, [sp, #24]
   2216c:	beq	221a8 <ftello64@plt+0x108e0>
   22170:	ldr	r0, [fp, #-16]
   22174:	ldr	r0, [r0, #4]
   22178:	and	r0, r0, #255	; 0xff
   2217c:	cmp	r0, #19
   22180:	movw	r0, #1
   22184:	str	r0, [sp, #24]
   22188:	beq	221a8 <ftello64@plt+0x108e0>
   2218c:	ldr	r0, [fp, #-16]
   22190:	ldr	r0, [r0, #4]
   22194:	and	r0, r0, #255	; 0xff
   22198:	cmp	r0, #23
   2219c:	movw	r0, #0
   221a0:	moveq	r0, #1
   221a4:	str	r0, [sp, #24]
   221a8:	ldr	r0, [sp, #24]
   221ac:	tst	r0, #1
   221b0:	beq	222d0 <ftello64@plt+0x10a08>
   221b4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   221b8:	ldr	r1, [fp, #-8]
   221bc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   221c0:	ldr	r3, [fp, #-16]
   221c4:	ldr	ip, [fp, #-20]	; 0xffffffec
   221c8:	ldr	lr, [fp, #12]
   221cc:	str	ip, [sp]
   221d0:	str	lr, [sp, #4]
   221d4:	bl	23420 <ftello64@plt+0x11b58>
   221d8:	str	r0, [fp, #-44]	; 0xffffffd4
   221dc:	ldr	r0, [fp, #12]
   221e0:	ldr	r0, [r0]
   221e4:	cmp	r0, #0
   221e8:	movw	r0, #0
   221ec:	str	r0, [sp, #20]
   221f0:	beq	2220c <ftello64@plt+0x10944>
   221f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   221f8:	movw	r1, #0
   221fc:	cmp	r0, r1
   22200:	movw	r0, #0
   22204:	moveq	r0, #1
   22208:	str	r0, [sp, #20]
   2220c:	ldr	r0, [sp, #20]
   22210:	tst	r0, #1
   22214:	beq	2224c <ftello64@plt+0x10984>
   22218:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2221c:	movw	r1, #0
   22220:	cmp	r0, r1
   22224:	beq	22240 <ftello64@plt+0x10978>
   22228:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2222c:	movw	r1, #6088	; 0x17c8
   22230:	movt	r1, #2
   22234:	movw	r2, #0
   22238:	bl	21658 <ftello64@plt+0xfd90>
   2223c:	str	r0, [sp, #16]
   22240:	movw	r0, #0
   22244:	str	r0, [fp, #-4]
   22248:	b	222d8 <ftello64@plt+0x10a10>
   2224c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22250:	str	r0, [fp, #-28]	; 0xffffffe4
   22254:	ldr	r0, [fp, #-20]	; 0xffffffec
   22258:	and	r0, r0, #16777216	; 0x1000000
   2225c:	cmp	r0, #0
   22260:	beq	222cc <ftello64@plt+0x10a04>
   22264:	ldr	r0, [fp, #-16]
   22268:	ldr	r0, [r0, #4]
   2226c:	and	r0, r0, #255	; 0xff
   22270:	cmp	r0, #11
   22274:	beq	2228c <ftello64@plt+0x109c4>
   22278:	ldr	r0, [fp, #-16]
   2227c:	ldr	r0, [r0, #4]
   22280:	and	r0, r0, #255	; 0xff
   22284:	cmp	r0, #23
   22288:	bne	222cc <ftello64@plt+0x10a04>
   2228c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22290:	movw	r1, #0
   22294:	cmp	r0, r1
   22298:	beq	222b4 <ftello64@plt+0x109ec>
   2229c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   222a0:	movw	r1, #6088	; 0x17c8
   222a4:	movt	r1, #2
   222a8:	movw	r2, #0
   222ac:	bl	21658 <ftello64@plt+0xfd90>
   222b0:	str	r0, [sp, #12]
   222b4:	ldr	r0, [fp, #12]
   222b8:	movw	r1, #13
   222bc:	str	r1, [r0]
   222c0:	movw	r0, #0
   222c4:	str	r0, [fp, #-4]
   222c8:	b	222d8 <ftello64@plt+0x10a10>
   222cc:	b	22138 <ftello64@plt+0x10870>
   222d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   222d4:	str	r0, [fp, #-4]
   222d8:	ldr	r0, [fp, #-4]
   222dc:	mov	sp, fp
   222e0:	pop	{fp, pc}
   222e4:	push	{fp, lr}
   222e8:	mov	fp, sp
   222ec:	sub	sp, sp, #32
   222f0:	str	r0, [fp, #-8]
   222f4:	str	r1, [fp, #-12]
   222f8:	str	r2, [sp, #16]
   222fc:	str	r3, [sp, #12]
   22300:	ldr	r0, [fp, #-8]
   22304:	ldr	r0, [r0, #64]	; 0x40
   22308:	cmp	r0, #31
   2230c:	bne	22360 <ftello64@plt+0x10a98>
   22310:	movw	r0, #996	; 0x3e4
   22314:	bl	38a88 <ftello64@plt+0x271c0>
   22318:	str	r0, [sp, #4]
   2231c:	ldr	r0, [sp, #4]
   22320:	movw	lr, #0
   22324:	cmp	r0, lr
   22328:	bne	22338 <ftello64@plt+0x10a70>
   2232c:	movw	r0, #0
   22330:	str	r0, [fp, #-4]
   22334:	b	2243c <ftello64@plt+0x10b74>
   22338:	ldr	r0, [fp, #-8]
   2233c:	ldr	r0, [r0, #56]	; 0x38
   22340:	ldr	r1, [sp, #4]
   22344:	str	r0, [r1]
   22348:	ldr	r0, [sp, #4]
   2234c:	ldr	r1, [fp, #-8]
   22350:	str	r0, [r1, #56]	; 0x38
   22354:	ldr	r0, [fp, #-8]
   22358:	movw	r1, #0
   2235c:	str	r1, [r0, #64]	; 0x40
   22360:	ldr	r0, [fp, #-8]
   22364:	ldr	r1, [r0, #56]	; 0x38
   22368:	ldr	r2, [r0, #64]	; 0x40
   2236c:	add	r1, r1, #4
   22370:	add	r3, r2, #1
   22374:	str	r3, [r0, #64]	; 0x40
   22378:	add	r0, r1, r2, lsl #5
   2237c:	str	r0, [sp, #8]
   22380:	ldr	r0, [sp, #8]
   22384:	movw	r1, #0
   22388:	str	r1, [r0]
   2238c:	ldr	r0, [fp, #-12]
   22390:	ldr	r2, [sp, #8]
   22394:	str	r0, [r2, #4]
   22398:	ldr	r0, [sp, #16]
   2239c:	ldr	r2, [sp, #8]
   223a0:	str	r0, [r2, #8]
   223a4:	ldr	r0, [sp, #8]
   223a8:	ldr	r2, [sp, #12]
   223ac:	ldr	r3, [r2]
   223b0:	str	r3, [r0, #20]
   223b4:	ldr	r2, [r2, #4]
   223b8:	str	r2, [r0, #24]
   223bc:	ldr	r0, [sp, #8]
   223c0:	ldr	r2, [r0, #24]
   223c4:	mvn	r3, #262144	; 0x40000
   223c8:	and	r2, r2, r3
   223cc:	str	r2, [r0, #24]
   223d0:	ldr	r0, [sp, #8]
   223d4:	ldr	r2, [r0, #24]
   223d8:	mvn	r3, #524288	; 0x80000
   223dc:	and	r2, r2, r3
   223e0:	str	r2, [r0, #24]
   223e4:	ldr	r0, [sp, #8]
   223e8:	str	r1, [r0, #12]
   223ec:	ldr	r0, [sp, #8]
   223f0:	str	r1, [r0, #16]
   223f4:	ldr	r0, [sp, #8]
   223f8:	mvn	r2, #0
   223fc:	str	r2, [r0, #28]
   22400:	ldr	r0, [fp, #-12]
   22404:	cmp	r0, r1
   22408:	beq	22418 <ftello64@plt+0x10b50>
   2240c:	ldr	r0, [sp, #8]
   22410:	ldr	r1, [fp, #-12]
   22414:	str	r0, [r1]
   22418:	ldr	r0, [sp, #16]
   2241c:	movw	r1, #0
   22420:	cmp	r0, r1
   22424:	beq	22434 <ftello64@plt+0x10b6c>
   22428:	ldr	r0, [sp, #8]
   2242c:	ldr	r1, [sp, #16]
   22430:	str	r0, [r1]
   22434:	ldr	r0, [sp, #8]
   22438:	str	r0, [fp, #-4]
   2243c:	ldr	r0, [fp, #-4]
   22440:	mov	sp, fp
   22444:	pop	{fp, pc}
   22448:	push	{fp, lr}
   2244c:	mov	fp, sp
   22450:	sub	sp, sp, #56	; 0x38
   22454:	ldr	ip, [fp, #12]
   22458:	ldr	lr, [fp, #8]
   2245c:	str	r0, [fp, #-8]
   22460:	str	r1, [fp, #-12]
   22464:	str	r2, [fp, #-16]
   22468:	str	r3, [fp, #-20]	; 0xffffffec
   2246c:	ldr	r0, [fp, #-12]
   22470:	ldr	r0, [r0]
   22474:	str	r0, [fp, #-24]	; 0xffffffe8
   22478:	ldr	r0, [fp, #-12]
   2247c:	ldr	r1, [r0, #24]
   22480:	add	r2, r1, #1
   22484:	str	r2, [r0, #24]
   22488:	str	r1, [sp, #24]
   2248c:	ldr	r0, [fp, #-16]
   22490:	ldr	r1, [fp, #-8]
   22494:	ldr	r2, [fp, #-20]	; 0xffffffec
   22498:	orr	r2, r2, #8388608	; 0x800000
   2249c:	str	lr, [sp, #20]
   224a0:	str	ip, [sp, #16]
   224a4:	bl	1ffbc <ftello64@plt+0xe6f4>
   224a8:	ldr	r0, [fp, #-16]
   224ac:	ldr	r0, [r0, #4]
   224b0:	and	r0, r0, #255	; 0xff
   224b4:	cmp	r0, #9
   224b8:	bne	224c8 <ftello64@plt+0x10c00>
   224bc:	movw	r0, #0
   224c0:	str	r0, [sp, #28]
   224c4:	b	22584 <ftello64@plt+0x10cbc>
   224c8:	ldr	r0, [fp, #-8]
   224cc:	ldr	r1, [fp, #-12]
   224d0:	ldr	r2, [fp, #-16]
   224d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   224d8:	ldr	ip, [fp, #8]
   224dc:	ldr	lr, [fp, #12]
   224e0:	str	ip, [sp]
   224e4:	str	lr, [sp, #4]
   224e8:	bl	1fffc <ftello64@plt+0xe734>
   224ec:	str	r0, [sp, #28]
   224f0:	ldr	r0, [fp, #12]
   224f4:	ldr	r0, [r0]
   224f8:	cmp	r0, #0
   224fc:	movw	r0, #0
   22500:	str	r0, [sp, #12]
   22504:	bne	22524 <ftello64@plt+0x10c5c>
   22508:	ldr	r0, [fp, #-16]
   2250c:	ldr	r0, [r0, #4]
   22510:	and	r0, r0, #255	; 0xff
   22514:	cmp	r0, #9
   22518:	movw	r0, #0
   2251c:	movne	r0, #1
   22520:	str	r0, [sp, #12]
   22524:	ldr	r0, [sp, #12]
   22528:	tst	r0, #1
   2252c:	beq	22564 <ftello64@plt+0x10c9c>
   22530:	ldr	r0, [sp, #28]
   22534:	movw	r1, #0
   22538:	cmp	r0, r1
   2253c:	beq	22558 <ftello64@plt+0x10c90>
   22540:	ldr	r0, [sp, #28]
   22544:	movw	r1, #6088	; 0x17c8
   22548:	movt	r1, #2
   2254c:	movw	r2, #0
   22550:	bl	21658 <ftello64@plt+0xfd90>
   22554:	str	r0, [sp, #8]
   22558:	ldr	r0, [fp, #12]
   2255c:	movw	r1, #8
   22560:	str	r1, [r0]
   22564:	ldr	r0, [fp, #12]
   22568:	ldr	r0, [r0]
   2256c:	cmp	r0, #0
   22570:	beq	22580 <ftello64@plt+0x10cb8>
   22574:	movw	r0, #0
   22578:	str	r0, [fp, #-4]
   2257c:	b	22600 <ftello64@plt+0x10d38>
   22580:	b	22584 <ftello64@plt+0x10cbc>
   22584:	ldr	r0, [sp, #24]
   22588:	cmp	r0, #8
   2258c:	bhi	225ac <ftello64@plt+0x10ce4>
   22590:	ldr	r0, [sp, #24]
   22594:	movw	r1, #1
   22598:	lsl	r0, r1, r0
   2259c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   225a0:	ldr	r2, [r1, #84]	; 0x54
   225a4:	orr	r0, r2, r0
   225a8:	str	r0, [r1, #84]	; 0x54
   225ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   225b0:	ldr	r1, [sp, #28]
   225b4:	movw	r2, #0
   225b8:	movw	r3, #17
   225bc:	bl	20254 <ftello64@plt+0xe98c>
   225c0:	str	r0, [sp, #28]
   225c4:	ldr	r0, [sp, #28]
   225c8:	movw	r1, #0
   225cc:	cmp	r0, r1
   225d0:	bne	225ec <ftello64@plt+0x10d24>
   225d4:	ldr	r0, [fp, #12]
   225d8:	movw	r1, #12
   225dc:	str	r1, [r0]
   225e0:	movw	r0, #0
   225e4:	str	r0, [fp, #-4]
   225e8:	b	22600 <ftello64@plt+0x10d38>
   225ec:	ldr	r0, [sp, #24]
   225f0:	ldr	r1, [sp, #28]
   225f4:	str	r0, [r1, #20]
   225f8:	ldr	r0, [sp, #28]
   225fc:	str	r0, [fp, #-4]
   22600:	ldr	r0, [fp, #-4]
   22604:	mov	sp, fp
   22608:	pop	{fp, pc}
   2260c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   22610:	add	fp, sp, #24
   22614:	sub	sp, sp, #296	; 0x128
   22618:	ldr	ip, [fp, #8]
   2261c:	str	r0, [fp, #-32]	; 0xffffffe0
   22620:	str	r1, [fp, #-36]	; 0xffffffdc
   22624:	str	r2, [fp, #-40]	; 0xffffffd8
   22628:	str	r3, [fp, #-44]	; 0xffffffd4
   2262c:	movw	r0, #0
   22630:	str	r0, [fp, #-48]	; 0xffffffd0
   22634:	str	r0, [fp, #-52]	; 0xffffffcc
   22638:	str	r0, [fp, #-56]	; 0xffffffc8
   2263c:	str	r0, [fp, #-60]	; 0xffffffc4
   22640:	str	r0, [fp, #-64]	; 0xffffffc0
   22644:	str	r0, [fp, #-68]	; 0xffffffbc
   22648:	str	r0, [fp, #-88]	; 0xffffffa8
   2264c:	str	r0, [fp, #-92]	; 0xffffffa4
   22650:	str	r0, [fp, #-96]	; 0xffffffa0
   22654:	str	r0, [fp, #-100]	; 0xffffff9c
   22658:	str	r0, [fp, #-104]	; 0xffffff98
   2265c:	movw	r0, #0
   22660:	strb	r0, [fp, #-105]	; 0xffffff97
   22664:	movw	r0, #1
   22668:	strb	r0, [fp, #-117]	; 0xffffff8b
   2266c:	movw	r0, #32
   22670:	movw	r1, #1
   22674:	str	ip, [sp, #84]	; 0x54
   22678:	bl	389ec <ftello64@plt+0x27124>
   2267c:	str	r0, [fp, #-80]	; 0xffffffb0
   22680:	movw	r0, #40	; 0x28
   22684:	movw	r1, #1
   22688:	bl	389ec <ftello64@plt+0x27124>
   2268c:	str	r0, [fp, #-84]	; 0xffffffac
   22690:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22694:	movw	r1, #0
   22698:	cmp	r0, r1
   2269c:	movw	r0, #1
   226a0:	str	r0, [sp, #80]	; 0x50
   226a4:	beq	226c0 <ftello64@plt+0x10df8>
   226a8:	ldr	r0, [fp, #-84]	; 0xffffffac
   226ac:	movw	r1, #0
   226b0:	cmp	r0, r1
   226b4:	movw	r0, #0
   226b8:	moveq	r0, #1
   226bc:	str	r0, [sp, #80]	; 0x50
   226c0:	ldr	r0, [sp, #80]	; 0x50
   226c4:	tst	r0, #1
   226c8:	beq	226f4 <ftello64@plt+0x10e2c>
   226cc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   226d0:	bl	17178 <ftello64@plt+0x58b0>
   226d4:	ldr	r0, [fp, #-84]	; 0xffffffac
   226d8:	bl	17178 <ftello64@plt+0x58b0>
   226dc:	ldr	r0, [fp, #8]
   226e0:	movw	lr, #12
   226e4:	str	lr, [r0]
   226e8:	movw	r0, #0
   226ec:	str	r0, [fp, #-28]	; 0xffffffe4
   226f0:	b	22f30 <ftello64@plt+0x11668>
   226f4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   226f8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   226fc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   22700:	bl	23a7c <ftello64@plt+0x121b4>
   22704:	str	r0, [fp, #-116]	; 0xffffff8c
   22708:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2270c:	ldr	r0, [r0, #4]
   22710:	and	r0, r0, #255	; 0xff
   22714:	cmp	r0, #2
   22718:	bne	2272c <ftello64@plt+0x10e64>
   2271c:	ldr	r0, [fp, #8]
   22720:	movw	r1, #2
   22724:	str	r1, [r0]
   22728:	b	22f18 <ftello64@plt+0x11650>
   2272c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22730:	ldr	r0, [r0, #4]
   22734:	and	r0, r0, #255	; 0xff
   22738:	cmp	r0, #25
   2273c:	bne	227c8 <ftello64@plt+0x10f00>
   22740:	ldr	r0, [fp, #-84]	; 0xffffffac
   22744:	ldrb	r1, [r0, #16]
   22748:	bic	r1, r1, #1
   2274c:	movw	r2, #1
   22750:	orr	r1, r1, r2
   22754:	strb	r1, [r0, #16]
   22758:	strb	r2, [fp, #-105]	; 0xffffff97
   2275c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22760:	and	r0, r0, #256	; 0x100
   22764:	cmp	r0, #0
   22768:	beq	22778 <ftello64@plt+0x10eb0>
   2276c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22770:	movw	r1, #10
   22774:	bl	23dec <ftello64@plt+0x12524>
   22778:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2277c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   22780:	ldr	r2, [r1, #40]	; 0x28
   22784:	add	r0, r2, r0
   22788:	str	r0, [r1, #40]	; 0x28
   2278c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22790:	ldr	r1, [fp, #-32]	; 0xffffffe0
   22794:	ldr	r2, [fp, #-44]	; 0xffffffd4
   22798:	bl	23a7c <ftello64@plt+0x121b4>
   2279c:	str	r0, [fp, #-116]	; 0xffffff8c
   227a0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   227a4:	ldr	r0, [r0, #4]
   227a8:	and	r0, r0, #255	; 0xff
   227ac:	cmp	r0, #2
   227b0:	bne	227c4 <ftello64@plt+0x10efc>
   227b4:	ldr	r0, [fp, #8]
   227b8:	movw	r1, #2
   227bc:	str	r1, [r0]
   227c0:	b	22f18 <ftello64@plt+0x11650>
   227c4:	b	227c8 <ftello64@plt+0x10f00>
   227c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   227cc:	ldr	r0, [r0, #4]
   227d0:	and	r0, r0, #255	; 0xff
   227d4:	cmp	r0, #21
   227d8:	bne	227f4 <ftello64@plt+0x10f2c>
   227dc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   227e0:	ldr	r1, [r0, #4]
   227e4:	mvn	r2, #255	; 0xff
   227e8:	and	r1, r1, r2
   227ec:	orr	r1, r1, #1
   227f0:	str	r1, [r0, #4]
   227f4:	b	227f8 <ftello64@plt+0x10f30>
   227f8:	add	r0, sp, #152	; 0x98
   227fc:	movw	r1, #0
   22800:	str	r1, [sp, #112]	; 0x70
   22804:	movw	r1, #0
   22808:	strb	r1, [sp, #111]	; 0x6f
   2280c:	str	r0, [fp, #-124]	; 0xffffff84
   22810:	movw	r0, #3
   22814:	str	r0, [fp, #-128]	; 0xffffff80
   22818:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2281c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   22820:	ldr	r3, [fp, #-116]	; 0xffffff8c
   22824:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22828:	ldr	ip, [fp, #-44]	; 0xffffffd4
   2282c:	ldrb	lr, [fp, #-117]	; 0xffffff8b
   22830:	sub	r4, fp, #128	; 0x80
   22834:	str	r0, [sp, #76]	; 0x4c
   22838:	mov	r0, r4
   2283c:	ldr	r4, [sp, #76]	; 0x4c
   22840:	str	r4, [sp]
   22844:	str	ip, [sp, #4]
   22848:	and	ip, lr, #1
   2284c:	str	ip, [sp, #8]
   22850:	bl	23e34 <ftello64@plt+0x1256c>
   22854:	str	r0, [sp, #116]	; 0x74
   22858:	ldr	r0, [sp, #116]	; 0x74
   2285c:	cmp	r0, #0
   22860:	beq	22874 <ftello64@plt+0x10fac>
   22864:	ldr	r0, [sp, #116]	; 0x74
   22868:	ldr	r1, [fp, #8]
   2286c:	str	r0, [r1]
   22870:	b	22f18 <ftello64@plt+0x11650>
   22874:	movw	r0, #0
   22878:	strb	r0, [fp, #-117]	; 0xffffff8b
   2287c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22880:	ldr	r1, [fp, #-32]	; 0xffffffe0
   22884:	ldr	r2, [fp, #-44]	; 0xffffffd4
   22888:	bl	23a7c <ftello64@plt+0x121b4>
   2288c:	str	r0, [fp, #-116]	; 0xffffff8c
   22890:	ldr	r0, [fp, #-128]	; 0xffffff80
   22894:	cmp	r0, #4
   22898:	beq	22980 <ftello64@plt+0x110b8>
   2289c:	ldr	r0, [fp, #-128]	; 0xffffff80
   228a0:	cmp	r0, #2
   228a4:	beq	22980 <ftello64@plt+0x110b8>
   228a8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   228ac:	ldr	r0, [r0, #4]
   228b0:	and	r0, r0, #255	; 0xff
   228b4:	cmp	r0, #2
   228b8:	bne	228cc <ftello64@plt+0x11004>
   228bc:	ldr	r0, [fp, #8]
   228c0:	movw	r1, #7
   228c4:	str	r1, [r0]
   228c8:	b	22f18 <ftello64@plt+0x11650>
   228cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   228d0:	ldr	r0, [r0, #4]
   228d4:	and	r0, r0, #255	; 0xff
   228d8:	cmp	r0, #22
   228dc:	bne	2297c <ftello64@plt+0x110b4>
   228e0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   228e4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   228e8:	ldr	r2, [r1, #40]	; 0x28
   228ec:	add	r0, r2, r0
   228f0:	str	r0, [r1, #40]	; 0x28
   228f4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   228f8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   228fc:	add	r0, sp, #100	; 0x64
   22900:	bl	23a7c <ftello64@plt+0x121b4>
   22904:	str	r0, [sp, #112]	; 0x70
   22908:	ldr	r0, [sp, #104]	; 0x68
   2290c:	and	r0, r0, #255	; 0xff
   22910:	cmp	r0, #2
   22914:	bne	22928 <ftello64@plt+0x11060>
   22918:	ldr	r0, [fp, #8]
   2291c:	movw	r1, #7
   22920:	str	r1, [r0]
   22924:	b	22f18 <ftello64@plt+0x11650>
   22928:	ldr	r0, [sp, #104]	; 0x68
   2292c:	and	r0, r0, #255	; 0xff
   22930:	cmp	r0, #21
   22934:	bne	22970 <ftello64@plt+0x110a8>
   22938:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2293c:	movw	r1, #0
   22940:	sub	r0, r1, r0
   22944:	ldr	r1, [fp, #-32]	; 0xffffffe0
   22948:	ldr	r2, [r1, #40]	; 0x28
   2294c:	add	r0, r2, r0
   22950:	str	r0, [r1, #40]	; 0x28
   22954:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22958:	ldr	r1, [r0, #4]
   2295c:	mvn	r2, #255	; 0xff
   22960:	and	r1, r1, r2
   22964:	orr	r1, r1, #1
   22968:	str	r1, [r0, #4]
   2296c:	b	22978 <ftello64@plt+0x110b0>
   22970:	movw	r0, #1
   22974:	strb	r0, [sp, #111]	; 0x6f
   22978:	b	2297c <ftello64@plt+0x110b4>
   2297c:	b	22980 <ftello64@plt+0x110b8>
   22980:	ldrb	r0, [sp, #111]	; 0x6f
   22984:	and	r0, r0, #1
   22988:	cmp	r0, #1
   2298c:	bne	22ab0 <ftello64@plt+0x111e8>
   22990:	add	r0, sp, #120	; 0x78
   22994:	str	r0, [fp, #-132]	; 0xffffff7c
   22998:	movw	r0, #3
   2299c:	str	r0, [fp, #-136]	; 0xffffff78
   229a0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   229a4:	ldr	r3, [sp, #112]	; 0x70
   229a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   229ac:	ldr	r2, [fp, #-44]	; 0xffffffd4
   229b0:	sub	ip, fp, #136	; 0x88
   229b4:	str	r0, [sp, #72]	; 0x48
   229b8:	mov	r0, ip
   229bc:	add	ip, sp, #100	; 0x64
   229c0:	str	r2, [sp, #68]	; 0x44
   229c4:	mov	r2, ip
   229c8:	ldr	ip, [sp, #72]	; 0x48
   229cc:	str	ip, [sp]
   229d0:	ldr	lr, [sp, #68]	; 0x44
   229d4:	str	lr, [sp, #4]
   229d8:	movw	r4, #1
   229dc:	and	r4, r4, #1
   229e0:	str	r4, [sp, #8]
   229e4:	bl	23e34 <ftello64@plt+0x1256c>
   229e8:	str	r0, [sp, #116]	; 0x74
   229ec:	ldr	r0, [sp, #116]	; 0x74
   229f0:	cmp	r0, #0
   229f4:	beq	22a08 <ftello64@plt+0x11140>
   229f8:	ldr	r0, [sp, #116]	; 0x74
   229fc:	ldr	r1, [fp, #8]
   22a00:	str	r0, [r1]
   22a04:	b	22f18 <ftello64@plt+0x11650>
   22a08:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22a0c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   22a10:	ldr	r2, [fp, #-44]	; 0xffffffd4
   22a14:	bl	23a7c <ftello64@plt+0x121b4>
   22a18:	str	r0, [fp, #-116]	; 0xffffff8c
   22a1c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22a20:	ldr	r1, [fp, #-84]	; 0xffffffac
   22a24:	ldr	r2, [fp, #-36]	; 0xffffffdc
   22a28:	ldr	lr, [fp, #-44]	; 0xffffffd4
   22a2c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   22a30:	ldr	ip, [fp, #-48]	; 0xffffffd0
   22a34:	ldr	r4, [fp, #-52]	; 0xffffffcc
   22a38:	ldr	r5, [fp, #-60]	; 0xffffffc4
   22a3c:	ldr	r6, [fp, #-64]	; 0xffffffc0
   22a40:	ldr	r7, [fp, #-68]	; 0xffffffbc
   22a44:	sub	r8, fp, #92	; 0x5c
   22a48:	str	r2, [sp, #64]	; 0x40
   22a4c:	mov	r2, r8
   22a50:	sub	r8, fp, #128	; 0x80
   22a54:	str	r3, [sp, #60]	; 0x3c
   22a58:	mov	r3, r8
   22a5c:	sub	r8, fp, #136	; 0x88
   22a60:	str	r8, [sp]
   22a64:	ldr	r8, [sp, #64]	; 0x40
   22a68:	str	r8, [sp, #4]
   22a6c:	str	lr, [sp, #8]
   22a70:	ldr	lr, [sp, #60]	; 0x3c
   22a74:	str	lr, [sp, #12]
   22a78:	str	ip, [sp, #16]
   22a7c:	str	r4, [sp, #20]
   22a80:	str	r5, [sp, #24]
   22a84:	str	r6, [sp, #28]
   22a88:	str	r7, [sp, #32]
   22a8c:	bl	23fb8 <ftello64@plt+0x126f0>
   22a90:	ldr	r1, [fp, #8]
   22a94:	str	r0, [r1]
   22a98:	ldr	r0, [fp, #8]
   22a9c:	ldr	r0, [r0]
   22aa0:	cmp	r0, #0
   22aa4:	beq	22aac <ftello64@plt+0x111e4>
   22aa8:	b	22f18 <ftello64@plt+0x11650>
   22aac:	b	22c64 <ftello64@plt+0x1139c>
   22ab0:	ldr	r0, [fp, #-128]	; 0xffffff80
   22ab4:	cmp	r0, #4
   22ab8:	str	r0, [sp, #56]	; 0x38
   22abc:	bhi	22c60 <ftello64@plt+0x11398>
   22ac0:	add	r0, pc, #8
   22ac4:	ldr	r1, [sp, #56]	; 0x38
   22ac8:	ldr	r0, [r0, r1, lsl #2]
   22acc:	mov	pc, r0
   22ad0:	andeq	r2, r2, r4, ror #21
   22ad4:	strdeq	r2, [r2], -r4
   22ad8:	andeq	r2, r2, r8, ror fp
   22adc:	andeq	r2, r2, ip, lsr #23
   22ae0:	andeq	r2, r2, ip, lsl #24
   22ae4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22ae8:	ldrb	r1, [fp, #-124]	; 0xffffff84
   22aec:	bl	23dec <ftello64@plt+0x12524>
   22af0:	b	22c60 <ftello64@plt+0x11398>
   22af4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   22af8:	ldr	r1, [fp, #-84]	; 0xffffffac
   22afc:	ldr	r1, [r1, #20]
   22b00:	cmp	r0, r1
   22b04:	bne	22b54 <ftello64@plt+0x1128c>
   22b08:	ldr	r0, [fp, #-84]	; 0xffffffac
   22b0c:	ldr	r0, [r0, #20]
   22b10:	mov	r1, #1
   22b14:	orr	r0, r1, r0, lsl #1
   22b18:	str	r0, [fp, #-96]	; 0xffffffa0
   22b1c:	ldr	r0, [fp, #-84]	; 0xffffffac
   22b20:	ldr	r0, [r0]
   22b24:	ldr	r1, [fp, #-96]	; 0xffffffa0
   22b28:	lsl	r1, r1, #2
   22b2c:	bl	38af8 <ftello64@plt+0x27230>
   22b30:	str	r0, [sp, #96]	; 0x60
   22b34:	ldr	r0, [sp, #96]	; 0x60
   22b38:	movw	r1, #0
   22b3c:	cmp	r0, r1
   22b40:	bne	22b48 <ftello64@plt+0x11280>
   22b44:	b	22f0c <ftello64@plt+0x11644>
   22b48:	ldr	r0, [sp, #96]	; 0x60
   22b4c:	ldr	r1, [fp, #-84]	; 0xffffffac
   22b50:	str	r0, [r1]
   22b54:	ldr	r0, [fp, #-124]	; 0xffffff84
   22b58:	ldr	r1, [fp, #-84]	; 0xffffffac
   22b5c:	ldr	r2, [r1]
   22b60:	ldr	r3, [r1, #20]
   22b64:	add	ip, r3, #1
   22b68:	str	ip, [r1, #20]
   22b6c:	add	r1, r2, r3, lsl #2
   22b70:	str	r0, [r1]
   22b74:	b	22c60 <ftello64@plt+0x11398>
   22b78:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22b7c:	ldr	r1, [fp, #-84]	; 0xffffffac
   22b80:	ldr	r3, [fp, #-124]	; 0xffffff84
   22b84:	sub	r2, fp, #100	; 0x64
   22b88:	bl	24460 <ftello64@plt+0x12b98>
   22b8c:	ldr	r1, [fp, #8]
   22b90:	str	r0, [r1]
   22b94:	ldr	r0, [fp, #8]
   22b98:	ldr	r0, [r0]
   22b9c:	cmp	r0, #0
   22ba0:	beq	22ba8 <ftello64@plt+0x112e0>
   22ba4:	b	22f18 <ftello64@plt+0x11650>
   22ba8:	b	22c60 <ftello64@plt+0x11398>
   22bac:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22bb0:	ldr	r1, [fp, #-84]	; 0xffffffac
   22bb4:	ldr	r3, [fp, #-124]	; 0xffffff84
   22bb8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   22bbc:	ldr	ip, [fp, #-60]	; 0xffffffc4
   22bc0:	ldr	lr, [fp, #-64]	; 0xffffffc0
   22bc4:	ldr	r4, [fp, #-68]	; 0xffffffbc
   22bc8:	sub	r5, fp, #88	; 0x58
   22bcc:	str	r2, [sp, #52]	; 0x34
   22bd0:	mov	r2, r5
   22bd4:	ldr	r5, [sp, #52]	; 0x34
   22bd8:	str	r5, [sp]
   22bdc:	str	ip, [sp, #4]
   22be0:	str	lr, [sp, #8]
   22be4:	str	r4, [sp, #12]
   22be8:	bl	244bc <ftello64@plt+0x12bf4>
   22bec:	ldr	r1, [fp, #8]
   22bf0:	str	r0, [r1]
   22bf4:	ldr	r0, [fp, #8]
   22bf8:	ldr	r0, [r0]
   22bfc:	cmp	r0, #0
   22c00:	beq	22c08 <ftello64@plt+0x11340>
   22c04:	b	22f18 <ftello64@plt+0x11650>
   22c08:	b	22c60 <ftello64@plt+0x11398>
   22c0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   22c10:	ldr	r0, [r0, #64]	; 0x40
   22c14:	ldr	r1, [fp, #-80]	; 0xffffffb0
   22c18:	ldr	r2, [fp, #-84]	; 0xffffffac
   22c1c:	ldr	r3, [fp, #-124]	; 0xffffff84
   22c20:	ldr	ip, [fp, #-44]	; 0xffffffd4
   22c24:	sub	lr, fp, #104	; 0x68
   22c28:	str	r3, [sp, #48]	; 0x30
   22c2c:	mov	r3, lr
   22c30:	ldr	lr, [sp, #48]	; 0x30
   22c34:	str	lr, [sp]
   22c38:	str	ip, [sp, #4]
   22c3c:	bl	24540 <ftello64@plt+0x12c78>
   22c40:	ldr	r1, [fp, #8]
   22c44:	str	r0, [r1]
   22c48:	ldr	r0, [fp, #8]
   22c4c:	ldr	r0, [r0]
   22c50:	cmp	r0, #0
   22c54:	beq	22c5c <ftello64@plt+0x11394>
   22c58:	b	22f18 <ftello64@plt+0x11650>
   22c5c:	b	22c60 <ftello64@plt+0x11398>
   22c60:	b	22c64 <ftello64@plt+0x1139c>
   22c64:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22c68:	ldr	r0, [r0, #4]
   22c6c:	and	r0, r0, #255	; 0xff
   22c70:	cmp	r0, #2
   22c74:	bne	22c88 <ftello64@plt+0x113c0>
   22c78:	ldr	r0, [fp, #8]
   22c7c:	movw	r1, #7
   22c80:	str	r1, [r0]
   22c84:	b	22f18 <ftello64@plt+0x11650>
   22c88:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22c8c:	ldr	r0, [r0, #4]
   22c90:	and	r0, r0, #255	; 0xff
   22c94:	cmp	r0, #21
   22c98:	bne	22ca0 <ftello64@plt+0x113d8>
   22c9c:	b	22ca4 <ftello64@plt+0x113dc>
   22ca0:	b	227f8 <ftello64@plt+0x10f30>
   22ca4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   22ca8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   22cac:	ldr	r2, [r1, #40]	; 0x28
   22cb0:	add	r0, r2, r0
   22cb4:	str	r0, [r1, #40]	; 0x28
   22cb8:	ldrb	r0, [fp, #-105]	; 0xffffff97
   22cbc:	tst	r0, #1
   22cc0:	beq	22ccc <ftello64@plt+0x11404>
   22cc4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22cc8:	bl	251e8 <ftello64@plt+0x13920>
   22ccc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22cd0:	ldr	r0, [r0, #92]	; 0x5c
   22cd4:	cmp	r0, #1
   22cd8:	ble	22cec <ftello64@plt+0x11424>
   22cdc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22ce0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   22ce4:	ldr	r1, [r1, #60]	; 0x3c
   22ce8:	bl	25230 <ftello64@plt+0x13968>
   22cec:	ldr	r0, [fp, #-84]	; 0xffffffac
   22cf0:	ldr	r0, [r0, #20]
   22cf4:	cmp	r0, #0
   22cf8:	bne	22d64 <ftello64@plt+0x1149c>
   22cfc:	ldr	r0, [fp, #-84]	; 0xffffffac
   22d00:	ldr	r0, [r0, #24]
   22d04:	cmp	r0, #0
   22d08:	bne	22d64 <ftello64@plt+0x1149c>
   22d0c:	ldr	r0, [fp, #-84]	; 0xffffffac
   22d10:	ldr	r0, [r0, #28]
   22d14:	cmp	r0, #0
   22d18:	bne	22d64 <ftello64@plt+0x1149c>
   22d1c:	ldr	r0, [fp, #-84]	; 0xffffffac
   22d20:	ldr	r0, [r0, #32]
   22d24:	cmp	r0, #0
   22d28:	bne	22d64 <ftello64@plt+0x1149c>
   22d2c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22d30:	ldr	r0, [r0, #92]	; 0x5c
   22d34:	cmp	r0, #1
   22d38:	ble	22ea8 <ftello64@plt+0x115e0>
   22d3c:	ldr	r0, [fp, #-84]	; 0xffffffac
   22d40:	ldr	r0, [r0, #36]	; 0x24
   22d44:	cmp	r0, #0
   22d48:	bne	22d64 <ftello64@plt+0x1149c>
   22d4c:	ldr	r0, [fp, #-84]	; 0xffffffac
   22d50:	ldrb	r0, [r0, #16]
   22d54:	and	r0, r0, #1
   22d58:	and	r0, r0, #255	; 0xff
   22d5c:	cmp	r0, #0
   22d60:	beq	22ea8 <ftello64@plt+0x115e0>
   22d64:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22d68:	ldrb	r1, [r0, #88]	; 0x58
   22d6c:	bic	r1, r1, #2
   22d70:	movw	r2, #2
   22d74:	orr	r1, r1, r2
   22d78:	strb	r1, [r0, #88]	; 0x58
   22d7c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   22d80:	mvn	r1, #255	; 0xff
   22d84:	and	r0, r0, r1
   22d88:	orr	r0, r0, #6
   22d8c:	str	r0, [fp, #-72]	; 0xffffffb8
   22d90:	ldr	r0, [fp, #-84]	; 0xffffffac
   22d94:	str	r0, [fp, #-76]	; 0xffffffb4
   22d98:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22d9c:	movw	r1, #0
   22da0:	str	r1, [sp, #44]	; 0x2c
   22da4:	ldr	r2, [sp, #44]	; 0x2c
   22da8:	sub	r3, fp, #76	; 0x4c
   22dac:	bl	222e4 <ftello64@plt+0x10a1c>
   22db0:	str	r0, [sp, #92]	; 0x5c
   22db4:	ldr	r0, [sp, #92]	; 0x5c
   22db8:	movw	r1, #0
   22dbc:	cmp	r0, r1
   22dc0:	bne	22dc8 <ftello64@plt+0x11500>
   22dc4:	b	22f0c <ftello64@plt+0x11644>
   22dc8:	movw	r0, #0
   22dcc:	str	r0, [sp, #88]	; 0x58
   22dd0:	ldr	r0, [sp, #88]	; 0x58
   22dd4:	cmp	r0, #8
   22dd8:	bge	22e0c <ftello64@plt+0x11544>
   22ddc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22de0:	ldr	r1, [sp, #88]	; 0x58
   22de4:	add	r0, r0, r1, lsl #2
   22de8:	ldr	r0, [r0]
   22dec:	cmp	r0, #0
   22df0:	beq	22df8 <ftello64@plt+0x11530>
   22df4:	b	22e0c <ftello64@plt+0x11544>
   22df8:	b	22dfc <ftello64@plt+0x11534>
   22dfc:	ldr	r0, [sp, #88]	; 0x58
   22e00:	add	r0, r0, #1
   22e04:	str	r0, [sp, #88]	; 0x58
   22e08:	b	22dd0 <ftello64@plt+0x11508>
   22e0c:	ldr	r0, [sp, #88]	; 0x58
   22e10:	cmp	r0, #8
   22e14:	bge	22e94 <ftello64@plt+0x115cc>
   22e18:	ldr	r0, [fp, #-72]	; 0xffffffb8
   22e1c:	mvn	r1, #255	; 0xff
   22e20:	and	r0, r0, r1
   22e24:	orr	r0, r0, #3
   22e28:	str	r0, [fp, #-72]	; 0xffffffb8
   22e2c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22e30:	str	r0, [fp, #-76]	; 0xffffffb4
   22e34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22e38:	movw	r1, #0
   22e3c:	str	r1, [sp, #40]	; 0x28
   22e40:	ldr	r2, [sp, #40]	; 0x28
   22e44:	sub	r3, fp, #76	; 0x4c
   22e48:	bl	222e4 <ftello64@plt+0x10a1c>
   22e4c:	str	r0, [fp, #-112]	; 0xffffff90
   22e50:	ldr	r0, [fp, #-112]	; 0xffffff90
   22e54:	movw	r1, #0
   22e58:	cmp	r0, r1
   22e5c:	bne	22e64 <ftello64@plt+0x1159c>
   22e60:	b	22f0c <ftello64@plt+0x11644>
   22e64:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22e68:	ldr	r1, [fp, #-112]	; 0xffffff90
   22e6c:	ldr	r2, [sp, #92]	; 0x5c
   22e70:	movw	r3, #10
   22e74:	bl	20254 <ftello64@plt+0xe98c>
   22e78:	str	r0, [fp, #-112]	; 0xffffff90
   22e7c:	ldr	r0, [fp, #-112]	; 0xffffff90
   22e80:	movw	r1, #0
   22e84:	cmp	r0, r1
   22e88:	bne	22e90 <ftello64@plt+0x115c8>
   22e8c:	b	22f0c <ftello64@plt+0x11644>
   22e90:	b	22ea4 <ftello64@plt+0x115dc>
   22e94:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22e98:	bl	17178 <ftello64@plt+0x58b0>
   22e9c:	ldr	r0, [sp, #92]	; 0x5c
   22ea0:	str	r0, [fp, #-112]	; 0xffffff90
   22ea4:	b	22f00 <ftello64@plt+0x11638>
   22ea8:	ldr	r0, [fp, #-84]	; 0xffffffac
   22eac:	bl	1d87c <ftello64@plt+0xbfb4>
   22eb0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   22eb4:	mvn	lr, #255	; 0xff
   22eb8:	and	r0, r0, lr
   22ebc:	orr	r0, r0, #3
   22ec0:	str	r0, [fp, #-72]	; 0xffffffb8
   22ec4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22ec8:	str	r0, [fp, #-76]	; 0xffffffb4
   22ecc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22ed0:	movw	lr, #0
   22ed4:	mov	r1, lr
   22ed8:	mov	r2, lr
   22edc:	sub	r3, fp, #76	; 0x4c
   22ee0:	bl	222e4 <ftello64@plt+0x10a1c>
   22ee4:	str	r0, [fp, #-112]	; 0xffffff90
   22ee8:	ldr	r0, [fp, #-112]	; 0xffffff90
   22eec:	movw	r1, #0
   22ef0:	cmp	r0, r1
   22ef4:	bne	22efc <ftello64@plt+0x11634>
   22ef8:	b	22f0c <ftello64@plt+0x11644>
   22efc:	b	22f00 <ftello64@plt+0x11638>
   22f00:	ldr	r0, [fp, #-112]	; 0xffffff90
   22f04:	str	r0, [fp, #-28]	; 0xffffffe4
   22f08:	b	22f30 <ftello64@plt+0x11668>
   22f0c:	ldr	r0, [fp, #8]
   22f10:	movw	r1, #12
   22f14:	str	r1, [r0]
   22f18:	ldr	r0, [fp, #-80]	; 0xffffffb0
   22f1c:	bl	17178 <ftello64@plt+0x58b0>
   22f20:	ldr	r0, [fp, #-84]	; 0xffffffac
   22f24:	bl	1d87c <ftello64@plt+0xbfb4>
   22f28:	movw	r0, #0
   22f2c:	str	r0, [fp, #-28]	; 0xffffffe4
   22f30:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22f34:	sub	sp, fp, #24
   22f38:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22f3c:	push	{fp, lr}
   22f40:	mov	fp, sp
   22f44:	sub	sp, sp, #32
   22f48:	str	r0, [fp, #-4]
   22f4c:	mov	r0, #0
   22f50:	str	r0, [fp, #-8]
   22f54:	str	r0, [sp, #16]
   22f58:	ldr	r0, [fp, #-4]
   22f5c:	ldrb	r1, [r0, #88]	; 0x58
   22f60:	orr	r1, r1, #16
   22f64:	strb	r1, [r0, #88]	; 0x58
   22f68:	ldr	r0, [fp, #-4]
   22f6c:	ldrb	r0, [r0, #88]	; 0x58
   22f70:	ubfx	r0, r0, #3, #1
   22f74:	and	r0, r0, #255	; 0xff
   22f78:	cmp	r0, #0
   22f7c:	bne	23034 <ftello64@plt+0x1176c>
   22f80:	mov	r0, #0
   22f84:	str	r0, [sp, #12]
   22f88:	movw	r0, #0
   22f8c:	movt	r0, #1023	; 0x3ff
   22f90:	str	r0, [sp, #8]
   22f94:	mvn	r0, #2013265921	; 0x78000001
   22f98:	str	r0, [sp, #4]
   22f9c:	mvn	r0, #-134217727	; 0xf8000001
   22fa0:	str	r0, [sp]
   22fa4:	ldr	r0, [sp, #12]
   22fa8:	ldr	r1, [fp, #-4]
   22fac:	str	r0, [r1, #96]	; 0x60
   22fb0:	ldr	r0, [sp, #8]
   22fb4:	ldr	r1, [fp, #-4]
   22fb8:	str	r0, [r1, #100]	; 0x64
   22fbc:	ldr	r0, [sp, #4]
   22fc0:	ldr	r1, [fp, #-4]
   22fc4:	str	r0, [r1, #104]	; 0x68
   22fc8:	ldr	r0, [sp]
   22fcc:	ldr	r1, [fp, #-4]
   22fd0:	str	r0, [r1, #108]	; 0x6c
   22fd4:	mov	r0, #4
   22fd8:	str	r0, [fp, #-8]
   22fdc:	mov	r0, #128	; 0x80
   22fe0:	str	r0, [sp, #16]
   22fe4:	ldr	r0, [fp, #-4]
   22fe8:	ldrb	r0, [r0, #88]	; 0x58
   22fec:	ubfx	r0, r0, #2, #1
   22ff0:	and	r0, r0, #255	; 0xff
   22ff4:	cmp	r0, #0
   22ff8:	beq	23030 <ftello64@plt+0x11768>
   22ffc:	ldr	r0, [fp, #-4]
   23000:	add	r0, r0, #96	; 0x60
   23004:	ldr	r1, [fp, #-8]
   23008:	add	r0, r0, r1, lsl #2
   2300c:	ldr	r1, [sp, #16]
   23010:	movw	r2, #256	; 0x100
   23014:	sub	r1, r2, r1
   23018:	movw	r2, #8
   2301c:	sdiv	r2, r1, r2
   23020:	movw	r1, #0
   23024:	and	r1, r1, #255	; 0xff
   23028:	bl	11790 <memset@plt>
   2302c:	b	230e4 <ftello64@plt+0x1181c>
   23030:	b	23034 <ftello64@plt+0x1176c>
   23034:	b	23038 <ftello64@plt+0x11770>
   23038:	b	2303c <ftello64@plt+0x11774>
   2303c:	ldr	r0, [fp, #-8]
   23040:	cmp	r0, #8
   23044:	bge	230e4 <ftello64@plt+0x1181c>
   23048:	movw	r0, #0
   2304c:	str	r0, [fp, #-12]
   23050:	ldr	r0, [fp, #-12]
   23054:	cmp	r0, #32
   23058:	bge	230d0 <ftello64@plt+0x11808>
   2305c:	bl	1170c <__ctype_b_loc@plt>
   23060:	ldr	r0, [r0]
   23064:	ldr	lr, [sp, #16]
   23068:	add	r0, r0, lr, lsl #1
   2306c:	ldrh	r0, [r0]
   23070:	and	r0, r0, #8
   23074:	cmp	r0, #0
   23078:	bne	23088 <ftello64@plt+0x117c0>
   2307c:	ldr	r0, [sp, #16]
   23080:	cmp	r0, #95	; 0x5f
   23084:	bne	230b0 <ftello64@plt+0x117e8>
   23088:	ldr	r0, [fp, #-12]
   2308c:	mov	r1, #1
   23090:	lsl	r0, r1, r0
   23094:	ldr	r1, [fp, #-4]
   23098:	add	r1, r1, #96	; 0x60
   2309c:	ldr	r2, [fp, #-8]
   230a0:	add	r1, r1, r2, lsl #2
   230a4:	ldr	r2, [r1]
   230a8:	orr	r0, r2, r0
   230ac:	str	r0, [r1]
   230b0:	b	230b4 <ftello64@plt+0x117ec>
   230b4:	ldr	r0, [fp, #-12]
   230b8:	add	r0, r0, #1
   230bc:	str	r0, [fp, #-12]
   230c0:	ldr	r0, [sp, #16]
   230c4:	add	r0, r0, #1
   230c8:	str	r0, [sp, #16]
   230cc:	b	23050 <ftello64@plt+0x11788>
   230d0:	b	230d4 <ftello64@plt+0x1180c>
   230d4:	ldr	r0, [fp, #-8]
   230d8:	add	r0, r0, #1
   230dc:	str	r0, [fp, #-8]
   230e0:	b	2303c <ftello64@plt+0x11774>
   230e4:	mov	sp, fp
   230e8:	pop	{fp, pc}
   230ec:	push	{fp, lr}
   230f0:	mov	fp, sp
   230f4:	sub	sp, sp, #80	; 0x50
   230f8:	ldr	ip, [fp, #12]
   230fc:	ldr	lr, [fp, #8]
   23100:	str	r0, [fp, #-8]
   23104:	str	r1, [fp, #-12]
   23108:	str	r2, [fp, #-16]
   2310c:	str	r3, [fp, #-20]	; 0xffffffec
   23110:	and	r0, lr, #1
   23114:	strb	r0, [fp, #-21]	; 0xffffffeb
   23118:	movw	r0, #0
   2311c:	str	r0, [fp, #-36]	; 0xffffffdc
   23120:	movw	r0, #32
   23124:	movw	r1, #1
   23128:	str	ip, [sp, #20]
   2312c:	bl	389ec <ftello64@plt+0x27124>
   23130:	str	r0, [fp, #-28]	; 0xffffffe4
   23134:	ldr	r0, [fp, #-28]	; 0xffffffe4
   23138:	movw	r1, #0
   2313c:	cmp	r0, r1
   23140:	bne	2315c <ftello64@plt+0x11894>
   23144:	ldr	r0, [fp, #12]
   23148:	movw	r1, #12
   2314c:	str	r1, [r0]
   23150:	movw	r0, #0
   23154:	str	r0, [fp, #-4]
   23158:	b	23410 <ftello64@plt+0x11b48>
   2315c:	movw	r0, #40	; 0x28
   23160:	movw	r1, #1
   23164:	bl	389ec <ftello64@plt+0x27124>
   23168:	str	r0, [fp, #-32]	; 0xffffffe0
   2316c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23170:	movw	r1, #0
   23174:	cmp	r0, r1
   23178:	bne	2319c <ftello64@plt+0x118d4>
   2317c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   23180:	bl	17178 <ftello64@plt+0x58b0>
   23184:	ldr	r0, [fp, #12]
   23188:	movw	lr, #12
   2318c:	str	lr, [r0]
   23190:	movw	r0, #0
   23194:	str	r0, [fp, #-4]
   23198:	b	23410 <ftello64@plt+0x11b48>
   2319c:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   231a0:	and	r0, r0, #1
   231a4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   231a8:	ldrb	r2, [r1, #16]
   231ac:	bic	r2, r2, #1
   231b0:	orr	r0, r2, r0
   231b4:	strb	r0, [r1, #16]
   231b8:	ldr	r0, [fp, #-12]
   231bc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   231c0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   231c4:	ldr	r3, [fp, #-16]
   231c8:	sub	ip, fp, #36	; 0x24
   231cc:	str	r3, [sp, #16]
   231d0:	mov	r3, ip
   231d4:	ldr	ip, [sp, #16]
   231d8:	str	ip, [sp]
   231dc:	movw	lr, #0
   231e0:	str	lr, [sp, #4]
   231e4:	bl	24540 <ftello64@plt+0x12c78>
   231e8:	str	r0, [sp, #40]	; 0x28
   231ec:	ldr	r0, [sp, #40]	; 0x28
   231f0:	cmp	r0, #0
   231f4:	beq	23220 <ftello64@plt+0x11958>
   231f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   231fc:	bl	17178 <ftello64@plt+0x58b0>
   23200:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23204:	bl	1d87c <ftello64@plt+0xbfb4>
   23208:	ldr	r0, [sp, #40]	; 0x28
   2320c:	ldr	lr, [fp, #12]
   23210:	str	r0, [lr]
   23214:	movw	r0, #0
   23218:	str	r0, [fp, #-4]
   2321c:	b	23410 <ftello64@plt+0x11b48>
   23220:	b	23224 <ftello64@plt+0x1195c>
   23224:	ldr	r0, [fp, #-20]	; 0xffffffec
   23228:	ldrsb	r0, [r0]
   2322c:	cmp	r0, #0
   23230:	beq	23254 <ftello64@plt+0x1198c>
   23234:	ldr	r0, [fp, #-28]	; 0xffffffe4
   23238:	ldr	r1, [fp, #-20]	; 0xffffffec
   2323c:	ldrb	r1, [r1]
   23240:	bl	23dec <ftello64@plt+0x12524>
   23244:	ldr	r0, [fp, #-20]	; 0xffffffec
   23248:	add	r0, r0, #1
   2324c:	str	r0, [fp, #-20]	; 0xffffffec
   23250:	b	23224 <ftello64@plt+0x1195c>
   23254:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   23258:	tst	r0, #1
   2325c:	beq	23268 <ftello64@plt+0x119a0>
   23260:	ldr	r0, [fp, #-28]	; 0xffffffe4
   23264:	bl	251e8 <ftello64@plt+0x13920>
   23268:	ldr	r0, [fp, #-8]
   2326c:	ldr	r0, [r0, #92]	; 0x5c
   23270:	cmp	r0, #1
   23274:	ble	23288 <ftello64@plt+0x119c0>
   23278:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2327c:	ldr	r1, [fp, #-8]
   23280:	ldr	r1, [r1, #60]	; 0x3c
   23284:	bl	25230 <ftello64@plt+0x13968>
   23288:	ldr	r0, [pc, #396]	; 2341c <ftello64@plt+0x11b54>
   2328c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   23290:	str	r1, [sp, #28]
   23294:	ldr	r1, [sp, #32]
   23298:	mvn	r2, #255	; 0xff
   2329c:	and	r1, r1, r2
   232a0:	orr	r1, r1, #3
   232a4:	str	r1, [sp, #32]
   232a8:	ldr	r1, [sp, #32]
   232ac:	and	r0, r1, r0
   232b0:	str	r0, [sp, #32]
   232b4:	ldr	r0, [sp, #32]
   232b8:	mvn	r1, #262144	; 0x40000
   232bc:	and	r0, r0, r1
   232c0:	str	r0, [sp, #32]
   232c4:	ldr	r0, [sp, #32]
   232c8:	mvn	r1, #524288	; 0x80000
   232cc:	and	r0, r0, r1
   232d0:	str	r0, [sp, #32]
   232d4:	ldr	r0, [sp, #32]
   232d8:	mvn	r1, #1048576	; 0x100000
   232dc:	and	r0, r0, r1
   232e0:	str	r0, [sp, #32]
   232e4:	ldr	r0, [sp, #32]
   232e8:	mvn	r1, #2097152	; 0x200000
   232ec:	and	r0, r0, r1
   232f0:	str	r0, [sp, #32]
   232f4:	ldr	r0, [sp, #32]
   232f8:	mvn	r1, #4194304	; 0x400000
   232fc:	and	r0, r0, r1
   23300:	str	r0, [sp, #32]
   23304:	ldr	r0, [fp, #-8]
   23308:	movw	r1, #0
   2330c:	str	r1, [sp, #12]
   23310:	ldr	r2, [sp, #12]
   23314:	add	r3, sp, #28
   23318:	bl	222e4 <ftello64@plt+0x10a1c>
   2331c:	str	r0, [sp, #36]	; 0x24
   23320:	ldr	r0, [sp, #36]	; 0x24
   23324:	movw	r1, #0
   23328:	cmp	r0, r1
   2332c:	bne	23334 <ftello64@plt+0x11a6c>
   23330:	b	233ec <ftello64@plt+0x11b24>
   23334:	ldr	r0, [fp, #-8]
   23338:	ldr	r0, [r0, #92]	; 0x5c
   2333c:	cmp	r0, #1
   23340:	ble	233d4 <ftello64@plt+0x11b0c>
   23344:	mov	r0, #6
   23348:	strb	r0, [sp, #32]
   2334c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23350:	str	r0, [sp, #28]
   23354:	ldr	r0, [fp, #-8]
   23358:	ldrb	r1, [r0, #88]	; 0x58
   2335c:	bic	r1, r1, #2
   23360:	movw	r2, #2
   23364:	orr	r1, r1, r2
   23368:	strb	r1, [r0, #88]	; 0x58
   2336c:	ldr	r0, [fp, #-8]
   23370:	movw	r1, #0
   23374:	str	r1, [sp, #8]
   23378:	ldr	r2, [sp, #8]
   2337c:	add	r3, sp, #28
   23380:	bl	222e4 <ftello64@plt+0x10a1c>
   23384:	str	r0, [sp, #24]
   23388:	ldr	r0, [sp, #24]
   2338c:	movw	r1, #0
   23390:	cmp	r0, r1
   23394:	bne	2339c <ftello64@plt+0x11ad4>
   23398:	b	233ec <ftello64@plt+0x11b24>
   2339c:	ldr	r0, [fp, #-8]
   233a0:	ldr	r1, [sp, #36]	; 0x24
   233a4:	ldr	r2, [sp, #24]
   233a8:	movw	r3, #10
   233ac:	bl	20254 <ftello64@plt+0xe98c>
   233b0:	str	r0, [sp, #36]	; 0x24
   233b4:	ldr	r0, [sp, #24]
   233b8:	movw	r1, #0
   233bc:	cmp	r0, r1
   233c0:	beq	233d0 <ftello64@plt+0x11b08>
   233c4:	ldr	r0, [sp, #36]	; 0x24
   233c8:	str	r0, [fp, #-4]
   233cc:	b	23410 <ftello64@plt+0x11b48>
   233d0:	b	233e8 <ftello64@plt+0x11b20>
   233d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   233d8:	bl	1d87c <ftello64@plt+0xbfb4>
   233dc:	ldr	r0, [sp, #36]	; 0x24
   233e0:	str	r0, [fp, #-4]
   233e4:	b	23410 <ftello64@plt+0x11b48>
   233e8:	b	233ec <ftello64@plt+0x11b24>
   233ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   233f0:	bl	17178 <ftello64@plt+0x58b0>
   233f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   233f8:	bl	1d87c <ftello64@plt+0xbfb4>
   233fc:	ldr	r0, [fp, #12]
   23400:	movw	lr, #12
   23404:	str	lr, [r0]
   23408:	movw	r0, #0
   2340c:	str	r0, [fp, #-4]
   23410:	ldr	r0, [fp, #-4]
   23414:	mov	sp, fp
   23418:	pop	{fp, pc}
   2341c:			; <UNDEFINED> instruction: 0xfffc00ff
   23420:	push	{fp, lr}
   23424:	mov	fp, sp
   23428:	sub	sp, sp, #112	; 0x70
   2342c:	ldr	ip, [fp, #12]
   23430:	ldr	lr, [fp, #8]
   23434:	str	r0, [fp, #-8]
   23438:	str	r1, [fp, #-12]
   2343c:	str	r2, [fp, #-16]
   23440:	str	r3, [fp, #-20]	; 0xffffffec
   23444:	movw	r0, #0
   23448:	str	r0, [fp, #-24]	; 0xffffffe8
   2344c:	str	r0, [fp, #-28]	; 0xffffffe4
   23450:	ldr	r0, [fp, #-12]
   23454:	ldr	r0, [r0, #40]	; 0x28
   23458:	str	r0, [fp, #-44]	; 0xffffffd4
   2345c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23460:	ldr	r1, [r0]
   23464:	str	r1, [fp, #-52]	; 0xffffffcc
   23468:	ldr	r0, [r0, #4]
   2346c:	str	r0, [fp, #-48]	; 0xffffffd0
   23470:	ldr	r0, [fp, #-20]	; 0xffffffec
   23474:	ldr	r0, [r0, #4]
   23478:	and	r0, r0, #255	; 0xff
   2347c:	cmp	r0, #23
   23480:	str	lr, [sp, #52]	; 0x34
   23484:	str	ip, [sp, #48]	; 0x30
   23488:	bne	2370c <ftello64@plt+0x11e44>
   2348c:	movw	r0, #0
   23490:	str	r0, [fp, #-40]	; 0xffffffd8
   23494:	ldr	r0, [fp, #-12]
   23498:	ldr	r1, [fp, #-20]	; 0xffffffec
   2349c:	ldr	r2, [fp, #8]
   234a0:	bl	256f4 <ftello64@plt+0x13e2c>
   234a4:	str	r0, [fp, #-36]	; 0xffffffdc
   234a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   234ac:	cmn	r0, #1
   234b0:	bne	23500 <ftello64@plt+0x11c38>
   234b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   234b8:	ldr	r0, [r0, #4]
   234bc:	and	r0, r0, #255	; 0xff
   234c0:	cmp	r0, #1
   234c4:	bne	234e4 <ftello64@plt+0x11c1c>
   234c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   234cc:	ldrb	r0, [r0]
   234d0:	cmp	r0, #44	; 0x2c
   234d4:	bne	234e4 <ftello64@plt+0x11c1c>
   234d8:	movw	r0, #0
   234dc:	str	r0, [fp, #-36]	; 0xffffffdc
   234e0:	b	234fc <ftello64@plt+0x11c34>
   234e4:	ldr	r0, [fp, #12]
   234e8:	movw	r1, #10
   234ec:	str	r1, [r0]
   234f0:	movw	r0, #0
   234f4:	str	r0, [fp, #-4]
   234f8:	b	23a70 <ftello64@plt+0x121a8>
   234fc:	b	23500 <ftello64@plt+0x11c38>
   23500:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23504:	cmn	r0, #2
   23508:	beq	23584 <ftello64@plt+0x11cbc>
   2350c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23510:	ldr	r0, [r0, #4]
   23514:	and	r0, r0, #255	; 0xff
   23518:	cmp	r0, #24
   2351c:	bne	2352c <ftello64@plt+0x11c64>
   23520:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23524:	str	r0, [sp, #44]	; 0x2c
   23528:	b	2357c <ftello64@plt+0x11cb4>
   2352c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23530:	ldr	r0, [r0, #4]
   23534:	and	r0, r0, #255	; 0xff
   23538:	cmp	r0, #1
   2353c:	bne	23568 <ftello64@plt+0x11ca0>
   23540:	ldr	r0, [fp, #-20]	; 0xffffffec
   23544:	ldrb	r0, [r0]
   23548:	cmp	r0, #44	; 0x2c
   2354c:	bne	23568 <ftello64@plt+0x11ca0>
   23550:	ldr	r0, [fp, #-12]
   23554:	ldr	r1, [fp, #-20]	; 0xffffffec
   23558:	ldr	r2, [fp, #8]
   2355c:	bl	256f4 <ftello64@plt+0x13e2c>
   23560:	str	r0, [sp, #40]	; 0x28
   23564:	b	23574 <ftello64@plt+0x11cac>
   23568:	mvn	r0, #1
   2356c:	str	r0, [sp, #40]	; 0x28
   23570:	b	23574 <ftello64@plt+0x11cac>
   23574:	ldr	r0, [sp, #40]	; 0x28
   23578:	str	r0, [sp, #44]	; 0x2c
   2357c:	ldr	r0, [sp, #44]	; 0x2c
   23580:	str	r0, [fp, #-40]	; 0xffffffd8
   23584:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23588:	cmn	r0, #2
   2358c:	movw	r0, #1
   23590:	str	r0, [sp, #36]	; 0x24
   23594:	beq	235ac <ftello64@plt+0x11ce4>
   23598:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2359c:	cmn	r0, #2
   235a0:	movw	r0, #0
   235a4:	moveq	r0, #1
   235a8:	str	r0, [sp, #36]	; 0x24
   235ac:	ldr	r0, [sp, #36]	; 0x24
   235b0:	tst	r0, #1
   235b4:	beq	2365c <ftello64@plt+0x11d94>
   235b8:	ldr	r0, [fp, #8]
   235bc:	and	r0, r0, #2097152	; 0x200000
   235c0:	cmp	r0, #0
   235c4:	movw	r0, #0
   235c8:	movne	r0, #1
   235cc:	mvn	r1, #0
   235d0:	eor	r0, r0, r1
   235d4:	tst	r0, #1
   235d8:	beq	23618 <ftello64@plt+0x11d50>
   235dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   235e0:	ldr	r0, [r0, #4]
   235e4:	and	r0, r0, #255	; 0xff
   235e8:	cmp	r0, #2
   235ec:	bne	23600 <ftello64@plt+0x11d38>
   235f0:	ldr	r0, [fp, #12]
   235f4:	movw	r1, #9
   235f8:	str	r1, [r0]
   235fc:	b	2360c <ftello64@plt+0x11d44>
   23600:	ldr	r0, [fp, #12]
   23604:	movw	r1, #10
   23608:	str	r1, [r0]
   2360c:	movw	r0, #0
   23610:	str	r0, [fp, #-4]
   23614:	b	23a70 <ftello64@plt+0x121a8>
   23618:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2361c:	ldr	r1, [fp, #-12]
   23620:	str	r0, [r1, #40]	; 0x28
   23624:	ldr	r0, [fp, #-20]	; 0xffffffec
   23628:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2362c:	str	r1, [r0]
   23630:	ldr	r1, [fp, #-48]	; 0xffffffd0
   23634:	str	r1, [r0, #4]
   23638:	ldr	r0, [fp, #-20]	; 0xffffffec
   2363c:	ldr	r1, [r0, #4]
   23640:	mvn	r2, #255	; 0xff
   23644:	and	r1, r1, r2
   23648:	orr	r1, r1, #1
   2364c:	str	r1, [r0, #4]
   23650:	ldr	r0, [fp, #-8]
   23654:	str	r0, [fp, #-4]
   23658:	b	23a70 <ftello64@plt+0x121a8>
   2365c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   23660:	cmn	r0, #1
   23664:	beq	23680 <ftello64@plt+0x11db8>
   23668:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2366c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   23670:	cmp	r0, r1
   23674:	movw	r0, #1
   23678:	str	r0, [sp, #32]
   2367c:	bgt	2369c <ftello64@plt+0x11dd4>
   23680:	ldr	r0, [fp, #-20]	; 0xffffffec
   23684:	ldr	r0, [r0, #4]
   23688:	and	r0, r0, #255	; 0xff
   2368c:	cmp	r0, #24
   23690:	movw	r0, #0
   23694:	movne	r0, #1
   23698:	str	r0, [sp, #32]
   2369c:	ldr	r0, [sp, #32]
   236a0:	tst	r0, #1
   236a4:	beq	236c0 <ftello64@plt+0x11df8>
   236a8:	ldr	r0, [fp, #12]
   236ac:	movw	r1, #10
   236b0:	str	r1, [r0]
   236b4:	movw	r0, #0
   236b8:	str	r0, [fp, #-4]
   236bc:	b	23a70 <ftello64@plt+0x121a8>
   236c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   236c4:	cmn	r0, #1
   236c8:	bne	236d8 <ftello64@plt+0x11e10>
   236cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   236d0:	str	r0, [sp, #28]
   236d4:	b	236e0 <ftello64@plt+0x11e18>
   236d8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   236dc:	str	r0, [sp, #28]
   236e0:	ldr	r0, [sp, #28]
   236e4:	movw	r1, #32767	; 0x7fff
   236e8:	cmp	r1, r0
   236ec:	bge	23708 <ftello64@plt+0x11e40>
   236f0:	ldr	r0, [fp, #12]
   236f4:	movw	r1, #15
   236f8:	str	r1, [r0]
   236fc:	movw	r0, #0
   23700:	str	r0, [fp, #-4]
   23704:	b	23a70 <ftello64@plt+0x121a8>
   23708:	b	2375c <ftello64@plt+0x11e94>
   2370c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23710:	ldr	r0, [r0, #4]
   23714:	and	r0, r0, #255	; 0xff
   23718:	cmp	r0, #18
   2371c:	movw	r0, #0
   23720:	moveq	r0, #1
   23724:	tst	r0, #1
   23728:	movw	r0, #1
   2372c:	mov	r1, r0
   23730:	moveq	r1, #0
   23734:	str	r1, [fp, #-36]	; 0xffffffdc
   23738:	ldr	r1, [fp, #-20]	; 0xffffffec
   2373c:	ldr	r1, [r1, #4]
   23740:	and	r1, r1, #255	; 0xff
   23744:	cmp	r1, #19
   23748:	movw	r1, #0
   2374c:	moveq	r1, #1
   23750:	tst	r1, #1
   23754:	mvneq	r0, #0
   23758:	str	r0, [fp, #-40]	; 0xffffffd8
   2375c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23760:	ldr	r1, [fp, #-12]
   23764:	ldr	r2, [fp, #8]
   23768:	bl	1ffbc <ftello64@plt+0xe6f4>
   2376c:	ldr	r0, [fp, #-8]
   23770:	movw	r1, #0
   23774:	cmp	r0, r1
   23778:	bne	23788 <ftello64@plt+0x11ec0>
   2377c:	movw	r0, #0
   23780:	str	r0, [fp, #-4]
   23784:	b	23a70 <ftello64@plt+0x121a8>
   23788:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2378c:	cmp	r0, #0
   23790:	movw	r0, #0
   23794:	str	r0, [sp, #24]
   23798:	bne	237b0 <ftello64@plt+0x11ee8>
   2379c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   237a0:	cmp	r0, #0
   237a4:	movw	r0, #0
   237a8:	moveq	r0, #1
   237ac:	str	r0, [sp, #24]
   237b0:	ldr	r0, [sp, #24]
   237b4:	tst	r0, #1
   237b8:	beq	237e0 <ftello64@plt+0x11f18>
   237bc:	ldr	r0, [fp, #-8]
   237c0:	movw	r1, #6088	; 0x17c8
   237c4:	movt	r1, #2
   237c8:	movw	r2, #0
   237cc:	bl	21658 <ftello64@plt+0xfd90>
   237d0:	movw	r1, #0
   237d4:	str	r1, [fp, #-4]
   237d8:	str	r0, [sp, #20]
   237dc:	b	23a70 <ftello64@plt+0x121a8>
   237e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   237e4:	cmp	r0, #0
   237e8:	ble	238d4 <ftello64@plt+0x1200c>
   237ec:	ldr	r0, [fp, #-8]
   237f0:	str	r0, [fp, #-24]	; 0xffffffe8
   237f4:	movw	r0, #2
   237f8:	str	r0, [fp, #-32]	; 0xffffffe0
   237fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23800:	ldr	r1, [fp, #-36]	; 0xffffffdc
   23804:	cmp	r0, r1
   23808:	bgt	23888 <ftello64@plt+0x11fc0>
   2380c:	ldr	r0, [fp, #-8]
   23810:	ldr	r1, [fp, #-16]
   23814:	bl	25854 <ftello64@plt+0x13f8c>
   23818:	str	r0, [fp, #-8]
   2381c:	ldr	r0, [fp, #-16]
   23820:	ldr	r1, [fp, #-24]	; 0xffffffe8
   23824:	ldr	r2, [fp, #-8]
   23828:	movw	r3, #16
   2382c:	bl	20254 <ftello64@plt+0xe98c>
   23830:	str	r0, [fp, #-24]	; 0xffffffe8
   23834:	ldr	r0, [fp, #-8]
   23838:	movw	r1, #0
   2383c:	cmp	r0, r1
   23840:	movw	r0, #1
   23844:	str	r0, [sp, #16]
   23848:	beq	23864 <ftello64@plt+0x11f9c>
   2384c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23850:	movw	r1, #0
   23854:	cmp	r0, r1
   23858:	movw	r0, #0
   2385c:	moveq	r0, #1
   23860:	str	r0, [sp, #16]
   23864:	ldr	r0, [sp, #16]
   23868:	tst	r0, #1
   2386c:	beq	23874 <ftello64@plt+0x11fac>
   23870:	b	23a5c <ftello64@plt+0x12194>
   23874:	b	23878 <ftello64@plt+0x11fb0>
   23878:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2387c:	add	r0, r0, #1
   23880:	str	r0, [fp, #-32]	; 0xffffffe0
   23884:	b	237fc <ftello64@plt+0x11f34>
   23888:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2388c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   23890:	cmp	r0, r1
   23894:	bne	238a4 <ftello64@plt+0x11fdc>
   23898:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2389c:	str	r0, [fp, #-4]
   238a0:	b	23a70 <ftello64@plt+0x121a8>
   238a4:	ldr	r0, [fp, #-8]
   238a8:	ldr	r1, [fp, #-16]
   238ac:	bl	25854 <ftello64@plt+0x13f8c>
   238b0:	str	r0, [fp, #-8]
   238b4:	ldr	r0, [fp, #-8]
   238b8:	movw	r1, #0
   238bc:	cmp	r0, r1
   238c0:	bne	238c8 <ftello64@plt+0x12000>
   238c4:	b	23a5c <ftello64@plt+0x12194>
   238c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   238cc:	str	r0, [fp, #-28]	; 0xffffffe4
   238d0:	b	238dc <ftello64@plt+0x12014>
   238d4:	movw	r0, #0
   238d8:	str	r0, [fp, #-28]	; 0xffffffe4
   238dc:	ldr	r0, [fp, #-8]
   238e0:	ldr	r0, [r0, #24]
   238e4:	and	r0, r0, #255	; 0xff
   238e8:	cmp	r0, #17
   238ec:	bne	23914 <ftello64@plt+0x1204c>
   238f0:	ldr	r0, [fp, #-8]
   238f4:	ldr	r0, [r0, #20]
   238f8:	str	r0, [sp, #56]	; 0x38
   238fc:	ldr	r0, [fp, #-8]
   23900:	ldr	r2, [sp, #56]	; 0x38
   23904:	movw	r1, #23012	; 0x59e4
   23908:	movt	r1, #2
   2390c:	bl	21658 <ftello64@plt+0xfd90>
   23910:	str	r0, [sp, #12]
   23914:	ldr	r0, [fp, #-16]
   23918:	ldr	r1, [fp, #-8]
   2391c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   23920:	cmn	r2, #1
   23924:	movw	r2, #0
   23928:	moveq	r2, #1
   2392c:	tst	r2, #1
   23930:	movw	r2, #11
   23934:	moveq	r2, #10
   23938:	movw	r3, #0
   2393c:	str	r2, [sp, #8]
   23940:	mov	r2, r3
   23944:	ldr	r3, [sp, #8]
   23948:	bl	20254 <ftello64@plt+0xe98c>
   2394c:	str	r0, [fp, #-24]	; 0xffffffe8
   23950:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23954:	movw	r1, #0
   23958:	cmp	r0, r1
   2395c:	bne	23964 <ftello64@plt+0x1209c>
   23960:	b	23a5c <ftello64@plt+0x12194>
   23964:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23968:	add	r0, r0, #2
   2396c:	str	r0, [fp, #-32]	; 0xffffffe0
   23970:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23974:	ldr	r1, [fp, #-40]	; 0xffffffd8
   23978:	cmp	r0, r1
   2397c:	bgt	23a28 <ftello64@plt+0x12160>
   23980:	ldr	r0, [fp, #-8]
   23984:	ldr	r1, [fp, #-16]
   23988:	bl	25854 <ftello64@plt+0x13f8c>
   2398c:	str	r0, [fp, #-8]
   23990:	ldr	r0, [fp, #-16]
   23994:	ldr	r1, [fp, #-24]	; 0xffffffe8
   23998:	ldr	r2, [fp, #-8]
   2399c:	movw	r3, #16
   239a0:	bl	20254 <ftello64@plt+0xe98c>
   239a4:	str	r0, [fp, #-24]	; 0xffffffe8
   239a8:	ldr	r0, [fp, #-8]
   239ac:	movw	r1, #0
   239b0:	cmp	r0, r1
   239b4:	movw	r0, #1
   239b8:	str	r0, [sp, #4]
   239bc:	beq	239d8 <ftello64@plt+0x12110>
   239c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   239c4:	movw	r1, #0
   239c8:	cmp	r0, r1
   239cc:	movw	r0, #0
   239d0:	moveq	r0, #1
   239d4:	str	r0, [sp, #4]
   239d8:	ldr	r0, [sp, #4]
   239dc:	tst	r0, #1
   239e0:	beq	239e8 <ftello64@plt+0x12120>
   239e4:	b	23a5c <ftello64@plt+0x12194>
   239e8:	ldr	r0, [fp, #-16]
   239ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   239f0:	movw	r2, #0
   239f4:	movw	r3, #10
   239f8:	bl	20254 <ftello64@plt+0xe98c>
   239fc:	str	r0, [fp, #-24]	; 0xffffffe8
   23a00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23a04:	movw	r1, #0
   23a08:	cmp	r0, r1
   23a0c:	bne	23a14 <ftello64@plt+0x1214c>
   23a10:	b	23a5c <ftello64@plt+0x12194>
   23a14:	b	23a18 <ftello64@plt+0x12150>
   23a18:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23a1c:	add	r0, r0, #1
   23a20:	str	r0, [fp, #-32]	; 0xffffffe0
   23a24:	b	23970 <ftello64@plt+0x120a8>
   23a28:	ldr	r0, [fp, #-28]	; 0xffffffe4
   23a2c:	movw	r1, #0
   23a30:	cmp	r0, r1
   23a34:	beq	23a50 <ftello64@plt+0x12188>
   23a38:	ldr	r0, [fp, #-16]
   23a3c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   23a40:	ldr	r2, [fp, #-24]	; 0xffffffe8
   23a44:	movw	r3, #16
   23a48:	bl	20254 <ftello64@plt+0xe98c>
   23a4c:	str	r0, [fp, #-24]	; 0xffffffe8
   23a50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23a54:	str	r0, [fp, #-4]
   23a58:	b	23a70 <ftello64@plt+0x121a8>
   23a5c:	ldr	r0, [fp, #12]
   23a60:	movw	r1, #12
   23a64:	str	r1, [r0]
   23a68:	movw	r0, #0
   23a6c:	str	r0, [fp, #-4]
   23a70:	ldr	r0, [fp, #-4]
   23a74:	mov	sp, fp
   23a78:	pop	{fp, pc}
   23a7c:	sub	sp, sp, #32
   23a80:	str	r0, [sp, #24]
   23a84:	str	r1, [sp, #20]
   23a88:	str	r2, [sp, #16]
   23a8c:	ldr	r0, [sp, #20]
   23a90:	ldr	r0, [r0, #56]	; 0x38
   23a94:	ldr	r1, [sp, #20]
   23a98:	ldr	r1, [r1, #40]	; 0x28
   23a9c:	cmp	r0, r1
   23aa0:	bgt	23ac8 <ftello64@plt+0x12200>
   23aa4:	ldr	r0, [sp, #24]
   23aa8:	ldr	r1, [r0, #4]
   23aac:	mvn	r2, #255	; 0xff
   23ab0:	and	r1, r1, r2
   23ab4:	orr	r1, r1, #2
   23ab8:	str	r1, [r0, #4]
   23abc:	movw	r0, #0
   23ac0:	str	r0, [sp, #28]
   23ac4:	b	23de0 <ftello64@plt+0x12518>
   23ac8:	ldr	r0, [sp, #20]
   23acc:	ldr	r0, [r0, #4]
   23ad0:	ldr	r1, [sp, #20]
   23ad4:	ldr	r1, [r1, #40]	; 0x28
   23ad8:	add	r1, r1, #0
   23adc:	add	r0, r0, r1
   23ae0:	ldrb	r0, [r0]
   23ae4:	strb	r0, [sp, #15]
   23ae8:	ldrb	r0, [sp, #15]
   23aec:	ldr	r1, [sp, #24]
   23af0:	strb	r0, [r1]
   23af4:	ldr	r0, [sp, #20]
   23af8:	ldr	r0, [r0, #80]	; 0x50
   23afc:	cmp	r0, #1
   23b00:	ble	23b5c <ftello64@plt+0x12294>
   23b04:	ldr	r0, [sp, #20]
   23b08:	ldr	r0, [r0, #40]	; 0x28
   23b0c:	ldr	r1, [sp, #20]
   23b10:	ldr	r1, [r1, #28]
   23b14:	cmp	r0, r1
   23b18:	beq	23b5c <ftello64@plt+0x12294>
   23b1c:	ldr	r0, [sp, #20]
   23b20:	ldr	r1, [r0, #8]
   23b24:	ldr	r0, [r0, #40]	; 0x28
   23b28:	add	r0, r1, r0, lsl #2
   23b2c:	ldr	r0, [r0]
   23b30:	cmn	r0, #1
   23b34:	bne	23b5c <ftello64@plt+0x12294>
   23b38:	ldr	r0, [sp, #24]
   23b3c:	ldr	r1, [r0, #4]
   23b40:	mvn	r2, #255	; 0xff
   23b44:	and	r1, r1, r2
   23b48:	orr	r1, r1, #1
   23b4c:	str	r1, [r0, #4]
   23b50:	movw	r0, #1
   23b54:	str	r0, [sp, #28]
   23b58:	b	23de0 <ftello64@plt+0x12518>
   23b5c:	ldrb	r0, [sp, #15]
   23b60:	cmp	r0, #92	; 0x5c
   23b64:	bne	23bf4 <ftello64@plt+0x1232c>
   23b68:	ldr	r0, [sp, #16]
   23b6c:	and	r0, r0, #1
   23b70:	cmp	r0, #0
   23b74:	beq	23bf4 <ftello64@plt+0x1232c>
   23b78:	ldr	r0, [sp, #20]
   23b7c:	ldr	r0, [r0, #40]	; 0x28
   23b80:	add	r0, r0, #1
   23b84:	ldr	r1, [sp, #20]
   23b88:	ldr	r1, [r1, #48]	; 0x30
   23b8c:	cmp	r0, r1
   23b90:	bge	23bf4 <ftello64@plt+0x1232c>
   23b94:	ldr	r0, [sp, #20]
   23b98:	ldr	r1, [r0, #40]	; 0x28
   23b9c:	add	r1, r1, #1
   23ba0:	str	r1, [r0, #40]	; 0x28
   23ba4:	ldr	r0, [sp, #20]
   23ba8:	ldr	r0, [r0, #4]
   23bac:	ldr	r1, [sp, #20]
   23bb0:	ldr	r1, [r1, #40]	; 0x28
   23bb4:	add	r1, r1, #0
   23bb8:	add	r0, r0, r1
   23bbc:	ldrb	r0, [r0]
   23bc0:	strb	r0, [sp, #14]
   23bc4:	ldrb	r0, [sp, #14]
   23bc8:	ldr	r1, [sp, #24]
   23bcc:	strb	r0, [r1]
   23bd0:	ldr	r0, [sp, #24]
   23bd4:	ldr	r1, [r0, #4]
   23bd8:	mvn	r2, #255	; 0xff
   23bdc:	and	r1, r1, r2
   23be0:	orr	r1, r1, #1
   23be4:	str	r1, [r0, #4]
   23be8:	movw	r0, #1
   23bec:	str	r0, [sp, #28]
   23bf0:	b	23de0 <ftello64@plt+0x12518>
   23bf4:	ldrb	r0, [sp, #15]
   23bf8:	cmp	r0, #91	; 0x5b
   23bfc:	bne	23d34 <ftello64@plt+0x1246c>
   23c00:	ldr	r0, [sp, #20]
   23c04:	ldr	r0, [r0, #40]	; 0x28
   23c08:	add	r0, r0, #1
   23c0c:	ldr	r1, [sp, #20]
   23c10:	ldr	r1, [r1, #48]	; 0x30
   23c14:	cmp	r0, r1
   23c18:	bge	23c40 <ftello64@plt+0x12378>
   23c1c:	ldr	r0, [sp, #20]
   23c20:	ldr	r0, [r0, #4]
   23c24:	ldr	r1, [sp, #20]
   23c28:	ldr	r1, [r1, #40]	; 0x28
   23c2c:	add	r1, r1, #1
   23c30:	add	r0, r0, r1
   23c34:	ldrb	r0, [r0]
   23c38:	strb	r0, [sp, #13]
   23c3c:	b	23c48 <ftello64@plt+0x12380>
   23c40:	movw	r0, #0
   23c44:	strb	r0, [sp, #13]
   23c48:	ldrb	r0, [sp, #13]
   23c4c:	ldr	r1, [sp, #24]
   23c50:	strb	r0, [r1]
   23c54:	mov	r0, #2
   23c58:	str	r0, [sp, #8]
   23c5c:	ldrb	r0, [sp, #13]
   23c60:	mov	r1, r0
   23c64:	cmp	r0, #46	; 0x2e
   23c68:	str	r1, [sp, #4]
   23c6c:	beq	23c94 <ftello64@plt+0x123cc>
   23c70:	b	23c74 <ftello64@plt+0x123ac>
   23c74:	ldr	r0, [sp, #4]
   23c78:	cmp	r0, #58	; 0x3a
   23c7c:	beq	23ccc <ftello64@plt+0x12404>
   23c80:	b	23c84 <ftello64@plt+0x123bc>
   23c84:	ldr	r0, [sp, #4]
   23c88:	cmp	r0, #61	; 0x3d
   23c8c:	beq	23cb0 <ftello64@plt+0x123e8>
   23c90:	b	23cfc <ftello64@plt+0x12434>
   23c94:	ldr	r0, [sp, #24]
   23c98:	ldr	r1, [r0, #4]
   23c9c:	mvn	r2, #255	; 0xff
   23ca0:	and	r1, r1, r2
   23ca4:	orr	r1, r1, #26
   23ca8:	str	r1, [r0, #4]
   23cac:	b	23d28 <ftello64@plt+0x12460>
   23cb0:	ldr	r0, [sp, #24]
   23cb4:	ldr	r1, [r0, #4]
   23cb8:	mvn	r2, #255	; 0xff
   23cbc:	and	r1, r1, r2
   23cc0:	orr	r1, r1, #28
   23cc4:	str	r1, [r0, #4]
   23cc8:	b	23d28 <ftello64@plt+0x12460>
   23ccc:	ldr	r0, [sp, #16]
   23cd0:	and	r0, r0, #4
   23cd4:	cmp	r0, #0
   23cd8:	beq	23cf8 <ftello64@plt+0x12430>
   23cdc:	ldr	r0, [sp, #24]
   23ce0:	ldr	r1, [r0, #4]
   23ce4:	mvn	r2, #255	; 0xff
   23ce8:	and	r1, r1, r2
   23cec:	orr	r1, r1, #30
   23cf0:	str	r1, [r0, #4]
   23cf4:	b	23d28 <ftello64@plt+0x12460>
   23cf8:	b	23cfc <ftello64@plt+0x12434>
   23cfc:	ldr	r0, [sp, #24]
   23d00:	ldr	r1, [r0, #4]
   23d04:	mvn	r2, #255	; 0xff
   23d08:	and	r1, r1, r2
   23d0c:	orr	r1, r1, #1
   23d10:	str	r1, [r0, #4]
   23d14:	ldrb	r0, [sp, #15]
   23d18:	ldr	r1, [sp, #24]
   23d1c:	strb	r0, [r1]
   23d20:	movw	r0, #1
   23d24:	str	r0, [sp, #8]
   23d28:	ldr	r0, [sp, #8]
   23d2c:	str	r0, [sp, #28]
   23d30:	b	23de0 <ftello64@plt+0x12518>
   23d34:	ldrb	r0, [sp, #15]
   23d38:	mov	r1, r0
   23d3c:	cmp	r0, #45	; 0x2d
   23d40:	str	r1, [sp]
   23d44:	beq	23d6c <ftello64@plt+0x124a4>
   23d48:	b	23d4c <ftello64@plt+0x12484>
   23d4c:	ldr	r0, [sp]
   23d50:	cmp	r0, #93	; 0x5d
   23d54:	beq	23d88 <ftello64@plt+0x124c0>
   23d58:	b	23d5c <ftello64@plt+0x12494>
   23d5c:	ldr	r0, [sp]
   23d60:	cmp	r0, #94	; 0x5e
   23d64:	beq	23da4 <ftello64@plt+0x124dc>
   23d68:	b	23dc0 <ftello64@plt+0x124f8>
   23d6c:	ldr	r0, [sp, #24]
   23d70:	ldr	r1, [r0, #4]
   23d74:	mvn	r2, #255	; 0xff
   23d78:	and	r1, r1, r2
   23d7c:	orr	r1, r1, #22
   23d80:	str	r1, [r0, #4]
   23d84:	b	23dd8 <ftello64@plt+0x12510>
   23d88:	ldr	r0, [sp, #24]
   23d8c:	ldr	r1, [r0, #4]
   23d90:	mvn	r2, #255	; 0xff
   23d94:	and	r1, r1, r2
   23d98:	orr	r1, r1, #21
   23d9c:	str	r1, [r0, #4]
   23da0:	b	23dd8 <ftello64@plt+0x12510>
   23da4:	ldr	r0, [sp, #24]
   23da8:	ldr	r1, [r0, #4]
   23dac:	mvn	r2, #255	; 0xff
   23db0:	and	r1, r1, r2
   23db4:	orr	r1, r1, #25
   23db8:	str	r1, [r0, #4]
   23dbc:	b	23dd8 <ftello64@plt+0x12510>
   23dc0:	ldr	r0, [sp, #24]
   23dc4:	ldr	r1, [r0, #4]
   23dc8:	mvn	r2, #255	; 0xff
   23dcc:	and	r1, r1, r2
   23dd0:	orr	r1, r1, #1
   23dd4:	str	r1, [r0, #4]
   23dd8:	movw	r0, #1
   23ddc:	str	r0, [sp, #28]
   23de0:	ldr	r0, [sp, #28]
   23de4:	add	sp, sp, #32
   23de8:	bx	lr
   23dec:	sub	sp, sp, #8
   23df0:	str	r0, [sp, #4]
   23df4:	str	r1, [sp]
   23df8:	ldr	r0, [sp]
   23dfc:	asr	r1, r0, #31
   23e00:	add	r1, r0, r1, lsr #27
   23e04:	bic	r2, r1, #31
   23e08:	sub	r0, r0, r2
   23e0c:	mov	r2, #1
   23e10:	lsl	r0, r2, r0
   23e14:	ldr	r2, [sp, #4]
   23e18:	asr	r1, r1, #5
   23e1c:	add	r1, r2, r1, lsl #2
   23e20:	ldr	r2, [r1]
   23e24:	orr	r0, r2, r0
   23e28:	str	r0, [r1]
   23e2c:	add	sp, sp, #8
   23e30:	bx	lr
   23e34:	push	{r4, sl, fp, lr}
   23e38:	add	fp, sp, #8
   23e3c:	sub	sp, sp, #48	; 0x30
   23e40:	ldr	ip, [fp, #16]
   23e44:	ldr	lr, [fp, #12]
   23e48:	ldr	r4, [fp, #8]
   23e4c:	str	r0, [fp, #-16]
   23e50:	str	r1, [fp, #-20]	; 0xffffffec
   23e54:	str	r2, [fp, #-24]	; 0xffffffe8
   23e58:	str	r3, [sp, #28]
   23e5c:	and	r0, ip, #1
   23e60:	strb	r0, [sp, #27]
   23e64:	ldr	r0, [fp, #-20]	; 0xffffffec
   23e68:	ldr	r1, [fp, #-20]	; 0xffffffec
   23e6c:	ldr	r1, [r1, #40]	; 0x28
   23e70:	str	r4, [sp, #8]
   23e74:	str	lr, [sp, #4]
   23e78:	bl	25288 <ftello64@plt+0x139c0>
   23e7c:	str	r0, [sp, #20]
   23e80:	ldr	r0, [sp, #20]
   23e84:	cmp	r0, #1
   23e88:	ble	23ed0 <ftello64@plt+0x12608>
   23e8c:	ldr	r0, [fp, #-16]
   23e90:	movw	r1, #1
   23e94:	str	r1, [r0]
   23e98:	ldr	r0, [fp, #-20]	; 0xffffffec
   23e9c:	ldr	r1, [fp, #-20]	; 0xffffffec
   23ea0:	ldr	r1, [r1, #40]	; 0x28
   23ea4:	bl	21368 <ftello64@plt+0xfaa0>
   23ea8:	ldr	r1, [fp, #-16]
   23eac:	str	r0, [r1, #4]
   23eb0:	ldr	r0, [sp, #20]
   23eb4:	ldr	r1, [fp, #-20]	; 0xffffffec
   23eb8:	ldr	lr, [r1, #40]	; 0x28
   23ebc:	add	r0, lr, r0
   23ec0:	str	r0, [r1, #40]	; 0x28
   23ec4:	movw	r0, #0
   23ec8:	str	r0, [fp, #-12]
   23ecc:	b	23fac <ftello64@plt+0x126e4>
   23ed0:	ldr	r0, [sp, #28]
   23ed4:	ldr	r1, [fp, #-20]	; 0xffffffec
   23ed8:	ldr	r2, [r1, #40]	; 0x28
   23edc:	add	r0, r2, r0
   23ee0:	str	r0, [r1, #40]	; 0x28
   23ee4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23ee8:	ldr	r0, [r0, #4]
   23eec:	and	r0, r0, #255	; 0xff
   23ef0:	cmp	r0, #26
   23ef4:	beq	23f20 <ftello64@plt+0x12658>
   23ef8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23efc:	ldr	r0, [r0, #4]
   23f00:	and	r0, r0, #255	; 0xff
   23f04:	cmp	r0, #30
   23f08:	beq	23f20 <ftello64@plt+0x12658>
   23f0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23f10:	ldr	r0, [r0, #4]
   23f14:	and	r0, r0, #255	; 0xff
   23f18:	cmp	r0, #28
   23f1c:	bne	23f38 <ftello64@plt+0x12670>
   23f20:	ldr	r0, [fp, #-16]
   23f24:	ldr	r1, [fp, #-20]	; 0xffffffec
   23f28:	ldr	r2, [fp, #-24]	; 0xffffffe8
   23f2c:	bl	25324 <ftello64@plt+0x13a5c>
   23f30:	str	r0, [fp, #-12]
   23f34:	b	23fac <ftello64@plt+0x126e4>
   23f38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23f3c:	ldr	r0, [r0, #4]
   23f40:	and	r0, r0, #255	; 0xff
   23f44:	cmp	r0, #22
   23f48:	bne	23f8c <ftello64@plt+0x126c4>
   23f4c:	ldrb	r0, [sp, #27]
   23f50:	tst	r0, #1
   23f54:	bne	23f8c <ftello64@plt+0x126c4>
   23f58:	ldr	r1, [fp, #-20]	; 0xffffffec
   23f5c:	ldr	r2, [fp, #12]
   23f60:	add	r0, sp, #12
   23f64:	bl	23a7c <ftello64@plt+0x121b4>
   23f68:	ldr	r1, [sp, #16]
   23f6c:	and	r1, r1, #255	; 0xff
   23f70:	cmp	r1, #21
   23f74:	str	r0, [sp]
   23f78:	beq	23f88 <ftello64@plt+0x126c0>
   23f7c:	movw	r0, #11
   23f80:	str	r0, [fp, #-12]
   23f84:	b	23fac <ftello64@plt+0x126e4>
   23f88:	b	23f8c <ftello64@plt+0x126c4>
   23f8c:	ldr	r0, [fp, #-16]
   23f90:	movw	r1, #0
   23f94:	str	r1, [r0]
   23f98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23f9c:	ldrb	r0, [r0]
   23fa0:	ldr	r2, [fp, #-16]
   23fa4:	strb	r0, [r2, #4]
   23fa8:	str	r1, [fp, #-12]
   23fac:	ldr	r0, [fp, #-12]
   23fb0:	sub	sp, fp, #8
   23fb4:	pop	{r4, sl, fp, pc}
   23fb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23fbc:	add	fp, sp, #28
   23fc0:	sub	sp, sp, #132	; 0x84
   23fc4:	ldr	ip, [fp, #40]	; 0x28
   23fc8:	ldr	lr, [fp, #36]	; 0x24
   23fcc:	ldr	r4, [fp, #32]
   23fd0:	ldr	r5, [fp, #28]
   23fd4:	ldr	r6, [fp, #24]
   23fd8:	ldr	r7, [fp, #20]
   23fdc:	ldr	r8, [fp, #16]
   23fe0:	ldr	r9, [fp, #12]
   23fe4:	ldr	sl, [fp, #8]
   23fe8:	str	r0, [fp, #-36]	; 0xffffffdc
   23fec:	str	r1, [fp, #-40]	; 0xffffffd8
   23ff0:	str	r2, [fp, #-44]	; 0xffffffd4
   23ff4:	str	r3, [fp, #-48]	; 0xffffffd0
   23ff8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23ffc:	ldr	r0, [r0]
   24000:	cmp	r0, #2
   24004:	movw	r0, #1
   24008:	str	sl, [sp, #76]	; 0x4c
   2400c:	str	r7, [sp, #72]	; 0x48
   24010:	str	r8, [sp, #68]	; 0x44
   24014:	str	r9, [sp, #64]	; 0x40
   24018:	str	ip, [sp, #60]	; 0x3c
   2401c:	str	lr, [sp, #56]	; 0x38
   24020:	str	r4, [sp, #52]	; 0x34
   24024:	str	r5, [sp, #48]	; 0x30
   24028:	str	r6, [sp, #44]	; 0x2c
   2402c:	str	r0, [sp, #40]	; 0x28
   24030:	beq	2407c <ftello64@plt+0x127b4>
   24034:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24038:	ldr	r0, [r0]
   2403c:	cmp	r0, #4
   24040:	movw	r0, #1
   24044:	str	r0, [sp, #40]	; 0x28
   24048:	beq	2407c <ftello64@plt+0x127b4>
   2404c:	ldr	r0, [fp, #8]
   24050:	ldr	r0, [r0]
   24054:	cmp	r0, #2
   24058:	movw	r0, #1
   2405c:	str	r0, [sp, #40]	; 0x28
   24060:	beq	2407c <ftello64@plt+0x127b4>
   24064:	ldr	r0, [fp, #8]
   24068:	ldr	r0, [r0]
   2406c:	cmp	r0, #4
   24070:	movw	r0, #0
   24074:	moveq	r0, #1
   24078:	str	r0, [sp, #40]	; 0x28
   2407c:	ldr	r0, [sp, #40]	; 0x28
   24080:	tst	r0, #1
   24084:	beq	24094 <ftello64@plt+0x127cc>
   24088:	movw	r0, #11
   2408c:	str	r0, [fp, #-32]	; 0xffffffe0
   24090:	b	24454 <ftello64@plt+0x12b8c>
   24094:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24098:	ldr	r0, [r0]
   2409c:	cmp	r0, #3
   240a0:	bne	240c0 <ftello64@plt+0x127f8>
   240a4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   240a8:	ldr	r0, [r0, #4]
   240ac:	bl	1173c <strlen@plt>
   240b0:	cmp	r0, #1
   240b4:	movw	r0, #1
   240b8:	str	r0, [sp, #36]	; 0x24
   240bc:	bhi	240fc <ftello64@plt+0x12834>
   240c0:	ldr	r0, [fp, #8]
   240c4:	ldr	r0, [r0]
   240c8:	cmp	r0, #3
   240cc:	movw	r0, #0
   240d0:	str	r0, [sp, #32]
   240d4:	bne	240f4 <ftello64@plt+0x1282c>
   240d8:	ldr	r0, [fp, #8]
   240dc:	ldr	r0, [r0, #4]
   240e0:	bl	1173c <strlen@plt>
   240e4:	cmp	r0, #1
   240e8:	movw	r0, #0
   240ec:	movhi	r0, #1
   240f0:	str	r0, [sp, #32]
   240f4:	ldr	r0, [sp, #32]
   240f8:	str	r0, [sp, #36]	; 0x24
   240fc:	ldr	r0, [sp, #36]	; 0x24
   24100:	tst	r0, #1
   24104:	beq	24114 <ftello64@plt+0x1284c>
   24108:	movw	r0, #3
   2410c:	str	r0, [fp, #-32]	; 0xffffffe0
   24110:	b	24454 <ftello64@plt+0x12b8c>
   24114:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24118:	ldr	r0, [r0]
   2411c:	cmp	r0, #0
   24120:	bne	24134 <ftello64@plt+0x1286c>
   24124:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24128:	ldrb	r0, [r0, #4]
   2412c:	str	r0, [sp, #28]
   24130:	b	2416c <ftello64@plt+0x128a4>
   24134:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24138:	ldr	r0, [r0]
   2413c:	cmp	r0, #3
   24140:	bne	24158 <ftello64@plt+0x12890>
   24144:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24148:	ldr	r0, [r0, #4]
   2414c:	ldrb	r0, [r0]
   24150:	str	r0, [sp, #24]
   24154:	b	24164 <ftello64@plt+0x1289c>
   24158:	movw	r0, #0
   2415c:	str	r0, [sp, #24]
   24160:	b	24164 <ftello64@plt+0x1289c>
   24164:	ldr	r0, [sp, #24]
   24168:	str	r0, [sp, #28]
   2416c:	ldr	r0, [sp, #28]
   24170:	str	r0, [fp, #-52]	; 0xffffffcc
   24174:	ldr	r0, [fp, #8]
   24178:	ldr	r0, [r0]
   2417c:	cmp	r0, #0
   24180:	bne	24194 <ftello64@plt+0x128cc>
   24184:	ldr	r0, [fp, #8]
   24188:	ldrb	r0, [r0, #4]
   2418c:	str	r0, [sp, #20]
   24190:	b	241cc <ftello64@plt+0x12904>
   24194:	ldr	r0, [fp, #8]
   24198:	ldr	r0, [r0]
   2419c:	cmp	r0, #3
   241a0:	bne	241b8 <ftello64@plt+0x128f0>
   241a4:	ldr	r0, [fp, #8]
   241a8:	ldr	r0, [r0, #4]
   241ac:	ldrb	r0, [r0]
   241b0:	str	r0, [sp, #16]
   241b4:	b	241c4 <ftello64@plt+0x128fc>
   241b8:	movw	r0, #0
   241bc:	str	r0, [sp, #16]
   241c0:	b	241c4 <ftello64@plt+0x128fc>
   241c4:	ldr	r0, [sp, #16]
   241c8:	str	r0, [sp, #20]
   241cc:	ldr	r0, [sp, #20]
   241d0:	str	r0, [fp, #-56]	; 0xffffffc8
   241d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   241d8:	ldr	r0, [r0]
   241dc:	cmp	r0, #0
   241e0:	beq	241f4 <ftello64@plt+0x1292c>
   241e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   241e8:	ldr	r0, [r0]
   241ec:	cmp	r0, #3
   241f0:	bne	2420c <ftello64@plt+0x12944>
   241f4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   241f8:	ldr	r1, [fp, #12]
   241fc:	and	r0, r0, #255	; 0xff
   24200:	bl	256ac <ftello64@plt+0x13de4>
   24204:	str	r0, [sp, #12]
   24208:	b	24218 <ftello64@plt+0x12950>
   2420c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24210:	ldr	r0, [r0, #4]
   24214:	str	r0, [sp, #12]
   24218:	ldr	r0, [sp, #12]
   2421c:	str	r0, [fp, #-60]	; 0xffffffc4
   24220:	ldr	r0, [fp, #8]
   24224:	ldr	r0, [r0]
   24228:	cmp	r0, #0
   2422c:	beq	24240 <ftello64@plt+0x12978>
   24230:	ldr	r0, [fp, #8]
   24234:	ldr	r0, [r0]
   24238:	cmp	r0, #3
   2423c:	bne	24258 <ftello64@plt+0x12990>
   24240:	ldr	r0, [fp, #-56]	; 0xffffffc8
   24244:	ldr	r1, [fp, #12]
   24248:	and	r0, r0, #255	; 0xff
   2424c:	bl	256ac <ftello64@plt+0x13de4>
   24250:	str	r0, [sp, #8]
   24254:	b	24264 <ftello64@plt+0x1299c>
   24258:	ldr	r0, [fp, #8]
   2425c:	ldr	r0, [r0, #4]
   24260:	str	r0, [sp, #8]
   24264:	ldr	r0, [sp, #8]
   24268:	str	r0, [fp, #-64]	; 0xffffffc0
   2426c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   24270:	cmn	r0, #1
   24274:	beq	24284 <ftello64@plt+0x129bc>
   24278:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2427c:	cmn	r0, #1
   24280:	bne	24290 <ftello64@plt+0x129c8>
   24284:	movw	r0, #3
   24288:	str	r0, [fp, #-32]	; 0xffffffe0
   2428c:	b	24454 <ftello64@plt+0x12b8c>
   24290:	ldr	r0, [fp, #16]
   24294:	and	r0, r0, #65536	; 0x10000
   24298:	cmp	r0, #0
   2429c:	movw	r0, #0
   242a0:	str	r0, [sp, #4]
   242a4:	beq	242c0 <ftello64@plt+0x129f8>
   242a8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   242ac:	ldr	r1, [fp, #-64]	; 0xffffffc0
   242b0:	cmp	r0, r1
   242b4:	movw	r0, #0
   242b8:	movhi	r0, #1
   242bc:	str	r0, [sp, #4]
   242c0:	ldr	r0, [sp, #4]
   242c4:	tst	r0, #1
   242c8:	beq	242d8 <ftello64@plt+0x12a10>
   242cc:	movw	r0, #11
   242d0:	str	r0, [fp, #-32]	; 0xffffffe0
   242d4:	b	24454 <ftello64@plt+0x12b8c>
   242d8:	b	242dc <ftello64@plt+0x12a14>
   242dc:	ldr	r0, [fp, #12]
   242e0:	ldr	r0, [r0, #92]	; 0x5c
   242e4:	cmp	r0, #1
   242e8:	ble	243f8 <ftello64@plt+0x12b30>
   242ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   242f0:	ldr	r0, [r0]
   242f4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   242f8:	ldr	r1, [r1, #32]
   242fc:	cmp	r0, r1
   24300:	bne	243c4 <ftello64@plt+0x12afc>
   24304:	ldr	r0, [fp, #-40]	; 0xffffffd8
   24308:	ldr	r0, [r0, #32]
   2430c:	mov	r1, #1
   24310:	orr	r0, r1, r0, lsl #1
   24314:	str	r0, [fp, #-76]	; 0xffffffb4
   24318:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2431c:	ldr	r0, [r0, #4]
   24320:	ldr	r1, [fp, #-76]	; 0xffffffb4
   24324:	lsl	r1, r1, #2
   24328:	bl	38af8 <ftello64@plt+0x27230>
   2432c:	str	r0, [fp, #-68]	; 0xffffffbc
   24330:	ldr	r0, [fp, #-40]	; 0xffffffd8
   24334:	ldr	r0, [r0, #8]
   24338:	ldr	r1, [fp, #-76]	; 0xffffffb4
   2433c:	lsl	r1, r1, #2
   24340:	bl	38af8 <ftello64@plt+0x27230>
   24344:	str	r0, [fp, #-72]	; 0xffffffb8
   24348:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2434c:	movw	r1, #0
   24350:	cmp	r0, r1
   24354:	movw	r0, #1
   24358:	str	r0, [sp]
   2435c:	beq	24378 <ftello64@plt+0x12ab0>
   24360:	ldr	r0, [fp, #-72]	; 0xffffffb8
   24364:	movw	r1, #0
   24368:	cmp	r0, r1
   2436c:	movw	r0, #0
   24370:	moveq	r0, #1
   24374:	str	r0, [sp]
   24378:	ldr	r0, [sp]
   2437c:	tst	r0, #1
   24380:	beq	243a0 <ftello64@plt+0x12ad8>
   24384:	ldr	r0, [fp, #-68]	; 0xffffffbc
   24388:	bl	17178 <ftello64@plt+0x58b0>
   2438c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   24390:	bl	17178 <ftello64@plt+0x58b0>
   24394:	movw	r0, #12
   24398:	str	r0, [fp, #-32]	; 0xffffffe0
   2439c:	b	24454 <ftello64@plt+0x12b8c>
   243a0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   243a4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   243a8:	str	r0, [r1, #4]
   243ac:	ldr	r0, [fp, #-72]	; 0xffffffb8
   243b0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   243b4:	str	r0, [r1, #8]
   243b8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   243bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   243c0:	str	r0, [r1]
   243c4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   243c8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   243cc:	ldr	r2, [r1, #4]
   243d0:	ldr	r1, [r1, #32]
   243d4:	str	r0, [r2, r1, lsl #2]
   243d8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   243dc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   243e0:	ldr	r2, [r1, #8]
   243e4:	ldr	r3, [r1, #32]
   243e8:	add	ip, r3, #1
   243ec:	str	ip, [r1, #32]
   243f0:	add	r1, r2, r3, lsl #2
   243f4:	str	r0, [r1]
   243f8:	movw	r0, #0
   243fc:	str	r0, [sp, #80]	; 0x50
   24400:	ldr	r0, [sp, #80]	; 0x50
   24404:	cmp	r0, #256	; 0x100
   24408:	bcs	2444c <ftello64@plt+0x12b84>
   2440c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   24410:	ldr	r1, [sp, #80]	; 0x50
   24414:	cmp	r0, r1
   24418:	bhi	24438 <ftello64@plt+0x12b70>
   2441c:	ldr	r0, [sp, #80]	; 0x50
   24420:	ldr	r1, [fp, #-64]	; 0xffffffc0
   24424:	cmp	r0, r1
   24428:	bhi	24438 <ftello64@plt+0x12b70>
   2442c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   24430:	ldr	r1, [sp, #80]	; 0x50
   24434:	bl	23dec <ftello64@plt+0x12524>
   24438:	b	2443c <ftello64@plt+0x12b74>
   2443c:	ldr	r0, [sp, #80]	; 0x50
   24440:	add	r0, r0, #1
   24444:	str	r0, [sp, #80]	; 0x50
   24448:	b	24400 <ftello64@plt+0x12b38>
   2444c:	movw	r0, #0
   24450:	str	r0, [fp, #-32]	; 0xffffffe0
   24454:	ldr	r0, [fp, #-32]	; 0xffffffe0
   24458:	sub	sp, fp, #28
   2445c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24460:	push	{fp, lr}
   24464:	mov	fp, sp
   24468:	sub	sp, sp, #24
   2446c:	str	r0, [fp, #-8]
   24470:	str	r1, [sp, #12]
   24474:	str	r2, [sp, #8]
   24478:	str	r3, [sp, #4]
   2447c:	ldr	r0, [sp, #4]
   24480:	bl	1173c <strlen@plt>
   24484:	cmp	r0, #1
   24488:	beq	24498 <ftello64@plt+0x12bd0>
   2448c:	movw	r0, #3
   24490:	str	r0, [fp, #-4]
   24494:	b	244b0 <ftello64@plt+0x12be8>
   24498:	ldr	r0, [fp, #-8]
   2449c:	ldr	r1, [sp, #4]
   244a0:	ldrb	r1, [r1]
   244a4:	bl	23dec <ftello64@plt+0x12524>
   244a8:	movw	r0, #0
   244ac:	str	r0, [fp, #-4]
   244b0:	ldr	r0, [fp, #-4]
   244b4:	mov	sp, fp
   244b8:	pop	{fp, pc}
   244bc:	push	{r4, r5, fp, lr}
   244c0:	add	fp, sp, #8
   244c4:	sub	sp, sp, #40	; 0x28
   244c8:	ldr	ip, [fp, #20]
   244cc:	ldr	lr, [fp, #16]
   244d0:	ldr	r4, [fp, #12]
   244d4:	ldr	r5, [fp, #8]
   244d8:	str	r0, [fp, #-16]
   244dc:	str	r1, [fp, #-20]	; 0xffffffec
   244e0:	str	r2, [sp, #24]
   244e4:	str	r3, [sp, #20]
   244e8:	ldr	r0, [sp, #20]
   244ec:	str	r5, [sp, #12]
   244f0:	str	ip, [sp, #8]
   244f4:	str	lr, [sp, #4]
   244f8:	str	r4, [sp]
   244fc:	bl	1173c <strlen@plt>
   24500:	str	r0, [sp, #16]
   24504:	ldr	r0, [sp, #16]
   24508:	cmp	r0, #1
   2450c:	beq	2451c <ftello64@plt+0x12c54>
   24510:	movw	r0, #3
   24514:	str	r0, [fp, #-12]
   24518:	b	24534 <ftello64@plt+0x12c6c>
   2451c:	ldr	r0, [fp, #-16]
   24520:	ldr	r1, [sp, #20]
   24524:	ldrb	r1, [r1]
   24528:	bl	23dec <ftello64@plt+0x12524>
   2452c:	movw	r0, #0
   24530:	str	r0, [fp, #-12]
   24534:	ldr	r0, [fp, #-12]
   24538:	sub	sp, fp, #8
   2453c:	pop	{r4, r5, fp, pc}
   24540:	push	{fp, lr}
   24544:	mov	fp, sp
   24548:	sub	sp, sp, #48	; 0x30
   2454c:	ldr	ip, [fp, #12]
   24550:	ldr	lr, [fp, #8]
   24554:	str	r0, [fp, #-8]
   24558:	str	r1, [fp, #-12]
   2455c:	str	r2, [fp, #-16]
   24560:	str	r3, [fp, #-20]	; 0xffffffec
   24564:	ldr	r0, [fp, #8]
   24568:	str	r0, [sp, #20]
   2456c:	ldr	r0, [fp, #12]
   24570:	and	r0, r0, #4194304	; 0x400000
   24574:	cmp	r0, #0
   24578:	str	lr, [sp, #8]
   2457c:	str	ip, [sp, #4]
   24580:	beq	245c0 <ftello64@plt+0x12cf8>
   24584:	ldr	r0, [sp, #20]
   24588:	movw	r1, #63472	; 0xf7f0
   2458c:	movt	r1, #3
   24590:	bl	11538 <strcmp@plt>
   24594:	cmp	r0, #0
   24598:	beq	245b4 <ftello64@plt+0x12cec>
   2459c:	ldr	r0, [sp, #20]
   245a0:	movw	r1, #63478	; 0xf7f6
   245a4:	movt	r1, #3
   245a8:	bl	11538 <strcmp@plt>
   245ac:	cmp	r0, #0
   245b0:	bne	245c0 <ftello64@plt+0x12cf8>
   245b4:	movw	r0, #63484	; 0xf7fc
   245b8:	movt	r0, #3
   245bc:	str	r0, [sp, #20]
   245c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   245c4:	ldr	r0, [r0]
   245c8:	ldr	r1, [fp, #-16]
   245cc:	ldr	r1, [r1, #36]	; 0x24
   245d0:	cmp	r0, r1
   245d4:	bne	24638 <ftello64@plt+0x12d70>
   245d8:	ldr	r0, [fp, #-16]
   245dc:	ldr	r0, [r0, #36]	; 0x24
   245e0:	mov	r1, #1
   245e4:	orr	r0, r1, r0, lsl #1
   245e8:	str	r0, [sp, #16]
   245ec:	ldr	r0, [fp, #-16]
   245f0:	ldr	r0, [r0, #12]
   245f4:	ldr	r1, [sp, #16]
   245f8:	lsl	r1, r1, #2
   245fc:	bl	38af8 <ftello64@plt+0x27230>
   24600:	str	r0, [sp, #12]
   24604:	ldr	r0, [sp, #12]
   24608:	movw	r1, #0
   2460c:	cmp	r0, r1
   24610:	bne	24620 <ftello64@plt+0x12d58>
   24614:	movw	r0, #12
   24618:	str	r0, [fp, #-4]
   2461c:	b	251dc <ftello64@plt+0x13914>
   24620:	ldr	r0, [sp, #12]
   24624:	ldr	r1, [fp, #-16]
   24628:	str	r0, [r1, #12]
   2462c:	ldr	r0, [sp, #16]
   24630:	ldr	r1, [fp, #-20]	; 0xffffffec
   24634:	str	r0, [r1]
   24638:	ldr	r0, [sp, #20]
   2463c:	bl	114f0 <wctype@plt>
   24640:	ldr	lr, [fp, #-16]
   24644:	ldr	r1, [lr, #12]
   24648:	ldr	r2, [lr, #36]	; 0x24
   2464c:	add	r3, r2, #1
   24650:	str	r3, [lr, #36]	; 0x24
   24654:	add	r1, r1, r2, lsl #2
   24658:	str	r0, [r1]
   2465c:	ldr	r0, [sp, #20]
   24660:	movw	r1, #63460	; 0xf7e4
   24664:	movt	r1, #3
   24668:	bl	11538 <strcmp@plt>
   2466c:	cmp	r0, #0
   24670:	bne	2474c <ftello64@plt+0x12e84>
   24674:	b	24678 <ftello64@plt+0x12db0>
   24678:	ldr	r0, [fp, #-8]
   2467c:	movw	r1, #0
   24680:	cmp	r0, r1
   24684:	beq	246ec <ftello64@plt+0x12e24>
   24688:	movw	r0, #0
   2468c:	str	r0, [sp, #24]
   24690:	ldr	r0, [sp, #24]
   24694:	cmp	r0, #256	; 0x100
   24698:	bge	246e8 <ftello64@plt+0x12e20>
   2469c:	bl	1170c <__ctype_b_loc@plt>
   246a0:	ldr	r0, [r0]
   246a4:	ldr	lr, [sp, #24]
   246a8:	add	r0, r0, lr, lsl #1
   246ac:	ldrh	r0, [r0]
   246b0:	and	r0, r0, #8
   246b4:	cmp	r0, #0
   246b8:	beq	246d4 <ftello64@plt+0x12e0c>
   246bc:	ldr	r0, [fp, #-12]
   246c0:	ldr	r1, [fp, #-8]
   246c4:	ldr	r2, [sp, #24]
   246c8:	add	r1, r1, r2
   246cc:	ldrb	r1, [r1]
   246d0:	bl	23dec <ftello64@plt+0x12524>
   246d4:	b	246d8 <ftello64@plt+0x12e10>
   246d8:	ldr	r0, [sp, #24]
   246dc:	add	r0, r0, #1
   246e0:	str	r0, [sp, #24]
   246e4:	b	24690 <ftello64@plt+0x12dc8>
   246e8:	b	24744 <ftello64@plt+0x12e7c>
   246ec:	movw	r0, #0
   246f0:	str	r0, [sp, #24]
   246f4:	ldr	r0, [sp, #24]
   246f8:	cmp	r0, #256	; 0x100
   246fc:	bge	24740 <ftello64@plt+0x12e78>
   24700:	bl	1170c <__ctype_b_loc@plt>
   24704:	ldr	r0, [r0]
   24708:	ldr	lr, [sp, #24]
   2470c:	add	r0, r0, lr, lsl #1
   24710:	ldrh	r0, [r0]
   24714:	and	r0, r0, #8
   24718:	cmp	r0, #0
   2471c:	beq	2472c <ftello64@plt+0x12e64>
   24720:	ldr	r0, [fp, #-12]
   24724:	ldr	r1, [sp, #24]
   24728:	bl	23dec <ftello64@plt+0x12524>
   2472c:	b	24730 <ftello64@plt+0x12e68>
   24730:	ldr	r0, [sp, #24]
   24734:	add	r0, r0, #1
   24738:	str	r0, [sp, #24]
   2473c:	b	246f4 <ftello64@plt+0x12e2c>
   24740:	b	24744 <ftello64@plt+0x12e7c>
   24744:	b	24748 <ftello64@plt+0x12e80>
   24748:	b	251d4 <ftello64@plt+0x1390c>
   2474c:	ldr	r0, [sp, #20]
   24750:	movw	r1, #63490	; 0xf802
   24754:	movt	r1, #3
   24758:	bl	11538 <strcmp@plt>
   2475c:	cmp	r0, #0
   24760:	bne	2483c <ftello64@plt+0x12f74>
   24764:	b	24768 <ftello64@plt+0x12ea0>
   24768:	ldr	r0, [fp, #-8]
   2476c:	movw	r1, #0
   24770:	cmp	r0, r1
   24774:	beq	247dc <ftello64@plt+0x12f14>
   24778:	movw	r0, #0
   2477c:	str	r0, [sp, #24]
   24780:	ldr	r0, [sp, #24]
   24784:	cmp	r0, #256	; 0x100
   24788:	bge	247d8 <ftello64@plt+0x12f10>
   2478c:	bl	1170c <__ctype_b_loc@plt>
   24790:	ldr	r0, [r0]
   24794:	ldr	lr, [sp, #24]
   24798:	add	r0, r0, lr, lsl #1
   2479c:	ldrh	r0, [r0]
   247a0:	and	r0, r0, #2
   247a4:	cmp	r0, #0
   247a8:	beq	247c4 <ftello64@plt+0x12efc>
   247ac:	ldr	r0, [fp, #-12]
   247b0:	ldr	r1, [fp, #-8]
   247b4:	ldr	r2, [sp, #24]
   247b8:	add	r1, r1, r2
   247bc:	ldrb	r1, [r1]
   247c0:	bl	23dec <ftello64@plt+0x12524>
   247c4:	b	247c8 <ftello64@plt+0x12f00>
   247c8:	ldr	r0, [sp, #24]
   247cc:	add	r0, r0, #1
   247d0:	str	r0, [sp, #24]
   247d4:	b	24780 <ftello64@plt+0x12eb8>
   247d8:	b	24834 <ftello64@plt+0x12f6c>
   247dc:	movw	r0, #0
   247e0:	str	r0, [sp, #24]
   247e4:	ldr	r0, [sp, #24]
   247e8:	cmp	r0, #256	; 0x100
   247ec:	bge	24830 <ftello64@plt+0x12f68>
   247f0:	bl	1170c <__ctype_b_loc@plt>
   247f4:	ldr	r0, [r0]
   247f8:	ldr	lr, [sp, #24]
   247fc:	add	r0, r0, lr, lsl #1
   24800:	ldrh	r0, [r0]
   24804:	and	r0, r0, #2
   24808:	cmp	r0, #0
   2480c:	beq	2481c <ftello64@plt+0x12f54>
   24810:	ldr	r0, [fp, #-12]
   24814:	ldr	r1, [sp, #24]
   24818:	bl	23dec <ftello64@plt+0x12524>
   2481c:	b	24820 <ftello64@plt+0x12f58>
   24820:	ldr	r0, [sp, #24]
   24824:	add	r0, r0, #1
   24828:	str	r0, [sp, #24]
   2482c:	b	247e4 <ftello64@plt+0x12f1c>
   24830:	b	24834 <ftello64@plt+0x12f6c>
   24834:	b	24838 <ftello64@plt+0x12f70>
   24838:	b	251d0 <ftello64@plt+0x13908>
   2483c:	ldr	r0, [sp, #20]
   24840:	movw	r1, #63478	; 0xf7f6
   24844:	movt	r1, #3
   24848:	bl	11538 <strcmp@plt>
   2484c:	cmp	r0, #0
   24850:	bne	2492c <ftello64@plt+0x13064>
   24854:	b	24858 <ftello64@plt+0x12f90>
   24858:	ldr	r0, [fp, #-8]
   2485c:	movw	r1, #0
   24860:	cmp	r0, r1
   24864:	beq	248cc <ftello64@plt+0x13004>
   24868:	movw	r0, #0
   2486c:	str	r0, [sp, #24]
   24870:	ldr	r0, [sp, #24]
   24874:	cmp	r0, #256	; 0x100
   24878:	bge	248c8 <ftello64@plt+0x13000>
   2487c:	bl	1170c <__ctype_b_loc@plt>
   24880:	ldr	r0, [r0]
   24884:	ldr	lr, [sp, #24]
   24888:	add	r0, r0, lr, lsl #1
   2488c:	ldrh	r0, [r0]
   24890:	and	r0, r0, #512	; 0x200
   24894:	cmp	r0, #0
   24898:	beq	248b4 <ftello64@plt+0x12fec>
   2489c:	ldr	r0, [fp, #-12]
   248a0:	ldr	r1, [fp, #-8]
   248a4:	ldr	r2, [sp, #24]
   248a8:	add	r1, r1, r2
   248ac:	ldrb	r1, [r1]
   248b0:	bl	23dec <ftello64@plt+0x12524>
   248b4:	b	248b8 <ftello64@plt+0x12ff0>
   248b8:	ldr	r0, [sp, #24]
   248bc:	add	r0, r0, #1
   248c0:	str	r0, [sp, #24]
   248c4:	b	24870 <ftello64@plt+0x12fa8>
   248c8:	b	24924 <ftello64@plt+0x1305c>
   248cc:	movw	r0, #0
   248d0:	str	r0, [sp, #24]
   248d4:	ldr	r0, [sp, #24]
   248d8:	cmp	r0, #256	; 0x100
   248dc:	bge	24920 <ftello64@plt+0x13058>
   248e0:	bl	1170c <__ctype_b_loc@plt>
   248e4:	ldr	r0, [r0]
   248e8:	ldr	lr, [sp, #24]
   248ec:	add	r0, r0, lr, lsl #1
   248f0:	ldrh	r0, [r0]
   248f4:	and	r0, r0, #512	; 0x200
   248f8:	cmp	r0, #0
   248fc:	beq	2490c <ftello64@plt+0x13044>
   24900:	ldr	r0, [fp, #-12]
   24904:	ldr	r1, [sp, #24]
   24908:	bl	23dec <ftello64@plt+0x12524>
   2490c:	b	24910 <ftello64@plt+0x13048>
   24910:	ldr	r0, [sp, #24]
   24914:	add	r0, r0, #1
   24918:	str	r0, [sp, #24]
   2491c:	b	248d4 <ftello64@plt+0x1300c>
   24920:	b	24924 <ftello64@plt+0x1305c>
   24924:	b	24928 <ftello64@plt+0x13060>
   24928:	b	251cc <ftello64@plt+0x13904>
   2492c:	ldr	r0, [sp, #20]
   24930:	movw	r1, #63466	; 0xf7ea
   24934:	movt	r1, #3
   24938:	bl	11538 <strcmp@plt>
   2493c:	cmp	r0, #0
   24940:	bne	24a1c <ftello64@plt+0x13154>
   24944:	b	24948 <ftello64@plt+0x13080>
   24948:	ldr	r0, [fp, #-8]
   2494c:	movw	r1, #0
   24950:	cmp	r0, r1
   24954:	beq	249bc <ftello64@plt+0x130f4>
   24958:	movw	r0, #0
   2495c:	str	r0, [sp, #24]
   24960:	ldr	r0, [sp, #24]
   24964:	cmp	r0, #256	; 0x100
   24968:	bge	249b8 <ftello64@plt+0x130f0>
   2496c:	bl	1170c <__ctype_b_loc@plt>
   24970:	ldr	r0, [r0]
   24974:	ldr	lr, [sp, #24]
   24978:	add	r0, r0, lr, lsl #1
   2497c:	ldrh	r0, [r0]
   24980:	and	r0, r0, #8192	; 0x2000
   24984:	cmp	r0, #0
   24988:	beq	249a4 <ftello64@plt+0x130dc>
   2498c:	ldr	r0, [fp, #-12]
   24990:	ldr	r1, [fp, #-8]
   24994:	ldr	r2, [sp, #24]
   24998:	add	r1, r1, r2
   2499c:	ldrb	r1, [r1]
   249a0:	bl	23dec <ftello64@plt+0x12524>
   249a4:	b	249a8 <ftello64@plt+0x130e0>
   249a8:	ldr	r0, [sp, #24]
   249ac:	add	r0, r0, #1
   249b0:	str	r0, [sp, #24]
   249b4:	b	24960 <ftello64@plt+0x13098>
   249b8:	b	24a14 <ftello64@plt+0x1314c>
   249bc:	movw	r0, #0
   249c0:	str	r0, [sp, #24]
   249c4:	ldr	r0, [sp, #24]
   249c8:	cmp	r0, #256	; 0x100
   249cc:	bge	24a10 <ftello64@plt+0x13148>
   249d0:	bl	1170c <__ctype_b_loc@plt>
   249d4:	ldr	r0, [r0]
   249d8:	ldr	lr, [sp, #24]
   249dc:	add	r0, r0, lr, lsl #1
   249e0:	ldrh	r0, [r0]
   249e4:	and	r0, r0, #8192	; 0x2000
   249e8:	cmp	r0, #0
   249ec:	beq	249fc <ftello64@plt+0x13134>
   249f0:	ldr	r0, [fp, #-12]
   249f4:	ldr	r1, [sp, #24]
   249f8:	bl	23dec <ftello64@plt+0x12524>
   249fc:	b	24a00 <ftello64@plt+0x13138>
   24a00:	ldr	r0, [sp, #24]
   24a04:	add	r0, r0, #1
   24a08:	str	r0, [sp, #24]
   24a0c:	b	249c4 <ftello64@plt+0x130fc>
   24a10:	b	24a14 <ftello64@plt+0x1314c>
   24a14:	b	24a18 <ftello64@plt+0x13150>
   24a18:	b	251c8 <ftello64@plt+0x13900>
   24a1c:	ldr	r0, [sp, #20]
   24a20:	movw	r1, #63484	; 0xf7fc
   24a24:	movt	r1, #3
   24a28:	bl	11538 <strcmp@plt>
   24a2c:	cmp	r0, #0
   24a30:	bne	24b0c <ftello64@plt+0x13244>
   24a34:	b	24a38 <ftello64@plt+0x13170>
   24a38:	ldr	r0, [fp, #-8]
   24a3c:	movw	r1, #0
   24a40:	cmp	r0, r1
   24a44:	beq	24aac <ftello64@plt+0x131e4>
   24a48:	movw	r0, #0
   24a4c:	str	r0, [sp, #24]
   24a50:	ldr	r0, [sp, #24]
   24a54:	cmp	r0, #256	; 0x100
   24a58:	bge	24aa8 <ftello64@plt+0x131e0>
   24a5c:	bl	1170c <__ctype_b_loc@plt>
   24a60:	ldr	r0, [r0]
   24a64:	ldr	lr, [sp, #24]
   24a68:	add	r0, r0, lr, lsl #1
   24a6c:	ldrh	r0, [r0]
   24a70:	and	r0, r0, #1024	; 0x400
   24a74:	cmp	r0, #0
   24a78:	beq	24a94 <ftello64@plt+0x131cc>
   24a7c:	ldr	r0, [fp, #-12]
   24a80:	ldr	r1, [fp, #-8]
   24a84:	ldr	r2, [sp, #24]
   24a88:	add	r1, r1, r2
   24a8c:	ldrb	r1, [r1]
   24a90:	bl	23dec <ftello64@plt+0x12524>
   24a94:	b	24a98 <ftello64@plt+0x131d0>
   24a98:	ldr	r0, [sp, #24]
   24a9c:	add	r0, r0, #1
   24aa0:	str	r0, [sp, #24]
   24aa4:	b	24a50 <ftello64@plt+0x13188>
   24aa8:	b	24b04 <ftello64@plt+0x1323c>
   24aac:	movw	r0, #0
   24ab0:	str	r0, [sp, #24]
   24ab4:	ldr	r0, [sp, #24]
   24ab8:	cmp	r0, #256	; 0x100
   24abc:	bge	24b00 <ftello64@plt+0x13238>
   24ac0:	bl	1170c <__ctype_b_loc@plt>
   24ac4:	ldr	r0, [r0]
   24ac8:	ldr	lr, [sp, #24]
   24acc:	add	r0, r0, lr, lsl #1
   24ad0:	ldrh	r0, [r0]
   24ad4:	and	r0, r0, #1024	; 0x400
   24ad8:	cmp	r0, #0
   24adc:	beq	24aec <ftello64@plt+0x13224>
   24ae0:	ldr	r0, [fp, #-12]
   24ae4:	ldr	r1, [sp, #24]
   24ae8:	bl	23dec <ftello64@plt+0x12524>
   24aec:	b	24af0 <ftello64@plt+0x13228>
   24af0:	ldr	r0, [sp, #24]
   24af4:	add	r0, r0, #1
   24af8:	str	r0, [sp, #24]
   24afc:	b	24ab4 <ftello64@plt+0x131ec>
   24b00:	b	24b04 <ftello64@plt+0x1323c>
   24b04:	b	24b08 <ftello64@plt+0x13240>
   24b08:	b	251c4 <ftello64@plt+0x138fc>
   24b0c:	ldr	r0, [sp, #20]
   24b10:	movw	r1, #63521	; 0xf821
   24b14:	movt	r1, #3
   24b18:	bl	11538 <strcmp@plt>
   24b1c:	cmp	r0, #0
   24b20:	bne	24bfc <ftello64@plt+0x13334>
   24b24:	b	24b28 <ftello64@plt+0x13260>
   24b28:	ldr	r0, [fp, #-8]
   24b2c:	movw	r1, #0
   24b30:	cmp	r0, r1
   24b34:	beq	24b9c <ftello64@plt+0x132d4>
   24b38:	movw	r0, #0
   24b3c:	str	r0, [sp, #24]
   24b40:	ldr	r0, [sp, #24]
   24b44:	cmp	r0, #256	; 0x100
   24b48:	bge	24b98 <ftello64@plt+0x132d0>
   24b4c:	bl	1170c <__ctype_b_loc@plt>
   24b50:	ldr	r0, [r0]
   24b54:	ldr	lr, [sp, #24]
   24b58:	add	r0, r0, lr, lsl #1
   24b5c:	ldrh	r0, [r0]
   24b60:	and	r0, r0, #2048	; 0x800
   24b64:	cmp	r0, #0
   24b68:	beq	24b84 <ftello64@plt+0x132bc>
   24b6c:	ldr	r0, [fp, #-12]
   24b70:	ldr	r1, [fp, #-8]
   24b74:	ldr	r2, [sp, #24]
   24b78:	add	r1, r1, r2
   24b7c:	ldrb	r1, [r1]
   24b80:	bl	23dec <ftello64@plt+0x12524>
   24b84:	b	24b88 <ftello64@plt+0x132c0>
   24b88:	ldr	r0, [sp, #24]
   24b8c:	add	r0, r0, #1
   24b90:	str	r0, [sp, #24]
   24b94:	b	24b40 <ftello64@plt+0x13278>
   24b98:	b	24bf4 <ftello64@plt+0x1332c>
   24b9c:	movw	r0, #0
   24ba0:	str	r0, [sp, #24]
   24ba4:	ldr	r0, [sp, #24]
   24ba8:	cmp	r0, #256	; 0x100
   24bac:	bge	24bf0 <ftello64@plt+0x13328>
   24bb0:	bl	1170c <__ctype_b_loc@plt>
   24bb4:	ldr	r0, [r0]
   24bb8:	ldr	lr, [sp, #24]
   24bbc:	add	r0, r0, lr, lsl #1
   24bc0:	ldrh	r0, [r0]
   24bc4:	and	r0, r0, #2048	; 0x800
   24bc8:	cmp	r0, #0
   24bcc:	beq	24bdc <ftello64@plt+0x13314>
   24bd0:	ldr	r0, [fp, #-12]
   24bd4:	ldr	r1, [sp, #24]
   24bd8:	bl	23dec <ftello64@plt+0x12524>
   24bdc:	b	24be0 <ftello64@plt+0x13318>
   24be0:	ldr	r0, [sp, #24]
   24be4:	add	r0, r0, #1
   24be8:	str	r0, [sp, #24]
   24bec:	b	24ba4 <ftello64@plt+0x132dc>
   24bf0:	b	24bf4 <ftello64@plt+0x1332c>
   24bf4:	b	24bf8 <ftello64@plt+0x13330>
   24bf8:	b	251c0 <ftello64@plt+0x138f8>
   24bfc:	ldr	r0, [sp, #20]
   24c00:	movw	r1, #63496	; 0xf808
   24c04:	movt	r1, #3
   24c08:	bl	11538 <strcmp@plt>
   24c0c:	cmp	r0, #0
   24c10:	bne	24cec <ftello64@plt+0x13424>
   24c14:	b	24c18 <ftello64@plt+0x13350>
   24c18:	ldr	r0, [fp, #-8]
   24c1c:	movw	r1, #0
   24c20:	cmp	r0, r1
   24c24:	beq	24c8c <ftello64@plt+0x133c4>
   24c28:	movw	r0, #0
   24c2c:	str	r0, [sp, #24]
   24c30:	ldr	r0, [sp, #24]
   24c34:	cmp	r0, #256	; 0x100
   24c38:	bge	24c88 <ftello64@plt+0x133c0>
   24c3c:	bl	1170c <__ctype_b_loc@plt>
   24c40:	ldr	r0, [r0]
   24c44:	ldr	lr, [sp, #24]
   24c48:	add	r0, r0, lr, lsl #1
   24c4c:	ldrh	r0, [r0]
   24c50:	and	r0, r0, #16384	; 0x4000
   24c54:	cmp	r0, #0
   24c58:	beq	24c74 <ftello64@plt+0x133ac>
   24c5c:	ldr	r0, [fp, #-12]
   24c60:	ldr	r1, [fp, #-8]
   24c64:	ldr	r2, [sp, #24]
   24c68:	add	r1, r1, r2
   24c6c:	ldrb	r1, [r1]
   24c70:	bl	23dec <ftello64@plt+0x12524>
   24c74:	b	24c78 <ftello64@plt+0x133b0>
   24c78:	ldr	r0, [sp, #24]
   24c7c:	add	r0, r0, #1
   24c80:	str	r0, [sp, #24]
   24c84:	b	24c30 <ftello64@plt+0x13368>
   24c88:	b	24ce4 <ftello64@plt+0x1341c>
   24c8c:	movw	r0, #0
   24c90:	str	r0, [sp, #24]
   24c94:	ldr	r0, [sp, #24]
   24c98:	cmp	r0, #256	; 0x100
   24c9c:	bge	24ce0 <ftello64@plt+0x13418>
   24ca0:	bl	1170c <__ctype_b_loc@plt>
   24ca4:	ldr	r0, [r0]
   24ca8:	ldr	lr, [sp, #24]
   24cac:	add	r0, r0, lr, lsl #1
   24cb0:	ldrh	r0, [r0]
   24cb4:	and	r0, r0, #16384	; 0x4000
   24cb8:	cmp	r0, #0
   24cbc:	beq	24ccc <ftello64@plt+0x13404>
   24cc0:	ldr	r0, [fp, #-12]
   24cc4:	ldr	r1, [sp, #24]
   24cc8:	bl	23dec <ftello64@plt+0x12524>
   24ccc:	b	24cd0 <ftello64@plt+0x13408>
   24cd0:	ldr	r0, [sp, #24]
   24cd4:	add	r0, r0, #1
   24cd8:	str	r0, [sp, #24]
   24cdc:	b	24c94 <ftello64@plt+0x133cc>
   24ce0:	b	24ce4 <ftello64@plt+0x1341c>
   24ce4:	b	24ce8 <ftello64@plt+0x13420>
   24ce8:	b	251bc <ftello64@plt+0x138f4>
   24cec:	ldr	r0, [sp, #20]
   24cf0:	movw	r1, #63472	; 0xf7f0
   24cf4:	movt	r1, #3
   24cf8:	bl	11538 <strcmp@plt>
   24cfc:	cmp	r0, #0
   24d00:	bne	24ddc <ftello64@plt+0x13514>
   24d04:	b	24d08 <ftello64@plt+0x13440>
   24d08:	ldr	r0, [fp, #-8]
   24d0c:	movw	r1, #0
   24d10:	cmp	r0, r1
   24d14:	beq	24d7c <ftello64@plt+0x134b4>
   24d18:	movw	r0, #0
   24d1c:	str	r0, [sp, #24]
   24d20:	ldr	r0, [sp, #24]
   24d24:	cmp	r0, #256	; 0x100
   24d28:	bge	24d78 <ftello64@plt+0x134b0>
   24d2c:	bl	1170c <__ctype_b_loc@plt>
   24d30:	ldr	r0, [r0]
   24d34:	ldr	lr, [sp, #24]
   24d38:	add	r0, r0, lr, lsl #1
   24d3c:	ldrh	r0, [r0]
   24d40:	and	r0, r0, #256	; 0x100
   24d44:	cmp	r0, #0
   24d48:	beq	24d64 <ftello64@plt+0x1349c>
   24d4c:	ldr	r0, [fp, #-12]
   24d50:	ldr	r1, [fp, #-8]
   24d54:	ldr	r2, [sp, #24]
   24d58:	add	r1, r1, r2
   24d5c:	ldrb	r1, [r1]
   24d60:	bl	23dec <ftello64@plt+0x12524>
   24d64:	b	24d68 <ftello64@plt+0x134a0>
   24d68:	ldr	r0, [sp, #24]
   24d6c:	add	r0, r0, #1
   24d70:	str	r0, [sp, #24]
   24d74:	b	24d20 <ftello64@plt+0x13458>
   24d78:	b	24dd4 <ftello64@plt+0x1350c>
   24d7c:	movw	r0, #0
   24d80:	str	r0, [sp, #24]
   24d84:	ldr	r0, [sp, #24]
   24d88:	cmp	r0, #256	; 0x100
   24d8c:	bge	24dd0 <ftello64@plt+0x13508>
   24d90:	bl	1170c <__ctype_b_loc@plt>
   24d94:	ldr	r0, [r0]
   24d98:	ldr	lr, [sp, #24]
   24d9c:	add	r0, r0, lr, lsl #1
   24da0:	ldrh	r0, [r0]
   24da4:	and	r0, r0, #256	; 0x100
   24da8:	cmp	r0, #0
   24dac:	beq	24dbc <ftello64@plt+0x134f4>
   24db0:	ldr	r0, [fp, #-12]
   24db4:	ldr	r1, [sp, #24]
   24db8:	bl	23dec <ftello64@plt+0x12524>
   24dbc:	b	24dc0 <ftello64@plt+0x134f8>
   24dc0:	ldr	r0, [sp, #24]
   24dc4:	add	r0, r0, #1
   24dc8:	str	r0, [sp, #24]
   24dcc:	b	24d84 <ftello64@plt+0x134bc>
   24dd0:	b	24dd4 <ftello64@plt+0x1350c>
   24dd4:	b	24dd8 <ftello64@plt+0x13510>
   24dd8:	b	251b8 <ftello64@plt+0x138f0>
   24ddc:	ldr	r0, [sp, #20]
   24de0:	movw	r1, #63502	; 0xf80e
   24de4:	movt	r1, #3
   24de8:	bl	11538 <strcmp@plt>
   24dec:	cmp	r0, #0
   24df0:	bne	24ecc <ftello64@plt+0x13604>
   24df4:	b	24df8 <ftello64@plt+0x13530>
   24df8:	ldr	r0, [fp, #-8]
   24dfc:	movw	r1, #0
   24e00:	cmp	r0, r1
   24e04:	beq	24e6c <ftello64@plt+0x135a4>
   24e08:	movw	r0, #0
   24e0c:	str	r0, [sp, #24]
   24e10:	ldr	r0, [sp, #24]
   24e14:	cmp	r0, #256	; 0x100
   24e18:	bge	24e68 <ftello64@plt+0x135a0>
   24e1c:	bl	1170c <__ctype_b_loc@plt>
   24e20:	ldr	r0, [r0]
   24e24:	ldr	lr, [sp, #24]
   24e28:	add	r0, r0, lr, lsl #1
   24e2c:	ldrh	r0, [r0]
   24e30:	and	r0, r0, #1
   24e34:	cmp	r0, #0
   24e38:	beq	24e54 <ftello64@plt+0x1358c>
   24e3c:	ldr	r0, [fp, #-12]
   24e40:	ldr	r1, [fp, #-8]
   24e44:	ldr	r2, [sp, #24]
   24e48:	add	r1, r1, r2
   24e4c:	ldrb	r1, [r1]
   24e50:	bl	23dec <ftello64@plt+0x12524>
   24e54:	b	24e58 <ftello64@plt+0x13590>
   24e58:	ldr	r0, [sp, #24]
   24e5c:	add	r0, r0, #1
   24e60:	str	r0, [sp, #24]
   24e64:	b	24e10 <ftello64@plt+0x13548>
   24e68:	b	24ec4 <ftello64@plt+0x135fc>
   24e6c:	movw	r0, #0
   24e70:	str	r0, [sp, #24]
   24e74:	ldr	r0, [sp, #24]
   24e78:	cmp	r0, #256	; 0x100
   24e7c:	bge	24ec0 <ftello64@plt+0x135f8>
   24e80:	bl	1170c <__ctype_b_loc@plt>
   24e84:	ldr	r0, [r0]
   24e88:	ldr	lr, [sp, #24]
   24e8c:	add	r0, r0, lr, lsl #1
   24e90:	ldrh	r0, [r0]
   24e94:	and	r0, r0, #1
   24e98:	cmp	r0, #0
   24e9c:	beq	24eac <ftello64@plt+0x135e4>
   24ea0:	ldr	r0, [fp, #-12]
   24ea4:	ldr	r1, [sp, #24]
   24ea8:	bl	23dec <ftello64@plt+0x12524>
   24eac:	b	24eb0 <ftello64@plt+0x135e8>
   24eb0:	ldr	r0, [sp, #24]
   24eb4:	add	r0, r0, #1
   24eb8:	str	r0, [sp, #24]
   24ebc:	b	24e74 <ftello64@plt+0x135ac>
   24ec0:	b	24ec4 <ftello64@plt+0x135fc>
   24ec4:	b	24ec8 <ftello64@plt+0x13600>
   24ec8:	b	251b4 <ftello64@plt+0x138ec>
   24ecc:	ldr	r0, [sp, #20]
   24ed0:	movw	r1, #63508	; 0xf814
   24ed4:	movt	r1, #3
   24ed8:	bl	11538 <strcmp@plt>
   24edc:	cmp	r0, #0
   24ee0:	bne	24fbc <ftello64@plt+0x136f4>
   24ee4:	b	24ee8 <ftello64@plt+0x13620>
   24ee8:	ldr	r0, [fp, #-8]
   24eec:	movw	r1, #0
   24ef0:	cmp	r0, r1
   24ef4:	beq	24f5c <ftello64@plt+0x13694>
   24ef8:	movw	r0, #0
   24efc:	str	r0, [sp, #24]
   24f00:	ldr	r0, [sp, #24]
   24f04:	cmp	r0, #256	; 0x100
   24f08:	bge	24f58 <ftello64@plt+0x13690>
   24f0c:	bl	1170c <__ctype_b_loc@plt>
   24f10:	ldr	r0, [r0]
   24f14:	ldr	lr, [sp, #24]
   24f18:	add	r0, r0, lr, lsl #1
   24f1c:	ldrh	r0, [r0]
   24f20:	and	r0, r0, #32768	; 0x8000
   24f24:	cmp	r0, #0
   24f28:	beq	24f44 <ftello64@plt+0x1367c>
   24f2c:	ldr	r0, [fp, #-12]
   24f30:	ldr	r1, [fp, #-8]
   24f34:	ldr	r2, [sp, #24]
   24f38:	add	r1, r1, r2
   24f3c:	ldrb	r1, [r1]
   24f40:	bl	23dec <ftello64@plt+0x12524>
   24f44:	b	24f48 <ftello64@plt+0x13680>
   24f48:	ldr	r0, [sp, #24]
   24f4c:	add	r0, r0, #1
   24f50:	str	r0, [sp, #24]
   24f54:	b	24f00 <ftello64@plt+0x13638>
   24f58:	b	24fb4 <ftello64@plt+0x136ec>
   24f5c:	movw	r0, #0
   24f60:	str	r0, [sp, #24]
   24f64:	ldr	r0, [sp, #24]
   24f68:	cmp	r0, #256	; 0x100
   24f6c:	bge	24fb0 <ftello64@plt+0x136e8>
   24f70:	bl	1170c <__ctype_b_loc@plt>
   24f74:	ldr	r0, [r0]
   24f78:	ldr	lr, [sp, #24]
   24f7c:	add	r0, r0, lr, lsl #1
   24f80:	ldrh	r0, [r0]
   24f84:	and	r0, r0, #32768	; 0x8000
   24f88:	cmp	r0, #0
   24f8c:	beq	24f9c <ftello64@plt+0x136d4>
   24f90:	ldr	r0, [fp, #-12]
   24f94:	ldr	r1, [sp, #24]
   24f98:	bl	23dec <ftello64@plt+0x12524>
   24f9c:	b	24fa0 <ftello64@plt+0x136d8>
   24fa0:	ldr	r0, [sp, #24]
   24fa4:	add	r0, r0, #1
   24fa8:	str	r0, [sp, #24]
   24fac:	b	24f64 <ftello64@plt+0x1369c>
   24fb0:	b	24fb4 <ftello64@plt+0x136ec>
   24fb4:	b	24fb8 <ftello64@plt+0x136f0>
   24fb8:	b	251b0 <ftello64@plt+0x138e8>
   24fbc:	ldr	r0, [sp, #20]
   24fc0:	movw	r1, #63514	; 0xf81a
   24fc4:	movt	r1, #3
   24fc8:	bl	11538 <strcmp@plt>
   24fcc:	cmp	r0, #0
   24fd0:	bne	250ac <ftello64@plt+0x137e4>
   24fd4:	b	24fd8 <ftello64@plt+0x13710>
   24fd8:	ldr	r0, [fp, #-8]
   24fdc:	movw	r1, #0
   24fe0:	cmp	r0, r1
   24fe4:	beq	2504c <ftello64@plt+0x13784>
   24fe8:	movw	r0, #0
   24fec:	str	r0, [sp, #24]
   24ff0:	ldr	r0, [sp, #24]
   24ff4:	cmp	r0, #256	; 0x100
   24ff8:	bge	25048 <ftello64@plt+0x13780>
   24ffc:	bl	1170c <__ctype_b_loc@plt>
   25000:	ldr	r0, [r0]
   25004:	ldr	lr, [sp, #24]
   25008:	add	r0, r0, lr, lsl #1
   2500c:	ldrh	r0, [r0]
   25010:	and	r0, r0, #4
   25014:	cmp	r0, #0
   25018:	beq	25034 <ftello64@plt+0x1376c>
   2501c:	ldr	r0, [fp, #-12]
   25020:	ldr	r1, [fp, #-8]
   25024:	ldr	r2, [sp, #24]
   25028:	add	r1, r1, r2
   2502c:	ldrb	r1, [r1]
   25030:	bl	23dec <ftello64@plt+0x12524>
   25034:	b	25038 <ftello64@plt+0x13770>
   25038:	ldr	r0, [sp, #24]
   2503c:	add	r0, r0, #1
   25040:	str	r0, [sp, #24]
   25044:	b	24ff0 <ftello64@plt+0x13728>
   25048:	b	250a4 <ftello64@plt+0x137dc>
   2504c:	movw	r0, #0
   25050:	str	r0, [sp, #24]
   25054:	ldr	r0, [sp, #24]
   25058:	cmp	r0, #256	; 0x100
   2505c:	bge	250a0 <ftello64@plt+0x137d8>
   25060:	bl	1170c <__ctype_b_loc@plt>
   25064:	ldr	r0, [r0]
   25068:	ldr	lr, [sp, #24]
   2506c:	add	r0, r0, lr, lsl #1
   25070:	ldrh	r0, [r0]
   25074:	and	r0, r0, #4
   25078:	cmp	r0, #0
   2507c:	beq	2508c <ftello64@plt+0x137c4>
   25080:	ldr	r0, [fp, #-12]
   25084:	ldr	r1, [sp, #24]
   25088:	bl	23dec <ftello64@plt+0x12524>
   2508c:	b	25090 <ftello64@plt+0x137c8>
   25090:	ldr	r0, [sp, #24]
   25094:	add	r0, r0, #1
   25098:	str	r0, [sp, #24]
   2509c:	b	25054 <ftello64@plt+0x1378c>
   250a0:	b	250a4 <ftello64@plt+0x137dc>
   250a4:	b	250a8 <ftello64@plt+0x137e0>
   250a8:	b	251ac <ftello64@plt+0x138e4>
   250ac:	ldr	r0, [sp, #20]
   250b0:	movw	r1, #63520	; 0xf820
   250b4:	movt	r1, #3
   250b8:	bl	11538 <strcmp@plt>
   250bc:	cmp	r0, #0
   250c0:	bne	2519c <ftello64@plt+0x138d4>
   250c4:	b	250c8 <ftello64@plt+0x13800>
   250c8:	ldr	r0, [fp, #-8]
   250cc:	movw	r1, #0
   250d0:	cmp	r0, r1
   250d4:	beq	2513c <ftello64@plt+0x13874>
   250d8:	movw	r0, #0
   250dc:	str	r0, [sp, #24]
   250e0:	ldr	r0, [sp, #24]
   250e4:	cmp	r0, #256	; 0x100
   250e8:	bge	25138 <ftello64@plt+0x13870>
   250ec:	bl	1170c <__ctype_b_loc@plt>
   250f0:	ldr	r0, [r0]
   250f4:	ldr	lr, [sp, #24]
   250f8:	add	r0, r0, lr, lsl #1
   250fc:	ldrh	r0, [r0]
   25100:	and	r0, r0, #4096	; 0x1000
   25104:	cmp	r0, #0
   25108:	beq	25124 <ftello64@plt+0x1385c>
   2510c:	ldr	r0, [fp, #-12]
   25110:	ldr	r1, [fp, #-8]
   25114:	ldr	r2, [sp, #24]
   25118:	add	r1, r1, r2
   2511c:	ldrb	r1, [r1]
   25120:	bl	23dec <ftello64@plt+0x12524>
   25124:	b	25128 <ftello64@plt+0x13860>
   25128:	ldr	r0, [sp, #24]
   2512c:	add	r0, r0, #1
   25130:	str	r0, [sp, #24]
   25134:	b	250e0 <ftello64@plt+0x13818>
   25138:	b	25194 <ftello64@plt+0x138cc>
   2513c:	movw	r0, #0
   25140:	str	r0, [sp, #24]
   25144:	ldr	r0, [sp, #24]
   25148:	cmp	r0, #256	; 0x100
   2514c:	bge	25190 <ftello64@plt+0x138c8>
   25150:	bl	1170c <__ctype_b_loc@plt>
   25154:	ldr	r0, [r0]
   25158:	ldr	lr, [sp, #24]
   2515c:	add	r0, r0, lr, lsl #1
   25160:	ldrh	r0, [r0]
   25164:	and	r0, r0, #4096	; 0x1000
   25168:	cmp	r0, #0
   2516c:	beq	2517c <ftello64@plt+0x138b4>
   25170:	ldr	r0, [fp, #-12]
   25174:	ldr	r1, [sp, #24]
   25178:	bl	23dec <ftello64@plt+0x12524>
   2517c:	b	25180 <ftello64@plt+0x138b8>
   25180:	ldr	r0, [sp, #24]
   25184:	add	r0, r0, #1
   25188:	str	r0, [sp, #24]
   2518c:	b	25144 <ftello64@plt+0x1387c>
   25190:	b	25194 <ftello64@plt+0x138cc>
   25194:	b	25198 <ftello64@plt+0x138d0>
   25198:	b	251a8 <ftello64@plt+0x138e0>
   2519c:	movw	r0, #4
   251a0:	str	r0, [fp, #-4]
   251a4:	b	251dc <ftello64@plt+0x13914>
   251a8:	b	251ac <ftello64@plt+0x138e4>
   251ac:	b	251b0 <ftello64@plt+0x138e8>
   251b0:	b	251b4 <ftello64@plt+0x138ec>
   251b4:	b	251b8 <ftello64@plt+0x138f0>
   251b8:	b	251bc <ftello64@plt+0x138f4>
   251bc:	b	251c0 <ftello64@plt+0x138f8>
   251c0:	b	251c4 <ftello64@plt+0x138fc>
   251c4:	b	251c8 <ftello64@plt+0x13900>
   251c8:	b	251cc <ftello64@plt+0x13904>
   251cc:	b	251d0 <ftello64@plt+0x13908>
   251d0:	b	251d4 <ftello64@plt+0x1390c>
   251d4:	movw	r0, #0
   251d8:	str	r0, [fp, #-4]
   251dc:	ldr	r0, [fp, #-4]
   251e0:	mov	sp, fp
   251e4:	pop	{fp, pc}
   251e8:	sub	sp, sp, #8
   251ec:	str	r0, [sp, #4]
   251f0:	movw	r0, #0
   251f4:	str	r0, [sp]
   251f8:	ldr	r0, [sp]
   251fc:	cmp	r0, #8
   25200:	bge	25228 <ftello64@plt+0x13960>
   25204:	ldr	r0, [sp, #4]
   25208:	ldr	r1, [sp]
   2520c:	ldr	r1, [r0, r1, lsl #2]!
   25210:	mvn	r1, r1
   25214:	str	r1, [r0]
   25218:	ldr	r0, [sp]
   2521c:	add	r0, r0, #1
   25220:	str	r0, [sp]
   25224:	b	251f8 <ftello64@plt+0x13930>
   25228:	add	sp, sp, #8
   2522c:	bx	lr
   25230:	sub	sp, sp, #12
   25234:	str	r0, [sp, #8]
   25238:	str	r1, [sp, #4]
   2523c:	movw	r0, #0
   25240:	str	r0, [sp]
   25244:	ldr	r0, [sp]
   25248:	cmp	r0, #8
   2524c:	bge	25280 <ftello64@plt+0x139b8>
   25250:	ldr	r0, [sp, #4]
   25254:	ldr	r1, [sp]
   25258:	ldr	r0, [r0, r1, lsl #2]
   2525c:	ldr	r2, [sp, #8]
   25260:	add	r1, r2, r1, lsl #2
   25264:	ldr	r2, [r1]
   25268:	and	r0, r2, r0
   2526c:	str	r0, [r1]
   25270:	ldr	r0, [sp]
   25274:	add	r0, r0, #1
   25278:	str	r0, [sp]
   2527c:	b	25244 <ftello64@plt+0x1397c>
   25280:	add	sp, sp, #12
   25284:	bx	lr
   25288:	sub	sp, sp, #16
   2528c:	str	r0, [sp, #8]
   25290:	str	r1, [sp, #4]
   25294:	ldr	r0, [sp, #8]
   25298:	ldr	r0, [r0, #80]	; 0x50
   2529c:	cmp	r0, #1
   252a0:	bne	252b0 <ftello64@plt+0x139e8>
   252a4:	movw	r0, #1
   252a8:	str	r0, [sp, #12]
   252ac:	b	25318 <ftello64@plt+0x13a50>
   252b0:	movw	r0, #1
   252b4:	str	r0, [sp]
   252b8:	ldr	r0, [sp, #4]
   252bc:	ldr	r1, [sp]
   252c0:	add	r0, r0, r1
   252c4:	ldr	r1, [sp, #8]
   252c8:	ldr	r1, [r1, #28]
   252cc:	cmp	r0, r1
   252d0:	bge	25310 <ftello64@plt+0x13a48>
   252d4:	ldr	r0, [sp, #8]
   252d8:	ldr	r0, [r0, #8]
   252dc:	ldr	r1, [sp, #4]
   252e0:	ldr	r2, [sp]
   252e4:	add	r1, r1, r2
   252e8:	add	r0, r0, r1, lsl #2
   252ec:	ldr	r0, [r0]
   252f0:	cmn	r0, #1
   252f4:	beq	252fc <ftello64@plt+0x13a34>
   252f8:	b	25310 <ftello64@plt+0x13a48>
   252fc:	b	25300 <ftello64@plt+0x13a38>
   25300:	ldr	r0, [sp]
   25304:	add	r0, r0, #1
   25308:	str	r0, [sp]
   2530c:	b	252b8 <ftello64@plt+0x139f0>
   25310:	ldr	r0, [sp]
   25314:	str	r0, [sp, #12]
   25318:	ldr	r0, [sp, #12]
   2531c:	add	sp, sp, #16
   25320:	bx	lr
   25324:	push	{fp, lr}
   25328:	mov	fp, sp
   2532c:	sub	sp, sp, #32
   25330:	str	r0, [fp, #-8]
   25334:	str	r1, [fp, #-12]
   25338:	str	r2, [sp, #16]
   2533c:	ldr	r0, [sp, #16]
   25340:	ldrb	r0, [r0]
   25344:	strb	r0, [sp, #14]
   25348:	movw	r0, #0
   2534c:	str	r0, [sp, #8]
   25350:	ldr	r0, [fp, #-12]
   25354:	ldr	r0, [r0, #56]	; 0x38
   25358:	ldr	r1, [fp, #-12]
   2535c:	ldr	r1, [r1, #40]	; 0x28
   25360:	cmp	r0, r1
   25364:	bgt	25374 <ftello64@plt+0x13aac>
   25368:	movw	r0, #7
   2536c:	str	r0, [fp, #-4]
   25370:	b	254f8 <ftello64@plt+0x13c30>
   25374:	b	25378 <ftello64@plt+0x13ab0>
   25378:	ldr	r0, [sp, #8]
   2537c:	cmp	r0, #32
   25380:	blt	25390 <ftello64@plt+0x13ac8>
   25384:	movw	r0, #7
   25388:	str	r0, [fp, #-4]
   2538c:	b	254f8 <ftello64@plt+0x13c30>
   25390:	ldr	r0, [sp, #16]
   25394:	ldr	r0, [r0, #4]
   25398:	and	r0, r0, #255	; 0xff
   2539c:	cmp	r0, #30
   253a0:	bne	253b4 <ftello64@plt+0x13aec>
   253a4:	ldr	r0, [fp, #-12]
   253a8:	bl	25504 <ftello64@plt+0x13c3c>
   253ac:	strb	r0, [sp, #15]
   253b0:	b	253d8 <ftello64@plt+0x13b10>
   253b4:	ldr	r0, [fp, #-12]
   253b8:	ldr	r0, [r0, #4]
   253bc:	ldr	r1, [fp, #-12]
   253c0:	ldr	r2, [r1, #40]	; 0x28
   253c4:	add	r3, r2, #1
   253c8:	str	r3, [r1, #40]	; 0x28
   253cc:	add	r0, r0, r2
   253d0:	ldrb	r0, [r0]
   253d4:	strb	r0, [sp, #15]
   253d8:	ldr	r0, [fp, #-12]
   253dc:	ldr	r0, [r0, #56]	; 0x38
   253e0:	ldr	r1, [fp, #-12]
   253e4:	ldr	r1, [r1, #40]	; 0x28
   253e8:	cmp	r0, r1
   253ec:	bgt	253fc <ftello64@plt+0x13b34>
   253f0:	movw	r0, #7
   253f4:	str	r0, [fp, #-4]
   253f8:	b	254f8 <ftello64@plt+0x13c30>
   253fc:	ldrb	r0, [sp, #15]
   25400:	ldrb	r1, [sp, #14]
   25404:	cmp	r0, r1
   25408:	bne	25434 <ftello64@plt+0x13b6c>
   2540c:	ldr	r0, [fp, #-12]
   25410:	ldr	r0, [r0, #4]
   25414:	ldr	r1, [fp, #-12]
   25418:	ldr	r1, [r1, #40]	; 0x28
   2541c:	add	r1, r1, #0
   25420:	add	r0, r0, r1
   25424:	ldrb	r0, [r0]
   25428:	cmp	r0, #93	; 0x5d
   2542c:	bne	25434 <ftello64@plt+0x13b6c>
   25430:	b	2545c <ftello64@plt+0x13b94>
   25434:	ldrb	r0, [sp, #15]
   25438:	ldr	r1, [fp, #-8]
   2543c:	ldr	r1, [r1, #4]
   25440:	ldr	r2, [sp, #8]
   25444:	add	r1, r1, r2
   25448:	strb	r0, [r1]
   2544c:	ldr	r0, [sp, #8]
   25450:	add	r0, r0, #1
   25454:	str	r0, [sp, #8]
   25458:	b	25378 <ftello64@plt+0x13ab0>
   2545c:	ldr	r0, [fp, #-12]
   25460:	ldr	r1, [r0, #40]	; 0x28
   25464:	add	r1, r1, #1
   25468:	str	r1, [r0, #40]	; 0x28
   2546c:	ldr	r0, [fp, #-8]
   25470:	ldr	r0, [r0, #4]
   25474:	ldr	r1, [sp, #8]
   25478:	mov	r2, #0
   2547c:	strb	r2, [r0, r1]
   25480:	ldr	r0, [sp, #16]
   25484:	ldrb	r0, [r0, #4]
   25488:	mov	r1, r0
   2548c:	cmp	r0, #26
   25490:	str	r1, [sp, #4]
   25494:	beq	254bc <ftello64@plt+0x13bf4>
   25498:	b	2549c <ftello64@plt+0x13bd4>
   2549c:	ldr	r0, [sp, #4]
   254a0:	cmp	r0, #28
   254a4:	beq	254cc <ftello64@plt+0x13c04>
   254a8:	b	254ac <ftello64@plt+0x13be4>
   254ac:	ldr	r0, [sp, #4]
   254b0:	cmp	r0, #30
   254b4:	beq	254dc <ftello64@plt+0x13c14>
   254b8:	b	254ec <ftello64@plt+0x13c24>
   254bc:	ldr	r0, [fp, #-8]
   254c0:	movw	r1, #3
   254c4:	str	r1, [r0]
   254c8:	b	254f0 <ftello64@plt+0x13c28>
   254cc:	ldr	r0, [fp, #-8]
   254d0:	movw	r1, #2
   254d4:	str	r1, [r0]
   254d8:	b	254f0 <ftello64@plt+0x13c28>
   254dc:	ldr	r0, [fp, #-8]
   254e0:	movw	r1, #4
   254e4:	str	r1, [r0]
   254e8:	b	254f0 <ftello64@plt+0x13c28>
   254ec:	b	254f0 <ftello64@plt+0x13c28>
   254f0:	movw	r0, #0
   254f4:	str	r0, [fp, #-4]
   254f8:	ldr	r0, [fp, #-4]
   254fc:	mov	sp, fp
   25500:	pop	{fp, pc}
   25504:	push	{fp, lr}
   25508:	mov	fp, sp
   2550c:	sub	sp, sp, #16
   25510:	str	r0, [sp, #8]
   25514:	ldr	r0, [sp, #8]
   25518:	ldrsb	r0, [r0, #75]	; 0x4b
   2551c:	cmp	r0, #0
   25520:	movw	r0, #0
   25524:	movne	r0, #1
   25528:	mvn	r1, #0
   2552c:	eor	r0, r0, r1
   25530:	tst	r0, #1
   25534:	beq	25560 <ftello64@plt+0x13c98>
   25538:	ldr	r0, [sp, #8]
   2553c:	ldr	r0, [r0, #4]
   25540:	ldr	r1, [sp, #8]
   25544:	ldr	r2, [r1, #40]	; 0x28
   25548:	add	r3, r2, #1
   2554c:	str	r3, [r1, #40]	; 0x28
   25550:	add	r0, r0, r2
   25554:	ldrb	r0, [r0]
   25558:	strb	r0, [fp, #-1]
   2555c:	b	256a0 <ftello64@plt+0x13dd8>
   25560:	ldr	r0, [sp, #8]
   25564:	ldrsb	r0, [r0, #76]	; 0x4c
   25568:	cmp	r0, #0
   2556c:	beq	25670 <ftello64@plt+0x13da8>
   25570:	ldr	r0, [sp, #8]
   25574:	ldr	r0, [r0, #40]	; 0x28
   25578:	ldr	r1, [sp, #8]
   2557c:	ldr	r1, [r1, #28]
   25580:	cmp	r0, r1
   25584:	beq	255cc <ftello64@plt+0x13d04>
   25588:	ldr	r0, [sp, #8]
   2558c:	ldr	r1, [r0, #8]
   25590:	ldr	r0, [r0, #40]	; 0x28
   25594:	add	r0, r1, r0, lsl #2
   25598:	ldr	r0, [r0]
   2559c:	cmn	r0, #1
   255a0:	bne	255cc <ftello64@plt+0x13d04>
   255a4:	ldr	r0, [sp, #8]
   255a8:	ldr	r0, [r0, #4]
   255ac:	ldr	r1, [sp, #8]
   255b0:	ldr	r2, [r1, #40]	; 0x28
   255b4:	add	r3, r2, #1
   255b8:	str	r3, [r1, #40]	; 0x28
   255bc:	add	r0, r0, r2
   255c0:	ldrb	r0, [r0]
   255c4:	strb	r0, [fp, #-1]
   255c8:	b	256a0 <ftello64@plt+0x13dd8>
   255cc:	ldr	r0, [sp, #8]
   255d0:	ldr	r1, [r0, #12]
   255d4:	ldr	r0, [r0, #40]	; 0x28
   255d8:	add	r0, r1, r0, lsl #2
   255dc:	ldr	r0, [r0]
   255e0:	str	r0, [sp, #4]
   255e4:	ldr	r0, [sp, #8]
   255e8:	ldr	r0, [r0]
   255ec:	ldr	r1, [sp, #8]
   255f0:	ldr	r1, [r1, #24]
   255f4:	ldr	r2, [sp, #4]
   255f8:	add	r1, r1, r2
   255fc:	add	r0, r0, r1
   25600:	ldrb	r0, [r0]
   25604:	str	r0, [sp]
   25608:	ldr	r0, [sp]
   2560c:	mvn	r1, #127	; 0x7f
   25610:	and	r0, r0, r1
   25614:	cmp	r0, #0
   25618:	beq	25644 <ftello64@plt+0x13d7c>
   2561c:	ldr	r0, [sp, #8]
   25620:	ldr	r0, [r0, #4]
   25624:	ldr	r1, [sp, #8]
   25628:	ldr	r2, [r1, #40]	; 0x28
   2562c:	add	r3, r2, #1
   25630:	str	r3, [r1, #40]	; 0x28
   25634:	add	r0, r0, r2
   25638:	ldrb	r0, [r0]
   2563c:	strb	r0, [fp, #-1]
   25640:	b	256a0 <ftello64@plt+0x13dd8>
   25644:	ldr	r0, [sp, #8]
   25648:	ldr	r1, [sp, #8]
   2564c:	ldr	r1, [r1, #40]	; 0x28
   25650:	bl	25288 <ftello64@plt+0x139c0>
   25654:	ldr	r1, [sp, #8]
   25658:	ldr	lr, [r1, #40]	; 0x28
   2565c:	add	r0, lr, r0
   25660:	str	r0, [r1, #40]	; 0x28
   25664:	ldr	r0, [sp]
   25668:	strb	r0, [fp, #-1]
   2566c:	b	256a0 <ftello64@plt+0x13dd8>
   25670:	ldr	r0, [sp, #8]
   25674:	ldr	r0, [r0]
   25678:	ldr	r1, [sp, #8]
   2567c:	ldr	r1, [r1, #24]
   25680:	ldr	r2, [sp, #8]
   25684:	ldr	r3, [r2, #40]	; 0x28
   25688:	add	ip, r3, #1
   2568c:	str	ip, [r2, #40]	; 0x28
   25690:	add	r1, r1, r3
   25694:	add	r0, r0, r1
   25698:	ldrb	r0, [r0]
   2569c:	strb	r0, [fp, #-1]
   256a0:	ldrb	r0, [fp, #-1]
   256a4:	mov	sp, fp
   256a8:	pop	{fp, pc}
   256ac:	push	{fp, lr}
   256b0:	mov	fp, sp
   256b4:	sub	sp, sp, #16
   256b8:	strb	r0, [fp, #-1]
   256bc:	str	r1, [sp, #8]
   256c0:	ldr	r0, [sp, #8]
   256c4:	ldr	r0, [r0, #92]	; 0x5c
   256c8:	cmp	r0, #1
   256cc:	ble	256e0 <ftello64@plt+0x13e18>
   256d0:	ldrb	r0, [fp, #-1]
   256d4:	bl	1179c <btowc@plt>
   256d8:	str	r0, [sp, #4]
   256dc:	b	256e8 <ftello64@plt+0x13e20>
   256e0:	ldrb	r0, [fp, #-1]
   256e4:	str	r0, [sp, #4]
   256e8:	ldr	r0, [sp, #4]
   256ec:	mov	sp, fp
   256f0:	pop	{fp, pc}
   256f4:	push	{fp, lr}
   256f8:	mov	fp, sp
   256fc:	sub	sp, sp, #40	; 0x28
   25700:	str	r0, [fp, #-8]
   25704:	str	r1, [fp, #-12]
   25708:	str	r2, [fp, #-16]
   2570c:	mvn	r0, #0
   25710:	str	r0, [sp, #20]
   25714:	ldr	r0, [fp, #-12]
   25718:	ldr	r1, [fp, #-8]
   2571c:	ldr	r2, [fp, #-16]
   25720:	bl	1ffbc <ftello64@plt+0xe6f4>
   25724:	ldr	r0, [fp, #-12]
   25728:	ldrb	r0, [r0]
   2572c:	strb	r0, [sp, #19]
   25730:	ldr	r0, [fp, #-12]
   25734:	ldr	r0, [r0, #4]
   25738:	and	r0, r0, #255	; 0xff
   2573c:	cmp	r0, #2
   25740:	bne	25750 <ftello64@plt+0x13e88>
   25744:	mvn	r0, #1
   25748:	str	r0, [fp, #-4]
   2574c:	b	25848 <ftello64@plt+0x13f80>
   25750:	ldr	r0, [fp, #-12]
   25754:	ldr	r0, [r0, #4]
   25758:	and	r0, r0, #255	; 0xff
   2575c:	cmp	r0, #24
   25760:	beq	25770 <ftello64@plt+0x13ea8>
   25764:	ldrb	r0, [sp, #19]
   25768:	cmp	r0, #44	; 0x2c
   2576c:	bne	25774 <ftello64@plt+0x13eac>
   25770:	b	25840 <ftello64@plt+0x13f78>
   25774:	ldr	r0, [fp, #-12]
   25778:	ldr	r0, [r0, #4]
   2577c:	and	r0, r0, #255	; 0xff
   25780:	cmp	r0, #1
   25784:	bne	257b0 <ftello64@plt+0x13ee8>
   25788:	ldrb	r0, [sp, #19]
   2578c:	cmp	r0, #48	; 0x30
   25790:	blt	257b0 <ftello64@plt+0x13ee8>
   25794:	ldrb	r0, [sp, #19]
   25798:	movw	r1, #57	; 0x39
   2579c:	cmp	r1, r0
   257a0:	blt	257b0 <ftello64@plt+0x13ee8>
   257a4:	ldr	r0, [sp, #20]
   257a8:	cmn	r0, #2
   257ac:	bne	257bc <ftello64@plt+0x13ef4>
   257b0:	mvn	r0, #1
   257b4:	str	r0, [sp, #12]
   257b8:	b	25834 <ftello64@plt+0x13f6c>
   257bc:	ldr	r0, [sp, #20]
   257c0:	cmn	r0, #1
   257c4:	bne	257d8 <ftello64@plt+0x13f10>
   257c8:	ldrb	r0, [sp, #19]
   257cc:	sub	r0, r0, #48	; 0x30
   257d0:	str	r0, [sp, #8]
   257d4:	b	2582c <ftello64@plt+0x13f64>
   257d8:	ldr	r0, [sp, #20]
   257dc:	movw	r1, #10
   257e0:	mul	r0, r0, r1
   257e4:	ldrb	r1, [sp, #19]
   257e8:	add	r0, r0, r1
   257ec:	sub	r0, r0, #48	; 0x30
   257f0:	movw	r1, #32768	; 0x8000
   257f4:	cmp	r1, r0
   257f8:	bge	25808 <ftello64@plt+0x13f40>
   257fc:	movw	r0, #32768	; 0x8000
   25800:	str	r0, [sp, #4]
   25804:	b	25824 <ftello64@plt+0x13f5c>
   25808:	ldr	r0, [sp, #20]
   2580c:	movw	r1, #10
   25810:	mul	r0, r0, r1
   25814:	ldrb	r1, [sp, #19]
   25818:	add	r0, r0, r1
   2581c:	sub	r0, r0, #48	; 0x30
   25820:	str	r0, [sp, #4]
   25824:	ldr	r0, [sp, #4]
   25828:	str	r0, [sp, #8]
   2582c:	ldr	r0, [sp, #8]
   25830:	str	r0, [sp, #12]
   25834:	ldr	r0, [sp, #12]
   25838:	str	r0, [sp, #20]
   2583c:	b	25714 <ftello64@plt+0x13e4c>
   25840:	ldr	r0, [sp, #20]
   25844:	str	r0, [fp, #-4]
   25848:	ldr	r0, [fp, #-4]
   2584c:	mov	sp, fp
   25850:	pop	{fp, pc}
   25854:	push	{fp, lr}
   25858:	mov	fp, sp
   2585c:	sub	sp, sp, #40	; 0x28
   25860:	str	r0, [fp, #-8]
   25864:	str	r1, [fp, #-12]
   25868:	add	r0, sp, #20
   2586c:	str	r0, [sp, #16]
   25870:	ldr	r0, [fp, #-8]
   25874:	ldr	r0, [r0]
   25878:	str	r0, [sp, #12]
   2587c:	ldr	r0, [fp, #-8]
   25880:	str	r0, [fp, #-16]
   25884:	ldr	r0, [fp, #-12]
   25888:	ldr	r1, [fp, #-16]
   2588c:	add	r3, r1, #20
   25890:	movw	r1, #0
   25894:	str	r1, [sp, #4]
   25898:	ldr	r2, [sp, #4]
   2589c:	bl	222e4 <ftello64@plt+0x10a1c>
   258a0:	ldr	r1, [sp, #16]
   258a4:	str	r0, [r1]
   258a8:	ldr	r0, [sp, #16]
   258ac:	ldr	r0, [r0]
   258b0:	movw	r1, #0
   258b4:	cmp	r0, r1
   258b8:	bne	258c8 <ftello64@plt+0x14000>
   258bc:	movw	r0, #0
   258c0:	str	r0, [fp, #-4]
   258c4:	b	259d8 <ftello64@plt+0x14110>
   258c8:	ldr	r0, [sp, #12]
   258cc:	ldr	r1, [sp, #16]
   258d0:	ldr	r1, [r1]
   258d4:	str	r0, [r1]
   258d8:	ldr	r0, [sp, #16]
   258dc:	ldr	r0, [r0]
   258e0:	ldr	r1, [r0, #24]
   258e4:	mvn	r2, #262144	; 0x40000
   258e8:	and	r1, r1, r2
   258ec:	orr	r1, r1, #262144	; 0x40000
   258f0:	str	r1, [r0, #24]
   258f4:	ldr	r0, [sp, #16]
   258f8:	ldr	r0, [r0]
   258fc:	str	r0, [sp, #12]
   25900:	ldr	r0, [fp, #-16]
   25904:	ldr	r0, [r0, #4]
   25908:	movw	r1, #0
   2590c:	cmp	r0, r1
   25910:	beq	25930 <ftello64@plt+0x14068>
   25914:	ldr	r0, [fp, #-16]
   25918:	ldr	r0, [r0, #4]
   2591c:	str	r0, [fp, #-16]
   25920:	ldr	r0, [sp, #12]
   25924:	add	r0, r0, #4
   25928:	str	r0, [sp, #16]
   2592c:	b	259d4 <ftello64@plt+0x1410c>
   25930:	movw	r0, #0
   25934:	str	r0, [sp, #8]
   25938:	ldr	r0, [fp, #-16]
   2593c:	ldr	r0, [r0, #8]
   25940:	ldr	r1, [sp, #8]
   25944:	cmp	r0, r1
   25948:	movw	r0, #1
   2594c:	str	r0, [sp]
   25950:	beq	25970 <ftello64@plt+0x140a8>
   25954:	ldr	r0, [fp, #-16]
   25958:	ldr	r0, [r0, #8]
   2595c:	movw	r1, #0
   25960:	cmp	r0, r1
   25964:	movw	r0, #0
   25968:	moveq	r0, #1
   2596c:	str	r0, [sp]
   25970:	ldr	r0, [sp]
   25974:	tst	r0, #1
   25978:	beq	259bc <ftello64@plt+0x140f4>
   2597c:	ldr	r0, [fp, #-16]
   25980:	str	r0, [sp, #8]
   25984:	ldr	r0, [fp, #-16]
   25988:	ldr	r0, [r0]
   2598c:	str	r0, [fp, #-16]
   25990:	ldr	r0, [sp, #12]
   25994:	ldr	r0, [r0]
   25998:	str	r0, [sp, #12]
   2599c:	ldr	r0, [fp, #-16]
   259a0:	movw	r1, #0
   259a4:	cmp	r0, r1
   259a8:	bne	259b8 <ftello64@plt+0x140f0>
   259ac:	ldr	r0, [sp, #20]
   259b0:	str	r0, [fp, #-4]
   259b4:	b	259d8 <ftello64@plt+0x14110>
   259b8:	b	25938 <ftello64@plt+0x14070>
   259bc:	ldr	r0, [fp, #-16]
   259c0:	ldr	r0, [r0, #8]
   259c4:	str	r0, [fp, #-16]
   259c8:	ldr	r0, [sp, #12]
   259cc:	add	r0, r0, #8
   259d0:	str	r0, [sp, #16]
   259d4:	b	25884 <ftello64@plt+0x13fbc>
   259d8:	ldr	r0, [fp, #-4]
   259dc:	mov	sp, fp
   259e0:	pop	{fp, pc}
   259e4:	sub	sp, sp, #12
   259e8:	str	r0, [sp, #8]
   259ec:	str	r1, [sp, #4]
   259f0:	ldr	r0, [sp, #8]
   259f4:	str	r0, [sp]
   259f8:	ldr	r0, [sp, #4]
   259fc:	ldr	r0, [r0, #24]
   25a00:	and	r0, r0, #255	; 0xff
   25a04:	cmp	r0, #17
   25a08:	bne	25a38 <ftello64@plt+0x14170>
   25a0c:	ldr	r0, [sp, #4]
   25a10:	ldr	r0, [r0, #20]
   25a14:	ldr	r1, [sp]
   25a18:	cmp	r0, r1
   25a1c:	bne	25a38 <ftello64@plt+0x14170>
   25a20:	ldr	r0, [sp, #4]
   25a24:	ldr	r1, [r0, #24]
   25a28:	mvn	r2, #524288	; 0x80000
   25a2c:	and	r1, r1, r2
   25a30:	orr	r1, r1, #524288	; 0x80000
   25a34:	str	r1, [r0, #24]
   25a38:	movw	r0, #0
   25a3c:	add	sp, sp, #12
   25a40:	bx	lr
   25a44:	push	{fp, lr}
   25a48:	mov	fp, sp
   25a4c:	sub	sp, sp, #40	; 0x28
   25a50:	str	r0, [fp, #-8]
   25a54:	str	r1, [fp, #-12]
   25a58:	str	r2, [fp, #-16]
   25a5c:	ldr	r0, [fp, #-8]
   25a60:	str	r0, [sp, #20]
   25a64:	ldr	r0, [fp, #-12]
   25a68:	ldr	r1, [fp, #-16]
   25a6c:	ldr	r2, [sp, #20]
   25a70:	str	r0, [sp, #8]
   25a74:	mov	r0, r1
   25a78:	mov	r1, r2
   25a7c:	ldr	r2, [sp, #8]
   25a80:	blx	r2
   25a84:	str	r0, [sp, #16]
   25a88:	ldr	r0, [sp, #16]
   25a8c:	cmp	r0, #0
   25a90:	beq	25aa0 <ftello64@plt+0x141d8>
   25a94:	ldr	r0, [sp, #16]
   25a98:	str	r0, [fp, #-4]
   25a9c:	b	25b54 <ftello64@plt+0x1428c>
   25aa0:	ldr	r0, [sp, #20]
   25aa4:	ldr	r0, [r0, #4]
   25aa8:	movw	r1, #0
   25aac:	cmp	r0, r1
   25ab0:	beq	25ac4 <ftello64@plt+0x141fc>
   25ab4:	ldr	r0, [sp, #20]
   25ab8:	ldr	r0, [r0, #4]
   25abc:	str	r0, [sp, #20]
   25ac0:	b	25b50 <ftello64@plt+0x14288>
   25ac4:	movw	r0, #0
   25ac8:	str	r0, [sp, #12]
   25acc:	ldr	r0, [sp, #20]
   25ad0:	ldr	r0, [r0, #8]
   25ad4:	ldr	r1, [sp, #12]
   25ad8:	cmp	r0, r1
   25adc:	movw	r0, #1
   25ae0:	str	r0, [sp, #4]
   25ae4:	beq	25b04 <ftello64@plt+0x1423c>
   25ae8:	ldr	r0, [sp, #20]
   25aec:	ldr	r0, [r0, #8]
   25af0:	movw	r1, #0
   25af4:	cmp	r0, r1
   25af8:	movw	r0, #0
   25afc:	moveq	r0, #1
   25b00:	str	r0, [sp, #4]
   25b04:	ldr	r0, [sp, #4]
   25b08:	tst	r0, #1
   25b0c:	beq	25b44 <ftello64@plt+0x1427c>
   25b10:	ldr	r0, [sp, #20]
   25b14:	str	r0, [sp, #12]
   25b18:	ldr	r0, [sp, #20]
   25b1c:	ldr	r0, [r0]
   25b20:	str	r0, [sp, #20]
   25b24:	ldr	r0, [sp, #20]
   25b28:	movw	r1, #0
   25b2c:	cmp	r0, r1
   25b30:	bne	25b40 <ftello64@plt+0x14278>
   25b34:	movw	r0, #0
   25b38:	str	r0, [fp, #-4]
   25b3c:	b	25b54 <ftello64@plt+0x1428c>
   25b40:	b	25acc <ftello64@plt+0x14204>
   25b44:	ldr	r0, [sp, #20]
   25b48:	ldr	r0, [r0, #8]
   25b4c:	str	r0, [sp, #20]
   25b50:	b	25a64 <ftello64@plt+0x1419c>
   25b54:	ldr	r0, [fp, #-4]
   25b58:	mov	sp, fp
   25b5c:	pop	{fp, pc}
   25b60:	sub	sp, sp, #20
   25b64:	str	r0, [sp, #16]
   25b68:	str	r1, [sp, #12]
   25b6c:	ldr	r0, [sp, #16]
   25b70:	str	r0, [sp, #8]
   25b74:	ldr	r0, [sp, #12]
   25b78:	ldr	r0, [r0, #24]
   25b7c:	and	r0, r0, #255	; 0xff
   25b80:	cmp	r0, #4
   25b84:	bne	25be8 <ftello64@plt+0x14320>
   25b88:	ldr	r0, [sp, #8]
   25b8c:	ldr	r0, [r0, #132]	; 0x84
   25b90:	movw	r1, #0
   25b94:	cmp	r0, r1
   25b98:	beq	25be8 <ftello64@plt+0x14320>
   25b9c:	ldr	r0, [sp, #12]
   25ba0:	ldr	r0, [r0, #20]
   25ba4:	str	r0, [sp, #4]
   25ba8:	ldr	r0, [sp, #8]
   25bac:	ldr	r0, [r0, #132]	; 0x84
   25bb0:	ldr	r1, [sp, #4]
   25bb4:	add	r0, r0, r1, lsl #2
   25bb8:	ldr	r0, [r0]
   25bbc:	ldr	r1, [sp, #12]
   25bc0:	str	r0, [r1, #20]
   25bc4:	ldr	r0, [sp, #12]
   25bc8:	ldr	r0, [r0, #20]
   25bcc:	movw	r1, #1
   25bd0:	lsl	r0, r1, r0
   25bd4:	ldr	r1, [sp, #8]
   25bd8:	ldr	r2, [r1, #80]	; 0x50
   25bdc:	orr	r0, r2, r0
   25be0:	str	r0, [r1, #80]	; 0x50
   25be4:	b	25cc8 <ftello64@plt+0x14400>
   25be8:	ldr	r0, [sp, #12]
   25bec:	ldr	r0, [r0, #24]
   25bf0:	and	r0, r0, #255	; 0xff
   25bf4:	cmp	r0, #17
   25bf8:	bne	25cc4 <ftello64@plt+0x143fc>
   25bfc:	ldr	r0, [sp, #12]
   25c00:	ldr	r0, [r0, #4]
   25c04:	movw	r1, #0
   25c08:	cmp	r0, r1
   25c0c:	beq	25cc4 <ftello64@plt+0x143fc>
   25c10:	ldr	r0, [sp, #12]
   25c14:	ldr	r0, [r0, #4]
   25c18:	ldr	r0, [r0, #24]
   25c1c:	and	r0, r0, #255	; 0xff
   25c20:	cmp	r0, #17
   25c24:	bne	25cc4 <ftello64@plt+0x143fc>
   25c28:	ldr	r0, [sp, #12]
   25c2c:	ldr	r0, [r0, #4]
   25c30:	ldr	r0, [r0, #20]
   25c34:	str	r0, [sp]
   25c38:	ldr	r0, [sp, #12]
   25c3c:	ldr	r0, [r0, #4]
   25c40:	ldr	r0, [r0, #4]
   25c44:	ldr	r1, [sp, #12]
   25c48:	str	r0, [r1, #4]
   25c4c:	ldr	r0, [sp, #12]
   25c50:	ldr	r0, [r0, #4]
   25c54:	movw	r1, #0
   25c58:	cmp	r0, r1
   25c5c:	beq	25c70 <ftello64@plt+0x143a8>
   25c60:	ldr	r0, [sp, #12]
   25c64:	ldr	r1, [sp, #12]
   25c68:	ldr	r1, [r1, #4]
   25c6c:	str	r0, [r1]
   25c70:	ldr	r0, [sp, #8]
   25c74:	ldr	r0, [r0, #132]	; 0x84
   25c78:	ldr	r1, [sp, #12]
   25c7c:	ldr	r1, [r1, #20]
   25c80:	ldr	r1, [r0, r1, lsl #2]
   25c84:	ldr	r2, [sp]
   25c88:	add	r0, r0, r2, lsl #2
   25c8c:	str	r1, [r0]
   25c90:	ldr	r0, [sp]
   25c94:	cmp	r0, #32
   25c98:	bge	25cc0 <ftello64@plt+0x143f8>
   25c9c:	ldr	r0, [sp]
   25ca0:	movw	r1, #1
   25ca4:	lsl	r0, r1, r0
   25ca8:	mvn	r1, #0
   25cac:	eor	r0, r0, r1
   25cb0:	ldr	r1, [sp, #8]
   25cb4:	ldr	r2, [r1, #80]	; 0x50
   25cb8:	and	r0, r2, r0
   25cbc:	str	r0, [r1, #80]	; 0x50
   25cc0:	b	25cc4 <ftello64@plt+0x143fc>
   25cc4:	b	25cc8 <ftello64@plt+0x14400>
   25cc8:	movw	r0, #0
   25ccc:	add	sp, sp, #20
   25cd0:	bx	lr
   25cd4:	push	{fp, lr}
   25cd8:	mov	fp, sp
   25cdc:	sub	sp, sp, #16
   25ce0:	str	r0, [fp, #-4]
   25ce4:	str	r1, [sp, #8]
   25ce8:	ldr	r0, [fp, #-4]
   25cec:	str	r0, [sp, #4]
   25cf0:	movw	r0, #0
   25cf4:	str	r0, [sp]
   25cf8:	ldr	r1, [sp, #8]
   25cfc:	ldr	r1, [r1, #4]
   25d00:	cmp	r1, r0
   25d04:	beq	25d64 <ftello64@plt+0x1449c>
   25d08:	ldr	r0, [sp, #8]
   25d0c:	ldr	r0, [r0, #4]
   25d10:	ldr	r0, [r0, #24]
   25d14:	and	r0, r0, #255	; 0xff
   25d18:	cmp	r0, #17
   25d1c:	bne	25d64 <ftello64@plt+0x1449c>
   25d20:	ldr	r1, [sp, #4]
   25d24:	ldr	r0, [sp, #8]
   25d28:	ldr	r2, [r0, #4]
   25d2c:	mov	r0, sp
   25d30:	bl	264d8 <ftello64@plt+0x14c10>
   25d34:	ldr	r1, [sp, #8]
   25d38:	str	r0, [r1, #4]
   25d3c:	ldr	r0, [sp, #8]
   25d40:	ldr	r0, [r0, #4]
   25d44:	movw	r1, #0
   25d48:	cmp	r0, r1
   25d4c:	beq	25d60 <ftello64@plt+0x14498>
   25d50:	ldr	r0, [sp, #8]
   25d54:	ldr	r1, [sp, #8]
   25d58:	ldr	r1, [r1, #4]
   25d5c:	str	r0, [r1]
   25d60:	b	25d64 <ftello64@plt+0x1449c>
   25d64:	ldr	r0, [sp, #8]
   25d68:	ldr	r0, [r0, #8]
   25d6c:	movw	r1, #0
   25d70:	cmp	r0, r1
   25d74:	beq	25dd4 <ftello64@plt+0x1450c>
   25d78:	ldr	r0, [sp, #8]
   25d7c:	ldr	r0, [r0, #8]
   25d80:	ldr	r0, [r0, #24]
   25d84:	and	r0, r0, #255	; 0xff
   25d88:	cmp	r0, #17
   25d8c:	bne	25dd4 <ftello64@plt+0x1450c>
   25d90:	ldr	r1, [sp, #4]
   25d94:	ldr	r0, [sp, #8]
   25d98:	ldr	r2, [r0, #8]
   25d9c:	mov	r0, sp
   25da0:	bl	264d8 <ftello64@plt+0x14c10>
   25da4:	ldr	r1, [sp, #8]
   25da8:	str	r0, [r1, #8]
   25dac:	ldr	r0, [sp, #8]
   25db0:	ldr	r0, [r0, #8]
   25db4:	movw	r1, #0
   25db8:	cmp	r0, r1
   25dbc:	beq	25dd0 <ftello64@plt+0x14508>
   25dc0:	ldr	r0, [sp, #8]
   25dc4:	ldr	r1, [sp, #8]
   25dc8:	ldr	r1, [r1, #8]
   25dcc:	str	r0, [r1]
   25dd0:	b	25dd4 <ftello64@plt+0x1450c>
   25dd4:	ldr	r0, [sp]
   25dd8:	mov	sp, fp
   25ddc:	pop	{fp, pc}
   25de0:	push	{fp, lr}
   25de4:	mov	fp, sp
   25de8:	sub	sp, sp, #24
   25dec:	str	r0, [fp, #-8]
   25df0:	str	r1, [sp, #12]
   25df4:	ldr	r0, [fp, #-8]
   25df8:	str	r0, [sp, #8]
   25dfc:	ldr	r0, [sp, #12]
   25e00:	ldr	r0, [r0, #24]
   25e04:	and	r0, r0, #255	; 0xff
   25e08:	cmp	r0, #16
   25e0c:	bne	25e3c <ftello64@plt+0x14574>
   25e10:	ldr	r0, [sp, #12]
   25e14:	ldr	r0, [r0, #4]
   25e18:	ldr	r0, [r0, #12]
   25e1c:	ldr	r1, [sp, #12]
   25e20:	str	r0, [r1, #12]
   25e24:	ldr	r0, [sp, #12]
   25e28:	ldr	r0, [r0, #4]
   25e2c:	ldr	r0, [r0, #28]
   25e30:	ldr	r1, [sp, #12]
   25e34:	str	r0, [r1, #28]
   25e38:	b	25ed8 <ftello64@plt+0x14610>
   25e3c:	ldr	r0, [sp, #12]
   25e40:	str	r0, [r0, #12]
   25e44:	ldr	r0, [sp, #8]
   25e48:	ldr	r1, [sp, #12]
   25e4c:	ldr	r2, [r1, #20]
   25e50:	ldr	r1, [r1, #24]
   25e54:	str	r1, [sp, #4]
   25e58:	mov	r1, r2
   25e5c:	ldr	r2, [sp, #4]
   25e60:	bl	26700 <ftello64@plt+0x14e38>
   25e64:	ldr	r1, [sp, #12]
   25e68:	str	r0, [r1, #28]
   25e6c:	ldr	r0, [sp, #12]
   25e70:	ldr	r0, [r0, #28]
   25e74:	cmn	r0, #1
   25e78:	bne	25e88 <ftello64@plt+0x145c0>
   25e7c:	movw	r0, #12
   25e80:	str	r0, [fp, #-4]
   25e84:	b	25ee0 <ftello64@plt+0x14618>
   25e88:	ldr	r0, [sp, #12]
   25e8c:	ldr	r0, [r0, #24]
   25e90:	and	r0, r0, #255	; 0xff
   25e94:	cmp	r0, #12
   25e98:	bne	25ed4 <ftello64@plt+0x1460c>
   25e9c:	ldr	r0, [pc, #72]	; 25eec <ftello64@plt+0x14624>
   25ea0:	ldr	r1, [sp, #12]
   25ea4:	ldr	r2, [r1, #20]
   25ea8:	ldr	r1, [r1, #28]
   25eac:	ldr	r3, [sp, #8]
   25eb0:	ldr	r3, [r3]
   25eb4:	add	r1, r3, r1, lsl #3
   25eb8:	ldr	r3, [r1, #4]
   25ebc:	movw	ip, #1023	; 0x3ff
   25ec0:	and	r2, r2, ip
   25ec4:	lsl	r2, r2, #8
   25ec8:	and	r0, r3, r0
   25ecc:	orr	r0, r0, r2
   25ed0:	str	r0, [r1, #4]
   25ed4:	b	25ed8 <ftello64@plt+0x14610>
   25ed8:	movw	r0, #0
   25edc:	str	r0, [fp, #-4]
   25ee0:	ldr	r0, [fp, #-4]
   25ee4:	mov	sp, fp
   25ee8:	pop	{fp, pc}
   25eec:			; <UNDEFINED> instruction: 0xfffc00ff
   25ef0:	sub	sp, sp, #12
   25ef4:	str	r0, [sp, #8]
   25ef8:	str	r1, [sp, #4]
   25efc:	ldr	r0, [sp, #4]
   25f00:	ldrb	r0, [r0, #24]
   25f04:	mov	r1, r0
   25f08:	cmp	r0, #11
   25f0c:	str	r1, [sp]
   25f10:	beq	25f28 <ftello64@plt+0x14660>
   25f14:	b	25f18 <ftello64@plt+0x14650>
   25f18:	ldr	r0, [sp]
   25f1c:	cmp	r0, #16
   25f20:	beq	25f3c <ftello64@plt+0x14674>
   25f24:	b	25f6c <ftello64@plt+0x146a4>
   25f28:	ldr	r0, [sp, #4]
   25f2c:	ldr	r1, [sp, #4]
   25f30:	ldr	r1, [r1, #4]
   25f34:	str	r0, [r1, #16]
   25f38:	b	25fc0 <ftello64@plt+0x146f8>
   25f3c:	ldr	r0, [sp, #4]
   25f40:	ldr	r0, [r0, #8]
   25f44:	ldr	r0, [r0, #12]
   25f48:	ldr	r1, [sp, #4]
   25f4c:	ldr	r1, [r1, #4]
   25f50:	str	r0, [r1, #16]
   25f54:	ldr	r0, [sp, #4]
   25f58:	ldr	r0, [r0, #16]
   25f5c:	ldr	r1, [sp, #4]
   25f60:	ldr	r1, [r1, #8]
   25f64:	str	r0, [r1, #16]
   25f68:	b	25fc0 <ftello64@plt+0x146f8>
   25f6c:	ldr	r0, [sp, #4]
   25f70:	ldr	r0, [r0, #4]
   25f74:	movw	r1, #0
   25f78:	cmp	r0, r1
   25f7c:	beq	25f94 <ftello64@plt+0x146cc>
   25f80:	ldr	r0, [sp, #4]
   25f84:	ldr	r0, [r0, #16]
   25f88:	ldr	r1, [sp, #4]
   25f8c:	ldr	r1, [r1, #4]
   25f90:	str	r0, [r1, #16]
   25f94:	ldr	r0, [sp, #4]
   25f98:	ldr	r0, [r0, #8]
   25f9c:	movw	r1, #0
   25fa0:	cmp	r0, r1
   25fa4:	beq	25fbc <ftello64@plt+0x146f4>
   25fa8:	ldr	r0, [sp, #4]
   25fac:	ldr	r0, [r0, #16]
   25fb0:	ldr	r1, [sp, #4]
   25fb4:	ldr	r1, [r1, #8]
   25fb8:	str	r0, [r1, #16]
   25fbc:	b	25fc0 <ftello64@plt+0x146f8>
   25fc0:	movw	r0, #0
   25fc4:	add	sp, sp, #12
   25fc8:	bx	lr
   25fcc:	push	{fp, lr}
   25fd0:	mov	fp, sp
   25fd4:	sub	sp, sp, #32
   25fd8:	str	r0, [fp, #-4]
   25fdc:	str	r1, [fp, #-8]
   25fe0:	ldr	r0, [fp, #-4]
   25fe4:	str	r0, [fp, #-12]
   25fe8:	ldr	r0, [fp, #-8]
   25fec:	ldr	r0, [r0, #28]
   25ff0:	str	r0, [sp, #16]
   25ff4:	mov	r0, #0
   25ff8:	str	r0, [sp, #12]
   25ffc:	ldr	r0, [fp, #-8]
   26000:	ldrb	r0, [r0, #24]
   26004:	sub	r0, r0, #2
   26008:	cmp	r0, #14
   2600c:	str	r0, [sp]
   26010:	bhi	261ec <ftello64@plt+0x14924>
   26014:	add	r0, pc, #8
   26018:	ldr	r1, [sp]
   2601c:	ldr	r0, [r0, r1, lsl #2]
   26020:	mov	pc, r0
   26024:	andeq	r6, r2, r4, rrx
   26028:	andeq	r6, r2, ip, ror #3
   2602c:	andeq	r6, r2, ip, lsl #3
   26030:	andeq	r6, r2, ip, ror #3
   26034:	andeq	r6, r2, ip, ror #3
   26038:	andeq	r6, r2, ip, ror #3
   2603c:	andeq	r6, r2, ip, asr r1
   26040:	andeq	r6, r2, ip, asr r1
   26044:	andeq	r6, r2, r0, lsl #1
   26048:	andeq	r6, r2, r0, lsl #1
   2604c:	andeq	r6, r2, ip, asr r1
   26050:	andeq	r6, r2, ip, ror #3
   26054:	andeq	r6, r2, ip, ror #3
   26058:	andeq	r6, r2, ip, ror #3
   2605c:	andeq	r6, r2, r0, rrx
   26060:	b	26228 <ftello64@plt+0x14960>
   26064:	ldr	r0, [fp, #-8]
   26068:	ldr	r0, [r0, #16]
   2606c:	movw	r1, #0
   26070:	cmp	r0, r1
   26074:	bne	2607c <ftello64@plt+0x147b4>
   26078:	b	2607c <ftello64@plt+0x147b4>
   2607c:	b	26228 <ftello64@plt+0x14960>
   26080:	ldr	r0, [fp, #-12]
   26084:	ldrb	r1, [r0, #88]	; 0x58
   26088:	bic	r1, r1, #1
   2608c:	movw	r2, #1
   26090:	orr	r1, r1, r2
   26094:	strb	r1, [r0, #88]	; 0x58
   26098:	ldr	r0, [fp, #-8]
   2609c:	ldr	r0, [r0, #4]
   260a0:	movw	r1, #0
   260a4:	cmp	r0, r1
   260a8:	beq	260c4 <ftello64@plt+0x147fc>
   260ac:	ldr	r0, [fp, #-8]
   260b0:	ldr	r0, [r0, #4]
   260b4:	ldr	r0, [r0, #12]
   260b8:	ldr	r0, [r0, #28]
   260bc:	str	r0, [sp, #8]
   260c0:	b	260d4 <ftello64@plt+0x1480c>
   260c4:	ldr	r0, [fp, #-8]
   260c8:	ldr	r0, [r0, #16]
   260cc:	ldr	r0, [r0, #28]
   260d0:	str	r0, [sp, #8]
   260d4:	ldr	r0, [fp, #-8]
   260d8:	ldr	r0, [r0, #8]
   260dc:	movw	r1, #0
   260e0:	cmp	r0, r1
   260e4:	beq	26100 <ftello64@plt+0x14838>
   260e8:	ldr	r0, [fp, #-8]
   260ec:	ldr	r0, [r0, #8]
   260f0:	ldr	r0, [r0, #12]
   260f4:	ldr	r0, [r0, #28]
   260f8:	str	r0, [sp, #4]
   260fc:	b	26110 <ftello64@plt+0x14848>
   26100:	ldr	r0, [fp, #-8]
   26104:	ldr	r0, [r0, #16]
   26108:	ldr	r0, [r0, #28]
   2610c:	str	r0, [sp, #4]
   26110:	ldr	r0, [sp, #8]
   26114:	cmn	r0, #1
   26118:	ble	26120 <ftello64@plt+0x14858>
   2611c:	b	26120 <ftello64@plt+0x14858>
   26120:	ldr	r0, [sp, #4]
   26124:	cmn	r0, #1
   26128:	ble	26130 <ftello64@plt+0x14868>
   2612c:	b	26130 <ftello64@plt+0x14868>
   26130:	ldr	r0, [fp, #-12]
   26134:	ldr	r0, [r0, #20]
   26138:	ldr	r1, [sp, #16]
   2613c:	movw	r2, #12
   26140:	mul	r1, r1, r2
   26144:	add	r0, r0, r1
   26148:	ldr	r1, [sp, #8]
   2614c:	ldr	r2, [sp, #4]
   26150:	bl	26a1c <ftello64@plt+0x15154>
   26154:	str	r0, [sp, #12]
   26158:	b	26228 <ftello64@plt+0x14960>
   2615c:	ldr	r0, [fp, #-12]
   26160:	ldr	r0, [r0, #20]
   26164:	ldr	r1, [sp, #16]
   26168:	movw	r2, #12
   2616c:	mul	r1, r1, r2
   26170:	add	r0, r0, r1
   26174:	ldr	r1, [fp, #-8]
   26178:	ldr	r1, [r1, #16]
   2617c:	ldr	r1, [r1, #28]
   26180:	bl	26b18 <ftello64@plt+0x15250>
   26184:	str	r0, [sp, #12]
   26188:	b	26228 <ftello64@plt+0x14960>
   2618c:	ldr	r0, [fp, #-8]
   26190:	ldr	r0, [r0, #16]
   26194:	ldr	r0, [r0, #28]
   26198:	ldr	r1, [fp, #-12]
   2619c:	ldr	r1, [r1, #12]
   261a0:	ldr	r2, [sp, #16]
   261a4:	add	r1, r1, r2, lsl #2
   261a8:	str	r0, [r1]
   261ac:	ldr	r0, [fp, #-8]
   261b0:	ldr	r0, [r0, #24]
   261b4:	and	r0, r0, #255	; 0xff
   261b8:	cmp	r0, #4
   261bc:	bne	261e8 <ftello64@plt+0x14920>
   261c0:	ldr	r0, [fp, #-12]
   261c4:	ldr	r1, [r0, #12]
   261c8:	ldr	r0, [r0, #20]
   261cc:	ldr	r2, [sp, #16]
   261d0:	add	r3, r2, r2, lsl #1
   261d4:	add	r0, r0, r3, lsl #2
   261d8:	add	r1, r1, r2, lsl #2
   261dc:	ldr	r1, [r1]
   261e0:	bl	26b18 <ftello64@plt+0x15250>
   261e4:	str	r0, [sp, #12]
   261e8:	b	26228 <ftello64@plt+0x14960>
   261ec:	ldr	r0, [fp, #-8]
   261f0:	ldr	r0, [r0, #24]
   261f4:	and	r0, r0, #255	; 0xff
   261f8:	and	r0, r0, #8
   261fc:	cmp	r0, #0
   26200:	bne	26208 <ftello64@plt+0x14940>
   26204:	b	26208 <ftello64@plt+0x14940>
   26208:	ldr	r0, [fp, #-8]
   2620c:	ldr	r0, [r0, #16]
   26210:	ldr	r0, [r0, #28]
   26214:	ldr	r1, [fp, #-12]
   26218:	ldr	r1, [r1, #12]
   2621c:	ldr	r2, [sp, #16]
   26220:	add	r1, r1, r2, lsl #2
   26224:	str	r0, [r1]
   26228:	ldr	r0, [sp, #12]
   2622c:	mov	sp, fp
   26230:	pop	{fp, pc}
   26234:	push	{fp, lr}
   26238:	mov	fp, sp
   2623c:	sub	sp, sp, #32
   26240:	str	r0, [fp, #-8]
   26244:	ldr	r0, [fp, #-8]
   26248:	ldr	r0, [r0, #8]
   2624c:	cmp	r0, #0
   26250:	bls	26258 <ftello64@plt+0x14990>
   26254:	b	26258 <ftello64@plt+0x14990>
   26258:	movw	r0, #0
   2625c:	strb	r0, [fp, #-13]
   26260:	movw	r0, #0
   26264:	str	r0, [fp, #-12]
   26268:	ldr	r0, [fp, #-12]
   2626c:	ldr	r1, [fp, #-8]
   26270:	ldr	r1, [r1, #8]
   26274:	cmp	r0, r1
   26278:	bne	2629c <ftello64@plt+0x149d4>
   2627c:	ldrb	r0, [fp, #-13]
   26280:	tst	r0, #1
   26284:	bne	2628c <ftello64@plt+0x149c4>
   26288:	b	26368 <ftello64@plt+0x14aa0>
   2628c:	movw	r0, #0
   26290:	strb	r0, [fp, #-13]
   26294:	movw	r0, #0
   26298:	str	r0, [fp, #-12]
   2629c:	ldr	r0, [fp, #-8]
   262a0:	ldr	r0, [r0, #24]
   262a4:	ldr	r1, [fp, #-12]
   262a8:	movw	r2, #12
   262ac:	mul	r1, r1, r2
   262b0:	add	r0, r0, r1
   262b4:	ldr	r0, [r0, #4]
   262b8:	cmn	r0, #1
   262bc:	beq	262c4 <ftello64@plt+0x149fc>
   262c0:	b	262c4 <ftello64@plt+0x149fc>
   262c4:	ldr	r0, [fp, #-8]
   262c8:	ldr	r0, [r0, #24]
   262cc:	ldr	r1, [fp, #-12]
   262d0:	movw	r2, #12
   262d4:	mul	r1, r1, r2
   262d8:	add	r0, r0, r1
   262dc:	ldr	r0, [r0, #4]
   262e0:	cmp	r0, #0
   262e4:	beq	262ec <ftello64@plt+0x14a24>
   262e8:	b	26358 <ftello64@plt+0x14a90>
   262ec:	ldr	r1, [fp, #-8]
   262f0:	ldr	r2, [fp, #-12]
   262f4:	mov	r0, sp
   262f8:	movw	r3, #1
   262fc:	and	r3, r3, #1
   26300:	bl	26ba8 <ftello64@plt+0x152e0>
   26304:	str	r0, [sp, #12]
   26308:	ldr	r0, [sp, #12]
   2630c:	cmp	r0, #0
   26310:	beq	26320 <ftello64@plt+0x14a58>
   26314:	ldr	r0, [sp, #12]
   26318:	str	r0, [fp, #-4]
   2631c:	b	26370 <ftello64@plt+0x14aa8>
   26320:	ldr	r0, [fp, #-8]
   26324:	ldr	r0, [r0, #24]
   26328:	ldr	r1, [fp, #-12]
   2632c:	movw	r2, #12
   26330:	mul	r1, r1, r2
   26334:	add	r0, r0, r1
   26338:	ldr	r0, [r0, #4]
   2633c:	cmp	r0, #0
   26340:	bne	26354 <ftello64@plt+0x14a8c>
   26344:	movw	r0, #1
   26348:	strb	r0, [fp, #-13]
   2634c:	ldr	r0, [sp, #8]
   26350:	bl	17178 <ftello64@plt+0x58b0>
   26354:	b	26358 <ftello64@plt+0x14a90>
   26358:	ldr	r0, [fp, #-12]
   2635c:	add	r0, r0, #1
   26360:	str	r0, [fp, #-12]
   26364:	b	26268 <ftello64@plt+0x149a0>
   26368:	movw	r0, #0
   2636c:	str	r0, [fp, #-4]
   26370:	ldr	r0, [fp, #-4]
   26374:	mov	sp, fp
   26378:	pop	{fp, pc}
   2637c:	push	{fp, lr}
   26380:	mov	fp, sp
   26384:	sub	sp, sp, #24
   26388:	str	r0, [fp, #-8]
   2638c:	movw	r0, #0
   26390:	str	r0, [sp, #8]
   26394:	ldr	r0, [sp, #8]
   26398:	ldr	r1, [fp, #-8]
   2639c:	ldr	r1, [r1, #8]
   263a0:	cmp	r0, r1
   263a4:	bcs	263dc <ftello64@plt+0x14b14>
   263a8:	ldr	r0, [fp, #-8]
   263ac:	ldr	r0, [r0, #28]
   263b0:	ldr	r1, [sp, #8]
   263b4:	movw	r2, #12
   263b8:	mul	r1, r1, r2
   263bc:	add	r0, r0, r1
   263c0:	movw	r1, #0
   263c4:	and	r1, r1, #255	; 0xff
   263c8:	bl	11790 <memset@plt>
   263cc:	ldr	r0, [sp, #8]
   263d0:	add	r0, r0, #1
   263d4:	str	r0, [sp, #8]
   263d8:	b	26394 <ftello64@plt+0x14acc>
   263dc:	movw	r0, #0
   263e0:	str	r0, [sp, #12]
   263e4:	ldr	r0, [sp, #12]
   263e8:	ldr	r1, [fp, #-8]
   263ec:	ldr	r1, [r1, #8]
   263f0:	cmp	r0, r1
   263f4:	bcs	264c4 <ftello64@plt+0x14bfc>
   263f8:	ldr	r0, [fp, #-8]
   263fc:	ldr	r0, [r0, #24]
   26400:	ldr	r1, [sp, #12]
   26404:	movw	r2, #12
   26408:	mul	r1, r1, r2
   2640c:	add	r0, r0, r1
   26410:	ldr	r0, [r0, #8]
   26414:	str	r0, [sp]
   26418:	movw	r0, #0
   2641c:	str	r0, [sp, #8]
   26420:	ldr	r0, [sp, #8]
   26424:	ldr	r1, [fp, #-8]
   26428:	ldr	r1, [r1, #24]
   2642c:	ldr	r2, [sp, #12]
   26430:	movw	r3, #12
   26434:	mul	r2, r2, r3
   26438:	add	r1, r1, r2
   2643c:	ldr	r1, [r1, #4]
   26440:	cmp	r0, r1
   26444:	bge	264b0 <ftello64@plt+0x14be8>
   26448:	ldr	r0, [fp, #-8]
   2644c:	ldr	r0, [r0, #28]
   26450:	ldr	r1, [sp]
   26454:	ldr	r2, [sp, #8]
   26458:	add	r1, r1, r2, lsl #2
   2645c:	ldr	r1, [r1]
   26460:	movw	r2, #12
   26464:	mul	r1, r1, r2
   26468:	add	r0, r0, r1
   2646c:	ldr	r1, [sp, #12]
   26470:	bl	27d0c <ftello64@plt+0x16444>
   26474:	and	r0, r0, #1
   26478:	strb	r0, [sp, #7]
   2647c:	ldrb	r0, [sp, #7]
   26480:	mvn	r1, #0
   26484:	eor	r0, r0, r1
   26488:	tst	r0, #1
   2648c:	beq	2649c <ftello64@plt+0x14bd4>
   26490:	movw	r0, #12
   26494:	str	r0, [fp, #-4]
   26498:	b	264cc <ftello64@plt+0x14c04>
   2649c:	b	264a0 <ftello64@plt+0x14bd8>
   264a0:	ldr	r0, [sp, #8]
   264a4:	add	r0, r0, #1
   264a8:	str	r0, [sp, #8]
   264ac:	b	26420 <ftello64@plt+0x14b58>
   264b0:	b	264b4 <ftello64@plt+0x14bec>
   264b4:	ldr	r0, [sp, #12]
   264b8:	add	r0, r0, #1
   264bc:	str	r0, [sp, #12]
   264c0:	b	263e4 <ftello64@plt+0x14b1c>
   264c4:	movw	r0, #0
   264c8:	str	r0, [fp, #-4]
   264cc:	ldr	r0, [fp, #-4]
   264d0:	mov	sp, fp
   264d4:	pop	{fp, pc}
   264d8:	push	{fp, lr}
   264dc:	mov	fp, sp
   264e0:	sub	sp, sp, #56	; 0x38
   264e4:	str	r0, [fp, #-8]
   264e8:	str	r1, [fp, #-12]
   264ec:	str	r2, [fp, #-16]
   264f0:	ldr	r0, [fp, #-12]
   264f4:	ldr	r0, [r0]
   264f8:	str	r0, [fp, #-20]	; 0xffffffec
   264fc:	ldr	r0, [fp, #-16]
   26500:	ldr	r0, [r0, #4]
   26504:	str	r0, [fp, #-24]	; 0xffffffe8
   26508:	ldr	r0, [fp, #-12]
   2650c:	ldrb	r0, [r0, #28]
   26510:	ubfx	r0, r0, #4, #1
   26514:	and	r0, r0, #255	; 0xff
   26518:	cmp	r0, #0
   2651c:	beq	26578 <ftello64@plt+0x14cb0>
   26520:	ldr	r0, [fp, #-16]
   26524:	ldr	r0, [r0, #4]
   26528:	movw	r1, #0
   2652c:	cmp	r0, r1
   26530:	beq	26578 <ftello64@plt+0x14cb0>
   26534:	ldr	r0, [fp, #-16]
   26538:	ldr	r0, [r0, #20]
   2653c:	cmp	r0, #32
   26540:	bge	26568 <ftello64@plt+0x14ca0>
   26544:	ldr	r0, [fp, #-20]	; 0xffffffec
   26548:	ldr	r0, [r0, #80]	; 0x50
   2654c:	ldr	r1, [fp, #-16]
   26550:	ldr	r1, [r1, #20]
   26554:	movw	r2, #1
   26558:	lsl	r1, r2, r1
   2655c:	and	r0, r0, r1
   26560:	cmp	r0, #0
   26564:	bne	26578 <ftello64@plt+0x14cb0>
   26568:	ldr	r0, [fp, #-16]
   2656c:	ldr	r0, [r0, #4]
   26570:	str	r0, [fp, #-4]
   26574:	b	266f4 <ftello64@plt+0x14e2c>
   26578:	ldr	r0, [fp, #-20]	; 0xffffffec
   2657c:	movw	r1, #0
   26580:	str	r1, [sp, #12]
   26584:	ldr	r2, [sp, #12]
   26588:	movw	r3, #8
   2658c:	bl	20254 <ftello64@plt+0xe98c>
   26590:	str	r0, [sp, #28]
   26594:	ldr	r0, [fp, #-20]	; 0xffffffec
   26598:	movw	r1, #0
   2659c:	str	r1, [sp, #8]
   265a0:	ldr	r2, [sp, #8]
   265a4:	movw	r3, #9
   265a8:	bl	20254 <ftello64@plt+0xe98c>
   265ac:	str	r0, [sp, #24]
   265b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   265b4:	movw	r1, #0
   265b8:	cmp	r0, r1
   265bc:	beq	265dc <ftello64@plt+0x14d14>
   265c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   265c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   265c8:	ldr	r2, [sp, #24]
   265cc:	movw	r3, #16
   265d0:	bl	20254 <ftello64@plt+0xe98c>
   265d4:	str	r0, [sp, #4]
   265d8:	b	265e4 <ftello64@plt+0x14d1c>
   265dc:	ldr	r0, [sp, #24]
   265e0:	str	r0, [sp, #4]
   265e4:	ldr	r0, [sp, #4]
   265e8:	str	r0, [sp, #20]
   265ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   265f0:	ldr	r1, [sp, #28]
   265f4:	ldr	r2, [sp, #20]
   265f8:	movw	r3, #16
   265fc:	bl	20254 <ftello64@plt+0xe98c>
   26600:	str	r0, [sp, #16]
   26604:	ldr	r0, [sp, #16]
   26608:	movw	r1, #0
   2660c:	cmp	r0, r1
   26610:	movw	r0, #1
   26614:	str	r0, [sp]
   26618:	beq	26664 <ftello64@plt+0x14d9c>
   2661c:	ldr	r0, [sp, #20]
   26620:	movw	r1, #0
   26624:	cmp	r0, r1
   26628:	movw	r0, #1
   2662c:	str	r0, [sp]
   26630:	beq	26664 <ftello64@plt+0x14d9c>
   26634:	ldr	r0, [sp, #28]
   26638:	movw	r1, #0
   2663c:	cmp	r0, r1
   26640:	movw	r0, #1
   26644:	str	r0, [sp]
   26648:	beq	26664 <ftello64@plt+0x14d9c>
   2664c:	ldr	r0, [sp, #24]
   26650:	movw	r1, #0
   26654:	cmp	r0, r1
   26658:	movw	r0, #0
   2665c:	moveq	r0, #1
   26660:	str	r0, [sp]
   26664:	ldr	r0, [sp]
   26668:	tst	r0, #1
   2666c:	beq	26688 <ftello64@plt+0x14dc0>
   26670:	ldr	r0, [fp, #-8]
   26674:	movw	r1, #12
   26678:	str	r1, [r0]
   2667c:	movw	r0, #0
   26680:	str	r0, [fp, #-4]
   26684:	b	266f4 <ftello64@plt+0x14e2c>
   26688:	ldr	r0, [fp, #-16]
   2668c:	ldr	r0, [r0, #20]
   26690:	ldr	r1, [sp, #24]
   26694:	str	r0, [r1, #20]
   26698:	ldr	r1, [sp, #28]
   2669c:	str	r0, [r1, #20]
   266a0:	ldr	r0, [fp, #-16]
   266a4:	ldr	r0, [r0, #24]
   266a8:	lsr	r0, r0, #19
   266ac:	and	r0, r0, #1
   266b0:	ldr	r1, [sp, #24]
   266b4:	ldr	r2, [r1, #24]
   266b8:	and	r0, r0, #1
   266bc:	lsl	r3, r0, #19
   266c0:	mvn	ip, #524288	; 0x80000
   266c4:	and	r2, r2, ip
   266c8:	orr	r2, r2, r3
   266cc:	str	r2, [r1, #24]
   266d0:	ldr	r1, [sp, #28]
   266d4:	ldr	r2, [r1, #24]
   266d8:	and	r0, r0, #1
   266dc:	lsl	r0, r0, #19
   266e0:	and	r2, r2, ip
   266e4:	orr	r0, r2, r0
   266e8:	str	r0, [r1, #24]
   266ec:	ldr	r0, [sp, #16]
   266f0:	str	r0, [fp, #-4]
   266f4:	ldr	r0, [fp, #-4]
   266f8:	mov	sp, fp
   266fc:	pop	{fp, pc}
   26700:	push	{fp, lr}
   26704:	mov	fp, sp
   26708:	sub	sp, sp, #64	; 0x40
   2670c:	str	r1, [fp, #-12]
   26710:	str	r2, [fp, #-8]
   26714:	str	r0, [fp, #-16]
   26718:	ldr	r0, [fp, #-16]
   2671c:	ldr	r0, [r0, #8]
   26720:	ldr	r1, [fp, #-16]
   26724:	ldr	r1, [r1, #4]
   26728:	cmp	r0, r1
   2672c:	bcc	268e0 <ftello64@plt+0x15018>
   26730:	ldr	r0, [pc, #732]	; 26a14 <ftello64@plt+0x1514c>
   26734:	ldr	r1, [fp, #-16]
   26738:	ldr	r1, [r1, #4]
   2673c:	lsl	r1, r1, #1
   26740:	str	r1, [fp, #-20]	; 0xffffffec
   26744:	movw	r1, #12
   26748:	str	r1, [sp, #20]
   2674c:	ldr	r1, [fp, #-20]	; 0xffffffec
   26750:	cmp	r0, r1
   26754:	bcs	26764 <ftello64@plt+0x14e9c>
   26758:	mvn	r0, #0
   2675c:	str	r0, [fp, #-4]
   26760:	b	26a08 <ftello64@plt+0x15140>
   26764:	ldr	r0, [fp, #-16]
   26768:	ldr	r0, [r0]
   2676c:	ldr	r1, [fp, #-20]	; 0xffffffec
   26770:	lsl	r1, r1, #3
   26774:	bl	38af8 <ftello64@plt+0x27230>
   26778:	str	r0, [sp, #24]
   2677c:	ldr	r0, [sp, #24]
   26780:	movw	r1, #0
   26784:	cmp	r0, r1
   26788:	bne	26798 <ftello64@plt+0x14ed0>
   2678c:	mvn	r0, #0
   26790:	str	r0, [fp, #-4]
   26794:	b	26a08 <ftello64@plt+0x15140>
   26798:	ldr	r0, [sp, #24]
   2679c:	ldr	r1, [fp, #-16]
   267a0:	str	r0, [r1]
   267a4:	ldr	r0, [fp, #-16]
   267a8:	ldr	r0, [r0, #12]
   267ac:	ldr	r1, [fp, #-20]	; 0xffffffec
   267b0:	lsl	r1, r1, #2
   267b4:	bl	38af8 <ftello64@plt+0x27230>
   267b8:	str	r0, [fp, #-24]	; 0xffffffe8
   267bc:	ldr	r0, [fp, #-16]
   267c0:	ldr	r0, [r0, #16]
   267c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   267c8:	lsl	r1, r1, #2
   267cc:	bl	38af8 <ftello64@plt+0x27230>
   267d0:	str	r0, [fp, #-28]	; 0xffffffe4
   267d4:	ldr	r0, [fp, #-16]
   267d8:	ldr	r0, [r0, #20]
   267dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   267e0:	movw	lr, #12
   267e4:	mul	r1, r1, lr
   267e8:	bl	38af8 <ftello64@plt+0x27230>
   267ec:	str	r0, [sp, #32]
   267f0:	ldr	r0, [fp, #-16]
   267f4:	ldr	r0, [r0, #24]
   267f8:	ldr	r1, [fp, #-20]	; 0xffffffec
   267fc:	movw	lr, #12
   26800:	mul	r1, r1, lr
   26804:	bl	38af8 <ftello64@plt+0x27230>
   26808:	str	r0, [sp, #28]
   2680c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26810:	movw	r1, #0
   26814:	cmp	r0, r1
   26818:	movw	r0, #1
   2681c:	str	r0, [sp, #16]
   26820:	beq	2686c <ftello64@plt+0x14fa4>
   26824:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26828:	movw	r1, #0
   2682c:	cmp	r0, r1
   26830:	movw	r0, #1
   26834:	str	r0, [sp, #16]
   26838:	beq	2686c <ftello64@plt+0x14fa4>
   2683c:	ldr	r0, [sp, #32]
   26840:	movw	r1, #0
   26844:	cmp	r0, r1
   26848:	movw	r0, #1
   2684c:	str	r0, [sp, #16]
   26850:	beq	2686c <ftello64@plt+0x14fa4>
   26854:	ldr	r0, [sp, #28]
   26858:	movw	r1, #0
   2685c:	cmp	r0, r1
   26860:	movw	r0, #0
   26864:	moveq	r0, #1
   26868:	str	r0, [sp, #16]
   2686c:	ldr	r0, [sp, #16]
   26870:	tst	r0, #1
   26874:	beq	268a4 <ftello64@plt+0x14fdc>
   26878:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2687c:	bl	17178 <ftello64@plt+0x58b0>
   26880:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26884:	bl	17178 <ftello64@plt+0x58b0>
   26888:	ldr	r0, [sp, #32]
   2688c:	bl	17178 <ftello64@plt+0x58b0>
   26890:	ldr	r0, [sp, #28]
   26894:	bl	17178 <ftello64@plt+0x58b0>
   26898:	mvn	r0, #0
   2689c:	str	r0, [fp, #-4]
   268a0:	b	26a08 <ftello64@plt+0x15140>
   268a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   268a8:	ldr	r1, [fp, #-16]
   268ac:	str	r0, [r1, #12]
   268b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   268b4:	ldr	r1, [fp, #-16]
   268b8:	str	r0, [r1, #16]
   268bc:	ldr	r0, [sp, #32]
   268c0:	ldr	r1, [fp, #-16]
   268c4:	str	r0, [r1, #20]
   268c8:	ldr	r0, [sp, #28]
   268cc:	ldr	r1, [fp, #-16]
   268d0:	str	r0, [r1, #24]
   268d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   268d8:	ldr	r1, [fp, #-16]
   268dc:	str	r0, [r1, #4]
   268e0:	ldr	r0, [pc, #304]	; 26a18 <ftello64@plt+0x15150>
   268e4:	ldr	r1, [fp, #-16]
   268e8:	ldr	r2, [r1]
   268ec:	ldr	r1, [r1, #8]
   268f0:	add	r1, r2, r1, lsl #3
   268f4:	vldr	d16, [fp, #-12]
   268f8:	vstr	d16, [r1]
   268fc:	ldr	r1, [fp, #-16]
   26900:	ldr	r2, [r1]
   26904:	ldr	r1, [r1, #8]
   26908:	add	r1, r2, r1, lsl #3
   2690c:	ldr	r2, [r1, #4]
   26910:	and	r0, r2, r0
   26914:	str	r0, [r1, #4]
   26918:	ldr	r0, [fp, #-8]
   2691c:	and	r0, r0, #255	; 0xff
   26920:	cmp	r0, #5
   26924:	bne	26940 <ftello64@plt+0x15078>
   26928:	ldr	r0, [fp, #-16]
   2692c:	ldr	r0, [r0, #92]	; 0x5c
   26930:	cmp	r0, #1
   26934:	movw	r0, #1
   26938:	str	r0, [sp, #12]
   2693c:	bgt	26958 <ftello64@plt+0x15090>
   26940:	ldr	r0, [fp, #-8]
   26944:	and	r0, r0, #255	; 0xff
   26948:	cmp	r0, #6
   2694c:	movw	r0, #0
   26950:	moveq	r0, #1
   26954:	str	r0, [sp, #12]
   26958:	ldr	r0, [sp, #12]
   2695c:	and	r0, r0, #1
   26960:	ldr	r1, [fp, #-16]
   26964:	ldr	r2, [r1]
   26968:	ldr	r1, [r1, #8]
   2696c:	add	r1, r2, r1, lsl #3
   26970:	ldr	r2, [r1, #4]
   26974:	bic	r2, r2, #1048576	; 0x100000
   26978:	orr	r0, r2, r0, lsl #20
   2697c:	str	r0, [r1, #4]
   26980:	ldr	r0, [fp, #-16]
   26984:	ldr	r1, [r0, #8]
   26988:	ldr	r0, [r0, #12]
   2698c:	add	r0, r0, r1, lsl #2
   26990:	mvn	r1, #0
   26994:	str	r1, [r0]
   26998:	ldr	r0, [fp, #-16]
   2699c:	ldr	r0, [r0, #20]
   269a0:	ldr	r1, [fp, #-16]
   269a4:	ldr	r1, [r1, #8]
   269a8:	movw	r2, #12
   269ac:	mul	r1, r1, r2
   269b0:	add	r0, r0, r1
   269b4:	movw	r1, #0
   269b8:	and	r3, r1, #255	; 0xff
   269bc:	str	r1, [sp, #8]
   269c0:	mov	r1, r3
   269c4:	str	r2, [sp, #4]
   269c8:	bl	11790 <memset@plt>
   269cc:	ldr	r0, [fp, #-16]
   269d0:	ldr	r0, [r0, #24]
   269d4:	ldr	r1, [fp, #-16]
   269d8:	ldr	r1, [r1, #8]
   269dc:	ldr	r2, [sp, #4]
   269e0:	mul	r1, r1, r2
   269e4:	add	r0, r0, r1
   269e8:	ldr	r1, [sp, #8]
   269ec:	and	r1, r1, #255	; 0xff
   269f0:	bl	11790 <memset@plt>
   269f4:	ldr	r0, [fp, #-16]
   269f8:	ldr	r1, [r0, #8]
   269fc:	add	r2, r1, #1
   26a00:	str	r2, [r0, #8]
   26a04:	str	r1, [fp, #-4]
   26a08:	ldr	r0, [fp, #-4]
   26a0c:	mov	sp, fp
   26a10:	pop	{fp, pc}
   26a14:	ldrbne	r5, [r5, #-1365]	; 0xfffffaab
   26a18:			; <UNDEFINED> instruction: 0xfffc00ff
   26a1c:	push	{fp, lr}
   26a20:	mov	fp, sp
   26a24:	sub	sp, sp, #16
   26a28:	str	r0, [sp, #8]
   26a2c:	str	r1, [sp, #4]
   26a30:	str	r2, [sp]
   26a34:	ldr	r0, [sp, #8]
   26a38:	movw	r1, #2
   26a3c:	str	r1, [r0]
   26a40:	movw	r0, #8
   26a44:	bl	38a88 <ftello64@plt+0x271c0>
   26a48:	ldr	r1, [sp, #8]
   26a4c:	str	r0, [r1, #8]
   26a50:	ldr	r0, [sp, #8]
   26a54:	ldr	r0, [r0, #8]
   26a58:	movw	r1, #0
   26a5c:	cmp	r0, r1
   26a60:	bne	26a70 <ftello64@plt+0x151a8>
   26a64:	movw	r0, #12
   26a68:	str	r0, [fp, #-4]
   26a6c:	b	26b0c <ftello64@plt+0x15244>
   26a70:	ldr	r0, [sp, #4]
   26a74:	ldr	r1, [sp]
   26a78:	cmp	r0, r1
   26a7c:	bne	26aa0 <ftello64@plt+0x151d8>
   26a80:	ldr	r0, [sp, #8]
   26a84:	movw	r1, #1
   26a88:	str	r1, [r0, #4]
   26a8c:	ldr	r0, [sp, #4]
   26a90:	ldr	r1, [sp, #8]
   26a94:	ldr	r1, [r1, #8]
   26a98:	str	r0, [r1]
   26a9c:	b	26b04 <ftello64@plt+0x1523c>
   26aa0:	ldr	r0, [sp, #8]
   26aa4:	movw	r1, #2
   26aa8:	str	r1, [r0, #4]
   26aac:	ldr	r0, [sp, #4]
   26ab0:	ldr	r1, [sp]
   26ab4:	cmp	r0, r1
   26ab8:	bge	26ae0 <ftello64@plt+0x15218>
   26abc:	ldr	r0, [sp, #4]
   26ac0:	ldr	r1, [sp, #8]
   26ac4:	ldr	r1, [r1, #8]
   26ac8:	str	r0, [r1]
   26acc:	ldr	r0, [sp]
   26ad0:	ldr	r1, [sp, #8]
   26ad4:	ldr	r1, [r1, #8]
   26ad8:	str	r0, [r1, #4]
   26adc:	b	26b00 <ftello64@plt+0x15238>
   26ae0:	ldr	r0, [sp]
   26ae4:	ldr	r1, [sp, #8]
   26ae8:	ldr	r1, [r1, #8]
   26aec:	str	r0, [r1]
   26af0:	ldr	r0, [sp, #4]
   26af4:	ldr	r1, [sp, #8]
   26af8:	ldr	r1, [r1, #8]
   26afc:	str	r0, [r1, #4]
   26b00:	b	26b04 <ftello64@plt+0x1523c>
   26b04:	movw	r0, #0
   26b08:	str	r0, [fp, #-4]
   26b0c:	ldr	r0, [fp, #-4]
   26b10:	mov	sp, fp
   26b14:	pop	{fp, pc}
   26b18:	push	{fp, lr}
   26b1c:	mov	fp, sp
   26b20:	sub	sp, sp, #16
   26b24:	str	r0, [sp, #8]
   26b28:	str	r1, [sp, #4]
   26b2c:	ldr	r0, [sp, #8]
   26b30:	movw	r1, #1
   26b34:	str	r1, [r0]
   26b38:	ldr	r0, [sp, #8]
   26b3c:	str	r1, [r0, #4]
   26b40:	movw	r0, #4
   26b44:	bl	38a88 <ftello64@plt+0x271c0>
   26b48:	ldr	r1, [sp, #8]
   26b4c:	str	r0, [r1, #8]
   26b50:	ldr	r0, [sp, #8]
   26b54:	ldr	r0, [r0, #8]
   26b58:	movw	r1, #0
   26b5c:	cmp	r0, r1
   26b60:	bne	26b84 <ftello64@plt+0x152bc>
   26b64:	ldr	r0, [sp, #8]
   26b68:	movw	r1, #0
   26b6c:	str	r1, [r0, #4]
   26b70:	ldr	r0, [sp, #8]
   26b74:	str	r1, [r0]
   26b78:	movw	r0, #12
   26b7c:	str	r0, [fp, #-4]
   26b80:	b	26b9c <ftello64@plt+0x152d4>
   26b84:	ldr	r0, [sp, #4]
   26b88:	ldr	r1, [sp, #8]
   26b8c:	ldr	r1, [r1, #8]
   26b90:	str	r0, [r1]
   26b94:	movw	r0, #0
   26b98:	str	r0, [fp, #-4]
   26b9c:	ldr	r0, [fp, #-4]
   26ba0:	mov	sp, fp
   26ba4:	pop	{fp, pc}
   26ba8:	push	{fp, lr}
   26bac:	mov	fp, sp
   26bb0:	sub	sp, sp, #72	; 0x48
   26bb4:	str	r0, [fp, #-8]
   26bb8:	str	r1, [fp, #-12]
   26bbc:	str	r2, [fp, #-16]
   26bc0:	and	r0, r3, #1
   26bc4:	strb	r0, [fp, #-17]	; 0xffffffef
   26bc8:	movw	r0, #0
   26bcc:	strb	r0, [sp, #31]
   26bd0:	ldr	r0, [fp, #-12]
   26bd4:	ldr	r0, [r0, #20]
   26bd8:	ldr	r1, [fp, #-16]
   26bdc:	movw	r2, #12
   26be0:	mul	r1, r1, r2
   26be4:	add	r0, r0, r1
   26be8:	ldr	r0, [r0, #4]
   26bec:	add	r1, r0, #1
   26bf0:	add	r0, sp, #32
   26bf4:	bl	26f7c <ftello64@plt+0x156b4>
   26bf8:	str	r0, [fp, #-24]	; 0xffffffe8
   26bfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26c00:	cmp	r0, #0
   26c04:	beq	26c14 <ftello64@plt+0x1534c>
   26c08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26c0c:	str	r0, [fp, #-4]
   26c10:	b	26f70 <ftello64@plt+0x156a8>
   26c14:	ldr	r0, [fp, #-16]
   26c18:	ldr	r1, [sp, #36]	; 0x24
   26c1c:	ldr	r2, [sp, #40]	; 0x28
   26c20:	add	r3, r1, #1
   26c24:	str	r3, [sp, #36]	; 0x24
   26c28:	str	r0, [r2, r1, lsl #2]
   26c2c:	ldr	r0, [fp, #-12]
   26c30:	ldr	r0, [r0, #24]
   26c34:	ldr	r1, [fp, #-16]
   26c38:	add	r1, r1, r1, lsl #1
   26c3c:	add	r0, r0, r1, lsl #2
   26c40:	mvn	r1, #0
   26c44:	str	r1, [r0, #4]
   26c48:	ldr	r0, [fp, #-12]
   26c4c:	ldr	r0, [r0]
   26c50:	ldr	r1, [fp, #-16]
   26c54:	add	r0, r0, r1, lsl #3
   26c58:	ldr	r0, [r0, #4]
   26c5c:	lsr	r0, r0, #8
   26c60:	movw	r1, #1023	; 0x3ff
   26c64:	and	r0, r0, r1
   26c68:	cmp	r0, #0
   26c6c:	beq	26d34 <ftello64@plt+0x1546c>
   26c70:	ldr	r0, [fp, #-12]
   26c74:	ldr	r0, [r0, #20]
   26c78:	ldr	r1, [fp, #-16]
   26c7c:	movw	r2, #12
   26c80:	mul	r1, r1, r2
   26c84:	add	r0, r0, r1
   26c88:	ldr	r0, [r0, #4]
   26c8c:	cmp	r0, #0
   26c90:	beq	26d34 <ftello64@plt+0x1546c>
   26c94:	ldr	r0, [fp, #-12]
   26c98:	ldr	r1, [r0]
   26c9c:	ldr	r0, [r0, #20]
   26ca0:	ldr	r2, [fp, #-16]
   26ca4:	add	r2, r2, r2, lsl #1
   26ca8:	add	r0, r0, r2, lsl #2
   26cac:	ldr	r0, [r0, #8]
   26cb0:	ldr	r0, [r0]
   26cb4:	add	r0, r1, r0, lsl #3
   26cb8:	ldr	r0, [r0, #4]
   26cbc:	lsr	r0, r0, #18
   26cc0:	and	r0, r0, #1
   26cc4:	cmp	r0, #0
   26cc8:	bne	26d34 <ftello64@plt+0x1546c>
   26ccc:	ldr	r0, [fp, #-12]
   26cd0:	ldr	r1, [fp, #-16]
   26cd4:	mov	r2, r1
   26cd8:	mov	r3, r1
   26cdc:	mov	ip, r1
   26ce0:	ldr	lr, [r0]
   26ce4:	add	r1, lr, r1, lsl #3
   26ce8:	ldr	r1, [r1, #4]
   26cec:	lsr	r1, r1, #8
   26cf0:	movw	lr, #1023	; 0x3ff
   26cf4:	and	r1, r1, lr
   26cf8:	str	r1, [sp, #8]
   26cfc:	mov	r1, r2
   26d00:	mov	r2, r3
   26d04:	mov	r3, ip
   26d08:	ldr	ip, [sp, #8]
   26d0c:	str	ip, [sp]
   26d10:	bl	26ff0 <ftello64@plt+0x15728>
   26d14:	str	r0, [fp, #-24]	; 0xffffffe8
   26d18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26d1c:	cmp	r0, #0
   26d20:	beq	26d30 <ftello64@plt+0x15468>
   26d24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26d28:	str	r0, [fp, #-4]
   26d2c:	b	26f70 <ftello64@plt+0x156a8>
   26d30:	b	26d34 <ftello64@plt+0x1546c>
   26d34:	ldr	r0, [fp, #-12]
   26d38:	ldr	r0, [r0]
   26d3c:	ldr	r1, [fp, #-16]
   26d40:	add	r0, r0, r1, lsl #3
   26d44:	ldr	r0, [r0, #4]
   26d48:	and	r0, r0, #255	; 0xff
   26d4c:	and	r0, r0, #8
   26d50:	cmp	r0, #0
   26d54:	beq	26ee0 <ftello64@plt+0x15618>
   26d58:	movw	r0, #0
   26d5c:	str	r0, [fp, #-28]	; 0xffffffe4
   26d60:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26d64:	ldr	r1, [fp, #-12]
   26d68:	ldr	r1, [r1, #20]
   26d6c:	ldr	r2, [fp, #-16]
   26d70:	movw	r3, #12
   26d74:	mul	r2, r2, r3
   26d78:	add	r1, r1, r2
   26d7c:	ldr	r1, [r1, #4]
   26d80:	cmp	r0, r1
   26d84:	bge	26edc <ftello64@plt+0x15614>
   26d88:	ldr	r0, [fp, #-12]
   26d8c:	ldr	r0, [r0, #20]
   26d90:	ldr	r1, [fp, #-16]
   26d94:	add	r1, r1, r1, lsl #1
   26d98:	add	r0, r0, r1, lsl #2
   26d9c:	ldr	r0, [r0, #8]
   26da0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26da4:	add	r0, r0, r1, lsl #2
   26da8:	ldr	r0, [r0]
   26dac:	str	r0, [sp, #12]
   26db0:	ldr	r0, [fp, #-12]
   26db4:	ldr	r0, [r0, #24]
   26db8:	ldr	r1, [sp, #12]
   26dbc:	movw	r2, #12
   26dc0:	mul	r1, r1, r2
   26dc4:	add	r0, r0, r1
   26dc8:	ldr	r0, [r0, #4]
   26dcc:	cmn	r0, #1
   26dd0:	bne	26de0 <ftello64@plt+0x15518>
   26dd4:	movw	r0, #1
   26dd8:	strb	r0, [sp, #31]
   26ddc:	b	26ecc <ftello64@plt+0x15604>
   26de0:	ldr	r0, [fp, #-12]
   26de4:	ldr	r0, [r0, #24]
   26de8:	ldr	r1, [sp, #12]
   26dec:	movw	r2, #12
   26df0:	mul	r1, r1, r2
   26df4:	add	r0, r0, r1
   26df8:	ldr	r0, [r0, #4]
   26dfc:	cmp	r0, #0
   26e00:	bne	26e3c <ftello64@plt+0x15574>
   26e04:	ldr	r1, [fp, #-12]
   26e08:	ldr	r2, [sp, #12]
   26e0c:	add	r0, sp, #16
   26e10:	movw	r3, #0
   26e14:	and	r3, r3, #1
   26e18:	bl	26ba8 <ftello64@plt+0x152e0>
   26e1c:	str	r0, [fp, #-24]	; 0xffffffe8
   26e20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26e24:	cmp	r0, #0
   26e28:	beq	26e38 <ftello64@plt+0x15570>
   26e2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26e30:	str	r0, [fp, #-4]
   26e34:	b	26f70 <ftello64@plt+0x156a8>
   26e38:	b	26e6c <ftello64@plt+0x155a4>
   26e3c:	ldr	r0, [fp, #-12]
   26e40:	ldr	r0, [r0, #24]
   26e44:	ldr	r1, [sp, #12]
   26e48:	movw	r2, #12
   26e4c:	mul	r1, r1, r2
   26e50:	add	r0, r0, r1
   26e54:	ldr	r1, [r0]
   26e58:	str	r1, [sp, #16]
   26e5c:	ldr	r1, [r0, #4]
   26e60:	str	r1, [sp, #20]
   26e64:	ldr	r0, [r0, #8]
   26e68:	str	r0, [sp, #24]
   26e6c:	add	r0, sp, #32
   26e70:	add	r1, sp, #16
   26e74:	bl	274f8 <ftello64@plt+0x15c30>
   26e78:	str	r0, [fp, #-24]	; 0xffffffe8
   26e7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26e80:	cmp	r0, #0
   26e84:	beq	26e94 <ftello64@plt+0x155cc>
   26e88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26e8c:	str	r0, [fp, #-4]
   26e90:	b	26f70 <ftello64@plt+0x156a8>
   26e94:	ldr	r0, [fp, #-12]
   26e98:	ldr	r0, [r0, #24]
   26e9c:	ldr	r1, [sp, #12]
   26ea0:	movw	r2, #12
   26ea4:	mul	r1, r1, r2
   26ea8:	add	r0, r0, r1
   26eac:	ldr	r0, [r0, #4]
   26eb0:	cmp	r0, #0
   26eb4:	bne	26ec8 <ftello64@plt+0x15600>
   26eb8:	movw	r0, #1
   26ebc:	strb	r0, [sp, #31]
   26ec0:	ldr	r0, [sp, #24]
   26ec4:	bl	17178 <ftello64@plt+0x58b0>
   26ec8:	b	26ecc <ftello64@plt+0x15604>
   26ecc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26ed0:	add	r0, r0, #1
   26ed4:	str	r0, [fp, #-28]	; 0xffffffe4
   26ed8:	b	26d60 <ftello64@plt+0x15498>
   26edc:	b	26ee0 <ftello64@plt+0x15618>
   26ee0:	ldrb	r0, [sp, #31]
   26ee4:	tst	r0, #1
   26ee8:	beq	26f1c <ftello64@plt+0x15654>
   26eec:	ldrb	r0, [fp, #-17]	; 0xffffffef
   26ef0:	tst	r0, #1
   26ef4:	bne	26f1c <ftello64@plt+0x15654>
   26ef8:	ldr	r0, [fp, #-12]
   26efc:	ldr	r0, [r0, #24]
   26f00:	ldr	r1, [fp, #-16]
   26f04:	movw	r2, #12
   26f08:	mul	r1, r1, r2
   26f0c:	add	r0, r0, r1
   26f10:	movw	r1, #0
   26f14:	str	r1, [r0, #4]
   26f18:	b	26f4c <ftello64@plt+0x15684>
   26f1c:	ldr	r0, [fp, #-12]
   26f20:	ldr	r0, [r0, #24]
   26f24:	ldr	r1, [fp, #-16]
   26f28:	movw	r2, #12
   26f2c:	mul	r1, r1, r2
   26f30:	add	r0, r0, r1
   26f34:	ldr	r1, [sp, #32]
   26f38:	str	r1, [r0]
   26f3c:	ldr	r1, [sp, #36]	; 0x24
   26f40:	str	r1, [r0, #4]
   26f44:	ldr	r1, [sp, #40]	; 0x28
   26f48:	str	r1, [r0, #8]
   26f4c:	ldr	r0, [fp, #-8]
   26f50:	ldr	r1, [sp, #32]
   26f54:	str	r1, [r0]
   26f58:	ldr	r1, [sp, #36]	; 0x24
   26f5c:	str	r1, [r0, #4]
   26f60:	ldr	r1, [sp, #40]	; 0x28
   26f64:	str	r1, [r0, #8]
   26f68:	movw	r0, #0
   26f6c:	str	r0, [fp, #-4]
   26f70:	ldr	r0, [fp, #-4]
   26f74:	mov	sp, fp
   26f78:	pop	{fp, pc}
   26f7c:	push	{fp, lr}
   26f80:	mov	fp, sp
   26f84:	sub	sp, sp, #16
   26f88:	str	r0, [sp, #8]
   26f8c:	str	r1, [sp, #4]
   26f90:	ldr	r0, [sp, #4]
   26f94:	ldr	r1, [sp, #8]
   26f98:	str	r0, [r1]
   26f9c:	ldr	r0, [sp, #8]
   26fa0:	mov	r1, #0
   26fa4:	str	r1, [r0, #4]
   26fa8:	ldr	r0, [sp, #4]
   26fac:	lsl	r0, r0, #2
   26fb0:	bl	38a88 <ftello64@plt+0x271c0>
   26fb4:	ldr	r1, [sp, #8]
   26fb8:	str	r0, [r1, #8]
   26fbc:	ldr	r0, [sp, #8]
   26fc0:	ldr	r0, [r0, #8]
   26fc4:	movw	r1, #0
   26fc8:	cmp	r0, r1
   26fcc:	bne	26fdc <ftello64@plt+0x15714>
   26fd0:	movw	r0, #12
   26fd4:	str	r0, [fp, #-4]
   26fd8:	b	26fe4 <ftello64@plt+0x1571c>
   26fdc:	movw	r0, #0
   26fe0:	str	r0, [fp, #-4]
   26fe4:	ldr	r0, [fp, #-4]
   26fe8:	mov	sp, fp
   26fec:	pop	{fp, pc}
   26ff0:	push	{fp, lr}
   26ff4:	mov	fp, sp
   26ff8:	sub	sp, sp, #56	; 0x38
   26ffc:	ldr	ip, [fp, #8]
   27000:	str	r0, [fp, #-8]
   27004:	str	r1, [fp, #-12]
   27008:	str	r2, [fp, #-16]
   2700c:	str	r3, [fp, #-20]	; 0xffffffec
   27010:	ldr	r0, [fp, #8]
   27014:	str	r0, [sp, #20]
   27018:	ldr	r0, [fp, #-12]
   2701c:	str	r0, [fp, #-24]	; 0xffffffe8
   27020:	ldr	r0, [fp, #-16]
   27024:	str	r0, [sp, #28]
   27028:	str	ip, [sp, #4]
   2702c:	ldr	r0, [fp, #-8]
   27030:	ldr	r0, [r0]
   27034:	ldr	r1, [fp, #-24]	; 0xffffffe8
   27038:	add	r0, r0, r1, lsl #3
   2703c:	ldr	r0, [r0, #4]
   27040:	and	r0, r0, #255	; 0xff
   27044:	cmp	r0, #4
   27048:	bne	27118 <ftello64@plt+0x15850>
   2704c:	ldr	r0, [fp, #-8]
   27050:	ldr	r0, [r0, #12]
   27054:	ldr	r1, [fp, #-24]	; 0xffffffe8
   27058:	add	r0, r0, r1, lsl #2
   2705c:	ldr	r0, [r0]
   27060:	str	r0, [sp, #16]
   27064:	ldr	r0, [fp, #-8]
   27068:	ldr	r0, [r0, #20]
   2706c:	ldr	r1, [sp, #28]
   27070:	movw	r2, #12
   27074:	mul	r1, r1, r2
   27078:	add	r0, r0, r1
   2707c:	movw	r1, #0
   27080:	str	r1, [r0, #4]
   27084:	ldr	r0, [fp, #-8]
   27088:	ldr	r1, [sp, #16]
   2708c:	ldr	r2, [sp, #20]
   27090:	bl	27900 <ftello64@plt+0x16038>
   27094:	str	r0, [sp, #12]
   27098:	ldr	r0, [sp, #12]
   2709c:	cmn	r0, #1
   270a0:	bne	270b0 <ftello64@plt+0x157e8>
   270a4:	movw	r0, #12
   270a8:	str	r0, [fp, #-4]
   270ac:	b	274ec <ftello64@plt+0x15c24>
   270b0:	ldr	r0, [fp, #-8]
   270b4:	ldr	r0, [r0, #12]
   270b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   270bc:	ldr	r1, [r0, r1, lsl #2]
   270c0:	ldr	r2, [sp, #28]
   270c4:	add	r0, r0, r2, lsl #2
   270c8:	str	r1, [r0]
   270cc:	ldr	r0, [fp, #-8]
   270d0:	ldr	r0, [r0, #20]
   270d4:	ldr	r1, [sp, #28]
   270d8:	movw	r2, #12
   270dc:	mul	r1, r1, r2
   270e0:	add	r0, r0, r1
   270e4:	ldr	r1, [sp, #12]
   270e8:	bl	279e4 <ftello64@plt+0x1611c>
   270ec:	and	r0, r0, #1
   270f0:	strb	r0, [sp, #27]
   270f4:	ldrb	r0, [sp, #27]
   270f8:	mvn	r1, #0
   270fc:	eor	r0, r0, r1
   27100:	tst	r0, #1
   27104:	beq	27114 <ftello64@plt+0x1584c>
   27108:	movw	r0, #12
   2710c:	str	r0, [fp, #-4]
   27110:	b	274ec <ftello64@plt+0x15c24>
   27114:	b	274d0 <ftello64@plt+0x15c08>
   27118:	ldr	r0, [fp, #-8]
   2711c:	ldr	r0, [r0, #20]
   27120:	ldr	r1, [fp, #-24]	; 0xffffffe8
   27124:	movw	r2, #12
   27128:	mul	r1, r1, r2
   2712c:	add	r0, r0, r1
   27130:	ldr	r0, [r0, #4]
   27134:	cmp	r0, #0
   27138:	bne	2715c <ftello64@plt+0x15894>
   2713c:	ldr	r0, [fp, #-8]
   27140:	ldr	r0, [r0, #12]
   27144:	ldr	r1, [fp, #-24]	; 0xffffffe8
   27148:	ldr	r1, [r0, r1, lsl #2]
   2714c:	ldr	r2, [sp, #28]
   27150:	add	r0, r0, r2, lsl #2
   27154:	str	r1, [r0]
   27158:	b	274e4 <ftello64@plt+0x15c1c>
   2715c:	ldr	r0, [fp, #-8]
   27160:	ldr	r0, [r0, #20]
   27164:	ldr	r1, [fp, #-24]	; 0xffffffe8
   27168:	movw	r2, #12
   2716c:	mul	r1, r1, r2
   27170:	add	r0, r0, r1
   27174:	ldr	r0, [r0, #4]
   27178:	cmp	r0, #1
   2717c:	bne	272d0 <ftello64@plt+0x15a08>
   27180:	ldr	r0, [fp, #-8]
   27184:	ldr	r0, [r0, #20]
   27188:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2718c:	movw	r2, #12
   27190:	mul	r1, r1, r2
   27194:	add	r0, r0, r1
   27198:	ldr	r0, [r0, #8]
   2719c:	ldr	r0, [r0]
   271a0:	str	r0, [sp, #16]
   271a4:	ldr	r0, [fp, #-8]
   271a8:	ldr	r0, [r0, #20]
   271ac:	ldr	r1, [sp, #28]
   271b0:	mul	r1, r1, r2
   271b4:	add	r0, r0, r1
   271b8:	movw	r1, #0
   271bc:	str	r1, [r0, #4]
   271c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   271c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   271c8:	cmp	r0, r1
   271cc:	bne	2722c <ftello64@plt+0x15964>
   271d0:	ldr	r0, [sp, #28]
   271d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   271d8:	cmp	r0, r1
   271dc:	beq	2722c <ftello64@plt+0x15964>
   271e0:	ldr	r0, [fp, #-8]
   271e4:	ldr	r0, [r0, #20]
   271e8:	ldr	r1, [sp, #28]
   271ec:	movw	r2, #12
   271f0:	mul	r1, r1, r2
   271f4:	add	r0, r0, r1
   271f8:	ldr	r1, [sp, #16]
   271fc:	bl	279e4 <ftello64@plt+0x1611c>
   27200:	and	r0, r0, #1
   27204:	strb	r0, [sp, #27]
   27208:	ldrb	r0, [sp, #27]
   2720c:	mvn	r1, #0
   27210:	eor	r0, r0, r1
   27214:	tst	r0, #1
   27218:	beq	27228 <ftello64@plt+0x15960>
   2721c:	movw	r0, #12
   27220:	str	r0, [fp, #-4]
   27224:	b	274ec <ftello64@plt+0x15c24>
   27228:	b	274e4 <ftello64@plt+0x15c1c>
   2722c:	ldr	r0, [fp, #-8]
   27230:	ldr	r0, [r0]
   27234:	ldr	r1, [fp, #-24]	; 0xffffffe8
   27238:	add	r0, r0, r1, lsl #3
   2723c:	ldr	r0, [r0, #4]
   27240:	lsr	r0, r0, #8
   27244:	movw	r1, #1023	; 0x3ff
   27248:	and	r0, r0, r1
   2724c:	ldr	r1, [sp, #20]
   27250:	orr	r0, r1, r0
   27254:	str	r0, [sp, #20]
   27258:	ldr	r0, [fp, #-8]
   2725c:	ldr	r1, [sp, #16]
   27260:	ldr	r2, [sp, #20]
   27264:	bl	27900 <ftello64@plt+0x16038>
   27268:	str	r0, [sp, #12]
   2726c:	ldr	r0, [sp, #12]
   27270:	cmn	r0, #1
   27274:	bne	27284 <ftello64@plt+0x159bc>
   27278:	movw	r0, #12
   2727c:	str	r0, [fp, #-4]
   27280:	b	274ec <ftello64@plt+0x15c24>
   27284:	ldr	r0, [fp, #-8]
   27288:	ldr	r0, [r0, #20]
   2728c:	ldr	r1, [sp, #28]
   27290:	movw	r2, #12
   27294:	mul	r1, r1, r2
   27298:	add	r0, r0, r1
   2729c:	ldr	r1, [sp, #12]
   272a0:	bl	279e4 <ftello64@plt+0x1611c>
   272a4:	and	r0, r0, #1
   272a8:	strb	r0, [sp, #27]
   272ac:	ldrb	r0, [sp, #27]
   272b0:	mvn	r1, #0
   272b4:	eor	r0, r0, r1
   272b8:	tst	r0, #1
   272bc:	beq	272cc <ftello64@plt+0x15a04>
   272c0:	movw	r0, #12
   272c4:	str	r0, [fp, #-4]
   272c8:	b	274ec <ftello64@plt+0x15c24>
   272cc:	b	274c8 <ftello64@plt+0x15c00>
   272d0:	ldr	r0, [fp, #-8]
   272d4:	ldr	r0, [r0, #20]
   272d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   272dc:	movw	r2, #12
   272e0:	mul	r1, r1, r2
   272e4:	add	r0, r0, r1
   272e8:	ldr	r0, [r0, #8]
   272ec:	ldr	r0, [r0]
   272f0:	str	r0, [sp, #16]
   272f4:	ldr	r0, [fp, #-8]
   272f8:	ldr	r0, [r0, #20]
   272fc:	ldr	r1, [sp, #28]
   27300:	mul	r1, r1, r2
   27304:	add	r0, r0, r1
   27308:	movw	r1, #0
   2730c:	str	r1, [r0, #4]
   27310:	ldr	r0, [fp, #-8]
   27314:	ldr	r1, [sp, #16]
   27318:	ldr	r2, [sp, #20]
   2731c:	bl	27c1c <ftello64@plt+0x16354>
   27320:	str	r0, [sp, #12]
   27324:	ldr	r0, [sp, #12]
   27328:	cmn	r0, #1
   2732c:	bne	273e0 <ftello64@plt+0x15b18>
   27330:	ldr	r0, [fp, #-8]
   27334:	ldr	r1, [sp, #16]
   27338:	ldr	r2, [sp, #20]
   2733c:	bl	27900 <ftello64@plt+0x16038>
   27340:	str	r0, [sp, #12]
   27344:	ldr	r0, [sp, #12]
   27348:	cmn	r0, #1
   2734c:	bne	2735c <ftello64@plt+0x15a94>
   27350:	movw	r0, #12
   27354:	str	r0, [fp, #-4]
   27358:	b	274ec <ftello64@plt+0x15c24>
   2735c:	ldr	r0, [fp, #-8]
   27360:	ldr	r0, [r0, #20]
   27364:	ldr	r1, [sp, #28]
   27368:	movw	r2, #12
   2736c:	mul	r1, r1, r2
   27370:	add	r0, r0, r1
   27374:	ldr	r1, [sp, #12]
   27378:	bl	279e4 <ftello64@plt+0x1611c>
   2737c:	and	r0, r0, #1
   27380:	strb	r0, [sp, #27]
   27384:	ldrb	r0, [sp, #27]
   27388:	mvn	r1, #0
   2738c:	eor	r0, r0, r1
   27390:	tst	r0, #1
   27394:	beq	273a4 <ftello64@plt+0x15adc>
   27398:	movw	r0, #12
   2739c:	str	r0, [fp, #-4]
   273a0:	b	274ec <ftello64@plt+0x15c24>
   273a4:	ldr	r0, [fp, #-8]
   273a8:	ldr	r1, [sp, #16]
   273ac:	ldr	r2, [sp, #12]
   273b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   273b4:	ldr	ip, [sp, #20]
   273b8:	str	ip, [sp]
   273bc:	bl	26ff0 <ftello64@plt+0x15728>
   273c0:	str	r0, [sp, #8]
   273c4:	ldr	r0, [sp, #8]
   273c8:	cmp	r0, #0
   273cc:	beq	273dc <ftello64@plt+0x15b14>
   273d0:	ldr	r0, [sp, #8]
   273d4:	str	r0, [fp, #-4]
   273d8:	b	274ec <ftello64@plt+0x15c24>
   273dc:	b	2742c <ftello64@plt+0x15b64>
   273e0:	ldr	r0, [fp, #-8]
   273e4:	ldr	r0, [r0, #20]
   273e8:	ldr	r1, [sp, #28]
   273ec:	movw	r2, #12
   273f0:	mul	r1, r1, r2
   273f4:	add	r0, r0, r1
   273f8:	ldr	r1, [sp, #12]
   273fc:	bl	279e4 <ftello64@plt+0x1611c>
   27400:	and	r0, r0, #1
   27404:	strb	r0, [sp, #27]
   27408:	ldrb	r0, [sp, #27]
   2740c:	mvn	r1, #0
   27410:	eor	r0, r0, r1
   27414:	tst	r0, #1
   27418:	beq	27428 <ftello64@plt+0x15b60>
   2741c:	movw	r0, #12
   27420:	str	r0, [fp, #-4]
   27424:	b	274ec <ftello64@plt+0x15c24>
   27428:	b	2742c <ftello64@plt+0x15b64>
   2742c:	ldr	r0, [fp, #-8]
   27430:	ldr	r0, [r0, #20]
   27434:	ldr	r1, [fp, #-24]	; 0xffffffe8
   27438:	movw	r2, #12
   2743c:	mul	r1, r1, r2
   27440:	add	r0, r0, r1
   27444:	ldr	r0, [r0, #8]
   27448:	ldr	r0, [r0, #4]
   2744c:	str	r0, [sp, #16]
   27450:	ldr	r0, [fp, #-8]
   27454:	ldr	r1, [sp, #16]
   27458:	ldr	r2, [sp, #20]
   2745c:	bl	27900 <ftello64@plt+0x16038>
   27460:	str	r0, [sp, #12]
   27464:	ldr	r0, [sp, #12]
   27468:	cmn	r0, #1
   2746c:	bne	2747c <ftello64@plt+0x15bb4>
   27470:	movw	r0, #12
   27474:	str	r0, [fp, #-4]
   27478:	b	274ec <ftello64@plt+0x15c24>
   2747c:	ldr	r0, [fp, #-8]
   27480:	ldr	r0, [r0, #20]
   27484:	ldr	r1, [sp, #28]
   27488:	movw	r2, #12
   2748c:	mul	r1, r1, r2
   27490:	add	r0, r0, r1
   27494:	ldr	r1, [sp, #12]
   27498:	bl	279e4 <ftello64@plt+0x1611c>
   2749c:	and	r0, r0, #1
   274a0:	strb	r0, [sp, #27]
   274a4:	ldrb	r0, [sp, #27]
   274a8:	mvn	r1, #0
   274ac:	eor	r0, r0, r1
   274b0:	tst	r0, #1
   274b4:	beq	274c4 <ftello64@plt+0x15bfc>
   274b8:	movw	r0, #12
   274bc:	str	r0, [fp, #-4]
   274c0:	b	274ec <ftello64@plt+0x15c24>
   274c4:	b	274c8 <ftello64@plt+0x15c00>
   274c8:	b	274cc <ftello64@plt+0x15c04>
   274cc:	b	274d0 <ftello64@plt+0x15c08>
   274d0:	ldr	r0, [sp, #16]
   274d4:	str	r0, [fp, #-24]	; 0xffffffe8
   274d8:	ldr	r0, [sp, #12]
   274dc:	str	r0, [sp, #28]
   274e0:	b	2702c <ftello64@plt+0x15764>
   274e4:	movw	r0, #0
   274e8:	str	r0, [fp, #-4]
   274ec:	ldr	r0, [fp, #-4]
   274f0:	mov	sp, fp
   274f4:	pop	{fp, pc}
   274f8:	push	{fp, lr}
   274fc:	mov	fp, sp
   27500:	sub	sp, sp, #40	; 0x28
   27504:	str	r0, [fp, #-8]
   27508:	str	r1, [fp, #-12]
   2750c:	ldr	r0, [fp, #-12]
   27510:	movw	r1, #0
   27514:	cmp	r0, r1
   27518:	beq	2752c <ftello64@plt+0x15c64>
   2751c:	ldr	r0, [fp, #-12]
   27520:	ldr	r0, [r0, #4]
   27524:	cmp	r0, #0
   27528:	bne	27538 <ftello64@plt+0x15c70>
   2752c:	movw	r0, #0
   27530:	str	r0, [fp, #-4]
   27534:	b	278f4 <ftello64@plt+0x1602c>
   27538:	ldr	r0, [fp, #-8]
   2753c:	ldr	r0, [r0]
   27540:	ldr	r1, [fp, #-12]
   27544:	ldr	r1, [r1, #4]
   27548:	lsl	r1, r1, #1
   2754c:	ldr	r2, [fp, #-8]
   27550:	ldr	r2, [r2, #4]
   27554:	add	r1, r1, r2
   27558:	cmp	r0, r1
   2755c:	bge	275c8 <ftello64@plt+0x15d00>
   27560:	ldr	r0, [fp, #-12]
   27564:	ldr	r0, [r0, #4]
   27568:	ldr	r1, [fp, #-8]
   2756c:	ldr	r1, [r1]
   27570:	add	r0, r0, r1
   27574:	lsl	r0, r0, #1
   27578:	str	r0, [sp, #8]
   2757c:	ldr	r0, [fp, #-8]
   27580:	ldr	r0, [r0, #8]
   27584:	ldr	r1, [sp, #8]
   27588:	lsl	r1, r1, #2
   2758c:	bl	38af8 <ftello64@plt+0x27230>
   27590:	str	r0, [sp, #4]
   27594:	ldr	r0, [sp, #4]
   27598:	movw	r1, #0
   2759c:	cmp	r0, r1
   275a0:	bne	275b0 <ftello64@plt+0x15ce8>
   275a4:	movw	r0, #12
   275a8:	str	r0, [fp, #-4]
   275ac:	b	278f4 <ftello64@plt+0x1602c>
   275b0:	ldr	r0, [sp, #4]
   275b4:	ldr	r1, [fp, #-8]
   275b8:	str	r0, [r1, #8]
   275bc:	ldr	r0, [sp, #8]
   275c0:	ldr	r1, [fp, #-8]
   275c4:	str	r0, [r1]
   275c8:	ldr	r0, [fp, #-8]
   275cc:	ldr	r0, [r0, #4]
   275d0:	cmp	r0, #0
   275d4:	bne	27628 <ftello64@plt+0x15d60>
   275d8:	ldr	r0, [fp, #-8]
   275dc:	ldr	r0, [r0, #8]
   275e0:	movw	r1, #0
   275e4:	cmp	r0, r1
   275e8:	beq	275f0 <ftello64@plt+0x15d28>
   275ec:	b	275f0 <ftello64@plt+0x15d28>
   275f0:	ldr	r0, [fp, #-12]
   275f4:	ldr	r0, [r0, #4]
   275f8:	ldr	r1, [fp, #-8]
   275fc:	str	r0, [r1, #4]
   27600:	ldr	r0, [fp, #-8]
   27604:	ldr	r0, [r0, #8]
   27608:	ldr	r1, [fp, #-12]
   2760c:	ldr	r2, [r1, #4]
   27610:	ldr	r1, [r1, #8]
   27614:	lsl	r2, r2, #2
   27618:	bl	115b0 <memcpy@plt>
   2761c:	movw	r0, #0
   27620:	str	r0, [fp, #-4]
   27624:	b	278f4 <ftello64@plt+0x1602c>
   27628:	ldr	r0, [fp, #-8]
   2762c:	ldr	r0, [r0, #4]
   27630:	ldr	r1, [fp, #-12]
   27634:	ldr	r1, [r1, #4]
   27638:	lsl	r1, r1, #1
   2763c:	add	r0, r0, r1
   27640:	str	r0, [sp, #16]
   27644:	ldr	r0, [fp, #-12]
   27648:	ldr	r0, [r0, #4]
   2764c:	sub	r0, r0, #1
   27650:	str	r0, [fp, #-16]
   27654:	ldr	r0, [fp, #-8]
   27658:	ldr	r0, [r0, #4]
   2765c:	sub	r0, r0, #1
   27660:	str	r0, [sp, #20]
   27664:	ldr	r0, [fp, #-16]
   27668:	cmp	r0, #0
   2766c:	movw	r0, #0
   27670:	str	r0, [sp]
   27674:	blt	2768c <ftello64@plt+0x15dc4>
   27678:	ldr	r0, [sp, #20]
   2767c:	cmp	r0, #0
   27680:	movw	r0, #0
   27684:	movge	r0, #1
   27688:	str	r0, [sp]
   2768c:	ldr	r0, [sp]
   27690:	tst	r0, #1
   27694:	beq	27760 <ftello64@plt+0x15e98>
   27698:	ldr	r0, [fp, #-8]
   2769c:	ldr	r0, [r0, #8]
   276a0:	ldr	r1, [sp, #20]
   276a4:	ldr	r0, [r0, r1, lsl #2]
   276a8:	ldr	r1, [fp, #-12]
   276ac:	ldr	r1, [r1, #8]
   276b0:	ldr	r2, [fp, #-16]
   276b4:	add	r1, r1, r2, lsl #2
   276b8:	ldr	r1, [r1]
   276bc:	cmp	r0, r1
   276c0:	bne	276e4 <ftello64@plt+0x15e1c>
   276c4:	ldr	r0, [fp, #-16]
   276c8:	mvn	r1, #0
   276cc:	add	r0, r0, r1
   276d0:	str	r0, [fp, #-16]
   276d4:	ldr	r0, [sp, #20]
   276d8:	add	r0, r0, r1
   276dc:	str	r0, [sp, #20]
   276e0:	b	2775c <ftello64@plt+0x15e94>
   276e4:	ldr	r0, [fp, #-8]
   276e8:	ldr	r0, [r0, #8]
   276ec:	ldr	r1, [sp, #20]
   276f0:	ldr	r0, [r0, r1, lsl #2]
   276f4:	ldr	r1, [fp, #-12]
   276f8:	ldr	r1, [r1, #8]
   276fc:	ldr	r2, [fp, #-16]
   27700:	add	r1, r1, r2, lsl #2
   27704:	ldr	r1, [r1]
   27708:	cmp	r0, r1
   2770c:	bge	27748 <ftello64@plt+0x15e80>
   27710:	ldr	r0, [fp, #-12]
   27714:	ldr	r0, [r0, #8]
   27718:	ldr	r1, [fp, #-16]
   2771c:	sub	r2, r1, #1
   27720:	str	r2, [fp, #-16]
   27724:	ldr	r0, [r0, r1, lsl #2]
   27728:	ldr	r1, [fp, #-8]
   2772c:	ldr	r1, [r1, #8]
   27730:	ldr	r2, [sp, #16]
   27734:	sub	r2, r2, #1
   27738:	str	r2, [sp, #16]
   2773c:	add	r1, r1, r2, lsl #2
   27740:	str	r0, [r1]
   27744:	b	27758 <ftello64@plt+0x15e90>
   27748:	ldr	r0, [sp, #20]
   2774c:	mvn	r1, #0
   27750:	add	r0, r0, r1
   27754:	str	r0, [sp, #20]
   27758:	b	2775c <ftello64@plt+0x15e94>
   2775c:	b	27664 <ftello64@plt+0x15d9c>
   27760:	ldr	r0, [fp, #-16]
   27764:	cmp	r0, #0
   27768:	blt	277a8 <ftello64@plt+0x15ee0>
   2776c:	ldr	r0, [fp, #-16]
   27770:	add	r0, r0, #1
   27774:	ldr	r1, [sp, #16]
   27778:	sub	r0, r1, r0
   2777c:	str	r0, [sp, #16]
   27780:	ldr	r0, [fp, #-8]
   27784:	ldr	r0, [r0, #8]
   27788:	ldr	r1, [sp, #16]
   2778c:	add	r0, r0, r1, lsl #2
   27790:	ldr	r1, [fp, #-12]
   27794:	ldr	r1, [r1, #8]
   27798:	ldr	r2, [fp, #-16]
   2779c:	add	r2, r2, #1
   277a0:	lsl	r2, r2, #2
   277a4:	bl	115b0 <memcpy@plt>
   277a8:	ldr	r0, [fp, #-8]
   277ac:	ldr	r0, [r0, #4]
   277b0:	sub	r0, r0, #1
   277b4:	str	r0, [sp, #20]
   277b8:	ldr	r0, [fp, #-8]
   277bc:	ldr	r0, [r0, #4]
   277c0:	ldr	r1, [fp, #-12]
   277c4:	ldr	r1, [r1, #4]
   277c8:	lsl	r1, r1, #1
   277cc:	add	r0, r0, r1
   277d0:	sub	r0, r0, #1
   277d4:	str	r0, [fp, #-16]
   277d8:	ldr	r0, [fp, #-16]
   277dc:	ldr	r1, [sp, #16]
   277e0:	sub	r0, r0, r1
   277e4:	add	r0, r0, #1
   277e8:	str	r0, [sp, #12]
   277ec:	ldr	r0, [sp, #12]
   277f0:	cmp	r0, #0
   277f4:	bne	27804 <ftello64@plt+0x15f3c>
   277f8:	movw	r0, #0
   277fc:	str	r0, [fp, #-4]
   27800:	b	278f4 <ftello64@plt+0x1602c>
   27804:	ldr	r0, [sp, #12]
   27808:	ldr	r1, [fp, #-8]
   2780c:	ldr	r2, [r1, #4]
   27810:	add	r0, r2, r0
   27814:	str	r0, [r1, #4]
   27818:	ldr	r0, [fp, #-8]
   2781c:	ldr	r0, [r0, #8]
   27820:	ldr	r1, [fp, #-16]
   27824:	ldr	r1, [r0, r1, lsl #2]
   27828:	ldr	r2, [sp, #20]
   2782c:	add	r0, r0, r2, lsl #2
   27830:	ldr	r0, [r0]
   27834:	cmp	r1, r0
   27838:	ble	2788c <ftello64@plt+0x15fc4>
   2783c:	ldr	r0, [fp, #-8]
   27840:	ldr	r0, [r0, #8]
   27844:	ldr	r1, [fp, #-16]
   27848:	sub	r2, r1, #1
   2784c:	str	r2, [fp, #-16]
   27850:	ldr	r0, [r0, r1, lsl #2]
   27854:	ldr	r1, [fp, #-8]
   27858:	ldr	r1, [r1, #8]
   2785c:	ldr	r2, [sp, #20]
   27860:	ldr	r3, [sp, #12]
   27864:	sub	ip, r3, #1
   27868:	str	ip, [sp, #12]
   2786c:	add	r2, r2, r3
   27870:	add	r1, r1, r2, lsl #2
   27874:	str	r0, [r1]
   27878:	ldr	r0, [sp, #12]
   2787c:	cmp	r0, #0
   27880:	bne	27888 <ftello64@plt+0x15fc0>
   27884:	b	278ec <ftello64@plt+0x16024>
   27888:	b	278e8 <ftello64@plt+0x16020>
   2788c:	ldr	r0, [fp, #-8]
   27890:	ldr	r0, [r0, #8]
   27894:	ldr	r1, [sp, #20]
   27898:	ldr	r2, [r0, r1, lsl #2]
   2789c:	ldr	r3, [sp, #12]
   278a0:	add	r1, r1, r3
   278a4:	add	r0, r0, r1, lsl #2
   278a8:	str	r2, [r0]
   278ac:	ldr	r0, [sp, #20]
   278b0:	mvn	r1, #0
   278b4:	add	r0, r0, r1
   278b8:	str	r0, [sp, #20]
   278bc:	cmp	r0, #0
   278c0:	bge	278e4 <ftello64@plt+0x1601c>
   278c4:	ldr	r0, [fp, #-8]
   278c8:	ldr	r0, [r0, #8]
   278cc:	ldr	r1, [sp, #16]
   278d0:	add	r1, r0, r1, lsl #2
   278d4:	ldr	r2, [sp, #12]
   278d8:	lsl	r2, r2, #2
   278dc:	bl	115b0 <memcpy@plt>
   278e0:	b	278ec <ftello64@plt+0x16024>
   278e4:	b	278e8 <ftello64@plt+0x16020>
   278e8:	b	27818 <ftello64@plt+0x15f50>
   278ec:	movw	r0, #0
   278f0:	str	r0, [fp, #-4]
   278f4:	ldr	r0, [fp, #-4]
   278f8:	mov	sp, fp
   278fc:	pop	{fp, pc}
   27900:	push	{fp, lr}
   27904:	mov	fp, sp
   27908:	sub	sp, sp, #24
   2790c:	str	r0, [fp, #-4]
   27910:	str	r1, [fp, #-8]
   27914:	str	r2, [sp, #12]
   27918:	ldr	r0, [fp, #-4]
   2791c:	ldr	r1, [r0]
   27920:	ldr	r2, [fp, #-8]
   27924:	ldr	r2, [r1, r2, lsl #3]!
   27928:	ldr	r1, [r1, #4]
   2792c:	str	r1, [sp, #4]
   27930:	mov	r1, r2
   27934:	ldr	r2, [sp, #4]
   27938:	bl	26700 <ftello64@plt+0x14e38>
   2793c:	str	r0, [sp, #8]
   27940:	ldr	r0, [sp, #8]
   27944:	cmn	r0, #1
   27948:	beq	279d8 <ftello64@plt+0x16110>
   2794c:	ldr	r0, [sp, #12]
   27950:	ldr	r1, [fp, #-4]
   27954:	ldr	r1, [r1]
   27958:	ldr	r2, [sp, #8]
   2795c:	add	r1, r1, r2, lsl #3
   27960:	ldr	r2, [r1, #4]
   27964:	bfc	r0, #10, #22
   27968:	bfc	r2, #8, #10
   2796c:	orr	r0, r2, r0, lsl #8
   27970:	str	r0, [r1, #4]
   27974:	ldr	r0, [fp, #-4]
   27978:	ldr	r0, [r0]
   2797c:	ldr	r1, [fp, #-8]
   27980:	add	r1, r0, r1, lsl #3
   27984:	ldr	r1, [r1, #4]
   27988:	ldr	r2, [sp, #8]
   2798c:	add	r0, r0, r2, lsl #3
   27990:	ldr	r2, [r0, #4]
   27994:	orr	r1, r2, r1
   27998:	lsr	r1, r1, #8
   2799c:	bfi	r2, r1, #8, #10
   279a0:	str	r2, [r0, #4]
   279a4:	ldr	r0, [fp, #-4]
   279a8:	ldr	r0, [r0]
   279ac:	ldr	r1, [sp, #8]
   279b0:	add	r0, r0, r1, lsl #3
   279b4:	ldr	r1, [r0, #4]
   279b8:	orr	r1, r1, #262144	; 0x40000
   279bc:	str	r1, [r0, #4]
   279c0:	ldr	r0, [fp, #-8]
   279c4:	ldr	r1, [fp, #-4]
   279c8:	ldr	r1, [r1, #16]
   279cc:	ldr	r2, [sp, #8]
   279d0:	add	r1, r1, r2, lsl #2
   279d4:	str	r0, [r1]
   279d8:	ldr	r0, [sp, #8]
   279dc:	mov	sp, fp
   279e0:	pop	{fp, pc}
   279e4:	push	{fp, lr}
   279e8:	mov	fp, sp
   279ec:	sub	sp, sp, #24
   279f0:	str	r0, [fp, #-8]
   279f4:	str	r1, [sp, #12]
   279f8:	ldr	r0, [fp, #-8]
   279fc:	ldr	r0, [r0]
   27a00:	cmp	r0, #0
   27a04:	bne	27a2c <ftello64@plt+0x16164>
   27a08:	ldr	r0, [fp, #-8]
   27a0c:	ldr	r1, [sp, #12]
   27a10:	bl	26b18 <ftello64@plt+0x15250>
   27a14:	cmp	r0, #0
   27a18:	movw	r0, #0
   27a1c:	moveq	r0, #1
   27a20:	and	r0, r0, #1
   27a24:	strb	r0, [fp, #-1]
   27a28:	b	27c0c <ftello64@plt+0x16344>
   27a2c:	ldr	r0, [fp, #-8]
   27a30:	ldr	r0, [r0, #4]
   27a34:	cmp	r0, #0
   27a38:	bne	27a84 <ftello64@plt+0x161bc>
   27a3c:	ldr	r0, [fp, #-8]
   27a40:	ldr	r0, [r0, #8]
   27a44:	movw	r1, #0
   27a48:	cmp	r0, r1
   27a4c:	beq	27a54 <ftello64@plt+0x1618c>
   27a50:	b	27a54 <ftello64@plt+0x1618c>
   27a54:	ldr	r0, [sp, #12]
   27a58:	ldr	r1, [fp, #-8]
   27a5c:	ldr	r1, [r1, #8]
   27a60:	str	r0, [r1]
   27a64:	ldr	r0, [fp, #-8]
   27a68:	ldr	r1, [r0, #4]
   27a6c:	add	r1, r1, #1
   27a70:	str	r1, [r0, #4]
   27a74:	movw	r0, #1
   27a78:	and	r0, r0, #1
   27a7c:	strb	r0, [fp, #-1]
   27a80:	b	27c0c <ftello64@plt+0x16344>
   27a84:	ldr	r0, [fp, #-8]
   27a88:	ldr	r0, [r0]
   27a8c:	ldr	r1, [fp, #-8]
   27a90:	ldr	r1, [r1, #4]
   27a94:	cmp	r0, r1
   27a98:	bne	27af0 <ftello64@plt+0x16228>
   27a9c:	ldr	r0, [fp, #-8]
   27aa0:	ldr	r1, [r0]
   27aa4:	lsl	r1, r1, #1
   27aa8:	str	r1, [r0]
   27aac:	ldr	r0, [fp, #-8]
   27ab0:	ldr	r1, [r0]
   27ab4:	ldr	r0, [r0, #8]
   27ab8:	lsl	r1, r1, #2
   27abc:	bl	38af8 <ftello64@plt+0x27230>
   27ac0:	str	r0, [sp, #4]
   27ac4:	ldr	r0, [sp, #4]
   27ac8:	movw	r1, #0
   27acc:	cmp	r0, r1
   27ad0:	bne	27ae4 <ftello64@plt+0x1621c>
   27ad4:	movw	r0, #0
   27ad8:	and	r0, r0, #1
   27adc:	strb	r0, [fp, #-1]
   27ae0:	b	27c0c <ftello64@plt+0x16344>
   27ae4:	ldr	r0, [sp, #4]
   27ae8:	ldr	r1, [fp, #-8]
   27aec:	str	r0, [r1, #8]
   27af0:	ldr	r0, [sp, #12]
   27af4:	ldr	r1, [fp, #-8]
   27af8:	ldr	r1, [r1, #8]
   27afc:	ldr	r1, [r1]
   27b00:	cmp	r0, r1
   27b04:	bge	27b50 <ftello64@plt+0x16288>
   27b08:	ldr	r0, [fp, #-8]
   27b0c:	ldr	r0, [r0, #4]
   27b10:	str	r0, [sp, #8]
   27b14:	ldr	r0, [sp, #8]
   27b18:	cmp	r0, #0
   27b1c:	ble	27b4c <ftello64@plt+0x16284>
   27b20:	ldr	r0, [fp, #-8]
   27b24:	ldr	r0, [r0, #8]
   27b28:	ldr	r1, [sp, #8]
   27b2c:	add	r0, r0, r1, lsl #2
   27b30:	ldr	r1, [r0, #-4]
   27b34:	str	r1, [r0]
   27b38:	ldr	r0, [sp, #8]
   27b3c:	mvn	r1, #0
   27b40:	add	r0, r0, r1
   27b44:	str	r0, [sp, #8]
   27b48:	b	27b14 <ftello64@plt+0x1624c>
   27b4c:	b	27bd8 <ftello64@plt+0x16310>
   27b50:	ldr	r0, [fp, #-8]
   27b54:	ldr	r0, [r0, #4]
   27b58:	str	r0, [sp, #8]
   27b5c:	ldr	r0, [fp, #-8]
   27b60:	ldr	r0, [r0, #8]
   27b64:	ldr	r1, [sp, #8]
   27b68:	sub	r1, r1, #1
   27b6c:	add	r0, r0, r1, lsl #2
   27b70:	ldr	r0, [r0]
   27b74:	ldr	r1, [sp, #12]
   27b78:	cmp	r0, r1
   27b7c:	ble	27bac <ftello64@plt+0x162e4>
   27b80:	ldr	r0, [fp, #-8]
   27b84:	ldr	r0, [r0, #8]
   27b88:	ldr	r1, [sp, #8]
   27b8c:	add	r0, r0, r1, lsl #2
   27b90:	ldr	r1, [r0, #-4]
   27b94:	str	r1, [r0]
   27b98:	ldr	r0, [sp, #8]
   27b9c:	mvn	r1, #0
   27ba0:	add	r0, r0, r1
   27ba4:	str	r0, [sp, #8]
   27ba8:	b	27b5c <ftello64@plt+0x16294>
   27bac:	ldr	r0, [fp, #-8]
   27bb0:	ldr	r0, [r0, #8]
   27bb4:	ldr	r1, [sp, #8]
   27bb8:	sub	r1, r1, #1
   27bbc:	add	r0, r0, r1, lsl #2
   27bc0:	ldr	r0, [r0]
   27bc4:	ldr	r1, [sp, #12]
   27bc8:	cmp	r0, r1
   27bcc:	bge	27bd4 <ftello64@plt+0x1630c>
   27bd0:	b	27bd4 <ftello64@plt+0x1630c>
   27bd4:	b	27bd8 <ftello64@plt+0x16310>
   27bd8:	ldr	r0, [sp, #12]
   27bdc:	ldr	r1, [fp, #-8]
   27be0:	ldr	r1, [r1, #8]
   27be4:	ldr	r2, [sp, #8]
   27be8:	add	r1, r1, r2, lsl #2
   27bec:	str	r0, [r1]
   27bf0:	ldr	r0, [fp, #-8]
   27bf4:	ldr	r1, [r0, #4]
   27bf8:	add	r1, r1, #1
   27bfc:	str	r1, [r0, #4]
   27c00:	movw	r0, #1
   27c04:	and	r0, r0, #1
   27c08:	strb	r0, [fp, #-1]
   27c0c:	ldrb	r0, [fp, #-1]
   27c10:	and	r0, r0, #1
   27c14:	mov	sp, fp
   27c18:	pop	{fp, pc}
   27c1c:	sub	sp, sp, #24
   27c20:	str	r0, [sp, #16]
   27c24:	str	r1, [sp, #12]
   27c28:	str	r2, [sp, #8]
   27c2c:	ldr	r0, [sp, #16]
   27c30:	ldr	r0, [r0, #8]
   27c34:	sub	r0, r0, #1
   27c38:	str	r0, [sp, #4]
   27c3c:	ldr	r0, [sp, #16]
   27c40:	ldr	r0, [r0]
   27c44:	ldr	r1, [sp, #4]
   27c48:	add	r0, r0, r1, lsl #3
   27c4c:	ldr	r0, [r0, #4]
   27c50:	lsr	r0, r0, #18
   27c54:	and	r0, r0, #1
   27c58:	cmp	r0, #0
   27c5c:	movw	r0, #0
   27c60:	str	r0, [sp]
   27c64:	beq	27c7c <ftello64@plt+0x163b4>
   27c68:	ldr	r0, [sp, #4]
   27c6c:	cmp	r0, #0
   27c70:	movw	r0, #0
   27c74:	movgt	r0, #1
   27c78:	str	r0, [sp]
   27c7c:	ldr	r0, [sp]
   27c80:	tst	r0, #1
   27c84:	beq	27cf8 <ftello64@plt+0x16430>
   27c88:	ldr	r0, [sp, #12]
   27c8c:	ldr	r1, [sp, #16]
   27c90:	ldr	r1, [r1, #16]
   27c94:	ldr	r2, [sp, #4]
   27c98:	add	r1, r1, r2, lsl #2
   27c9c:	ldr	r1, [r1]
   27ca0:	cmp	r0, r1
   27ca4:	bne	27ce0 <ftello64@plt+0x16418>
   27ca8:	ldr	r0, [sp, #8]
   27cac:	ldr	r1, [sp, #16]
   27cb0:	ldr	r1, [r1]
   27cb4:	ldr	r2, [sp, #4]
   27cb8:	add	r1, r1, r2, lsl #3
   27cbc:	ldr	r1, [r1, #4]
   27cc0:	lsr	r1, r1, #8
   27cc4:	movw	r2, #1023	; 0x3ff
   27cc8:	and	r1, r1, r2
   27ccc:	cmp	r0, r1
   27cd0:	bne	27ce0 <ftello64@plt+0x16418>
   27cd4:	ldr	r0, [sp, #4]
   27cd8:	str	r0, [sp, #20]
   27cdc:	b	27d00 <ftello64@plt+0x16438>
   27ce0:	b	27ce4 <ftello64@plt+0x1641c>
   27ce4:	ldr	r0, [sp, #4]
   27ce8:	mvn	r1, #0
   27cec:	add	r0, r0, r1
   27cf0:	str	r0, [sp, #4]
   27cf4:	b	27c3c <ftello64@plt+0x16374>
   27cf8:	mvn	r0, #0
   27cfc:	str	r0, [sp, #20]
   27d00:	ldr	r0, [sp, #20]
   27d04:	add	sp, sp, #24
   27d08:	bx	lr
   27d0c:	push	{fp, lr}
   27d10:	mov	fp, sp
   27d14:	sub	sp, sp, #16
   27d18:	str	r0, [sp, #8]
   27d1c:	str	r1, [sp, #4]
   27d20:	ldr	r0, [sp, #8]
   27d24:	ldr	r0, [r0]
   27d28:	ldr	r1, [sp, #8]
   27d2c:	ldr	r1, [r1, #4]
   27d30:	cmp	r0, r1
   27d34:	bne	27d90 <ftello64@plt+0x164c8>
   27d38:	ldr	r0, [sp, #8]
   27d3c:	ldr	r1, [r0]
   27d40:	mov	r2, #2
   27d44:	add	r1, r2, r1, lsl #1
   27d48:	str	r1, [r0]
   27d4c:	ldr	r0, [sp, #8]
   27d50:	ldr	r1, [r0]
   27d54:	ldr	r0, [r0, #8]
   27d58:	lsl	r1, r1, #2
   27d5c:	bl	38af8 <ftello64@plt+0x27230>
   27d60:	str	r0, [sp]
   27d64:	ldr	r0, [sp]
   27d68:	movw	r1, #0
   27d6c:	cmp	r0, r1
   27d70:	bne	27d84 <ftello64@plt+0x164bc>
   27d74:	movw	r0, #0
   27d78:	and	r0, r0, #1
   27d7c:	strb	r0, [fp, #-1]
   27d80:	b	27dbc <ftello64@plt+0x164f4>
   27d84:	ldr	r0, [sp]
   27d88:	ldr	r1, [sp, #8]
   27d8c:	str	r0, [r1, #8]
   27d90:	ldr	r0, [sp, #4]
   27d94:	ldr	r1, [sp, #8]
   27d98:	ldr	r2, [r1, #4]
   27d9c:	ldr	r3, [r1, #8]
   27da0:	add	ip, r2, #1
   27da4:	str	ip, [r1, #4]
   27da8:	add	r1, r3, r2, lsl #2
   27dac:	str	r0, [r1]
   27db0:	movw	r0, #1
   27db4:	and	r0, r0, #1
   27db8:	strb	r0, [fp, #-1]
   27dbc:	ldrb	r0, [fp, #-1]
   27dc0:	and	r0, r0, #1
   27dc4:	mov	sp, fp
   27dc8:	pop	{fp, pc}
   27dcc:	push	{fp, lr}
   27dd0:	mov	fp, sp
   27dd4:	sub	sp, sp, #16
   27dd8:	str	r0, [sp, #8]
   27ddc:	str	r1, [sp, #4]
   27de0:	ldr	r0, [sp, #4]
   27de4:	ldr	r0, [r0, #4]
   27de8:	ldr	r1, [sp, #8]
   27dec:	str	r0, [r1, #4]
   27df0:	ldr	r0, [sp, #4]
   27df4:	ldr	r0, [r0, #4]
   27df8:	cmp	r0, #0
   27dfc:	ble	27e78 <ftello64@plt+0x165b0>
   27e00:	ldr	r0, [sp, #8]
   27e04:	ldr	r1, [r0, #4]
   27e08:	str	r1, [r0]
   27e0c:	ldr	r0, [sp, #8]
   27e10:	ldr	r0, [r0]
   27e14:	lsl	r0, r0, #2
   27e18:	bl	38a88 <ftello64@plt+0x271c0>
   27e1c:	ldr	r1, [sp, #8]
   27e20:	str	r0, [r1, #8]
   27e24:	ldr	r0, [sp, #8]
   27e28:	ldr	r0, [r0, #8]
   27e2c:	movw	r1, #0
   27e30:	cmp	r0, r1
   27e34:	bne	27e58 <ftello64@plt+0x16590>
   27e38:	ldr	r0, [sp, #8]
   27e3c:	movw	r1, #0
   27e40:	str	r1, [r0, #4]
   27e44:	ldr	r0, [sp, #8]
   27e48:	str	r1, [r0]
   27e4c:	movw	r0, #12
   27e50:	str	r0, [fp, #-4]
   27e54:	b	27e94 <ftello64@plt+0x165cc>
   27e58:	ldr	r0, [sp, #8]
   27e5c:	ldr	r0, [r0, #8]
   27e60:	ldr	r1, [sp, #4]
   27e64:	ldr	r2, [r1, #4]
   27e68:	ldr	r1, [r1, #8]
   27e6c:	lsl	r2, r2, #2
   27e70:	bl	115b0 <memcpy@plt>
   27e74:	b	27e8c <ftello64@plt+0x165c4>
   27e78:	ldr	r0, [sp, #8]
   27e7c:	movw	r1, #0
   27e80:	and	r1, r1, #255	; 0xff
   27e84:	movw	r2, #12
   27e88:	bl	11790 <memset@plt>
   27e8c:	movw	r0, #0
   27e90:	str	r0, [fp, #-4]
   27e94:	ldr	r0, [fp, #-4]
   27e98:	mov	sp, fp
   27e9c:	pop	{fp, pc}
   27ea0:	sub	sp, sp, #28
   27ea4:	str	r0, [sp, #20]
   27ea8:	str	r1, [sp, #16]
   27eac:	ldr	r0, [sp, #20]
   27eb0:	ldr	r0, [r0, #4]
   27eb4:	cmp	r0, #0
   27eb8:	bgt	27ec8 <ftello64@plt+0x16600>
   27ebc:	movw	r0, #0
   27ec0:	str	r0, [sp, #24]
   27ec4:	b	27f84 <ftello64@plt+0x166bc>
   27ec8:	movw	r0, #0
   27ecc:	str	r0, [sp, #12]
   27ed0:	ldr	r0, [sp, #20]
   27ed4:	ldr	r0, [r0, #4]
   27ed8:	sub	r0, r0, #1
   27edc:	str	r0, [sp, #8]
   27ee0:	ldr	r0, [sp, #12]
   27ee4:	ldr	r1, [sp, #8]
   27ee8:	cmp	r0, r1
   27eec:	bcs	27f40 <ftello64@plt+0x16678>
   27ef0:	ldr	r0, [sp, #12]
   27ef4:	ldr	r1, [sp, #8]
   27ef8:	add	r0, r0, r1
   27efc:	lsr	r0, r0, #1
   27f00:	str	r0, [sp, #4]
   27f04:	ldr	r0, [sp, #20]
   27f08:	ldr	r0, [r0, #8]
   27f0c:	ldr	r1, [sp, #4]
   27f10:	add	r0, r0, r1, lsl #2
   27f14:	ldr	r0, [r0]
   27f18:	ldr	r1, [sp, #16]
   27f1c:	cmp	r0, r1
   27f20:	bge	27f34 <ftello64@plt+0x1666c>
   27f24:	ldr	r0, [sp, #4]
   27f28:	add	r0, r0, #1
   27f2c:	str	r0, [sp, #12]
   27f30:	b	27f3c <ftello64@plt+0x16674>
   27f34:	ldr	r0, [sp, #4]
   27f38:	str	r0, [sp, #8]
   27f3c:	b	27ee0 <ftello64@plt+0x16618>
   27f40:	ldr	r0, [sp, #20]
   27f44:	ldr	r0, [r0, #8]
   27f48:	ldr	r1, [sp, #12]
   27f4c:	add	r0, r0, r1, lsl #2
   27f50:	ldr	r0, [r0]
   27f54:	ldr	r1, [sp, #16]
   27f58:	cmp	r0, r1
   27f5c:	bne	27f70 <ftello64@plt+0x166a8>
   27f60:	ldr	r0, [sp, #12]
   27f64:	add	r0, r0, #1
   27f68:	str	r0, [sp]
   27f6c:	b	27f7c <ftello64@plt+0x166b4>
   27f70:	movw	r0, #0
   27f74:	str	r0, [sp]
   27f78:	b	27f7c <ftello64@plt+0x166b4>
   27f7c:	ldr	r0, [sp]
   27f80:	str	r0, [sp, #24]
   27f84:	ldr	r0, [sp, #24]
   27f88:	add	sp, sp, #28
   27f8c:	bx	lr
   27f90:	push	{fp, lr}
   27f94:	mov	fp, sp
   27f98:	sub	sp, sp, #40	; 0x28
   27f9c:	str	r0, [fp, #-8]
   27fa0:	str	r1, [fp, #-12]
   27fa4:	str	r2, [fp, #-16]
   27fa8:	str	r3, [sp, #20]
   27fac:	ldr	r0, [fp, #-16]
   27fb0:	ldr	r0, [r0, #4]
   27fb4:	cmp	r0, #0
   27fb8:	bne	27fd0 <ftello64@plt+0x16708>
   27fbc:	ldr	r0, [fp, #-8]
   27fc0:	movw	r1, #0
   27fc4:	str	r1, [r0]
   27fc8:	str	r1, [fp, #-4]
   27fcc:	b	280e0 <ftello64@plt+0x16818>
   27fd0:	ldr	r0, [fp, #-16]
   27fd4:	ldr	r1, [sp, #20]
   27fd8:	bl	280ec <ftello64@plt+0x16824>
   27fdc:	str	r0, [sp, #16]
   27fe0:	ldr	r0, [fp, #-12]
   27fe4:	ldr	r0, [r0, #32]
   27fe8:	ldr	r1, [sp, #16]
   27fec:	ldr	lr, [fp, #-12]
   27ff0:	ldr	lr, [lr, #68]	; 0x44
   27ff4:	and	r1, r1, lr
   27ff8:	movw	lr, #12
   27ffc:	mul	r1, r1, lr
   28000:	add	r0, r0, r1
   28004:	str	r0, [sp, #8]
   28008:	movw	r0, #0
   2800c:	str	r0, [sp, #4]
   28010:	ldr	r0, [sp, #4]
   28014:	ldr	r1, [sp, #8]
   28018:	ldr	r1, [r1]
   2801c:	cmp	r0, r1
   28020:	bge	280a4 <ftello64@plt+0x167dc>
   28024:	ldr	r0, [sp, #8]
   28028:	ldr	r0, [r0, #8]
   2802c:	ldr	r1, [sp, #4]
   28030:	add	r0, r0, r1, lsl #2
   28034:	ldr	r0, [r0]
   28038:	str	r0, [sp]
   2803c:	ldr	r0, [sp]
   28040:	ldr	r0, [r0]
   28044:	ldr	r1, [sp, #16]
   28048:	cmp	r0, r1
   2804c:	bne	28090 <ftello64@plt+0x167c8>
   28050:	ldr	r0, [sp]
   28054:	ldrb	r0, [r0, #52]	; 0x34
   28058:	and	r0, r0, #15
   2805c:	and	r0, r0, #255	; 0xff
   28060:	ldr	r1, [sp, #20]
   28064:	cmp	r0, r1
   28068:	bne	28090 <ftello64@plt+0x167c8>
   2806c:	ldr	r0, [sp]
   28070:	ldr	r0, [r0, #40]	; 0x28
   28074:	ldr	r1, [fp, #-16]
   28078:	bl	28164 <ftello64@plt+0x1689c>
   2807c:	tst	r0, #1
   28080:	beq	28090 <ftello64@plt+0x167c8>
   28084:	ldr	r0, [sp]
   28088:	str	r0, [fp, #-4]
   2808c:	b	280e0 <ftello64@plt+0x16818>
   28090:	b	28094 <ftello64@plt+0x167cc>
   28094:	ldr	r0, [sp, #4]
   28098:	add	r0, r0, #1
   2809c:	str	r0, [sp, #4]
   280a0:	b	28010 <ftello64@plt+0x16748>
   280a4:	ldr	r0, [fp, #-12]
   280a8:	ldr	r1, [fp, #-16]
   280ac:	ldr	r2, [sp, #20]
   280b0:	ldr	r3, [sp, #16]
   280b4:	bl	28234 <ftello64@plt+0x1696c>
   280b8:	str	r0, [sp, #12]
   280bc:	ldr	r0, [sp, #12]
   280c0:	movw	r1, #0
   280c4:	cmp	r0, r1
   280c8:	bne	280d8 <ftello64@plt+0x16810>
   280cc:	ldr	r0, [fp, #-8]
   280d0:	movw	r1, #12
   280d4:	str	r1, [r0]
   280d8:	ldr	r0, [sp, #12]
   280dc:	str	r0, [fp, #-4]
   280e0:	ldr	r0, [fp, #-4]
   280e4:	mov	sp, fp
   280e8:	pop	{fp, pc}
   280ec:	sub	sp, sp, #16
   280f0:	str	r0, [sp, #12]
   280f4:	str	r1, [sp, #8]
   280f8:	ldr	r0, [sp, #12]
   280fc:	ldr	r0, [r0, #4]
   28100:	ldr	r1, [sp, #8]
   28104:	add	r0, r0, r1
   28108:	str	r0, [sp, #4]
   2810c:	movw	r0, #0
   28110:	str	r0, [sp]
   28114:	ldr	r0, [sp]
   28118:	ldr	r1, [sp, #12]
   2811c:	ldr	r1, [r1, #4]
   28120:	cmp	r0, r1
   28124:	bge	28158 <ftello64@plt+0x16890>
   28128:	ldr	r0, [sp, #12]
   2812c:	ldr	r0, [r0, #8]
   28130:	ldr	r1, [sp]
   28134:	add	r0, r0, r1, lsl #2
   28138:	ldr	r0, [r0]
   2813c:	ldr	r1, [sp, #4]
   28140:	add	r0, r1, r0
   28144:	str	r0, [sp, #4]
   28148:	ldr	r0, [sp]
   2814c:	add	r0, r0, #1
   28150:	str	r0, [sp]
   28154:	b	28114 <ftello64@plt+0x1684c>
   28158:	ldr	r0, [sp, #4]
   2815c:	add	sp, sp, #16
   28160:	bx	lr
   28164:	sub	sp, sp, #16
   28168:	str	r0, [sp, #8]
   2816c:	str	r1, [sp, #4]
   28170:	ldr	r0, [sp, #8]
   28174:	movw	r1, #0
   28178:	cmp	r0, r1
   2817c:	beq	281a8 <ftello64@plt+0x168e0>
   28180:	ldr	r0, [sp, #4]
   28184:	movw	r1, #0
   28188:	cmp	r0, r1
   2818c:	beq	281a8 <ftello64@plt+0x168e0>
   28190:	ldr	r0, [sp, #8]
   28194:	ldr	r0, [r0, #4]
   28198:	ldr	r1, [sp, #4]
   2819c:	ldr	r1, [r1, #4]
   281a0:	cmp	r0, r1
   281a4:	beq	281b8 <ftello64@plt+0x168f0>
   281a8:	movw	r0, #0
   281ac:	and	r0, r0, #1
   281b0:	strb	r0, [sp, #15]
   281b4:	b	28224 <ftello64@plt+0x1695c>
   281b8:	ldr	r0, [sp, #8]
   281bc:	ldr	r0, [r0, #4]
   281c0:	str	r0, [sp]
   281c4:	ldr	r0, [sp]
   281c8:	mvn	r1, #0
   281cc:	add	r0, r0, r1
   281d0:	str	r0, [sp]
   281d4:	cmp	r0, #0
   281d8:	blt	28218 <ftello64@plt+0x16950>
   281dc:	ldr	r0, [sp, #8]
   281e0:	ldr	r0, [r0, #8]
   281e4:	ldr	r1, [sp]
   281e8:	ldr	r0, [r0, r1, lsl #2]
   281ec:	ldr	r2, [sp, #4]
   281f0:	ldr	r2, [r2, #8]
   281f4:	add	r1, r2, r1, lsl #2
   281f8:	ldr	r1, [r1]
   281fc:	cmp	r0, r1
   28200:	beq	28214 <ftello64@plt+0x1694c>
   28204:	movw	r0, #0
   28208:	and	r0, r0, #1
   2820c:	strb	r0, [sp, #15]
   28210:	b	28224 <ftello64@plt+0x1695c>
   28214:	b	281c4 <ftello64@plt+0x168fc>
   28218:	movw	r0, #1
   2821c:	and	r0, r0, #1
   28220:	strb	r0, [sp, #15]
   28224:	ldrb	r0, [sp, #15]
   28228:	and	r0, r0, #1
   2822c:	add	sp, sp, #16
   28230:	bx	lr
   28234:	push	{fp, lr}
   28238:	mov	fp, sp
   2823c:	sub	sp, sp, #56	; 0x38
   28240:	str	r0, [fp, #-8]
   28244:	str	r1, [fp, #-12]
   28248:	str	r2, [fp, #-16]
   2824c:	str	r3, [fp, #-20]	; 0xffffffec
   28250:	movw	r0, #0
   28254:	str	r0, [sp, #28]
   28258:	movw	r0, #56	; 0x38
   2825c:	movw	r1, #1
   28260:	bl	389ec <ftello64@plt+0x27124>
   28264:	str	r0, [sp, #20]
   28268:	ldr	r0, [sp, #20]
   2826c:	movw	r1, #0
   28270:	cmp	r0, r1
   28274:	bne	28284 <ftello64@plt+0x169bc>
   28278:	movw	r0, #0
   2827c:	str	r0, [fp, #-4]
   28280:	b	28580 <ftello64@plt+0x16cb8>
   28284:	ldr	r0, [sp, #20]
   28288:	add	r0, r0, #4
   2828c:	ldr	r1, [fp, #-12]
   28290:	bl	27dcc <ftello64@plt+0x16504>
   28294:	str	r0, [sp, #24]
   28298:	ldr	r0, [sp, #24]
   2829c:	cmp	r0, #0
   282a0:	beq	282b8 <ftello64@plt+0x169f0>
   282a4:	ldr	r0, [sp, #20]
   282a8:	bl	17178 <ftello64@plt+0x58b0>
   282ac:	movw	r0, #0
   282b0:	str	r0, [fp, #-4]
   282b4:	b	28580 <ftello64@plt+0x16cb8>
   282b8:	ldr	r0, [fp, #-16]
   282bc:	ldr	r1, [sp, #20]
   282c0:	ldrb	r2, [r1, #52]	; 0x34
   282c4:	and	r0, r0, #15
   282c8:	bic	r2, r2, #15
   282cc:	orr	r0, r2, r0
   282d0:	strb	r0, [r1, #52]	; 0x34
   282d4:	ldr	r0, [sp, #20]
   282d8:	add	r0, r0, #4
   282dc:	ldr	r1, [sp, #20]
   282e0:	str	r0, [r1, #40]	; 0x28
   282e4:	movw	r0, #0
   282e8:	str	r0, [fp, #-24]	; 0xffffffe8
   282ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   282f0:	ldr	r1, [fp, #-12]
   282f4:	ldr	r1, [r1, #4]
   282f8:	cmp	r0, r1
   282fc:	bge	28548 <ftello64@plt+0x16c80>
   28300:	ldr	r0, [fp, #-8]
   28304:	ldr	r0, [r0]
   28308:	ldr	r1, [fp, #-12]
   2830c:	ldr	r1, [r1, #8]
   28310:	ldr	r2, [fp, #-24]	; 0xffffffe8
   28314:	ldr	r1, [r1, r2, lsl #2]
   28318:	add	r0, r0, r1, lsl #3
   2831c:	str	r0, [sp, #16]
   28320:	ldr	r0, [sp, #16]
   28324:	ldr	r0, [r0, #4]
   28328:	and	r0, r0, #255	; 0xff
   2832c:	str	r0, [sp, #12]
   28330:	ldr	r0, [sp, #16]
   28334:	ldr	r0, [r0, #4]
   28338:	lsr	r0, r0, #8
   2833c:	movw	r1, #1023	; 0x3ff
   28340:	and	r0, r0, r1
   28344:	str	r0, [sp, #8]
   28348:	ldr	r0, [sp, #12]
   2834c:	cmp	r0, #1
   28350:	bne	28364 <ftello64@plt+0x16a9c>
   28354:	ldr	r0, [sp, #8]
   28358:	cmp	r0, #0
   2835c:	bne	28364 <ftello64@plt+0x16a9c>
   28360:	b	28538 <ftello64@plt+0x16c70>
   28364:	ldr	r0, [sp, #16]
   28368:	ldr	r0, [r0, #4]
   2836c:	ldr	r1, [sp, #20]
   28370:	ldrb	r2, [r1, #52]	; 0x34
   28374:	lsr	r3, r2, #5
   28378:	orr	r0, r3, r0, lsr #20
   2837c:	and	r0, r0, #1
   28380:	lsl	r0, r0, #5
   28384:	bic	r2, r2, #32
   28388:	orr	r0, r2, r0
   2838c:	strb	r0, [r1, #52]	; 0x34
   28390:	ldr	r0, [sp, #12]
   28394:	cmp	r0, #2
   28398:	bne	283b8 <ftello64@plt+0x16af0>
   2839c:	ldr	r0, [sp, #20]
   283a0:	ldrb	r1, [r0, #52]	; 0x34
   283a4:	bic	r1, r1, #16
   283a8:	movw	r2, #16
   283ac:	orr	r1, r1, r2
   283b0:	strb	r1, [r0, #52]	; 0x34
   283b4:	b	283e0 <ftello64@plt+0x16b18>
   283b8:	ldr	r0, [sp, #12]
   283bc:	cmp	r0, #4
   283c0:	bne	283dc <ftello64@plt+0x16b14>
   283c4:	ldr	r0, [sp, #20]
   283c8:	ldrb	r1, [r0, #52]	; 0x34
   283cc:	bic	r1, r1, #64	; 0x40
   283d0:	movw	r2, #64	; 0x40
   283d4:	orr	r1, r1, r2
   283d8:	strb	r1, [r0, #52]	; 0x34
   283dc:	b	283e0 <ftello64@plt+0x16b18>
   283e0:	ldr	r0, [sp, #8]
   283e4:	cmp	r0, #0
   283e8:	beq	28534 <ftello64@plt+0x16c6c>
   283ec:	ldr	r0, [sp, #20]
   283f0:	ldr	r0, [r0, #40]	; 0x28
   283f4:	ldr	r1, [sp, #20]
   283f8:	add	r1, r1, #4
   283fc:	cmp	r0, r1
   28400:	bne	2848c <ftello64@plt+0x16bc4>
   28404:	movw	r0, #12
   28408:	bl	38a88 <ftello64@plt+0x271c0>
   2840c:	str	r0, [sp, #4]
   28410:	ldr	r0, [sp, #4]
   28414:	movw	lr, #0
   28418:	cmp	r0, lr
   2841c:	bne	28434 <ftello64@plt+0x16b6c>
   28420:	ldr	r0, [sp, #20]
   28424:	bl	1d7ec <ftello64@plt+0xbf24>
   28428:	movw	r0, #0
   2842c:	str	r0, [fp, #-4]
   28430:	b	28580 <ftello64@plt+0x16cb8>
   28434:	ldr	r0, [sp, #4]
   28438:	ldr	r1, [sp, #20]
   2843c:	str	r0, [r1, #40]	; 0x28
   28440:	ldr	r0, [sp, #20]
   28444:	ldr	r0, [r0, #40]	; 0x28
   28448:	ldr	r1, [fp, #-12]
   2844c:	bl	27dcc <ftello64@plt+0x16504>
   28450:	cmp	r0, #0
   28454:	beq	2846c <ftello64@plt+0x16ba4>
   28458:	ldr	r0, [sp, #20]
   2845c:	bl	1d7ec <ftello64@plt+0xbf24>
   28460:	movw	r0, #0
   28464:	str	r0, [fp, #-4]
   28468:	b	28580 <ftello64@plt+0x16cb8>
   2846c:	mov	r0, #0
   28470:	str	r0, [sp, #28]
   28474:	ldr	r0, [sp, #20]
   28478:	ldrb	r1, [r0, #52]	; 0x34
   2847c:	and	r1, r1, #127	; 0x7f
   28480:	movw	r2, #128	; 0x80
   28484:	orr	r1, r1, r2
   28488:	strb	r1, [r0, #52]	; 0x34
   2848c:	ldr	r0, [sp, #8]
   28490:	and	r0, r0, #1
   28494:	cmp	r0, #0
   28498:	beq	284ac <ftello64@plt+0x16be4>
   2849c:	ldr	r0, [fp, #-16]
   284a0:	and	r0, r0, #1
   284a4:	cmp	r0, #0
   284a8:	beq	2850c <ftello64@plt+0x16c44>
   284ac:	ldr	r0, [sp, #8]
   284b0:	and	r0, r0, #2
   284b4:	cmp	r0, #0
   284b8:	beq	284cc <ftello64@plt+0x16c04>
   284bc:	ldr	r0, [fp, #-16]
   284c0:	and	r0, r0, #1
   284c4:	cmp	r0, #0
   284c8:	bne	2850c <ftello64@plt+0x16c44>
   284cc:	ldr	r0, [sp, #8]
   284d0:	and	r0, r0, #16
   284d4:	cmp	r0, #0
   284d8:	beq	284ec <ftello64@plt+0x16c24>
   284dc:	ldr	r0, [fp, #-16]
   284e0:	and	r0, r0, #2
   284e4:	cmp	r0, #0
   284e8:	beq	2850c <ftello64@plt+0x16c44>
   284ec:	ldr	r0, [sp, #8]
   284f0:	and	r0, r0, #64	; 0x40
   284f4:	cmp	r0, #0
   284f8:	beq	28530 <ftello64@plt+0x16c68>
   284fc:	ldr	r0, [fp, #-16]
   28500:	and	r0, r0, #4
   28504:	cmp	r0, #0
   28508:	bne	28530 <ftello64@plt+0x16c68>
   2850c:	ldr	r0, [sp, #20]
   28510:	add	r0, r0, #4
   28514:	ldr	r1, [fp, #-24]	; 0xffffffe8
   28518:	ldr	r2, [sp, #28]
   2851c:	sub	r1, r1, r2
   28520:	bl	2858c <ftello64@plt+0x16cc4>
   28524:	ldr	r0, [sp, #28]
   28528:	add	r0, r0, #1
   2852c:	str	r0, [sp, #28]
   28530:	b	28534 <ftello64@plt+0x16c6c>
   28534:	b	28538 <ftello64@plt+0x16c70>
   28538:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2853c:	add	r0, r0, #1
   28540:	str	r0, [fp, #-24]	; 0xffffffe8
   28544:	b	282ec <ftello64@plt+0x16a24>
   28548:	ldr	r0, [fp, #-8]
   2854c:	ldr	r1, [sp, #20]
   28550:	ldr	r2, [fp, #-20]	; 0xffffffec
   28554:	bl	28614 <ftello64@plt+0x16d4c>
   28558:	str	r0, [sp, #24]
   2855c:	ldr	r0, [sp, #24]
   28560:	cmp	r0, #0
   28564:	beq	28578 <ftello64@plt+0x16cb0>
   28568:	ldr	r0, [sp, #20]
   2856c:	bl	1d7ec <ftello64@plt+0xbf24>
   28570:	movw	r0, #0
   28574:	str	r0, [sp, #20]
   28578:	ldr	r0, [sp, #20]
   2857c:	str	r0, [fp, #-4]
   28580:	ldr	r0, [fp, #-4]
   28584:	mov	sp, fp
   28588:	pop	{fp, pc}
   2858c:	sub	sp, sp, #8
   28590:	str	r0, [sp, #4]
   28594:	str	r1, [sp]
   28598:	ldr	r0, [sp]
   2859c:	cmp	r0, #0
   285a0:	blt	285b8 <ftello64@plt+0x16cf0>
   285a4:	ldr	r0, [sp]
   285a8:	ldr	r1, [sp, #4]
   285ac:	ldr	r1, [r1, #4]
   285b0:	cmp	r0, r1
   285b4:	blt	285bc <ftello64@plt+0x16cf4>
   285b8:	b	2860c <ftello64@plt+0x16d44>
   285bc:	ldr	r0, [sp, #4]
   285c0:	ldr	r1, [r0, #4]
   285c4:	mvn	r2, #0
   285c8:	add	r1, r1, r2
   285cc:	str	r1, [r0, #4]
   285d0:	ldr	r0, [sp]
   285d4:	ldr	r1, [sp, #4]
   285d8:	ldr	r1, [r1, #4]
   285dc:	cmp	r0, r1
   285e0:	bge	2860c <ftello64@plt+0x16d44>
   285e4:	ldr	r0, [sp, #4]
   285e8:	ldr	r0, [r0, #8]
   285ec:	ldr	r1, [sp]
   285f0:	add	r0, r0, r1, lsl #2
   285f4:	ldr	r1, [r0, #4]
   285f8:	str	r1, [r0]
   285fc:	ldr	r0, [sp]
   28600:	add	r0, r0, #1
   28604:	str	r0, [sp]
   28608:	b	285d0 <ftello64@plt+0x16d08>
   2860c:	add	sp, sp, #8
   28610:	bx	lr
   28614:	push	{fp, lr}
   28618:	mov	fp, sp
   2861c:	sub	sp, sp, #40	; 0x28
   28620:	str	r0, [fp, #-8]
   28624:	str	r1, [fp, #-12]
   28628:	str	r2, [fp, #-16]
   2862c:	ldr	r0, [fp, #-16]
   28630:	ldr	r1, [fp, #-12]
   28634:	str	r0, [r1]
   28638:	ldr	r0, [fp, #-12]
   2863c:	add	r0, r0, #16
   28640:	ldr	r1, [fp, #-12]
   28644:	ldr	r1, [r1, #8]
   28648:	bl	26f7c <ftello64@plt+0x156b4>
   2864c:	str	r0, [sp, #16]
   28650:	ldr	r0, [sp, #16]
   28654:	cmp	r0, #0
   28658:	beq	28668 <ftello64@plt+0x16da0>
   2865c:	movw	r0, #12
   28660:	str	r0, [fp, #-4]
   28664:	b	287c0 <ftello64@plt+0x16ef8>
   28668:	movw	r0, #0
   2866c:	str	r0, [sp, #12]
   28670:	ldr	r0, [sp, #12]
   28674:	ldr	r1, [fp, #-12]
   28678:	ldr	r1, [r1, #8]
   2867c:	cmp	r0, r1
   28680:	bge	286f8 <ftello64@plt+0x16e30>
   28684:	ldr	r0, [fp, #-12]
   28688:	ldr	r0, [r0, #12]
   2868c:	ldr	r1, [sp, #12]
   28690:	ldr	r0, [r0, r1, lsl #2]
   28694:	str	r0, [sp, #8]
   28698:	ldr	r0, [fp, #-8]
   2869c:	ldr	r0, [r0]
   286a0:	ldr	r1, [sp, #8]
   286a4:	add	r0, r0, r1, lsl #3
   286a8:	ldr	r0, [r0, #4]
   286ac:	and	r0, r0, #255	; 0xff
   286b0:	and	r0, r0, #8
   286b4:	cmp	r0, #0
   286b8:	bne	286e4 <ftello64@plt+0x16e1c>
   286bc:	ldr	r0, [fp, #-12]
   286c0:	add	r0, r0, #16
   286c4:	ldr	r1, [sp, #8]
   286c8:	bl	27d0c <ftello64@plt+0x16444>
   286cc:	tst	r0, #1
   286d0:	bne	286e0 <ftello64@plt+0x16e18>
   286d4:	movw	r0, #12
   286d8:	str	r0, [fp, #-4]
   286dc:	b	287c0 <ftello64@plt+0x16ef8>
   286e0:	b	286e4 <ftello64@plt+0x16e1c>
   286e4:	b	286e8 <ftello64@plt+0x16e20>
   286e8:	ldr	r0, [sp, #12]
   286ec:	add	r0, r0, #1
   286f0:	str	r0, [sp, #12]
   286f4:	b	28670 <ftello64@plt+0x16da8>
   286f8:	ldr	r0, [fp, #-8]
   286fc:	ldr	r0, [r0, #32]
   28700:	ldr	r1, [fp, #-16]
   28704:	ldr	r2, [fp, #-8]
   28708:	ldr	r2, [r2, #68]	; 0x44
   2870c:	and	r1, r1, r2
   28710:	movw	r2, #12
   28714:	mul	r1, r1, r2
   28718:	add	r0, r0, r1
   2871c:	str	r0, [sp, #20]
   28720:	ldr	r0, [sp, #20]
   28724:	ldr	r0, [r0, #4]
   28728:	ldr	r1, [sp, #20]
   2872c:	ldr	r1, [r1]
   28730:	cmp	r0, r1
   28734:	bgt	28798 <ftello64@plt+0x16ed0>
   28738:	ldr	r0, [sp, #20]
   2873c:	ldr	r0, [r0]
   28740:	mov	r1, #2
   28744:	add	r0, r1, r0, lsl #1
   28748:	str	r0, [sp, #4]
   2874c:	ldr	r0, [sp, #20]
   28750:	ldr	r0, [r0, #8]
   28754:	ldr	r1, [sp, #4]
   28758:	lsl	r1, r1, #2
   2875c:	bl	38af8 <ftello64@plt+0x27230>
   28760:	str	r0, [sp]
   28764:	ldr	r0, [sp]
   28768:	movw	r1, #0
   2876c:	cmp	r0, r1
   28770:	bne	28780 <ftello64@plt+0x16eb8>
   28774:	movw	r0, #12
   28778:	str	r0, [fp, #-4]
   2877c:	b	287c0 <ftello64@plt+0x16ef8>
   28780:	ldr	r0, [sp]
   28784:	ldr	r1, [sp, #20]
   28788:	str	r0, [r1, #8]
   2878c:	ldr	r0, [sp, #4]
   28790:	ldr	r1, [sp, #20]
   28794:	str	r0, [r1, #4]
   28798:	ldr	r0, [fp, #-12]
   2879c:	ldr	r1, [sp, #20]
   287a0:	ldr	r2, [r1]
   287a4:	ldr	r3, [r1, #8]
   287a8:	add	ip, r2, #1
   287ac:	str	ip, [r1]
   287b0:	add	r1, r3, r2, lsl #2
   287b4:	str	r0, [r1]
   287b8:	movw	r0, #0
   287bc:	str	r0, [fp, #-4]
   287c0:	ldr	r0, [fp, #-4]
   287c4:	mov	sp, fp
   287c8:	pop	{fp, pc}
   287cc:	push	{fp, lr}
   287d0:	mov	fp, sp
   287d4:	sub	sp, sp, #40	; 0x28
   287d8:	str	r0, [fp, #-8]
   287dc:	str	r1, [fp, #-12]
   287e0:	str	r2, [fp, #-16]
   287e4:	str	r3, [sp, #20]
   287e8:	movw	r0, #1
   287ec:	str	r0, [sp, #16]
   287f0:	ldr	r0, [fp, #-16]
   287f4:	add	r0, r0, #1
   287f8:	str	r0, [sp, #8]
   287fc:	ldr	r0, [sp, #20]
   28800:	cmp	r0, #0
   28804:	bne	2888c <ftello64@plt+0x16fc4>
   28808:	ldr	r0, [sp, #8]
   2880c:	lsl	r0, r0, #2
   28810:	bl	38a88 <ftello64@plt+0x271c0>
   28814:	ldr	lr, [fp, #-8]
   28818:	str	r0, [lr, #4]
   2881c:	ldr	r0, [fp, #-8]
   28820:	ldr	r0, [r0, #4]
   28824:	movw	lr, #0
   28828:	cmp	r0, lr
   2882c:	bne	2883c <ftello64@plt+0x16f74>
   28830:	movw	r0, #0
   28834:	str	r0, [fp, #-4]
   28838:	b	28a34 <ftello64@plt+0x1716c>
   2883c:	ldr	r0, [sp, #8]
   28840:	lsl	r0, r0, #2
   28844:	bl	38a88 <ftello64@plt+0x271c0>
   28848:	ldr	lr, [fp, #-8]
   2884c:	str	r0, [lr, #8]
   28850:	ldr	r0, [fp, #-8]
   28854:	ldr	r0, [r0, #8]
   28858:	movw	lr, #0
   2885c:	cmp	r0, lr
   28860:	bne	2887c <ftello64@plt+0x16fb4>
   28864:	ldr	r0, [fp, #-8]
   28868:	ldr	r0, [r0, #4]
   2886c:	bl	17178 <ftello64@plt+0x58b0>
   28870:	movw	r0, #0
   28874:	str	r0, [fp, #-4]
   28878:	b	28a34 <ftello64@plt+0x1716c>
   2887c:	ldr	r0, [sp, #8]
   28880:	ldr	r1, [fp, #-8]
   28884:	str	r0, [r1]
   28888:	b	28978 <ftello64@plt+0x170b0>
   2888c:	ldr	r0, [sp, #20]
   28890:	cmp	r0, #1
   28894:	bne	28944 <ftello64@plt+0x1707c>
   28898:	ldr	r0, [sp, #8]
   2889c:	ldr	r1, [fp, #-8]
   288a0:	ldr	r1, [r1]
   288a4:	cmp	r0, r1
   288a8:	bls	28940 <ftello64@plt+0x17078>
   288ac:	ldr	r0, [fp, #-8]
   288b0:	ldr	r0, [r0, #4]
   288b4:	ldr	r1, [sp, #8]
   288b8:	lsl	r1, r1, #2
   288bc:	bl	38af8 <ftello64@plt+0x27230>
   288c0:	str	r0, [sp, #4]
   288c4:	ldr	r0, [sp, #4]
   288c8:	movw	r1, #0
   288cc:	cmp	r0, r1
   288d0:	bne	288e0 <ftello64@plt+0x17018>
   288d4:	movw	r0, #0
   288d8:	str	r0, [fp, #-4]
   288dc:	b	28a34 <ftello64@plt+0x1716c>
   288e0:	ldr	r0, [fp, #-8]
   288e4:	ldr	r0, [r0, #8]
   288e8:	ldr	r1, [sp, #8]
   288ec:	lsl	r1, r1, #2
   288f0:	bl	38af8 <ftello64@plt+0x27230>
   288f4:	str	r0, [sp]
   288f8:	ldr	r0, [sp]
   288fc:	movw	r1, #0
   28900:	cmp	r0, r1
   28904:	bne	2891c <ftello64@plt+0x17054>
   28908:	ldr	r0, [sp, #4]
   2890c:	bl	17178 <ftello64@plt+0x58b0>
   28910:	movw	r0, #0
   28914:	str	r0, [fp, #-4]
   28918:	b	28a34 <ftello64@plt+0x1716c>
   2891c:	ldr	r0, [sp, #4]
   28920:	ldr	r1, [fp, #-8]
   28924:	str	r0, [r1, #4]
   28928:	ldr	r0, [sp]
   2892c:	ldr	r1, [fp, #-8]
   28930:	str	r0, [r1, #8]
   28934:	ldr	r0, [sp, #8]
   28938:	ldr	r1, [fp, #-8]
   2893c:	str	r0, [r1]
   28940:	b	28974 <ftello64@plt+0x170ac>
   28944:	ldr	r0, [sp, #20]
   28948:	cmp	r0, #2
   2894c:	bne	28954 <ftello64@plt+0x1708c>
   28950:	b	28954 <ftello64@plt+0x1708c>
   28954:	ldr	r0, [fp, #-16]
   28958:	ldr	r1, [fp, #-8]
   2895c:	ldr	r1, [r1]
   28960:	cmp	r0, r1
   28964:	bhi	2896c <ftello64@plt+0x170a4>
   28968:	b	2896c <ftello64@plt+0x170a4>
   2896c:	movw	r0, #2
   28970:	str	r0, [sp, #16]
   28974:	b	28978 <ftello64@plt+0x170b0>
   28978:	movw	r0, #0
   2897c:	str	r0, [sp, #12]
   28980:	ldr	r0, [sp, #12]
   28984:	ldr	r1, [fp, #-16]
   28988:	cmp	r0, r1
   2898c:	bge	289d8 <ftello64@plt+0x17110>
   28990:	ldr	r0, [fp, #-12]
   28994:	ldr	r1, [sp, #12]
   28998:	ldr	r0, [r0, r1, lsl #3]
   2899c:	ldr	r2, [fp, #-8]
   289a0:	ldr	r2, [r2, #4]
   289a4:	str	r0, [r2, r1, lsl #2]
   289a8:	ldr	r0, [fp, #-12]
   289ac:	ldr	r1, [sp, #12]
   289b0:	add	r0, r0, r1, lsl #3
   289b4:	ldr	r0, [r0, #4]
   289b8:	ldr	r2, [fp, #-8]
   289bc:	ldr	r2, [r2, #8]
   289c0:	add	r1, r2, r1, lsl #2
   289c4:	str	r0, [r1]
   289c8:	ldr	r0, [sp, #12]
   289cc:	add	r0, r0, #1
   289d0:	str	r0, [sp, #12]
   289d4:	b	28980 <ftello64@plt+0x170b8>
   289d8:	b	289dc <ftello64@plt+0x17114>
   289dc:	ldr	r0, [sp, #12]
   289e0:	ldr	r1, [fp, #-8]
   289e4:	ldr	r1, [r1]
   289e8:	cmp	r0, r1
   289ec:	bcs	28a2c <ftello64@plt+0x17164>
   289f0:	ldr	r0, [fp, #-8]
   289f4:	ldr	r0, [r0, #8]
   289f8:	ldr	r1, [sp, #12]
   289fc:	mvn	r2, #0
   28a00:	str	r2, [r0, r1, lsl #2]
   28a04:	ldr	r0, [fp, #-8]
   28a08:	ldr	r0, [r0, #4]
   28a0c:	ldr	r1, [sp, #12]
   28a10:	add	r0, r0, r1, lsl #2
   28a14:	mvn	r1, #0
   28a18:	str	r1, [r0]
   28a1c:	ldr	r0, [sp, #12]
   28a20:	add	r0, r0, #1
   28a24:	str	r0, [sp, #12]
   28a28:	b	289dc <ftello64@plt+0x17114>
   28a2c:	ldr	r0, [sp, #16]
   28a30:	str	r0, [fp, #-4]
   28a34:	ldr	r0, [fp, #-4]
   28a38:	mov	sp, fp
   28a3c:	pop	{fp, pc}
   28a40:	push	{r4, sl, fp, lr}
   28a44:	add	fp, sp, #8
   28a48:	sub	sp, sp, #64	; 0x40
   28a4c:	ldr	ip, [fp, #16]
   28a50:	ldr	lr, [fp, #12]
   28a54:	ldr	r4, [fp, #8]
   28a58:	str	r0, [fp, #-16]
   28a5c:	str	r1, [fp, #-20]	; 0xffffffec
   28a60:	str	r2, [fp, #-24]	; 0xffffffe8
   28a64:	str	r3, [fp, #-28]	; 0xffffffe4
   28a68:	and	r0, lr, #1
   28a6c:	strb	r0, [fp, #-29]	; 0xffffffe3
   28a70:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28a74:	ldr	r1, [fp, #16]
   28a78:	ldr	r1, [r1, #92]	; 0x5c
   28a7c:	cmp	r0, r1
   28a80:	str	r4, [sp, #28]
   28a84:	str	ip, [sp, #24]
   28a88:	bge	28a98 <ftello64@plt+0x171d0>
   28a8c:	ldr	r0, [fp, #16]
   28a90:	ldr	r0, [r0, #92]	; 0x5c
   28a94:	str	r0, [fp, #-28]	; 0xffffffe4
   28a98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28a9c:	add	r0, r0, #1
   28aa0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28aa4:	cmp	r0, r1
   28aa8:	bge	28abc <ftello64@plt+0x171f4>
   28aac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28ab0:	add	r0, r0, #1
   28ab4:	str	r0, [sp, #20]
   28ab8:	b	28ac4 <ftello64@plt+0x171fc>
   28abc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28ac0:	str	r0, [sp, #20]
   28ac4:	ldr	r0, [sp, #20]
   28ac8:	str	r0, [sp, #32]
   28acc:	ldr	r0, [fp, #-20]	; 0xffffffec
   28ad0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   28ad4:	ldr	r2, [fp, #-16]
   28ad8:	ldr	r3, [fp, #8]
   28adc:	ldrb	ip, [fp, #-29]	; 0xffffffe3
   28ae0:	ldr	lr, [fp, #16]
   28ae4:	and	ip, ip, #1
   28ae8:	str	ip, [sp]
   28aec:	str	lr, [sp, #4]
   28af0:	bl	1ed94 <ftello64@plt+0xd4cc>
   28af4:	ldr	r0, [fp, #-16]
   28af8:	ldr	r1, [sp, #32]
   28afc:	bl	1ee98 <ftello64@plt+0xd5d0>
   28b00:	str	r0, [sp, #36]	; 0x24
   28b04:	ldr	r0, [sp, #36]	; 0x24
   28b08:	cmp	r0, #0
   28b0c:	beq	28b1c <ftello64@plt+0x17254>
   28b10:	ldr	r0, [sp, #36]	; 0x24
   28b14:	str	r0, [fp, #-12]
   28b18:	b	28bd0 <ftello64@plt+0x17308>
   28b1c:	ldr	r0, [fp, #16]
   28b20:	add	r0, r0, #96	; 0x60
   28b24:	ldr	r1, [fp, #-16]
   28b28:	str	r0, [r1, #68]	; 0x44
   28b2c:	ldr	r0, [fp, #16]
   28b30:	ldrb	r0, [r0, #88]	; 0x58
   28b34:	ubfx	r0, r0, #4, #1
   28b38:	and	r0, r0, #255	; 0xff
   28b3c:	ldr	r1, [fp, #-16]
   28b40:	strb	r0, [r1, #78]	; 0x4e
   28b44:	ldr	r0, [fp, #-16]
   28b48:	ldrb	r0, [r0, #75]	; 0x4b
   28b4c:	cmp	r0, #0
   28b50:	beq	28b64 <ftello64@plt+0x1729c>
   28b54:	ldr	r0, [fp, #-16]
   28b58:	ldr	r0, [r0, #4]
   28b5c:	str	r0, [sp, #16]
   28b60:	b	28b6c <ftello64@plt+0x172a4>
   28b64:	ldr	r0, [fp, #-20]	; 0xffffffec
   28b68:	str	r0, [sp, #16]
   28b6c:	ldr	r0, [sp, #16]
   28b70:	ldr	r1, [fp, #-16]
   28b74:	str	r0, [r1, #4]
   28b78:	ldr	r0, [fp, #-16]
   28b7c:	ldrb	r0, [r0, #75]	; 0x4b
   28b80:	cmp	r0, #0
   28b84:	bne	28b98 <ftello64@plt+0x172d0>
   28b88:	ldr	r0, [fp, #16]
   28b8c:	ldr	r0, [r0, #92]	; 0x5c
   28b90:	cmp	r0, #1
   28b94:	ble	28ba4 <ftello64@plt+0x172dc>
   28b98:	movw	r0, #0
   28b9c:	str	r0, [sp, #12]
   28ba0:	b	28bac <ftello64@plt+0x172e4>
   28ba4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28ba8:	str	r0, [sp, #12]
   28bac:	ldr	r0, [sp, #12]
   28bb0:	ldr	r1, [fp, #-16]
   28bb4:	str	r0, [r1, #28]
   28bb8:	ldr	r0, [fp, #-16]
   28bbc:	ldr	r0, [r0, #28]
   28bc0:	ldr	r1, [fp, #-16]
   28bc4:	str	r0, [r1, #32]
   28bc8:	movw	r0, #0
   28bcc:	str	r0, [fp, #-12]
   28bd0:	ldr	r0, [fp, #-12]
   28bd4:	sub	sp, fp, #8
   28bd8:	pop	{r4, sl, fp, pc}
   28bdc:	push	{fp, lr}
   28be0:	mov	fp, sp
   28be4:	sub	sp, sp, #32
   28be8:	str	r0, [fp, #-8]
   28bec:	str	r1, [fp, #-12]
   28bf0:	str	r2, [sp, #16]
   28bf4:	ldr	r0, [fp, #-12]
   28bf8:	ldr	r1, [fp, #-8]
   28bfc:	str	r0, [r1, #88]	; 0x58
   28c00:	ldr	r0, [fp, #-8]
   28c04:	mvn	r1, #0
   28c08:	str	r1, [r0, #92]	; 0x5c
   28c0c:	ldr	r0, [sp, #16]
   28c10:	cmp	r0, #0
   28c14:	ble	28cf0 <ftello64@plt+0x17428>
   28c18:	ldr	r0, [pc, #264]	; 28d28 <ftello64@plt+0x17460>
   28c1c:	movw	r1, #24
   28c20:	str	r1, [sp, #12]
   28c24:	ldr	r1, [sp, #12]
   28c28:	mvn	r2, #0
   28c2c:	udiv	r1, r2, r1
   28c30:	cmp	r0, r1
   28c34:	bcs	28c44 <ftello64@plt+0x1737c>
   28c38:	ldr	r0, [pc, #232]	; 28d28 <ftello64@plt+0x17460>
   28c3c:	str	r0, [sp, #8]
   28c40:	b	28c54 <ftello64@plt+0x1738c>
   28c44:	ldr	r0, [sp, #12]
   28c48:	mvn	r1, #0
   28c4c:	udiv	r0, r1, r0
   28c50:	str	r0, [sp, #8]
   28c54:	ldr	r0, [sp, #8]
   28c58:	ldr	r1, [sp, #16]
   28c5c:	cmp	r0, r1
   28c60:	bcs	28c70 <ftello64@plt+0x173a8>
   28c64:	movw	r0, #12
   28c68:	str	r0, [fp, #-4]
   28c6c:	b	28d1c <ftello64@plt+0x17454>
   28c70:	ldr	r0, [sp, #16]
   28c74:	add	r0, r0, r0, lsl #1
   28c78:	lsl	r0, r0, #3
   28c7c:	bl	38a88 <ftello64@plt+0x271c0>
   28c80:	ldr	lr, [fp, #-8]
   28c84:	str	r0, [lr, #116]	; 0x74
   28c88:	ldr	r0, [sp, #16]
   28c8c:	lsl	r0, r0, #2
   28c90:	bl	38a88 <ftello64@plt+0x271c0>
   28c94:	ldr	lr, [fp, #-8]
   28c98:	str	r0, [lr, #132]	; 0x84
   28c9c:	ldr	r0, [fp, #-8]
   28ca0:	ldr	r0, [r0, #116]	; 0x74
   28ca4:	movw	lr, #0
   28ca8:	cmp	r0, lr
   28cac:	movw	r0, #1
   28cb0:	str	r0, [sp, #4]
   28cb4:	beq	28cd4 <ftello64@plt+0x1740c>
   28cb8:	ldr	r0, [fp, #-8]
   28cbc:	ldr	r0, [r0, #132]	; 0x84
   28cc0:	movw	r1, #0
   28cc4:	cmp	r0, r1
   28cc8:	movw	r0, #0
   28ccc:	moveq	r0, #1
   28cd0:	str	r0, [sp, #4]
   28cd4:	ldr	r0, [sp, #4]
   28cd8:	tst	r0, #1
   28cdc:	beq	28cec <ftello64@plt+0x17424>
   28ce0:	movw	r0, #12
   28ce4:	str	r0, [fp, #-4]
   28ce8:	b	28d1c <ftello64@plt+0x17454>
   28cec:	b	28cf0 <ftello64@plt+0x17428>
   28cf0:	ldr	r0, [sp, #16]
   28cf4:	ldr	r1, [fp, #-8]
   28cf8:	str	r0, [r1, #112]	; 0x70
   28cfc:	ldr	r0, [fp, #-8]
   28d00:	movw	r1, #1
   28d04:	str	r1, [r0, #120]	; 0x78
   28d08:	ldr	r0, [sp, #16]
   28d0c:	ldr	r1, [fp, #-8]
   28d10:	str	r0, [r1, #128]	; 0x80
   28d14:	movw	r0, #0
   28d18:	str	r0, [fp, #-4]
   28d1c:	ldr	r0, [fp, #-4]
   28d20:	mov	sp, fp
   28d24:	pop	{fp, pc}
   28d28:	svcvc	0x00ffffff
   28d2c:	push	{fp, lr}
   28d30:	mov	fp, sp
   28d34:	sub	sp, sp, #128	; 0x80
   28d38:	str	r0, [fp, #-8]
   28d3c:	str	r1, [fp, #-12]
   28d40:	str	r2, [fp, #-16]
   28d44:	ldr	r0, [fp, #-8]
   28d48:	ldr	r0, [r0, #24]
   28d4c:	ldr	r1, [fp, #-12]
   28d50:	cmp	r0, r1
   28d54:	bgt	28d70 <ftello64@plt+0x174a8>
   28d58:	ldr	r0, [fp, #-12]
   28d5c:	ldr	r1, [fp, #-8]
   28d60:	ldr	r1, [r1, #24]
   28d64:	sub	r0, r0, r1
   28d68:	str	r0, [fp, #-20]	; 0xffffffec
   28d6c:	b	28e30 <ftello64@plt+0x17568>
   28d70:	ldr	r0, [fp, #-8]
   28d74:	ldr	r0, [r0, #80]	; 0x50
   28d78:	cmp	r0, #1
   28d7c:	ble	28d98 <ftello64@plt+0x174d0>
   28d80:	ldr	r0, [fp, #-8]
   28d84:	add	r0, r0, #16
   28d88:	movw	r1, #0
   28d8c:	and	r1, r1, #255	; 0xff
   28d90:	movw	r2, #8
   28d94:	bl	11790 <memset@plt>
   28d98:	ldr	r0, [fp, #-8]
   28d9c:	ldr	r0, [r0, #44]	; 0x2c
   28da0:	ldr	r1, [fp, #-8]
   28da4:	str	r0, [r1, #48]	; 0x30
   28da8:	ldr	r0, [fp, #-8]
   28dac:	ldr	r0, [r0, #52]	; 0x34
   28db0:	ldr	r1, [fp, #-8]
   28db4:	str	r0, [r1, #56]	; 0x38
   28db8:	ldr	r0, [fp, #-8]
   28dbc:	movw	r1, #0
   28dc0:	str	r1, [r0, #28]
   28dc4:	ldr	r0, [fp, #-8]
   28dc8:	str	r1, [r0, #24]
   28dcc:	ldr	r0, [fp, #-8]
   28dd0:	str	r1, [r0, #32]
   28dd4:	ldr	r0, [fp, #-8]
   28dd8:	movw	r1, #0
   28ddc:	strb	r1, [r0, #76]	; 0x4c
   28de0:	ldr	r0, [fp, #-16]
   28de4:	and	r0, r0, #1
   28de8:	cmp	r0, #0
   28dec:	movw	r0, #0
   28df0:	movne	r0, #1
   28df4:	tst	r0, #1
   28df8:	movw	r0, #4
   28dfc:	moveq	r0, #6
   28e00:	ldr	r1, [fp, #-8]
   28e04:	str	r0, [r1, #60]	; 0x3c
   28e08:	ldr	r0, [fp, #-8]
   28e0c:	ldrsb	r0, [r0, #75]	; 0x4b
   28e10:	cmp	r0, #0
   28e14:	bne	28e28 <ftello64@plt+0x17560>
   28e18:	ldr	r0, [fp, #-8]
   28e1c:	ldr	r0, [r0]
   28e20:	ldr	r1, [fp, #-8]
   28e24:	str	r0, [r1, #4]
   28e28:	ldr	r0, [fp, #-12]
   28e2c:	str	r0, [fp, #-20]	; 0xffffffec
   28e30:	ldr	r0, [fp, #-20]	; 0xffffffec
   28e34:	cmp	r0, #0
   28e38:	beq	29810 <ftello64@plt+0x17f48>
   28e3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   28e40:	ldr	r1, [fp, #-8]
   28e44:	ldr	r1, [r1, #32]
   28e48:	cmp	r0, r1
   28e4c:	bge	292f8 <ftello64@plt+0x17a30>
   28e50:	ldr	r0, [fp, #-8]
   28e54:	ldrb	r0, [r0, #76]	; 0x4c
   28e58:	cmp	r0, #0
   28e5c:	beq	29224 <ftello64@plt+0x1795c>
   28e60:	movw	r0, #0
   28e64:	str	r0, [fp, #-24]	; 0xffffffe8
   28e68:	ldr	r0, [fp, #-8]
   28e6c:	ldr	r0, [r0, #28]
   28e70:	str	r0, [fp, #-28]	; 0xffffffe4
   28e74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28e78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   28e7c:	add	r0, r0, r1
   28e80:	add	r0, r0, r0, lsr #31
   28e84:	asr	r0, r0, #1
   28e88:	str	r0, [fp, #-32]	; 0xffffffe0
   28e8c:	ldr	r0, [fp, #-8]
   28e90:	ldr	r0, [r0, #12]
   28e94:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28e98:	add	r0, r0, r1, lsl #2
   28e9c:	ldr	r0, [r0]
   28ea0:	ldr	r1, [fp, #-20]	; 0xffffffec
   28ea4:	cmp	r0, r1
   28ea8:	ble	28eb8 <ftello64@plt+0x175f0>
   28eac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28eb0:	str	r0, [fp, #-28]	; 0xffffffe4
   28eb4:	b	28ef0 <ftello64@plt+0x17628>
   28eb8:	ldr	r0, [fp, #-8]
   28ebc:	ldr	r0, [r0, #12]
   28ec0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28ec4:	add	r0, r0, r1, lsl #2
   28ec8:	ldr	r0, [r0]
   28ecc:	ldr	r1, [fp, #-20]	; 0xffffffec
   28ed0:	cmp	r0, r1
   28ed4:	bge	28ee8 <ftello64@plt+0x17620>
   28ed8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28edc:	add	r0, r0, #1
   28ee0:	str	r0, [fp, #-24]	; 0xffffffe8
   28ee4:	b	28eec <ftello64@plt+0x17624>
   28ee8:	b	28f04 <ftello64@plt+0x1763c>
   28eec:	b	28ef0 <ftello64@plt+0x17628>
   28ef0:	b	28ef4 <ftello64@plt+0x1762c>
   28ef4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28ef8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28efc:	cmp	r0, r1
   28f00:	blt	28e74 <ftello64@plt+0x175ac>
   28f04:	ldr	r0, [fp, #-8]
   28f08:	ldr	r0, [r0, #12]
   28f0c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28f10:	add	r0, r0, r1, lsl #2
   28f14:	ldr	r0, [r0]
   28f18:	ldr	r1, [fp, #-20]	; 0xffffffec
   28f1c:	cmp	r0, r1
   28f20:	bge	28f30 <ftello64@plt+0x17668>
   28f24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28f28:	add	r0, r0, #1
   28f2c:	str	r0, [fp, #-32]	; 0xffffffe0
   28f30:	ldr	r0, [fp, #-8]
   28f34:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28f38:	sub	r1, r1, #1
   28f3c:	ldr	r2, [fp, #-16]
   28f40:	bl	2a7e0 <ftello64@plt+0x18f18>
   28f44:	ldr	r1, [fp, #-8]
   28f48:	str	r0, [r1, #60]	; 0x3c
   28f4c:	ldr	r0, [fp, #-8]
   28f50:	ldr	r0, [r0, #28]
   28f54:	ldr	r1, [fp, #-20]	; 0xffffffec
   28f58:	cmp	r0, r1
   28f5c:	ble	29060 <ftello64@plt+0x17798>
   28f60:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28f64:	ldr	r1, [fp, #-20]	; 0xffffffec
   28f68:	cmp	r0, r1
   28f6c:	bne	29060 <ftello64@plt+0x17798>
   28f70:	ldr	r0, [fp, #-8]
   28f74:	ldr	r0, [r0, #12]
   28f78:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28f7c:	add	r0, r0, r1, lsl #2
   28f80:	ldr	r0, [r0]
   28f84:	ldr	r1, [fp, #-20]	; 0xffffffec
   28f88:	cmp	r0, r1
   28f8c:	bne	29060 <ftello64@plt+0x17798>
   28f90:	ldr	r0, [fp, #-8]
   28f94:	ldr	r1, [r0, #8]
   28f98:	ldr	r0, [r0, #28]
   28f9c:	ldr	r2, [fp, #-20]	; 0xffffffec
   28fa0:	add	r3, r1, r2, lsl #2
   28fa4:	sub	r0, r0, r2
   28fa8:	lsl	r2, r0, #2
   28fac:	mov	r0, r1
   28fb0:	mov	r1, r3
   28fb4:	bl	11574 <memmove@plt>
   28fb8:	ldr	r0, [fp, #-8]
   28fbc:	ldr	r0, [r0, #4]
   28fc0:	ldr	r1, [fp, #-8]
   28fc4:	ldr	r1, [r1, #4]
   28fc8:	ldr	r2, [fp, #-20]	; 0xffffffec
   28fcc:	add	r1, r1, r2
   28fd0:	ldr	r2, [fp, #-8]
   28fd4:	ldr	r2, [r2, #28]
   28fd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   28fdc:	sub	r2, r2, r3
   28fe0:	bl	11574 <memmove@plt>
   28fe4:	ldr	r0, [fp, #-20]	; 0xffffffec
   28fe8:	ldr	r1, [fp, #-8]
   28fec:	ldr	r2, [r1, #28]
   28ff0:	sub	r0, r2, r0
   28ff4:	str	r0, [r1, #28]
   28ff8:	ldr	r0, [fp, #-20]	; 0xffffffec
   28ffc:	ldr	r1, [fp, #-8]
   29000:	ldr	r2, [r1, #32]
   29004:	sub	r0, r2, r0
   29008:	str	r0, [r1, #32]
   2900c:	movw	r0, #0
   29010:	str	r0, [fp, #-24]	; 0xffffffe8
   29014:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29018:	ldr	r1, [fp, #-8]
   2901c:	ldr	r1, [r1, #28]
   29020:	cmp	r0, r1
   29024:	bge	2905c <ftello64@plt+0x17794>
   29028:	ldr	r0, [fp, #-8]
   2902c:	ldr	r0, [r0, #12]
   29030:	ldr	r1, [fp, #-24]	; 0xffffffe8
   29034:	ldr	r2, [fp, #-20]	; 0xffffffec
   29038:	add	r3, r1, r2
   2903c:	ldr	r3, [r0, r3, lsl #2]
   29040:	sub	r2, r3, r2
   29044:	add	r0, r0, r1, lsl #2
   29048:	str	r2, [r0]
   2904c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29050:	add	r0, r0, #1
   29054:	str	r0, [fp, #-24]	; 0xffffffe8
   29058:	b	29014 <ftello64@plt+0x1774c>
   2905c:	b	29220 <ftello64@plt+0x17958>
   29060:	ldr	r0, [fp, #-8]
   29064:	ldr	r0, [r0, #44]	; 0x2c
   29068:	ldr	r1, [fp, #-12]
   2906c:	sub	r0, r0, r1
   29070:	ldr	r1, [fp, #-20]	; 0xffffffec
   29074:	add	r0, r0, r1
   29078:	ldr	r1, [fp, #-8]
   2907c:	str	r0, [r1, #48]	; 0x30
   29080:	ldr	r0, [fp, #-8]
   29084:	ldr	r0, [r0, #52]	; 0x34
   29088:	ldr	r1, [fp, #-12]
   2908c:	sub	r0, r0, r1
   29090:	ldr	r1, [fp, #-20]	; 0xffffffec
   29094:	add	r0, r0, r1
   29098:	ldr	r1, [fp, #-8]
   2909c:	str	r0, [r1, #56]	; 0x38
   290a0:	ldr	r0, [fp, #-8]
   290a4:	movw	r1, #0
   290a8:	strb	r1, [r0, #76]	; 0x4c
   290ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   290b0:	cmp	r0, #0
   290b4:	movw	r0, #0
   290b8:	str	r0, [sp, #24]
   290bc:	ble	290ec <ftello64@plt+0x17824>
   290c0:	ldr	r0, [fp, #-8]
   290c4:	ldr	r0, [r0, #12]
   290c8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   290cc:	sub	r1, r1, #1
   290d0:	add	r0, r0, r1, lsl #2
   290d4:	ldr	r0, [r0]
   290d8:	ldr	r1, [fp, #-20]	; 0xffffffec
   290dc:	cmp	r0, r1
   290e0:	movw	r0, #0
   290e4:	moveq	r0, #1
   290e8:	str	r0, [sp, #24]
   290ec:	ldr	r0, [sp, #24]
   290f0:	tst	r0, #1
   290f4:	beq	2910c <ftello64@plt+0x17844>
   290f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   290fc:	mvn	r1, #0
   29100:	add	r0, r0, r1
   29104:	str	r0, [fp, #-32]	; 0xffffffe0
   29108:	b	290ac <ftello64@plt+0x177e4>
   2910c:	b	29110 <ftello64@plt+0x17848>
   29110:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29114:	ldr	r1, [fp, #-8]
   29118:	ldr	r1, [r1, #28]
   2911c:	cmp	r0, r1
   29120:	bge	29154 <ftello64@plt+0x1788c>
   29124:	ldr	r0, [fp, #-8]
   29128:	ldr	r0, [r0, #8]
   2912c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29130:	add	r0, r0, r1, lsl #2
   29134:	ldr	r0, [r0]
   29138:	cmn	r0, #1
   2913c:	beq	29144 <ftello64@plt+0x1787c>
   29140:	b	29154 <ftello64@plt+0x1788c>
   29144:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29148:	add	r0, r0, #1
   2914c:	str	r0, [fp, #-32]	; 0xffffffe0
   29150:	b	29110 <ftello64@plt+0x17848>
   29154:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29158:	ldr	r1, [fp, #-8]
   2915c:	ldr	r1, [r1, #28]
   29160:	cmp	r0, r1
   29164:	bne	29178 <ftello64@plt+0x178b0>
   29168:	ldr	r0, [fp, #-8]
   2916c:	movw	r1, #0
   29170:	str	r1, [r0, #28]
   29174:	b	29210 <ftello64@plt+0x17948>
   29178:	ldr	r0, [fp, #-8]
   2917c:	ldr	r0, [r0, #12]
   29180:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29184:	add	r0, r0, r1, lsl #2
   29188:	ldr	r0, [r0]
   2918c:	ldr	r1, [fp, #-20]	; 0xffffffec
   29190:	sub	r0, r0, r1
   29194:	ldr	r1, [fp, #-8]
   29198:	str	r0, [r1, #28]
   2919c:	ldr	r0, [fp, #-8]
   291a0:	ldr	r0, [r0, #28]
   291a4:	cmp	r0, #0
   291a8:	beq	2920c <ftello64@plt+0x17944>
   291ac:	movw	r0, #0
   291b0:	str	r0, [fp, #-24]	; 0xffffffe8
   291b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   291b8:	ldr	r1, [fp, #-8]
   291bc:	ldr	r1, [r1, #28]
   291c0:	cmp	r0, r1
   291c4:	bge	291f0 <ftello64@plt+0x17928>
   291c8:	ldr	r0, [fp, #-8]
   291cc:	ldr	r0, [r0, #8]
   291d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   291d4:	add	r0, r0, r1, lsl #2
   291d8:	mvn	r1, #0
   291dc:	str	r1, [r0]
   291e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   291e4:	add	r0, r0, #1
   291e8:	str	r0, [fp, #-24]	; 0xffffffe8
   291ec:	b	291b4 <ftello64@plt+0x178ec>
   291f0:	ldr	r0, [fp, #-8]
   291f4:	ldr	r0, [r0, #4]
   291f8:	ldr	r1, [fp, #-8]
   291fc:	ldr	r2, [r1, #28]
   29200:	movw	r1, #255	; 0xff
   29204:	and	r1, r1, #255	; 0xff
   29208:	bl	11790 <memset@plt>
   2920c:	b	29210 <ftello64@plt+0x17948>
   29210:	ldr	r0, [fp, #-8]
   29214:	ldr	r0, [r0, #28]
   29218:	ldr	r1, [fp, #-8]
   2921c:	str	r0, [r1, #32]
   29220:	b	292f4 <ftello64@plt+0x17a2c>
   29224:	ldr	r0, [fp, #-8]
   29228:	ldr	r1, [fp, #-20]	; 0xffffffec
   2922c:	sub	r1, r1, #1
   29230:	ldr	r2, [fp, #-16]
   29234:	bl	2a7e0 <ftello64@plt+0x18f18>
   29238:	ldr	r1, [fp, #-8]
   2923c:	str	r0, [r1, #60]	; 0x3c
   29240:	ldr	r0, [fp, #-8]
   29244:	ldr	r0, [r0, #80]	; 0x50
   29248:	cmp	r0, #1
   2924c:	ble	29278 <ftello64@plt+0x179b0>
   29250:	ldr	r0, [fp, #-8]
   29254:	ldr	r1, [r0, #8]
   29258:	ldr	r0, [r0, #28]
   2925c:	ldr	r2, [fp, #-20]	; 0xffffffec
   29260:	add	r3, r1, r2, lsl #2
   29264:	sub	r0, r0, r2
   29268:	lsl	r2, r0, #2
   2926c:	mov	r0, r1
   29270:	mov	r1, r3
   29274:	bl	11574 <memmove@plt>
   29278:	ldr	r0, [fp, #-8]
   2927c:	ldrb	r0, [r0, #75]	; 0x4b
   29280:	cmp	r0, #0
   29284:	beq	292b4 <ftello64@plt+0x179ec>
   29288:	ldr	r0, [fp, #-8]
   2928c:	ldr	r0, [r0, #4]
   29290:	ldr	r1, [fp, #-8]
   29294:	ldr	r1, [r1, #4]
   29298:	ldr	r2, [fp, #-20]	; 0xffffffec
   2929c:	add	r1, r1, r2
   292a0:	ldr	r2, [fp, #-8]
   292a4:	ldr	r2, [r2, #28]
   292a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   292ac:	sub	r2, r2, r3
   292b0:	bl	11574 <memmove@plt>
   292b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   292b8:	ldr	r1, [fp, #-8]
   292bc:	ldr	r2, [r1, #28]
   292c0:	sub	r0, r2, r0
   292c4:	str	r0, [r1, #28]
   292c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   292cc:	ldr	r1, [fp, #-8]
   292d0:	ldr	r2, [r1, #32]
   292d4:	sub	r0, r2, r0
   292d8:	str	r0, [r1, #32]
   292dc:	ldr	r0, [fp, #-8]
   292e0:	ldr	r0, [r0, #28]
   292e4:	cmp	r0, #0
   292e8:	ble	292f0 <ftello64@plt+0x17a28>
   292ec:	b	292f0 <ftello64@plt+0x17a28>
   292f0:	b	292f4 <ftello64@plt+0x17a2c>
   292f4:	b	297e8 <ftello64@plt+0x17f20>
   292f8:	ldr	r0, [fp, #-8]
   292fc:	ldr	r0, [r0, #28]
   29300:	str	r0, [fp, #-36]	; 0xffffffdc
   29304:	ldr	r0, [fp, #-8]
   29308:	ldrb	r0, [r0, #76]	; 0x4c
   2930c:	cmp	r0, #0
   29310:	beq	29360 <ftello64@plt+0x17a98>
   29314:	ldr	r0, [fp, #-8]
   29318:	ldr	r0, [r0, #44]	; 0x2c
   2931c:	ldr	r1, [fp, #-12]
   29320:	sub	r0, r0, r1
   29324:	ldr	r1, [fp, #-20]	; 0xffffffec
   29328:	add	r0, r0, r1
   2932c:	ldr	r1, [fp, #-8]
   29330:	str	r0, [r1, #48]	; 0x30
   29334:	ldr	r0, [fp, #-8]
   29338:	ldr	r0, [r0, #52]	; 0x34
   2933c:	ldr	r1, [fp, #-12]
   29340:	sub	r0, r0, r1
   29344:	ldr	r1, [fp, #-20]	; 0xffffffec
   29348:	add	r0, r0, r1
   2934c:	ldr	r1, [fp, #-8]
   29350:	str	r0, [r1, #56]	; 0x38
   29354:	ldr	r0, [fp, #-8]
   29358:	movw	r1, #0
   2935c:	strb	r1, [r0, #76]	; 0x4c
   29360:	ldr	r0, [fp, #-8]
   29364:	movw	r1, #0
   29368:	str	r1, [r0, #28]
   2936c:	ldr	r0, [fp, #-8]
   29370:	ldr	r0, [r0, #80]	; 0x50
   29374:	cmp	r0, #1
   29378:	ble	29718 <ftello64@plt+0x17e50>
   2937c:	mvn	r0, #0
   29380:	str	r0, [fp, #-44]	; 0xffffffd4
   29384:	ldr	r0, [fp, #-8]
   29388:	ldrsb	r0, [r0, #73]	; 0x49
   2938c:	cmp	r0, #0
   29390:	beq	295a4 <ftello64@plt+0x17cdc>
   29394:	ldr	r0, [fp, #-8]
   29398:	ldr	r0, [r0]
   2939c:	ldr	r1, [fp, #-8]
   293a0:	ldr	r1, [r1, #24]
   293a4:	add	r0, r0, r1
   293a8:	str	r0, [fp, #-48]	; 0xffffffd0
   293ac:	ldr	r0, [fp, #-48]	; 0xffffffd0
   293b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   293b4:	ldr	r2, [fp, #-8]
   293b8:	ldr	r2, [r2, #80]	; 0x50
   293bc:	sub	r1, r1, r2
   293c0:	add	r0, r0, r1
   293c4:	str	r0, [fp, #-56]	; 0xffffffc8
   293c8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   293cc:	ldr	r1, [fp, #-8]
   293d0:	ldr	r1, [r1]
   293d4:	cmp	r0, r1
   293d8:	bcs	293e8 <ftello64@plt+0x17b20>
   293dc:	ldr	r0, [fp, #-8]
   293e0:	ldr	r0, [r0]
   293e4:	str	r0, [fp, #-56]	; 0xffffffc8
   293e8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   293ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   293f0:	add	r0, r0, r1
   293f4:	mvn	r1, #0
   293f8:	add	r0, r0, r1
   293fc:	str	r0, [fp, #-52]	; 0xffffffcc
   29400:	ldr	r0, [fp, #-52]	; 0xffffffcc
   29404:	ldr	r1, [fp, #-56]	; 0xffffffc8
   29408:	cmp	r0, r1
   2940c:	bcc	295a0 <ftello64@plt+0x17cd8>
   29410:	ldr	r0, [fp, #-52]	; 0xffffffcc
   29414:	ldrb	r0, [r0]
   29418:	and	r0, r0, #192	; 0xc0
   2941c:	cmp	r0, #128	; 0x80
   29420:	beq	29588 <ftello64@plt+0x17cc0>
   29424:	ldr	r0, [fp, #-48]	; 0xffffffd0
   29428:	ldr	r1, [fp, #-8]
   2942c:	ldr	r1, [r1, #48]	; 0x30
   29430:	add	r0, r0, r1
   29434:	ldr	r1, [fp, #-52]	; 0xffffffcc
   29438:	sub	r0, r0, r1
   2943c:	str	r0, [sp, #56]	; 0x38
   29440:	ldr	r0, [fp, #-52]	; 0xffffffcc
   29444:	str	r0, [sp, #40]	; 0x28
   29448:	ldr	r0, [fp, #-8]
   2944c:	ldr	r0, [r0, #64]	; 0x40
   29450:	movw	r1, #0
   29454:	cmp	r0, r1
   29458:	beq	294dc <ftello64@plt+0x17c14>
   2945c:	ldr	r0, [sp, #56]	; 0x38
   29460:	cmp	r0, #6
   29464:	bge	29474 <ftello64@plt+0x17bac>
   29468:	ldr	r0, [sp, #56]	; 0x38
   2946c:	str	r0, [sp, #20]
   29470:	b	29480 <ftello64@plt+0x17bb8>
   29474:	movw	r0, #6
   29478:	str	r0, [sp, #20]
   2947c:	b	29480 <ftello64@plt+0x17bb8>
   29480:	ldr	r0, [sp, #20]
   29484:	str	r0, [sp, #36]	; 0x24
   29488:	ldr	r0, [sp, #36]	; 0x24
   2948c:	mvn	r1, #0
   29490:	add	r0, r0, r1
   29494:	str	r0, [sp, #36]	; 0x24
   29498:	cmp	r0, #0
   2949c:	blt	294d4 <ftello64@plt+0x17c0c>
   294a0:	ldr	r0, [fp, #-8]
   294a4:	ldr	r0, [r0, #64]	; 0x40
   294a8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   294ac:	ldr	r2, [sp, #36]	; 0x24
   294b0:	add	r1, r1, r2
   294b4:	ldrb	r1, [r1]
   294b8:	add	r0, r0, r1
   294bc:	ldrb	r0, [r0]
   294c0:	ldr	r1, [sp, #36]	; 0x24
   294c4:	add	r2, sp, #50	; 0x32
   294c8:	add	r1, r2, r1
   294cc:	strb	r0, [r1]
   294d0:	b	29488 <ftello64@plt+0x17bc0>
   294d4:	add	r0, sp, #50	; 0x32
   294d8:	str	r0, [sp, #40]	; 0x28
   294dc:	add	r0, sp, #64	; 0x40
   294e0:	mov	r1, r0
   294e4:	str	r0, [sp, #16]
   294e8:	mov	r0, r1
   294ec:	movw	r1, #0
   294f0:	and	r1, r1, #255	; 0xff
   294f4:	movw	r2, #8
   294f8:	bl	11790 <memset@plt>
   294fc:	ldr	r1, [sp, #40]	; 0x28
   29500:	ldr	r2, [sp, #56]	; 0x38
   29504:	add	r0, sp, #60	; 0x3c
   29508:	ldr	r3, [sp, #16]
   2950c:	bl	3a9a4 <ftello64@plt+0x290dc>
   29510:	str	r0, [sp, #44]	; 0x2c
   29514:	ldr	r0, [fp, #-48]	; 0xffffffd0
   29518:	ldr	r1, [fp, #-20]	; 0xffffffec
   2951c:	add	r0, r0, r1
   29520:	ldr	r1, [fp, #-52]	; 0xffffffcc
   29524:	sub	r0, r0, r1
   29528:	ldr	r1, [sp, #44]	; 0x2c
   2952c:	cmp	r0, r1
   29530:	bhi	29584 <ftello64@plt+0x17cbc>
   29534:	ldr	r0, [sp, #44]	; 0x2c
   29538:	cmn	r0, #2
   2953c:	bcs	29584 <ftello64@plt+0x17cbc>
   29540:	ldr	r0, [fp, #-8]
   29544:	add	r0, r0, #16
   29548:	movw	r1, #0
   2954c:	and	r1, r1, #255	; 0xff
   29550:	movw	r2, #8
   29554:	bl	11790 <memset@plt>
   29558:	ldr	r0, [sp, #44]	; 0x2c
   2955c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   29560:	ldr	r2, [fp, #-20]	; 0xffffffec
   29564:	add	r1, r1, r2
   29568:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2956c:	sub	r1, r1, r2
   29570:	sub	r0, r0, r1
   29574:	ldr	r1, [fp, #-8]
   29578:	str	r0, [r1, #28]
   2957c:	ldr	r0, [sp, #60]	; 0x3c
   29580:	str	r0, [fp, #-44]	; 0xffffffd4
   29584:	b	295a0 <ftello64@plt+0x17cd8>
   29588:	b	2958c <ftello64@plt+0x17cc4>
   2958c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   29590:	mvn	r1, #0
   29594:	add	r0, r0, r1
   29598:	str	r0, [fp, #-52]	; 0xffffffcc
   2959c:	b	29400 <ftello64@plt+0x17b38>
   295a0:	b	295a4 <ftello64@plt+0x17cdc>
   295a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   295a8:	cmn	r0, #1
   295ac:	bne	295d0 <ftello64@plt+0x17d08>
   295b0:	ldr	r0, [fp, #-8]
   295b4:	ldr	r1, [fp, #-12]
   295b8:	sub	r2, fp, #44	; 0x2c
   295bc:	bl	2a9e0 <ftello64@plt+0x19118>
   295c0:	ldr	r1, [fp, #-12]
   295c4:	sub	r0, r0, r1
   295c8:	ldr	r1, [fp, #-8]
   295cc:	str	r0, [r1, #28]
   295d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   295d4:	cmn	r0, #1
   295d8:	bne	295fc <ftello64@plt+0x17d34>
   295dc:	ldr	r0, [fp, #-8]
   295e0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   295e4:	sub	r1, r1, #1
   295e8:	ldr	r2, [fp, #-16]
   295ec:	bl	2a7e0 <ftello64@plt+0x18f18>
   295f0:	ldr	r1, [fp, #-8]
   295f4:	str	r0, [r1, #60]	; 0x3c
   295f8:	b	29680 <ftello64@plt+0x17db8>
   295fc:	ldr	r0, [fp, #-8]
   29600:	ldrb	r0, [r0, #78]	; 0x4e
   29604:	cmp	r0, #0
   29608:	beq	29634 <ftello64@plt+0x17d6c>
   2960c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   29610:	bl	1176c <iswalnum@plt>
   29614:	cmp	r0, #0
   29618:	bne	29628 <ftello64@plt+0x17d60>
   2961c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   29620:	cmp	r0, #95	; 0x5f
   29624:	bne	29634 <ftello64@plt+0x17d6c>
   29628:	movw	r0, #1
   2962c:	str	r0, [sp, #12]
   29630:	b	29674 <ftello64@plt+0x17dac>
   29634:	ldr	r0, [fp, #-44]	; 0xffffffd4
   29638:	cmp	r0, #10
   2963c:	movw	r0, #0
   29640:	str	r0, [sp, #8]
   29644:	bne	29660 <ftello64@plt+0x17d98>
   29648:	ldr	r0, [fp, #-8]
   2964c:	ldrb	r0, [r0, #77]	; 0x4d
   29650:	cmp	r0, #0
   29654:	movw	r0, #0
   29658:	movne	r0, #1
   2965c:	str	r0, [sp, #8]
   29660:	ldr	r0, [sp, #8]
   29664:	tst	r0, #1
   29668:	movw	r0, #2
   2966c:	moveq	r0, #0
   29670:	str	r0, [sp, #12]
   29674:	ldr	r0, [sp, #12]
   29678:	ldr	r1, [fp, #-8]
   2967c:	str	r0, [r1, #60]	; 0x3c
   29680:	ldr	r0, [fp, #-8]
   29684:	ldr	r0, [r0, #28]
   29688:	cmp	r0, #0
   2968c:	beq	29704 <ftello64@plt+0x17e3c>
   29690:	movw	r0, #0
   29694:	str	r0, [fp, #-40]	; 0xffffffd8
   29698:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2969c:	ldr	r1, [fp, #-8]
   296a0:	ldr	r1, [r1, #28]
   296a4:	cmp	r0, r1
   296a8:	bge	296d4 <ftello64@plt+0x17e0c>
   296ac:	ldr	r0, [fp, #-8]
   296b0:	ldr	r0, [r0, #8]
   296b4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   296b8:	add	r0, r0, r1, lsl #2
   296bc:	mvn	r1, #0
   296c0:	str	r1, [r0]
   296c4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   296c8:	add	r0, r0, #1
   296cc:	str	r0, [fp, #-40]	; 0xffffffd8
   296d0:	b	29698 <ftello64@plt+0x17dd0>
   296d4:	ldr	r0, [fp, #-8]
   296d8:	ldrsb	r0, [r0, #75]	; 0x4b
   296dc:	cmp	r0, #0
   296e0:	beq	29700 <ftello64@plt+0x17e38>
   296e4:	ldr	r0, [fp, #-8]
   296e8:	ldr	r0, [r0, #4]
   296ec:	ldr	r1, [fp, #-8]
   296f0:	ldr	r2, [r1, #28]
   296f4:	movw	r1, #255	; 0xff
   296f8:	and	r1, r1, #255	; 0xff
   296fc:	bl	11790 <memset@plt>
   29700:	b	29704 <ftello64@plt+0x17e3c>
   29704:	ldr	r0, [fp, #-8]
   29708:	ldr	r0, [r0, #28]
   2970c:	ldr	r1, [fp, #-8]
   29710:	str	r0, [r1, #32]
   29714:	b	297e4 <ftello64@plt+0x17f1c>
   29718:	ldr	r0, [fp, #-8]
   2971c:	ldr	r0, [r0]
   29720:	ldr	r1, [fp, #-8]
   29724:	ldr	r1, [r1, #24]
   29728:	ldr	r2, [fp, #-20]	; 0xffffffec
   2972c:	add	r1, r1, r2
   29730:	sub	r1, r1, #1
   29734:	add	r0, r0, r1
   29738:	ldrb	r0, [r0]
   2973c:	str	r0, [sp, #32]
   29740:	ldr	r0, [fp, #-8]
   29744:	movw	r1, #0
   29748:	str	r1, [r0, #32]
   2974c:	ldr	r0, [fp, #-8]
   29750:	ldr	r0, [r0, #64]	; 0x40
   29754:	cmp	r0, r1
   29758:	beq	29774 <ftello64@plt+0x17eac>
   2975c:	ldr	r0, [fp, #-8]
   29760:	ldr	r0, [r0, #64]	; 0x40
   29764:	ldr	r1, [sp, #32]
   29768:	add	r0, r0, r1
   2976c:	ldrb	r0, [r0]
   29770:	str	r0, [sp, #32]
   29774:	ldr	r0, [fp, #-8]
   29778:	ldr	r0, [r0, #68]	; 0x44
   2977c:	ldr	r1, [sp, #32]
   29780:	bl	2ab50 <ftello64@plt+0x19288>
   29784:	tst	r0, #1
   29788:	beq	29798 <ftello64@plt+0x17ed0>
   2978c:	movw	r0, #1
   29790:	str	r0, [sp, #4]
   29794:	b	297d8 <ftello64@plt+0x17f10>
   29798:	ldr	r0, [sp, #32]
   2979c:	cmp	r0, #10
   297a0:	movw	r0, #0
   297a4:	str	r0, [sp]
   297a8:	bne	297c4 <ftello64@plt+0x17efc>
   297ac:	ldr	r0, [fp, #-8]
   297b0:	ldrb	r0, [r0, #77]	; 0x4d
   297b4:	cmp	r0, #0
   297b8:	movw	r0, #0
   297bc:	movne	r0, #1
   297c0:	str	r0, [sp]
   297c4:	ldr	r0, [sp]
   297c8:	tst	r0, #1
   297cc:	movw	r0, #2
   297d0:	moveq	r0, #0
   297d4:	str	r0, [sp, #4]
   297d8:	ldr	r0, [sp, #4]
   297dc:	ldr	r1, [fp, #-8]
   297e0:	str	r0, [r1, #60]	; 0x3c
   297e4:	b	297e8 <ftello64@plt+0x17f20>
   297e8:	ldr	r0, [fp, #-8]
   297ec:	ldrb	r0, [r0, #75]	; 0x4b
   297f0:	cmp	r0, #0
   297f4:	bne	2980c <ftello64@plt+0x17f44>
   297f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   297fc:	ldr	r1, [fp, #-8]
   29800:	ldr	r2, [r1, #4]
   29804:	add	r0, r2, r0
   29808:	str	r0, [r1, #4]
   2980c:	b	29810 <ftello64@plt+0x17f48>
   29810:	ldr	r0, [fp, #-12]
   29814:	ldr	r1, [fp, #-8]
   29818:	str	r0, [r1, #24]
   2981c:	ldr	r0, [fp, #-20]	; 0xffffffec
   29820:	ldr	r1, [fp, #-8]
   29824:	ldr	r2, [r1, #48]	; 0x30
   29828:	sub	r0, r2, r0
   2982c:	str	r0, [r1, #48]	; 0x30
   29830:	ldr	r0, [fp, #-20]	; 0xffffffec
   29834:	ldr	r1, [fp, #-8]
   29838:	ldr	r2, [r1, #56]	; 0x38
   2983c:	sub	r0, r2, r0
   29840:	str	r0, [r1, #56]	; 0x38
   29844:	ldr	r0, [fp, #-8]
   29848:	ldr	r0, [r0, #80]	; 0x50
   2984c:	cmp	r0, #1
   29850:	ble	29898 <ftello64@plt+0x17fd0>
   29854:	ldr	r0, [fp, #-8]
   29858:	ldrsb	r0, [r0, #72]	; 0x48
   2985c:	cmp	r0, #0
   29860:	beq	2988c <ftello64@plt+0x17fc4>
   29864:	ldr	r0, [fp, #-8]
   29868:	bl	1eff0 <ftello64@plt+0xd728>
   2986c:	str	r0, [sp, #28]
   29870:	ldr	r0, [sp, #28]
   29874:	cmp	r0, #0
   29878:	beq	29888 <ftello64@plt+0x17fc0>
   2987c:	ldr	r0, [sp, #28]
   29880:	str	r0, [fp, #-4]
   29884:	b	2990c <ftello64@plt+0x18044>
   29888:	b	29894 <ftello64@plt+0x17fcc>
   2988c:	ldr	r0, [fp, #-8]
   29890:	bl	1fba0 <ftello64@plt+0xe2d8>
   29894:	b	298fc <ftello64@plt+0x18034>
   29898:	ldr	r0, [fp, #-8]
   2989c:	ldrb	r0, [r0, #75]	; 0x4b
   298a0:	cmp	r0, #0
   298a4:	beq	298e8 <ftello64@plt+0x18020>
   298a8:	ldr	r0, [fp, #-8]
   298ac:	ldrsb	r0, [r0, #72]	; 0x48
   298b0:	cmp	r0, #0
   298b4:	beq	298c4 <ftello64@plt+0x17ffc>
   298b8:	ldr	r0, [fp, #-8]
   298bc:	bl	1fa9c <ftello64@plt+0xe1d4>
   298c0:	b	298e4 <ftello64@plt+0x1801c>
   298c4:	ldr	r0, [fp, #-8]
   298c8:	ldr	r0, [r0, #64]	; 0x40
   298cc:	movw	r1, #0
   298d0:	cmp	r0, r1
   298d4:	beq	298e0 <ftello64@plt+0x18018>
   298d8:	ldr	r0, [fp, #-8]
   298dc:	bl	1fee0 <ftello64@plt+0xe618>
   298e0:	b	298e4 <ftello64@plt+0x1801c>
   298e4:	b	298f8 <ftello64@plt+0x18030>
   298e8:	ldr	r0, [fp, #-8]
   298ec:	ldr	r0, [r0, #48]	; 0x30
   298f0:	ldr	r1, [fp, #-8]
   298f4:	str	r0, [r1, #28]
   298f8:	b	298fc <ftello64@plt+0x18034>
   298fc:	ldr	r0, [fp, #-8]
   29900:	movw	r1, #0
   29904:	str	r1, [r0, #40]	; 0x28
   29908:	str	r1, [fp, #-4]
   2990c:	ldr	r0, [fp, #-4]
   29910:	mov	sp, fp
   29914:	pop	{fp, pc}
   29918:	push	{fp, lr}
   2991c:	mov	fp, sp
   29920:	sub	sp, sp, #80	; 0x50
   29924:	str	r0, [fp, #-32]	; 0xffffffe0
   29928:	and	r0, r1, #1
   2992c:	strb	r0, [fp, #-33]	; 0xffffffdf
   29930:	str	r2, [sp, #40]	; 0x28
   29934:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29938:	ldr	r0, [r0, #84]	; 0x54
   2993c:	str	r0, [sp, #36]	; 0x24
   29940:	mov	r0, #0
   29944:	str	r0, [sp, #28]
   29948:	mvn	r1, #0
   2994c:	str	r1, [sp, #24]
   29950:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29954:	ldr	r1, [r1, #40]	; 0x28
   29958:	str	r1, [sp, #20]
   2995c:	ldr	r1, [sp, #40]	; 0x28
   29960:	cmp	r1, #0
   29964:	movwne	r1, #1
   29968:	strb	r1, [sp, #15]
   2996c:	ldr	r1, [sp, #20]
   29970:	str	r1, [sp, #8]
   29974:	str	r0, [sp, #32]
   29978:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2997c:	ldr	r1, [sp, #20]
   29980:	add	r2, sp, #32
   29984:	str	r2, [fp, #-8]
   29988:	str	r0, [fp, #-12]
   2998c:	str	r1, [fp, #-16]
   29990:	ldr	r0, [fp, #-12]
   29994:	ldr	r0, [r0, #84]	; 0x54
   29998:	str	r0, [fp, #-20]	; 0xffffffec
   2999c:	ldr	r0, [fp, #-20]	; 0xffffffec
   299a0:	ldr	r0, [r0, #36]	; 0x24
   299a4:	ldrb	r0, [r0, #52]	; 0x34
   299a8:	lsr	r0, r0, #7
   299ac:	and	r0, r0, #255	; 0xff
   299b0:	cmp	r0, #0
   299b4:	beq	29aa4 <ftello64@plt+0x181dc>
   299b8:	ldr	r0, [fp, #-12]
   299bc:	ldr	r1, [fp, #-16]
   299c0:	sub	r1, r1, #1
   299c4:	ldr	r2, [fp, #-12]
   299c8:	ldr	r2, [r2, #88]	; 0x58
   299cc:	bl	2a7e0 <ftello64@plt+0x18f18>
   299d0:	str	r0, [fp, #-24]	; 0xffffffe8
   299d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   299d8:	and	r0, r0, #1
   299dc:	cmp	r0, #0
   299e0:	beq	299f4 <ftello64@plt+0x1812c>
   299e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   299e8:	ldr	r0, [r0, #40]	; 0x28
   299ec:	str	r0, [fp, #-4]
   299f0:	b	29ab0 <ftello64@plt+0x181e8>
   299f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   299f8:	cmp	r0, #0
   299fc:	bne	29a10 <ftello64@plt+0x18148>
   29a00:	ldr	r0, [fp, #-20]	; 0xffffffec
   29a04:	ldr	r0, [r0, #36]	; 0x24
   29a08:	str	r0, [fp, #-4]
   29a0c:	b	29ab0 <ftello64@plt+0x181e8>
   29a10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29a14:	and	r0, r0, #4
   29a18:	cmp	r0, #0
   29a1c:	beq	29a40 <ftello64@plt+0x18178>
   29a20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29a24:	and	r0, r0, #2
   29a28:	cmp	r0, #0
   29a2c:	beq	29a40 <ftello64@plt+0x18178>
   29a30:	ldr	r0, [fp, #-20]	; 0xffffffec
   29a34:	ldr	r0, [r0, #48]	; 0x30
   29a38:	str	r0, [fp, #-4]
   29a3c:	b	29ab0 <ftello64@plt+0x181e8>
   29a40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29a44:	and	r0, r0, #2
   29a48:	cmp	r0, #0
   29a4c:	beq	29a60 <ftello64@plt+0x18198>
   29a50:	ldr	r0, [fp, #-20]	; 0xffffffec
   29a54:	ldr	r0, [r0, #44]	; 0x2c
   29a58:	str	r0, [fp, #-4]
   29a5c:	b	29ab0 <ftello64@plt+0x181e8>
   29a60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29a64:	and	r0, r0, #4
   29a68:	cmp	r0, #0
   29a6c:	beq	29a94 <ftello64@plt+0x181cc>
   29a70:	ldr	r0, [fp, #-8]
   29a74:	ldr	r1, [fp, #-20]	; 0xffffffec
   29a78:	ldr	r2, [fp, #-20]	; 0xffffffec
   29a7c:	ldr	r2, [r2, #36]	; 0x24
   29a80:	ldr	r2, [r2, #40]	; 0x28
   29a84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29a88:	bl	27f90 <ftello64@plt+0x166c8>
   29a8c:	str	r0, [fp, #-4]
   29a90:	b	29ab0 <ftello64@plt+0x181e8>
   29a94:	ldr	r0, [fp, #-20]	; 0xffffffec
   29a98:	ldr	r0, [r0, #36]	; 0x24
   29a9c:	str	r0, [fp, #-4]
   29aa0:	b	29ab0 <ftello64@plt+0x181e8>
   29aa4:	ldr	r0, [fp, #-20]	; 0xffffffec
   29aa8:	ldr	r0, [r0, #36]	; 0x24
   29aac:	str	r0, [fp, #-4]
   29ab0:	ldr	r0, [fp, #-4]
   29ab4:	str	r0, [sp, #16]
   29ab8:	ldr	r0, [sp, #16]
   29abc:	movw	r1, #0
   29ac0:	cmp	r0, r1
   29ac4:	bne	29ae4 <ftello64@plt+0x1821c>
   29ac8:	ldr	r0, [sp, #32]
   29acc:	cmp	r0, #12
   29ad0:	bne	29ad8 <ftello64@plt+0x18210>
   29ad4:	b	29ad8 <ftello64@plt+0x18210>
   29ad8:	mvn	r0, #1
   29adc:	str	r0, [fp, #-28]	; 0xffffffe4
   29ae0:	b	29e98 <ftello64@plt+0x185d0>
   29ae4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29ae8:	ldr	r0, [r0, #100]	; 0x64
   29aec:	movw	r1, #0
   29af0:	cmp	r0, r1
   29af4:	beq	29ba8 <ftello64@plt+0x182e0>
   29af8:	ldr	r0, [sp, #16]
   29afc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29b00:	ldr	r1, [r1, #100]	; 0x64
   29b04:	ldr	r2, [sp, #20]
   29b08:	add	r1, r1, r2, lsl #2
   29b0c:	str	r0, [r1]
   29b10:	ldr	r0, [sp, #36]	; 0x24
   29b14:	ldr	r0, [r0, #76]	; 0x4c
   29b18:	cmp	r0, #0
   29b1c:	beq	29ba4 <ftello64@plt+0x182dc>
   29b20:	movw	r0, #0
   29b24:	strb	r0, [sp, #15]
   29b28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29b2c:	ldr	r1, [sp, #16]
   29b30:	add	r1, r1, #4
   29b34:	movw	r2, #0
   29b38:	bl	2ab9c <ftello64@plt+0x192d4>
   29b3c:	str	r0, [sp, #32]
   29b40:	ldr	r0, [sp, #32]
   29b44:	cmp	r0, #0
   29b48:	beq	29b58 <ftello64@plt+0x18290>
   29b4c:	ldr	r0, [sp, #32]
   29b50:	str	r0, [fp, #-28]	; 0xffffffe4
   29b54:	b	29e98 <ftello64@plt+0x185d0>
   29b58:	ldr	r0, [sp, #16]
   29b5c:	ldrb	r0, [r0, #52]	; 0x34
   29b60:	ubfx	r0, r0, #6, #1
   29b64:	and	r0, r0, #255	; 0xff
   29b68:	cmp	r0, #0
   29b6c:	beq	29ba0 <ftello64@plt+0x182d8>
   29b70:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29b74:	ldr	r1, [sp, #16]
   29b78:	add	r1, r1, #4
   29b7c:	bl	2acb0 <ftello64@plt+0x193e8>
   29b80:	str	r0, [sp, #32]
   29b84:	ldr	r0, [sp, #32]
   29b88:	cmp	r0, #0
   29b8c:	beq	29b9c <ftello64@plt+0x182d4>
   29b90:	ldr	r0, [sp, #32]
   29b94:	str	r0, [fp, #-28]	; 0xffffffe4
   29b98:	b	29e98 <ftello64@plt+0x185d0>
   29b9c:	b	29ba0 <ftello64@plt+0x182d8>
   29ba0:	b	29ba4 <ftello64@plt+0x182dc>
   29ba4:	b	29ba8 <ftello64@plt+0x182e0>
   29ba8:	ldr	r0, [sp, #16]
   29bac:	ldrb	r0, [r0, #52]	; 0x34
   29bb0:	ubfx	r0, r0, #4, #1
   29bb4:	and	r0, r0, #255	; 0xff
   29bb8:	cmp	r0, #0
   29bbc:	beq	29c20 <ftello64@plt+0x18358>
   29bc0:	ldr	r0, [sp, #16]
   29bc4:	ldrb	r0, [r0, #52]	; 0x34
   29bc8:	lsr	r0, r0, #7
   29bcc:	and	r0, r0, #255	; 0xff
   29bd0:	cmp	r0, #0
   29bd4:	beq	29bf0 <ftello64@plt+0x18328>
   29bd8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29bdc:	ldr	r1, [sp, #16]
   29be0:	ldr	r2, [sp, #20]
   29be4:	bl	29ea4 <ftello64@plt+0x185dc>
   29be8:	cmp	r0, #0
   29bec:	beq	29c1c <ftello64@plt+0x18354>
   29bf0:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   29bf4:	tst	r0, #1
   29bf8:	bne	29c08 <ftello64@plt+0x18340>
   29bfc:	ldr	r0, [sp, #20]
   29c00:	str	r0, [fp, #-28]	; 0xffffffe4
   29c04:	b	29e98 <ftello64@plt+0x185d0>
   29c08:	ldr	r0, [sp, #20]
   29c0c:	str	r0, [sp, #24]
   29c10:	movw	r0, #1
   29c14:	str	r0, [sp, #28]
   29c18:	b	29c1c <ftello64@plt+0x18354>
   29c1c:	b	29c20 <ftello64@plt+0x18358>
   29c20:	b	29c24 <ftello64@plt+0x1835c>
   29c24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29c28:	ldr	r0, [r0, #56]	; 0x38
   29c2c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29c30:	ldr	r1, [r1, #40]	; 0x28
   29c34:	cmp	r0, r1
   29c38:	movw	r0, #0
   29c3c:	movle	r0, #1
   29c40:	mvn	r1, #0
   29c44:	eor	r0, r0, r1
   29c48:	tst	r0, #1
   29c4c:	beq	29e6c <ftello64@plt+0x185a4>
   29c50:	ldr	r0, [sp, #16]
   29c54:	str	r0, [sp, #4]
   29c58:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29c5c:	ldr	r0, [r0, #40]	; 0x28
   29c60:	add	r0, r0, #1
   29c64:	str	r0, [sp]
   29c68:	ldr	r0, [sp]
   29c6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29c70:	ldr	r1, [r1, #36]	; 0x24
   29c74:	cmp	r0, r1
   29c78:	blt	29c94 <ftello64@plt+0x183cc>
   29c7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29c80:	ldr	r0, [r0, #36]	; 0x24
   29c84:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29c88:	ldr	r1, [r1, #48]	; 0x30
   29c8c:	cmp	r0, r1
   29c90:	blt	29cc0 <ftello64@plt+0x183f8>
   29c94:	ldr	r0, [sp]
   29c98:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29c9c:	ldr	r1, [r1, #28]
   29ca0:	cmp	r0, r1
   29ca4:	blt	29d00 <ftello64@plt+0x18438>
   29ca8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29cac:	ldr	r0, [r0, #28]
   29cb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29cb4:	ldr	r1, [r1, #48]	; 0x30
   29cb8:	cmp	r0, r1
   29cbc:	bge	29d00 <ftello64@plt+0x18438>
   29cc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29cc4:	ldr	r1, [sp]
   29cc8:	add	r1, r1, #1
   29ccc:	bl	2b1ec <ftello64@plt+0x19924>
   29cd0:	str	r0, [sp, #32]
   29cd4:	ldr	r0, [sp, #32]
   29cd8:	cmp	r0, #0
   29cdc:	beq	29cfc <ftello64@plt+0x18434>
   29ce0:	ldr	r0, [sp, #32]
   29ce4:	cmp	r0, #12
   29ce8:	bne	29cf0 <ftello64@plt+0x18428>
   29cec:	b	29cf0 <ftello64@plt+0x18428>
   29cf0:	mvn	r0, #1
   29cf4:	str	r0, [fp, #-28]	; 0xffffffe4
   29cf8:	b	29e98 <ftello64@plt+0x185d0>
   29cfc:	b	29d00 <ftello64@plt+0x18438>
   29d00:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29d04:	ldr	r2, [sp, #16]
   29d08:	add	r0, sp, #32
   29d0c:	bl	2b404 <ftello64@plt+0x19b3c>
   29d10:	str	r0, [sp, #16]
   29d14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29d18:	ldr	r0, [r0, #100]	; 0x64
   29d1c:	movw	r1, #0
   29d20:	cmp	r0, r1
   29d24:	beq	29d3c <ftello64@plt+0x18474>
   29d28:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29d2c:	ldr	r2, [sp, #16]
   29d30:	add	r0, sp, #32
   29d34:	bl	2b590 <ftello64@plt+0x19cc8>
   29d38:	str	r0, [sp, #16]
   29d3c:	ldr	r0, [sp, #16]
   29d40:	movw	r1, #0
   29d44:	cmp	r0, r1
   29d48:	bne	29db4 <ftello64@plt+0x184ec>
   29d4c:	ldr	r0, [sp, #32]
   29d50:	cmp	r0, #0
   29d54:	beq	29d64 <ftello64@plt+0x1849c>
   29d58:	mvn	r0, #1
   29d5c:	str	r0, [fp, #-28]	; 0xffffffe4
   29d60:	b	29e98 <ftello64@plt+0x185d0>
   29d64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29d68:	ldr	r0, [r0, #100]	; 0x64
   29d6c:	movw	r1, #0
   29d70:	cmp	r0, r1
   29d74:	beq	29dac <ftello64@plt+0x184e4>
   29d78:	ldr	r0, [sp, #28]
   29d7c:	cmp	r0, #0
   29d80:	beq	29d90 <ftello64@plt+0x184c8>
   29d84:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   29d88:	tst	r0, #1
   29d8c:	beq	29dac <ftello64@plt+0x184e4>
   29d90:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29d94:	add	r0, sp, #32
   29d98:	bl	2b80c <ftello64@plt+0x19f44>
   29d9c:	str	r0, [sp, #16]
   29da0:	movw	r1, #0
   29da4:	cmp	r0, r1
   29da8:	bne	29db0 <ftello64@plt+0x184e8>
   29dac:	b	29e6c <ftello64@plt+0x185a4>
   29db0:	b	29db4 <ftello64@plt+0x184ec>
   29db4:	ldrb	r0, [sp, #15]
   29db8:	tst	r0, #1
   29dbc:	beq	29de8 <ftello64@plt+0x18520>
   29dc0:	ldr	r0, [sp, #4]
   29dc4:	ldr	r1, [sp, #16]
   29dc8:	cmp	r0, r1
   29dcc:	bne	29ddc <ftello64@plt+0x18514>
   29dd0:	ldr	r0, [sp]
   29dd4:	str	r0, [sp, #8]
   29dd8:	b	29de4 <ftello64@plt+0x1851c>
   29ddc:	movw	r0, #0
   29de0:	strb	r0, [sp, #15]
   29de4:	b	29de8 <ftello64@plt+0x18520>
   29de8:	ldr	r0, [sp, #16]
   29dec:	ldrb	r0, [r0, #52]	; 0x34
   29df0:	ubfx	r0, r0, #4, #1
   29df4:	and	r0, r0, #255	; 0xff
   29df8:	cmp	r0, #0
   29dfc:	beq	29e68 <ftello64@plt+0x185a0>
   29e00:	ldr	r0, [sp, #16]
   29e04:	ldrb	r0, [r0, #52]	; 0x34
   29e08:	lsr	r0, r0, #7
   29e0c:	and	r0, r0, #255	; 0xff
   29e10:	cmp	r0, #0
   29e14:	beq	29e34 <ftello64@plt+0x1856c>
   29e18:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29e1c:	ldr	r1, [sp, #16]
   29e20:	ldr	r2, [fp, #-32]	; 0xffffffe0
   29e24:	ldr	r2, [r2, #40]	; 0x28
   29e28:	bl	29ea4 <ftello64@plt+0x185dc>
   29e2c:	cmp	r0, #0
   29e30:	beq	29e64 <ftello64@plt+0x1859c>
   29e34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29e38:	ldr	r0, [r0, #40]	; 0x28
   29e3c:	str	r0, [sp, #24]
   29e40:	movw	r0, #1
   29e44:	str	r0, [sp, #28]
   29e48:	movw	r0, #0
   29e4c:	str	r0, [sp, #40]	; 0x28
   29e50:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   29e54:	tst	r0, #1
   29e58:	bne	29e60 <ftello64@plt+0x18598>
   29e5c:	b	29e6c <ftello64@plt+0x185a4>
   29e60:	b	29e64 <ftello64@plt+0x1859c>
   29e64:	b	29e68 <ftello64@plt+0x185a0>
   29e68:	b	29c24 <ftello64@plt+0x1835c>
   29e6c:	ldr	r0, [sp, #40]	; 0x28
   29e70:	movw	r1, #0
   29e74:	cmp	r0, r1
   29e78:	beq	29e90 <ftello64@plt+0x185c8>
   29e7c:	ldr	r0, [sp, #8]
   29e80:	ldr	r1, [sp, #40]	; 0x28
   29e84:	ldr	r2, [r1]
   29e88:	add	r0, r2, r0
   29e8c:	str	r0, [r1]
   29e90:	ldr	r0, [sp, #24]
   29e94:	str	r0, [fp, #-28]	; 0xffffffe4
   29e98:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29e9c:	mov	sp, fp
   29ea0:	pop	{fp, pc}
   29ea4:	push	{fp, lr}
   29ea8:	mov	fp, sp
   29eac:	sub	sp, sp, #24
   29eb0:	str	r0, [fp, #-8]
   29eb4:	str	r1, [sp, #12]
   29eb8:	str	r2, [sp, #8]
   29ebc:	ldr	r0, [sp, #12]
   29ec0:	ldrb	r0, [r0, #52]	; 0x34
   29ec4:	ubfx	r0, r0, #4, #1
   29ec8:	and	r0, r0, #255	; 0xff
   29ecc:	cmp	r0, #0
   29ed0:	beq	29ed8 <ftello64@plt+0x18610>
   29ed4:	b	29ed8 <ftello64@plt+0x18610>
   29ed8:	ldr	r0, [fp, #-8]
   29edc:	ldr	r1, [sp, #8]
   29ee0:	ldr	r2, [fp, #-8]
   29ee4:	ldr	r2, [r2, #88]	; 0x58
   29ee8:	bl	2a7e0 <ftello64@plt+0x18f18>
   29eec:	str	r0, [sp]
   29ef0:	movw	r0, #0
   29ef4:	str	r0, [sp, #4]
   29ef8:	ldr	r0, [sp, #4]
   29efc:	ldr	r1, [sp, #12]
   29f00:	ldr	r1, [r1, #8]
   29f04:	cmp	r0, r1
   29f08:	bge	29f68 <ftello64@plt+0x186a0>
   29f0c:	ldr	r0, [fp, #-8]
   29f10:	ldr	r0, [r0, #84]	; 0x54
   29f14:	ldr	r1, [sp, #12]
   29f18:	ldr	r1, [r1, #12]
   29f1c:	ldr	r2, [sp, #4]
   29f20:	add	r1, r1, r2, lsl #2
   29f24:	ldr	r1, [r1]
   29f28:	ldr	r2, [sp]
   29f2c:	bl	2fca8 <ftello64@plt+0x1e3e0>
   29f30:	tst	r0, #1
   29f34:	beq	29f54 <ftello64@plt+0x1868c>
   29f38:	ldr	r0, [sp, #12]
   29f3c:	ldr	r0, [r0, #12]
   29f40:	ldr	r1, [sp, #4]
   29f44:	add	r0, r0, r1, lsl #2
   29f48:	ldr	r0, [r0]
   29f4c:	str	r0, [fp, #-4]
   29f50:	b	29f70 <ftello64@plt+0x186a8>
   29f54:	b	29f58 <ftello64@plt+0x18690>
   29f58:	ldr	r0, [sp, #4]
   29f5c:	add	r0, r0, #1
   29f60:	str	r0, [sp, #4]
   29f64:	b	29ef8 <ftello64@plt+0x18630>
   29f68:	movw	r0, #0
   29f6c:	str	r0, [fp, #-4]
   29f70:	ldr	r0, [fp, #-4]
   29f74:	mov	sp, fp
   29f78:	pop	{fp, pc}
   29f7c:	push	{fp, lr}
   29f80:	mov	fp, sp
   29f84:	sub	sp, sp, #80	; 0x50
   29f88:	str	r0, [fp, #-8]
   29f8c:	ldr	r0, [fp, #-8]
   29f90:	ldr	r0, [r0, #84]	; 0x54
   29f94:	str	r0, [fp, #-12]
   29f98:	movw	r0, #0
   29f9c:	str	r0, [fp, #-32]	; 0xffffffe0
   29fa0:	ldr	r1, [fp, #-8]
   29fa4:	ldr	r1, [r1, #100]	; 0x64
   29fa8:	cmp	r1, r0
   29fac:	beq	29fb4 <ftello64@plt+0x186ec>
   29fb0:	b	29fb4 <ftello64@plt+0x186ec>
   29fb4:	ldr	r0, [pc, #776]	; 2a2c4 <ftello64@plt+0x189fc>
   29fb8:	ldr	r1, [fp, #-8]
   29fbc:	ldr	r1, [r1, #92]	; 0x5c
   29fc0:	str	r1, [fp, #-20]	; 0xffffffec
   29fc4:	ldr	r1, [fp, #-8]
   29fc8:	ldr	r1, [r1, #96]	; 0x60
   29fcc:	str	r1, [fp, #-16]
   29fd0:	ldr	r1, [fp, #-20]	; 0xffffffec
   29fd4:	cmp	r0, r1
   29fd8:	bhi	29fe8 <ftello64@plt+0x18720>
   29fdc:	movw	r0, #12
   29fe0:	str	r0, [fp, #-4]
   29fe4:	b	2a2b8 <ftello64@plt+0x189f0>
   29fe8:	ldr	r0, [fp, #-20]	; 0xffffffec
   29fec:	add	r0, r0, #1
   29ff0:	lsl	r0, r0, #2
   29ff4:	bl	38a88 <ftello64@plt+0x271c0>
   29ff8:	str	r0, [fp, #-28]	; 0xffffffe4
   29ffc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a000:	movw	lr, #0
   2a004:	cmp	r0, lr
   2a008:	bne	2a018 <ftello64@plt+0x18750>
   2a00c:	movw	r0, #12
   2a010:	str	r0, [fp, #-24]	; 0xffffffe8
   2a014:	b	2a2a0 <ftello64@plt+0x189d8>
   2a018:	ldr	r0, [fp, #-12]
   2a01c:	ldr	r0, [r0, #76]	; 0x4c
   2a020:	cmp	r0, #0
   2a024:	beq	2a1f0 <ftello64@plt+0x18928>
   2a028:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a02c:	add	r0, r0, #1
   2a030:	lsl	r0, r0, #2
   2a034:	bl	38a88 <ftello64@plt+0x271c0>
   2a038:	str	r0, [fp, #-32]	; 0xffffffe0
   2a03c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a040:	movw	lr, #0
   2a044:	cmp	r0, lr
   2a048:	bne	2a058 <ftello64@plt+0x18790>
   2a04c:	movw	r0, #12
   2a050:	str	r0, [fp, #-24]	; 0xffffffe8
   2a054:	b	2a2a0 <ftello64@plt+0x189d8>
   2a058:	b	2a05c <ftello64@plt+0x18794>
   2a05c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a060:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a064:	add	r1, r1, #1
   2a068:	lsl	r2, r1, #2
   2a06c:	movw	r1, #0
   2a070:	and	r1, r1, #255	; 0xff
   2a074:	bl	11790 <memset@plt>
   2a078:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a07c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2a080:	ldr	r3, [fp, #-16]
   2a084:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a088:	add	lr, sp, #20
   2a08c:	str	r0, [sp, #16]
   2a090:	mov	r0, lr
   2a094:	ldr	lr, [sp, #16]
   2a098:	str	lr, [sp]
   2a09c:	bl	2fdd8 <ftello64@plt+0x1e510>
   2a0a0:	ldr	r0, [fp, #-8]
   2a0a4:	add	r1, sp, #20
   2a0a8:	bl	2fe4c <ftello64@plt+0x1e584>
   2a0ac:	str	r0, [fp, #-24]	; 0xffffffe8
   2a0b0:	ldr	r0, [sp, #44]	; 0x2c
   2a0b4:	bl	17178 <ftello64@plt+0x58b0>
   2a0b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a0bc:	cmp	r0, #0
   2a0c0:	beq	2a0c8 <ftello64@plt+0x18800>
   2a0c4:	b	2a2a0 <ftello64@plt+0x189d8>
   2a0c8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a0cc:	ldr	r0, [r0]
   2a0d0:	movw	r1, #0
   2a0d4:	cmp	r0, r1
   2a0d8:	bne	2a0f0 <ftello64@plt+0x18828>
   2a0dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a0e0:	ldr	r0, [r0]
   2a0e4:	movw	r1, #0
   2a0e8:	cmp	r0, r1
   2a0ec:	beq	2a0f4 <ftello64@plt+0x1882c>
   2a0f0:	b	2a1b0 <ftello64@plt+0x188e8>
   2a0f4:	b	2a0f8 <ftello64@plt+0x18830>
   2a0f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a0fc:	mvn	r1, #0
   2a100:	add	r0, r0, r1
   2a104:	str	r0, [fp, #-20]	; 0xffffffec
   2a108:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a10c:	cmp	r0, #0
   2a110:	bge	2a120 <ftello64@plt+0x18858>
   2a114:	movw	r0, #1
   2a118:	str	r0, [fp, #-24]	; 0xffffffe8
   2a11c:	b	2a2a0 <ftello64@plt+0x189d8>
   2a120:	b	2a124 <ftello64@plt+0x1885c>
   2a124:	ldr	r0, [fp, #-8]
   2a128:	ldr	r0, [r0, #100]	; 0x64
   2a12c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a130:	add	r0, r0, r1, lsl #2
   2a134:	ldr	r0, [r0]
   2a138:	movw	r1, #0
   2a13c:	cmp	r0, r1
   2a140:	movw	r0, #1
   2a144:	str	r0, [sp, #12]
   2a148:	beq	2a180 <ftello64@plt+0x188b8>
   2a14c:	ldr	r0, [fp, #-8]
   2a150:	ldr	r0, [r0, #100]	; 0x64
   2a154:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a158:	ldr	r0, [r0, r1, lsl #2]
   2a15c:	ldrb	r0, [r0, #52]	; 0x34
   2a160:	ubfx	r0, r0, #4, #1
   2a164:	and	r0, r0, #255	; 0xff
   2a168:	cmp	r0, #0
   2a16c:	movw	r0, #0
   2a170:	movne	r0, #1
   2a174:	mvn	r1, #0
   2a178:	eor	r0, r0, r1
   2a17c:	str	r0, [sp, #12]
   2a180:	ldr	r0, [sp, #12]
   2a184:	tst	r0, #1
   2a188:	bne	2a0f8 <ftello64@plt+0x18830>
   2a18c:	ldr	r0, [fp, #-8]
   2a190:	ldr	r1, [r0, #100]	; 0x64
   2a194:	ldr	r2, [fp, #-20]	; 0xffffffec
   2a198:	add	r1, r1, r2, lsl #2
   2a19c:	ldr	r1, [r1]
   2a1a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   2a1a4:	bl	29ea4 <ftello64@plt+0x185dc>
   2a1a8:	str	r0, [fp, #-16]
   2a1ac:	b	2a05c <ftello64@plt+0x18794>
   2a1b0:	ldr	r0, [fp, #-12]
   2a1b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a1b8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2a1bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a1c0:	add	r3, r3, #1
   2a1c4:	bl	30044 <ftello64@plt+0x1e77c>
   2a1c8:	str	r0, [fp, #-24]	; 0xffffffe8
   2a1cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a1d0:	bl	17178 <ftello64@plt+0x58b0>
   2a1d4:	movw	r0, #0
   2a1d8:	str	r0, [fp, #-32]	; 0xffffffe0
   2a1dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a1e0:	cmp	r0, #0
   2a1e4:	beq	2a1ec <ftello64@plt+0x18924>
   2a1e8:	b	2a2a0 <ftello64@plt+0x189d8>
   2a1ec:	b	2a264 <ftello64@plt+0x1899c>
   2a1f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a1f4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2a1f8:	ldr	r3, [fp, #-16]
   2a1fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a200:	add	ip, sp, #20
   2a204:	str	r0, [sp, #8]
   2a208:	mov	r0, ip
   2a20c:	ldr	ip, [sp, #8]
   2a210:	str	ip, [sp]
   2a214:	bl	2fdd8 <ftello64@plt+0x1e510>
   2a218:	ldr	r0, [fp, #-8]
   2a21c:	add	r1, sp, #20
   2a220:	bl	2fe4c <ftello64@plt+0x1e584>
   2a224:	str	r0, [fp, #-24]	; 0xffffffe8
   2a228:	ldr	r0, [sp, #44]	; 0x2c
   2a22c:	bl	17178 <ftello64@plt+0x58b0>
   2a230:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a234:	cmp	r0, #0
   2a238:	beq	2a240 <ftello64@plt+0x18978>
   2a23c:	b	2a2a0 <ftello64@plt+0x189d8>
   2a240:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a244:	ldr	r0, [r0]
   2a248:	movw	r1, #0
   2a24c:	cmp	r0, r1
   2a250:	bne	2a260 <ftello64@plt+0x18998>
   2a254:	movw	r0, #1
   2a258:	str	r0, [fp, #-24]	; 0xffffffe8
   2a25c:	b	2a2a0 <ftello64@plt+0x189d8>
   2a260:	b	2a264 <ftello64@plt+0x1899c>
   2a264:	ldr	r0, [fp, #-8]
   2a268:	ldr	r0, [r0, #100]	; 0x64
   2a26c:	bl	17178 <ftello64@plt+0x58b0>
   2a270:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a274:	ldr	lr, [fp, #-8]
   2a278:	str	r0, [lr, #100]	; 0x64
   2a27c:	movw	r0, #0
   2a280:	str	r0, [fp, #-28]	; 0xffffffe4
   2a284:	ldr	lr, [fp, #-16]
   2a288:	ldr	r1, [fp, #-8]
   2a28c:	str	lr, [r1, #96]	; 0x60
   2a290:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a294:	ldr	lr, [fp, #-8]
   2a298:	str	r1, [lr, #92]	; 0x5c
   2a29c:	str	r0, [fp, #-24]	; 0xffffffe8
   2a2a0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a2a4:	bl	17178 <ftello64@plt+0x58b0>
   2a2a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a2ac:	bl	17178 <ftello64@plt+0x58b0>
   2a2b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a2b4:	str	r0, [fp, #-4]
   2a2b8:	ldr	r0, [fp, #-4]
   2a2bc:	mov	sp, fp
   2a2c0:	pop	{fp, pc}
   2a2c4:	svccc	0x00ffffff
   2a2c8:	push	{fp, lr}
   2a2cc:	mov	fp, sp
   2a2d0:	sub	sp, sp, #24
   2a2d4:	str	r0, [fp, #-4]
   2a2d8:	movw	r0, #0
   2a2dc:	str	r0, [fp, #-8]
   2a2e0:	ldr	r0, [fp, #-8]
   2a2e4:	ldr	r1, [fp, #-4]
   2a2e8:	ldr	r1, [r1, #124]	; 0x7c
   2a2ec:	cmp	r0, r1
   2a2f0:	bge	2a3b8 <ftello64@plt+0x18af0>
   2a2f4:	ldr	r0, [fp, #-4]
   2a2f8:	ldr	r0, [r0, #132]	; 0x84
   2a2fc:	ldr	r1, [fp, #-8]
   2a300:	add	r0, r0, r1, lsl #2
   2a304:	ldr	r0, [r0]
   2a308:	str	r0, [sp, #8]
   2a30c:	movw	r0, #0
   2a310:	str	r0, [sp, #12]
   2a314:	ldr	r0, [sp, #12]
   2a318:	ldr	r1, [sp, #8]
   2a31c:	ldr	r1, [r1, #16]
   2a320:	cmp	r0, r1
   2a324:	bge	2a364 <ftello64@plt+0x18a9c>
   2a328:	ldr	r0, [sp, #8]
   2a32c:	ldr	r0, [r0, #20]
   2a330:	ldr	r1, [sp, #12]
   2a334:	add	r0, r0, r1, lsl #2
   2a338:	ldr	r0, [r0]
   2a33c:	str	r0, [sp, #4]
   2a340:	ldr	r0, [sp, #4]
   2a344:	ldr	r0, [r0, #16]
   2a348:	bl	17178 <ftello64@plt+0x58b0>
   2a34c:	ldr	r0, [sp, #4]
   2a350:	bl	17178 <ftello64@plt+0x58b0>
   2a354:	ldr	r0, [sp, #12]
   2a358:	add	r0, r0, #1
   2a35c:	str	r0, [sp, #12]
   2a360:	b	2a314 <ftello64@plt+0x18a4c>
   2a364:	ldr	r0, [sp, #8]
   2a368:	ldr	r0, [r0, #20]
   2a36c:	bl	17178 <ftello64@plt+0x58b0>
   2a370:	ldr	r0, [sp, #8]
   2a374:	ldr	r0, [r0, #8]
   2a378:	movw	lr, #0
   2a37c:	cmp	r0, lr
   2a380:	beq	2a3a0 <ftello64@plt+0x18ad8>
   2a384:	ldr	r0, [sp, #8]
   2a388:	ldr	r0, [r0, #8]
   2a38c:	ldr	r0, [r0, #8]
   2a390:	bl	17178 <ftello64@plt+0x58b0>
   2a394:	ldr	r0, [sp, #8]
   2a398:	ldr	r0, [r0, #8]
   2a39c:	bl	17178 <ftello64@plt+0x58b0>
   2a3a0:	ldr	r0, [sp, #8]
   2a3a4:	bl	17178 <ftello64@plt+0x58b0>
   2a3a8:	ldr	r0, [fp, #-8]
   2a3ac:	add	r0, r0, #1
   2a3b0:	str	r0, [fp, #-8]
   2a3b4:	b	2a2e0 <ftello64@plt+0x18a18>
   2a3b8:	ldr	r0, [fp, #-4]
   2a3bc:	movw	r1, #0
   2a3c0:	str	r1, [r0, #124]	; 0x7c
   2a3c4:	ldr	r0, [fp, #-4]
   2a3c8:	str	r1, [r0, #108]	; 0x6c
   2a3cc:	mov	sp, fp
   2a3d0:	pop	{fp, pc}
   2a3d4:	push	{r4, sl, fp, lr}
   2a3d8:	add	fp, sp, #8
   2a3dc:	sub	sp, sp, #248	; 0xf8
   2a3e0:	ldr	ip, [fp, #8]
   2a3e4:	str	r0, [fp, #-16]
   2a3e8:	str	r1, [fp, #-20]	; 0xffffffec
   2a3ec:	str	r2, [fp, #-24]	; 0xffffffe8
   2a3f0:	str	r3, [fp, #-28]	; 0xffffffe4
   2a3f4:	and	r0, ip, #1
   2a3f8:	strb	r0, [fp, #-29]	; 0xffffffe3
   2a3fc:	ldr	r0, [fp, #-16]
   2a400:	ldr	r0, [r0]
   2a404:	str	r0, [fp, #-36]	; 0xffffffdc
   2a408:	movw	r0, #63448	; 0xf7d8
   2a40c:	movt	r0, #3
   2a410:	ldr	r1, [r0]
   2a414:	str	r1, [fp, #-72]	; 0xffffffb8
   2a418:	ldr	r1, [r0, #4]
   2a41c:	str	r1, [fp, #-68]	; 0xffffffbc
   2a420:	ldr	r0, [r0, #8]
   2a424:	str	r0, [fp, #-64]	; 0xffffffc0
   2a428:	add	r0, sp, #44	; 0x2c
   2a42c:	bl	31c64 <ftello64@plt+0x2039c>
   2a430:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a434:	cmp	r0, #1
   2a438:	bls	2a440 <ftello64@plt+0x18b78>
   2a43c:	b	2a440 <ftello64@plt+0x18b78>
   2a440:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a444:	ldr	r0, [r0, #100]	; 0x64
   2a448:	movw	r1, #0
   2a44c:	cmp	r0, r1
   2a450:	beq	2a458 <ftello64@plt+0x18b90>
   2a454:	b	2a458 <ftello64@plt+0x18b90>
   2a458:	ldrb	r0, [fp, #-29]	; 0xffffffe3
   2a45c:	tst	r0, #1
   2a460:	beq	2a4ac <ftello64@plt+0x18be4>
   2a464:	sub	r0, fp, #72	; 0x48
   2a468:	str	r0, [fp, #-60]	; 0xffffffc4
   2a46c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a470:	ldr	r0, [r0, #4]
   2a474:	movw	r1, #24
   2a478:	mul	r0, r0, r1
   2a47c:	bl	38a88 <ftello64@plt+0x271c0>
   2a480:	ldr	r1, [fp, #-60]	; 0xffffffc4
   2a484:	str	r0, [r1, #8]
   2a488:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a48c:	ldr	r0, [r0, #8]
   2a490:	movw	r1, #0
   2a494:	cmp	r0, r1
   2a498:	bne	2a4a8 <ftello64@plt+0x18be0>
   2a49c:	movw	r0, #12
   2a4a0:	str	r0, [fp, #-12]
   2a4a4:	b	2a79c <ftello64@plt+0x18ed4>
   2a4a8:	b	2a4b4 <ftello64@plt+0x18bec>
   2a4ac:	movw	r0, #0
   2a4b0:	str	r0, [fp, #-60]	; 0xffffffc4
   2a4b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2a4b8:	ldr	r0, [r0, #72]	; 0x48
   2a4bc:	str	r0, [fp, #-44]	; 0xffffffd4
   2a4c0:	sub	r0, fp, #56	; 0x38
   2a4c4:	movw	r1, #0
   2a4c8:	and	r1, r1, #255	; 0xff
   2a4cc:	movw	r2, #12
   2a4d0:	bl	11790 <memset@plt>
   2a4d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2a4d8:	add	r0, sp, #44	; 0x2c
   2a4dc:	bl	31c9c <ftello64@plt+0x203d4>
   2a4e0:	tst	r0, #1
   2a4e4:	bne	2a508 <ftello64@plt+0x18c40>
   2a4e8:	add	r0, sp, #44	; 0x2c
   2a4ec:	bl	31d5c <ftello64@plt+0x20494>
   2a4f0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a4f4:	bl	31d98 <ftello64@plt+0x204d0>
   2a4f8:	movw	lr, #12
   2a4fc:	str	lr, [fp, #-12]
   2a500:	str	r0, [sp, #32]
   2a504:	b	2a79c <ftello64@plt+0x18ed4>
   2a508:	add	r0, sp, #44	; 0x2c
   2a50c:	bl	31e3c <ftello64@plt+0x20574>
   2a510:	str	r0, [sp, #40]	; 0x28
   2a514:	ldr	r0, [sp, #40]	; 0x28
   2a518:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a51c:	ldr	lr, [fp, #-24]	; 0xffffffe8
   2a520:	lsl	r2, lr, #3
   2a524:	bl	115b0 <memcpy@plt>
   2a528:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a52c:	ldr	r0, [r0]
   2a530:	str	r0, [fp, #-40]	; 0xffffffd8
   2a534:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2a538:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a53c:	ldr	r1, [r1, #4]
   2a540:	cmp	r0, r1
   2a544:	bgt	2a780 <ftello64@plt+0x18eb8>
   2a548:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2a54c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a550:	ldr	r2, [sp, #40]	; 0x28
   2a554:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2a558:	ldr	ip, [fp, #-40]	; 0xffffffd8
   2a55c:	ldr	lr, [fp, #-24]	; 0xffffffe8
   2a560:	str	ip, [sp]
   2a564:	str	lr, [sp, #4]
   2a568:	bl	31e54 <ftello64@plt+0x2058c>
   2a56c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2a570:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a574:	ldr	r1, [r1, #4]
   2a578:	cmp	r0, r1
   2a57c:	bne	2a594 <ftello64@plt+0x18ccc>
   2a580:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a584:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a588:	ldr	r1, [r1, #96]	; 0x60
   2a58c:	cmp	r0, r1
   2a590:	beq	2a5b8 <ftello64@plt+0x18cf0>
   2a594:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a598:	movw	r1, #0
   2a59c:	cmp	r0, r1
   2a5a0:	beq	2a698 <ftello64@plt+0x18dd0>
   2a5a4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2a5a8:	sub	r0, fp, #56	; 0x38
   2a5ac:	bl	27ea0 <ftello64@plt+0x165d8>
   2a5b0:	cmp	r0, #0
   2a5b4:	beq	2a698 <ftello64@plt+0x18dd0>
   2a5b8:	mvn	r0, #0
   2a5bc:	str	r0, [fp, #-44]	; 0xffffffd4
   2a5c0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a5c4:	movw	r1, #0
   2a5c8:	cmp	r0, r1
   2a5cc:	beq	2a668 <ftello64@plt+0x18da0>
   2a5d0:	movw	r0, #0
   2a5d4:	str	r0, [sp, #36]	; 0x24
   2a5d8:	ldr	r0, [sp, #36]	; 0x24
   2a5dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2a5e0:	cmp	r0, r1
   2a5e4:	bcs	2a664 <ftello64@plt+0x18d9c>
   2a5e8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a5ec:	ldr	r1, [sp, #36]	; 0x24
   2a5f0:	add	r0, r0, r1, lsl #3
   2a5f4:	ldr	r0, [r0]
   2a5f8:	cmn	r0, #1
   2a5fc:	ble	2a650 <ftello64@plt+0x18d88>
   2a600:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a604:	ldr	r1, [sp, #36]	; 0x24
   2a608:	add	r0, r0, r1, lsl #3
   2a60c:	ldr	r0, [r0, #4]
   2a610:	cmn	r0, #1
   2a614:	bne	2a650 <ftello64@plt+0x18d88>
   2a618:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a61c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2a620:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2a624:	ldr	r1, [sp, #40]	; 0x28
   2a628:	sub	ip, fp, #40	; 0x28
   2a62c:	str	r1, [sp, #28]
   2a630:	mov	r1, ip
   2a634:	ldr	ip, [sp, #28]
   2a638:	str	ip, [sp]
   2a63c:	sub	lr, fp, #56	; 0x38
   2a640:	str	lr, [sp, #4]
   2a644:	bl	31ffc <ftello64@plt+0x20734>
   2a648:	str	r0, [fp, #-44]	; 0xffffffd4
   2a64c:	b	2a664 <ftello64@plt+0x18d9c>
   2a650:	b	2a654 <ftello64@plt+0x18d8c>
   2a654:	ldr	r0, [sp, #36]	; 0x24
   2a658:	add	r0, r0, #1
   2a65c:	str	r0, [sp, #36]	; 0x24
   2a660:	b	2a5d8 <ftello64@plt+0x18d10>
   2a664:	b	2a668 <ftello64@plt+0x18da0>
   2a668:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a66c:	cmp	r0, #0
   2a670:	bge	2a694 <ftello64@plt+0x18dcc>
   2a674:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a678:	bl	17178 <ftello64@plt+0x58b0>
   2a67c:	add	r0, sp, #44	; 0x2c
   2a680:	bl	31d5c <ftello64@plt+0x20494>
   2a684:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a688:	bl	31d98 <ftello64@plt+0x204d0>
   2a68c:	str	r0, [fp, #-12]
   2a690:	b	2a79c <ftello64@plt+0x18ed4>
   2a694:	b	2a698 <ftello64@plt+0x18dd0>
   2a698:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a69c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2a6a0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2a6a4:	ldr	r3, [sp, #40]	; 0x28
   2a6a8:	ldr	ip, [fp, #-44]	; 0xffffffd4
   2a6ac:	ldr	lr, [fp, #-60]	; 0xffffffc4
   2a6b0:	sub	r4, fp, #40	; 0x28
   2a6b4:	str	r4, [sp]
   2a6b8:	str	ip, [sp, #4]
   2a6bc:	sub	ip, fp, #56	; 0x38
   2a6c0:	str	ip, [sp, #8]
   2a6c4:	str	lr, [sp, #12]
   2a6c8:	bl	3219c <ftello64@plt+0x208d4>
   2a6cc:	str	r0, [fp, #-44]	; 0xffffffd4
   2a6d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a6d4:	cmp	r0, #0
   2a6d8:	bge	2a77c <ftello64@plt+0x18eb4>
   2a6dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a6e0:	cmn	r0, #2
   2a6e4:	bne	2a710 <ftello64@plt+0x18e48>
   2a6e8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a6ec:	bl	17178 <ftello64@plt+0x58b0>
   2a6f0:	add	r0, sp, #44	; 0x2c
   2a6f4:	bl	31d5c <ftello64@plt+0x20494>
   2a6f8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a6fc:	bl	31d98 <ftello64@plt+0x204d0>
   2a700:	movw	lr, #12
   2a704:	str	lr, [fp, #-12]
   2a708:	str	r0, [sp, #24]
   2a70c:	b	2a79c <ftello64@plt+0x18ed4>
   2a710:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a714:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2a718:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2a71c:	ldr	r1, [sp, #40]	; 0x28
   2a720:	sub	ip, fp, #40	; 0x28
   2a724:	str	r1, [sp, #20]
   2a728:	mov	r1, ip
   2a72c:	ldr	ip, [sp, #20]
   2a730:	str	ip, [sp]
   2a734:	sub	lr, fp, #56	; 0x38
   2a738:	str	lr, [sp, #4]
   2a73c:	bl	31ffc <ftello64@plt+0x20734>
   2a740:	str	r0, [fp, #-44]	; 0xffffffd4
   2a744:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a748:	cmp	r0, #0
   2a74c:	bge	2a778 <ftello64@plt+0x18eb0>
   2a750:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a754:	bl	17178 <ftello64@plt+0x58b0>
   2a758:	add	r0, sp, #44	; 0x2c
   2a75c:	bl	31d5c <ftello64@plt+0x20494>
   2a760:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a764:	bl	31d98 <ftello64@plt+0x204d0>
   2a768:	movw	lr, #1
   2a76c:	str	lr, [fp, #-12]
   2a770:	str	r0, [sp, #16]
   2a774:	b	2a79c <ftello64@plt+0x18ed4>
   2a778:	b	2a77c <ftello64@plt+0x18eb4>
   2a77c:	b	2a534 <ftello64@plt+0x18c6c>
   2a780:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a784:	bl	17178 <ftello64@plt+0x58b0>
   2a788:	add	r0, sp, #44	; 0x2c
   2a78c:	bl	31d5c <ftello64@plt+0x20494>
   2a790:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a794:	bl	31d98 <ftello64@plt+0x204d0>
   2a798:	str	r0, [fp, #-12]
   2a79c:	ldr	r0, [fp, #-12]
   2a7a0:	sub	sp, fp, #8
   2a7a4:	pop	{r4, sl, fp, pc}
   2a7a8:	push	{fp, lr}
   2a7ac:	mov	fp, sp
   2a7b0:	sub	sp, sp, #8
   2a7b4:	str	r0, [sp, #4]
   2a7b8:	ldr	r0, [sp, #4]
   2a7bc:	bl	2a2c8 <ftello64@plt+0x18a00>
   2a7c0:	ldr	r0, [sp, #4]
   2a7c4:	ldr	r0, [r0, #132]	; 0x84
   2a7c8:	bl	17178 <ftello64@plt+0x58b0>
   2a7cc:	ldr	r0, [sp, #4]
   2a7d0:	ldr	r0, [r0, #116]	; 0x74
   2a7d4:	bl	17178 <ftello64@plt+0x58b0>
   2a7d8:	mov	sp, fp
   2a7dc:	pop	{fp, pc}
   2a7e0:	push	{fp, lr}
   2a7e4:	mov	fp, sp
   2a7e8:	sub	sp, sp, #40	; 0x28
   2a7ec:	str	r0, [fp, #-8]
   2a7f0:	str	r1, [fp, #-12]
   2a7f4:	str	r2, [fp, #-16]
   2a7f8:	ldr	r0, [fp, #-12]
   2a7fc:	cmp	r0, #0
   2a800:	bge	2a814 <ftello64@plt+0x18f4c>
   2a804:	ldr	r0, [fp, #-8]
   2a808:	ldr	r0, [r0, #60]	; 0x3c
   2a80c:	str	r0, [fp, #-4]
   2a810:	b	2a9d4 <ftello64@plt+0x1910c>
   2a814:	ldr	r0, [fp, #-12]
   2a818:	ldr	r1, [fp, #-8]
   2a81c:	ldr	r1, [r1, #48]	; 0x30
   2a820:	cmp	r0, r1
   2a824:	bne	2a850 <ftello64@plt+0x18f88>
   2a828:	ldr	r0, [fp, #-16]
   2a82c:	and	r0, r0, #2
   2a830:	cmp	r0, #0
   2a834:	movw	r0, #0
   2a838:	movne	r0, #1
   2a83c:	tst	r0, #1
   2a840:	movw	r0, #8
   2a844:	moveq	r0, #10
   2a848:	str	r0, [fp, #-4]
   2a84c:	b	2a9d4 <ftello64@plt+0x1910c>
   2a850:	ldr	r0, [fp, #-8]
   2a854:	ldr	r0, [r0, #80]	; 0x50
   2a858:	cmp	r0, #1
   2a85c:	ble	2a958 <ftello64@plt+0x19090>
   2a860:	ldr	r0, [fp, #-12]
   2a864:	str	r0, [sp, #12]
   2a868:	ldr	r0, [fp, #-8]
   2a86c:	ldr	r0, [r0, #8]
   2a870:	ldr	r1, [sp, #12]
   2a874:	add	r0, r0, r1, lsl #2
   2a878:	ldr	r0, [r0]
   2a87c:	cmn	r0, #1
   2a880:	bne	2a8c4 <ftello64@plt+0x18ffc>
   2a884:	ldr	r0, [sp, #12]
   2a888:	cmp	r0, #0
   2a88c:	blt	2a894 <ftello64@plt+0x18fcc>
   2a890:	b	2a894 <ftello64@plt+0x18fcc>
   2a894:	ldr	r0, [sp, #12]
   2a898:	mvn	r1, #0
   2a89c:	add	r0, r0, r1
   2a8a0:	str	r0, [sp, #12]
   2a8a4:	ldr	r0, [sp, #12]
   2a8a8:	cmp	r0, #0
   2a8ac:	bge	2a8c0 <ftello64@plt+0x18ff8>
   2a8b0:	ldr	r0, [fp, #-8]
   2a8b4:	ldr	r0, [r0, #60]	; 0x3c
   2a8b8:	str	r0, [fp, #-4]
   2a8bc:	b	2a9d4 <ftello64@plt+0x1910c>
   2a8c0:	b	2a868 <ftello64@plt+0x18fa0>
   2a8c4:	ldr	r0, [fp, #-8]
   2a8c8:	ldr	r0, [r0, #8]
   2a8cc:	ldr	r1, [sp, #12]
   2a8d0:	add	r0, r0, r1, lsl #2
   2a8d4:	ldr	r0, [r0]
   2a8d8:	str	r0, [sp, #16]
   2a8dc:	ldr	r0, [fp, #-8]
   2a8e0:	ldrb	r0, [r0, #78]	; 0x4e
   2a8e4:	cmp	r0, #0
   2a8e8:	beq	2a914 <ftello64@plt+0x1904c>
   2a8ec:	ldr	r0, [sp, #16]
   2a8f0:	bl	1176c <iswalnum@plt>
   2a8f4:	cmp	r0, #0
   2a8f8:	bne	2a908 <ftello64@plt+0x19040>
   2a8fc:	ldr	r0, [sp, #16]
   2a900:	cmp	r0, #95	; 0x5f
   2a904:	bne	2a914 <ftello64@plt+0x1904c>
   2a908:	movw	r0, #1
   2a90c:	str	r0, [fp, #-4]
   2a910:	b	2a9d4 <ftello64@plt+0x1910c>
   2a914:	ldr	r0, [sp, #16]
   2a918:	cmp	r0, #10
   2a91c:	movw	r0, #0
   2a920:	str	r0, [sp, #8]
   2a924:	bne	2a940 <ftello64@plt+0x19078>
   2a928:	ldr	r0, [fp, #-8]
   2a92c:	ldrb	r0, [r0, #77]	; 0x4d
   2a930:	cmp	r0, #0
   2a934:	movw	r0, #0
   2a938:	movne	r0, #1
   2a93c:	str	r0, [sp, #8]
   2a940:	ldr	r0, [sp, #8]
   2a944:	tst	r0, #1
   2a948:	movw	r0, #2
   2a94c:	moveq	r0, #0
   2a950:	str	r0, [fp, #-4]
   2a954:	b	2a9d4 <ftello64@plt+0x1910c>
   2a958:	ldr	r0, [fp, #-8]
   2a95c:	ldr	r0, [r0, #4]
   2a960:	ldr	r1, [fp, #-12]
   2a964:	add	r0, r0, r1
   2a968:	ldrb	r0, [r0]
   2a96c:	str	r0, [sp, #20]
   2a970:	ldr	r0, [fp, #-8]
   2a974:	ldr	r0, [r0, #68]	; 0x44
   2a978:	ldr	r1, [sp, #20]
   2a97c:	bl	2ab50 <ftello64@plt+0x19288>
   2a980:	tst	r0, #1
   2a984:	beq	2a994 <ftello64@plt+0x190cc>
   2a988:	movw	r0, #1
   2a98c:	str	r0, [fp, #-4]
   2a990:	b	2a9d4 <ftello64@plt+0x1910c>
   2a994:	ldr	r0, [sp, #20]
   2a998:	cmp	r0, #10
   2a99c:	movw	r0, #0
   2a9a0:	str	r0, [sp, #4]
   2a9a4:	bne	2a9c0 <ftello64@plt+0x190f8>
   2a9a8:	ldr	r0, [fp, #-8]
   2a9ac:	ldrb	r0, [r0, #77]	; 0x4d
   2a9b0:	cmp	r0, #0
   2a9b4:	movw	r0, #0
   2a9b8:	movne	r0, #1
   2a9bc:	str	r0, [sp, #4]
   2a9c0:	ldr	r0, [sp, #4]
   2a9c4:	tst	r0, #1
   2a9c8:	movw	r0, #2
   2a9cc:	moveq	r0, #0
   2a9d0:	str	r0, [fp, #-4]
   2a9d4:	ldr	r0, [fp, #-4]
   2a9d8:	mov	sp, fp
   2a9dc:	pop	{fp, pc}
   2a9e0:	push	{fp, lr}
   2a9e4:	mov	fp, sp
   2a9e8:	sub	sp, sp, #48	; 0x30
   2a9ec:	str	r0, [fp, #-4]
   2a9f0:	str	r1, [fp, #-8]
   2a9f4:	str	r2, [fp, #-12]
   2a9f8:	mvn	r0, #0
   2a9fc:	str	r0, [sp, #16]
   2aa00:	ldr	r0, [fp, #-4]
   2aa04:	ldr	r0, [r0, #24]
   2aa08:	ldr	r1, [fp, #-4]
   2aa0c:	ldr	r1, [r1, #32]
   2aa10:	add	r0, r0, r1
   2aa14:	str	r0, [sp, #24]
   2aa18:	ldr	r0, [sp, #24]
   2aa1c:	ldr	r1, [fp, #-8]
   2aa20:	cmp	r0, r1
   2aa24:	bge	2ab38 <ftello64@plt+0x19270>
   2aa28:	ldr	r0, [fp, #-4]
   2aa2c:	ldr	r0, [r0, #44]	; 0x2c
   2aa30:	ldr	r1, [sp, #24]
   2aa34:	sub	r0, r0, r1
   2aa38:	str	r0, [sp, #8]
   2aa3c:	ldr	r0, [fp, #-4]
   2aa40:	ldr	r1, [r0, #16]
   2aa44:	str	r1, [fp, #-20]	; 0xffffffec
   2aa48:	ldr	r0, [r0, #20]
   2aa4c:	str	r0, [fp, #-16]
   2aa50:	ldr	r0, [fp, #-4]
   2aa54:	ldr	r0, [r0]
   2aa58:	ldr	r1, [sp, #24]
   2aa5c:	add	r1, r0, r1
   2aa60:	ldr	r2, [sp, #8]
   2aa64:	ldr	r0, [fp, #-4]
   2aa68:	add	r3, r0, #16
   2aa6c:	add	r0, sp, #12
   2aa70:	bl	3a9a4 <ftello64@plt+0x290dc>
   2aa74:	str	r0, [sp, #20]
   2aa78:	ldr	r0, [sp, #20]
   2aa7c:	cmn	r0, #2
   2aa80:	movw	r0, #1
   2aa84:	str	r0, [sp, #4]
   2aa88:	beq	2aab4 <ftello64@plt+0x191ec>
   2aa8c:	ldr	r0, [sp, #20]
   2aa90:	cmn	r0, #1
   2aa94:	movw	r0, #1
   2aa98:	str	r0, [sp, #4]
   2aa9c:	beq	2aab4 <ftello64@plt+0x191ec>
   2aaa0:	ldr	r0, [sp, #20]
   2aaa4:	cmp	r0, #0
   2aaa8:	movw	r0, #0
   2aaac:	moveq	r0, #1
   2aab0:	str	r0, [sp, #4]
   2aab4:	ldr	r0, [sp, #4]
   2aab8:	tst	r0, #1
   2aabc:	beq	2ab1c <ftello64@plt+0x19254>
   2aac0:	ldr	r0, [sp, #20]
   2aac4:	cmp	r0, #0
   2aac8:	beq	2aad8 <ftello64@plt+0x19210>
   2aacc:	ldr	r0, [sp, #8]
   2aad0:	cmp	r0, #0
   2aad4:	bne	2aae4 <ftello64@plt+0x1921c>
   2aad8:	movw	r0, #0
   2aadc:	str	r0, [sp, #16]
   2aae0:	b	2aafc <ftello64@plt+0x19234>
   2aae4:	ldr	r0, [fp, #-4]
   2aae8:	ldr	r0, [r0]
   2aaec:	ldr	r1, [sp, #24]
   2aaf0:	add	r0, r0, r1
   2aaf4:	ldrb	r0, [r0]
   2aaf8:	str	r0, [sp, #16]
   2aafc:	movw	r0, #1
   2ab00:	str	r0, [sp, #20]
   2ab04:	ldr	r0, [fp, #-4]
   2ab08:	ldr	r1, [fp, #-20]	; 0xffffffec
   2ab0c:	str	r1, [r0, #16]
   2ab10:	ldr	r1, [fp, #-16]
   2ab14:	str	r1, [r0, #20]
   2ab18:	b	2ab24 <ftello64@plt+0x1925c>
   2ab1c:	ldr	r0, [sp, #12]
   2ab20:	str	r0, [sp, #16]
   2ab24:	ldr	r0, [sp, #20]
   2ab28:	ldr	r1, [sp, #24]
   2ab2c:	add	r0, r1, r0
   2ab30:	str	r0, [sp, #24]
   2ab34:	b	2aa18 <ftello64@plt+0x19150>
   2ab38:	ldr	r0, [sp, #16]
   2ab3c:	ldr	r1, [fp, #-12]
   2ab40:	str	r0, [r1]
   2ab44:	ldr	r0, [sp, #24]
   2ab48:	mov	sp, fp
   2ab4c:	pop	{fp, pc}
   2ab50:	sub	sp, sp, #8
   2ab54:	str	r0, [sp, #4]
   2ab58:	str	r1, [sp]
   2ab5c:	ldr	r0, [sp, #4]
   2ab60:	ldr	r1, [sp]
   2ab64:	asr	r2, r1, #31
   2ab68:	add	r2, r1, r2, lsr #27
   2ab6c:	asr	r3, r2, #5
   2ab70:	ldr	r0, [r0, r3, lsl #2]
   2ab74:	bic	r2, r2, #31
   2ab78:	sub	r1, r1, r2
   2ab7c:	lsr	r0, r0, r1
   2ab80:	and	r0, r0, #1
   2ab84:	cmp	r0, #0
   2ab88:	movw	r0, #0
   2ab8c:	movne	r0, #1
   2ab90:	and	r0, r0, #1
   2ab94:	add	sp, sp, #8
   2ab98:	bx	lr
   2ab9c:	push	{fp, lr}
   2aba0:	mov	fp, sp
   2aba4:	sub	sp, sp, #32
   2aba8:	str	r0, [fp, #-8]
   2abac:	str	r1, [fp, #-12]
   2abb0:	str	r2, [sp, #16]
   2abb4:	ldr	r0, [fp, #-8]
   2abb8:	ldr	r0, [r0, #84]	; 0x54
   2abbc:	str	r0, [sp, #12]
   2abc0:	movw	r0, #0
   2abc4:	str	r0, [sp, #8]
   2abc8:	ldr	r0, [sp, #8]
   2abcc:	ldr	r1, [fp, #-12]
   2abd0:	ldr	r1, [r1, #4]
   2abd4:	cmp	r0, r1
   2abd8:	bge	2ac9c <ftello64@plt+0x193d4>
   2abdc:	ldr	r0, [fp, #-12]
   2abe0:	ldr	r0, [r0, #8]
   2abe4:	ldr	r1, [sp, #8]
   2abe8:	ldr	r0, [r0, r1, lsl #2]
   2abec:	str	r0, [sp]
   2abf0:	ldr	r0, [sp, #12]
   2abf4:	ldr	r0, [r0]
   2abf8:	ldr	r1, [sp]
   2abfc:	add	r0, r0, r1, lsl #3
   2ac00:	ldr	r0, [r0, #4]
   2ac04:	and	r0, r0, #255	; 0xff
   2ac08:	cmp	r0, #8
   2ac0c:	bne	2ac88 <ftello64@plt+0x193c0>
   2ac10:	ldr	r0, [sp, #12]
   2ac14:	ldr	r0, [r0]
   2ac18:	ldr	r1, [sp]
   2ac1c:	add	r0, r0, r1, lsl #3
   2ac20:	ldr	r0, [r0]
   2ac24:	cmp	r0, #32
   2ac28:	bge	2ac88 <ftello64@plt+0x193c0>
   2ac2c:	ldr	r0, [sp, #12]
   2ac30:	ldr	r1, [r0]
   2ac34:	ldr	r0, [r0, #80]	; 0x50
   2ac38:	ldr	r2, [sp]
   2ac3c:	add	r1, r1, r2, lsl #3
   2ac40:	ldr	r1, [r1]
   2ac44:	movw	r2, #1
   2ac48:	lsl	r1, r2, r1
   2ac4c:	and	r0, r0, r1
   2ac50:	cmp	r0, #0
   2ac54:	beq	2ac88 <ftello64@plt+0x193c0>
   2ac58:	ldr	r0, [fp, #-8]
   2ac5c:	ldr	r1, [sp]
   2ac60:	ldr	r2, [sp, #16]
   2ac64:	bl	2b8f0 <ftello64@plt+0x1a028>
   2ac68:	str	r0, [sp, #4]
   2ac6c:	ldr	r0, [sp, #4]
   2ac70:	cmp	r0, #0
   2ac74:	beq	2ac84 <ftello64@plt+0x193bc>
   2ac78:	ldr	r0, [sp, #4]
   2ac7c:	str	r0, [fp, #-4]
   2ac80:	b	2aca4 <ftello64@plt+0x193dc>
   2ac84:	b	2ac88 <ftello64@plt+0x193c0>
   2ac88:	b	2ac8c <ftello64@plt+0x193c4>
   2ac8c:	ldr	r0, [sp, #8]
   2ac90:	add	r0, r0, #1
   2ac94:	str	r0, [sp, #8]
   2ac98:	b	2abc8 <ftello64@plt+0x19300>
   2ac9c:	movw	r0, #0
   2aca0:	str	r0, [fp, #-4]
   2aca4:	ldr	r0, [fp, #-4]
   2aca8:	mov	sp, fp
   2acac:	pop	{fp, pc}
   2acb0:	push	{fp, lr}
   2acb4:	mov	fp, sp
   2acb8:	sub	sp, sp, #96	; 0x60
   2acbc:	str	r0, [fp, #-4]
   2acc0:	str	r1, [fp, #-8]
   2acc4:	ldr	r0, [fp, #-4]
   2acc8:	ldr	r0, [r0, #84]	; 0x54
   2accc:	str	r0, [fp, #-12]
   2acd0:	ldr	r0, [fp, #-4]
   2acd4:	ldr	r0, [r0, #40]	; 0x28
   2acd8:	str	r0, [fp, #-24]	; 0xffffffe8
   2acdc:	movw	r0, #0
   2ace0:	str	r0, [fp, #-20]	; 0xffffffec
   2ace4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2ace8:	ldr	r1, [fp, #-8]
   2acec:	ldr	r1, [r1, #4]
   2acf0:	cmp	r0, r1
   2acf4:	bge	2b1d8 <ftello64@plt+0x19910>
   2acf8:	ldr	r0, [fp, #-8]
   2acfc:	ldr	r0, [r0, #8]
   2ad00:	ldr	r1, [fp, #-20]	; 0xffffffec
   2ad04:	ldr	r0, [r0, r1, lsl #2]
   2ad08:	str	r0, [fp, #-40]	; 0xffffffd8
   2ad0c:	ldr	r0, [fp, #-12]
   2ad10:	ldr	r0, [r0]
   2ad14:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2ad18:	add	r0, r0, r1, lsl #3
   2ad1c:	str	r0, [sp, #48]	; 0x30
   2ad20:	ldr	r0, [sp, #48]	; 0x30
   2ad24:	ldr	r0, [r0, #4]
   2ad28:	and	r0, r0, #255	; 0xff
   2ad2c:	cmp	r0, #4
   2ad30:	beq	2ad38 <ftello64@plt+0x19470>
   2ad34:	b	2b1c8 <ftello64@plt+0x19900>
   2ad38:	ldr	r0, [sp, #48]	; 0x30
   2ad3c:	ldr	r0, [r0, #4]
   2ad40:	lsr	r0, r0, #8
   2ad44:	movw	r1, #1023	; 0x3ff
   2ad48:	and	r0, r0, r1
   2ad4c:	cmp	r0, #0
   2ad50:	beq	2ae34 <ftello64@plt+0x1956c>
   2ad54:	ldr	r0, [fp, #-4]
   2ad58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2ad5c:	ldr	r2, [fp, #-4]
   2ad60:	ldr	r2, [r2, #88]	; 0x58
   2ad64:	bl	2a7e0 <ftello64@plt+0x18f18>
   2ad68:	str	r0, [fp, #-44]	; 0xffffffd4
   2ad6c:	ldr	r0, [sp, #48]	; 0x30
   2ad70:	ldr	r0, [r0, #4]
   2ad74:	lsr	r0, r0, #8
   2ad78:	movw	r1, #1023	; 0x3ff
   2ad7c:	and	r0, r0, r1
   2ad80:	and	r0, r0, #4
   2ad84:	cmp	r0, #0
   2ad88:	beq	2ad9c <ftello64@plt+0x194d4>
   2ad8c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2ad90:	and	r0, r0, #1
   2ad94:	cmp	r0, #0
   2ad98:	beq	2ae2c <ftello64@plt+0x19564>
   2ad9c:	ldr	r0, [sp, #48]	; 0x30
   2ada0:	ldr	r0, [r0, #4]
   2ada4:	lsr	r0, r0, #8
   2ada8:	movw	r1, #1023	; 0x3ff
   2adac:	and	r0, r0, r1
   2adb0:	and	r0, r0, #8
   2adb4:	cmp	r0, #0
   2adb8:	beq	2adcc <ftello64@plt+0x19504>
   2adbc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2adc0:	and	r0, r0, #1
   2adc4:	cmp	r0, #0
   2adc8:	bne	2ae2c <ftello64@plt+0x19564>
   2adcc:	ldr	r0, [sp, #48]	; 0x30
   2add0:	ldr	r0, [r0, #4]
   2add4:	lsr	r0, r0, #8
   2add8:	movw	r1, #1023	; 0x3ff
   2addc:	and	r0, r0, r1
   2ade0:	and	r0, r0, #32
   2ade4:	cmp	r0, #0
   2ade8:	beq	2adfc <ftello64@plt+0x19534>
   2adec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2adf0:	and	r0, r0, #2
   2adf4:	cmp	r0, #0
   2adf8:	beq	2ae2c <ftello64@plt+0x19564>
   2adfc:	ldr	r0, [sp, #48]	; 0x30
   2ae00:	ldr	r0, [r0, #4]
   2ae04:	lsr	r0, r0, #8
   2ae08:	movw	r1, #1023	; 0x3ff
   2ae0c:	and	r0, r0, r1
   2ae10:	and	r0, r0, #128	; 0x80
   2ae14:	cmp	r0, #0
   2ae18:	beq	2ae30 <ftello64@plt+0x19568>
   2ae1c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2ae20:	and	r0, r0, #8
   2ae24:	cmp	r0, #0
   2ae28:	bne	2ae30 <ftello64@plt+0x19568>
   2ae2c:	b	2b1c8 <ftello64@plt+0x19900>
   2ae30:	b	2ae34 <ftello64@plt+0x1956c>
   2ae34:	ldr	r0, [fp, #-4]
   2ae38:	ldr	r0, [r0, #108]	; 0x6c
   2ae3c:	str	r0, [fp, #-36]	; 0xffffffdc
   2ae40:	ldr	r0, [fp, #-4]
   2ae44:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2ae48:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2ae4c:	bl	2ba40 <ftello64@plt+0x1a178>
   2ae50:	str	r0, [fp, #-16]
   2ae54:	ldr	r0, [fp, #-16]
   2ae58:	cmp	r0, #0
   2ae5c:	beq	2ae64 <ftello64@plt+0x1959c>
   2ae60:	b	2b1e0 <ftello64@plt+0x19918>
   2ae64:	ldr	r0, [fp, #-12]
   2ae68:	ldr	r0, [r0, #12]
   2ae6c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2ae70:	add	r0, r0, r1, lsl #2
   2ae74:	ldr	r0, [r0]
   2ae78:	cmn	r0, #1
   2ae7c:	beq	2ae84 <ftello64@plt+0x195bc>
   2ae80:	b	2ae84 <ftello64@plt+0x195bc>
   2ae84:	b	2ae88 <ftello64@plt+0x195c0>
   2ae88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ae8c:	ldr	r1, [fp, #-4]
   2ae90:	ldr	r1, [r1, #108]	; 0x6c
   2ae94:	cmp	r0, r1
   2ae98:	bge	2b1c4 <ftello64@plt+0x198fc>
   2ae9c:	ldr	r0, [fp, #-4]
   2aea0:	ldr	r0, [r0, #116]	; 0x74
   2aea4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2aea8:	movw	r2, #24
   2aeac:	mul	r1, r1, r2
   2aeb0:	add	r0, r0, r1
   2aeb4:	str	r0, [sp, #32]
   2aeb8:	ldr	r0, [sp, #32]
   2aebc:	ldr	r0, [r0]
   2aec0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2aec4:	cmp	r0, r1
   2aec8:	bne	2aee0 <ftello64@plt+0x19618>
   2aecc:	ldr	r0, [sp, #32]
   2aed0:	ldr	r0, [r0, #4]
   2aed4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2aed8:	cmp	r0, r1
   2aedc:	beq	2aee4 <ftello64@plt+0x1961c>
   2aee0:	b	2b1b4 <ftello64@plt+0x198ec>
   2aee4:	ldr	r0, [sp, #32]
   2aee8:	ldr	r0, [r0, #12]
   2aeec:	ldr	r1, [sp, #32]
   2aef0:	ldr	r1, [r1, #8]
   2aef4:	sub	r0, r0, r1
   2aef8:	str	r0, [sp, #40]	; 0x28
   2aefc:	ldr	r0, [sp, #40]	; 0x28
   2af00:	cmp	r0, #0
   2af04:	bne	2af40 <ftello64@plt+0x19678>
   2af08:	ldr	r0, [fp, #-12]
   2af0c:	ldr	r0, [r0, #24]
   2af10:	ldr	r1, [fp, #-12]
   2af14:	ldr	r1, [r1, #20]
   2af18:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2af1c:	movw	r3, #12
   2af20:	mul	r2, r2, r3
   2af24:	add	r1, r1, r2
   2af28:	ldr	r1, [r1, #8]
   2af2c:	ldr	r1, [r1]
   2af30:	mul	r1, r1, r3
   2af34:	add	r0, r0, r1
   2af38:	str	r0, [sp, #16]
   2af3c:	b	2af68 <ftello64@plt+0x196a0>
   2af40:	ldr	r0, [fp, #-12]
   2af44:	ldr	r1, [r0, #12]
   2af48:	ldr	r0, [r0, #24]
   2af4c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2af50:	add	r1, r1, r2, lsl #2
   2af54:	ldr	r1, [r1]
   2af58:	movw	r2, #12
   2af5c:	mul	r1, r1, r2
   2af60:	add	r0, r0, r1
   2af64:	str	r0, [sp, #16]
   2af68:	ldr	r0, [sp, #16]
   2af6c:	str	r0, [sp, #44]	; 0x2c
   2af70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2af74:	ldr	r1, [sp, #32]
   2af78:	ldr	r2, [r1, #8]
   2af7c:	ldr	r1, [r1, #12]
   2af80:	add	r0, r0, r1
   2af84:	sub	r0, r0, r2
   2af88:	str	r0, [fp, #-28]	; 0xffffffe4
   2af8c:	ldr	r0, [fp, #-4]
   2af90:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2af94:	sub	r1, r1, #1
   2af98:	ldr	r2, [r0, #88]	; 0x58
   2af9c:	bl	2a7e0 <ftello64@plt+0x18f18>
   2afa0:	str	r0, [fp, #-44]	; 0xffffffd4
   2afa4:	ldr	r0, [fp, #-4]
   2afa8:	ldr	r0, [r0, #100]	; 0x64
   2afac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2afb0:	ldr	r0, [r0, r1, lsl #2]
   2afb4:	str	r0, [sp, #36]	; 0x24
   2afb8:	ldr	r0, [fp, #-4]
   2afbc:	ldr	r0, [r0, #100]	; 0x64
   2afc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2afc4:	add	r0, r0, r1, lsl #2
   2afc8:	ldr	r0, [r0]
   2afcc:	movw	r1, #0
   2afd0:	cmp	r0, r1
   2afd4:	bne	2afe4 <ftello64@plt+0x1971c>
   2afd8:	movw	r0, #0
   2afdc:	str	r0, [sp, #12]
   2afe0:	b	2b000 <ftello64@plt+0x19738>
   2afe4:	ldr	r0, [fp, #-4]
   2afe8:	ldr	r0, [r0, #100]	; 0x64
   2afec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2aff0:	add	r0, r0, r1, lsl #2
   2aff4:	ldr	r0, [r0]
   2aff8:	ldr	r0, [r0, #8]
   2affc:	str	r0, [sp, #12]
   2b000:	ldr	r0, [sp, #12]
   2b004:	str	r0, [fp, #-32]	; 0xffffffe0
   2b008:	ldr	r0, [sp, #36]	; 0x24
   2b00c:	movw	r1, #0
   2b010:	cmp	r0, r1
   2b014:	bne	2b08c <ftello64@plt+0x197c4>
   2b018:	ldr	r1, [fp, #-12]
   2b01c:	ldr	r2, [sp, #44]	; 0x2c
   2b020:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2b024:	sub	r0, fp, #16
   2b028:	bl	27f90 <ftello64@plt+0x166c8>
   2b02c:	ldr	r1, [fp, #-4]
   2b030:	ldr	r1, [r1, #100]	; 0x64
   2b034:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2b038:	str	r0, [r1, r2, lsl #2]
   2b03c:	ldr	r0, [fp, #-4]
   2b040:	ldr	r0, [r0, #100]	; 0x64
   2b044:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2b048:	add	r0, r0, r1, lsl #2
   2b04c:	ldr	r0, [r0]
   2b050:	movw	r1, #0
   2b054:	cmp	r0, r1
   2b058:	movw	r0, #0
   2b05c:	str	r0, [sp, #8]
   2b060:	bne	2b078 <ftello64@plt+0x197b0>
   2b064:	ldr	r0, [fp, #-16]
   2b068:	cmp	r0, #0
   2b06c:	movw	r0, #0
   2b070:	movne	r0, #1
   2b074:	str	r0, [sp, #8]
   2b078:	ldr	r0, [sp, #8]
   2b07c:	tst	r0, #1
   2b080:	beq	2b088 <ftello64@plt+0x197c0>
   2b084:	b	2b1e0 <ftello64@plt+0x19918>
   2b088:	b	2b138 <ftello64@plt+0x19870>
   2b08c:	ldr	r0, [sp, #36]	; 0x24
   2b090:	ldr	r1, [r0, #40]	; 0x28
   2b094:	ldr	r2, [sp, #44]	; 0x2c
   2b098:	add	r0, sp, #20
   2b09c:	bl	2bfdc <ftello64@plt+0x1a714>
   2b0a0:	str	r0, [fp, #-16]
   2b0a4:	ldr	r0, [fp, #-16]
   2b0a8:	cmp	r0, #0
   2b0ac:	beq	2b0bc <ftello64@plt+0x197f4>
   2b0b0:	ldr	r0, [sp, #28]
   2b0b4:	bl	17178 <ftello64@plt+0x58b0>
   2b0b8:	b	2b1e0 <ftello64@plt+0x19918>
   2b0bc:	ldr	r1, [fp, #-12]
   2b0c0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2b0c4:	sub	r0, fp, #16
   2b0c8:	add	r2, sp, #20
   2b0cc:	bl	27f90 <ftello64@plt+0x166c8>
   2b0d0:	ldr	r1, [fp, #-4]
   2b0d4:	ldr	r1, [r1, #100]	; 0x64
   2b0d8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2b0dc:	str	r0, [r1, r2, lsl #2]
   2b0e0:	ldr	r0, [sp, #28]
   2b0e4:	bl	17178 <ftello64@plt+0x58b0>
   2b0e8:	ldr	r0, [fp, #-4]
   2b0ec:	ldr	r0, [r0, #100]	; 0x64
   2b0f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2b0f4:	add	r0, r0, r1, lsl #2
   2b0f8:	ldr	r0, [r0]
   2b0fc:	movw	r1, #0
   2b100:	cmp	r0, r1
   2b104:	movw	r0, #0
   2b108:	str	r0, [sp, #4]
   2b10c:	bne	2b124 <ftello64@plt+0x1985c>
   2b110:	ldr	r0, [fp, #-16]
   2b114:	cmp	r0, #0
   2b118:	movw	r0, #0
   2b11c:	movne	r0, #1
   2b120:	str	r0, [sp, #4]
   2b124:	ldr	r0, [sp, #4]
   2b128:	tst	r0, #1
   2b12c:	beq	2b134 <ftello64@plt+0x1986c>
   2b130:	b	2b1e0 <ftello64@plt+0x19918>
   2b134:	b	2b138 <ftello64@plt+0x19870>
   2b138:	ldr	r0, [sp, #40]	; 0x28
   2b13c:	cmp	r0, #0
   2b140:	bne	2b1b0 <ftello64@plt+0x198e8>
   2b144:	ldr	r0, [fp, #-4]
   2b148:	ldr	r0, [r0, #100]	; 0x64
   2b14c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b150:	add	r0, r0, r1, lsl #2
   2b154:	ldr	r0, [r0]
   2b158:	ldr	r0, [r0, #8]
   2b15c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2b160:	cmp	r0, r1
   2b164:	ble	2b1b0 <ftello64@plt+0x198e8>
   2b168:	ldr	r0, [fp, #-4]
   2b16c:	ldr	r1, [sp, #44]	; 0x2c
   2b170:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b174:	bl	2ab9c <ftello64@plt+0x192d4>
   2b178:	str	r0, [fp, #-16]
   2b17c:	ldr	r0, [fp, #-16]
   2b180:	cmp	r0, #0
   2b184:	beq	2b18c <ftello64@plt+0x198c4>
   2b188:	b	2b1e0 <ftello64@plt+0x19918>
   2b18c:	ldr	r0, [fp, #-4]
   2b190:	ldr	r1, [sp, #44]	; 0x2c
   2b194:	bl	2acb0 <ftello64@plt+0x193e8>
   2b198:	str	r0, [fp, #-16]
   2b19c:	ldr	r0, [fp, #-16]
   2b1a0:	cmp	r0, #0
   2b1a4:	beq	2b1ac <ftello64@plt+0x198e4>
   2b1a8:	b	2b1e0 <ftello64@plt+0x19918>
   2b1ac:	b	2b1b0 <ftello64@plt+0x198e8>
   2b1b0:	b	2b1b4 <ftello64@plt+0x198ec>
   2b1b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2b1b8:	add	r0, r0, #1
   2b1bc:	str	r0, [fp, #-36]	; 0xffffffdc
   2b1c0:	b	2ae88 <ftello64@plt+0x195c0>
   2b1c4:	b	2b1c8 <ftello64@plt+0x19900>
   2b1c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b1cc:	add	r0, r0, #1
   2b1d0:	str	r0, [fp, #-20]	; 0xffffffec
   2b1d4:	b	2ace4 <ftello64@plt+0x1941c>
   2b1d8:	movw	r0, #0
   2b1dc:	str	r0, [fp, #-16]
   2b1e0:	ldr	r0, [fp, #-16]
   2b1e4:	mov	sp, fp
   2b1e8:	pop	{fp, pc}
   2b1ec:	push	{fp, lr}
   2b1f0:	mov	fp, sp
   2b1f4:	sub	sp, sp, #48	; 0x30
   2b1f8:	ldr	r2, [pc, #512]	; 2b400 <ftello64@plt+0x19b38>
   2b1fc:	str	r0, [fp, #-8]
   2b200:	str	r1, [fp, #-12]
   2b204:	ldr	r0, [fp, #-8]
   2b208:	str	r0, [fp, #-20]	; 0xffffffec
   2b20c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b210:	ldr	r0, [r0, #36]	; 0x24
   2b214:	cmp	r2, r0
   2b218:	bhi	2b228 <ftello64@plt+0x19960>
   2b21c:	movw	r0, #12
   2b220:	str	r0, [fp, #-4]
   2b224:	b	2b3f4 <ftello64@plt+0x19b2c>
   2b228:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b22c:	ldr	r1, [fp, #-12]
   2b230:	ldr	r2, [r0, #36]	; 0x24
   2b234:	ldr	r3, [r0, #48]	; 0x30
   2b238:	lsl	r2, r2, #1
   2b23c:	cmp	r3, r2
   2b240:	str	r0, [sp, #20]
   2b244:	str	r1, [sp, #16]
   2b248:	bge	2b25c <ftello64@plt+0x19994>
   2b24c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b250:	ldr	r0, [r0, #48]	; 0x30
   2b254:	str	r0, [sp, #12]
   2b258:	b	2b26c <ftello64@plt+0x199a4>
   2b25c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b260:	ldr	r0, [r0, #36]	; 0x24
   2b264:	lsl	r0, r0, #1
   2b268:	str	r0, [sp, #12]
   2b26c:	ldr	r0, [sp, #12]
   2b270:	ldr	r1, [sp, #16]
   2b274:	cmp	r1, r0
   2b278:	bge	2b2c0 <ftello64@plt+0x199f8>
   2b27c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b280:	ldr	r1, [r0, #36]	; 0x24
   2b284:	ldr	r0, [r0, #48]	; 0x30
   2b288:	lsl	r1, r1, #1
   2b28c:	cmp	r0, r1
   2b290:	bge	2b2a4 <ftello64@plt+0x199dc>
   2b294:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b298:	ldr	r0, [r0, #48]	; 0x30
   2b29c:	str	r0, [sp, #8]
   2b2a0:	b	2b2b4 <ftello64@plt+0x199ec>
   2b2a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b2a8:	ldr	r0, [r0, #36]	; 0x24
   2b2ac:	lsl	r0, r0, #1
   2b2b0:	str	r0, [sp, #8]
   2b2b4:	ldr	r0, [sp, #8]
   2b2b8:	str	r0, [sp, #4]
   2b2bc:	b	2b2c8 <ftello64@plt+0x19a00>
   2b2c0:	ldr	r0, [fp, #-12]
   2b2c4:	str	r0, [sp, #4]
   2b2c8:	ldr	r0, [sp, #4]
   2b2cc:	ldr	r1, [sp, #20]
   2b2d0:	str	r0, [sp]
   2b2d4:	mov	r0, r1
   2b2d8:	ldr	r1, [sp]
   2b2dc:	bl	1ee98 <ftello64@plt+0xd5d0>
   2b2e0:	str	r0, [fp, #-16]
   2b2e4:	ldr	r0, [fp, #-16]
   2b2e8:	cmp	r0, #0
   2b2ec:	beq	2b2fc <ftello64@plt+0x19a34>
   2b2f0:	ldr	r0, [fp, #-16]
   2b2f4:	str	r0, [fp, #-4]
   2b2f8:	b	2b3f4 <ftello64@plt+0x19b2c>
   2b2fc:	ldr	r0, [fp, #-8]
   2b300:	ldr	r0, [r0, #100]	; 0x64
   2b304:	movw	r1, #0
   2b308:	cmp	r0, r1
   2b30c:	beq	2b358 <ftello64@plt+0x19a90>
   2b310:	ldr	r0, [fp, #-8]
   2b314:	ldr	r0, [r0, #100]	; 0x64
   2b318:	ldr	r1, [fp, #-20]	; 0xffffffec
   2b31c:	ldr	r1, [r1, #36]	; 0x24
   2b320:	add	r1, r1, #1
   2b324:	lsl	r1, r1, #2
   2b328:	bl	38af8 <ftello64@plt+0x27230>
   2b32c:	str	r0, [sp, #24]
   2b330:	ldr	r0, [sp, #24]
   2b334:	movw	r1, #0
   2b338:	cmp	r0, r1
   2b33c:	bne	2b34c <ftello64@plt+0x19a84>
   2b340:	movw	r0, #12
   2b344:	str	r0, [fp, #-4]
   2b348:	b	2b3f4 <ftello64@plt+0x19b2c>
   2b34c:	ldr	r0, [sp, #24]
   2b350:	ldr	r1, [fp, #-8]
   2b354:	str	r0, [r1, #100]	; 0x64
   2b358:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b35c:	ldrsb	r0, [r0, #72]	; 0x48
   2b360:	cmp	r0, #0
   2b364:	beq	2b3ac <ftello64@plt+0x19ae4>
   2b368:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b36c:	ldr	r0, [r0, #80]	; 0x50
   2b370:	cmp	r0, #1
   2b374:	ble	2b3a0 <ftello64@plt+0x19ad8>
   2b378:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b37c:	bl	1eff0 <ftello64@plt+0xd728>
   2b380:	str	r0, [fp, #-16]
   2b384:	ldr	r0, [fp, #-16]
   2b388:	cmp	r0, #0
   2b38c:	beq	2b39c <ftello64@plt+0x19ad4>
   2b390:	ldr	r0, [fp, #-16]
   2b394:	str	r0, [fp, #-4]
   2b398:	b	2b3f4 <ftello64@plt+0x19b2c>
   2b39c:	b	2b3a8 <ftello64@plt+0x19ae0>
   2b3a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b3a4:	bl	1fa9c <ftello64@plt+0xe1d4>
   2b3a8:	b	2b3ec <ftello64@plt+0x19b24>
   2b3ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b3b0:	ldr	r0, [r0, #80]	; 0x50
   2b3b4:	cmp	r0, #1
   2b3b8:	ble	2b3c8 <ftello64@plt+0x19b00>
   2b3bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b3c0:	bl	1fba0 <ftello64@plt+0xe2d8>
   2b3c4:	b	2b3e8 <ftello64@plt+0x19b20>
   2b3c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b3cc:	ldr	r0, [r0, #64]	; 0x40
   2b3d0:	movw	r1, #0
   2b3d4:	cmp	r0, r1
   2b3d8:	beq	2b3e4 <ftello64@plt+0x19b1c>
   2b3dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b3e0:	bl	1fee0 <ftello64@plt+0xe618>
   2b3e4:	b	2b3e8 <ftello64@plt+0x19b20>
   2b3e8:	b	2b3ec <ftello64@plt+0x19b24>
   2b3ec:	movw	r0, #0
   2b3f0:	str	r0, [fp, #-4]
   2b3f4:	ldr	r0, [fp, #-4]
   2b3f8:	mov	sp, fp
   2b3fc:	pop	{fp, pc}
   2b400:	svcne	0x00ffffff
   2b404:	push	{fp, lr}
   2b408:	mov	fp, sp
   2b40c:	sub	sp, sp, #40	; 0x28
   2b410:	str	r0, [fp, #-8]
   2b414:	str	r1, [fp, #-12]
   2b418:	str	r2, [fp, #-16]
   2b41c:	ldr	r0, [fp, #-16]
   2b420:	ldrb	r0, [r0, #52]	; 0x34
   2b424:	ubfx	r0, r0, #5, #1
   2b428:	and	r0, r0, #255	; 0xff
   2b42c:	cmp	r0, #0
   2b430:	beq	2b468 <ftello64@plt+0x19ba0>
   2b434:	ldr	r0, [fp, #-12]
   2b438:	ldr	r1, [fp, #-16]
   2b43c:	bl	2e7a0 <ftello64@plt+0x1ced8>
   2b440:	ldr	r1, [fp, #-8]
   2b444:	str	r0, [r1]
   2b448:	ldr	r0, [fp, #-8]
   2b44c:	ldr	r0, [r0]
   2b450:	cmp	r0, #0
   2b454:	beq	2b464 <ftello64@plt+0x19b9c>
   2b458:	movw	r0, #0
   2b45c:	str	r0, [fp, #-4]
   2b460:	b	2b584 <ftello64@plt+0x19cbc>
   2b464:	b	2b468 <ftello64@plt+0x19ba0>
   2b468:	ldr	r0, [fp, #-12]
   2b46c:	ldr	r0, [r0, #4]
   2b470:	ldr	r1, [fp, #-12]
   2b474:	ldr	r2, [r1, #40]	; 0x28
   2b478:	add	r3, r2, #1
   2b47c:	str	r3, [r1, #40]	; 0x28
   2b480:	add	r0, r0, r2
   2b484:	ldrb	r0, [r0]
   2b488:	strb	r0, [sp, #19]
   2b48c:	ldr	r0, [fp, #-16]
   2b490:	ldr	r0, [r0, #44]	; 0x2c
   2b494:	str	r0, [sp, #20]
   2b498:	ldr	r0, [sp, #20]
   2b49c:	movw	r1, #0
   2b4a0:	cmp	r0, r1
   2b4a4:	beq	2b4c8 <ftello64@plt+0x19c00>
   2b4a8:	ldr	r0, [sp, #20]
   2b4ac:	ldrb	r1, [sp, #19]
   2b4b0:	mov	r2, r1
   2b4b4:	add	r0, r0, r1, lsl #2
   2b4b8:	ldr	r0, [r0]
   2b4bc:	str	r0, [fp, #-4]
   2b4c0:	str	r2, [sp, #8]
   2b4c4:	b	2b584 <ftello64@plt+0x19cbc>
   2b4c8:	ldr	r0, [fp, #-16]
   2b4cc:	ldr	r0, [r0, #48]	; 0x30
   2b4d0:	str	r0, [sp, #20]
   2b4d4:	ldr	r0, [sp, #20]
   2b4d8:	movw	r1, #0
   2b4dc:	cmp	r0, r1
   2b4e0:	beq	2b550 <ftello64@plt+0x19c88>
   2b4e4:	ldr	r0, [fp, #-12]
   2b4e8:	ldr	r1, [fp, #-12]
   2b4ec:	ldr	r1, [r1, #40]	; 0x28
   2b4f0:	sub	r1, r1, #1
   2b4f4:	ldr	r2, [fp, #-12]
   2b4f8:	ldr	r2, [r2, #88]	; 0x58
   2b4fc:	bl	2a7e0 <ftello64@plt+0x18f18>
   2b500:	str	r0, [sp, #12]
   2b504:	ldr	r0, [sp, #12]
   2b508:	and	r0, r0, #1
   2b50c:	cmp	r0, #0
   2b510:	beq	2b530 <ftello64@plt+0x19c68>
   2b514:	ldr	r0, [sp, #20]
   2b518:	ldrb	r1, [sp, #19]
   2b51c:	orr	r1, r1, #256	; 0x100
   2b520:	add	r0, r0, r1, lsl #2
   2b524:	ldr	r0, [r0]
   2b528:	str	r0, [fp, #-4]
   2b52c:	b	2b584 <ftello64@plt+0x19cbc>
   2b530:	ldr	r0, [sp, #20]
   2b534:	ldrb	r1, [sp, #19]
   2b538:	mov	r2, r1
   2b53c:	add	r0, r0, r1, lsl #2
   2b540:	ldr	r0, [r0]
   2b544:	str	r0, [fp, #-4]
   2b548:	str	r2, [sp, #4]
   2b54c:	b	2b584 <ftello64@plt+0x19cbc>
   2b550:	ldr	r0, [fp, #-12]
   2b554:	ldr	r0, [r0, #84]	; 0x54
   2b558:	ldr	r1, [fp, #-16]
   2b55c:	bl	2eb7c <ftello64@plt+0x1d2b4>
   2b560:	tst	r0, #1
   2b564:	bne	2b580 <ftello64@plt+0x19cb8>
   2b568:	ldr	r0, [fp, #-8]
   2b56c:	movw	r1, #12
   2b570:	str	r1, [r0]
   2b574:	movw	r0, #0
   2b578:	str	r0, [fp, #-4]
   2b57c:	b	2b584 <ftello64@plt+0x19cbc>
   2b580:	b	2b48c <ftello64@plt+0x19bc4>
   2b584:	ldr	r0, [fp, #-4]
   2b588:	mov	sp, fp
   2b58c:	pop	{fp, pc}
   2b590:	push	{fp, lr}
   2b594:	mov	fp, sp
   2b598:	sub	sp, sp, #56	; 0x38
   2b59c:	str	r0, [fp, #-8]
   2b5a0:	str	r1, [fp, #-12]
   2b5a4:	str	r2, [fp, #-16]
   2b5a8:	ldr	r0, [fp, #-12]
   2b5ac:	ldr	r0, [r0, #84]	; 0x54
   2b5b0:	str	r0, [fp, #-20]	; 0xffffffec
   2b5b4:	ldr	r0, [fp, #-12]
   2b5b8:	ldr	r0, [r0, #40]	; 0x28
   2b5bc:	str	r0, [fp, #-24]	; 0xffffffe8
   2b5c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2b5c4:	ldr	r1, [fp, #-12]
   2b5c8:	ldr	r1, [r1, #104]	; 0x68
   2b5cc:	cmp	r0, r1
   2b5d0:	ble	2b5fc <ftello64@plt+0x19d34>
   2b5d4:	ldr	r0, [fp, #-16]
   2b5d8:	ldr	r1, [fp, #-12]
   2b5dc:	ldr	r1, [r1, #100]	; 0x64
   2b5e0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b5e4:	add	r1, r1, r2, lsl #2
   2b5e8:	str	r0, [r1]
   2b5ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2b5f0:	ldr	r1, [fp, #-12]
   2b5f4:	str	r0, [r1, #104]	; 0x68
   2b5f8:	b	2b738 <ftello64@plt+0x19e70>
   2b5fc:	ldr	r0, [fp, #-12]
   2b600:	ldr	r0, [r0, #100]	; 0x64
   2b604:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b608:	add	r0, r0, r1, lsl #2
   2b60c:	ldr	r0, [r0]
   2b610:	movw	r1, #0
   2b614:	cmp	r0, r1
   2b618:	bne	2b638 <ftello64@plt+0x19d70>
   2b61c:	ldr	r0, [fp, #-16]
   2b620:	ldr	r1, [fp, #-12]
   2b624:	ldr	r1, [r1, #100]	; 0x64
   2b628:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b62c:	add	r1, r1, r2, lsl #2
   2b630:	str	r0, [r1]
   2b634:	b	2b734 <ftello64@plt+0x19e6c>
   2b638:	mov	r0, #0
   2b63c:	str	r0, [sp, #4]
   2b640:	ldr	r0, [fp, #-12]
   2b644:	ldr	r0, [r0, #100]	; 0x64
   2b648:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b64c:	add	r0, r0, r1, lsl #2
   2b650:	ldr	r0, [r0]
   2b654:	str	r0, [sp, #28]
   2b658:	ldr	r0, [sp, #28]
   2b65c:	ldr	r0, [r0, #40]	; 0x28
   2b660:	str	r0, [sp, #8]
   2b664:	ldr	r0, [fp, #-16]
   2b668:	movw	r1, #0
   2b66c:	cmp	r0, r1
   2b670:	beq	2b6b8 <ftello64@plt+0x19df0>
   2b674:	ldr	r0, [fp, #-16]
   2b678:	ldr	r0, [r0, #40]	; 0x28
   2b67c:	str	r0, [sp, #4]
   2b680:	ldr	r1, [sp, #4]
   2b684:	ldr	r2, [sp, #8]
   2b688:	add	r0, sp, #12
   2b68c:	bl	2bfdc <ftello64@plt+0x1a714>
   2b690:	ldr	r1, [fp, #-8]
   2b694:	str	r0, [r1]
   2b698:	ldr	r0, [fp, #-8]
   2b69c:	ldr	r0, [r0]
   2b6a0:	cmp	r0, #0
   2b6a4:	beq	2b6b4 <ftello64@plt+0x19dec>
   2b6a8:	movw	r0, #0
   2b6ac:	str	r0, [fp, #-4]
   2b6b0:	b	2b800 <ftello64@plt+0x19f38>
   2b6b4:	b	2b6d4 <ftello64@plt+0x19e0c>
   2b6b8:	ldr	r0, [sp, #8]
   2b6bc:	ldr	r1, [r0]
   2b6c0:	str	r1, [sp, #12]
   2b6c4:	ldr	r1, [r0, #4]
   2b6c8:	str	r1, [sp, #16]
   2b6cc:	ldr	r0, [r0, #8]
   2b6d0:	str	r0, [sp, #20]
   2b6d4:	ldr	r0, [fp, #-12]
   2b6d8:	ldr	r1, [r0, #40]	; 0x28
   2b6dc:	ldr	r2, [r0, #88]	; 0x58
   2b6e0:	sub	r1, r1, #1
   2b6e4:	bl	2a7e0 <ftello64@plt+0x18f18>
   2b6e8:	str	r0, [sp, #24]
   2b6ec:	ldr	r0, [fp, #-8]
   2b6f0:	ldr	r1, [fp, #-20]	; 0xffffffec
   2b6f4:	ldr	r3, [sp, #24]
   2b6f8:	add	r2, sp, #12
   2b6fc:	bl	27f90 <ftello64@plt+0x166c8>
   2b700:	ldr	r1, [fp, #-12]
   2b704:	ldr	r1, [r1, #100]	; 0x64
   2b708:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b70c:	add	r1, r1, r2, lsl #2
   2b710:	str	r0, [r1]
   2b714:	str	r0, [fp, #-16]
   2b718:	ldr	r0, [sp, #4]
   2b71c:	movw	r1, #0
   2b720:	cmp	r0, r1
   2b724:	beq	2b730 <ftello64@plt+0x19e68>
   2b728:	ldr	r0, [sp, #20]
   2b72c:	bl	17178 <ftello64@plt+0x58b0>
   2b730:	b	2b734 <ftello64@plt+0x19e6c>
   2b734:	b	2b738 <ftello64@plt+0x19e70>
   2b738:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b73c:	ldr	r0, [r0, #76]	; 0x4c
   2b740:	cmp	r0, #0
   2b744:	beq	2b7f8 <ftello64@plt+0x19f30>
   2b748:	ldr	r0, [fp, #-16]
   2b74c:	movw	r1, #0
   2b750:	cmp	r0, r1
   2b754:	beq	2b7f8 <ftello64@plt+0x19f30>
   2b758:	ldr	r0, [fp, #-12]
   2b75c:	ldr	r1, [fp, #-16]
   2b760:	add	r1, r1, #4
   2b764:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b768:	bl	2ab9c <ftello64@plt+0x192d4>
   2b76c:	ldr	r1, [fp, #-8]
   2b770:	str	r0, [r1]
   2b774:	ldr	r0, [fp, #-8]
   2b778:	ldr	r0, [r0]
   2b77c:	cmp	r0, #0
   2b780:	beq	2b790 <ftello64@plt+0x19ec8>
   2b784:	movw	r0, #0
   2b788:	str	r0, [fp, #-4]
   2b78c:	b	2b800 <ftello64@plt+0x19f38>
   2b790:	ldr	r0, [fp, #-16]
   2b794:	ldrb	r0, [r0, #52]	; 0x34
   2b798:	ubfx	r0, r0, #6, #1
   2b79c:	and	r0, r0, #255	; 0xff
   2b7a0:	cmp	r0, #0
   2b7a4:	beq	2b7f4 <ftello64@plt+0x19f2c>
   2b7a8:	ldr	r0, [fp, #-12]
   2b7ac:	ldr	r1, [fp, #-16]
   2b7b0:	add	r1, r1, #4
   2b7b4:	bl	2acb0 <ftello64@plt+0x193e8>
   2b7b8:	ldr	r1, [fp, #-8]
   2b7bc:	str	r0, [r1]
   2b7c0:	ldr	r0, [fp, #-8]
   2b7c4:	ldr	r0, [r0]
   2b7c8:	cmp	r0, #0
   2b7cc:	beq	2b7dc <ftello64@plt+0x19f14>
   2b7d0:	movw	r0, #0
   2b7d4:	str	r0, [fp, #-4]
   2b7d8:	b	2b800 <ftello64@plt+0x19f38>
   2b7dc:	ldr	r0, [fp, #-12]
   2b7e0:	ldr	r0, [r0, #100]	; 0x64
   2b7e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b7e8:	add	r0, r0, r1, lsl #2
   2b7ec:	ldr	r0, [r0]
   2b7f0:	str	r0, [fp, #-16]
   2b7f4:	b	2b7f8 <ftello64@plt+0x19f30>
   2b7f8:	ldr	r0, [fp, #-16]
   2b7fc:	str	r0, [fp, #-4]
   2b800:	ldr	r0, [fp, #-4]
   2b804:	mov	sp, fp
   2b808:	pop	{fp, pc}
   2b80c:	push	{fp, lr}
   2b810:	mov	fp, sp
   2b814:	sub	sp, sp, #32
   2b818:	str	r0, [fp, #-8]
   2b81c:	str	r1, [fp, #-12]
   2b820:	ldr	r0, [fp, #-12]
   2b824:	ldr	r0, [r0, #104]	; 0x68
   2b828:	str	r0, [sp, #12]
   2b82c:	ldr	r0, [fp, #-12]
   2b830:	ldr	r0, [r0, #40]	; 0x28
   2b834:	str	r0, [sp, #8]
   2b838:	ldr	r0, [sp, #8]
   2b83c:	add	r0, r0, #1
   2b840:	str	r0, [sp, #8]
   2b844:	ldr	r1, [sp, #12]
   2b848:	cmp	r0, r1
   2b84c:	ble	2b85c <ftello64@plt+0x19f94>
   2b850:	movw	r0, #0
   2b854:	str	r0, [fp, #-4]
   2b858:	b	2b8e4 <ftello64@plt+0x1a01c>
   2b85c:	ldr	r0, [fp, #-12]
   2b860:	ldr	r1, [r0, #40]	; 0x28
   2b864:	add	r1, r1, #1
   2b868:	str	r1, [r0, #40]	; 0x28
   2b86c:	ldr	r0, [fp, #-12]
   2b870:	ldr	r0, [r0, #100]	; 0x64
   2b874:	ldr	r1, [sp, #8]
   2b878:	add	r0, r0, r1, lsl #2
   2b87c:	ldr	r0, [r0]
   2b880:	movw	r1, #0
   2b884:	cmp	r0, r1
   2b888:	beq	2b838 <ftello64@plt+0x19f70>
   2b88c:	ldr	r0, [fp, #-8]
   2b890:	ldr	r1, [fp, #-12]
   2b894:	movw	r2, #0
   2b898:	bl	2b590 <ftello64@plt+0x19cc8>
   2b89c:	str	r0, [sp, #16]
   2b8a0:	ldr	r0, [fp, #-8]
   2b8a4:	ldr	r0, [r0]
   2b8a8:	cmp	r0, #0
   2b8ac:	movw	r0, #0
   2b8b0:	str	r0, [sp, #4]
   2b8b4:	bne	2b8d0 <ftello64@plt+0x1a008>
   2b8b8:	ldr	r0, [sp, #16]
   2b8bc:	movw	r1, #0
   2b8c0:	cmp	r0, r1
   2b8c4:	movw	r0, #0
   2b8c8:	moveq	r0, #1
   2b8cc:	str	r0, [sp, #4]
   2b8d0:	ldr	r0, [sp, #4]
   2b8d4:	tst	r0, #1
   2b8d8:	bne	2b820 <ftello64@plt+0x19f58>
   2b8dc:	ldr	r0, [sp, #16]
   2b8e0:	str	r0, [fp, #-4]
   2b8e4:	ldr	r0, [fp, #-4]
   2b8e8:	mov	sp, fp
   2b8ec:	pop	{fp, pc}
   2b8f0:	push	{fp, lr}
   2b8f4:	mov	fp, sp
   2b8f8:	sub	sp, sp, #24
   2b8fc:	str	r0, [fp, #-8]
   2b900:	str	r1, [sp, #12]
   2b904:	str	r2, [sp, #8]
   2b908:	ldr	r0, [fp, #-8]
   2b90c:	ldr	r0, [r0, #132]	; 0x84
   2b910:	movw	r1, #0
   2b914:	cmp	r0, r1
   2b918:	beq	2b920 <ftello64@plt+0x1a058>
   2b91c:	b	2b920 <ftello64@plt+0x1a058>
   2b920:	ldr	r0, [fp, #-8]
   2b924:	ldr	r0, [r0, #128]	; 0x80
   2b928:	cmp	r0, #0
   2b92c:	ble	2b934 <ftello64@plt+0x1a06c>
   2b930:	b	2b934 <ftello64@plt+0x1a06c>
   2b934:	ldr	r0, [fp, #-8]
   2b938:	ldr	r0, [r0, #124]	; 0x7c
   2b93c:	ldr	r1, [fp, #-8]
   2b940:	ldr	r1, [r1, #128]	; 0x80
   2b944:	cmp	r0, r1
   2b948:	bne	2b9a8 <ftello64@plt+0x1a0e0>
   2b94c:	ldr	r0, [fp, #-8]
   2b950:	ldr	r0, [r0, #128]	; 0x80
   2b954:	lsl	r0, r0, #1
   2b958:	str	r0, [sp, #4]
   2b95c:	ldr	r0, [fp, #-8]
   2b960:	ldr	r0, [r0, #132]	; 0x84
   2b964:	ldr	r1, [sp, #4]
   2b968:	lsl	r1, r1, #2
   2b96c:	bl	38af8 <ftello64@plt+0x27230>
   2b970:	str	r0, [sp]
   2b974:	ldr	r0, [sp]
   2b978:	movw	r1, #0
   2b97c:	cmp	r0, r1
   2b980:	bne	2b990 <ftello64@plt+0x1a0c8>
   2b984:	movw	r0, #12
   2b988:	str	r0, [fp, #-4]
   2b98c:	b	2ba34 <ftello64@plt+0x1a16c>
   2b990:	ldr	r0, [sp]
   2b994:	ldr	r1, [fp, #-8]
   2b998:	str	r0, [r1, #132]	; 0x84
   2b99c:	ldr	r0, [sp, #4]
   2b9a0:	ldr	r1, [fp, #-8]
   2b9a4:	str	r0, [r1, #128]	; 0x80
   2b9a8:	mov	r0, #1
   2b9ac:	mov	r1, #24
   2b9b0:	bl	389ec <ftello64@plt+0x27124>
   2b9b4:	ldr	r1, [fp, #-8]
   2b9b8:	ldr	lr, [r1, #124]	; 0x7c
   2b9bc:	ldr	r1, [r1, #132]	; 0x84
   2b9c0:	str	r0, [r1, lr, lsl #2]
   2b9c4:	ldr	r0, [fp, #-8]
   2b9c8:	ldr	r1, [r0, #124]	; 0x7c
   2b9cc:	ldr	r0, [r0, #132]	; 0x84
   2b9d0:	add	r0, r0, r1, lsl #2
   2b9d4:	ldr	r0, [r0]
   2b9d8:	movw	r1, #0
   2b9dc:	cmp	r0, r1
   2b9e0:	bne	2b9f0 <ftello64@plt+0x1a128>
   2b9e4:	movw	r0, #12
   2b9e8:	str	r0, [fp, #-4]
   2b9ec:	b	2ba34 <ftello64@plt+0x1a16c>
   2b9f0:	ldr	r0, [sp, #12]
   2b9f4:	ldr	r1, [fp, #-8]
   2b9f8:	ldr	r2, [r1, #124]	; 0x7c
   2b9fc:	ldr	r1, [r1, #132]	; 0x84
   2ba00:	ldr	r1, [r1, r2, lsl #2]
   2ba04:	str	r0, [r1, #4]
   2ba08:	ldr	r0, [sp, #8]
   2ba0c:	ldr	r1, [fp, #-8]
   2ba10:	ldr	r2, [r1, #124]	; 0x7c
   2ba14:	ldr	r3, [r1, #132]	; 0x84
   2ba18:	add	ip, r2, #1
   2ba1c:	str	ip, [r1, #124]	; 0x7c
   2ba20:	add	r1, r3, r2, lsl #2
   2ba24:	ldr	r1, [r1]
   2ba28:	str	r0, [r1]
   2ba2c:	movw	r0, #0
   2ba30:	str	r0, [fp, #-4]
   2ba34:	ldr	r0, [fp, #-4]
   2ba38:	mov	sp, fp
   2ba3c:	pop	{fp, pc}
   2ba40:	push	{fp, lr}
   2ba44:	mov	fp, sp
   2ba48:	sub	sp, sp, #96	; 0x60
   2ba4c:	str	r0, [fp, #-8]
   2ba50:	str	r1, [fp, #-12]
   2ba54:	str	r2, [fp, #-16]
   2ba58:	ldr	r0, [fp, #-8]
   2ba5c:	ldr	r0, [r0, #84]	; 0x54
   2ba60:	str	r0, [fp, #-20]	; 0xffffffec
   2ba64:	ldr	r0, [fp, #-8]
   2ba68:	ldr	r0, [r0, #4]
   2ba6c:	str	r0, [fp, #-32]	; 0xffffffe0
   2ba70:	ldr	r0, [fp, #-8]
   2ba74:	ldr	r1, [fp, #-16]
   2ba78:	bl	2c328 <ftello64@plt+0x1aa60>
   2ba7c:	str	r0, [fp, #-36]	; 0xffffffdc
   2ba80:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ba84:	cmn	r0, #1
   2ba88:	beq	2bae8 <ftello64@plt+0x1a220>
   2ba8c:	ldr	r0, [fp, #-8]
   2ba90:	ldr	r0, [r0, #116]	; 0x74
   2ba94:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2ba98:	movw	r2, #24
   2ba9c:	mul	r1, r1, r2
   2baa0:	add	r0, r0, r1
   2baa4:	str	r0, [fp, #-40]	; 0xffffffd8
   2baa8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2baac:	ldr	r0, [r0]
   2bab0:	ldr	r1, [fp, #-12]
   2bab4:	cmp	r0, r1
   2bab8:	bne	2bac8 <ftello64@plt+0x1a200>
   2babc:	movw	r0, #0
   2bac0:	str	r0, [fp, #-4]
   2bac4:	b	2bfd0 <ftello64@plt+0x1a708>
   2bac8:	b	2bacc <ftello64@plt+0x1a204>
   2bacc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2bad0:	add	r1, r0, #24
   2bad4:	str	r1, [fp, #-40]	; 0xffffffd8
   2bad8:	ldrsb	r0, [r0, #20]
   2badc:	cmp	r0, #0
   2bae0:	bne	2baa8 <ftello64@plt+0x1a1e0>
   2bae4:	b	2bae8 <ftello64@plt+0x1a220>
   2bae8:	ldr	r0, [fp, #-20]	; 0xffffffec
   2baec:	ldr	r0, [r0]
   2baf0:	ldr	r1, [fp, #-12]
   2baf4:	add	r0, r0, r1, lsl #3
   2baf8:	ldr	r0, [r0]
   2bafc:	str	r0, [fp, #-24]	; 0xffffffe8
   2bb00:	movw	r0, #0
   2bb04:	str	r0, [fp, #-28]	; 0xffffffe4
   2bb08:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2bb0c:	ldr	r1, [fp, #-8]
   2bb10:	ldr	r1, [r1, #124]	; 0x7c
   2bb14:	cmp	r0, r1
   2bb18:	bge	2bfc8 <ftello64@plt+0x1a700>
   2bb1c:	ldr	r0, [fp, #-8]
   2bb20:	ldr	r0, [r0, #132]	; 0x84
   2bb24:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2bb28:	ldr	r0, [r0, r1, lsl #2]
   2bb2c:	str	r0, [sp, #48]	; 0x30
   2bb30:	ldr	r0, [fp, #-20]	; 0xffffffec
   2bb34:	ldr	r0, [r0]
   2bb38:	ldr	r1, [sp, #48]	; 0x30
   2bb3c:	ldr	r1, [r1, #4]
   2bb40:	add	r0, r0, r1, lsl #3
   2bb44:	ldr	r0, [r0]
   2bb48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2bb4c:	cmp	r0, r1
   2bb50:	beq	2bb58 <ftello64@plt+0x1a290>
   2bb54:	b	2bfb8 <ftello64@plt+0x1a6f0>
   2bb58:	ldr	r0, [sp, #48]	; 0x30
   2bb5c:	ldr	r0, [r0]
   2bb60:	str	r0, [sp, #36]	; 0x24
   2bb64:	ldr	r0, [fp, #-16]
   2bb68:	str	r0, [sp, #32]
   2bb6c:	movw	r0, #0
   2bb70:	str	r0, [sp, #40]	; 0x28
   2bb74:	ldr	r0, [sp, #40]	; 0x28
   2bb78:	ldr	r1, [sp, #48]	; 0x30
   2bb7c:	ldr	r1, [r1, #16]
   2bb80:	cmp	r0, r1
   2bb84:	bge	2bcf0 <ftello64@plt+0x1a428>
   2bb88:	ldr	r0, [sp, #48]	; 0x30
   2bb8c:	ldr	r0, [r0, #20]
   2bb90:	ldr	r1, [sp, #40]	; 0x28
   2bb94:	add	r0, r0, r1, lsl #2
   2bb98:	ldr	r0, [r0]
   2bb9c:	str	r0, [sp, #44]	; 0x2c
   2bba0:	ldr	r0, [sp, #44]	; 0x2c
   2bba4:	ldr	r0, [r0, #4]
   2bba8:	ldr	r1, [sp, #36]	; 0x24
   2bbac:	sub	r0, r0, r1
   2bbb0:	str	r0, [sp, #28]
   2bbb4:	ldr	r0, [sp, #28]
   2bbb8:	cmp	r0, #0
   2bbbc:	ble	2bc68 <ftello64@plt+0x1a3a0>
   2bbc0:	ldr	r0, [sp, #32]
   2bbc4:	ldr	r1, [sp, #28]
   2bbc8:	add	r0, r0, r1
   2bbcc:	ldr	r1, [fp, #-8]
   2bbd0:	ldr	r1, [r1, #28]
   2bbd4:	cmp	r0, r1
   2bbd8:	ble	2bc38 <ftello64@plt+0x1a370>
   2bbdc:	ldr	r0, [sp, #32]
   2bbe0:	ldr	r1, [sp, #28]
   2bbe4:	add	r0, r0, r1
   2bbe8:	ldr	r1, [fp, #-8]
   2bbec:	ldr	r1, [r1, #48]	; 0x30
   2bbf0:	cmp	r0, r1
   2bbf4:	ble	2bbfc <ftello64@plt+0x1a334>
   2bbf8:	b	2bcf0 <ftello64@plt+0x1a428>
   2bbfc:	ldr	r0, [fp, #-8]
   2bc00:	ldr	r1, [sp, #32]
   2bc04:	ldr	r2, [sp, #28]
   2bc08:	add	r1, r1, r2
   2bc0c:	bl	2c410 <ftello64@plt+0x1ab48>
   2bc10:	str	r0, [fp, #-44]	; 0xffffffd4
   2bc14:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bc18:	cmp	r0, #0
   2bc1c:	beq	2bc2c <ftello64@plt+0x1a364>
   2bc20:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bc24:	str	r0, [fp, #-4]
   2bc28:	b	2bfd0 <ftello64@plt+0x1a708>
   2bc2c:	ldr	r0, [fp, #-8]
   2bc30:	ldr	r0, [r0, #4]
   2bc34:	str	r0, [fp, #-32]	; 0xffffffe0
   2bc38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2bc3c:	ldr	r1, [sp, #32]
   2bc40:	add	r0, r0, r1
   2bc44:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2bc48:	ldr	r2, [sp, #36]	; 0x24
   2bc4c:	add	r1, r1, r2
   2bc50:	ldr	r2, [sp, #28]
   2bc54:	bl	115ec <memcmp@plt>
   2bc58:	cmp	r0, #0
   2bc5c:	beq	2bc64 <ftello64@plt+0x1a39c>
   2bc60:	b	2bcf0 <ftello64@plt+0x1a428>
   2bc64:	b	2bc68 <ftello64@plt+0x1a3a0>
   2bc68:	ldr	r0, [sp, #28]
   2bc6c:	ldr	r1, [sp, #32]
   2bc70:	add	r0, r1, r0
   2bc74:	str	r0, [sp, #32]
   2bc78:	ldr	r0, [sp, #28]
   2bc7c:	ldr	r1, [sp, #36]	; 0x24
   2bc80:	add	r0, r1, r0
   2bc84:	str	r0, [sp, #36]	; 0x24
   2bc88:	ldr	r0, [fp, #-8]
   2bc8c:	ldr	r1, [sp, #48]	; 0x30
   2bc90:	ldr	r2, [sp, #44]	; 0x2c
   2bc94:	ldr	r3, [fp, #-12]
   2bc98:	ldr	ip, [fp, #-16]
   2bc9c:	str	ip, [sp]
   2bca0:	bl	2c52c <ftello64@plt+0x1ac64>
   2bca4:	str	r0, [fp, #-44]	; 0xffffffd4
   2bca8:	ldr	r0, [fp, #-8]
   2bcac:	ldr	r0, [r0, #4]
   2bcb0:	str	r0, [fp, #-32]	; 0xffffffe0
   2bcb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bcb8:	cmp	r0, #1
   2bcbc:	bne	2bcc4 <ftello64@plt+0x1a3fc>
   2bcc0:	b	2bce0 <ftello64@plt+0x1a418>
   2bcc4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bcc8:	cmp	r0, #0
   2bccc:	beq	2bcdc <ftello64@plt+0x1a414>
   2bcd0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bcd4:	str	r0, [fp, #-4]
   2bcd8:	b	2bfd0 <ftello64@plt+0x1a708>
   2bcdc:	b	2bce0 <ftello64@plt+0x1a418>
   2bce0:	ldr	r0, [sp, #40]	; 0x28
   2bce4:	add	r0, r0, #1
   2bce8:	str	r0, [sp, #40]	; 0x28
   2bcec:	b	2bb74 <ftello64@plt+0x1a2ac>
   2bcf0:	ldr	r0, [sp, #40]	; 0x28
   2bcf4:	ldr	r1, [sp, #48]	; 0x30
   2bcf8:	ldr	r1, [r1, #16]
   2bcfc:	cmp	r0, r1
   2bd00:	bge	2bd08 <ftello64@plt+0x1a440>
   2bd04:	b	2bfb8 <ftello64@plt+0x1a6f0>
   2bd08:	ldr	r0, [sp, #40]	; 0x28
   2bd0c:	cmp	r0, #0
   2bd10:	ble	2bd20 <ftello64@plt+0x1a458>
   2bd14:	ldr	r0, [sp, #36]	; 0x24
   2bd18:	add	r0, r0, #1
   2bd1c:	str	r0, [sp, #36]	; 0x24
   2bd20:	b	2bd24 <ftello64@plt+0x1a45c>
   2bd24:	ldr	r0, [sp, #36]	; 0x24
   2bd28:	ldr	r1, [fp, #-16]
   2bd2c:	cmp	r0, r1
   2bd30:	bgt	2bfb4 <ftello64@plt+0x1a6ec>
   2bd34:	ldr	r0, [sp, #36]	; 0x24
   2bd38:	ldr	r1, [sp, #48]	; 0x30
   2bd3c:	ldr	r1, [r1]
   2bd40:	sub	r0, r0, r1
   2bd44:	str	r0, [sp, #20]
   2bd48:	ldr	r0, [sp, #20]
   2bd4c:	cmp	r0, #0
   2bd50:	ble	2bdf4 <ftello64@plt+0x1a52c>
   2bd54:	ldr	r0, [sp, #32]
   2bd58:	ldr	r1, [fp, #-8]
   2bd5c:	ldr	r1, [r1, #28]
   2bd60:	cmp	r0, r1
   2bd64:	blt	2bdb8 <ftello64@plt+0x1a4f0>
   2bd68:	ldr	r0, [sp, #32]
   2bd6c:	ldr	r1, [fp, #-8]
   2bd70:	ldr	r1, [r1, #48]	; 0x30
   2bd74:	cmp	r0, r1
   2bd78:	blt	2bd80 <ftello64@plt+0x1a4b8>
   2bd7c:	b	2bfb4 <ftello64@plt+0x1a6ec>
   2bd80:	ldr	r0, [fp, #-8]
   2bd84:	ldr	r1, [sp, #32]
   2bd88:	add	r1, r1, #1
   2bd8c:	bl	2b1ec <ftello64@plt+0x19924>
   2bd90:	str	r0, [fp, #-44]	; 0xffffffd4
   2bd94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bd98:	cmp	r0, #0
   2bd9c:	beq	2bdac <ftello64@plt+0x1a4e4>
   2bda0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bda4:	str	r0, [fp, #-4]
   2bda8:	b	2bfd0 <ftello64@plt+0x1a708>
   2bdac:	ldr	r0, [fp, #-8]
   2bdb0:	ldr	r0, [r0, #4]
   2bdb4:	str	r0, [fp, #-32]	; 0xffffffe0
   2bdb8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2bdbc:	ldr	r1, [sp, #32]
   2bdc0:	add	r2, r1, #1
   2bdc4:	str	r2, [sp, #32]
   2bdc8:	add	r0, r0, r1
   2bdcc:	ldrb	r0, [r0]
   2bdd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2bdd4:	ldr	r2, [sp, #36]	; 0x24
   2bdd8:	sub	r2, r2, #1
   2bddc:	add	r1, r1, r2
   2bde0:	ldrb	r1, [r1]
   2bde4:	cmp	r0, r1
   2bde8:	beq	2bdf0 <ftello64@plt+0x1a528>
   2bdec:	b	2bfb4 <ftello64@plt+0x1a6ec>
   2bdf0:	b	2bdf4 <ftello64@plt+0x1a52c>
   2bdf4:	ldr	r0, [fp, #-8]
   2bdf8:	ldr	r0, [r0, #100]	; 0x64
   2bdfc:	ldr	r1, [sp, #36]	; 0x24
   2be00:	add	r0, r0, r1, lsl #2
   2be04:	ldr	r0, [r0]
   2be08:	movw	r1, #0
   2be0c:	cmp	r0, r1
   2be10:	bne	2be18 <ftello64@plt+0x1a550>
   2be14:	b	2bfa4 <ftello64@plt+0x1a6dc>
   2be18:	ldr	r0, [fp, #-8]
   2be1c:	ldr	r0, [r0, #100]	; 0x64
   2be20:	ldr	r1, [sp, #36]	; 0x24
   2be24:	add	r0, r0, r1, lsl #2
   2be28:	ldr	r0, [r0]
   2be2c:	add	r0, r0, #4
   2be30:	str	r0, [sp, #16]
   2be34:	ldr	r0, [fp, #-20]	; 0xffffffec
   2be38:	ldr	r1, [sp, #16]
   2be3c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2be40:	movw	r3, #9
   2be44:	bl	2c620 <ftello64@plt+0x1ad58>
   2be48:	str	r0, [sp, #24]
   2be4c:	ldr	r0, [sp, #24]
   2be50:	cmn	r0, #1
   2be54:	bne	2be5c <ftello64@plt+0x1a594>
   2be58:	b	2bfa4 <ftello64@plt+0x1a6dc>
   2be5c:	ldr	r0, [sp, #48]	; 0x30
   2be60:	ldr	r0, [r0, #8]
   2be64:	movw	r1, #0
   2be68:	cmp	r0, r1
   2be6c:	bne	2beb8 <ftello64@plt+0x1a5f0>
   2be70:	ldr	r0, [sp, #36]	; 0x24
   2be74:	ldr	r1, [sp, #48]	; 0x30
   2be78:	ldr	r1, [r1]
   2be7c:	sub	r0, r0, r1
   2be80:	add	r1, r0, #1
   2be84:	movw	r0, #12
   2be88:	bl	389ec <ftello64@plt+0x27124>
   2be8c:	ldr	r1, [sp, #48]	; 0x30
   2be90:	str	r0, [r1, #8]
   2be94:	ldr	r0, [sp, #48]	; 0x30
   2be98:	ldr	r0, [r0, #8]
   2be9c:	movw	r1, #0
   2bea0:	cmp	r0, r1
   2bea4:	bne	2beb4 <ftello64@plt+0x1a5ec>
   2bea8:	movw	r0, #12
   2beac:	str	r0, [fp, #-4]
   2beb0:	b	2bfd0 <ftello64@plt+0x1a708>
   2beb4:	b	2beb8 <ftello64@plt+0x1a5f0>
   2beb8:	ldr	r0, [fp, #-8]
   2bebc:	ldr	r1, [sp, #48]	; 0x30
   2bec0:	ldr	r1, [r1, #8]
   2bec4:	ldr	r2, [sp, #48]	; 0x30
   2bec8:	ldr	r2, [r2, #4]
   2becc:	ldr	r3, [sp, #48]	; 0x30
   2bed0:	ldr	r3, [r3]
   2bed4:	ldr	ip, [sp, #24]
   2bed8:	ldr	lr, [sp, #36]	; 0x24
   2bedc:	str	ip, [sp]
   2bee0:	str	lr, [sp, #4]
   2bee4:	movw	ip, #9
   2bee8:	str	ip, [sp, #8]
   2beec:	bl	2c6d8 <ftello64@plt+0x1ae10>
   2bef0:	str	r0, [fp, #-44]	; 0xffffffd4
   2bef4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bef8:	cmp	r0, #1
   2befc:	bne	2bf04 <ftello64@plt+0x1a63c>
   2bf00:	b	2bfa4 <ftello64@plt+0x1a6dc>
   2bf04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bf08:	cmp	r0, #0
   2bf0c:	beq	2bf1c <ftello64@plt+0x1a654>
   2bf10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bf14:	str	r0, [fp, #-4]
   2bf18:	b	2bfd0 <ftello64@plt+0x1a708>
   2bf1c:	ldr	r0, [sp, #48]	; 0x30
   2bf20:	ldr	r1, [sp, #24]
   2bf24:	ldr	r2, [sp, #36]	; 0x24
   2bf28:	bl	2ce1c <ftello64@plt+0x1b554>
   2bf2c:	str	r0, [sp, #44]	; 0x2c
   2bf30:	ldr	r0, [sp, #44]	; 0x2c
   2bf34:	movw	r1, #0
   2bf38:	cmp	r0, r1
   2bf3c:	bne	2bf4c <ftello64@plt+0x1a684>
   2bf40:	movw	r0, #12
   2bf44:	str	r0, [fp, #-4]
   2bf48:	b	2bfd0 <ftello64@plt+0x1a708>
   2bf4c:	ldr	r0, [fp, #-8]
   2bf50:	ldr	r1, [sp, #48]	; 0x30
   2bf54:	ldr	r2, [sp, #44]	; 0x2c
   2bf58:	ldr	r3, [fp, #-12]
   2bf5c:	ldr	ip, [fp, #-16]
   2bf60:	str	ip, [sp]
   2bf64:	bl	2c52c <ftello64@plt+0x1ac64>
   2bf68:	str	r0, [fp, #-44]	; 0xffffffd4
   2bf6c:	ldr	r0, [fp, #-8]
   2bf70:	ldr	r0, [r0, #4]
   2bf74:	str	r0, [fp, #-32]	; 0xffffffe0
   2bf78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bf7c:	cmp	r0, #1
   2bf80:	bne	2bf88 <ftello64@plt+0x1a6c0>
   2bf84:	b	2bfa4 <ftello64@plt+0x1a6dc>
   2bf88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bf8c:	cmp	r0, #0
   2bf90:	beq	2bfa0 <ftello64@plt+0x1a6d8>
   2bf94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bf98:	str	r0, [fp, #-4]
   2bf9c:	b	2bfd0 <ftello64@plt+0x1a708>
   2bfa0:	b	2bfa4 <ftello64@plt+0x1a6dc>
   2bfa4:	ldr	r0, [sp, #36]	; 0x24
   2bfa8:	add	r0, r0, #1
   2bfac:	str	r0, [sp, #36]	; 0x24
   2bfb0:	b	2bd24 <ftello64@plt+0x1a45c>
   2bfb4:	b	2bfb8 <ftello64@plt+0x1a6f0>
   2bfb8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2bfbc:	add	r0, r0, #1
   2bfc0:	str	r0, [fp, #-28]	; 0xffffffe4
   2bfc4:	b	2bb08 <ftello64@plt+0x1a240>
   2bfc8:	movw	r0, #0
   2bfcc:	str	r0, [fp, #-4]
   2bfd0:	ldr	r0, [fp, #-4]
   2bfd4:	mov	sp, fp
   2bfd8:	pop	{fp, pc}
   2bfdc:	push	{fp, lr}
   2bfe0:	mov	fp, sp
   2bfe4:	sub	sp, sp, #32
   2bfe8:	str	r0, [fp, #-8]
   2bfec:	str	r1, [fp, #-12]
   2bff0:	str	r2, [sp, #16]
   2bff4:	ldr	r0, [fp, #-12]
   2bff8:	movw	r1, #0
   2bffc:	cmp	r0, r1
   2c000:	beq	2c08c <ftello64@plt+0x1a7c4>
   2c004:	ldr	r0, [fp, #-12]
   2c008:	ldr	r0, [r0, #4]
   2c00c:	cmp	r0, #0
   2c010:	ble	2c08c <ftello64@plt+0x1a7c4>
   2c014:	ldr	r0, [sp, #16]
   2c018:	movw	r1, #0
   2c01c:	cmp	r0, r1
   2c020:	beq	2c08c <ftello64@plt+0x1a7c4>
   2c024:	ldr	r0, [sp, #16]
   2c028:	ldr	r0, [r0, #4]
   2c02c:	cmp	r0, #0
   2c030:	ble	2c08c <ftello64@plt+0x1a7c4>
   2c034:	ldr	r0, [fp, #-12]
   2c038:	ldr	r0, [r0, #4]
   2c03c:	ldr	r1, [sp, #16]
   2c040:	ldr	r1, [r1, #4]
   2c044:	add	r0, r0, r1
   2c048:	ldr	r1, [fp, #-8]
   2c04c:	str	r0, [r1]
   2c050:	ldr	r0, [fp, #-8]
   2c054:	ldr	r0, [r0]
   2c058:	lsl	r0, r0, #2
   2c05c:	bl	38a88 <ftello64@plt+0x271c0>
   2c060:	ldr	r1, [fp, #-8]
   2c064:	str	r0, [r1, #8]
   2c068:	ldr	r0, [fp, #-8]
   2c06c:	ldr	r0, [r0, #8]
   2c070:	movw	r1, #0
   2c074:	cmp	r0, r1
   2c078:	bne	2c088 <ftello64@plt+0x1a7c0>
   2c07c:	movw	r0, #12
   2c080:	str	r0, [fp, #-4]
   2c084:	b	2c31c <ftello64@plt+0x1aa54>
   2c088:	b	2c118 <ftello64@plt+0x1a850>
   2c08c:	ldr	r0, [fp, #-12]
   2c090:	movw	r1, #0
   2c094:	cmp	r0, r1
   2c098:	beq	2c0c0 <ftello64@plt+0x1a7f8>
   2c09c:	ldr	r0, [fp, #-12]
   2c0a0:	ldr	r0, [r0, #4]
   2c0a4:	cmp	r0, #0
   2c0a8:	ble	2c0c0 <ftello64@plt+0x1a7f8>
   2c0ac:	ldr	r0, [fp, #-8]
   2c0b0:	ldr	r1, [fp, #-12]
   2c0b4:	bl	27dcc <ftello64@plt+0x16504>
   2c0b8:	str	r0, [fp, #-4]
   2c0bc:	b	2c31c <ftello64@plt+0x1aa54>
   2c0c0:	ldr	r0, [sp, #16]
   2c0c4:	movw	r1, #0
   2c0c8:	cmp	r0, r1
   2c0cc:	beq	2c0f4 <ftello64@plt+0x1a82c>
   2c0d0:	ldr	r0, [sp, #16]
   2c0d4:	ldr	r0, [r0, #4]
   2c0d8:	cmp	r0, #0
   2c0dc:	ble	2c0f4 <ftello64@plt+0x1a82c>
   2c0e0:	ldr	r0, [fp, #-8]
   2c0e4:	ldr	r1, [sp, #16]
   2c0e8:	bl	27dcc <ftello64@plt+0x16504>
   2c0ec:	str	r0, [fp, #-4]
   2c0f0:	b	2c31c <ftello64@plt+0x1aa54>
   2c0f4:	ldr	r0, [fp, #-8]
   2c0f8:	movw	r1, #0
   2c0fc:	and	r1, r1, #255	; 0xff
   2c100:	movw	r2, #12
   2c104:	bl	11790 <memset@plt>
   2c108:	b	2c10c <ftello64@plt+0x1a844>
   2c10c:	movw	r0, #0
   2c110:	str	r0, [fp, #-4]
   2c114:	b	2c31c <ftello64@plt+0x1aa54>
   2c118:	movw	r0, #0
   2c11c:	str	r0, [sp, #4]
   2c120:	str	r0, [sp, #8]
   2c124:	str	r0, [sp, #12]
   2c128:	ldr	r0, [sp, #12]
   2c12c:	ldr	r1, [fp, #-12]
   2c130:	ldr	r1, [r1, #4]
   2c134:	cmp	r0, r1
   2c138:	movw	r0, #0
   2c13c:	str	r0, [sp]
   2c140:	bge	2c160 <ftello64@plt+0x1a898>
   2c144:	ldr	r0, [sp, #8]
   2c148:	ldr	r1, [sp, #16]
   2c14c:	ldr	r1, [r1, #4]
   2c150:	cmp	r0, r1
   2c154:	movw	r0, #0
   2c158:	movlt	r0, #1
   2c15c:	str	r0, [sp]
   2c160:	ldr	r0, [sp]
   2c164:	tst	r0, #1
   2c168:	beq	2c240 <ftello64@plt+0x1a978>
   2c16c:	ldr	r0, [fp, #-12]
   2c170:	ldr	r0, [r0, #8]
   2c174:	ldr	r1, [sp, #12]
   2c178:	ldr	r0, [r0, r1, lsl #2]
   2c17c:	ldr	r1, [sp, #16]
   2c180:	ldr	r1, [r1, #8]
   2c184:	ldr	r2, [sp, #8]
   2c188:	add	r1, r1, r2, lsl #2
   2c18c:	ldr	r1, [r1]
   2c190:	cmp	r0, r1
   2c194:	ble	2c1d0 <ftello64@plt+0x1a908>
   2c198:	ldr	r0, [sp, #16]
   2c19c:	ldr	r0, [r0, #8]
   2c1a0:	ldr	r1, [sp, #8]
   2c1a4:	add	r2, r1, #1
   2c1a8:	str	r2, [sp, #8]
   2c1ac:	ldr	r0, [r0, r1, lsl #2]
   2c1b0:	ldr	r1, [fp, #-8]
   2c1b4:	ldr	r1, [r1, #8]
   2c1b8:	ldr	r2, [sp, #4]
   2c1bc:	add	r3, r2, #1
   2c1c0:	str	r3, [sp, #4]
   2c1c4:	add	r1, r1, r2, lsl #2
   2c1c8:	str	r0, [r1]
   2c1cc:	b	2c128 <ftello64@plt+0x1a860>
   2c1d0:	ldr	r0, [fp, #-12]
   2c1d4:	ldr	r0, [r0, #8]
   2c1d8:	ldr	r1, [sp, #12]
   2c1dc:	ldr	r0, [r0, r1, lsl #2]
   2c1e0:	ldr	r1, [sp, #16]
   2c1e4:	ldr	r1, [r1, #8]
   2c1e8:	ldr	r2, [sp, #8]
   2c1ec:	add	r1, r1, r2, lsl #2
   2c1f0:	ldr	r1, [r1]
   2c1f4:	cmp	r0, r1
   2c1f8:	bne	2c208 <ftello64@plt+0x1a940>
   2c1fc:	ldr	r0, [sp, #8]
   2c200:	add	r0, r0, #1
   2c204:	str	r0, [sp, #8]
   2c208:	ldr	r0, [fp, #-12]
   2c20c:	ldr	r0, [r0, #8]
   2c210:	ldr	r1, [sp, #12]
   2c214:	add	r2, r1, #1
   2c218:	str	r2, [sp, #12]
   2c21c:	ldr	r0, [r0, r1, lsl #2]
   2c220:	ldr	r1, [fp, #-8]
   2c224:	ldr	r1, [r1, #8]
   2c228:	ldr	r2, [sp, #4]
   2c22c:	add	r3, r2, #1
   2c230:	str	r3, [sp, #4]
   2c234:	add	r1, r1, r2, lsl #2
   2c238:	str	r0, [r1]
   2c23c:	b	2c128 <ftello64@plt+0x1a860>
   2c240:	ldr	r0, [sp, #12]
   2c244:	ldr	r1, [fp, #-12]
   2c248:	ldr	r1, [r1, #4]
   2c24c:	cmp	r0, r1
   2c250:	bge	2c2a4 <ftello64@plt+0x1a9dc>
   2c254:	ldr	r0, [fp, #-8]
   2c258:	ldr	r0, [r0, #8]
   2c25c:	ldr	r1, [sp, #4]
   2c260:	add	r0, r0, r1, lsl #2
   2c264:	ldr	r1, [fp, #-12]
   2c268:	ldr	r2, [r1, #4]
   2c26c:	ldr	r1, [r1, #8]
   2c270:	ldr	r3, [sp, #12]
   2c274:	add	r1, r1, r3, lsl #2
   2c278:	sub	r2, r2, r3
   2c27c:	lsl	r2, r2, #2
   2c280:	bl	115b0 <memcpy@plt>
   2c284:	ldr	r0, [fp, #-12]
   2c288:	ldr	r0, [r0, #4]
   2c28c:	ldr	r1, [sp, #12]
   2c290:	sub	r0, r0, r1
   2c294:	ldr	r1, [sp, #4]
   2c298:	add	r0, r1, r0
   2c29c:	str	r0, [sp, #4]
   2c2a0:	b	2c308 <ftello64@plt+0x1aa40>
   2c2a4:	ldr	r0, [sp, #8]
   2c2a8:	ldr	r1, [sp, #16]
   2c2ac:	ldr	r1, [r1, #4]
   2c2b0:	cmp	r0, r1
   2c2b4:	bge	2c304 <ftello64@plt+0x1aa3c>
   2c2b8:	ldr	r0, [fp, #-8]
   2c2bc:	ldr	r0, [r0, #8]
   2c2c0:	ldr	r1, [sp, #4]
   2c2c4:	add	r0, r0, r1, lsl #2
   2c2c8:	ldr	r1, [sp, #16]
   2c2cc:	ldr	r2, [r1, #4]
   2c2d0:	ldr	r1, [r1, #8]
   2c2d4:	ldr	r3, [sp, #8]
   2c2d8:	add	r1, r1, r3, lsl #2
   2c2dc:	sub	r2, r2, r3
   2c2e0:	lsl	r2, r2, #2
   2c2e4:	bl	115b0 <memcpy@plt>
   2c2e8:	ldr	r0, [sp, #16]
   2c2ec:	ldr	r0, [r0, #4]
   2c2f0:	ldr	r1, [sp, #8]
   2c2f4:	sub	r0, r0, r1
   2c2f8:	ldr	r1, [sp, #4]
   2c2fc:	add	r0, r1, r0
   2c300:	str	r0, [sp, #4]
   2c304:	b	2c308 <ftello64@plt+0x1aa40>
   2c308:	ldr	r0, [sp, #4]
   2c30c:	ldr	r1, [fp, #-8]
   2c310:	str	r0, [r1, #4]
   2c314:	movw	r0, #0
   2c318:	str	r0, [fp, #-4]
   2c31c:	ldr	r0, [fp, #-4]
   2c320:	mov	sp, fp
   2c324:	pop	{fp, pc}
   2c328:	sub	sp, sp, #28
   2c32c:	str	r0, [sp, #20]
   2c330:	str	r1, [sp, #16]
   2c334:	ldr	r0, [sp, #20]
   2c338:	ldr	r0, [r0, #108]	; 0x6c
   2c33c:	str	r0, [sp, #8]
   2c340:	str	r0, [sp]
   2c344:	movw	r0, #0
   2c348:	str	r0, [sp, #12]
   2c34c:	ldr	r0, [sp, #12]
   2c350:	ldr	r1, [sp, #8]
   2c354:	cmp	r0, r1
   2c358:	bge	2c3b8 <ftello64@plt+0x1aaf0>
   2c35c:	ldr	r0, [sp, #12]
   2c360:	ldr	r1, [sp, #8]
   2c364:	add	r0, r0, r1
   2c368:	movw	r1, #2
   2c36c:	sdiv	r0, r0, r1
   2c370:	str	r0, [sp, #4]
   2c374:	ldr	r0, [sp, #20]
   2c378:	ldr	r0, [r0, #116]	; 0x74
   2c37c:	ldr	r1, [sp, #4]
   2c380:	movw	r2, #24
   2c384:	mul	r1, r1, r2
   2c388:	add	r0, r0, r1
   2c38c:	ldr	r0, [r0, #4]
   2c390:	ldr	r1, [sp, #16]
   2c394:	cmp	r0, r1
   2c398:	bge	2c3ac <ftello64@plt+0x1aae4>
   2c39c:	ldr	r0, [sp, #4]
   2c3a0:	add	r0, r0, #1
   2c3a4:	str	r0, [sp, #12]
   2c3a8:	b	2c3b4 <ftello64@plt+0x1aaec>
   2c3ac:	ldr	r0, [sp, #4]
   2c3b0:	str	r0, [sp, #8]
   2c3b4:	b	2c34c <ftello64@plt+0x1aa84>
   2c3b8:	ldr	r0, [sp, #12]
   2c3bc:	ldr	r1, [sp]
   2c3c0:	cmp	r0, r1
   2c3c4:	bge	2c3fc <ftello64@plt+0x1ab34>
   2c3c8:	ldr	r0, [sp, #20]
   2c3cc:	ldr	r0, [r0, #116]	; 0x74
   2c3d0:	ldr	r1, [sp, #12]
   2c3d4:	movw	r2, #24
   2c3d8:	mul	r1, r1, r2
   2c3dc:	add	r0, r0, r1
   2c3e0:	ldr	r0, [r0, #4]
   2c3e4:	ldr	r1, [sp, #16]
   2c3e8:	cmp	r0, r1
   2c3ec:	bne	2c3fc <ftello64@plt+0x1ab34>
   2c3f0:	ldr	r0, [sp, #12]
   2c3f4:	str	r0, [sp, #24]
   2c3f8:	b	2c404 <ftello64@plt+0x1ab3c>
   2c3fc:	mvn	r0, #0
   2c400:	str	r0, [sp, #24]
   2c404:	ldr	r0, [sp, #24]
   2c408:	add	sp, sp, #28
   2c40c:	bx	lr
   2c410:	push	{fp, lr}
   2c414:	mov	fp, sp
   2c418:	sub	sp, sp, #24
   2c41c:	str	r0, [fp, #-8]
   2c420:	str	r1, [sp, #12]
   2c424:	ldr	r0, [fp, #-8]
   2c428:	ldr	r0, [r0, #104]	; 0x68
   2c42c:	str	r0, [sp, #8]
   2c430:	ldr	r0, [sp, #12]
   2c434:	ldr	r1, [fp, #-8]
   2c438:	ldr	r1, [r1, #36]	; 0x24
   2c43c:	cmp	r0, r1
   2c440:	blt	2c45c <ftello64@plt+0x1ab94>
   2c444:	ldr	r0, [fp, #-8]
   2c448:	ldr	r0, [r0, #36]	; 0x24
   2c44c:	ldr	r1, [fp, #-8]
   2c450:	ldr	r1, [r1, #48]	; 0x30
   2c454:	cmp	r0, r1
   2c458:	blt	2c488 <ftello64@plt+0x1abc0>
   2c45c:	ldr	r0, [sp, #12]
   2c460:	ldr	r1, [fp, #-8]
   2c464:	ldr	r1, [r1, #28]
   2c468:	cmp	r0, r1
   2c46c:	blt	2c4b8 <ftello64@plt+0x1abf0>
   2c470:	ldr	r0, [fp, #-8]
   2c474:	ldr	r0, [r0, #28]
   2c478:	ldr	r1, [fp, #-8]
   2c47c:	ldr	r1, [r1, #48]	; 0x30
   2c480:	cmp	r0, r1
   2c484:	bge	2c4b8 <ftello64@plt+0x1abf0>
   2c488:	ldr	r0, [fp, #-8]
   2c48c:	ldr	r1, [sp, #12]
   2c490:	add	r1, r1, #1
   2c494:	bl	2b1ec <ftello64@plt+0x19924>
   2c498:	str	r0, [sp, #4]
   2c49c:	ldr	r0, [sp, #4]
   2c4a0:	cmp	r0, #0
   2c4a4:	beq	2c4b4 <ftello64@plt+0x1abec>
   2c4a8:	ldr	r0, [sp, #4]
   2c4ac:	str	r0, [fp, #-4]
   2c4b0:	b	2c520 <ftello64@plt+0x1ac58>
   2c4b4:	b	2c4b8 <ftello64@plt+0x1abf0>
   2c4b8:	ldr	r0, [sp, #8]
   2c4bc:	ldr	r1, [sp, #12]
   2c4c0:	cmp	r0, r1
   2c4c4:	bge	2c518 <ftello64@plt+0x1ac50>
   2c4c8:	ldr	r0, [fp, #-8]
   2c4cc:	ldr	r0, [r0, #100]	; 0x64
   2c4d0:	movw	r1, #0
   2c4d4:	cmp	r0, r1
   2c4d8:	beq	2c4e0 <ftello64@plt+0x1ac18>
   2c4dc:	b	2c4e0 <ftello64@plt+0x1ac18>
   2c4e0:	ldr	r0, [fp, #-8]
   2c4e4:	ldr	r0, [r0, #100]	; 0x64
   2c4e8:	ldr	r1, [sp, #8]
   2c4ec:	add	r0, r0, r1, lsl #2
   2c4f0:	add	r0, r0, #4
   2c4f4:	ldr	r2, [sp, #12]
   2c4f8:	sub	r1, r2, r1
   2c4fc:	lsl	r2, r1, #2
   2c500:	movw	r1, #0
   2c504:	and	r1, r1, #255	; 0xff
   2c508:	bl	11790 <memset@plt>
   2c50c:	ldr	r0, [sp, #12]
   2c510:	ldr	r1, [fp, #-8]
   2c514:	str	r0, [r1, #104]	; 0x68
   2c518:	movw	r0, #0
   2c51c:	str	r0, [fp, #-4]
   2c520:	ldr	r0, [fp, #-4]
   2c524:	mov	sp, fp
   2c528:	pop	{fp, pc}
   2c52c:	push	{r4, sl, fp, lr}
   2c530:	add	fp, sp, #8
   2c534:	sub	sp, sp, #48	; 0x30
   2c538:	ldr	ip, [fp, #8]
   2c53c:	str	r0, [fp, #-16]
   2c540:	str	r1, [fp, #-20]	; 0xffffffec
   2c544:	str	r2, [fp, #-24]	; 0xffffffe8
   2c548:	str	r3, [sp, #28]
   2c54c:	ldr	r0, [fp, #-16]
   2c550:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c554:	add	r1, r1, #8
   2c558:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2c55c:	ldr	r2, [r2]
   2c560:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c564:	ldr	r3, [r3, #4]
   2c568:	ldr	lr, [sp, #28]
   2c56c:	ldr	r4, [fp, #8]
   2c570:	str	lr, [sp]
   2c574:	str	r4, [sp, #4]
   2c578:	movw	lr, #8
   2c57c:	str	lr, [sp, #8]
   2c580:	str	ip, [sp, #16]
   2c584:	bl	2c6d8 <ftello64@plt+0x1ae10>
   2c588:	str	r0, [sp, #24]
   2c58c:	ldr	r0, [sp, #24]
   2c590:	cmp	r0, #0
   2c594:	beq	2c5a4 <ftello64@plt+0x1acdc>
   2c598:	ldr	r0, [sp, #24]
   2c59c:	str	r0, [fp, #-12]
   2c5a0:	b	2c614 <ftello64@plt+0x1ad4c>
   2c5a4:	ldr	r0, [fp, #-16]
   2c5a8:	ldr	r1, [sp, #28]
   2c5ac:	ldr	r2, [fp, #8]
   2c5b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c5b4:	ldr	r3, [r3]
   2c5b8:	ldr	ip, [fp, #-24]	; 0xffffffe8
   2c5bc:	ldr	ip, [ip, #4]
   2c5c0:	str	ip, [sp]
   2c5c4:	bl	2cf20 <ftello64@plt+0x1b658>
   2c5c8:	str	r0, [sp, #24]
   2c5cc:	ldr	r0, [sp, #24]
   2c5d0:	cmp	r0, #0
   2c5d4:	beq	2c5e4 <ftello64@plt+0x1ad1c>
   2c5d8:	ldr	r0, [sp, #24]
   2c5dc:	str	r0, [fp, #-12]
   2c5e0:	b	2c614 <ftello64@plt+0x1ad4c>
   2c5e4:	ldr	r0, [fp, #8]
   2c5e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c5ec:	ldr	r1, [r1, #4]
   2c5f0:	add	r0, r0, r1
   2c5f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c5f8:	ldr	r1, [r1]
   2c5fc:	sub	r0, r0, r1
   2c600:	str	r0, [sp, #20]
   2c604:	ldr	r0, [fp, #-16]
   2c608:	ldr	r1, [sp, #20]
   2c60c:	bl	2c410 <ftello64@plt+0x1ab48>
   2c610:	str	r0, [fp, #-12]
   2c614:	ldr	r0, [fp, #-12]
   2c618:	sub	sp, fp, #8
   2c61c:	pop	{r4, sl, fp, pc}
   2c620:	sub	sp, sp, #32
   2c624:	str	r0, [sp, #24]
   2c628:	str	r1, [sp, #20]
   2c62c:	str	r2, [sp, #16]
   2c630:	str	r3, [sp, #12]
   2c634:	movw	r0, #0
   2c638:	str	r0, [sp, #8]
   2c63c:	ldr	r0, [sp, #8]
   2c640:	ldr	r1, [sp, #20]
   2c644:	ldr	r1, [r1, #4]
   2c648:	cmp	r0, r1
   2c64c:	bge	2c6c4 <ftello64@plt+0x1adfc>
   2c650:	ldr	r0, [sp, #20]
   2c654:	ldr	r0, [r0, #8]
   2c658:	ldr	r1, [sp, #8]
   2c65c:	ldr	r0, [r0, r1, lsl #2]
   2c660:	str	r0, [sp, #4]
   2c664:	ldr	r0, [sp, #24]
   2c668:	ldr	r0, [r0]
   2c66c:	ldr	r1, [sp, #4]
   2c670:	add	r0, r0, r1, lsl #3
   2c674:	str	r0, [sp]
   2c678:	ldr	r0, [sp]
   2c67c:	ldr	r0, [r0, #4]
   2c680:	and	r0, r0, #255	; 0xff
   2c684:	ldr	r1, [sp, #12]
   2c688:	cmp	r0, r1
   2c68c:	bne	2c6b0 <ftello64@plt+0x1ade8>
   2c690:	ldr	r0, [sp]
   2c694:	ldr	r0, [r0]
   2c698:	ldr	r1, [sp, #16]
   2c69c:	cmp	r0, r1
   2c6a0:	bne	2c6b0 <ftello64@plt+0x1ade8>
   2c6a4:	ldr	r0, [sp, #4]
   2c6a8:	str	r0, [sp, #28]
   2c6ac:	b	2c6cc <ftello64@plt+0x1ae04>
   2c6b0:	b	2c6b4 <ftello64@plt+0x1adec>
   2c6b4:	ldr	r0, [sp, #8]
   2c6b8:	add	r0, r0, #1
   2c6bc:	str	r0, [sp, #8]
   2c6c0:	b	2c63c <ftello64@plt+0x1ad74>
   2c6c4:	mvn	r0, #0
   2c6c8:	str	r0, [sp, #28]
   2c6cc:	ldr	r0, [sp, #28]
   2c6d0:	add	sp, sp, #32
   2c6d4:	bx	lr
   2c6d8:	push	{r4, sl, fp, lr}
   2c6dc:	add	fp, sp, #8
   2c6e0:	sub	sp, sp, #136	; 0x88
   2c6e4:	ldr	ip, [fp, #16]
   2c6e8:	ldr	lr, [fp, #12]
   2c6ec:	ldr	r4, [fp, #8]
   2c6f0:	str	r0, [fp, #-16]
   2c6f4:	str	r1, [fp, #-20]	; 0xffffffec
   2c6f8:	str	r2, [fp, #-24]	; 0xffffffe8
   2c6fc:	str	r3, [fp, #-28]	; 0xffffffe4
   2c700:	ldr	r0, [fp, #-16]
   2c704:	ldr	r0, [r0, #84]	; 0x54
   2c708:	str	r0, [fp, #-32]	; 0xffffffe0
   2c70c:	mov	r0, #0
   2c710:	str	r0, [fp, #-36]	; 0xffffffdc
   2c714:	str	r0, [fp, #-56]	; 0xffffffc8
   2c718:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c71c:	ldr	r0, [r0]
   2c720:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c724:	add	r0, r0, r1, lsl #3
   2c728:	ldr	r0, [r0]
   2c72c:	str	r0, [fp, #-40]	; 0xffffffd8
   2c730:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c734:	ldr	r0, [r0, #4]
   2c738:	ldr	r1, [fp, #12]
   2c73c:	ldr	r2, [fp, #-16]
   2c740:	ldr	r2, [r2, #120]	; 0x78
   2c744:	add	r1, r1, r2
   2c748:	add	r1, r1, #1
   2c74c:	cmp	r0, r1
   2c750:	str	r4, [sp, #44]	; 0x2c
   2c754:	str	lr, [sp, #40]	; 0x28
   2c758:	str	ip, [sp, #36]	; 0x24
   2c75c:	bge	2c848 <ftello64@plt+0x1af80>
   2c760:	ldr	r0, [pc, #1708]	; 2ce14 <ftello64@plt+0x1b54c>
   2c764:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c768:	ldr	r1, [r1, #4]
   2c76c:	str	r1, [sp, #56]	; 0x38
   2c770:	ldr	r1, [fp, #12]
   2c774:	ldr	r2, [fp, #-16]
   2c778:	ldr	r2, [r2, #120]	; 0x78
   2c77c:	add	r1, r1, r2
   2c780:	add	r1, r1, #1
   2c784:	str	r1, [sp, #52]	; 0x34
   2c788:	ldr	r1, [sp, #56]	; 0x38
   2c78c:	sub	r0, r0, r1
   2c790:	ldr	r1, [sp, #52]	; 0x34
   2c794:	cmp	r0, r1
   2c798:	bge	2c7a8 <ftello64@plt+0x1aee0>
   2c79c:	movw	r0, #12
   2c7a0:	str	r0, [fp, #-12]
   2c7a4:	b	2ce08 <ftello64@plt+0x1b540>
   2c7a8:	ldr	r0, [pc, #1640]	; 2ce18 <ftello64@plt+0x1b550>
   2c7ac:	ldr	r1, [sp, #56]	; 0x38
   2c7b0:	ldr	r2, [sp, #52]	; 0x34
   2c7b4:	add	r1, r1, r2
   2c7b8:	str	r1, [sp, #48]	; 0x30
   2c7bc:	ldr	r1, [sp, #48]	; 0x30
   2c7c0:	cmp	r0, r1
   2c7c4:	bcs	2c7d4 <ftello64@plt+0x1af0c>
   2c7c8:	movw	r0, #12
   2c7cc:	str	r0, [fp, #-12]
   2c7d0:	b	2ce08 <ftello64@plt+0x1b540>
   2c7d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c7d8:	ldr	r0, [r0, #8]
   2c7dc:	ldr	r1, [sp, #48]	; 0x30
   2c7e0:	lsl	r1, r1, #2
   2c7e4:	bl	38af8 <ftello64@plt+0x27230>
   2c7e8:	str	r0, [sp, #60]	; 0x3c
   2c7ec:	ldr	r0, [sp, #60]	; 0x3c
   2c7f0:	movw	r1, #0
   2c7f4:	cmp	r0, r1
   2c7f8:	bne	2c808 <ftello64@plt+0x1af40>
   2c7fc:	movw	r0, #12
   2c800:	str	r0, [fp, #-12]
   2c804:	b	2ce08 <ftello64@plt+0x1b540>
   2c808:	ldr	r0, [sp, #60]	; 0x3c
   2c80c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c810:	str	r0, [r1, #8]
   2c814:	ldr	r0, [sp, #48]	; 0x30
   2c818:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c81c:	str	r0, [r1, #4]
   2c820:	ldr	r0, [sp, #60]	; 0x3c
   2c824:	ldr	r1, [sp, #56]	; 0x38
   2c828:	add	r0, r0, r1, lsl #2
   2c82c:	ldr	r2, [fp, #-20]	; 0xffffffec
   2c830:	ldr	r2, [r2, #4]
   2c834:	sub	r1, r2, r1
   2c838:	lsl	r2, r1, #2
   2c83c:	movw	r1, #0
   2c840:	and	r1, r1, #255	; 0xff
   2c844:	bl	11790 <memset@plt>
   2c848:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c84c:	ldr	r0, [r0]
   2c850:	cmp	r0, #0
   2c854:	beq	2c868 <ftello64@plt+0x1afa0>
   2c858:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c85c:	ldr	r0, [r0]
   2c860:	str	r0, [sp, #32]
   2c864:	b	2c870 <ftello64@plt+0x1afa8>
   2c868:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2c86c:	str	r0, [sp, #32]
   2c870:	ldr	r0, [sp, #32]
   2c874:	str	r0, [fp, #-48]	; 0xffffffd0
   2c878:	ldr	r0, [fp, #-16]
   2c87c:	ldr	r0, [r0, #100]	; 0x64
   2c880:	str	r0, [sp, #68]	; 0x44
   2c884:	ldr	r0, [fp, #-16]
   2c888:	ldr	r0, [r0, #40]	; 0x28
   2c88c:	str	r0, [fp, #-44]	; 0xffffffd4
   2c890:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c894:	ldr	r0, [r0, #8]
   2c898:	ldr	r1, [fp, #-16]
   2c89c:	str	r0, [r1, #100]	; 0x64
   2c8a0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2c8a4:	ldr	r1, [fp, #-16]
   2c8a8:	str	r0, [r1, #40]	; 0x28
   2c8ac:	ldr	r0, [fp, #-16]
   2c8b0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2c8b4:	sub	r1, r1, #1
   2c8b8:	ldr	r2, [fp, #-16]
   2c8bc:	ldr	r2, [r2, #88]	; 0x58
   2c8c0:	bl	2a7e0 <ftello64@plt+0x18f18>
   2c8c4:	str	r0, [sp, #64]	; 0x40
   2c8c8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2c8cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2c8d0:	cmp	r0, r1
   2c8d4:	bne	2c93c <ftello64@plt+0x1b074>
   2c8d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c8dc:	add	r0, sp, #72	; 0x48
   2c8e0:	bl	26b18 <ftello64@plt+0x15250>
   2c8e4:	str	r0, [fp, #-36]	; 0xffffffdc
   2c8e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c8ec:	cmp	r0, #0
   2c8f0:	beq	2c900 <ftello64@plt+0x1b038>
   2c8f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c8f8:	str	r0, [fp, #-12]
   2c8fc:	b	2ce08 <ftello64@plt+0x1b540>
   2c900:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c904:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2c908:	ldr	r3, [fp, #16]
   2c90c:	add	r1, sp, #72	; 0x48
   2c910:	bl	2d180 <ftello64@plt+0x1b8b8>
   2c914:	str	r0, [fp, #-36]	; 0xffffffdc
   2c918:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c91c:	cmp	r0, #0
   2c920:	beq	2c938 <ftello64@plt+0x1b070>
   2c924:	ldr	r0, [sp, #80]	; 0x50
   2c928:	bl	17178 <ftello64@plt+0x58b0>
   2c92c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c930:	str	r0, [fp, #-12]
   2c934:	b	2ce08 <ftello64@plt+0x1b540>
   2c938:	b	2c9c4 <ftello64@plt+0x1b0fc>
   2c93c:	ldr	r0, [fp, #-16]
   2c940:	ldr	r0, [r0, #100]	; 0x64
   2c944:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2c948:	add	r0, r0, r1, lsl #2
   2c94c:	ldr	r0, [r0]
   2c950:	str	r0, [fp, #-56]	; 0xffffffc8
   2c954:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c958:	movw	r1, #0
   2c95c:	cmp	r0, r1
   2c960:	beq	2c9ac <ftello64@plt+0x1b0e4>
   2c964:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c968:	ldrb	r0, [r0, #52]	; 0x34
   2c96c:	ubfx	r0, r0, #6, #1
   2c970:	and	r0, r0, #255	; 0xff
   2c974:	cmp	r0, #0
   2c978:	beq	2c9ac <ftello64@plt+0x1b0e4>
   2c97c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c980:	add	r1, r0, #4
   2c984:	add	r0, sp, #72	; 0x48
   2c988:	bl	27dcc <ftello64@plt+0x16504>
   2c98c:	str	r0, [fp, #-36]	; 0xffffffdc
   2c990:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c994:	cmp	r0, #0
   2c998:	beq	2c9a8 <ftello64@plt+0x1b0e0>
   2c99c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c9a0:	str	r0, [fp, #-12]
   2c9a4:	b	2ce08 <ftello64@plt+0x1b540>
   2c9a8:	b	2c9c0 <ftello64@plt+0x1b0f8>
   2c9ac:	add	r0, sp, #72	; 0x48
   2c9b0:	movw	r1, #0
   2c9b4:	and	r1, r1, #255	; 0xff
   2c9b8:	movw	r2, #12
   2c9bc:	bl	11790 <memset@plt>
   2c9c0:	b	2c9c4 <ftello64@plt+0x1b0fc>
   2c9c4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2c9c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2c9cc:	cmp	r0, r1
   2c9d0:	beq	2c9fc <ftello64@plt+0x1b134>
   2c9d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c9d8:	movw	r1, #0
   2c9dc:	cmp	r0, r1
   2c9e0:	beq	2cad4 <ftello64@plt+0x1b20c>
   2c9e4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c9e8:	ldrb	r0, [r0, #52]	; 0x34
   2c9ec:	ubfx	r0, r0, #6, #1
   2c9f0:	and	r0, r0, #255	; 0xff
   2c9f4:	cmp	r0, #0
   2c9f8:	beq	2cad4 <ftello64@plt+0x1b20c>
   2c9fc:	ldr	r0, [sp, #76]	; 0x4c
   2ca00:	cmp	r0, #0
   2ca04:	beq	2ca58 <ftello64@plt+0x1b190>
   2ca08:	ldr	r0, [fp, #-16]
   2ca0c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2ca10:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2ca14:	ldr	r1, [fp, #16]
   2ca18:	add	ip, sp, #72	; 0x48
   2ca1c:	str	r1, [sp, #28]
   2ca20:	mov	r1, ip
   2ca24:	ldr	ip, [sp, #28]
   2ca28:	str	ip, [sp]
   2ca2c:	bl	2d324 <ftello64@plt+0x1ba5c>
   2ca30:	str	r0, [fp, #-36]	; 0xffffffdc
   2ca34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ca38:	cmp	r0, #0
   2ca3c:	beq	2ca54 <ftello64@plt+0x1b18c>
   2ca40:	ldr	r0, [sp, #80]	; 0x50
   2ca44:	bl	17178 <ftello64@plt+0x58b0>
   2ca48:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ca4c:	str	r0, [fp, #-12]
   2ca50:	b	2ce08 <ftello64@plt+0x1b540>
   2ca54:	b	2ca58 <ftello64@plt+0x1b190>
   2ca58:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2ca5c:	ldr	r3, [sp, #64]	; 0x40
   2ca60:	sub	r0, fp, #36	; 0x24
   2ca64:	add	r2, sp, #72	; 0x48
   2ca68:	bl	27f90 <ftello64@plt+0x166c8>
   2ca6c:	str	r0, [fp, #-56]	; 0xffffffc8
   2ca70:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2ca74:	movw	r1, #0
   2ca78:	cmp	r0, r1
   2ca7c:	movw	r0, #0
   2ca80:	str	r0, [sp, #24]
   2ca84:	bne	2ca9c <ftello64@plt+0x1b1d4>
   2ca88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ca8c:	cmp	r0, #0
   2ca90:	movw	r0, #0
   2ca94:	movne	r0, #1
   2ca98:	str	r0, [sp, #24]
   2ca9c:	ldr	r0, [sp, #24]
   2caa0:	tst	r0, #1
   2caa4:	beq	2cabc <ftello64@plt+0x1b1f4>
   2caa8:	ldr	r0, [sp, #80]	; 0x50
   2caac:	bl	17178 <ftello64@plt+0x58b0>
   2cab0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cab4:	str	r0, [fp, #-12]
   2cab8:	b	2ce08 <ftello64@plt+0x1b540>
   2cabc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2cac0:	ldr	r1, [fp, #-16]
   2cac4:	ldr	r1, [r1, #100]	; 0x64
   2cac8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2cacc:	add	r1, r1, r2, lsl #2
   2cad0:	str	r0, [r1]
   2cad4:	movw	r0, #0
   2cad8:	str	r0, [fp, #-52]	; 0xffffffcc
   2cadc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2cae0:	ldr	r1, [fp, #12]
   2cae4:	cmp	r0, r1
   2cae8:	movw	r0, #0
   2caec:	str	r0, [sp, #20]
   2caf0:	bge	2cb10 <ftello64@plt+0x1b248>
   2caf4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2caf8:	ldr	r1, [fp, #-16]
   2cafc:	ldr	r1, [r1, #120]	; 0x78
   2cb00:	cmp	r0, r1
   2cb04:	movw	r0, #0
   2cb08:	movle	r0, #1
   2cb0c:	str	r0, [sp, #20]
   2cb10:	ldr	r0, [sp, #20]
   2cb14:	tst	r0, #1
   2cb18:	beq	2cd54 <ftello64@plt+0x1b48c>
   2cb1c:	mov	r0, #0
   2cb20:	str	r0, [sp, #76]	; 0x4c
   2cb24:	ldr	r0, [fp, #-16]
   2cb28:	ldr	r0, [r0, #100]	; 0x64
   2cb2c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2cb30:	add	r1, r1, #1
   2cb34:	add	r0, r0, r1, lsl #2
   2cb38:	ldr	r0, [r0]
   2cb3c:	movw	r1, #0
   2cb40:	cmp	r0, r1
   2cb44:	beq	2cb94 <ftello64@plt+0x1b2cc>
   2cb48:	ldr	r0, [fp, #-16]
   2cb4c:	ldr	r0, [r0, #100]	; 0x64
   2cb50:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2cb54:	add	r1, r1, #1
   2cb58:	add	r0, r0, r1, lsl #2
   2cb5c:	ldr	r0, [r0]
   2cb60:	add	r1, r0, #4
   2cb64:	add	r0, sp, #72	; 0x48
   2cb68:	bl	274f8 <ftello64@plt+0x15c30>
   2cb6c:	str	r0, [fp, #-36]	; 0xffffffdc
   2cb70:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cb74:	cmp	r0, #0
   2cb78:	beq	2cb90 <ftello64@plt+0x1b2c8>
   2cb7c:	ldr	r0, [sp, #80]	; 0x50
   2cb80:	bl	17178 <ftello64@plt+0x58b0>
   2cb84:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cb88:	str	r0, [fp, #-12]
   2cb8c:	b	2ce08 <ftello64@plt+0x1b540>
   2cb90:	b	2cb94 <ftello64@plt+0x1b2cc>
   2cb94:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2cb98:	movw	r1, #0
   2cb9c:	cmp	r0, r1
   2cba0:	beq	2cbe4 <ftello64@plt+0x1b31c>
   2cba4:	ldr	r0, [fp, #-16]
   2cba8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2cbac:	ldr	r2, [fp, #-56]	; 0xffffffc8
   2cbb0:	add	r2, r2, #16
   2cbb4:	add	r3, sp, #72	; 0x48
   2cbb8:	bl	2d6f4 <ftello64@plt+0x1be2c>
   2cbbc:	str	r0, [fp, #-36]	; 0xffffffdc
   2cbc0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cbc4:	cmp	r0, #0
   2cbc8:	beq	2cbe0 <ftello64@plt+0x1b318>
   2cbcc:	ldr	r0, [sp, #80]	; 0x50
   2cbd0:	bl	17178 <ftello64@plt+0x58b0>
   2cbd4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cbd8:	str	r0, [fp, #-12]
   2cbdc:	b	2ce08 <ftello64@plt+0x1b540>
   2cbe0:	b	2cbe4 <ftello64@plt+0x1b31c>
   2cbe4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2cbe8:	add	r0, r0, #1
   2cbec:	str	r0, [fp, #-48]	; 0xffffffd0
   2cbf0:	ldr	r0, [sp, #76]	; 0x4c
   2cbf4:	cmp	r0, #0
   2cbf8:	beq	2cc84 <ftello64@plt+0x1b3bc>
   2cbfc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2cc00:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2cc04:	ldr	r3, [fp, #16]
   2cc08:	add	r1, sp, #72	; 0x48
   2cc0c:	bl	2d180 <ftello64@plt+0x1b8b8>
   2cc10:	str	r0, [fp, #-36]	; 0xffffffdc
   2cc14:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cc18:	cmp	r0, #0
   2cc1c:	beq	2cc34 <ftello64@plt+0x1b36c>
   2cc20:	ldr	r0, [sp, #80]	; 0x50
   2cc24:	bl	17178 <ftello64@plt+0x58b0>
   2cc28:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cc2c:	str	r0, [fp, #-12]
   2cc30:	b	2ce08 <ftello64@plt+0x1b540>
   2cc34:	ldr	r0, [fp, #-16]
   2cc38:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2cc3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2cc40:	ldr	r1, [fp, #16]
   2cc44:	add	ip, sp, #72	; 0x48
   2cc48:	str	r1, [sp, #16]
   2cc4c:	mov	r1, ip
   2cc50:	ldr	ip, [sp, #16]
   2cc54:	str	ip, [sp]
   2cc58:	bl	2d324 <ftello64@plt+0x1ba5c>
   2cc5c:	str	r0, [fp, #-36]	; 0xffffffdc
   2cc60:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cc64:	cmp	r0, #0
   2cc68:	beq	2cc80 <ftello64@plt+0x1b3b8>
   2cc6c:	ldr	r0, [sp, #80]	; 0x50
   2cc70:	bl	17178 <ftello64@plt+0x58b0>
   2cc74:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cc78:	str	r0, [fp, #-12]
   2cc7c:	b	2ce08 <ftello64@plt+0x1b540>
   2cc80:	b	2cc84 <ftello64@plt+0x1b3bc>
   2cc84:	ldr	r0, [fp, #-16]
   2cc88:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2cc8c:	sub	r1, r1, #1
   2cc90:	ldr	r2, [fp, #-16]
   2cc94:	ldr	r2, [r2, #88]	; 0x58
   2cc98:	bl	2a7e0 <ftello64@plt+0x18f18>
   2cc9c:	str	r0, [sp, #64]	; 0x40
   2cca0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2cca4:	ldr	r3, [sp, #64]	; 0x40
   2cca8:	sub	r0, fp, #36	; 0x24
   2ccac:	add	r2, sp, #72	; 0x48
   2ccb0:	bl	27f90 <ftello64@plt+0x166c8>
   2ccb4:	str	r0, [fp, #-56]	; 0xffffffc8
   2ccb8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2ccbc:	movw	r1, #0
   2ccc0:	cmp	r0, r1
   2ccc4:	movw	r0, #0
   2ccc8:	str	r0, [sp, #12]
   2cccc:	bne	2cce4 <ftello64@plt+0x1b41c>
   2ccd0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ccd4:	cmp	r0, #0
   2ccd8:	movw	r0, #0
   2ccdc:	movne	r0, #1
   2cce0:	str	r0, [sp, #12]
   2cce4:	ldr	r0, [sp, #12]
   2cce8:	tst	r0, #1
   2ccec:	beq	2cd04 <ftello64@plt+0x1b43c>
   2ccf0:	ldr	r0, [sp, #80]	; 0x50
   2ccf4:	bl	17178 <ftello64@plt+0x58b0>
   2ccf8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ccfc:	str	r0, [fp, #-12]
   2cd00:	b	2ce08 <ftello64@plt+0x1b540>
   2cd04:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2cd08:	ldr	r1, [fp, #-16]
   2cd0c:	ldr	r1, [r1, #100]	; 0x64
   2cd10:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2cd14:	add	r1, r1, r2, lsl #2
   2cd18:	str	r0, [r1]
   2cd1c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2cd20:	movw	r1, #0
   2cd24:	cmp	r0, r1
   2cd28:	bne	2cd3c <ftello64@plt+0x1b474>
   2cd2c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2cd30:	add	r0, r0, #1
   2cd34:	str	r0, [sp, #8]
   2cd38:	b	2cd48 <ftello64@plt+0x1b480>
   2cd3c:	movw	r0, #0
   2cd40:	str	r0, [sp, #8]
   2cd44:	b	2cd48 <ftello64@plt+0x1b480>
   2cd48:	ldr	r0, [sp, #8]
   2cd4c:	str	r0, [fp, #-52]	; 0xffffffcc
   2cd50:	b	2cadc <ftello64@plt+0x1b214>
   2cd54:	ldr	r0, [sp, #80]	; 0x50
   2cd58:	bl	17178 <ftello64@plt+0x58b0>
   2cd5c:	ldr	r0, [fp, #-16]
   2cd60:	ldr	r0, [r0, #100]	; 0x64
   2cd64:	ldr	lr, [fp, #12]
   2cd68:	add	r0, r0, lr, lsl #2
   2cd6c:	ldr	r0, [r0]
   2cd70:	movw	lr, #0
   2cd74:	cmp	r0, lr
   2cd78:	bne	2cd88 <ftello64@plt+0x1b4c0>
   2cd7c:	movw	r0, #0
   2cd80:	str	r0, [sp, #4]
   2cd84:	b	2cda4 <ftello64@plt+0x1b4dc>
   2cd88:	ldr	r0, [fp, #-16]
   2cd8c:	ldr	r0, [r0, #100]	; 0x64
   2cd90:	ldr	r1, [fp, #12]
   2cd94:	add	r0, r0, r1, lsl #2
   2cd98:	ldr	r0, [r0]
   2cd9c:	add	r0, r0, #4
   2cda0:	str	r0, [sp, #4]
   2cda4:	ldr	r0, [sp, #4]
   2cda8:	str	r0, [fp, #-60]	; 0xffffffc4
   2cdac:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2cdb0:	ldr	r1, [fp, #-20]	; 0xffffffec
   2cdb4:	str	r0, [r1]
   2cdb8:	ldr	r0, [sp, #68]	; 0x44
   2cdbc:	ldr	r1, [fp, #-16]
   2cdc0:	str	r0, [r1, #100]	; 0x64
   2cdc4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2cdc8:	ldr	r1, [fp, #-16]
   2cdcc:	str	r0, [r1, #40]	; 0x28
   2cdd0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2cdd4:	movw	r1, #0
   2cdd8:	cmp	r0, r1
   2cddc:	beq	2ce00 <ftello64@plt+0x1b538>
   2cde0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2cde4:	ldr	r1, [fp, #8]
   2cde8:	bl	27ea0 <ftello64@plt+0x165d8>
   2cdec:	cmp	r0, #0
   2cdf0:	beq	2ce00 <ftello64@plt+0x1b538>
   2cdf4:	movw	r0, #0
   2cdf8:	str	r0, [fp, #-12]
   2cdfc:	b	2ce08 <ftello64@plt+0x1b540>
   2ce00:	movw	r0, #1
   2ce04:	str	r0, [fp, #-12]
   2ce08:	ldr	r0, [fp, #-12]
   2ce0c:	sub	sp, fp, #8
   2ce10:	pop	{r4, sl, fp, pc}
   2ce14:	svcvc	0x00ffffff
   2ce18:	svccc	0x00ffffff
   2ce1c:	push	{fp, lr}
   2ce20:	mov	fp, sp
   2ce24:	sub	sp, sp, #32
   2ce28:	str	r0, [fp, #-8]
   2ce2c:	str	r1, [fp, #-12]
   2ce30:	str	r2, [sp, #16]
   2ce34:	ldr	r0, [fp, #-8]
   2ce38:	ldr	r0, [r0, #16]
   2ce3c:	ldr	r1, [fp, #-8]
   2ce40:	ldr	r1, [r1, #12]
   2ce44:	cmp	r0, r1
   2ce48:	bne	2ceac <ftello64@plt+0x1b5e4>
   2ce4c:	ldr	r0, [fp, #-8]
   2ce50:	ldr	r0, [r0, #12]
   2ce54:	mov	r1, #1
   2ce58:	orr	r0, r1, r0, lsl #1
   2ce5c:	str	r0, [sp, #8]
   2ce60:	ldr	r0, [fp, #-8]
   2ce64:	ldr	r0, [r0, #20]
   2ce68:	ldr	r1, [sp, #8]
   2ce6c:	lsl	r1, r1, #2
   2ce70:	bl	38af8 <ftello64@plt+0x27230>
   2ce74:	str	r0, [sp, #4]
   2ce78:	ldr	r0, [sp, #4]
   2ce7c:	movw	r1, #0
   2ce80:	cmp	r0, r1
   2ce84:	bne	2ce94 <ftello64@plt+0x1b5cc>
   2ce88:	movw	r0, #0
   2ce8c:	str	r0, [fp, #-4]
   2ce90:	b	2cf14 <ftello64@plt+0x1b64c>
   2ce94:	ldr	r0, [sp, #4]
   2ce98:	ldr	r1, [fp, #-8]
   2ce9c:	str	r0, [r1, #20]
   2cea0:	ldr	r0, [sp, #8]
   2cea4:	ldr	r1, [fp, #-8]
   2cea8:	str	r0, [r1, #12]
   2ceac:	movw	r0, #1
   2ceb0:	movw	r1, #20
   2ceb4:	bl	389ec <ftello64@plt+0x27124>
   2ceb8:	str	r0, [sp, #12]
   2cebc:	ldr	r0, [sp, #12]
   2cec0:	movw	r1, #0
   2cec4:	cmp	r0, r1
   2cec8:	beq	2cf0c <ftello64@plt+0x1b644>
   2cecc:	ldr	r0, [sp, #12]
   2ced0:	ldr	r1, [fp, #-8]
   2ced4:	ldr	r2, [r1, #16]
   2ced8:	ldr	r1, [r1, #20]
   2cedc:	add	r1, r1, r2, lsl #2
   2cee0:	str	r0, [r1]
   2cee4:	ldr	r0, [fp, #-12]
   2cee8:	ldr	r1, [sp, #12]
   2ceec:	str	r0, [r1]
   2cef0:	ldr	r0, [sp, #16]
   2cef4:	ldr	r1, [sp, #12]
   2cef8:	str	r0, [r1, #4]
   2cefc:	ldr	r0, [fp, #-8]
   2cf00:	ldr	r1, [r0, #16]
   2cf04:	add	r1, r1, #1
   2cf08:	str	r1, [r0, #16]
   2cf0c:	ldr	r0, [sp, #12]
   2cf10:	str	r0, [fp, #-4]
   2cf14:	ldr	r0, [fp, #-4]
   2cf18:	mov	sp, fp
   2cf1c:	pop	{fp, pc}
   2cf20:	push	{fp, lr}
   2cf24:	mov	fp, sp
   2cf28:	sub	sp, sp, #32
   2cf2c:	ldr	ip, [fp, #8]
   2cf30:	str	r0, [fp, #-8]
   2cf34:	str	r1, [fp, #-12]
   2cf38:	str	r2, [sp, #16]
   2cf3c:	str	r3, [sp, #12]
   2cf40:	ldr	r0, [fp, #-8]
   2cf44:	ldr	r0, [r0, #108]	; 0x6c
   2cf48:	ldr	r1, [fp, #-8]
   2cf4c:	ldr	r1, [r1, #112]	; 0x70
   2cf50:	cmp	r0, r1
   2cf54:	str	ip, [sp, #4]
   2cf58:	blt	2cfec <ftello64@plt+0x1b724>
   2cf5c:	ldr	r0, [fp, #-8]
   2cf60:	ldr	r1, [r0, #112]	; 0x70
   2cf64:	ldr	r0, [r0, #116]	; 0x74
   2cf68:	lsl	r1, r1, #1
   2cf6c:	movw	r2, #24
   2cf70:	mul	r1, r1, r2
   2cf74:	bl	38af8 <ftello64@plt+0x27230>
   2cf78:	str	r0, [sp, #8]
   2cf7c:	ldr	r0, [sp, #8]
   2cf80:	movw	r1, #0
   2cf84:	cmp	r0, r1
   2cf88:	bne	2cfa4 <ftello64@plt+0x1b6dc>
   2cf8c:	ldr	r0, [fp, #-8]
   2cf90:	ldr	r0, [r0, #116]	; 0x74
   2cf94:	bl	17178 <ftello64@plt+0x58b0>
   2cf98:	movw	r0, #12
   2cf9c:	str	r0, [fp, #-4]
   2cfa0:	b	2d174 <ftello64@plt+0x1b8ac>
   2cfa4:	ldr	r0, [sp, #8]
   2cfa8:	ldr	r1, [fp, #-8]
   2cfac:	str	r0, [r1, #116]	; 0x74
   2cfb0:	ldr	r0, [fp, #-8]
   2cfb4:	ldr	r1, [r0, #108]	; 0x6c
   2cfb8:	ldr	r2, [r0, #112]	; 0x70
   2cfbc:	ldr	r0, [r0, #116]	; 0x74
   2cfc0:	add	r1, r1, r1, lsl #1
   2cfc4:	add	r0, r0, r1, lsl #3
   2cfc8:	add	r1, r2, r2, lsl #1
   2cfcc:	lsl	r2, r1, #3
   2cfd0:	mov	r1, #0
   2cfd4:	bl	11790 <memset@plt>
   2cfd8:	ldr	r1, [fp, #-8]
   2cfdc:	ldr	r2, [r1, #112]	; 0x70
   2cfe0:	lsl	r2, r2, #1
   2cfe4:	str	r2, [r1, #112]	; 0x70
   2cfe8:	str	r0, [sp]
   2cfec:	ldr	r0, [fp, #-8]
   2cff0:	ldr	r0, [r0, #108]	; 0x6c
   2cff4:	cmp	r0, #0
   2cff8:	ble	2d054 <ftello64@plt+0x1b78c>
   2cffc:	ldr	r0, [fp, #-8]
   2d000:	ldr	r0, [r0, #116]	; 0x74
   2d004:	ldr	r1, [fp, #-8]
   2d008:	ldr	r1, [r1, #108]	; 0x6c
   2d00c:	sub	r1, r1, #1
   2d010:	movw	r2, #24
   2d014:	mul	r1, r1, r2
   2d018:	add	r0, r0, r1
   2d01c:	ldr	r0, [r0, #4]
   2d020:	ldr	r1, [sp, #16]
   2d024:	cmp	r0, r1
   2d028:	bne	2d054 <ftello64@plt+0x1b78c>
   2d02c:	ldr	r0, [fp, #-8]
   2d030:	ldr	r0, [r0, #116]	; 0x74
   2d034:	ldr	r1, [fp, #-8]
   2d038:	ldr	r1, [r1, #108]	; 0x6c
   2d03c:	sub	r1, r1, #1
   2d040:	movw	r2, #24
   2d044:	mul	r1, r1, r2
   2d048:	add	r0, r0, r1
   2d04c:	movw	r1, #1
   2d050:	strb	r1, [r0, #20]
   2d054:	ldr	r0, [fp, #-12]
   2d058:	ldr	r1, [fp, #-8]
   2d05c:	ldr	r1, [r1, #116]	; 0x74
   2d060:	ldr	r2, [fp, #-8]
   2d064:	ldr	r2, [r2, #108]	; 0x6c
   2d068:	movw	r3, #24
   2d06c:	mul	r2, r2, r3
   2d070:	add	r1, r1, r2
   2d074:	str	r0, [r1]
   2d078:	ldr	r0, [sp, #16]
   2d07c:	ldr	r1, [fp, #-8]
   2d080:	ldr	r1, [r1, #116]	; 0x74
   2d084:	ldr	r2, [fp, #-8]
   2d088:	ldr	r2, [r2, #108]	; 0x6c
   2d08c:	mul	r2, r2, r3
   2d090:	add	r1, r1, r2
   2d094:	str	r0, [r1, #4]
   2d098:	ldr	r0, [sp, #12]
   2d09c:	ldr	r1, [fp, #-8]
   2d0a0:	ldr	r1, [r1, #116]	; 0x74
   2d0a4:	ldr	r2, [fp, #-8]
   2d0a8:	ldr	r2, [r2, #108]	; 0x6c
   2d0ac:	mul	r2, r2, r3
   2d0b0:	add	r1, r1, r2
   2d0b4:	str	r0, [r1, #8]
   2d0b8:	ldr	r0, [fp, #8]
   2d0bc:	ldr	r1, [fp, #-8]
   2d0c0:	ldr	r1, [r1, #116]	; 0x74
   2d0c4:	ldr	r2, [fp, #-8]
   2d0c8:	ldr	r2, [r2, #108]	; 0x6c
   2d0cc:	mul	r2, r2, r3
   2d0d0:	add	r1, r1, r2
   2d0d4:	str	r0, [r1, #12]
   2d0d8:	ldr	r0, [sp, #12]
   2d0dc:	ldr	r1, [fp, #8]
   2d0e0:	cmp	r0, r1
   2d0e4:	movw	r0, #0
   2d0e8:	moveq	r0, #1
   2d0ec:	tst	r0, #1
   2d0f0:	mvn	r0, #0
   2d0f4:	moveq	r0, #0
   2d0f8:	ldr	r1, [fp, #-8]
   2d0fc:	ldr	r1, [r1, #116]	; 0x74
   2d100:	ldr	r2, [fp, #-8]
   2d104:	ldr	r2, [r2, #108]	; 0x6c
   2d108:	mul	r2, r2, r3
   2d10c:	add	r1, r1, r2
   2d110:	str	r0, [r1, #16]
   2d114:	ldr	r0, [fp, #-8]
   2d118:	ldr	r0, [r0, #116]	; 0x74
   2d11c:	ldr	r1, [fp, #-8]
   2d120:	ldr	r2, [r1, #108]	; 0x6c
   2d124:	add	ip, r2, #1
   2d128:	str	ip, [r1, #108]	; 0x6c
   2d12c:	mul	r1, r2, r3
   2d130:	add	r0, r0, r1
   2d134:	movw	r1, #0
   2d138:	strb	r1, [r0, #20]
   2d13c:	ldr	r0, [fp, #-8]
   2d140:	ldr	r0, [r0, #120]	; 0x78
   2d144:	ldr	r1, [fp, #8]
   2d148:	ldr	r2, [sp, #12]
   2d14c:	sub	r1, r1, r2
   2d150:	cmp	r0, r1
   2d154:	bge	2d16c <ftello64@plt+0x1b8a4>
   2d158:	ldr	r0, [fp, #8]
   2d15c:	ldr	r1, [sp, #12]
   2d160:	sub	r0, r0, r1
   2d164:	ldr	r1, [fp, #-8]
   2d168:	str	r0, [r1, #120]	; 0x78
   2d16c:	movw	r0, #0
   2d170:	str	r0, [fp, #-4]
   2d174:	ldr	r0, [fp, #-4]
   2d178:	mov	sp, fp
   2d17c:	pop	{fp, pc}
   2d180:	push	{fp, lr}
   2d184:	mov	fp, sp
   2d188:	sub	sp, sp, #64	; 0x40
   2d18c:	str	r0, [fp, #-8]
   2d190:	str	r1, [fp, #-12]
   2d194:	str	r2, [fp, #-16]
   2d198:	str	r3, [fp, #-20]	; 0xffffffec
   2d19c:	ldr	r0, [fp, #-12]
   2d1a0:	ldr	r0, [r0, #4]
   2d1a4:	cmp	r0, #0
   2d1a8:	beq	2d1b0 <ftello64@plt+0x1b8e8>
   2d1ac:	b	2d1b0 <ftello64@plt+0x1b8e8>
   2d1b0:	ldr	r0, [fp, #-12]
   2d1b4:	ldr	r1, [r0, #4]
   2d1b8:	add	r0, sp, #20
   2d1bc:	bl	26f7c <ftello64@plt+0x156b4>
   2d1c0:	str	r0, [fp, #-24]	; 0xffffffe8
   2d1c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d1c8:	cmp	r0, #0
   2d1cc:	beq	2d1dc <ftello64@plt+0x1b914>
   2d1d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d1d4:	str	r0, [fp, #-4]
   2d1d8:	b	2d318 <ftello64@plt+0x1ba50>
   2d1dc:	movw	r0, #0
   2d1e0:	str	r0, [fp, #-28]	; 0xffffffe4
   2d1e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d1e8:	ldr	r1, [fp, #-12]
   2d1ec:	ldr	r1, [r1, #4]
   2d1f0:	cmp	r0, r1
   2d1f4:	bge	2d2e8 <ftello64@plt+0x1ba20>
   2d1f8:	ldr	r0, [fp, #-12]
   2d1fc:	ldr	r0, [r0, #8]
   2d200:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2d204:	add	r0, r0, r1, lsl #2
   2d208:	ldr	r0, [r0]
   2d20c:	str	r0, [sp, #16]
   2d210:	ldr	r0, [fp, #-8]
   2d214:	ldr	r0, [r0, #24]
   2d218:	ldr	r1, [sp, #16]
   2d21c:	movw	r2, #12
   2d220:	mul	r1, r1, r2
   2d224:	add	r0, r0, r1
   2d228:	str	r0, [sp, #12]
   2d22c:	ldr	r0, [fp, #-8]
   2d230:	ldr	r1, [sp, #12]
   2d234:	ldr	r2, [fp, #-16]
   2d238:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d23c:	bl	2c620 <ftello64@plt+0x1ad58>
   2d240:	str	r0, [sp, #32]
   2d244:	ldr	r0, [sp, #32]
   2d248:	cmn	r0, #1
   2d24c:	bne	2d284 <ftello64@plt+0x1b9bc>
   2d250:	ldr	r1, [sp, #12]
   2d254:	add	r0, sp, #20
   2d258:	bl	274f8 <ftello64@plt+0x15c30>
   2d25c:	str	r0, [fp, #-24]	; 0xffffffe8
   2d260:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d264:	cmp	r0, #0
   2d268:	beq	2d280 <ftello64@plt+0x1b9b8>
   2d26c:	ldr	r0, [sp, #28]
   2d270:	bl	17178 <ftello64@plt+0x58b0>
   2d274:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d278:	str	r0, [fp, #-4]
   2d27c:	b	2d318 <ftello64@plt+0x1ba50>
   2d280:	b	2d2d4 <ftello64@plt+0x1ba0c>
   2d284:	ldr	r0, [fp, #-8]
   2d288:	ldr	r2, [sp, #16]
   2d28c:	ldr	r3, [fp, #-16]
   2d290:	ldr	r1, [fp, #-20]	; 0xffffffec
   2d294:	add	ip, sp, #20
   2d298:	str	r1, [sp, #8]
   2d29c:	mov	r1, ip
   2d2a0:	ldr	ip, [sp, #8]
   2d2a4:	str	ip, [sp]
   2d2a8:	bl	2d9e0 <ftello64@plt+0x1c118>
   2d2ac:	str	r0, [fp, #-24]	; 0xffffffe8
   2d2b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d2b4:	cmp	r0, #0
   2d2b8:	beq	2d2d0 <ftello64@plt+0x1ba08>
   2d2bc:	ldr	r0, [sp, #28]
   2d2c0:	bl	17178 <ftello64@plt+0x58b0>
   2d2c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d2c8:	str	r0, [fp, #-4]
   2d2cc:	b	2d318 <ftello64@plt+0x1ba50>
   2d2d0:	b	2d2d4 <ftello64@plt+0x1ba0c>
   2d2d4:	b	2d2d8 <ftello64@plt+0x1ba10>
   2d2d8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d2dc:	add	r0, r0, #1
   2d2e0:	str	r0, [fp, #-28]	; 0xffffffe4
   2d2e4:	b	2d1e4 <ftello64@plt+0x1b91c>
   2d2e8:	ldr	r0, [fp, #-12]
   2d2ec:	ldr	r0, [r0, #8]
   2d2f0:	bl	17178 <ftello64@plt+0x58b0>
   2d2f4:	ldr	r0, [fp, #-12]
   2d2f8:	ldr	lr, [sp, #20]
   2d2fc:	str	lr, [r0]
   2d300:	ldr	lr, [sp, #24]
   2d304:	str	lr, [r0, #4]
   2d308:	ldr	lr, [sp, #28]
   2d30c:	str	lr, [r0, #8]
   2d310:	movw	r0, #0
   2d314:	str	r0, [fp, #-4]
   2d318:	ldr	r0, [fp, #-4]
   2d31c:	mov	sp, fp
   2d320:	pop	{fp, pc}
   2d324:	push	{fp, lr}
   2d328:	mov	fp, sp
   2d32c:	sub	sp, sp, #112	; 0x70
   2d330:	ldr	ip, [fp, #8]
   2d334:	str	r0, [fp, #-8]
   2d338:	str	r1, [fp, #-12]
   2d33c:	str	r2, [fp, #-16]
   2d340:	str	r3, [fp, #-20]	; 0xffffffec
   2d344:	ldr	r0, [fp, #-8]
   2d348:	ldr	r0, [r0, #84]	; 0x54
   2d34c:	str	r0, [fp, #-24]	; 0xffffffe8
   2d350:	ldr	r0, [fp, #-8]
   2d354:	ldr	r1, [fp, #-16]
   2d358:	str	ip, [sp, #28]
   2d35c:	bl	2c328 <ftello64@plt+0x1aa60>
   2d360:	str	r0, [fp, #-32]	; 0xffffffe0
   2d364:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2d368:	cmn	r0, #1
   2d36c:	bne	2d37c <ftello64@plt+0x1bab4>
   2d370:	movw	r0, #0
   2d374:	str	r0, [fp, #-4]
   2d378:	b	2d6e8 <ftello64@plt+0x1be20>
   2d37c:	b	2d380 <ftello64@plt+0x1bab8>
   2d380:	ldr	r0, [fp, #-8]
   2d384:	ldr	r0, [r0, #116]	; 0x74
   2d388:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2d38c:	movw	r2, #24
   2d390:	mul	r1, r1, r2
   2d394:	add	r0, r0, r1
   2d398:	str	r0, [fp, #-36]	; 0xffffffdc
   2d39c:	ldr	r0, [fp, #-12]
   2d3a0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d3a4:	ldr	r1, [r1]
   2d3a8:	bl	27ea0 <ftello64@plt+0x165d8>
   2d3ac:	cmp	r0, #0
   2d3b0:	bne	2d3b8 <ftello64@plt+0x1baf0>
   2d3b4:	b	2d6c8 <ftello64@plt+0x1be00>
   2d3b8:	ldr	r0, [fp, #-16]
   2d3bc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d3c0:	ldr	r1, [r1, #12]
   2d3c4:	add	r0, r0, r1
   2d3c8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d3cc:	ldr	r1, [r1, #8]
   2d3d0:	sub	r0, r0, r1
   2d3d4:	str	r0, [fp, #-40]	; 0xffffffd8
   2d3d8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d3dc:	ldr	r1, [fp, #-16]
   2d3e0:	cmp	r0, r1
   2d3e4:	bne	2d508 <ftello64@plt+0x1bc40>
   2d3e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d3ec:	ldr	r0, [r0, #20]
   2d3f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d3f4:	ldr	r1, [r1]
   2d3f8:	movw	r2, #12
   2d3fc:	mul	r1, r1, r2
   2d400:	add	r0, r0, r1
   2d404:	ldr	r0, [r0, #8]
   2d408:	ldr	r0, [r0]
   2d40c:	str	r0, [fp, #-44]	; 0xffffffd4
   2d410:	ldr	r0, [fp, #-12]
   2d414:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d418:	bl	27ea0 <ftello64@plt+0x165d8>
   2d41c:	cmp	r0, #0
   2d420:	beq	2d428 <ftello64@plt+0x1bb60>
   2d424:	b	2d6c8 <ftello64@plt+0x1be00>
   2d428:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d42c:	add	r0, sp, #56	; 0x38
   2d430:	bl	26b18 <ftello64@plt+0x15250>
   2d434:	str	r0, [fp, #-28]	; 0xffffffe4
   2d438:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d43c:	ldr	r2, [fp, #-20]	; 0xffffffec
   2d440:	ldr	r3, [fp, #8]
   2d444:	add	r1, sp, #56	; 0x38
   2d448:	bl	2d180 <ftello64@plt+0x1b8b8>
   2d44c:	str	r0, [sp, #52]	; 0x34
   2d450:	ldr	r0, [fp, #-12]
   2d454:	add	r1, sp, #56	; 0x38
   2d458:	bl	274f8 <ftello64@plt+0x15c30>
   2d45c:	str	r0, [sp, #48]	; 0x30
   2d460:	ldr	r0, [sp, #64]	; 0x40
   2d464:	bl	17178 <ftello64@plt+0x58b0>
   2d468:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d46c:	cmp	r0, #0
   2d470:	movw	r0, #1
   2d474:	str	r0, [sp, #24]
   2d478:	bne	2d4a4 <ftello64@plt+0x1bbdc>
   2d47c:	ldr	r0, [sp, #52]	; 0x34
   2d480:	cmp	r0, #0
   2d484:	movw	r0, #1
   2d488:	str	r0, [sp, #24]
   2d48c:	bne	2d4a4 <ftello64@plt+0x1bbdc>
   2d490:	ldr	r0, [sp, #48]	; 0x30
   2d494:	cmp	r0, #0
   2d498:	movw	r0, #0
   2d49c:	movne	r0, #1
   2d4a0:	str	r0, [sp, #24]
   2d4a4:	ldr	r0, [sp, #24]
   2d4a8:	tst	r0, #1
   2d4ac:	beq	2d504 <ftello64@plt+0x1bc3c>
   2d4b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d4b4:	cmp	r0, #0
   2d4b8:	beq	2d4c8 <ftello64@plt+0x1bc00>
   2d4bc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d4c0:	str	r0, [sp, #20]
   2d4c4:	b	2d4f0 <ftello64@plt+0x1bc28>
   2d4c8:	ldr	r0, [sp, #52]	; 0x34
   2d4cc:	cmp	r0, #0
   2d4d0:	beq	2d4e0 <ftello64@plt+0x1bc18>
   2d4d4:	ldr	r0, [sp, #52]	; 0x34
   2d4d8:	str	r0, [sp, #16]
   2d4dc:	b	2d4e8 <ftello64@plt+0x1bc20>
   2d4e0:	ldr	r0, [sp, #48]	; 0x30
   2d4e4:	str	r0, [sp, #16]
   2d4e8:	ldr	r0, [sp, #16]
   2d4ec:	str	r0, [sp, #20]
   2d4f0:	ldr	r0, [sp, #20]
   2d4f4:	str	r0, [fp, #-28]	; 0xffffffe4
   2d4f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d4fc:	str	r0, [fp, #-4]
   2d500:	b	2d6e8 <ftello64@plt+0x1be20>
   2d504:	b	2d380 <ftello64@plt+0x1bab8>
   2d508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d50c:	ldr	r0, [r0, #12]
   2d510:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d514:	ldr	r1, [r1]
   2d518:	ldr	r0, [r0, r1, lsl #2]
   2d51c:	str	r0, [fp, #-44]	; 0xffffffd4
   2d520:	ldr	r0, [fp, #-8]
   2d524:	ldr	r0, [r0, #100]	; 0x64
   2d528:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2d52c:	add	r0, r0, r1, lsl #2
   2d530:	ldr	r0, [r0]
   2d534:	movw	r1, #0
   2d538:	cmp	r0, r1
   2d53c:	beq	2d618 <ftello64@plt+0x1bd50>
   2d540:	ldr	r0, [fp, #-8]
   2d544:	ldr	r0, [r0, #100]	; 0x64
   2d548:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2d54c:	add	r0, r0, r1, lsl #2
   2d550:	ldr	r0, [r0]
   2d554:	add	r0, r0, #4
   2d558:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d55c:	bl	27ea0 <ftello64@plt+0x165d8>
   2d560:	cmp	r0, #0
   2d564:	beq	2d56c <ftello64@plt+0x1bca4>
   2d568:	b	2d6c8 <ftello64@plt+0x1be00>
   2d56c:	ldr	r0, [fp, #-8]
   2d570:	ldr	r0, [r0, #100]	; 0x64
   2d574:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2d578:	add	r0, r0, r1, lsl #2
   2d57c:	ldr	r0, [r0]
   2d580:	add	r1, r0, #4
   2d584:	add	r0, sp, #36	; 0x24
   2d588:	bl	27dcc <ftello64@plt+0x16504>
   2d58c:	str	r0, [fp, #-28]	; 0xffffffe4
   2d590:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d594:	add	r0, sp, #36	; 0x24
   2d598:	bl	279e4 <ftello64@plt+0x1611c>
   2d59c:	and	r0, r0, #1
   2d5a0:	strb	r0, [sp, #35]	; 0x23
   2d5a4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d5a8:	cmp	r0, #0
   2d5ac:	movw	r0, #1
   2d5b0:	str	r0, [sp, #12]
   2d5b4:	bne	2d5c8 <ftello64@plt+0x1bd00>
   2d5b8:	ldrb	r0, [sp, #35]	; 0x23
   2d5bc:	mvn	r1, #0
   2d5c0:	eor	r0, r0, r1
   2d5c4:	str	r0, [sp, #12]
   2d5c8:	ldr	r0, [sp, #12]
   2d5cc:	tst	r0, #1
   2d5d0:	beq	2d614 <ftello64@plt+0x1bd4c>
   2d5d4:	ldr	r0, [sp, #44]	; 0x2c
   2d5d8:	bl	17178 <ftello64@plt+0x58b0>
   2d5dc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d5e0:	cmp	r0, #0
   2d5e4:	beq	2d5f4 <ftello64@plt+0x1bd2c>
   2d5e8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d5ec:	str	r0, [sp, #8]
   2d5f0:	b	2d600 <ftello64@plt+0x1bd38>
   2d5f4:	movw	r0, #12
   2d5f8:	str	r0, [sp, #8]
   2d5fc:	b	2d600 <ftello64@plt+0x1bd38>
   2d600:	ldr	r0, [sp, #8]
   2d604:	str	r0, [fp, #-28]	; 0xffffffe4
   2d608:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d60c:	str	r0, [fp, #-4]
   2d610:	b	2d6e8 <ftello64@plt+0x1be20>
   2d614:	b	2d644 <ftello64@plt+0x1bd7c>
   2d618:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d61c:	add	r0, sp, #36	; 0x24
   2d620:	bl	26b18 <ftello64@plt+0x15250>
   2d624:	str	r0, [fp, #-28]	; 0xffffffe4
   2d628:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d62c:	cmp	r0, #0
   2d630:	beq	2d640 <ftello64@plt+0x1bd78>
   2d634:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d638:	str	r0, [fp, #-4]
   2d63c:	b	2d6e8 <ftello64@plt+0x1be20>
   2d640:	b	2d644 <ftello64@plt+0x1bd7c>
   2d644:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d648:	sub	r0, fp, #28
   2d64c:	add	r2, sp, #36	; 0x24
   2d650:	bl	2dbd4 <ftello64@plt+0x1c30c>
   2d654:	ldr	r1, [fp, #-8]
   2d658:	ldr	r1, [r1, #100]	; 0x64
   2d65c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2d660:	str	r0, [r1, r2, lsl #2]
   2d664:	ldr	r0, [sp, #44]	; 0x2c
   2d668:	bl	17178 <ftello64@plt+0x58b0>
   2d66c:	ldr	r0, [fp, #-8]
   2d670:	ldr	r0, [r0, #100]	; 0x64
   2d674:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2d678:	add	r0, r0, r1, lsl #2
   2d67c:	ldr	r0, [r0]
   2d680:	movw	r1, #0
   2d684:	cmp	r0, r1
   2d688:	movw	r0, #0
   2d68c:	str	r0, [sp, #4]
   2d690:	bne	2d6a8 <ftello64@plt+0x1bde0>
   2d694:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d698:	cmp	r0, #0
   2d69c:	movw	r0, #0
   2d6a0:	movne	r0, #1
   2d6a4:	str	r0, [sp, #4]
   2d6a8:	ldr	r0, [sp, #4]
   2d6ac:	tst	r0, #1
   2d6b0:	beq	2d6c0 <ftello64@plt+0x1bdf8>
   2d6b4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d6b8:	str	r0, [fp, #-4]
   2d6bc:	b	2d6e8 <ftello64@plt+0x1be20>
   2d6c0:	b	2d6c4 <ftello64@plt+0x1bdfc>
   2d6c4:	b	2d6c8 <ftello64@plt+0x1be00>
   2d6c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d6cc:	add	r1, r0, #24
   2d6d0:	str	r1, [fp, #-36]	; 0xffffffdc
   2d6d4:	ldrsb	r0, [r0, #20]
   2d6d8:	cmp	r0, #0
   2d6dc:	bne	2d39c <ftello64@plt+0x1bad4>
   2d6e0:	movw	r0, #0
   2d6e4:	str	r0, [fp, #-4]
   2d6e8:	ldr	r0, [fp, #-4]
   2d6ec:	mov	sp, fp
   2d6f0:	pop	{fp, pc}
   2d6f4:	push	{fp, lr}
   2d6f8:	mov	fp, sp
   2d6fc:	sub	sp, sp, #80	; 0x50
   2d700:	str	r0, [fp, #-8]
   2d704:	str	r1, [fp, #-12]
   2d708:	str	r2, [fp, #-16]
   2d70c:	str	r3, [fp, #-20]	; 0xffffffec
   2d710:	ldr	r0, [fp, #-8]
   2d714:	ldr	r0, [r0, #84]	; 0x54
   2d718:	str	r0, [fp, #-24]	; 0xffffffe8
   2d71c:	movw	r0, #0
   2d720:	str	r0, [fp, #-36]	; 0xffffffdc
   2d724:	add	r1, sp, #32
   2d728:	str	r0, [sp, #8]
   2d72c:	mov	r0, r1
   2d730:	movw	r1, #0
   2d734:	and	r1, r1, #255	; 0xff
   2d738:	movw	r2, #12
   2d73c:	bl	11790 <memset@plt>
   2d740:	ldr	r0, [sp, #8]
   2d744:	str	r0, [fp, #-32]	; 0xffffffe0
   2d748:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2d74c:	ldr	r1, [fp, #-16]
   2d750:	ldr	r1, [r1, #4]
   2d754:	cmp	r0, r1
   2d758:	bge	2d9c4 <ftello64@plt+0x1c0fc>
   2d75c:	mov	r0, #0
   2d760:	str	r0, [sp, #28]
   2d764:	ldr	r0, [fp, #-16]
   2d768:	ldr	r0, [r0, #8]
   2d76c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2d770:	ldr	r0, [r0, r1, lsl #2]
   2d774:	str	r0, [sp, #24]
   2d778:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d77c:	ldr	r0, [r0]
   2d780:	ldr	r1, [sp, #24]
   2d784:	add	r0, r0, r1, lsl #3
   2d788:	ldr	r0, [r0, #4]
   2d78c:	and	r0, r0, #255	; 0xff
   2d790:	and	r0, r0, #8
   2d794:	cmp	r0, #0
   2d798:	bne	2d7a0 <ftello64@plt+0x1bed8>
   2d79c:	b	2d7a0 <ftello64@plt+0x1bed8>
   2d7a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d7a4:	ldr	r0, [r0]
   2d7a8:	ldr	r1, [sp, #24]
   2d7ac:	add	r0, r0, r1, lsl #3
   2d7b0:	ldr	r0, [r0, #4]
   2d7b4:	lsr	r0, r0, #20
   2d7b8:	and	r0, r0, #1
   2d7bc:	cmp	r0, #0
   2d7c0:	beq	2d930 <ftello64@plt+0x1c068>
   2d7c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d7c8:	ldr	r1, [sp, #24]
   2d7cc:	ldr	r2, [fp, #-8]
   2d7d0:	ldr	r3, [fp, #-12]
   2d7d4:	bl	2df2c <ftello64@plt+0x1c664>
   2d7d8:	str	r0, [sp, #28]
   2d7dc:	ldr	r0, [sp, #28]
   2d7e0:	cmp	r0, #1
   2d7e4:	ble	2d92c <ftello64@plt+0x1c064>
   2d7e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d7ec:	ldr	r0, [r0, #12]
   2d7f0:	ldr	r1, [sp, #24]
   2d7f4:	ldr	r0, [r0, r1, lsl #2]
   2d7f8:	str	r0, [sp, #16]
   2d7fc:	ldr	r0, [fp, #-12]
   2d800:	ldr	r1, [sp, #28]
   2d804:	add	r0, r0, r1
   2d808:	str	r0, [sp, #12]
   2d80c:	ldr	r0, [fp, #-8]
   2d810:	ldr	r0, [r0, #100]	; 0x64
   2d814:	ldr	r1, [sp, #12]
   2d818:	add	r0, r0, r1, lsl #2
   2d81c:	ldr	r0, [r0]
   2d820:	str	r0, [sp, #20]
   2d824:	movw	r0, #0
   2d828:	str	r0, [sp, #36]	; 0x24
   2d82c:	ldr	r1, [sp, #20]
   2d830:	cmp	r1, r0
   2d834:	beq	2d870 <ftello64@plt+0x1bfa8>
   2d838:	ldr	r0, [sp, #20]
   2d83c:	add	r1, r0, #4
   2d840:	add	r0, sp, #32
   2d844:	bl	274f8 <ftello64@plt+0x15c30>
   2d848:	str	r0, [fp, #-36]	; 0xffffffdc
   2d84c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d850:	cmp	r0, #0
   2d854:	beq	2d86c <ftello64@plt+0x1bfa4>
   2d858:	ldr	r0, [sp, #40]	; 0x28
   2d85c:	bl	17178 <ftello64@plt+0x58b0>
   2d860:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d864:	str	r0, [fp, #-4]
   2d868:	b	2d9d4 <ftello64@plt+0x1c10c>
   2d86c:	b	2d870 <ftello64@plt+0x1bfa8>
   2d870:	ldr	r1, [sp, #16]
   2d874:	add	r0, sp, #32
   2d878:	bl	279e4 <ftello64@plt+0x1611c>
   2d87c:	and	r0, r0, #1
   2d880:	strb	r0, [fp, #-25]	; 0xffffffe7
   2d884:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   2d888:	mvn	r1, #0
   2d88c:	eor	r0, r0, r1
   2d890:	tst	r0, #1
   2d894:	beq	2d8ac <ftello64@plt+0x1bfe4>
   2d898:	ldr	r0, [sp, #40]	; 0x28
   2d89c:	bl	17178 <ftello64@plt+0x58b0>
   2d8a0:	movw	r0, #12
   2d8a4:	str	r0, [fp, #-4]
   2d8a8:	b	2d9d4 <ftello64@plt+0x1c10c>
   2d8ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d8b0:	sub	r0, fp, #36	; 0x24
   2d8b4:	add	r2, sp, #32
   2d8b8:	bl	2dbd4 <ftello64@plt+0x1c30c>
   2d8bc:	ldr	r1, [fp, #-8]
   2d8c0:	ldr	r1, [r1, #100]	; 0x64
   2d8c4:	ldr	r2, [sp, #12]
   2d8c8:	str	r0, [r1, r2, lsl #2]
   2d8cc:	ldr	r0, [fp, #-8]
   2d8d0:	ldr	r0, [r0, #100]	; 0x64
   2d8d4:	ldr	r1, [sp, #12]
   2d8d8:	add	r0, r0, r1, lsl #2
   2d8dc:	ldr	r0, [r0]
   2d8e0:	movw	r1, #0
   2d8e4:	cmp	r0, r1
   2d8e8:	movw	r0, #0
   2d8ec:	str	r0, [sp, #4]
   2d8f0:	bne	2d908 <ftello64@plt+0x1c040>
   2d8f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d8f8:	cmp	r0, #0
   2d8fc:	movw	r0, #0
   2d900:	movne	r0, #1
   2d904:	str	r0, [sp, #4]
   2d908:	ldr	r0, [sp, #4]
   2d90c:	tst	r0, #1
   2d910:	beq	2d928 <ftello64@plt+0x1c060>
   2d914:	ldr	r0, [sp, #40]	; 0x28
   2d918:	bl	17178 <ftello64@plt+0x58b0>
   2d91c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d920:	str	r0, [fp, #-4]
   2d924:	b	2d9d4 <ftello64@plt+0x1c10c>
   2d928:	b	2d92c <ftello64@plt+0x1c064>
   2d92c:	b	2d930 <ftello64@plt+0x1c068>
   2d930:	ldr	r0, [sp, #28]
   2d934:	cmp	r0, #0
   2d938:	bne	2d960 <ftello64@plt+0x1c098>
   2d93c:	ldr	r0, [fp, #-8]
   2d940:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d944:	ldr	r1, [r1]
   2d948:	ldr	r2, [sp, #24]
   2d94c:	add	r1, r1, r2, lsl #3
   2d950:	ldr	r2, [fp, #-12]
   2d954:	bl	2e514 <ftello64@plt+0x1cc4c>
   2d958:	tst	r0, #1
   2d95c:	beq	2d9b0 <ftello64@plt+0x1c0e8>
   2d960:	ldr	r0, [fp, #-20]	; 0xffffffec
   2d964:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d968:	ldr	r1, [r1, #12]
   2d96c:	ldr	r2, [sp, #24]
   2d970:	add	r1, r1, r2, lsl #2
   2d974:	ldr	r1, [r1]
   2d978:	bl	279e4 <ftello64@plt+0x1611c>
   2d97c:	and	r0, r0, #1
   2d980:	strb	r0, [fp, #-25]	; 0xffffffe7
   2d984:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   2d988:	mvn	r1, #0
   2d98c:	eor	r0, r0, r1
   2d990:	tst	r0, #1
   2d994:	beq	2d9ac <ftello64@plt+0x1c0e4>
   2d998:	ldr	r0, [sp, #40]	; 0x28
   2d99c:	bl	17178 <ftello64@plt+0x58b0>
   2d9a0:	movw	r0, #12
   2d9a4:	str	r0, [fp, #-4]
   2d9a8:	b	2d9d4 <ftello64@plt+0x1c10c>
   2d9ac:	b	2d9b0 <ftello64@plt+0x1c0e8>
   2d9b0:	b	2d9b4 <ftello64@plt+0x1c0ec>
   2d9b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2d9b8:	add	r0, r0, #1
   2d9bc:	str	r0, [fp, #-32]	; 0xffffffe0
   2d9c0:	b	2d748 <ftello64@plt+0x1be80>
   2d9c4:	ldr	r0, [sp, #40]	; 0x28
   2d9c8:	bl	17178 <ftello64@plt+0x58b0>
   2d9cc:	movw	r0, #0
   2d9d0:	str	r0, [fp, #-4]
   2d9d4:	ldr	r0, [fp, #-4]
   2d9d8:	mov	sp, fp
   2d9dc:	pop	{fp, pc}
   2d9e0:	push	{fp, lr}
   2d9e4:	mov	fp, sp
   2d9e8:	sub	sp, sp, #40	; 0x28
   2d9ec:	ldr	ip, [fp, #8]
   2d9f0:	str	r0, [fp, #-8]
   2d9f4:	str	r1, [fp, #-12]
   2d9f8:	str	r2, [fp, #-16]
   2d9fc:	str	r3, [sp, #20]
   2da00:	ldr	r0, [fp, #-16]
   2da04:	str	r0, [sp, #16]
   2da08:	str	ip, [sp, #4]
   2da0c:	ldr	r0, [fp, #-12]
   2da10:	ldr	r1, [sp, #16]
   2da14:	bl	27ea0 <ftello64@plt+0x165d8>
   2da18:	cmp	r0, #0
   2da1c:	movw	r0, #0
   2da20:	movne	r0, #1
   2da24:	mvn	r1, #0
   2da28:	eor	r0, r0, r1
   2da2c:	tst	r0, #1
   2da30:	beq	2dbc0 <ftello64@plt+0x1c2f8>
   2da34:	ldr	r0, [fp, #-8]
   2da38:	ldr	r0, [r0]
   2da3c:	ldr	r1, [sp, #16]
   2da40:	add	r0, r0, r1, lsl #3
   2da44:	ldr	r0, [r0, #4]
   2da48:	and	r0, r0, #255	; 0xff
   2da4c:	ldr	r1, [fp, #8]
   2da50:	cmp	r0, r1
   2da54:	bne	2dac0 <ftello64@plt+0x1c1f8>
   2da58:	ldr	r0, [fp, #-8]
   2da5c:	ldr	r0, [r0]
   2da60:	ldr	r1, [sp, #16]
   2da64:	add	r0, r0, r1, lsl #3
   2da68:	ldr	r0, [r0]
   2da6c:	ldr	r1, [sp, #20]
   2da70:	cmp	r0, r1
   2da74:	bne	2dac0 <ftello64@plt+0x1c1f8>
   2da78:	ldr	r0, [fp, #8]
   2da7c:	cmp	r0, #9
   2da80:	bne	2dabc <ftello64@plt+0x1c1f4>
   2da84:	ldr	r0, [fp, #-12]
   2da88:	ldr	r1, [sp, #16]
   2da8c:	bl	279e4 <ftello64@plt+0x1611c>
   2da90:	and	r0, r0, #1
   2da94:	strb	r0, [sp, #15]
   2da98:	ldrb	r0, [sp, #15]
   2da9c:	mvn	r1, #0
   2daa0:	eor	r0, r0, r1
   2daa4:	tst	r0, #1
   2daa8:	beq	2dab8 <ftello64@plt+0x1c1f0>
   2daac:	movw	r0, #12
   2dab0:	str	r0, [fp, #-4]
   2dab4:	b	2dbc8 <ftello64@plt+0x1c300>
   2dab8:	b	2dabc <ftello64@plt+0x1c1f4>
   2dabc:	b	2dbc0 <ftello64@plt+0x1c2f8>
   2dac0:	ldr	r0, [fp, #-12]
   2dac4:	ldr	r1, [sp, #16]
   2dac8:	bl	279e4 <ftello64@plt+0x1611c>
   2dacc:	and	r0, r0, #1
   2dad0:	strb	r0, [sp, #15]
   2dad4:	ldrb	r0, [sp, #15]
   2dad8:	mvn	r1, #0
   2dadc:	eor	r0, r0, r1
   2dae0:	tst	r0, #1
   2dae4:	beq	2daf4 <ftello64@plt+0x1c22c>
   2dae8:	movw	r0, #12
   2daec:	str	r0, [fp, #-4]
   2daf0:	b	2dbc8 <ftello64@plt+0x1c300>
   2daf4:	ldr	r0, [fp, #-8]
   2daf8:	ldr	r0, [r0, #20]
   2dafc:	ldr	r1, [sp, #16]
   2db00:	movw	r2, #12
   2db04:	mul	r1, r1, r2
   2db08:	add	r0, r0, r1
   2db0c:	ldr	r0, [r0, #4]
   2db10:	cmp	r0, #0
   2db14:	bne	2db1c <ftello64@plt+0x1c254>
   2db18:	b	2dbc0 <ftello64@plt+0x1c2f8>
   2db1c:	ldr	r0, [fp, #-8]
   2db20:	ldr	r0, [r0, #20]
   2db24:	ldr	r1, [sp, #16]
   2db28:	movw	r2, #12
   2db2c:	mul	r1, r1, r2
   2db30:	add	r0, r0, r1
   2db34:	ldr	r0, [r0, #4]
   2db38:	cmp	r0, #2
   2db3c:	bne	2db98 <ftello64@plt+0x1c2d0>
   2db40:	ldr	r0, [fp, #-8]
   2db44:	ldr	r1, [fp, #-12]
   2db48:	ldr	r2, [fp, #-8]
   2db4c:	ldr	r2, [r2, #20]
   2db50:	ldr	r3, [sp, #16]
   2db54:	movw	ip, #12
   2db58:	mul	r3, r3, ip
   2db5c:	add	r2, r2, r3
   2db60:	ldr	r2, [r2, #8]
   2db64:	ldr	r2, [r2, #4]
   2db68:	ldr	r3, [sp, #20]
   2db6c:	ldr	ip, [fp, #8]
   2db70:	str	ip, [sp]
   2db74:	bl	2d9e0 <ftello64@plt+0x1c118>
   2db78:	str	r0, [sp, #8]
   2db7c:	ldr	r0, [sp, #8]
   2db80:	cmp	r0, #0
   2db84:	beq	2db94 <ftello64@plt+0x1c2cc>
   2db88:	ldr	r0, [sp, #8]
   2db8c:	str	r0, [fp, #-4]
   2db90:	b	2dbc8 <ftello64@plt+0x1c300>
   2db94:	b	2db98 <ftello64@plt+0x1c2d0>
   2db98:	ldr	r0, [fp, #-8]
   2db9c:	ldr	r0, [r0, #20]
   2dba0:	ldr	r1, [sp, #16]
   2dba4:	movw	r2, #12
   2dba8:	mul	r1, r1, r2
   2dbac:	add	r0, r0, r1
   2dbb0:	ldr	r0, [r0, #8]
   2dbb4:	ldr	r0, [r0]
   2dbb8:	str	r0, [sp, #16]
   2dbbc:	b	2da0c <ftello64@plt+0x1c144>
   2dbc0:	movw	r0, #0
   2dbc4:	str	r0, [fp, #-4]
   2dbc8:	ldr	r0, [fp, #-4]
   2dbcc:	mov	sp, fp
   2dbd0:	pop	{fp, pc}
   2dbd4:	push	{fp, lr}
   2dbd8:	mov	fp, sp
   2dbdc:	sub	sp, sp, #40	; 0x28
   2dbe0:	str	r0, [fp, #-8]
   2dbe4:	str	r1, [fp, #-12]
   2dbe8:	str	r2, [fp, #-16]
   2dbec:	ldr	r0, [fp, #-16]
   2dbf0:	ldr	r0, [r0, #4]
   2dbf4:	cmp	r0, #0
   2dbf8:	bne	2dc10 <ftello64@plt+0x1c348>
   2dbfc:	ldr	r0, [fp, #-8]
   2dc00:	movw	r1, #0
   2dc04:	str	r1, [r0]
   2dc08:	str	r1, [fp, #-4]
   2dc0c:	b	2dd04 <ftello64@plt+0x1c43c>
   2dc10:	ldr	r0, [fp, #-16]
   2dc14:	movw	r1, #0
   2dc18:	bl	280ec <ftello64@plt+0x16824>
   2dc1c:	str	r0, [sp, #20]
   2dc20:	ldr	r0, [fp, #-12]
   2dc24:	ldr	r0, [r0, #32]
   2dc28:	ldr	r1, [sp, #20]
   2dc2c:	ldr	lr, [fp, #-12]
   2dc30:	ldr	lr, [lr, #68]	; 0x44
   2dc34:	and	r1, r1, lr
   2dc38:	movw	lr, #12
   2dc3c:	mul	r1, r1, lr
   2dc40:	add	r0, r0, r1
   2dc44:	str	r0, [sp, #12]
   2dc48:	movw	r0, #0
   2dc4c:	str	r0, [sp, #8]
   2dc50:	ldr	r0, [sp, #8]
   2dc54:	ldr	r1, [sp, #12]
   2dc58:	ldr	r1, [r1]
   2dc5c:	cmp	r0, r1
   2dc60:	bge	2dccc <ftello64@plt+0x1c404>
   2dc64:	ldr	r0, [sp, #12]
   2dc68:	ldr	r0, [r0, #8]
   2dc6c:	ldr	r1, [sp, #8]
   2dc70:	add	r0, r0, r1, lsl #2
   2dc74:	ldr	r0, [r0]
   2dc78:	str	r0, [sp, #4]
   2dc7c:	ldr	r0, [sp, #20]
   2dc80:	ldr	r1, [sp, #4]
   2dc84:	ldr	r1, [r1]
   2dc88:	cmp	r0, r1
   2dc8c:	beq	2dc94 <ftello64@plt+0x1c3cc>
   2dc90:	b	2dcbc <ftello64@plt+0x1c3f4>
   2dc94:	ldr	r0, [sp, #4]
   2dc98:	add	r0, r0, #4
   2dc9c:	ldr	r1, [fp, #-16]
   2dca0:	bl	28164 <ftello64@plt+0x1689c>
   2dca4:	tst	r0, #1
   2dca8:	beq	2dcb8 <ftello64@plt+0x1c3f0>
   2dcac:	ldr	r0, [sp, #4]
   2dcb0:	str	r0, [fp, #-4]
   2dcb4:	b	2dd04 <ftello64@plt+0x1c43c>
   2dcb8:	b	2dcbc <ftello64@plt+0x1c3f4>
   2dcbc:	ldr	r0, [sp, #8]
   2dcc0:	add	r0, r0, #1
   2dcc4:	str	r0, [sp, #8]
   2dcc8:	b	2dc50 <ftello64@plt+0x1c388>
   2dccc:	ldr	r0, [fp, #-12]
   2dcd0:	ldr	r1, [fp, #-16]
   2dcd4:	ldr	r2, [sp, #20]
   2dcd8:	bl	2dd10 <ftello64@plt+0x1c448>
   2dcdc:	str	r0, [sp, #16]
   2dce0:	ldr	r0, [sp, #16]
   2dce4:	movw	r1, #0
   2dce8:	cmp	r0, r1
   2dcec:	bne	2dcfc <ftello64@plt+0x1c434>
   2dcf0:	ldr	r0, [fp, #-8]
   2dcf4:	movw	r1, #12
   2dcf8:	str	r1, [r0]
   2dcfc:	ldr	r0, [sp, #16]
   2dd00:	str	r0, [fp, #-4]
   2dd04:	ldr	r0, [fp, #-4]
   2dd08:	mov	sp, fp
   2dd0c:	pop	{fp, pc}
   2dd10:	push	{fp, lr}
   2dd14:	mov	fp, sp
   2dd18:	sub	sp, sp, #40	; 0x28
   2dd1c:	str	r0, [fp, #-8]
   2dd20:	str	r1, [fp, #-12]
   2dd24:	str	r2, [fp, #-16]
   2dd28:	movw	r0, #56	; 0x38
   2dd2c:	movw	r1, #1
   2dd30:	bl	389ec <ftello64@plt+0x27124>
   2dd34:	str	r0, [sp, #12]
   2dd38:	ldr	r0, [sp, #12]
   2dd3c:	movw	r1, #0
   2dd40:	cmp	r0, r1
   2dd44:	bne	2dd54 <ftello64@plt+0x1c48c>
   2dd48:	movw	r0, #0
   2dd4c:	str	r0, [fp, #-4]
   2dd50:	b	2df20 <ftello64@plt+0x1c658>
   2dd54:	ldr	r0, [sp, #12]
   2dd58:	add	r0, r0, #4
   2dd5c:	ldr	r1, [fp, #-12]
   2dd60:	bl	27dcc <ftello64@plt+0x16504>
   2dd64:	str	r0, [sp, #16]
   2dd68:	ldr	r0, [sp, #16]
   2dd6c:	cmp	r0, #0
   2dd70:	beq	2dd88 <ftello64@plt+0x1c4c0>
   2dd74:	ldr	r0, [sp, #12]
   2dd78:	bl	17178 <ftello64@plt+0x58b0>
   2dd7c:	movw	r0, #0
   2dd80:	str	r0, [fp, #-4]
   2dd84:	b	2df20 <ftello64@plt+0x1c658>
   2dd88:	ldr	r0, [sp, #12]
   2dd8c:	add	r0, r0, #4
   2dd90:	ldr	r1, [sp, #12]
   2dd94:	str	r0, [r1, #40]	; 0x28
   2dd98:	movw	r0, #0
   2dd9c:	str	r0, [sp, #20]
   2dda0:	ldr	r0, [sp, #20]
   2dda4:	ldr	r1, [fp, #-12]
   2dda8:	ldr	r1, [r1, #4]
   2ddac:	cmp	r0, r1
   2ddb0:	bge	2dee8 <ftello64@plt+0x1c620>
   2ddb4:	ldr	r0, [fp, #-8]
   2ddb8:	ldr	r0, [r0]
   2ddbc:	ldr	r1, [fp, #-12]
   2ddc0:	ldr	r1, [r1, #8]
   2ddc4:	ldr	r2, [sp, #20]
   2ddc8:	ldr	r1, [r1, r2, lsl #2]
   2ddcc:	add	r0, r0, r1, lsl #3
   2ddd0:	str	r0, [sp, #8]
   2ddd4:	ldr	r0, [sp, #8]
   2ddd8:	ldr	r0, [r0, #4]
   2dddc:	and	r0, r0, #255	; 0xff
   2dde0:	str	r0, [sp, #4]
   2dde4:	ldr	r0, [sp, #4]
   2dde8:	cmp	r0, #1
   2ddec:	bne	2de10 <ftello64@plt+0x1c548>
   2ddf0:	ldr	r0, [sp, #8]
   2ddf4:	ldr	r0, [r0, #4]
   2ddf8:	lsr	r0, r0, #8
   2ddfc:	movw	r1, #1023	; 0x3ff
   2de00:	and	r0, r0, r1
   2de04:	cmp	r0, #0
   2de08:	bne	2de10 <ftello64@plt+0x1c548>
   2de0c:	b	2ded8 <ftello64@plt+0x1c610>
   2de10:	ldr	r0, [sp, #8]
   2de14:	ldr	r0, [r0, #4]
   2de18:	ldr	r1, [sp, #12]
   2de1c:	ldrb	r2, [r1, #52]	; 0x34
   2de20:	lsr	r3, r2, #5
   2de24:	orr	r0, r3, r0, lsr #20
   2de28:	and	r0, r0, #1
   2de2c:	lsl	r0, r0, #5
   2de30:	bic	r2, r2, #32
   2de34:	orr	r0, r2, r0
   2de38:	strb	r0, [r1, #52]	; 0x34
   2de3c:	ldr	r0, [sp, #4]
   2de40:	cmp	r0, #2
   2de44:	bne	2de64 <ftello64@plt+0x1c59c>
   2de48:	ldr	r0, [sp, #12]
   2de4c:	ldrb	r1, [r0, #52]	; 0x34
   2de50:	bic	r1, r1, #16
   2de54:	movw	r2, #16
   2de58:	orr	r1, r1, r2
   2de5c:	strb	r1, [r0, #52]	; 0x34
   2de60:	b	2ded4 <ftello64@plt+0x1c60c>
   2de64:	ldr	r0, [sp, #4]
   2de68:	cmp	r0, #4
   2de6c:	bne	2de8c <ftello64@plt+0x1c5c4>
   2de70:	ldr	r0, [sp, #12]
   2de74:	ldrb	r1, [r0, #52]	; 0x34
   2de78:	bic	r1, r1, #64	; 0x40
   2de7c:	movw	r2, #64	; 0x40
   2de80:	orr	r1, r1, r2
   2de84:	strb	r1, [r0, #52]	; 0x34
   2de88:	b	2ded0 <ftello64@plt+0x1c608>
   2de8c:	ldr	r0, [sp, #4]
   2de90:	cmp	r0, #12
   2de94:	beq	2deb4 <ftello64@plt+0x1c5ec>
   2de98:	ldr	r0, [sp, #8]
   2de9c:	ldr	r0, [r0, #4]
   2dea0:	lsr	r0, r0, #8
   2dea4:	movw	r1, #1023	; 0x3ff
   2dea8:	and	r0, r0, r1
   2deac:	cmp	r0, #0
   2deb0:	beq	2decc <ftello64@plt+0x1c604>
   2deb4:	ldr	r0, [sp, #12]
   2deb8:	ldrb	r1, [r0, #52]	; 0x34
   2debc:	and	r1, r1, #127	; 0x7f
   2dec0:	movw	r2, #128	; 0x80
   2dec4:	orr	r1, r1, r2
   2dec8:	strb	r1, [r0, #52]	; 0x34
   2decc:	b	2ded0 <ftello64@plt+0x1c608>
   2ded0:	b	2ded4 <ftello64@plt+0x1c60c>
   2ded4:	b	2ded8 <ftello64@plt+0x1c610>
   2ded8:	ldr	r0, [sp, #20]
   2dedc:	add	r0, r0, #1
   2dee0:	str	r0, [sp, #20]
   2dee4:	b	2dda0 <ftello64@plt+0x1c4d8>
   2dee8:	ldr	r0, [fp, #-8]
   2deec:	ldr	r1, [sp, #12]
   2def0:	ldr	r2, [fp, #-16]
   2def4:	bl	28614 <ftello64@plt+0x16d4c>
   2def8:	str	r0, [sp, #16]
   2defc:	ldr	r0, [sp, #16]
   2df00:	cmp	r0, #0
   2df04:	beq	2df18 <ftello64@plt+0x1c650>
   2df08:	ldr	r0, [sp, #12]
   2df0c:	bl	1d7ec <ftello64@plt+0xbf24>
   2df10:	movw	r0, #0
   2df14:	str	r0, [sp, #12]
   2df18:	ldr	r0, [sp, #12]
   2df1c:	str	r0, [fp, #-4]
   2df20:	ldr	r0, [fp, #-4]
   2df24:	mov	sp, fp
   2df28:	pop	{fp, pc}
   2df2c:	push	{fp, lr}
   2df30:	mov	fp, sp
   2df34:	sub	sp, sp, #72	; 0x48
   2df38:	str	r0, [fp, #-8]
   2df3c:	str	r1, [fp, #-12]
   2df40:	str	r2, [fp, #-16]
   2df44:	str	r3, [fp, #-20]	; 0xffffffec
   2df48:	ldr	r0, [fp, #-8]
   2df4c:	ldr	r0, [r0]
   2df50:	ldr	r1, [fp, #-12]
   2df54:	add	r0, r0, r1, lsl #3
   2df58:	str	r0, [fp, #-24]	; 0xffffffe8
   2df5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2df60:	ldr	r0, [r0, #4]
   2df64:	and	r0, r0, #255	; 0xff
   2df68:	cmp	r0, #7
   2df6c:	bne	2e1dc <ftello64@plt+0x1c914>
   2df70:	ldr	r0, [fp, #-16]
   2df74:	ldr	r0, [r0, #4]
   2df78:	ldr	r1, [fp, #-20]	; 0xffffffec
   2df7c:	add	r0, r0, r1
   2df80:	ldrb	r0, [r0]
   2df84:	strb	r0, [sp, #35]	; 0x23
   2df88:	ldrb	r0, [sp, #35]	; 0x23
   2df8c:	cmp	r0, #194	; 0xc2
   2df90:	bge	2dfa0 <ftello64@plt+0x1c6d8>
   2df94:	movw	r0, #0
   2df98:	str	r0, [fp, #-4]
   2df9c:	b	2e508 <ftello64@plt+0x1cc40>
   2dfa0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2dfa4:	add	r0, r0, #2
   2dfa8:	ldr	r1, [fp, #-16]
   2dfac:	ldr	r1, [r1, #48]	; 0x30
   2dfb0:	cmp	r0, r1
   2dfb4:	ble	2dfc4 <ftello64@plt+0x1c6fc>
   2dfb8:	movw	r0, #0
   2dfbc:	str	r0, [fp, #-4]
   2dfc0:	b	2e508 <ftello64@plt+0x1cc40>
   2dfc4:	ldr	r0, [fp, #-16]
   2dfc8:	ldr	r0, [r0, #4]
   2dfcc:	ldr	r1, [fp, #-20]	; 0xffffffec
   2dfd0:	add	r1, r1, #1
   2dfd4:	add	r0, r0, r1
   2dfd8:	ldrb	r0, [r0]
   2dfdc:	strb	r0, [sp, #34]	; 0x22
   2dfe0:	ldrb	r0, [sp, #35]	; 0x23
   2dfe4:	cmp	r0, #224	; 0xe0
   2dfe8:	bge	2e02c <ftello64@plt+0x1c764>
   2dfec:	ldrb	r0, [sp, #34]	; 0x22
   2dff0:	cmp	r0, #128	; 0x80
   2dff4:	movw	r0, #1
   2dff8:	str	r0, [sp, #12]
   2dffc:	blt	2e014 <ftello64@plt+0x1c74c>
   2e000:	ldrb	r0, [sp, #34]	; 0x22
   2e004:	cmp	r0, #191	; 0xbf
   2e008:	movw	r0, #0
   2e00c:	movgt	r0, #1
   2e010:	str	r0, [sp, #12]
   2e014:	ldr	r0, [sp, #12]
   2e018:	tst	r0, #1
   2e01c:	movw	r0, #0
   2e020:	moveq	r0, #2
   2e024:	str	r0, [fp, #-4]
   2e028:	b	2e508 <ftello64@plt+0x1cc40>
   2e02c:	ldrb	r0, [sp, #35]	; 0x23
   2e030:	cmp	r0, #240	; 0xf0
   2e034:	bge	2e068 <ftello64@plt+0x1c7a0>
   2e038:	movw	r0, #3
   2e03c:	str	r0, [fp, #-28]	; 0xffffffe4
   2e040:	ldrb	r0, [sp, #35]	; 0x23
   2e044:	cmp	r0, #224	; 0xe0
   2e048:	bne	2e064 <ftello64@plt+0x1c79c>
   2e04c:	ldrb	r0, [sp, #34]	; 0x22
   2e050:	cmp	r0, #160	; 0xa0
   2e054:	bge	2e064 <ftello64@plt+0x1c79c>
   2e058:	movw	r0, #0
   2e05c:	str	r0, [fp, #-4]
   2e060:	b	2e508 <ftello64@plt+0x1cc40>
   2e064:	b	2e134 <ftello64@plt+0x1c86c>
   2e068:	ldrb	r0, [sp, #35]	; 0x23
   2e06c:	cmp	r0, #248	; 0xf8
   2e070:	bge	2e0a4 <ftello64@plt+0x1c7dc>
   2e074:	movw	r0, #4
   2e078:	str	r0, [fp, #-28]	; 0xffffffe4
   2e07c:	ldrb	r0, [sp, #35]	; 0x23
   2e080:	cmp	r0, #240	; 0xf0
   2e084:	bne	2e0a0 <ftello64@plt+0x1c7d8>
   2e088:	ldrb	r0, [sp, #34]	; 0x22
   2e08c:	cmp	r0, #144	; 0x90
   2e090:	bge	2e0a0 <ftello64@plt+0x1c7d8>
   2e094:	movw	r0, #0
   2e098:	str	r0, [fp, #-4]
   2e09c:	b	2e508 <ftello64@plt+0x1cc40>
   2e0a0:	b	2e130 <ftello64@plt+0x1c868>
   2e0a4:	ldrb	r0, [sp, #35]	; 0x23
   2e0a8:	cmp	r0, #252	; 0xfc
   2e0ac:	bge	2e0e0 <ftello64@plt+0x1c818>
   2e0b0:	movw	r0, #5
   2e0b4:	str	r0, [fp, #-28]	; 0xffffffe4
   2e0b8:	ldrb	r0, [sp, #35]	; 0x23
   2e0bc:	cmp	r0, #248	; 0xf8
   2e0c0:	bne	2e0dc <ftello64@plt+0x1c814>
   2e0c4:	ldrb	r0, [sp, #34]	; 0x22
   2e0c8:	cmp	r0, #136	; 0x88
   2e0cc:	bge	2e0dc <ftello64@plt+0x1c814>
   2e0d0:	movw	r0, #0
   2e0d4:	str	r0, [fp, #-4]
   2e0d8:	b	2e508 <ftello64@plt+0x1cc40>
   2e0dc:	b	2e12c <ftello64@plt+0x1c864>
   2e0e0:	ldrb	r0, [sp, #35]	; 0x23
   2e0e4:	cmp	r0, #254	; 0xfe
   2e0e8:	bge	2e11c <ftello64@plt+0x1c854>
   2e0ec:	movw	r0, #6
   2e0f0:	str	r0, [fp, #-28]	; 0xffffffe4
   2e0f4:	ldrb	r0, [sp, #35]	; 0x23
   2e0f8:	cmp	r0, #252	; 0xfc
   2e0fc:	bne	2e118 <ftello64@plt+0x1c850>
   2e100:	ldrb	r0, [sp, #34]	; 0x22
   2e104:	cmp	r0, #132	; 0x84
   2e108:	bge	2e118 <ftello64@plt+0x1c850>
   2e10c:	movw	r0, #0
   2e110:	str	r0, [fp, #-4]
   2e114:	b	2e508 <ftello64@plt+0x1cc40>
   2e118:	b	2e128 <ftello64@plt+0x1c860>
   2e11c:	movw	r0, #0
   2e120:	str	r0, [fp, #-4]
   2e124:	b	2e508 <ftello64@plt+0x1cc40>
   2e128:	b	2e12c <ftello64@plt+0x1c864>
   2e12c:	b	2e130 <ftello64@plt+0x1c868>
   2e130:	b	2e134 <ftello64@plt+0x1c86c>
   2e134:	b	2e138 <ftello64@plt+0x1c870>
   2e138:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e13c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2e140:	add	r0, r0, r1
   2e144:	ldr	r1, [fp, #-16]
   2e148:	ldr	r1, [r1, #48]	; 0x30
   2e14c:	cmp	r0, r1
   2e150:	ble	2e160 <ftello64@plt+0x1c898>
   2e154:	movw	r0, #0
   2e158:	str	r0, [fp, #-4]
   2e15c:	b	2e508 <ftello64@plt+0x1cc40>
   2e160:	movw	r0, #1
   2e164:	str	r0, [sp, #36]	; 0x24
   2e168:	ldr	r0, [sp, #36]	; 0x24
   2e16c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2e170:	cmp	r0, r1
   2e174:	bge	2e1d0 <ftello64@plt+0x1c908>
   2e178:	ldr	r0, [fp, #-16]
   2e17c:	ldr	r0, [r0, #4]
   2e180:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e184:	ldr	r2, [sp, #36]	; 0x24
   2e188:	add	r1, r1, r2
   2e18c:	add	r0, r0, r1
   2e190:	ldrb	r0, [r0]
   2e194:	strb	r0, [sp, #34]	; 0x22
   2e198:	ldrb	r0, [sp, #34]	; 0x22
   2e19c:	cmp	r0, #128	; 0x80
   2e1a0:	blt	2e1b0 <ftello64@plt+0x1c8e8>
   2e1a4:	ldrb	r0, [sp, #34]	; 0x22
   2e1a8:	cmp	r0, #191	; 0xbf
   2e1ac:	ble	2e1bc <ftello64@plt+0x1c8f4>
   2e1b0:	movw	r0, #0
   2e1b4:	str	r0, [fp, #-4]
   2e1b8:	b	2e508 <ftello64@plt+0x1cc40>
   2e1bc:	b	2e1c0 <ftello64@plt+0x1c8f8>
   2e1c0:	ldr	r0, [sp, #36]	; 0x24
   2e1c4:	add	r0, r0, #1
   2e1c8:	str	r0, [sp, #36]	; 0x24
   2e1cc:	b	2e168 <ftello64@plt+0x1c8a0>
   2e1d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e1d4:	str	r0, [fp, #-4]
   2e1d8:	b	2e508 <ftello64@plt+0x1cc40>
   2e1dc:	ldr	r0, [fp, #-16]
   2e1e0:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e1e4:	bl	25288 <ftello64@plt+0x139c0>
   2e1e8:	str	r0, [fp, #-28]	; 0xffffffe4
   2e1ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e1f0:	ldr	r0, [r0, #4]
   2e1f4:	and	r0, r0, #255	; 0xff
   2e1f8:	cmp	r0, #5
   2e1fc:	bne	2e290 <ftello64@plt+0x1c9c8>
   2e200:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e204:	cmp	r0, #1
   2e208:	bgt	2e218 <ftello64@plt+0x1c950>
   2e20c:	movw	r0, #0
   2e210:	str	r0, [fp, #-4]
   2e214:	b	2e508 <ftello64@plt+0x1cc40>
   2e218:	ldr	r0, [fp, #-8]
   2e21c:	ldr	r0, [r0, #128]	; 0x80
   2e220:	and	r0, r0, #64	; 0x40
   2e224:	cmp	r0, #0
   2e228:	bne	2e248 <ftello64@plt+0x1c980>
   2e22c:	ldr	r0, [fp, #-16]
   2e230:	ldr	r0, [r0, #4]
   2e234:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e238:	add	r0, r0, r1
   2e23c:	ldrb	r0, [r0]
   2e240:	cmp	r0, #10
   2e244:	beq	2e278 <ftello64@plt+0x1c9b0>
   2e248:	ldr	r0, [fp, #-8]
   2e24c:	ldr	r0, [r0, #128]	; 0x80
   2e250:	and	r0, r0, #128	; 0x80
   2e254:	cmp	r0, #0
   2e258:	beq	2e284 <ftello64@plt+0x1c9bc>
   2e25c:	ldr	r0, [fp, #-16]
   2e260:	ldr	r0, [r0, #4]
   2e264:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e268:	add	r0, r0, r1
   2e26c:	ldrb	r0, [r0]
   2e270:	cmp	r0, #0
   2e274:	bne	2e284 <ftello64@plt+0x1c9bc>
   2e278:	movw	r0, #0
   2e27c:	str	r0, [fp, #-4]
   2e280:	b	2e508 <ftello64@plt+0x1cc40>
   2e284:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e288:	str	r0, [fp, #-4]
   2e28c:	b	2e508 <ftello64@plt+0x1cc40>
   2e290:	ldr	r0, [fp, #-16]
   2e294:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e298:	bl	2e788 <ftello64@plt+0x1cec0>
   2e29c:	str	r0, [fp, #-32]	; 0xffffffe0
   2e2a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e2a4:	cmp	r0, #1
   2e2a8:	bgt	2e2b8 <ftello64@plt+0x1c9f0>
   2e2ac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e2b0:	cmp	r0, #1
   2e2b4:	ble	2e2c4 <ftello64@plt+0x1c9fc>
   2e2b8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e2bc:	cmp	r0, #0
   2e2c0:	bne	2e2d0 <ftello64@plt+0x1ca08>
   2e2c4:	movw	r0, #0
   2e2c8:	str	r0, [fp, #-4]
   2e2cc:	b	2e508 <ftello64@plt+0x1cc40>
   2e2d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e2d4:	ldr	r0, [r0, #4]
   2e2d8:	and	r0, r0, #255	; 0xff
   2e2dc:	cmp	r0, #6
   2e2e0:	bne	2e500 <ftello64@plt+0x1cc38>
   2e2e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e2e8:	ldr	r0, [r0]
   2e2ec:	str	r0, [sp, #28]
   2e2f0:	movw	r0, #0
   2e2f4:	str	r0, [sp, #24]
   2e2f8:	ldr	r0, [sp, #28]
   2e2fc:	ldr	r0, [r0, #32]
   2e300:	cmp	r0, #0
   2e304:	bne	2e328 <ftello64@plt+0x1ca60>
   2e308:	ldr	r0, [sp, #28]
   2e30c:	ldr	r0, [r0, #36]	; 0x24
   2e310:	cmp	r0, #0
   2e314:	bne	2e328 <ftello64@plt+0x1ca60>
   2e318:	ldr	r0, [sp, #28]
   2e31c:	ldr	r0, [r0, #20]
   2e320:	cmp	r0, #0
   2e324:	beq	2e33c <ftello64@plt+0x1ca74>
   2e328:	ldr	r0, [fp, #-16]
   2e32c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e330:	bl	21368 <ftello64@plt+0xfaa0>
   2e334:	str	r0, [sp, #8]
   2e338:	b	2e348 <ftello64@plt+0x1ca80>
   2e33c:	movw	r0, #0
   2e340:	str	r0, [sp, #8]
   2e344:	b	2e348 <ftello64@plt+0x1ca80>
   2e348:	ldr	r0, [sp, #8]
   2e34c:	str	r0, [sp, #20]
   2e350:	movw	r0, #0
   2e354:	str	r0, [sp, #36]	; 0x24
   2e358:	ldr	r0, [sp, #36]	; 0x24
   2e35c:	ldr	r1, [sp, #28]
   2e360:	ldr	r1, [r1, #20]
   2e364:	cmp	r0, r1
   2e368:	bge	2e3ac <ftello64@plt+0x1cae4>
   2e36c:	ldr	r0, [sp, #20]
   2e370:	ldr	r1, [sp, #28]
   2e374:	ldr	r1, [r1]
   2e378:	ldr	r2, [sp, #36]	; 0x24
   2e37c:	add	r1, r1, r2, lsl #2
   2e380:	ldr	r1, [r1]
   2e384:	cmp	r0, r1
   2e388:	bne	2e398 <ftello64@plt+0x1cad0>
   2e38c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e390:	str	r0, [sp, #24]
   2e394:	b	2e494 <ftello64@plt+0x1cbcc>
   2e398:	b	2e39c <ftello64@plt+0x1cad4>
   2e39c:	ldr	r0, [sp, #36]	; 0x24
   2e3a0:	add	r0, r0, #1
   2e3a4:	str	r0, [sp, #36]	; 0x24
   2e3a8:	b	2e358 <ftello64@plt+0x1ca90>
   2e3ac:	movw	r0, #0
   2e3b0:	str	r0, [sp, #36]	; 0x24
   2e3b4:	ldr	r0, [sp, #36]	; 0x24
   2e3b8:	ldr	r1, [sp, #28]
   2e3bc:	ldr	r1, [r1, #36]	; 0x24
   2e3c0:	cmp	r0, r1
   2e3c4:	bge	2e414 <ftello64@plt+0x1cb4c>
   2e3c8:	ldr	r0, [sp, #28]
   2e3cc:	ldr	r0, [r0, #12]
   2e3d0:	ldr	r1, [sp, #36]	; 0x24
   2e3d4:	add	r0, r0, r1, lsl #2
   2e3d8:	ldr	r0, [r0]
   2e3dc:	str	r0, [sp, #16]
   2e3e0:	ldr	r0, [sp, #20]
   2e3e4:	ldr	r1, [sp, #16]
   2e3e8:	bl	11520 <iswctype@plt>
   2e3ec:	cmp	r0, #0
   2e3f0:	beq	2e400 <ftello64@plt+0x1cb38>
   2e3f4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e3f8:	str	r0, [sp, #24]
   2e3fc:	b	2e494 <ftello64@plt+0x1cbcc>
   2e400:	b	2e404 <ftello64@plt+0x1cb3c>
   2e404:	ldr	r0, [sp, #36]	; 0x24
   2e408:	add	r0, r0, #1
   2e40c:	str	r0, [sp, #36]	; 0x24
   2e410:	b	2e3b4 <ftello64@plt+0x1caec>
   2e414:	movw	r0, #0
   2e418:	str	r0, [sp, #36]	; 0x24
   2e41c:	ldr	r0, [sp, #36]	; 0x24
   2e420:	ldr	r1, [sp, #28]
   2e424:	ldr	r1, [r1, #32]
   2e428:	cmp	r0, r1
   2e42c:	bge	2e490 <ftello64@plt+0x1cbc8>
   2e430:	ldr	r0, [sp, #28]
   2e434:	ldr	r0, [r0, #4]
   2e438:	ldr	r1, [sp, #36]	; 0x24
   2e43c:	add	r0, r0, r1, lsl #2
   2e440:	ldr	r0, [r0]
   2e444:	ldr	r1, [sp, #20]
   2e448:	cmp	r0, r1
   2e44c:	bhi	2e47c <ftello64@plt+0x1cbb4>
   2e450:	ldr	r0, [sp, #20]
   2e454:	ldr	r1, [sp, #28]
   2e458:	ldr	r1, [r1, #8]
   2e45c:	ldr	r2, [sp, #36]	; 0x24
   2e460:	add	r1, r1, r2, lsl #2
   2e464:	ldr	r1, [r1]
   2e468:	cmp	r0, r1
   2e46c:	bhi	2e47c <ftello64@plt+0x1cbb4>
   2e470:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e474:	str	r0, [sp, #24]
   2e478:	b	2e494 <ftello64@plt+0x1cbcc>
   2e47c:	b	2e480 <ftello64@plt+0x1cbb8>
   2e480:	ldr	r0, [sp, #36]	; 0x24
   2e484:	add	r0, r0, #1
   2e488:	str	r0, [sp, #36]	; 0x24
   2e48c:	b	2e41c <ftello64@plt+0x1cb54>
   2e490:	b	2e494 <ftello64@plt+0x1cbcc>
   2e494:	ldr	r0, [sp, #28]
   2e498:	ldrb	r0, [r0, #16]
   2e49c:	and	r0, r0, #1
   2e4a0:	and	r0, r0, #255	; 0xff
   2e4a4:	cmp	r0, #0
   2e4a8:	bne	2e4b8 <ftello64@plt+0x1cbf0>
   2e4ac:	ldr	r0, [sp, #24]
   2e4b0:	str	r0, [fp, #-4]
   2e4b4:	b	2e508 <ftello64@plt+0x1cc40>
   2e4b8:	ldr	r0, [sp, #24]
   2e4bc:	cmp	r0, #0
   2e4c0:	ble	2e4d0 <ftello64@plt+0x1cc08>
   2e4c4:	movw	r0, #0
   2e4c8:	str	r0, [fp, #-4]
   2e4cc:	b	2e508 <ftello64@plt+0x1cc40>
   2e4d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e4d4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2e4d8:	cmp	r0, r1
   2e4dc:	ble	2e4ec <ftello64@plt+0x1cc24>
   2e4e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e4e4:	str	r0, [sp, #4]
   2e4e8:	b	2e4f4 <ftello64@plt+0x1cc2c>
   2e4ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e4f0:	str	r0, [sp, #4]
   2e4f4:	ldr	r0, [sp, #4]
   2e4f8:	str	r0, [fp, #-4]
   2e4fc:	b	2e508 <ftello64@plt+0x1cc40>
   2e500:	movw	r0, #0
   2e504:	str	r0, [fp, #-4]
   2e508:	ldr	r0, [fp, #-4]
   2e50c:	mov	sp, fp
   2e510:	pop	{fp, pc}
   2e514:	push	{fp, lr}
   2e518:	mov	fp, sp
   2e51c:	sub	sp, sp, #32
   2e520:	str	r0, [fp, #-8]
   2e524:	str	r1, [fp, #-12]
   2e528:	str	r2, [sp, #16]
   2e52c:	ldr	r0, [fp, #-8]
   2e530:	ldr	r0, [r0, #4]
   2e534:	ldr	r1, [sp, #16]
   2e538:	ldrb	r0, [r0, r1]
   2e53c:	strb	r0, [sp, #15]
   2e540:	ldr	r0, [fp, #-12]
   2e544:	ldrb	r0, [r0, #4]
   2e548:	sub	r0, r0, #1
   2e54c:	cmp	r0, #6
   2e550:	str	r0, [sp, #4]
   2e554:	bhi	2e654 <ftello64@plt+0x1cd8c>
   2e558:	add	r0, pc, #8
   2e55c:	ldr	r1, [sp, #4]
   2e560:	ldr	r0, [r0, r1, lsl #2]
   2e564:	mov	pc, r0
   2e568:	andeq	lr, r2, r4, lsl #11
   2e56c:	andeq	lr, r2, r4, asr r6
   2e570:	andeq	lr, r2, ip, lsr #11
   2e574:	andeq	lr, r2, r4, asr r6
   2e578:	strdeq	lr, [r2], -r8
   2e57c:	andeq	lr, r2, r4, asr r6
   2e580:	ldrdeq	lr, [r2], -r8
   2e584:	ldr	r0, [fp, #-12]
   2e588:	ldrb	r0, [r0]
   2e58c:	ldrb	r1, [sp, #15]
   2e590:	cmp	r0, r1
   2e594:	beq	2e5a8 <ftello64@plt+0x1cce0>
   2e598:	movw	r0, #0
   2e59c:	and	r0, r0, #1
   2e5a0:	strb	r0, [fp, #-1]
   2e5a4:	b	2e778 <ftello64@plt+0x1ceb0>
   2e5a8:	b	2e664 <ftello64@plt+0x1cd9c>
   2e5ac:	ldr	r0, [fp, #-12]
   2e5b0:	ldr	r0, [r0]
   2e5b4:	ldrb	r1, [sp, #15]
   2e5b8:	bl	2ab50 <ftello64@plt+0x19288>
   2e5bc:	tst	r0, #1
   2e5c0:	bne	2e5d4 <ftello64@plt+0x1cd0c>
   2e5c4:	movw	r0, #0
   2e5c8:	and	r0, r0, #1
   2e5cc:	strb	r0, [fp, #-1]
   2e5d0:	b	2e778 <ftello64@plt+0x1ceb0>
   2e5d4:	b	2e664 <ftello64@plt+0x1cd9c>
   2e5d8:	ldrb	r0, [sp, #15]
   2e5dc:	cmp	r0, #128	; 0x80
   2e5e0:	blt	2e5f4 <ftello64@plt+0x1cd2c>
   2e5e4:	movw	r0, #0
   2e5e8:	and	r0, r0, #1
   2e5ec:	strb	r0, [fp, #-1]
   2e5f0:	b	2e778 <ftello64@plt+0x1ceb0>
   2e5f4:	b	2e5f8 <ftello64@plt+0x1cd30>
   2e5f8:	ldrb	r0, [sp, #15]
   2e5fc:	cmp	r0, #10
   2e600:	bne	2e61c <ftello64@plt+0x1cd54>
   2e604:	ldr	r0, [fp, #-8]
   2e608:	ldr	r0, [r0, #84]	; 0x54
   2e60c:	ldr	r0, [r0, #128]	; 0x80
   2e610:	and	r0, r0, #64	; 0x40
   2e614:	cmp	r0, #0
   2e618:	beq	2e640 <ftello64@plt+0x1cd78>
   2e61c:	ldrb	r0, [sp, #15]
   2e620:	cmp	r0, #0
   2e624:	bne	2e650 <ftello64@plt+0x1cd88>
   2e628:	ldr	r0, [fp, #-8]
   2e62c:	ldr	r0, [r0, #84]	; 0x54
   2e630:	ldr	r0, [r0, #128]	; 0x80
   2e634:	and	r0, r0, #128	; 0x80
   2e638:	cmp	r0, #0
   2e63c:	beq	2e650 <ftello64@plt+0x1cd88>
   2e640:	movw	r0, #0
   2e644:	and	r0, r0, #1
   2e648:	strb	r0, [fp, #-1]
   2e64c:	b	2e778 <ftello64@plt+0x1ceb0>
   2e650:	b	2e664 <ftello64@plt+0x1cd9c>
   2e654:	movw	r0, #0
   2e658:	and	r0, r0, #1
   2e65c:	strb	r0, [fp, #-1]
   2e660:	b	2e778 <ftello64@plt+0x1ceb0>
   2e664:	ldr	r0, [fp, #-12]
   2e668:	ldr	r0, [r0, #4]
   2e66c:	lsr	r0, r0, #8
   2e670:	movw	r1, #1023	; 0x3ff
   2e674:	and	r0, r0, r1
   2e678:	cmp	r0, #0
   2e67c:	beq	2e76c <ftello64@plt+0x1cea4>
   2e680:	ldr	r0, [fp, #-8]
   2e684:	ldr	r1, [sp, #16]
   2e688:	ldr	r2, [fp, #-8]
   2e68c:	ldr	r2, [r2, #88]	; 0x58
   2e690:	bl	2a7e0 <ftello64@plt+0x18f18>
   2e694:	str	r0, [sp, #8]
   2e698:	ldr	r0, [fp, #-12]
   2e69c:	ldr	r0, [r0, #4]
   2e6a0:	lsr	r0, r0, #8
   2e6a4:	movw	r1, #1023	; 0x3ff
   2e6a8:	and	r0, r0, r1
   2e6ac:	and	r0, r0, #4
   2e6b0:	cmp	r0, #0
   2e6b4:	beq	2e6c8 <ftello64@plt+0x1ce00>
   2e6b8:	ldr	r0, [sp, #8]
   2e6bc:	and	r0, r0, #1
   2e6c0:	cmp	r0, #0
   2e6c4:	beq	2e758 <ftello64@plt+0x1ce90>
   2e6c8:	ldr	r0, [fp, #-12]
   2e6cc:	ldr	r0, [r0, #4]
   2e6d0:	lsr	r0, r0, #8
   2e6d4:	movw	r1, #1023	; 0x3ff
   2e6d8:	and	r0, r0, r1
   2e6dc:	and	r0, r0, #8
   2e6e0:	cmp	r0, #0
   2e6e4:	beq	2e6f8 <ftello64@plt+0x1ce30>
   2e6e8:	ldr	r0, [sp, #8]
   2e6ec:	and	r0, r0, #1
   2e6f0:	cmp	r0, #0
   2e6f4:	bne	2e758 <ftello64@plt+0x1ce90>
   2e6f8:	ldr	r0, [fp, #-12]
   2e6fc:	ldr	r0, [r0, #4]
   2e700:	lsr	r0, r0, #8
   2e704:	movw	r1, #1023	; 0x3ff
   2e708:	and	r0, r0, r1
   2e70c:	and	r0, r0, #32
   2e710:	cmp	r0, #0
   2e714:	beq	2e728 <ftello64@plt+0x1ce60>
   2e718:	ldr	r0, [sp, #8]
   2e71c:	and	r0, r0, #2
   2e720:	cmp	r0, #0
   2e724:	beq	2e758 <ftello64@plt+0x1ce90>
   2e728:	ldr	r0, [fp, #-12]
   2e72c:	ldr	r0, [r0, #4]
   2e730:	lsr	r0, r0, #8
   2e734:	movw	r1, #1023	; 0x3ff
   2e738:	and	r0, r0, r1
   2e73c:	and	r0, r0, #128	; 0x80
   2e740:	cmp	r0, #0
   2e744:	beq	2e768 <ftello64@plt+0x1cea0>
   2e748:	ldr	r0, [sp, #8]
   2e74c:	and	r0, r0, #8
   2e750:	cmp	r0, #0
   2e754:	bne	2e768 <ftello64@plt+0x1cea0>
   2e758:	movw	r0, #0
   2e75c:	and	r0, r0, #1
   2e760:	strb	r0, [fp, #-1]
   2e764:	b	2e778 <ftello64@plt+0x1ceb0>
   2e768:	b	2e76c <ftello64@plt+0x1cea4>
   2e76c:	movw	r0, #1
   2e770:	and	r0, r0, #1
   2e774:	strb	r0, [fp, #-1]
   2e778:	ldrb	r0, [fp, #-1]
   2e77c:	and	r0, r0, #1
   2e780:	mov	sp, fp
   2e784:	pop	{fp, pc}
   2e788:	sub	sp, sp, #8
   2e78c:	str	r0, [sp, #4]
   2e790:	str	r1, [sp]
   2e794:	movw	r0, #1
   2e798:	add	sp, sp, #8
   2e79c:	bx	lr
   2e7a0:	push	{fp, lr}
   2e7a4:	mov	fp, sp
   2e7a8:	sub	sp, sp, #72	; 0x48
   2e7ac:	str	r0, [fp, #-8]
   2e7b0:	str	r1, [fp, #-12]
   2e7b4:	ldr	r0, [fp, #-8]
   2e7b8:	ldr	r0, [r0, #84]	; 0x54
   2e7bc:	str	r0, [fp, #-16]
   2e7c0:	movw	r0, #0
   2e7c4:	str	r0, [fp, #-24]	; 0xffffffe8
   2e7c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e7cc:	ldr	r1, [fp, #-12]
   2e7d0:	ldr	r1, [r1, #8]
   2e7d4:	cmp	r0, r1
   2e7d8:	bge	2eb68 <ftello64@plt+0x1d2a0>
   2e7dc:	ldr	r0, [fp, #-12]
   2e7e0:	ldr	r0, [r0, #12]
   2e7e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2e7e8:	ldr	r0, [r0, r1, lsl #2]
   2e7ec:	str	r0, [sp, #28]
   2e7f0:	ldr	r0, [fp, #-16]
   2e7f4:	ldr	r0, [r0]
   2e7f8:	ldr	r1, [sp, #28]
   2e7fc:	add	r0, r0, r1, lsl #3
   2e800:	ldr	r0, [r0, #4]
   2e804:	lsr	r0, r0, #20
   2e808:	and	r0, r0, #1
   2e80c:	cmp	r0, #0
   2e810:	bne	2e818 <ftello64@plt+0x1cf50>
   2e814:	b	2eb58 <ftello64@plt+0x1d290>
   2e818:	ldr	r0, [fp, #-16]
   2e81c:	ldr	r0, [r0]
   2e820:	ldr	r1, [sp, #28]
   2e824:	add	r0, r0, r1, lsl #3
   2e828:	ldr	r0, [r0, #4]
   2e82c:	lsr	r0, r0, #8
   2e830:	movw	r1, #1023	; 0x3ff
   2e834:	and	r0, r0, r1
   2e838:	cmp	r0, #0
   2e83c:	beq	2e94c <ftello64@plt+0x1d084>
   2e840:	ldr	r0, [fp, #-8]
   2e844:	ldr	r1, [r0, #40]	; 0x28
   2e848:	ldr	r2, [r0, #88]	; 0x58
   2e84c:	bl	2a7e0 <ftello64@plt+0x18f18>
   2e850:	str	r0, [sp, #16]
   2e854:	ldr	r0, [fp, #-16]
   2e858:	ldr	r0, [r0]
   2e85c:	ldr	r1, [sp, #28]
   2e860:	add	r0, r0, r1, lsl #3
   2e864:	ldr	r0, [r0, #4]
   2e868:	lsr	r0, r0, #8
   2e86c:	movw	r1, #1023	; 0x3ff
   2e870:	and	r0, r0, r1
   2e874:	and	r0, r0, #4
   2e878:	cmp	r0, #0
   2e87c:	beq	2e890 <ftello64@plt+0x1cfc8>
   2e880:	ldr	r0, [sp, #16]
   2e884:	and	r0, r0, #1
   2e888:	cmp	r0, #0
   2e88c:	beq	2e944 <ftello64@plt+0x1d07c>
   2e890:	ldr	r0, [fp, #-16]
   2e894:	ldr	r0, [r0]
   2e898:	ldr	r1, [sp, #28]
   2e89c:	add	r0, r0, r1, lsl #3
   2e8a0:	ldr	r0, [r0, #4]
   2e8a4:	lsr	r0, r0, #8
   2e8a8:	movw	r1, #1023	; 0x3ff
   2e8ac:	and	r0, r0, r1
   2e8b0:	and	r0, r0, #8
   2e8b4:	cmp	r0, #0
   2e8b8:	beq	2e8cc <ftello64@plt+0x1d004>
   2e8bc:	ldr	r0, [sp, #16]
   2e8c0:	and	r0, r0, #1
   2e8c4:	cmp	r0, #0
   2e8c8:	bne	2e944 <ftello64@plt+0x1d07c>
   2e8cc:	ldr	r0, [fp, #-16]
   2e8d0:	ldr	r0, [r0]
   2e8d4:	ldr	r1, [sp, #28]
   2e8d8:	add	r0, r0, r1, lsl #3
   2e8dc:	ldr	r0, [r0, #4]
   2e8e0:	lsr	r0, r0, #8
   2e8e4:	movw	r1, #1023	; 0x3ff
   2e8e8:	and	r0, r0, r1
   2e8ec:	and	r0, r0, #32
   2e8f0:	cmp	r0, #0
   2e8f4:	beq	2e908 <ftello64@plt+0x1d040>
   2e8f8:	ldr	r0, [sp, #16]
   2e8fc:	and	r0, r0, #2
   2e900:	cmp	r0, #0
   2e904:	beq	2e944 <ftello64@plt+0x1d07c>
   2e908:	ldr	r0, [fp, #-16]
   2e90c:	ldr	r0, [r0]
   2e910:	ldr	r1, [sp, #28]
   2e914:	add	r0, r0, r1, lsl #3
   2e918:	ldr	r0, [r0, #4]
   2e91c:	lsr	r0, r0, #8
   2e920:	movw	r1, #1023	; 0x3ff
   2e924:	and	r0, r0, r1
   2e928:	and	r0, r0, #128	; 0x80
   2e92c:	cmp	r0, #0
   2e930:	beq	2e948 <ftello64@plt+0x1d080>
   2e934:	ldr	r0, [sp, #16]
   2e938:	and	r0, r0, #8
   2e93c:	cmp	r0, #0
   2e940:	bne	2e948 <ftello64@plt+0x1d080>
   2e944:	b	2eb58 <ftello64@plt+0x1d290>
   2e948:	b	2e94c <ftello64@plt+0x1d084>
   2e94c:	ldr	r0, [fp, #-16]
   2e950:	ldr	r1, [sp, #28]
   2e954:	ldr	r2, [fp, #-8]
   2e958:	ldr	r3, [fp, #-8]
   2e95c:	ldr	r3, [r3, #40]	; 0x28
   2e960:	bl	2df2c <ftello64@plt+0x1c664>
   2e964:	str	r0, [sp, #24]
   2e968:	ldr	r0, [sp, #24]
   2e96c:	cmp	r0, #0
   2e970:	bne	2e978 <ftello64@plt+0x1d0b0>
   2e974:	b	2eb58 <ftello64@plt+0x1d290>
   2e978:	ldr	r0, [fp, #-8]
   2e97c:	ldr	r0, [r0, #40]	; 0x28
   2e980:	ldr	r1, [sp, #24]
   2e984:	add	r0, r0, r1
   2e988:	str	r0, [sp, #20]
   2e98c:	ldr	r0, [fp, #-8]
   2e990:	ldr	r0, [r0, #120]	; 0x78
   2e994:	ldr	r1, [sp, #24]
   2e998:	cmp	r0, r1
   2e99c:	bge	2e9ac <ftello64@plt+0x1d0e4>
   2e9a0:	ldr	r0, [sp, #24]
   2e9a4:	str	r0, [sp, #8]
   2e9a8:	b	2e9b8 <ftello64@plt+0x1d0f0>
   2e9ac:	ldr	r0, [fp, #-8]
   2e9b0:	ldr	r0, [r0, #120]	; 0x78
   2e9b4:	str	r0, [sp, #8]
   2e9b8:	ldr	r0, [sp, #8]
   2e9bc:	ldr	r1, [fp, #-8]
   2e9c0:	str	r0, [r1, #120]	; 0x78
   2e9c4:	ldr	r0, [fp, #-8]
   2e9c8:	ldr	r1, [sp, #20]
   2e9cc:	bl	2c410 <ftello64@plt+0x1ab48>
   2e9d0:	str	r0, [fp, #-20]	; 0xffffffec
   2e9d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e9d8:	cmp	r0, #0
   2e9dc:	beq	2e9ec <ftello64@plt+0x1d124>
   2e9e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e9e4:	str	r0, [fp, #-4]
   2e9e8:	b	2eb70 <ftello64@plt+0x1d2a8>
   2e9ec:	ldr	r0, [fp, #-16]
   2e9f0:	ldr	r0, [r0, #12]
   2e9f4:	ldr	r1, [sp, #28]
   2e9f8:	add	r0, r0, r1, lsl #2
   2e9fc:	ldr	r0, [r0]
   2ea00:	cmn	r0, #1
   2ea04:	beq	2ea0c <ftello64@plt+0x1d144>
   2ea08:	b	2ea0c <ftello64@plt+0x1d144>
   2ea0c:	ldr	r0, [fp, #-16]
   2ea10:	ldr	r1, [r0, #12]
   2ea14:	ldr	r0, [r0, #24]
   2ea18:	ldr	r2, [sp, #28]
   2ea1c:	ldr	r1, [r1, r2, lsl #2]
   2ea20:	add	r1, r1, r1, lsl #1
   2ea24:	add	r0, r0, r1, lsl #2
   2ea28:	str	r0, [sp, #32]
   2ea2c:	ldr	r0, [fp, #-8]
   2ea30:	ldr	r0, [r0, #100]	; 0x64
   2ea34:	ldr	r1, [sp, #20]
   2ea38:	add	r0, r0, r1, lsl #2
   2ea3c:	ldr	r0, [r0]
   2ea40:	str	r0, [sp, #12]
   2ea44:	ldr	r0, [sp, #12]
   2ea48:	movw	r1, #0
   2ea4c:	cmp	r0, r1
   2ea50:	bne	2ea74 <ftello64@plt+0x1d1ac>
   2ea54:	ldr	r0, [sp, #32]
   2ea58:	ldr	r1, [r0]
   2ea5c:	str	r1, [sp, #36]	; 0x24
   2ea60:	ldr	r1, [r0, #4]
   2ea64:	str	r1, [sp, #40]	; 0x28
   2ea68:	ldr	r0, [r0, #8]
   2ea6c:	str	r0, [sp, #44]	; 0x2c
   2ea70:	b	2eaa8 <ftello64@plt+0x1d1e0>
   2ea74:	ldr	r0, [sp, #12]
   2ea78:	ldr	r1, [r0, #40]	; 0x28
   2ea7c:	ldr	r2, [sp, #32]
   2ea80:	add	r0, sp, #36	; 0x24
   2ea84:	bl	2bfdc <ftello64@plt+0x1a714>
   2ea88:	str	r0, [fp, #-20]	; 0xffffffec
   2ea8c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2ea90:	cmp	r0, #0
   2ea94:	beq	2eaa4 <ftello64@plt+0x1d1dc>
   2ea98:	ldr	r0, [fp, #-20]	; 0xffffffec
   2ea9c:	str	r0, [fp, #-4]
   2eaa0:	b	2eb70 <ftello64@plt+0x1d2a8>
   2eaa4:	b	2eaa8 <ftello64@plt+0x1d1e0>
   2eaa8:	ldr	r0, [fp, #-8]
   2eaac:	ldr	r1, [sp, #20]
   2eab0:	sub	r1, r1, #1
   2eab4:	ldr	r2, [r0, #88]	; 0x58
   2eab8:	bl	2a7e0 <ftello64@plt+0x18f18>
   2eabc:	str	r0, [sp, #16]
   2eac0:	ldr	r1, [fp, #-16]
   2eac4:	ldr	r3, [sp, #16]
   2eac8:	sub	r0, fp, #20
   2eacc:	add	r2, sp, #36	; 0x24
   2ead0:	bl	27f90 <ftello64@plt+0x166c8>
   2ead4:	ldr	r1, [fp, #-8]
   2ead8:	ldr	r1, [r1, #100]	; 0x64
   2eadc:	ldr	r2, [sp, #20]
   2eae0:	add	r1, r1, r2, lsl #2
   2eae4:	str	r0, [r1]
   2eae8:	ldr	r0, [sp, #12]
   2eaec:	movw	r1, #0
   2eaf0:	cmp	r0, r1
   2eaf4:	beq	2eb00 <ftello64@plt+0x1d238>
   2eaf8:	ldr	r0, [sp, #44]	; 0x2c
   2eafc:	bl	17178 <ftello64@plt+0x58b0>
   2eb00:	ldr	r0, [fp, #-8]
   2eb04:	ldr	r0, [r0, #100]	; 0x64
   2eb08:	ldr	r1, [sp, #20]
   2eb0c:	add	r0, r0, r1, lsl #2
   2eb10:	ldr	r0, [r0]
   2eb14:	movw	r1, #0
   2eb18:	cmp	r0, r1
   2eb1c:	movw	r0, #0
   2eb20:	str	r0, [sp, #4]
   2eb24:	bne	2eb3c <ftello64@plt+0x1d274>
   2eb28:	ldr	r0, [fp, #-20]	; 0xffffffec
   2eb2c:	cmp	r0, #0
   2eb30:	movw	r0, #0
   2eb34:	movne	r0, #1
   2eb38:	str	r0, [sp, #4]
   2eb3c:	ldr	r0, [sp, #4]
   2eb40:	tst	r0, #1
   2eb44:	beq	2eb54 <ftello64@plt+0x1d28c>
   2eb48:	ldr	r0, [fp, #-20]	; 0xffffffec
   2eb4c:	str	r0, [fp, #-4]
   2eb50:	b	2eb70 <ftello64@plt+0x1d2a8>
   2eb54:	b	2eb58 <ftello64@plt+0x1d290>
   2eb58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2eb5c:	add	r0, r0, #1
   2eb60:	str	r0, [fp, #-24]	; 0xffffffe8
   2eb64:	b	2e7c8 <ftello64@plt+0x1cf00>
   2eb68:	movw	r0, #0
   2eb6c:	str	r0, [fp, #-4]
   2eb70:	ldr	r0, [fp, #-4]
   2eb74:	mov	sp, fp
   2eb78:	pop	{fp, pc}
   2eb7c:	push	{r4, r5, fp, lr}
   2eb80:	add	fp, sp, #8
   2eb84:	sub	sp, sp, #2160	; 0x870
   2eb88:	sub	sp, sp, #12288	; 0x3000
   2eb8c:	add	r3, sp, #20
   2eb90:	sub	lr, fp, #6144	; 0x1800
   2eb94:	sub	r2, lr, #100	; 0x64
   2eb98:	str	r0, [fp, #-16]
   2eb9c:	str	r1, [fp, #-20]	; 0xffffffec
   2eba0:	movw	r0, #0
   2eba4:	strb	r0, [fp, #-37]	; 0xffffffdb
   2eba8:	ldr	r0, [fp, #-20]	; 0xffffffec
   2ebac:	movw	r1, #0
   2ebb0:	str	r1, [r0, #44]	; 0x2c
   2ebb4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2ebb8:	str	r1, [r0, #48]	; 0x30
   2ebbc:	ldr	r0, [fp, #-16]
   2ebc0:	ldr	r1, [fp, #-20]	; 0xffffffec
   2ebc4:	bl	2f3a4 <ftello64@plt+0x1dadc>
   2ebc8:	str	r0, [fp, #-52]	; 0xffffffcc
   2ebcc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2ebd0:	cmp	r0, #0
   2ebd4:	bgt	2ec3c <ftello64@plt+0x1d374>
   2ebd8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2ebdc:	cmp	r0, #0
   2ebe0:	bne	2ec2c <ftello64@plt+0x1d364>
   2ebe4:	movw	r0, #4
   2ebe8:	movw	r1, #256	; 0x100
   2ebec:	bl	389ec <ftello64@plt+0x27124>
   2ebf0:	ldr	r1, [fp, #-20]	; 0xffffffec
   2ebf4:	str	r0, [r1, #44]	; 0x2c
   2ebf8:	ldr	r0, [fp, #-20]	; 0xffffffec
   2ebfc:	ldr	r0, [r0, #44]	; 0x2c
   2ec00:	movw	r1, #0
   2ec04:	cmp	r0, r1
   2ec08:	bne	2ec1c <ftello64@plt+0x1d354>
   2ec0c:	movw	r0, #0
   2ec10:	and	r0, r0, #1
   2ec14:	strb	r0, [fp, #-9]
   2ec18:	b	2f394 <ftello64@plt+0x1dacc>
   2ec1c:	movw	r0, #1
   2ec20:	and	r0, r0, #1
   2ec24:	strb	r0, [fp, #-9]
   2ec28:	b	2f394 <ftello64@plt+0x1dacc>
   2ec2c:	movw	r0, #0
   2ec30:	and	r0, r0, #1
   2ec34:	strb	r0, [fp, #-9]
   2ec38:	b	2f394 <ftello64@plt+0x1dacc>
   2ec3c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2ec40:	add	r1, r0, #1
   2ec44:	sub	lr, fp, #3072	; 0xc00
   2ec48:	sub	r0, lr, #68	; 0x44
   2ec4c:	bl	26f7c <ftello64@plt+0x156b4>
   2ec50:	str	r0, [fp, #-24]	; 0xffffffe8
   2ec54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ec58:	cmp	r0, #0
   2ec5c:	beq	2ecc4 <ftello64@plt+0x1d3fc>
   2ec60:	b	2ec64 <ftello64@plt+0x1d39c>
   2ec64:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   2ec68:	bl	17178 <ftello64@plt+0x58b0>
   2ec6c:	movw	r0, #0
   2ec70:	str	r0, [fp, #-28]	; 0xffffffe4
   2ec74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ec78:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2ec7c:	cmp	r0, r1
   2ec80:	bge	2ecb4 <ftello64@plt+0x1d3ec>
   2ec84:	sub	lr, fp, #6144	; 0x1800
   2ec88:	sub	r0, lr, #100	; 0x64
   2ec8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ec90:	movw	r2, #12
   2ec94:	mul	r1, r1, r2
   2ec98:	add	r0, r0, r1
   2ec9c:	ldr	r0, [r0, #8]
   2eca0:	bl	17178 <ftello64@plt+0x58b0>
   2eca4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2eca8:	add	r0, r0, #1
   2ecac:	str	r0, [fp, #-28]	; 0xffffffe4
   2ecb0:	b	2ec74 <ftello64@plt+0x1d3ac>
   2ecb4:	movw	r0, #0
   2ecb8:	and	r0, r0, #1
   2ecbc:	strb	r0, [fp, #-9]
   2ecc0:	b	2f394 <ftello64@plt+0x1dacc>
   2ecc4:	sub	lr, fp, #3072	; 0xc00
   2ecc8:	sub	r0, lr, #100	; 0x64
   2eccc:	bl	2fb84 <ftello64@plt+0x1e2bc>
   2ecd0:	movw	r0, #0
   2ecd4:	str	r0, [fp, #-28]	; 0xffffffe4
   2ecd8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ecdc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2ece0:	cmp	r0, r1
   2ece4:	bge	2efb4 <ftello64@plt+0x1d6ec>
   2ece8:	movw	r0, #0
   2ecec:	str	r0, [fp, #-3136]	; 0xfffff3c0
   2ecf0:	str	r0, [fp, #-32]	; 0xffffffe0
   2ecf4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ecf8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ecfc:	movw	r2, #12
   2ed00:	mul	r1, r1, r2
   2ed04:	sub	lr, fp, #6144	; 0x1800
   2ed08:	sub	r2, lr, #100	; 0x64
   2ed0c:	add	r1, r2, r1
   2ed10:	ldr	r1, [r1, #4]
   2ed14:	cmp	r0, r1
   2ed18:	bge	2edac <ftello64@plt+0x1d4e4>
   2ed1c:	ldr	r0, [fp, #-16]
   2ed20:	ldr	r0, [r0, #12]
   2ed24:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ed28:	add	r1, r1, r1, lsl #1
   2ed2c:	sub	lr, fp, #6144	; 0x1800
   2ed30:	sub	r2, lr, #100	; 0x64
   2ed34:	add	r1, r2, r1, lsl #2
   2ed38:	ldr	r1, [r1, #8]
   2ed3c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2ed40:	ldr	r1, [r1, r2, lsl #2]
   2ed44:	add	r0, r0, r1, lsl #2
   2ed48:	ldr	r0, [r0]
   2ed4c:	str	r0, [sp, #16]
   2ed50:	ldr	r0, [sp, #16]
   2ed54:	cmn	r0, #1
   2ed58:	beq	2ed98 <ftello64@plt+0x1d4d0>
   2ed5c:	ldr	r0, [fp, #-16]
   2ed60:	ldr	r0, [r0, #24]
   2ed64:	ldr	r1, [sp, #16]
   2ed68:	movw	r2, #12
   2ed6c:	mul	r1, r1, r2
   2ed70:	add	r1, r0, r1
   2ed74:	sub	lr, fp, #3072	; 0xc00
   2ed78:	sub	r0, lr, #68	; 0x44
   2ed7c:	bl	274f8 <ftello64@plt+0x15c30>
   2ed80:	str	r0, [fp, #-24]	; 0xffffffe8
   2ed84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ed88:	cmp	r0, #0
   2ed8c:	beq	2ed94 <ftello64@plt+0x1d4cc>
   2ed90:	b	2ec64 <ftello64@plt+0x1d39c>
   2ed94:	b	2ed98 <ftello64@plt+0x1d4d0>
   2ed98:	b	2ed9c <ftello64@plt+0x1d4d4>
   2ed9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2eda0:	add	r0, r0, #1
   2eda4:	str	r0, [fp, #-32]	; 0xffffffe0
   2eda8:	b	2ecf4 <ftello64@plt+0x1d42c>
   2edac:	ldr	r1, [fp, #-16]
   2edb0:	sub	r0, fp, #24
   2edb4:	sub	lr, fp, #3072	; 0xc00
   2edb8:	sub	r2, lr, #68	; 0x44
   2edbc:	mov	r3, #0
   2edc0:	bl	27f90 <ftello64@plt+0x166c8>
   2edc4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2edc8:	sub	lr, fp, #1024	; 0x400
   2edcc:	sub	r2, lr, #56	; 0x38
   2edd0:	str	r0, [r2, r1, lsl #2]
   2edd4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2edd8:	add	r0, r2, r0, lsl #2
   2eddc:	ldr	r0, [r0]
   2ede0:	movw	r1, #0
   2ede4:	cmp	r0, r1
   2ede8:	movw	r0, #0
   2edec:	str	r0, [sp, #12]
   2edf0:	bne	2ee08 <ftello64@plt+0x1d540>
   2edf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2edf8:	cmp	r0, #0
   2edfc:	movw	r0, #0
   2ee00:	movne	r0, #1
   2ee04:	str	r0, [sp, #12]
   2ee08:	ldr	r0, [sp, #12]
   2ee0c:	tst	r0, #1
   2ee10:	beq	2ee18 <ftello64@plt+0x1d550>
   2ee14:	b	2ec64 <ftello64@plt+0x1d39c>
   2ee18:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ee1c:	sub	lr, fp, #1024	; 0x400
   2ee20:	sub	r1, lr, #56	; 0x38
   2ee24:	ldr	r0, [r1, r0, lsl #2]
   2ee28:	ldrb	r0, [r0, #52]	; 0x34
   2ee2c:	lsr	r0, r0, #7
   2ee30:	and	r0, r0, #255	; 0xff
   2ee34:	cmp	r0, #0
   2ee38:	beq	2ef58 <ftello64@plt+0x1d690>
   2ee3c:	ldr	r1, [fp, #-16]
   2ee40:	sub	r0, fp, #24
   2ee44:	sub	lr, fp, #3072	; 0xc00
   2ee48:	sub	r2, lr, #68	; 0x44
   2ee4c:	mov	r3, #1
   2ee50:	bl	27f90 <ftello64@plt+0x166c8>
   2ee54:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ee58:	sub	lr, fp, #2048	; 0x800
   2ee5c:	sub	r2, lr, #56	; 0x38
   2ee60:	str	r0, [r2, r1, lsl #2]
   2ee64:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ee68:	add	r0, r2, r0, lsl #2
   2ee6c:	ldr	r0, [r0]
   2ee70:	movw	r1, #0
   2ee74:	cmp	r0, r1
   2ee78:	movw	r0, #0
   2ee7c:	str	r0, [sp, #8]
   2ee80:	bne	2ee98 <ftello64@plt+0x1d5d0>
   2ee84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ee88:	cmp	r0, #0
   2ee8c:	movw	r0, #0
   2ee90:	movne	r0, #1
   2ee94:	str	r0, [sp, #8]
   2ee98:	ldr	r0, [sp, #8]
   2ee9c:	tst	r0, #1
   2eea0:	beq	2eea8 <ftello64@plt+0x1d5e0>
   2eea4:	b	2ec64 <ftello64@plt+0x1d39c>
   2eea8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2eeac:	sub	lr, fp, #1024	; 0x400
   2eeb0:	sub	r1, lr, #56	; 0x38
   2eeb4:	ldr	r1, [r1, r0, lsl #2]
   2eeb8:	sub	lr, fp, #2048	; 0x800
   2eebc:	sub	r2, lr, #56	; 0x38
   2eec0:	add	r0, r2, r0, lsl #2
   2eec4:	ldr	r0, [r0]
   2eec8:	cmp	r1, r0
   2eecc:	beq	2eee8 <ftello64@plt+0x1d620>
   2eed0:	ldr	r0, [fp, #-16]
   2eed4:	ldr	r0, [r0, #92]	; 0x5c
   2eed8:	cmp	r0, #1
   2eedc:	ble	2eee8 <ftello64@plt+0x1d620>
   2eee0:	movw	r0, #1
   2eee4:	strb	r0, [fp, #-37]	; 0xffffffdb
   2eee8:	ldr	r1, [fp, #-16]
   2eeec:	sub	r0, fp, #24
   2eef0:	sub	lr, fp, #3072	; 0xc00
   2eef4:	sub	r2, lr, #68	; 0x44
   2eef8:	mov	r3, #2
   2eefc:	bl	27f90 <ftello64@plt+0x166c8>
   2ef00:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ef04:	sub	lr, fp, #3072	; 0xc00
   2ef08:	sub	r2, lr, #56	; 0x38
   2ef0c:	str	r0, [r2, r1, lsl #2]
   2ef10:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ef14:	add	r0, r2, r0, lsl #2
   2ef18:	ldr	r0, [r0]
   2ef1c:	movw	r1, #0
   2ef20:	cmp	r0, r1
   2ef24:	movw	r0, #0
   2ef28:	str	r0, [sp, #4]
   2ef2c:	bne	2ef44 <ftello64@plt+0x1d67c>
   2ef30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ef34:	cmp	r0, #0
   2ef38:	movw	r0, #0
   2ef3c:	movne	r0, #1
   2ef40:	str	r0, [sp, #4]
   2ef44:	ldr	r0, [sp, #4]
   2ef48:	tst	r0, #1
   2ef4c:	beq	2ef54 <ftello64@plt+0x1d68c>
   2ef50:	b	2ec64 <ftello64@plt+0x1d39c>
   2ef54:	b	2ef8c <ftello64@plt+0x1d6c4>
   2ef58:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ef5c:	sub	lr, fp, #1024	; 0x400
   2ef60:	sub	r1, lr, #56	; 0x38
   2ef64:	ldr	r2, [r1, r0, lsl #2]
   2ef68:	sub	lr, fp, #2048	; 0x800
   2ef6c:	sub	r3, lr, #56	; 0x38
   2ef70:	str	r2, [r3, r0, lsl #2]
   2ef74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ef78:	ldr	r1, [r1, r0, lsl #2]
   2ef7c:	sub	lr, fp, #3072	; 0xc00
   2ef80:	sub	r2, lr, #56	; 0x38
   2ef84:	add	r0, r2, r0, lsl #2
   2ef88:	str	r1, [r0]
   2ef8c:	sub	lr, fp, #3072	; 0xc00
   2ef90:	sub	r0, lr, #100	; 0x64
   2ef94:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ef98:	add	r2, sp, #20
   2ef9c:	add	r1, r2, r1, lsl #5
   2efa0:	bl	2fbb0 <ftello64@plt+0x1e2e8>
   2efa4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2efa8:	add	r0, r0, #1
   2efac:	str	r0, [fp, #-28]	; 0xffffffe4
   2efb0:	b	2ecd8 <ftello64@plt+0x1d410>
   2efb4:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   2efb8:	tst	r0, #1
   2efbc:	bne	2f13c <ftello64@plt+0x1d874>
   2efc0:	movw	r0, #4
   2efc4:	movw	r1, #256	; 0x100
   2efc8:	bl	389ec <ftello64@plt+0x27124>
   2efcc:	ldr	r1, [fp, #-20]	; 0xffffffec
   2efd0:	str	r0, [r1, #44]	; 0x2c
   2efd4:	str	r0, [fp, #-56]	; 0xffffffc8
   2efd8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2efdc:	movw	r1, #0
   2efe0:	cmp	r0, r1
   2efe4:	bne	2efec <ftello64@plt+0x1d724>
   2efe8:	b	2ec64 <ftello64@plt+0x1d39c>
   2efec:	movw	r0, #0
   2eff0:	str	r0, [fp, #-28]	; 0xffffffe4
   2eff4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2eff8:	cmp	r0, #8
   2effc:	bge	2f138 <ftello64@plt+0x1d870>
   2f000:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f004:	lsl	r0, r0, #5
   2f008:	str	r0, [fp, #-36]	; 0xffffffdc
   2f00c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f010:	sub	lr, fp, #3072	; 0xc00
   2f014:	sub	r1, lr, #100	; 0x64
   2f018:	add	r0, r1, r0, lsl #2
   2f01c:	ldr	r0, [r0]
   2f020:	str	r0, [fp, #-44]	; 0xffffffd4
   2f024:	movw	r0, #1
   2f028:	str	r0, [fp, #-48]	; 0xffffffd0
   2f02c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f030:	cmp	r0, #0
   2f034:	beq	2f124 <ftello64@plt+0x1d85c>
   2f038:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f03c:	and	r0, r0, #1
   2f040:	cmp	r0, #0
   2f044:	beq	2f0f8 <ftello64@plt+0x1d830>
   2f048:	movw	r0, #0
   2f04c:	str	r0, [fp, #-32]	; 0xffffffe0
   2f050:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f054:	add	r1, sp, #20
   2f058:	add	r0, r1, r0, lsl #5
   2f05c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2f060:	add	r0, r0, r1, lsl #2
   2f064:	ldr	r0, [r0]
   2f068:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2f06c:	and	r0, r0, r1
   2f070:	cmp	r0, #0
   2f074:	bne	2f08c <ftello64@plt+0x1d7c4>
   2f078:	b	2f07c <ftello64@plt+0x1d7b4>
   2f07c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f080:	add	r0, r0, #1
   2f084:	str	r0, [fp, #-32]	; 0xffffffe0
   2f088:	b	2f050 <ftello64@plt+0x1d788>
   2f08c:	ldr	r0, [fp, #-16]
   2f090:	add	r0, r0, #96	; 0x60
   2f094:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2f098:	add	r0, r0, r1, lsl #2
   2f09c:	ldr	r0, [r0]
   2f0a0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2f0a4:	and	r0, r0, r1
   2f0a8:	cmp	r0, #0
   2f0ac:	beq	2f0d4 <ftello64@plt+0x1d80c>
   2f0b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f0b4:	sub	lr, fp, #2048	; 0x800
   2f0b8:	sub	r1, lr, #56	; 0x38
   2f0bc:	ldr	r0, [r1, r0, lsl #2]
   2f0c0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f0c4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2f0c8:	add	r1, r1, r2, lsl #2
   2f0cc:	str	r0, [r1]
   2f0d0:	b	2f0f4 <ftello64@plt+0x1d82c>
   2f0d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f0d8:	sub	lr, fp, #1024	; 0x400
   2f0dc:	sub	r1, lr, #56	; 0x38
   2f0e0:	ldr	r0, [r1, r0, lsl #2]
   2f0e4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f0e8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2f0ec:	add	r1, r1, r2, lsl #2
   2f0f0:	str	r0, [r1]
   2f0f4:	b	2f0f8 <ftello64@plt+0x1d830>
   2f0f8:	b	2f0fc <ftello64@plt+0x1d834>
   2f0fc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2f100:	lsl	r0, r0, #1
   2f104:	str	r0, [fp, #-48]	; 0xffffffd0
   2f108:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f10c:	lsr	r0, r0, #1
   2f110:	str	r0, [fp, #-44]	; 0xffffffd4
   2f114:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f118:	add	r0, r0, #1
   2f11c:	str	r0, [fp, #-36]	; 0xffffffdc
   2f120:	b	2f02c <ftello64@plt+0x1d764>
   2f124:	b	2f128 <ftello64@plt+0x1d860>
   2f128:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f12c:	add	r0, r0, #1
   2f130:	str	r0, [fp, #-28]	; 0xffffffe4
   2f134:	b	2eff4 <ftello64@plt+0x1d72c>
   2f138:	b	2f28c <ftello64@plt+0x1d9c4>
   2f13c:	movw	r0, #4
   2f140:	movw	r1, #512	; 0x200
   2f144:	bl	389ec <ftello64@plt+0x27124>
   2f148:	ldr	r1, [fp, #-20]	; 0xffffffec
   2f14c:	str	r0, [r1, #48]	; 0x30
   2f150:	str	r0, [fp, #-56]	; 0xffffffc8
   2f154:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2f158:	movw	r1, #0
   2f15c:	cmp	r0, r1
   2f160:	bne	2f168 <ftello64@plt+0x1d8a0>
   2f164:	b	2ec64 <ftello64@plt+0x1d39c>
   2f168:	movw	r0, #0
   2f16c:	str	r0, [fp, #-28]	; 0xffffffe4
   2f170:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f174:	cmp	r0, #8
   2f178:	bge	2f288 <ftello64@plt+0x1d9c0>
   2f17c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f180:	lsl	r0, r0, #5
   2f184:	str	r0, [fp, #-36]	; 0xffffffdc
   2f188:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f18c:	sub	lr, fp, #3072	; 0xc00
   2f190:	sub	r1, lr, #100	; 0x64
   2f194:	add	r0, r1, r0, lsl #2
   2f198:	ldr	r0, [r0]
   2f19c:	str	r0, [fp, #-44]	; 0xffffffd4
   2f1a0:	movw	r0, #1
   2f1a4:	str	r0, [fp, #-48]	; 0xffffffd0
   2f1a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f1ac:	cmp	r0, #0
   2f1b0:	beq	2f274 <ftello64@plt+0x1d9ac>
   2f1b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f1b8:	and	r0, r0, #1
   2f1bc:	cmp	r0, #0
   2f1c0:	beq	2f248 <ftello64@plt+0x1d980>
   2f1c4:	movw	r0, #0
   2f1c8:	str	r0, [fp, #-32]	; 0xffffffe0
   2f1cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f1d0:	add	r1, sp, #20
   2f1d4:	add	r0, r1, r0, lsl #5
   2f1d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2f1dc:	add	r0, r0, r1, lsl #2
   2f1e0:	ldr	r0, [r0]
   2f1e4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2f1e8:	and	r0, r0, r1
   2f1ec:	cmp	r0, #0
   2f1f0:	bne	2f208 <ftello64@plt+0x1d940>
   2f1f4:	b	2f1f8 <ftello64@plt+0x1d930>
   2f1f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f1fc:	add	r0, r0, #1
   2f200:	str	r0, [fp, #-32]	; 0xffffffe0
   2f204:	b	2f1cc <ftello64@plt+0x1d904>
   2f208:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f20c:	sub	lr, fp, #1024	; 0x400
   2f210:	sub	r1, lr, #56	; 0x38
   2f214:	ldr	r0, [r1, r0, lsl #2]
   2f218:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f21c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2f220:	str	r0, [r1, r2, lsl #2]
   2f224:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f228:	sub	lr, fp, #2048	; 0x800
   2f22c:	sub	r1, lr, #56	; 0x38
   2f230:	ldr	r0, [r1, r0, lsl #2]
   2f234:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f238:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2f23c:	add	r2, r2, #256	; 0x100
   2f240:	add	r1, r1, r2, lsl #2
   2f244:	str	r0, [r1]
   2f248:	b	2f24c <ftello64@plt+0x1d984>
   2f24c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2f250:	lsl	r0, r0, #1
   2f254:	str	r0, [fp, #-48]	; 0xffffffd0
   2f258:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f25c:	lsr	r0, r0, #1
   2f260:	str	r0, [fp, #-44]	; 0xffffffd4
   2f264:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f268:	add	r0, r0, #1
   2f26c:	str	r0, [fp, #-36]	; 0xffffffdc
   2f270:	b	2f1a8 <ftello64@plt+0x1d8e0>
   2f274:	b	2f278 <ftello64@plt+0x1d9b0>
   2f278:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f27c:	add	r0, r0, #1
   2f280:	str	r0, [fp, #-28]	; 0xffffffe4
   2f284:	b	2f170 <ftello64@plt+0x1d8a8>
   2f288:	b	2f28c <ftello64@plt+0x1d9c4>
   2f28c:	sub	lr, fp, #3072	; 0xc00
   2f290:	sub	r0, lr, #100	; 0x64
   2f294:	movw	r1, #10
   2f298:	bl	2ab50 <ftello64@plt+0x19288>
   2f29c:	tst	r0, #1
   2f2a0:	beq	2f338 <ftello64@plt+0x1da70>
   2f2a4:	movw	r0, #0
   2f2a8:	str	r0, [fp, #-32]	; 0xffffffe0
   2f2ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f2b0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2f2b4:	cmp	r0, r1
   2f2b8:	bge	2f334 <ftello64@plt+0x1da6c>
   2f2bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f2c0:	add	r1, sp, #20
   2f2c4:	add	r0, r1, r0, lsl #5
   2f2c8:	movw	r1, #10
   2f2cc:	bl	2ab50 <ftello64@plt+0x19288>
   2f2d0:	tst	r0, #1
   2f2d4:	beq	2f320 <ftello64@plt+0x1da58>
   2f2d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f2dc:	sub	lr, fp, #3072	; 0xc00
   2f2e0:	sub	r1, lr, #56	; 0x38
   2f2e4:	add	r0, r1, r0, lsl #2
   2f2e8:	ldr	r0, [r0]
   2f2ec:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f2f0:	str	r0, [r1, #40]	; 0x28
   2f2f4:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   2f2f8:	tst	r0, #1
   2f2fc:	beq	2f31c <ftello64@plt+0x1da54>
   2f300:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f304:	sub	lr, fp, #3072	; 0xc00
   2f308:	sub	r1, lr, #56	; 0x38
   2f30c:	add	r0, r1, r0, lsl #2
   2f310:	ldr	r0, [r0]
   2f314:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f318:	str	r0, [r1, #1064]	; 0x428
   2f31c:	b	2f334 <ftello64@plt+0x1da6c>
   2f320:	b	2f324 <ftello64@plt+0x1da5c>
   2f324:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f328:	add	r0, r0, #1
   2f32c:	str	r0, [fp, #-32]	; 0xffffffe0
   2f330:	b	2f2ac <ftello64@plt+0x1d9e4>
   2f334:	b	2f338 <ftello64@plt+0x1da70>
   2f338:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   2f33c:	bl	17178 <ftello64@plt+0x58b0>
   2f340:	movw	r0, #0
   2f344:	str	r0, [fp, #-28]	; 0xffffffe4
   2f348:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f34c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2f350:	cmp	r0, r1
   2f354:	bge	2f388 <ftello64@plt+0x1dac0>
   2f358:	sub	lr, fp, #6144	; 0x1800
   2f35c:	sub	r0, lr, #100	; 0x64
   2f360:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2f364:	movw	r2, #12
   2f368:	mul	r1, r1, r2
   2f36c:	add	r0, r0, r1
   2f370:	ldr	r0, [r0, #8]
   2f374:	bl	17178 <ftello64@plt+0x58b0>
   2f378:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f37c:	add	r0, r0, #1
   2f380:	str	r0, [fp, #-28]	; 0xffffffe4
   2f384:	b	2f348 <ftello64@plt+0x1da80>
   2f388:	movw	r0, #1
   2f38c:	and	r0, r0, #1
   2f390:	strb	r0, [fp, #-9]
   2f394:	ldrb	r0, [fp, #-9]
   2f398:	and	r0, r0, #1
   2f39c:	sub	sp, fp, #8
   2f3a0:	pop	{r4, r5, fp, pc}
   2f3a4:	push	{fp, lr}
   2f3a8:	mov	fp, sp
   2f3ac:	sub	sp, sp, #184	; 0xb8
   2f3b0:	sub	ip, fp, #76	; 0x4c
   2f3b4:	str	r0, [fp, #-8]
   2f3b8:	str	r1, [fp, #-12]
   2f3bc:	str	r2, [fp, #-16]
   2f3c0:	str	r3, [fp, #-20]	; 0xffffffec
   2f3c4:	ldr	r0, [fp, #-12]
   2f3c8:	add	r0, r0, #4
   2f3cc:	str	r0, [fp, #-80]	; 0xffffffb0
   2f3d0:	mov	r0, ip
   2f3d4:	bl	2fb84 <ftello64@plt+0x1e2bc>
   2f3d8:	movw	r0, #0
   2f3dc:	str	r0, [fp, #-44]	; 0xffffffd4
   2f3e0:	str	r0, [fp, #-32]	; 0xffffffe0
   2f3e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f3e8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2f3ec:	ldr	r1, [r1, #4]
   2f3f0:	cmp	r0, r1
   2f3f4:	bge	2fb10 <ftello64@plt+0x1e248>
   2f3f8:	ldr	r0, [fp, #-8]
   2f3fc:	ldr	r0, [r0]
   2f400:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2f404:	ldr	r1, [r1, #8]
   2f408:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2f40c:	ldr	r1, [r1, r2, lsl #2]
   2f410:	add	r0, r0, r1, lsl #3
   2f414:	str	r0, [fp, #-84]	; 0xffffffac
   2f418:	ldr	r0, [fp, #-84]	; 0xffffffac
   2f41c:	ldr	r0, [r0, #4]
   2f420:	and	r0, r0, #255	; 0xff
   2f424:	str	r0, [fp, #-88]	; 0xffffffa8
   2f428:	ldr	r0, [fp, #-84]	; 0xffffffac
   2f42c:	ldr	r0, [r0, #4]
   2f430:	lsr	r0, r0, #8
   2f434:	movw	r1, #1023	; 0x3ff
   2f438:	and	r0, r0, r1
   2f43c:	str	r0, [sp, #92]	; 0x5c
   2f440:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f444:	cmp	r0, #1
   2f448:	bne	2f460 <ftello64@plt+0x1db98>
   2f44c:	sub	r0, fp, #76	; 0x4c
   2f450:	ldr	r1, [fp, #-84]	; 0xffffffac
   2f454:	ldrb	r1, [r1]
   2f458:	bl	23dec <ftello64@plt+0x12524>
   2f45c:	b	2f570 <ftello64@plt+0x1dca8>
   2f460:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f464:	cmp	r0, #3
   2f468:	bne	2f480 <ftello64@plt+0x1dbb8>
   2f46c:	sub	r0, fp, #76	; 0x4c
   2f470:	ldr	r1, [fp, #-84]	; 0xffffffac
   2f474:	ldr	r1, [r1]
   2f478:	bl	2fbb0 <ftello64@plt+0x1e2e8>
   2f47c:	b	2f56c <ftello64@plt+0x1dca4>
   2f480:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f484:	cmp	r0, #5
   2f488:	bne	2f4fc <ftello64@plt+0x1dc34>
   2f48c:	ldr	r0, [fp, #-8]
   2f490:	ldr	r0, [r0, #92]	; 0x5c
   2f494:	cmp	r0, #1
   2f498:	ble	2f4b0 <ftello64@plt+0x1dbe8>
   2f49c:	sub	r0, fp, #76	; 0x4c
   2f4a0:	ldr	r1, [fp, #-8]
   2f4a4:	ldr	r1, [r1, #60]	; 0x3c
   2f4a8:	bl	2fbb0 <ftello64@plt+0x1e2e8>
   2f4ac:	b	2f4b8 <ftello64@plt+0x1dbf0>
   2f4b0:	sub	r0, fp, #76	; 0x4c
   2f4b4:	bl	2fc08 <ftello64@plt+0x1e340>
   2f4b8:	ldr	r0, [fp, #-8]
   2f4bc:	ldr	r0, [r0, #128]	; 0x80
   2f4c0:	and	r0, r0, #64	; 0x40
   2f4c4:	cmp	r0, #0
   2f4c8:	bne	2f4d8 <ftello64@plt+0x1dc10>
   2f4cc:	sub	r0, fp, #76	; 0x4c
   2f4d0:	movw	r1, #10
   2f4d4:	bl	2fc34 <ftello64@plt+0x1e36c>
   2f4d8:	ldr	r0, [fp, #-8]
   2f4dc:	ldr	r0, [r0, #128]	; 0x80
   2f4e0:	and	r0, r0, #128	; 0x80
   2f4e4:	cmp	r0, #0
   2f4e8:	beq	2f4f8 <ftello64@plt+0x1dc30>
   2f4ec:	sub	r0, fp, #76	; 0x4c
   2f4f0:	movw	r1, #0
   2f4f4:	bl	2fc34 <ftello64@plt+0x1e36c>
   2f4f8:	b	2f568 <ftello64@plt+0x1dca0>
   2f4fc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f500:	cmp	r0, #7
   2f504:	bne	2f560 <ftello64@plt+0x1dc98>
   2f508:	sub	r0, fp, #76	; 0x4c
   2f50c:	movw	r1, #255	; 0xff
   2f510:	and	r1, r1, #255	; 0xff
   2f514:	movw	r2, #16
   2f518:	bl	11790 <memset@plt>
   2f51c:	ldr	r0, [fp, #-8]
   2f520:	ldr	r0, [r0, #128]	; 0x80
   2f524:	and	r0, r0, #64	; 0x40
   2f528:	cmp	r0, #0
   2f52c:	bne	2f53c <ftello64@plt+0x1dc74>
   2f530:	sub	r0, fp, #76	; 0x4c
   2f534:	movw	r1, #10
   2f538:	bl	2fc34 <ftello64@plt+0x1e36c>
   2f53c:	ldr	r0, [fp, #-8]
   2f540:	ldr	r0, [r0, #128]	; 0x80
   2f544:	and	r0, r0, #128	; 0x80
   2f548:	cmp	r0, #0
   2f54c:	beq	2f55c <ftello64@plt+0x1dc94>
   2f550:	sub	r0, fp, #76	; 0x4c
   2f554:	movw	r1, #0
   2f558:	bl	2fc34 <ftello64@plt+0x1e36c>
   2f55c:	b	2f564 <ftello64@plt+0x1dc9c>
   2f560:	b	2fb00 <ftello64@plt+0x1e238>
   2f564:	b	2f568 <ftello64@plt+0x1dca0>
   2f568:	b	2f56c <ftello64@plt+0x1dca4>
   2f56c:	b	2f570 <ftello64@plt+0x1dca8>
   2f570:	ldr	r0, [sp, #92]	; 0x5c
   2f574:	cmp	r0, #0
   2f578:	beq	2f84c <ftello64@plt+0x1df84>
   2f57c:	ldr	r0, [sp, #92]	; 0x5c
   2f580:	and	r0, r0, #32
   2f584:	cmp	r0, #0
   2f588:	beq	2f5d0 <ftello64@plt+0x1dd08>
   2f58c:	sub	r0, fp, #76	; 0x4c
   2f590:	movw	r1, #10
   2f594:	bl	2ab50 <ftello64@plt+0x19288>
   2f598:	sub	r1, fp, #76	; 0x4c
   2f59c:	and	r0, r0, #1
   2f5a0:	strb	r0, [sp, #91]	; 0x5b
   2f5a4:	mov	r0, r1
   2f5a8:	bl	2fb84 <ftello64@plt+0x1e2bc>
   2f5ac:	ldrb	r0, [sp, #91]	; 0x5b
   2f5b0:	tst	r0, #1
   2f5b4:	beq	2f5c8 <ftello64@plt+0x1dd00>
   2f5b8:	sub	r0, fp, #76	; 0x4c
   2f5bc:	movw	r1, #10
   2f5c0:	bl	23dec <ftello64@plt+0x12524>
   2f5c4:	b	2f5cc <ftello64@plt+0x1dd04>
   2f5c8:	b	2fb00 <ftello64@plt+0x1e238>
   2f5cc:	b	2f5d0 <ftello64@plt+0x1dd08>
   2f5d0:	ldr	r0, [sp, #92]	; 0x5c
   2f5d4:	and	r0, r0, #128	; 0x80
   2f5d8:	cmp	r0, #0
   2f5dc:	beq	2f5ec <ftello64@plt+0x1dd24>
   2f5e0:	sub	r0, fp, #76	; 0x4c
   2f5e4:	bl	2fb84 <ftello64@plt+0x1e2bc>
   2f5e8:	b	2fb00 <ftello64@plt+0x1e238>
   2f5ec:	ldr	r0, [sp, #92]	; 0x5c
   2f5f0:	and	r0, r0, #4
   2f5f4:	cmp	r0, #0
   2f5f8:	beq	2f718 <ftello64@plt+0x1de50>
   2f5fc:	movw	r0, #0
   2f600:	str	r0, [sp, #84]	; 0x54
   2f604:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f608:	cmp	r0, #1
   2f60c:	bne	2f634 <ftello64@plt+0x1dd6c>
   2f610:	ldr	r0, [fp, #-84]	; 0xffffffac
   2f614:	ldr	r0, [r0, #4]
   2f618:	lsr	r0, r0, #22
   2f61c:	and	r0, r0, #1
   2f620:	cmp	r0, #0
   2f624:	bne	2f634 <ftello64@plt+0x1dd6c>
   2f628:	sub	r0, fp, #76	; 0x4c
   2f62c:	bl	2fb84 <ftello64@plt+0x1e2bc>
   2f630:	b	2fb00 <ftello64@plt+0x1e238>
   2f634:	ldr	r0, [fp, #-8]
   2f638:	ldr	r0, [r0, #92]	; 0x5c
   2f63c:	cmp	r0, #1
   2f640:	ble	2f6ac <ftello64@plt+0x1dde4>
   2f644:	movw	r0, #0
   2f648:	str	r0, [fp, #-36]	; 0xffffffdc
   2f64c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f650:	cmp	r0, #8
   2f654:	bge	2f6a8 <ftello64@plt+0x1dde0>
   2f658:	ldr	r0, [fp, #-8]
   2f65c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f660:	add	r2, r0, r1, lsl #2
   2f664:	ldr	r2, [r2, #96]	; 0x60
   2f668:	ldr	r0, [r0, #60]	; 0x3c
   2f66c:	ldr	r0, [r0, r1, lsl #2]
   2f670:	mvn	r0, r0
   2f674:	orr	r0, r2, r0
   2f678:	sub	r2, fp, #76	; 0x4c
   2f67c:	add	r1, r2, r1, lsl #2
   2f680:	ldr	r2, [r1]
   2f684:	and	r0, r2, r0
   2f688:	str	r0, [r1]
   2f68c:	ldr	r1, [sp, #84]	; 0x54
   2f690:	orr	r0, r1, r0
   2f694:	str	r0, [sp, #84]	; 0x54
   2f698:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f69c:	add	r0, r0, #1
   2f6a0:	str	r0, [fp, #-36]	; 0xffffffdc
   2f6a4:	b	2f64c <ftello64@plt+0x1dd84>
   2f6a8:	b	2f704 <ftello64@plt+0x1de3c>
   2f6ac:	movw	r0, #0
   2f6b0:	str	r0, [fp, #-36]	; 0xffffffdc
   2f6b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f6b8:	cmp	r0, #8
   2f6bc:	bge	2f700 <ftello64@plt+0x1de38>
   2f6c0:	ldr	r0, [fp, #-8]
   2f6c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f6c8:	add	r0, r0, r1, lsl #2
   2f6cc:	ldr	r0, [r0, #96]	; 0x60
   2f6d0:	sub	r2, fp, #76	; 0x4c
   2f6d4:	add	r1, r2, r1, lsl #2
   2f6d8:	ldr	r2, [r1]
   2f6dc:	and	r0, r2, r0
   2f6e0:	str	r0, [r1]
   2f6e4:	ldr	r1, [sp, #84]	; 0x54
   2f6e8:	orr	r0, r1, r0
   2f6ec:	str	r0, [sp, #84]	; 0x54
   2f6f0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f6f4:	add	r0, r0, #1
   2f6f8:	str	r0, [fp, #-36]	; 0xffffffdc
   2f6fc:	b	2f6b4 <ftello64@plt+0x1ddec>
   2f700:	b	2f704 <ftello64@plt+0x1de3c>
   2f704:	ldr	r0, [sp, #84]	; 0x54
   2f708:	cmp	r0, #0
   2f70c:	bne	2f714 <ftello64@plt+0x1de4c>
   2f710:	b	2fb00 <ftello64@plt+0x1e238>
   2f714:	b	2f718 <ftello64@plt+0x1de50>
   2f718:	ldr	r0, [sp, #92]	; 0x5c
   2f71c:	and	r0, r0, #8
   2f720:	cmp	r0, #0
   2f724:	beq	2f848 <ftello64@plt+0x1df80>
   2f728:	movw	r0, #0
   2f72c:	str	r0, [sp, #80]	; 0x50
   2f730:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f734:	cmp	r0, #1
   2f738:	bne	2f760 <ftello64@plt+0x1de98>
   2f73c:	ldr	r0, [fp, #-84]	; 0xffffffac
   2f740:	ldr	r0, [r0, #4]
   2f744:	lsr	r0, r0, #22
   2f748:	and	r0, r0, #1
   2f74c:	cmp	r0, #0
   2f750:	beq	2f760 <ftello64@plt+0x1de98>
   2f754:	sub	r0, fp, #76	; 0x4c
   2f758:	bl	2fb84 <ftello64@plt+0x1e2bc>
   2f75c:	b	2fb00 <ftello64@plt+0x1e238>
   2f760:	ldr	r0, [fp, #-8]
   2f764:	ldr	r0, [r0, #92]	; 0x5c
   2f768:	cmp	r0, #1
   2f76c:	ble	2f7d8 <ftello64@plt+0x1df10>
   2f770:	movw	r0, #0
   2f774:	str	r0, [fp, #-36]	; 0xffffffdc
   2f778:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f77c:	cmp	r0, #8
   2f780:	bge	2f7d4 <ftello64@plt+0x1df0c>
   2f784:	ldr	r0, [fp, #-8]
   2f788:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f78c:	add	r2, r0, r1, lsl #2
   2f790:	ldr	r2, [r2, #96]	; 0x60
   2f794:	ldr	r0, [r0, #60]	; 0x3c
   2f798:	ldr	r0, [r0, r1, lsl #2]
   2f79c:	and	r0, r2, r0
   2f7a0:	mvn	r0, r0
   2f7a4:	sub	r2, fp, #76	; 0x4c
   2f7a8:	add	r1, r2, r1, lsl #2
   2f7ac:	ldr	r2, [r1]
   2f7b0:	and	r0, r2, r0
   2f7b4:	str	r0, [r1]
   2f7b8:	ldr	r1, [sp, #80]	; 0x50
   2f7bc:	orr	r0, r1, r0
   2f7c0:	str	r0, [sp, #80]	; 0x50
   2f7c4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f7c8:	add	r0, r0, #1
   2f7cc:	str	r0, [fp, #-36]	; 0xffffffdc
   2f7d0:	b	2f778 <ftello64@plt+0x1deb0>
   2f7d4:	b	2f834 <ftello64@plt+0x1df6c>
   2f7d8:	movw	r0, #0
   2f7dc:	str	r0, [fp, #-36]	; 0xffffffdc
   2f7e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f7e4:	cmp	r0, #8
   2f7e8:	bge	2f830 <ftello64@plt+0x1df68>
   2f7ec:	ldr	r0, [fp, #-8]
   2f7f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f7f4:	add	r0, r0, r1, lsl #2
   2f7f8:	ldr	r0, [r0, #96]	; 0x60
   2f7fc:	mvn	r0, r0
   2f800:	sub	r2, fp, #76	; 0x4c
   2f804:	add	r1, r2, r1, lsl #2
   2f808:	ldr	r2, [r1]
   2f80c:	and	r0, r2, r0
   2f810:	str	r0, [r1]
   2f814:	ldr	r1, [sp, #80]	; 0x50
   2f818:	orr	r0, r1, r0
   2f81c:	str	r0, [sp, #80]	; 0x50
   2f820:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f824:	add	r0, r0, #1
   2f828:	str	r0, [fp, #-36]	; 0xffffffdc
   2f82c:	b	2f7e0 <ftello64@plt+0x1df18>
   2f830:	b	2f834 <ftello64@plt+0x1df6c>
   2f834:	ldr	r0, [sp, #80]	; 0x50
   2f838:	cmp	r0, #0
   2f83c:	bne	2f844 <ftello64@plt+0x1df7c>
   2f840:	b	2fb00 <ftello64@plt+0x1e238>
   2f844:	b	2f848 <ftello64@plt+0x1df80>
   2f848:	b	2f84c <ftello64@plt+0x1df84>
   2f84c:	movw	r0, #0
   2f850:	str	r0, [fp, #-36]	; 0xffffffdc
   2f854:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f858:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f85c:	cmp	r0, r1
   2f860:	bge	2fa88 <ftello64@plt+0x1e1c0>
   2f864:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f868:	cmp	r0, #1
   2f86c:	bne	2f894 <ftello64@plt+0x1dfcc>
   2f870:	ldr	r0, [fp, #-20]	; 0xffffffec
   2f874:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f878:	add	r0, r0, r1, lsl #5
   2f87c:	ldr	r1, [fp, #-84]	; 0xffffffac
   2f880:	ldrb	r1, [r1]
   2f884:	bl	2ab50 <ftello64@plt+0x19288>
   2f888:	tst	r0, #1
   2f88c:	bne	2f894 <ftello64@plt+0x1dfcc>
   2f890:	b	2fa78 <ftello64@plt+0x1e1b0>
   2f894:	movw	r0, #0
   2f898:	str	r0, [sp, #12]
   2f89c:	str	r0, [fp, #-40]	; 0xffffffd8
   2f8a0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f8a4:	cmp	r0, #8
   2f8a8:	bge	2f8f4 <ftello64@plt+0x1e02c>
   2f8ac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f8b0:	sub	r1, fp, #76	; 0x4c
   2f8b4:	ldr	r1, [r1, r0, lsl #2]
   2f8b8:	ldr	r2, [fp, #-20]	; 0xffffffec
   2f8bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f8c0:	add	r2, r2, r3, lsl #5
   2f8c4:	ldr	r2, [r2, r0, lsl #2]
   2f8c8:	and	r1, r1, r2
   2f8cc:	add	r2, sp, #48	; 0x30
   2f8d0:	add	r0, r2, r0, lsl #2
   2f8d4:	str	r1, [r0]
   2f8d8:	ldr	r0, [sp, #12]
   2f8dc:	orr	r0, r0, r1
   2f8e0:	str	r0, [sp, #12]
   2f8e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f8e8:	add	r0, r0, #1
   2f8ec:	str	r0, [fp, #-40]	; 0xffffffd8
   2f8f0:	b	2f8a0 <ftello64@plt+0x1dfd8>
   2f8f4:	ldr	r0, [sp, #12]
   2f8f8:	cmp	r0, #0
   2f8fc:	bne	2f904 <ftello64@plt+0x1e03c>
   2f900:	b	2fa78 <ftello64@plt+0x1e1b0>
   2f904:	movw	r0, #0
   2f908:	str	r0, [sp, #4]
   2f90c:	str	r0, [sp, #8]
   2f910:	str	r0, [fp, #-40]	; 0xffffffd8
   2f914:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f918:	cmp	r0, #8
   2f91c:	bge	2f994 <ftello64@plt+0x1e0cc>
   2f920:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f924:	sub	r1, fp, #76	; 0x4c
   2f928:	ldr	r2, [r1, r0, lsl #2]
   2f92c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f930:	ldr	ip, [fp, #-36]	; 0xffffffdc
   2f934:	add	r3, r3, ip, lsl #5
   2f938:	ldr	r3, [r3, r0, lsl #2]
   2f93c:	bic	r2, r3, r2
   2f940:	add	r3, sp, #16
   2f944:	str	r2, [r3, r0, lsl #2]
   2f948:	ldr	r0, [sp, #8]
   2f94c:	orr	r0, r0, r2
   2f950:	str	r0, [sp, #8]
   2f954:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f958:	add	r2, r1, r0, lsl #2
   2f95c:	ldr	r1, [r1, r0, lsl #2]
   2f960:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f964:	ldr	ip, [fp, #-36]	; 0xffffffdc
   2f968:	add	r3, r3, ip, lsl #5
   2f96c:	ldr	r0, [r3, r0, lsl #2]
   2f970:	bic	r0, r1, r0
   2f974:	str	r0, [r2]
   2f978:	ldr	r1, [sp, #4]
   2f97c:	orr	r0, r1, r0
   2f980:	str	r0, [sp, #4]
   2f984:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f988:	add	r0, r0, #1
   2f98c:	str	r0, [fp, #-40]	; 0xffffffd8
   2f990:	b	2f914 <ftello64@plt+0x1e04c>
   2f994:	ldr	r0, [sp, #8]
   2f998:	cmp	r0, #0
   2f99c:	beq	2fa1c <ftello64@plt+0x1e154>
   2f9a0:	add	r1, sp, #48	; 0x30
   2f9a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2f9a8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2f9ac:	add	r0, r0, r2, lsl #5
   2f9b0:	add	r2, sp, #16
   2f9b4:	str	r1, [sp]
   2f9b8:	mov	r1, r2
   2f9bc:	bl	2fc7c <ftello64@plt+0x1e3b4>
   2f9c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2f9c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f9c8:	add	r0, r0, r1, lsl #5
   2f9cc:	ldr	r1, [sp]
   2f9d0:	bl	2fc7c <ftello64@plt+0x1e3b4>
   2f9d4:	ldr	r0, [fp, #-16]
   2f9d8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f9dc:	movw	r2, #12
   2f9e0:	mul	r1, r1, r2
   2f9e4:	add	r0, r0, r1
   2f9e8:	ldr	r1, [fp, #-16]
   2f9ec:	ldr	lr, [fp, #-36]	; 0xffffffdc
   2f9f0:	mul	r2, lr, r2
   2f9f4:	add	r1, r1, r2
   2f9f8:	bl	27dcc <ftello64@plt+0x16504>
   2f9fc:	str	r0, [fp, #-24]	; 0xffffffe8
   2fa00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2fa04:	cmp	r0, #0
   2fa08:	beq	2fa10 <ftello64@plt+0x1e148>
   2fa0c:	b	2fb2c <ftello64@plt+0x1e264>
   2fa10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2fa14:	add	r0, r0, #1
   2fa18:	str	r0, [fp, #-44]	; 0xffffffd4
   2fa1c:	ldr	r0, [fp, #-16]
   2fa20:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2fa24:	add	r1, r1, r1, lsl #1
   2fa28:	add	r0, r0, r1, lsl #2
   2fa2c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2fa30:	ldr	r1, [r1, #8]
   2fa34:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2fa38:	add	r1, r1, r2, lsl #2
   2fa3c:	ldr	r1, [r1]
   2fa40:	bl	279e4 <ftello64@plt+0x1611c>
   2fa44:	and	r0, r0, #1
   2fa48:	strb	r0, [fp, #-25]	; 0xffffffe7
   2fa4c:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   2fa50:	mvn	r1, #0
   2fa54:	eor	r0, r0, r1
   2fa58:	tst	r0, #1
   2fa5c:	beq	2fa64 <ftello64@plt+0x1e19c>
   2fa60:	b	2fb2c <ftello64@plt+0x1e264>
   2fa64:	ldr	r0, [sp, #4]
   2fa68:	cmp	r0, #0
   2fa6c:	bne	2fa74 <ftello64@plt+0x1e1ac>
   2fa70:	b	2fa88 <ftello64@plt+0x1e1c0>
   2fa74:	b	2fa78 <ftello64@plt+0x1e1b0>
   2fa78:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2fa7c:	add	r0, r0, #1
   2fa80:	str	r0, [fp, #-36]	; 0xffffffdc
   2fa84:	b	2f854 <ftello64@plt+0x1df8c>
   2fa88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2fa8c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2fa90:	cmp	r0, r1
   2fa94:	bne	2fafc <ftello64@plt+0x1e234>
   2fa98:	ldr	r0, [fp, #-20]	; 0xffffffec
   2fa9c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2faa0:	add	r0, r0, r1, lsl #5
   2faa4:	sub	r1, fp, #76	; 0x4c
   2faa8:	bl	2fc7c <ftello64@plt+0x1e3b4>
   2faac:	ldr	r0, [fp, #-16]
   2fab0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2fab4:	add	r1, r1, r1, lsl #1
   2fab8:	add	r0, r0, r1, lsl #2
   2fabc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2fac0:	ldr	r1, [r1, #8]
   2fac4:	ldr	lr, [fp, #-32]	; 0xffffffe0
   2fac8:	add	r1, r1, lr, lsl #2
   2facc:	ldr	r1, [r1]
   2fad0:	bl	26b18 <ftello64@plt+0x15250>
   2fad4:	str	r0, [fp, #-24]	; 0xffffffe8
   2fad8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2fadc:	cmp	r0, #0
   2fae0:	beq	2fae8 <ftello64@plt+0x1e220>
   2fae4:	b	2fb2c <ftello64@plt+0x1e264>
   2fae8:	sub	r0, fp, #76	; 0x4c
   2faec:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2faf0:	add	r1, r1, #1
   2faf4:	str	r1, [fp, #-44]	; 0xffffffd4
   2faf8:	bl	2fb84 <ftello64@plt+0x1e2bc>
   2fafc:	b	2fb00 <ftello64@plt+0x1e238>
   2fb00:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2fb04:	add	r0, r0, #1
   2fb08:	str	r0, [fp, #-32]	; 0xffffffe0
   2fb0c:	b	2f3e4 <ftello64@plt+0x1db1c>
   2fb10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2fb14:	cmp	r0, #256	; 0x100
   2fb18:	bgt	2fb20 <ftello64@plt+0x1e258>
   2fb1c:	b	2fb20 <ftello64@plt+0x1e258>
   2fb20:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2fb24:	str	r0, [fp, #-4]
   2fb28:	b	2fb78 <ftello64@plt+0x1e2b0>
   2fb2c:	movw	r0, #0
   2fb30:	str	r0, [fp, #-36]	; 0xffffffdc
   2fb34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2fb38:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2fb3c:	cmp	r0, r1
   2fb40:	bge	2fb70 <ftello64@plt+0x1e2a8>
   2fb44:	ldr	r0, [fp, #-16]
   2fb48:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2fb4c:	movw	r2, #12
   2fb50:	mul	r1, r1, r2
   2fb54:	add	r0, r0, r1
   2fb58:	ldr	r0, [r0, #8]
   2fb5c:	bl	17178 <ftello64@plt+0x58b0>
   2fb60:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2fb64:	add	r0, r0, #1
   2fb68:	str	r0, [fp, #-36]	; 0xffffffdc
   2fb6c:	b	2fb34 <ftello64@plt+0x1e26c>
   2fb70:	mvn	r0, #0
   2fb74:	str	r0, [fp, #-4]
   2fb78:	ldr	r0, [fp, #-4]
   2fb7c:	mov	sp, fp
   2fb80:	pop	{fp, pc}
   2fb84:	push	{fp, lr}
   2fb88:	mov	fp, sp
   2fb8c:	sub	sp, sp, #8
   2fb90:	str	r0, [sp, #4]
   2fb94:	ldr	r0, [sp, #4]
   2fb98:	movw	r1, #0
   2fb9c:	and	r1, r1, #255	; 0xff
   2fba0:	movw	r2, #32
   2fba4:	bl	11790 <memset@plt>
   2fba8:	mov	sp, fp
   2fbac:	pop	{fp, pc}
   2fbb0:	sub	sp, sp, #12
   2fbb4:	str	r0, [sp, #8]
   2fbb8:	str	r1, [sp, #4]
   2fbbc:	movw	r0, #0
   2fbc0:	str	r0, [sp]
   2fbc4:	ldr	r0, [sp]
   2fbc8:	cmp	r0, #8
   2fbcc:	bge	2fc00 <ftello64@plt+0x1e338>
   2fbd0:	ldr	r0, [sp, #4]
   2fbd4:	ldr	r1, [sp]
   2fbd8:	ldr	r0, [r0, r1, lsl #2]
   2fbdc:	ldr	r2, [sp, #8]
   2fbe0:	add	r1, r2, r1, lsl #2
   2fbe4:	ldr	r2, [r1]
   2fbe8:	orr	r0, r2, r0
   2fbec:	str	r0, [r1]
   2fbf0:	ldr	r0, [sp]
   2fbf4:	add	r0, r0, #1
   2fbf8:	str	r0, [sp]
   2fbfc:	b	2fbc4 <ftello64@plt+0x1e2fc>
   2fc00:	add	sp, sp, #12
   2fc04:	bx	lr
   2fc08:	push	{fp, lr}
   2fc0c:	mov	fp, sp
   2fc10:	sub	sp, sp, #8
   2fc14:	str	r0, [sp, #4]
   2fc18:	ldr	r0, [sp, #4]
   2fc1c:	movw	r1, #255	; 0xff
   2fc20:	and	r1, r1, #255	; 0xff
   2fc24:	movw	r2, #32
   2fc28:	bl	11790 <memset@plt>
   2fc2c:	mov	sp, fp
   2fc30:	pop	{fp, pc}
   2fc34:	sub	sp, sp, #8
   2fc38:	str	r0, [sp, #4]
   2fc3c:	str	r1, [sp]
   2fc40:	ldr	r0, [sp]
   2fc44:	asr	r1, r0, #31
   2fc48:	add	r1, r0, r1, lsr #27
   2fc4c:	bic	r2, r1, #31
   2fc50:	sub	r0, r0, r2
   2fc54:	mov	r2, #1
   2fc58:	mvn	r0, r2, lsl r0
   2fc5c:	ldr	r2, [sp, #4]
   2fc60:	asr	r1, r1, #5
   2fc64:	add	r1, r2, r1, lsl #2
   2fc68:	ldr	r2, [r1]
   2fc6c:	and	r0, r2, r0
   2fc70:	str	r0, [r1]
   2fc74:	add	sp, sp, #8
   2fc78:	bx	lr
   2fc7c:	push	{fp, lr}
   2fc80:	mov	fp, sp
   2fc84:	sub	sp, sp, #8
   2fc88:	str	r0, [sp, #4]
   2fc8c:	str	r1, [sp]
   2fc90:	ldr	r0, [sp, #4]
   2fc94:	ldr	r1, [sp]
   2fc98:	movw	r2, #32
   2fc9c:	bl	115b0 <memcpy@plt>
   2fca0:	mov	sp, fp
   2fca4:	pop	{fp, pc}
   2fca8:	sub	sp, sp, #24
   2fcac:	str	r0, [sp, #16]
   2fcb0:	str	r1, [sp, #12]
   2fcb4:	str	r2, [sp, #8]
   2fcb8:	ldr	r0, [sp, #16]
   2fcbc:	ldr	r0, [r0]
   2fcc0:	ldr	r1, [sp, #12]
   2fcc4:	add	r0, r0, r1, lsl #3
   2fcc8:	ldrb	r0, [r0, #4]
   2fccc:	str	r0, [sp, #4]
   2fcd0:	ldr	r0, [sp, #16]
   2fcd4:	ldr	r0, [r0]
   2fcd8:	ldr	r1, [sp, #12]
   2fcdc:	add	r0, r0, r1, lsl #3
   2fce0:	ldr	r0, [r0, #4]
   2fce4:	lsr	r0, r0, #8
   2fce8:	movw	r1, #1023	; 0x3ff
   2fcec:	and	r0, r0, r1
   2fcf0:	str	r0, [sp]
   2fcf4:	ldr	r0, [sp, #4]
   2fcf8:	cmp	r0, #2
   2fcfc:	beq	2fd10 <ftello64@plt+0x1e448>
   2fd00:	movw	r0, #0
   2fd04:	and	r0, r0, #1
   2fd08:	strb	r0, [sp, #23]
   2fd0c:	b	2fdc8 <ftello64@plt+0x1e500>
   2fd10:	ldr	r0, [sp]
   2fd14:	cmp	r0, #0
   2fd18:	bne	2fd2c <ftello64@plt+0x1e464>
   2fd1c:	movw	r0, #1
   2fd20:	and	r0, r0, #1
   2fd24:	strb	r0, [sp, #23]
   2fd28:	b	2fdc8 <ftello64@plt+0x1e500>
   2fd2c:	ldr	r0, [sp]
   2fd30:	and	r0, r0, #4
   2fd34:	cmp	r0, #0
   2fd38:	beq	2fd4c <ftello64@plt+0x1e484>
   2fd3c:	ldr	r0, [sp, #8]
   2fd40:	and	r0, r0, #1
   2fd44:	cmp	r0, #0
   2fd48:	beq	2fdac <ftello64@plt+0x1e4e4>
   2fd4c:	ldr	r0, [sp]
   2fd50:	and	r0, r0, #8
   2fd54:	cmp	r0, #0
   2fd58:	beq	2fd6c <ftello64@plt+0x1e4a4>
   2fd5c:	ldr	r0, [sp, #8]
   2fd60:	and	r0, r0, #1
   2fd64:	cmp	r0, #0
   2fd68:	bne	2fdac <ftello64@plt+0x1e4e4>
   2fd6c:	ldr	r0, [sp]
   2fd70:	and	r0, r0, #32
   2fd74:	cmp	r0, #0
   2fd78:	beq	2fd8c <ftello64@plt+0x1e4c4>
   2fd7c:	ldr	r0, [sp, #8]
   2fd80:	and	r0, r0, #2
   2fd84:	cmp	r0, #0
   2fd88:	beq	2fdac <ftello64@plt+0x1e4e4>
   2fd8c:	ldr	r0, [sp]
   2fd90:	and	r0, r0, #128	; 0x80
   2fd94:	cmp	r0, #0
   2fd98:	beq	2fdbc <ftello64@plt+0x1e4f4>
   2fd9c:	ldr	r0, [sp, #8]
   2fda0:	and	r0, r0, #8
   2fda4:	cmp	r0, #0
   2fda8:	bne	2fdbc <ftello64@plt+0x1e4f4>
   2fdac:	movw	r0, #0
   2fdb0:	and	r0, r0, #1
   2fdb4:	strb	r0, [sp, #23]
   2fdb8:	b	2fdc8 <ftello64@plt+0x1e500>
   2fdbc:	movw	r0, #1
   2fdc0:	and	r0, r0, #1
   2fdc4:	strb	r0, [sp, #23]
   2fdc8:	ldrb	r0, [sp, #23]
   2fdcc:	and	r0, r0, #1
   2fdd0:	add	sp, sp, #24
   2fdd4:	bx	lr
   2fdd8:	push	{fp, lr}
   2fddc:	mov	fp, sp
   2fde0:	sub	sp, sp, #24
   2fde4:	ldr	ip, [fp, #8]
   2fde8:	str	r0, [fp, #-4]
   2fdec:	str	r1, [fp, #-8]
   2fdf0:	str	r2, [sp, #12]
   2fdf4:	str	r3, [sp, #8]
   2fdf8:	ldr	r0, [fp, #-8]
   2fdfc:	ldr	r1, [fp, #-4]
   2fe00:	str	r0, [r1]
   2fe04:	ldr	r0, [sp, #12]
   2fe08:	ldr	r1, [fp, #-4]
   2fe0c:	str	r0, [r1, #4]
   2fe10:	ldr	r0, [sp, #8]
   2fe14:	ldr	r1, [fp, #-4]
   2fe18:	str	r0, [r1, #8]
   2fe1c:	ldr	r0, [fp, #8]
   2fe20:	ldr	r1, [fp, #-4]
   2fe24:	str	r0, [r1, #12]
   2fe28:	ldr	r0, [fp, #-4]
   2fe2c:	add	r0, r0, #16
   2fe30:	movw	r1, #0
   2fe34:	and	r1, r1, #255	; 0xff
   2fe38:	movw	r2, #12
   2fe3c:	str	ip, [sp, #4]
   2fe40:	bl	11790 <memset@plt>
   2fe44:	mov	sp, fp
   2fe48:	pop	{fp, pc}
   2fe4c:	push	{fp, lr}
   2fe50:	mov	fp, sp
   2fe54:	sub	sp, sp, #40	; 0x28
   2fe58:	str	r0, [fp, #-8]
   2fe5c:	str	r1, [fp, #-12]
   2fe60:	movw	r0, #0
   2fe64:	str	r0, [sp, #20]
   2fe68:	ldr	r1, [fp, #-12]
   2fe6c:	ldr	r1, [r1, #12]
   2fe70:	str	r1, [sp, #16]
   2fe74:	ldr	r1, [fp, #-8]
   2fe78:	ldr	r1, [r1, #100]	; 0x64
   2fe7c:	cmp	r1, r0
   2fe80:	beq	2fea8 <ftello64@plt+0x1e5e0>
   2fe84:	ldr	r0, [fp, #-8]
   2fe88:	ldr	r0, [r0, #100]	; 0x64
   2fe8c:	ldr	r1, [sp, #16]
   2fe90:	add	r0, r0, r1, lsl #2
   2fe94:	ldr	r0, [r0]
   2fe98:	movw	r1, #0
   2fe9c:	cmp	r0, r1
   2fea0:	beq	2fea8 <ftello64@plt+0x1e5e0>
   2fea4:	b	2fea8 <ftello64@plt+0x1e5e0>
   2fea8:	ldr	r0, [fp, #-12]
   2feac:	ldr	r1, [r0, #8]
   2feb0:	add	r0, sp, #4
   2feb4:	bl	26b18 <ftello64@plt+0x15250>
   2feb8:	str	r0, [fp, #-16]
   2febc:	ldr	r0, [fp, #-16]
   2fec0:	cmp	r0, #0
   2fec4:	beq	2fed4 <ftello64@plt+0x1e60c>
   2fec8:	ldr	r0, [fp, #-16]
   2fecc:	str	r0, [fp, #-4]
   2fed0:	b	30038 <ftello64@plt+0x1e770>
   2fed4:	ldr	r0, [fp, #-8]
   2fed8:	ldr	r1, [fp, #-12]
   2fedc:	ldr	r2, [sp, #16]
   2fee0:	add	r3, sp, #4
   2fee4:	bl	3018c <ftello64@plt+0x1e8c4>
   2fee8:	str	r0, [fp, #-16]
   2feec:	ldr	r0, [fp, #-16]
   2fef0:	cmp	r0, #0
   2fef4:	beq	2fefc <ftello64@plt+0x1e634>
   2fef8:	b	30028 <ftello64@plt+0x1e760>
   2fefc:	b	2ff00 <ftello64@plt+0x1e638>
   2ff00:	ldr	r0, [sp, #16]
   2ff04:	cmp	r0, #0
   2ff08:	ble	30020 <ftello64@plt+0x1e758>
   2ff0c:	ldr	r0, [fp, #-12]
   2ff10:	ldr	r0, [r0]
   2ff14:	ldr	r1, [sp, #16]
   2ff18:	add	r0, r0, r1, lsl #2
   2ff1c:	ldr	r0, [r0]
   2ff20:	movw	r1, #0
   2ff24:	cmp	r0, r1
   2ff28:	bne	2ff3c <ftello64@plt+0x1e674>
   2ff2c:	ldr	r0, [sp, #20]
   2ff30:	add	r0, r0, #1
   2ff34:	str	r0, [sp]
   2ff38:	b	2ff48 <ftello64@plt+0x1e680>
   2ff3c:	movw	r0, #0
   2ff40:	str	r0, [sp]
   2ff44:	b	2ff48 <ftello64@plt+0x1e680>
   2ff48:	ldr	r0, [sp]
   2ff4c:	str	r0, [sp, #20]
   2ff50:	ldr	r0, [sp, #20]
   2ff54:	ldr	r1, [fp, #-8]
   2ff58:	ldr	r1, [r1, #120]	; 0x78
   2ff5c:	cmp	r0, r1
   2ff60:	ble	2ff94 <ftello64@plt+0x1e6cc>
   2ff64:	ldr	r0, [fp, #-12]
   2ff68:	ldr	r0, [r0]
   2ff6c:	ldr	r1, [sp, #16]
   2ff70:	lsl	r2, r1, #2
   2ff74:	movw	r1, #0
   2ff78:	and	r1, r1, #255	; 0xff
   2ff7c:	bl	11790 <memset@plt>
   2ff80:	ldr	r0, [sp, #12]
   2ff84:	bl	17178 <ftello64@plt+0x58b0>
   2ff88:	movw	r0, #0
   2ff8c:	str	r0, [fp, #-4]
   2ff90:	b	30038 <ftello64@plt+0x1e770>
   2ff94:	mov	r0, #0
   2ff98:	str	r0, [sp, #8]
   2ff9c:	ldr	r0, [sp, #16]
   2ffa0:	sub	r0, r0, #1
   2ffa4:	str	r0, [sp, #16]
   2ffa8:	ldr	r0, [fp, #-8]
   2ffac:	ldr	r0, [r0, #100]	; 0x64
   2ffb0:	ldr	r1, [sp, #16]
   2ffb4:	add	r0, r0, r1, lsl #2
   2ffb8:	ldr	r0, [r0]
   2ffbc:	movw	r1, #0
   2ffc0:	cmp	r0, r1
   2ffc4:	beq	2fff4 <ftello64@plt+0x1e72c>
   2ffc8:	ldr	r0, [fp, #-8]
   2ffcc:	ldr	r1, [fp, #-12]
   2ffd0:	ldr	r2, [sp, #16]
   2ffd4:	add	r3, sp, #4
   2ffd8:	bl	30390 <ftello64@plt+0x1eac8>
   2ffdc:	str	r0, [fp, #-16]
   2ffe0:	ldr	r0, [fp, #-16]
   2ffe4:	cmp	r0, #0
   2ffe8:	beq	2fff0 <ftello64@plt+0x1e728>
   2ffec:	b	30028 <ftello64@plt+0x1e760>
   2fff0:	b	2fff4 <ftello64@plt+0x1e72c>
   2fff4:	ldr	r0, [fp, #-8]
   2fff8:	ldr	r1, [fp, #-12]
   2fffc:	ldr	r2, [sp, #16]
   30000:	add	r3, sp, #4
   30004:	bl	3018c <ftello64@plt+0x1e8c4>
   30008:	str	r0, [fp, #-16]
   3000c:	ldr	r0, [fp, #-16]
   30010:	cmp	r0, #0
   30014:	beq	3001c <ftello64@plt+0x1e754>
   30018:	b	30028 <ftello64@plt+0x1e760>
   3001c:	b	2ff00 <ftello64@plt+0x1e638>
   30020:	movw	r0, #0
   30024:	str	r0, [fp, #-16]
   30028:	ldr	r0, [sp, #12]
   3002c:	bl	17178 <ftello64@plt+0x58b0>
   30030:	ldr	r0, [fp, #-16]
   30034:	str	r0, [fp, #-4]
   30038:	ldr	r0, [fp, #-4]
   3003c:	mov	sp, fp
   30040:	pop	{fp, pc}
   30044:	push	{fp, lr}
   30048:	mov	fp, sp
   3004c:	sub	sp, sp, #48	; 0x30
   30050:	str	r0, [fp, #-8]
   30054:	str	r1, [fp, #-12]
   30058:	str	r2, [fp, #-16]
   3005c:	str	r3, [fp, #-20]	; 0xffffffec
   30060:	movw	r0, #0
   30064:	str	r0, [sp, #24]
   30068:	ldr	r0, [sp, #24]
   3006c:	ldr	r1, [fp, #-20]	; 0xffffffec
   30070:	cmp	r0, r1
   30074:	bge	30178 <ftello64@plt+0x1e8b0>
   30078:	ldr	r0, [fp, #-12]
   3007c:	ldr	r1, [sp, #24]
   30080:	add	r0, r0, r1, lsl #2
   30084:	ldr	r0, [r0]
   30088:	movw	r1, #0
   3008c:	cmp	r0, r1
   30090:	bne	300b0 <ftello64@plt+0x1e7e8>
   30094:	ldr	r0, [fp, #-16]
   30098:	ldr	r1, [sp, #24]
   3009c:	ldr	r0, [r0, r1, lsl #2]
   300a0:	ldr	r2, [fp, #-12]
   300a4:	add	r1, r2, r1, lsl #2
   300a8:	str	r0, [r1]
   300ac:	b	30164 <ftello64@plt+0x1e89c>
   300b0:	ldr	r0, [fp, #-16]
   300b4:	ldr	r1, [sp, #24]
   300b8:	add	r0, r0, r1, lsl #2
   300bc:	ldr	r0, [r0]
   300c0:	movw	r1, #0
   300c4:	cmp	r0, r1
   300c8:	beq	30160 <ftello64@plt+0x1e898>
   300cc:	ldr	r0, [fp, #-12]
   300d0:	ldr	r1, [sp, #24]
   300d4:	ldr	r0, [r0, r1, lsl #2]
   300d8:	add	r0, r0, #4
   300dc:	ldr	r2, [fp, #-16]
   300e0:	add	r1, r2, r1, lsl #2
   300e4:	ldr	r1, [r1]
   300e8:	add	r2, r1, #4
   300ec:	add	r1, sp, #8
   300f0:	str	r0, [sp, #4]
   300f4:	mov	r0, r1
   300f8:	ldr	r1, [sp, #4]
   300fc:	bl	2bfdc <ftello64@plt+0x1a714>
   30100:	str	r0, [sp, #20]
   30104:	ldr	r0, [sp, #20]
   30108:	cmp	r0, #0
   3010c:	beq	3011c <ftello64@plt+0x1e854>
   30110:	ldr	r0, [sp, #20]
   30114:	str	r0, [fp, #-4]
   30118:	b	30180 <ftello64@plt+0x1e8b8>
   3011c:	ldr	r1, [fp, #-8]
   30120:	add	r0, sp, #20
   30124:	add	r2, sp, #8
   30128:	bl	2dbd4 <ftello64@plt+0x1c30c>
   3012c:	ldr	r1, [fp, #-12]
   30130:	ldr	r2, [sp, #24]
   30134:	add	r1, r1, r2, lsl #2
   30138:	str	r0, [r1]
   3013c:	ldr	r0, [sp, #16]
   30140:	bl	17178 <ftello64@plt+0x58b0>
   30144:	ldr	r0, [sp, #20]
   30148:	cmp	r0, #0
   3014c:	beq	3015c <ftello64@plt+0x1e894>
   30150:	ldr	r0, [sp, #20]
   30154:	str	r0, [fp, #-4]
   30158:	b	30180 <ftello64@plt+0x1e8b8>
   3015c:	b	30160 <ftello64@plt+0x1e898>
   30160:	b	30164 <ftello64@plt+0x1e89c>
   30164:	b	30168 <ftello64@plt+0x1e8a0>
   30168:	ldr	r0, [sp, #24]
   3016c:	add	r0, r0, #1
   30170:	str	r0, [sp, #24]
   30174:	b	30068 <ftello64@plt+0x1e7a0>
   30178:	movw	r0, #0
   3017c:	str	r0, [fp, #-4]
   30180:	ldr	r0, [fp, #-4]
   30184:	mov	sp, fp
   30188:	pop	{fp, pc}
   3018c:	push	{fp, lr}
   30190:	mov	fp, sp
   30194:	sub	sp, sp, #48	; 0x30
   30198:	str	r0, [fp, #-8]
   3019c:	str	r1, [fp, #-12]
   301a0:	str	r2, [fp, #-16]
   301a4:	str	r3, [fp, #-20]	; 0xffffffec
   301a8:	ldr	r0, [fp, #-8]
   301ac:	ldr	r0, [r0, #84]	; 0x54
   301b0:	str	r0, [sp, #24]
   301b4:	mov	r0, #0
   301b8:	str	r0, [sp, #20]
   301bc:	ldr	r0, [fp, #-8]
   301c0:	ldr	r0, [r0, #100]	; 0x64
   301c4:	ldr	r1, [fp, #-16]
   301c8:	add	r0, r0, r1, lsl #2
   301cc:	ldr	r0, [r0]
   301d0:	movw	r1, #0
   301d4:	cmp	r0, r1
   301d8:	bne	301e8 <ftello64@plt+0x1e920>
   301dc:	movw	r0, #0
   301e0:	str	r0, [sp, #12]
   301e4:	b	30204 <ftello64@plt+0x1e93c>
   301e8:	ldr	r0, [fp, #-8]
   301ec:	ldr	r0, [r0, #100]	; 0x64
   301f0:	ldr	r1, [fp, #-16]
   301f4:	add	r0, r0, r1, lsl #2
   301f8:	ldr	r0, [r0]
   301fc:	add	r0, r0, #4
   30200:	str	r0, [sp, #12]
   30204:	ldr	r0, [sp, #12]
   30208:	str	r0, [sp, #16]
   3020c:	ldr	r0, [fp, #-20]	; 0xffffffec
   30210:	ldr	r0, [r0, #4]
   30214:	cmp	r0, #0
   30218:	bne	30238 <ftello64@plt+0x1e970>
   3021c:	ldr	r0, [fp, #-12]
   30220:	ldr	r0, [r0]
   30224:	ldr	r1, [fp, #-16]
   30228:	add	r0, r0, r1, lsl #2
   3022c:	movw	r1, #0
   30230:	str	r1, [r0]
   30234:	b	30314 <ftello64@plt+0x1ea4c>
   30238:	ldr	r0, [sp, #16]
   3023c:	movw	r1, #0
   30240:	cmp	r0, r1
   30244:	beq	302d4 <ftello64@plt+0x1ea0c>
   30248:	ldr	r0, [sp, #24]
   3024c:	ldr	r1, [fp, #-20]	; 0xffffffec
   30250:	ldr	r2, [sp, #16]
   30254:	bl	305e4 <ftello64@plt+0x1ed1c>
   30258:	str	r0, [sp, #20]
   3025c:	ldr	r0, [sp, #20]
   30260:	cmp	r0, #0
   30264:	beq	30274 <ftello64@plt+0x1e9ac>
   30268:	ldr	r0, [sp, #20]
   3026c:	str	r0, [fp, #-4]
   30270:	b	30384 <ftello64@plt+0x1eabc>
   30274:	ldr	r0, [fp, #-12]
   30278:	ldr	r0, [r0, #20]
   3027c:	cmp	r0, #0
   30280:	beq	302d0 <ftello64@plt+0x1ea08>
   30284:	ldr	r0, [sp, #24]
   30288:	ldr	r1, [fp, #-20]	; 0xffffffec
   3028c:	ldr	r2, [sp, #16]
   30290:	ldr	r3, [fp, #-12]
   30294:	add	r3, r3, #16
   30298:	ldr	ip, [fp, #-8]
   3029c:	ldr	ip, [ip, #116]	; 0x74
   302a0:	ldr	lr, [fp, #-16]
   302a4:	str	ip, [sp]
   302a8:	str	lr, [sp, #4]
   302ac:	bl	30718 <ftello64@plt+0x1ee50>
   302b0:	str	r0, [sp, #20]
   302b4:	ldr	r0, [sp, #20]
   302b8:	cmp	r0, #0
   302bc:	beq	302cc <ftello64@plt+0x1ea04>
   302c0:	ldr	r0, [sp, #20]
   302c4:	str	r0, [fp, #-4]
   302c8:	b	30384 <ftello64@plt+0x1eabc>
   302cc:	b	302d0 <ftello64@plt+0x1ea08>
   302d0:	b	302d4 <ftello64@plt+0x1ea0c>
   302d4:	ldr	r1, [sp, #24]
   302d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   302dc:	add	r0, sp, #20
   302e0:	bl	2dbd4 <ftello64@plt+0x1c30c>
   302e4:	ldr	r1, [fp, #-12]
   302e8:	ldr	r1, [r1]
   302ec:	ldr	r2, [fp, #-16]
   302f0:	add	r1, r1, r2, lsl #2
   302f4:	str	r0, [r1]
   302f8:	ldr	r0, [sp, #20]
   302fc:	cmp	r0, #0
   30300:	beq	30310 <ftello64@plt+0x1ea48>
   30304:	ldr	r0, [sp, #20]
   30308:	str	r0, [fp, #-4]
   3030c:	b	30384 <ftello64@plt+0x1eabc>
   30310:	b	30314 <ftello64@plt+0x1ea4c>
   30314:	ldr	r0, [sp, #16]
   30318:	movw	r1, #0
   3031c:	cmp	r0, r1
   30320:	beq	3037c <ftello64@plt+0x1eab4>
   30324:	ldr	r0, [fp, #-8]
   30328:	ldr	r0, [r0, #100]	; 0x64
   3032c:	ldr	r1, [fp, #-16]
   30330:	ldr	r0, [r0, r1, lsl #2]
   30334:	ldrb	r0, [r0, #52]	; 0x34
   30338:	ubfx	r0, r0, #6, #1
   3033c:	and	r0, r0, #255	; 0xff
   30340:	cmp	r0, #0
   30344:	beq	3037c <ftello64@plt+0x1eab4>
   30348:	ldr	r0, [fp, #-8]
   3034c:	ldr	r1, [fp, #-12]
   30350:	ldr	r2, [fp, #-16]
   30354:	ldr	r3, [sp, #16]
   30358:	bl	30ae8 <ftello64@plt+0x1f220>
   3035c:	str	r0, [sp, #20]
   30360:	ldr	r0, [sp, #20]
   30364:	cmp	r0, #0
   30368:	beq	30378 <ftello64@plt+0x1eab0>
   3036c:	ldr	r0, [sp, #20]
   30370:	str	r0, [fp, #-4]
   30374:	b	30384 <ftello64@plt+0x1eabc>
   30378:	b	3037c <ftello64@plt+0x1eab4>
   3037c:	movw	r0, #0
   30380:	str	r0, [fp, #-4]
   30384:	ldr	r0, [fp, #-4]
   30388:	mov	sp, fp
   3038c:	pop	{fp, pc}
   30390:	push	{fp, lr}
   30394:	mov	fp, sp
   30398:	sub	sp, sp, #56	; 0x38
   3039c:	str	r0, [fp, #-8]
   303a0:	str	r1, [fp, #-12]
   303a4:	str	r2, [fp, #-16]
   303a8:	str	r3, [fp, #-20]	; 0xffffffec
   303ac:	ldr	r0, [fp, #-8]
   303b0:	ldr	r0, [r0, #84]	; 0x54
   303b4:	str	r0, [fp, #-24]	; 0xffffffe8
   303b8:	ldr	r0, [fp, #-8]
   303bc:	ldr	r0, [r0, #100]	; 0x64
   303c0:	ldr	r1, [fp, #-16]
   303c4:	add	r0, r0, r1, lsl #2
   303c8:	ldr	r0, [r0]
   303cc:	add	r0, r0, #16
   303d0:	str	r0, [sp, #28]
   303d4:	movw	r0, #0
   303d8:	str	r0, [sp, #24]
   303dc:	ldr	r0, [sp, #24]
   303e0:	ldr	r1, [sp, #28]
   303e4:	ldr	r1, [r1, #4]
   303e8:	cmp	r0, r1
   303ec:	bge	305d0 <ftello64@plt+0x1ed08>
   303f0:	ldr	r0, [sp, #28]
   303f4:	ldr	r0, [r0, #8]
   303f8:	ldr	r1, [sp, #24]
   303fc:	ldr	r0, [r0, r1, lsl #2]
   30400:	str	r0, [sp, #20]
   30404:	mov	r0, #0
   30408:	str	r0, [sp, #16]
   3040c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30410:	ldr	r0, [r0]
   30414:	ldr	r1, [sp, #20]
   30418:	add	r0, r0, r1, lsl #3
   3041c:	ldr	r0, [r0, #4]
   30420:	and	r0, r0, #255	; 0xff
   30424:	and	r0, r0, #8
   30428:	cmp	r0, #0
   3042c:	bne	30434 <ftello64@plt+0x1eb6c>
   30430:	b	30434 <ftello64@plt+0x1eb6c>
   30434:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30438:	ldr	r0, [r0]
   3043c:	ldr	r1, [sp, #20]
   30440:	add	r0, r0, r1, lsl #3
   30444:	ldr	r0, [r0, #4]
   30448:	lsr	r0, r0, #20
   3044c:	and	r0, r0, #1
   30450:	cmp	r0, #0
   30454:	beq	3047c <ftello64@plt+0x1ebb4>
   30458:	ldr	r0, [fp, #-8]
   3045c:	ldr	r1, [fp, #-12]
   30460:	ldr	r2, [sp, #20]
   30464:	ldr	r3, [fp, #-16]
   30468:	ldr	ip, [fp, #-12]
   3046c:	ldr	ip, [ip, #12]
   30470:	str	ip, [sp]
   30474:	bl	31b80 <ftello64@plt+0x202b8>
   30478:	str	r0, [sp, #16]
   3047c:	ldr	r0, [sp, #16]
   30480:	cmp	r0, #0
   30484:	bne	30510 <ftello64@plt+0x1ec48>
   30488:	ldr	r0, [fp, #-8]
   3048c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   30490:	ldr	r1, [r1]
   30494:	ldr	r2, [sp, #20]
   30498:	add	r1, r1, r2, lsl #3
   3049c:	ldr	r2, [fp, #-16]
   304a0:	bl	2e514 <ftello64@plt+0x1cc4c>
   304a4:	tst	r0, #1
   304a8:	beq	30510 <ftello64@plt+0x1ec48>
   304ac:	ldr	r0, [fp, #-12]
   304b0:	ldr	r0, [r0]
   304b4:	ldr	r1, [fp, #-16]
   304b8:	add	r1, r1, #1
   304bc:	add	r0, r0, r1, lsl #2
   304c0:	ldr	r0, [r0]
   304c4:	movw	r1, #0
   304c8:	cmp	r0, r1
   304cc:	beq	30510 <ftello64@plt+0x1ec48>
   304d0:	ldr	r0, [fp, #-12]
   304d4:	ldr	r0, [r0]
   304d8:	ldr	r1, [fp, #-16]
   304dc:	add	r0, r0, r1, lsl #2
   304e0:	ldr	r0, [r0, #4]
   304e4:	add	r0, r0, #4
   304e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   304ec:	ldr	r1, [r1, #12]
   304f0:	ldr	r2, [sp, #20]
   304f4:	add	r1, r1, r2, lsl #2
   304f8:	ldr	r1, [r1]
   304fc:	bl	27ea0 <ftello64@plt+0x165d8>
   30500:	cmp	r0, #0
   30504:	beq	30510 <ftello64@plt+0x1ec48>
   30508:	movw	r0, #1
   3050c:	str	r0, [sp, #16]
   30510:	ldr	r0, [sp, #16]
   30514:	cmp	r0, #0
   30518:	bne	30520 <ftello64@plt+0x1ec58>
   3051c:	b	305c0 <ftello64@plt+0x1ecf8>
   30520:	ldr	r0, [fp, #-12]
   30524:	ldr	r0, [r0, #20]
   30528:	cmp	r0, #0
   3052c:	beq	30588 <ftello64@plt+0x1ecc0>
   30530:	ldr	r0, [fp, #-16]
   30534:	ldr	r1, [sp, #16]
   30538:	add	r0, r0, r1
   3053c:	str	r0, [sp, #8]
   30540:	ldr	r0, [fp, #-8]
   30544:	ldr	r1, [fp, #-12]
   30548:	add	r1, r1, #16
   3054c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   30550:	ldr	r2, [r2, #12]
   30554:	ldr	r3, [sp, #20]
   30558:	add	r2, r2, r3, lsl #2
   3055c:	ldr	r2, [r2]
   30560:	ldr	r3, [sp, #8]
   30564:	ldr	ip, [sp, #20]
   30568:	ldr	lr, [fp, #-16]
   3056c:	str	ip, [sp]
   30570:	str	lr, [sp, #4]
   30574:	bl	315ec <ftello64@plt+0x1fd24>
   30578:	tst	r0, #1
   3057c:	beq	30584 <ftello64@plt+0x1ecbc>
   30580:	b	305c0 <ftello64@plt+0x1ecf8>
   30584:	b	30588 <ftello64@plt+0x1ecc0>
   30588:	ldr	r0, [fp, #-20]	; 0xffffffec
   3058c:	ldr	r1, [sp, #20]
   30590:	bl	279e4 <ftello64@plt+0x1611c>
   30594:	and	r0, r0, #1
   30598:	strb	r0, [sp, #15]
   3059c:	ldrb	r0, [sp, #15]
   305a0:	mvn	r1, #0
   305a4:	eor	r0, r0, r1
   305a8:	tst	r0, #1
   305ac:	beq	305bc <ftello64@plt+0x1ecf4>
   305b0:	movw	r0, #12
   305b4:	str	r0, [fp, #-4]
   305b8:	b	305d8 <ftello64@plt+0x1ed10>
   305bc:	b	305c0 <ftello64@plt+0x1ecf8>
   305c0:	ldr	r0, [sp, #24]
   305c4:	add	r0, r0, #1
   305c8:	str	r0, [sp, #24]
   305cc:	b	303dc <ftello64@plt+0x1eb14>
   305d0:	movw	r0, #0
   305d4:	str	r0, [fp, #-4]
   305d8:	ldr	r0, [fp, #-4]
   305dc:	mov	sp, fp
   305e0:	pop	{fp, pc}
   305e4:	push	{fp, lr}
   305e8:	mov	fp, sp
   305ec:	sub	sp, sp, #32
   305f0:	str	r0, [fp, #-8]
   305f4:	str	r1, [fp, #-12]
   305f8:	str	r2, [sp, #16]
   305fc:	movw	r0, #0
   30600:	str	r0, [sp, #12]
   30604:	ldr	r1, [fp, #-8]
   30608:	ldr	r2, [fp, #-12]
   3060c:	add	r0, sp, #12
   30610:	bl	2dbd4 <ftello64@plt+0x1c30c>
   30614:	str	r0, [sp, #4]
   30618:	ldr	r0, [sp, #12]
   3061c:	cmp	r0, #0
   30620:	beq	30630 <ftello64@plt+0x1ed68>
   30624:	ldr	r0, [sp, #12]
   30628:	str	r0, [fp, #-4]
   3062c:	b	3070c <ftello64@plt+0x1ee44>
   30630:	ldr	r0, [sp, #4]
   30634:	ldr	r0, [r0, #28]
   30638:	cmp	r0, #0
   3063c:	bne	306f4 <ftello64@plt+0x1ee2c>
   30640:	ldr	r0, [sp, #4]
   30644:	add	r0, r0, #28
   30648:	ldr	r1, [fp, #-12]
   3064c:	ldr	r1, [r1, #4]
   30650:	bl	26f7c <ftello64@plt+0x156b4>
   30654:	str	r0, [sp, #12]
   30658:	ldr	r0, [sp, #12]
   3065c:	cmp	r0, #0
   30660:	beq	30670 <ftello64@plt+0x1eda8>
   30664:	movw	r0, #12
   30668:	str	r0, [fp, #-4]
   3066c:	b	3070c <ftello64@plt+0x1ee44>
   30670:	movw	r0, #0
   30674:	str	r0, [sp, #8]
   30678:	ldr	r0, [sp, #8]
   3067c:	ldr	r1, [fp, #-12]
   30680:	ldr	r1, [r1, #4]
   30684:	cmp	r0, r1
   30688:	bge	306f0 <ftello64@plt+0x1ee28>
   3068c:	ldr	r0, [sp, #4]
   30690:	add	r0, r0, #28
   30694:	ldr	r1, [fp, #-8]
   30698:	ldr	r1, [r1, #28]
   3069c:	ldr	r2, [fp, #-12]
   306a0:	ldr	r2, [r2, #8]
   306a4:	ldr	r3, [sp, #8]
   306a8:	add	r2, r2, r3, lsl #2
   306ac:	ldr	r2, [r2]
   306b0:	movw	r3, #12
   306b4:	mul	r2, r2, r3
   306b8:	add	r1, r1, r2
   306bc:	bl	274f8 <ftello64@plt+0x15c30>
   306c0:	str	r0, [sp, #12]
   306c4:	ldr	r0, [sp, #12]
   306c8:	cmp	r0, #0
   306cc:	beq	306dc <ftello64@plt+0x1ee14>
   306d0:	movw	r0, #12
   306d4:	str	r0, [fp, #-4]
   306d8:	b	3070c <ftello64@plt+0x1ee44>
   306dc:	b	306e0 <ftello64@plt+0x1ee18>
   306e0:	ldr	r0, [sp, #8]
   306e4:	add	r0, r0, #1
   306e8:	str	r0, [sp, #8]
   306ec:	b	30678 <ftello64@plt+0x1edb0>
   306f0:	b	306f4 <ftello64@plt+0x1ee2c>
   306f4:	ldr	r0, [fp, #-12]
   306f8:	ldr	r1, [sp, #16]
   306fc:	ldr	r2, [sp, #4]
   30700:	add	r2, r2, #28
   30704:	bl	30f18 <ftello64@plt+0x1f650>
   30708:	str	r0, [fp, #-4]
   3070c:	ldr	r0, [fp, #-4]
   30710:	mov	sp, fp
   30714:	pop	{fp, pc}
   30718:	push	{fp, lr}
   3071c:	mov	fp, sp
   30720:	sub	sp, sp, #80	; 0x50
   30724:	ldr	ip, [fp, #12]
   30728:	ldr	lr, [fp, #8]
   3072c:	str	r0, [fp, #-8]
   30730:	str	r1, [fp, #-12]
   30734:	str	r2, [fp, #-16]
   30738:	str	r3, [fp, #-20]	; 0xffffffec
   3073c:	movw	r0, #0
   30740:	str	r0, [fp, #-32]	; 0xffffffe0
   30744:	str	lr, [sp, #8]
   30748:	str	ip, [sp, #4]
   3074c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   30750:	ldr	r1, [fp, #-20]	; 0xffffffec
   30754:	ldr	r1, [r1, #4]
   30758:	cmp	r0, r1
   3075c:	bge	30ad4 <ftello64@plt+0x1f20c>
   30760:	ldr	r0, [fp, #8]
   30764:	ldr	r1, [fp, #-20]	; 0xffffffec
   30768:	ldr	r1, [r1, #8]
   3076c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   30770:	add	r1, r1, r2, lsl #2
   30774:	ldr	r1, [r1]
   30778:	movw	r2, #24
   3077c:	mul	r1, r1, r2
   30780:	add	r0, r0, r1
   30784:	str	r0, [sp, #40]	; 0x28
   30788:	ldr	r0, [fp, #12]
   3078c:	ldr	r1, [sp, #40]	; 0x28
   30790:	ldr	r1, [r1, #8]
   30794:	cmp	r0, r1
   30798:	ble	307b0 <ftello64@plt+0x1eee8>
   3079c:	ldr	r0, [sp, #40]	; 0x28
   307a0:	ldr	r0, [r0, #4]
   307a4:	ldr	r1, [fp, #12]
   307a8:	cmp	r0, r1
   307ac:	bge	307b4 <ftello64@plt+0x1eeec>
   307b0:	b	30ac4 <ftello64@plt+0x1f1fc>
   307b4:	ldr	r0, [fp, #-8]
   307b8:	ldr	r0, [r0]
   307bc:	ldr	r1, [sp, #40]	; 0x28
   307c0:	ldr	r1, [r1]
   307c4:	add	r0, r0, r1, lsl #3
   307c8:	ldr	r0, [r0]
   307cc:	str	r0, [fp, #-36]	; 0xffffffdc
   307d0:	ldr	r0, [sp, #40]	; 0x28
   307d4:	ldr	r0, [r0, #12]
   307d8:	ldr	r1, [fp, #12]
   307dc:	cmp	r0, r1
   307e0:	bne	309ec <ftello64@plt+0x1f124>
   307e4:	mvn	r0, #0
   307e8:	str	r0, [sp, #36]	; 0x24
   307ec:	str	r0, [sp, #32]
   307f0:	movw	r0, #0
   307f4:	str	r0, [fp, #-28]	; 0xffffffe4
   307f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   307fc:	ldr	r1, [fp, #-12]
   30800:	ldr	r1, [r1, #4]
   30804:	cmp	r0, r1
   30808:	bge	308c0 <ftello64@plt+0x1eff8>
   3080c:	ldr	r0, [fp, #-12]
   30810:	ldr	r0, [r0, #8]
   30814:	ldr	r1, [fp, #-28]	; 0xffffffe4
   30818:	ldr	r0, [r0, r1, lsl #2]
   3081c:	str	r0, [sp, #28]
   30820:	ldr	r0, [fp, #-8]
   30824:	ldr	r0, [r0]
   30828:	ldr	r1, [sp, #28]
   3082c:	add	r0, r0, r1, lsl #3
   30830:	ldr	r0, [r0, #4]
   30834:	and	r0, r0, #255	; 0xff
   30838:	str	r0, [sp, #24]
   3083c:	ldr	r0, [sp, #24]
   30840:	cmp	r0, #8
   30844:	bne	30874 <ftello64@plt+0x1efac>
   30848:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3084c:	ldr	r1, [fp, #-8]
   30850:	ldr	r1, [r1]
   30854:	ldr	r2, [sp, #28]
   30858:	add	r1, r1, r2, lsl #3
   3085c:	ldr	r1, [r1]
   30860:	cmp	r0, r1
   30864:	bne	30874 <ftello64@plt+0x1efac>
   30868:	ldr	r0, [sp, #28]
   3086c:	str	r0, [sp, #36]	; 0x24
   30870:	b	308ac <ftello64@plt+0x1efe4>
   30874:	ldr	r0, [sp, #24]
   30878:	cmp	r0, #9
   3087c:	bne	308a8 <ftello64@plt+0x1efe0>
   30880:	ldr	r0, [fp, #-36]	; 0xffffffdc
   30884:	ldr	r1, [fp, #-8]
   30888:	ldr	r1, [r1]
   3088c:	ldr	r2, [sp, #28]
   30890:	add	r1, r1, r2, lsl #3
   30894:	ldr	r1, [r1]
   30898:	cmp	r0, r1
   3089c:	bne	308a8 <ftello64@plt+0x1efe0>
   308a0:	ldr	r0, [sp, #28]
   308a4:	str	r0, [sp, #32]
   308a8:	b	308ac <ftello64@plt+0x1efe4>
   308ac:	b	308b0 <ftello64@plt+0x1efe8>
   308b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   308b4:	add	r0, r0, #1
   308b8:	str	r0, [fp, #-28]	; 0xffffffe4
   308bc:	b	307f8 <ftello64@plt+0x1ef30>
   308c0:	ldr	r0, [sp, #36]	; 0x24
   308c4:	cmp	r0, #0
   308c8:	blt	30900 <ftello64@plt+0x1f038>
   308cc:	ldr	r0, [fp, #-8]
   308d0:	ldr	r1, [sp, #36]	; 0x24
   308d4:	ldr	r2, [fp, #-12]
   308d8:	ldr	r3, [fp, #-16]
   308dc:	bl	31360 <ftello64@plt+0x1fa98>
   308e0:	str	r0, [fp, #-24]	; 0xffffffe8
   308e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   308e8:	cmp	r0, #0
   308ec:	beq	308fc <ftello64@plt+0x1f034>
   308f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   308f4:	str	r0, [fp, #-4]
   308f8:	b	30adc <ftello64@plt+0x1f214>
   308fc:	b	30900 <ftello64@plt+0x1f038>
   30900:	ldr	r0, [sp, #32]
   30904:	cmp	r0, #0
   30908:	blt	309e8 <ftello64@plt+0x1f120>
   3090c:	movw	r0, #0
   30910:	str	r0, [fp, #-28]	; 0xffffffe4
   30914:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30918:	ldr	r1, [fp, #-12]
   3091c:	ldr	r1, [r1, #4]
   30920:	cmp	r0, r1
   30924:	bge	309e4 <ftello64@plt+0x1f11c>
   30928:	ldr	r0, [fp, #-12]
   3092c:	ldr	r0, [r0, #8]
   30930:	ldr	r1, [fp, #-28]	; 0xffffffe4
   30934:	add	r0, r0, r1, lsl #2
   30938:	ldr	r0, [r0]
   3093c:	str	r0, [sp, #20]
   30940:	ldr	r0, [fp, #-8]
   30944:	ldr	r0, [r0, #28]
   30948:	ldr	r1, [sp, #20]
   3094c:	movw	r2, #12
   30950:	mul	r1, r1, r2
   30954:	add	r0, r0, r1
   30958:	ldr	r1, [sp, #32]
   3095c:	bl	27ea0 <ftello64@plt+0x165d8>
   30960:	cmp	r0, #0
   30964:	bne	309d0 <ftello64@plt+0x1f108>
   30968:	ldr	r0, [fp, #-8]
   3096c:	ldr	r0, [r0, #24]
   30970:	ldr	r1, [sp, #20]
   30974:	movw	r2, #12
   30978:	mul	r1, r1, r2
   3097c:	add	r0, r0, r1
   30980:	ldr	r1, [sp, #32]
   30984:	bl	27ea0 <ftello64@plt+0x165d8>
   30988:	cmp	r0, #0
   3098c:	bne	309d0 <ftello64@plt+0x1f108>
   30990:	ldr	r0, [fp, #-8]
   30994:	ldr	r1, [sp, #20]
   30998:	ldr	r2, [fp, #-12]
   3099c:	ldr	r3, [fp, #-16]
   309a0:	bl	31360 <ftello64@plt+0x1fa98>
   309a4:	str	r0, [fp, #-24]	; 0xffffffe8
   309a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   309ac:	cmp	r0, #0
   309b0:	beq	309c0 <ftello64@plt+0x1f0f8>
   309b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   309b8:	str	r0, [fp, #-4]
   309bc:	b	30adc <ftello64@plt+0x1f214>
   309c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   309c4:	mvn	r1, #0
   309c8:	add	r0, r0, r1
   309cc:	str	r0, [fp, #-28]	; 0xffffffe4
   309d0:	b	309d4 <ftello64@plt+0x1f10c>
   309d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   309d8:	add	r0, r0, #1
   309dc:	str	r0, [fp, #-28]	; 0xffffffe4
   309e0:	b	30914 <ftello64@plt+0x1f04c>
   309e4:	b	309e8 <ftello64@plt+0x1f120>
   309e8:	b	30ac0 <ftello64@plt+0x1f1f8>
   309ec:	movw	r0, #0
   309f0:	str	r0, [fp, #-28]	; 0xffffffe4
   309f4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   309f8:	ldr	r1, [fp, #-12]
   309fc:	ldr	r1, [r1, #4]
   30a00:	cmp	r0, r1
   30a04:	bge	30abc <ftello64@plt+0x1f1f4>
   30a08:	ldr	r0, [fp, #-12]
   30a0c:	ldr	r0, [r0, #8]
   30a10:	ldr	r1, [fp, #-28]	; 0xffffffe4
   30a14:	ldr	r0, [r0, r1, lsl #2]
   30a18:	str	r0, [sp, #16]
   30a1c:	ldr	r0, [fp, #-8]
   30a20:	ldr	r0, [r0]
   30a24:	ldr	r1, [sp, #16]
   30a28:	add	r0, r0, r1, lsl #3
   30a2c:	ldr	r0, [r0, #4]
   30a30:	and	r0, r0, #255	; 0xff
   30a34:	str	r0, [sp, #12]
   30a38:	ldr	r0, [sp, #12]
   30a3c:	cmp	r0, #9
   30a40:	beq	30a50 <ftello64@plt+0x1f188>
   30a44:	ldr	r0, [sp, #12]
   30a48:	cmp	r0, #8
   30a4c:	bne	30aa8 <ftello64@plt+0x1f1e0>
   30a50:	ldr	r0, [fp, #-36]	; 0xffffffdc
   30a54:	ldr	r1, [fp, #-8]
   30a58:	ldr	r1, [r1]
   30a5c:	ldr	r2, [sp, #16]
   30a60:	add	r1, r1, r2, lsl #3
   30a64:	ldr	r1, [r1]
   30a68:	cmp	r0, r1
   30a6c:	beq	30a74 <ftello64@plt+0x1f1ac>
   30a70:	b	30aac <ftello64@plt+0x1f1e4>
   30a74:	ldr	r0, [fp, #-8]
   30a78:	ldr	r1, [sp, #16]
   30a7c:	ldr	r2, [fp, #-12]
   30a80:	ldr	r3, [fp, #-16]
   30a84:	bl	31360 <ftello64@plt+0x1fa98>
   30a88:	str	r0, [fp, #-24]	; 0xffffffe8
   30a8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30a90:	cmp	r0, #0
   30a94:	beq	30aa4 <ftello64@plt+0x1f1dc>
   30a98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30a9c:	str	r0, [fp, #-4]
   30aa0:	b	30adc <ftello64@plt+0x1f214>
   30aa4:	b	30aa8 <ftello64@plt+0x1f1e0>
   30aa8:	b	30aac <ftello64@plt+0x1f1e4>
   30aac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30ab0:	add	r0, r0, #1
   30ab4:	str	r0, [fp, #-28]	; 0xffffffe4
   30ab8:	b	309f4 <ftello64@plt+0x1f12c>
   30abc:	b	30ac0 <ftello64@plt+0x1f1f8>
   30ac0:	b	30ac4 <ftello64@plt+0x1f1fc>
   30ac4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   30ac8:	add	r0, r0, #1
   30acc:	str	r0, [fp, #-32]	; 0xffffffe0
   30ad0:	b	3074c <ftello64@plt+0x1ee84>
   30ad4:	movw	r0, #0
   30ad8:	str	r0, [fp, #-4]
   30adc:	ldr	r0, [fp, #-4]
   30ae0:	mov	sp, fp
   30ae4:	pop	{fp, pc}
   30ae8:	push	{fp, lr}
   30aec:	mov	fp, sp
   30af0:	sub	sp, sp, #128	; 0x80
   30af4:	str	r0, [fp, #-8]
   30af8:	str	r1, [fp, #-12]
   30afc:	str	r2, [fp, #-16]
   30b00:	str	r3, [fp, #-20]	; 0xffffffec
   30b04:	ldr	r0, [fp, #-8]
   30b08:	ldr	r0, [r0, #84]	; 0x54
   30b0c:	str	r0, [fp, #-24]	; 0xffffffe8
   30b10:	ldr	r0, [fp, #-8]
   30b14:	ldr	r1, [fp, #-16]
   30b18:	bl	2c328 <ftello64@plt+0x1aa60>
   30b1c:	str	r0, [sp, #60]	; 0x3c
   30b20:	ldr	r0, [sp, #60]	; 0x3c
   30b24:	cmn	r0, #1
   30b28:	bne	30b38 <ftello64@plt+0x1f270>
   30b2c:	movw	r0, #0
   30b30:	str	r0, [fp, #-4]
   30b34:	b	30f0c <ftello64@plt+0x1f644>
   30b38:	movw	r0, #0
   30b3c:	str	r0, [sp, #64]	; 0x40
   30b40:	str	r0, [fp, #-32]	; 0xffffffe0
   30b44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   30b48:	ldr	r1, [fp, #-20]	; 0xffffffec
   30b4c:	ldr	r1, [r1, #4]
   30b50:	cmp	r0, r1
   30b54:	bge	30ee4 <ftello64@plt+0x1f61c>
   30b58:	ldr	r0, [fp, #-20]	; 0xffffffec
   30b5c:	ldr	r0, [r0, #8]
   30b60:	ldr	r1, [fp, #-32]	; 0xffffffe0
   30b64:	ldr	r0, [r0, r1, lsl #2]
   30b68:	str	r0, [fp, #-36]	; 0xffffffdc
   30b6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30b70:	ldr	r0, [r0]
   30b74:	ldr	r1, [fp, #-36]	; 0xffffffdc
   30b78:	add	r0, r0, r1, lsl #3
   30b7c:	ldr	r0, [r0, #4]
   30b80:	and	r0, r0, #255	; 0xff
   30b84:	str	r0, [sp, #52]	; 0x34
   30b88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   30b8c:	ldr	r1, [fp, #-12]
   30b90:	ldr	r1, [r1, #8]
   30b94:	cmp	r0, r1
   30b98:	bne	30bb4 <ftello64@plt+0x1f2ec>
   30b9c:	ldr	r0, [fp, #-16]
   30ba0:	ldr	r1, [fp, #-12]
   30ba4:	ldr	r1, [r1, #12]
   30ba8:	cmp	r0, r1
   30bac:	bne	30bb4 <ftello64@plt+0x1f2ec>
   30bb0:	b	30ed4 <ftello64@plt+0x1f60c>
   30bb4:	ldr	r0, [sp, #52]	; 0x34
   30bb8:	cmp	r0, #4
   30bbc:	beq	30bc4 <ftello64@plt+0x1f2fc>
   30bc0:	b	30ed4 <ftello64@plt+0x1f60c>
   30bc4:	ldr	r0, [fp, #-8]
   30bc8:	ldr	r0, [r0, #116]	; 0x74
   30bcc:	ldr	r1, [sp, #60]	; 0x3c
   30bd0:	movw	r2, #24
   30bd4:	mul	r1, r1, r2
   30bd8:	add	r0, r0, r1
   30bdc:	str	r0, [sp, #48]	; 0x30
   30be0:	ldr	r0, [sp, #60]	; 0x3c
   30be4:	str	r0, [sp, #56]	; 0x38
   30be8:	ldr	r0, [sp, #48]	; 0x30
   30bec:	ldr	r0, [r0]
   30bf0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   30bf4:	cmp	r0, r1
   30bf8:	beq	30c00 <ftello64@plt+0x1f338>
   30bfc:	b	30eac <ftello64@plt+0x1f5e4>
   30c00:	ldr	r0, [sp, #48]	; 0x30
   30c04:	ldr	r0, [r0, #12]
   30c08:	ldr	r1, [sp, #48]	; 0x30
   30c0c:	ldr	r1, [r1, #8]
   30c10:	sub	r0, r0, r1
   30c14:	str	r0, [sp, #44]	; 0x2c
   30c18:	ldr	r0, [fp, #-16]
   30c1c:	ldr	r1, [sp, #44]	; 0x2c
   30c20:	add	r0, r0, r1
   30c24:	str	r0, [sp, #40]	; 0x28
   30c28:	ldr	r0, [sp, #44]	; 0x2c
   30c2c:	cmp	r0, #0
   30c30:	beq	30c50 <ftello64@plt+0x1f388>
   30c34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30c38:	ldr	r0, [r0, #12]
   30c3c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   30c40:	add	r0, r0, r1, lsl #2
   30c44:	ldr	r0, [r0]
   30c48:	str	r0, [sp, #24]
   30c4c:	b	30c74 <ftello64@plt+0x1f3ac>
   30c50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30c54:	ldr	r0, [r0, #20]
   30c58:	ldr	r1, [fp, #-36]	; 0xffffffdc
   30c5c:	movw	r2, #12
   30c60:	mul	r1, r1, r2
   30c64:	add	r0, r0, r1
   30c68:	ldr	r0, [r0, #8]
   30c6c:	ldr	r0, [r0]
   30c70:	str	r0, [sp, #24]
   30c74:	ldr	r0, [sp, #24]
   30c78:	str	r0, [sp, #36]	; 0x24
   30c7c:	ldr	r0, [sp, #40]	; 0x28
   30c80:	ldr	r1, [fp, #-12]
   30c84:	ldr	r1, [r1, #12]
   30c88:	cmp	r0, r1
   30c8c:	bgt	30d28 <ftello64@plt+0x1f460>
   30c90:	ldr	r0, [fp, #-12]
   30c94:	ldr	r0, [r0]
   30c98:	ldr	r1, [sp, #40]	; 0x28
   30c9c:	add	r0, r0, r1, lsl #2
   30ca0:	ldr	r0, [r0]
   30ca4:	movw	r1, #0
   30ca8:	cmp	r0, r1
   30cac:	beq	30d28 <ftello64@plt+0x1f460>
   30cb0:	ldr	r0, [fp, #-12]
   30cb4:	ldr	r0, [r0]
   30cb8:	ldr	r1, [sp, #40]	; 0x28
   30cbc:	add	r0, r0, r1, lsl #2
   30cc0:	ldr	r0, [r0]
   30cc4:	movw	r1, #0
   30cc8:	cmp	r0, r1
   30ccc:	beq	30d28 <ftello64@plt+0x1f460>
   30cd0:	ldr	r0, [fp, #-12]
   30cd4:	ldr	r0, [r0]
   30cd8:	ldr	r1, [sp, #40]	; 0x28
   30cdc:	add	r0, r0, r1, lsl #2
   30ce0:	ldr	r0, [r0]
   30ce4:	add	r0, r0, #4
   30ce8:	ldr	r1, [sp, #36]	; 0x24
   30cec:	bl	27ea0 <ftello64@plt+0x165d8>
   30cf0:	cmp	r0, #0
   30cf4:	beq	30d28 <ftello64@plt+0x1f460>
   30cf8:	ldr	r0, [fp, #-8]
   30cfc:	ldr	r1, [fp, #-12]
   30d00:	add	r1, r1, #16
   30d04:	ldr	r2, [fp, #-36]	; 0xffffffdc
   30d08:	ldr	r3, [fp, #-16]
   30d0c:	ldr	ip, [sp, #36]	; 0x24
   30d10:	ldr	lr, [sp, #40]	; 0x28
   30d14:	str	ip, [sp]
   30d18:	str	lr, [sp, #4]
   30d1c:	bl	315ec <ftello64@plt+0x1fd24>
   30d20:	tst	r0, #1
   30d24:	beq	30d2c <ftello64@plt+0x1f464>
   30d28:	b	30eac <ftello64@plt+0x1f5e4>
   30d2c:	ldr	r0, [sp, #64]	; 0x40
   30d30:	movw	r1, #0
   30d34:	cmp	r0, r1
   30d38:	bne	30d90 <ftello64@plt+0x1f4c8>
   30d3c:	ldr	r0, [fp, #-12]
   30d40:	add	r1, sp, #64	; 0x40
   30d44:	mov	r2, r1
   30d48:	str	r0, [sp, #20]
   30d4c:	mov	r0, r2
   30d50:	ldr	r2, [sp, #20]
   30d54:	str	r1, [sp, #16]
   30d58:	mov	r1, r2
   30d5c:	movw	r2, #28
   30d60:	bl	115b0 <memcpy@plt>
   30d64:	ldr	r0, [sp, #16]
   30d68:	add	r0, r0, #16
   30d6c:	ldr	r1, [fp, #-12]
   30d70:	add	r1, r1, #16
   30d74:	bl	27dcc <ftello64@plt+0x16504>
   30d78:	str	r0, [fp, #-28]	; 0xffffffe4
   30d7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30d80:	cmp	r0, #0
   30d84:	beq	30d8c <ftello64@plt+0x1f4c4>
   30d88:	b	30eec <ftello64@plt+0x1f624>
   30d8c:	b	30d90 <ftello64@plt+0x1f4c8>
   30d90:	ldr	r0, [fp, #-36]	; 0xffffffdc
   30d94:	str	r0, [sp, #72]	; 0x48
   30d98:	ldr	r0, [fp, #-16]
   30d9c:	str	r0, [sp, #76]	; 0x4c
   30da0:	add	r0, sp, #64	; 0x40
   30da4:	add	r0, r0, #16
   30da8:	ldr	r1, [sp, #56]	; 0x38
   30dac:	bl	279e4 <ftello64@plt+0x1611c>
   30db0:	and	r0, r0, #1
   30db4:	strb	r0, [sp, #35]	; 0x23
   30db8:	ldrb	r0, [sp, #35]	; 0x23
   30dbc:	mvn	r1, #0
   30dc0:	eor	r0, r0, r1
   30dc4:	tst	r0, #1
   30dc8:	beq	30dd8 <ftello64@plt+0x1f510>
   30dcc:	movw	r0, #12
   30dd0:	str	r0, [fp, #-28]	; 0xffffffe4
   30dd4:	b	30eec <ftello64@plt+0x1f624>
   30dd8:	ldr	r0, [sp, #64]	; 0x40
   30ddc:	ldr	r1, [fp, #-16]
   30de0:	add	r0, r0, r1, lsl #2
   30de4:	ldr	r0, [r0]
   30de8:	str	r0, [sp, #28]
   30dec:	ldr	r0, [fp, #-8]
   30df0:	add	r1, sp, #64	; 0x40
   30df4:	bl	2fe4c <ftello64@plt+0x1e584>
   30df8:	str	r0, [fp, #-28]	; 0xffffffe4
   30dfc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30e00:	cmp	r0, #0
   30e04:	beq	30e0c <ftello64@plt+0x1f544>
   30e08:	b	30eec <ftello64@plt+0x1f624>
   30e0c:	ldr	r0, [fp, #-12]
   30e10:	ldr	r0, [r0, #4]
   30e14:	movw	r1, #0
   30e18:	cmp	r0, r1
   30e1c:	beq	30e54 <ftello64@plt+0x1f58c>
   30e20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30e24:	ldr	r1, [fp, #-12]
   30e28:	ldr	r1, [r1, #4]
   30e2c:	ldr	r2, [sp, #64]	; 0x40
   30e30:	ldr	r3, [fp, #-16]
   30e34:	add	r3, r3, #1
   30e38:	bl	30044 <ftello64@plt+0x1e77c>
   30e3c:	str	r0, [fp, #-28]	; 0xffffffe4
   30e40:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30e44:	cmp	r0, #0
   30e48:	beq	30e50 <ftello64@plt+0x1f588>
   30e4c:	b	30eec <ftello64@plt+0x1f624>
   30e50:	b	30e54 <ftello64@plt+0x1f58c>
   30e54:	ldr	r0, [sp, #28]
   30e58:	ldr	r1, [sp, #64]	; 0x40
   30e5c:	ldr	r2, [fp, #-16]
   30e60:	add	r1, r1, r2, lsl #2
   30e64:	str	r0, [r1]
   30e68:	add	r0, sp, #64	; 0x40
   30e6c:	add	r1, r0, #16
   30e70:	add	r0, r0, #16
   30e74:	ldr	r2, [sp, #56]	; 0x38
   30e78:	str	r1, [sp, #12]
   30e7c:	mov	r1, r2
   30e80:	bl	27ea0 <ftello64@plt+0x165d8>
   30e84:	sub	r1, r0, #1
   30e88:	ldr	r0, [sp, #12]
   30e8c:	bl	2858c <ftello64@plt+0x16cc4>
   30e90:	ldr	r0, [fp, #-8]
   30e94:	ldr	r0, [r0, #116]	; 0x74
   30e98:	ldr	r1, [sp, #56]	; 0x38
   30e9c:	movw	r2, #24
   30ea0:	mul	r1, r1, r2
   30ea4:	add	r0, r0, r1
   30ea8:	str	r0, [sp, #48]	; 0x30
   30eac:	ldr	r0, [sp, #56]	; 0x38
   30eb0:	add	r0, r0, #1
   30eb4:	str	r0, [sp, #56]	; 0x38
   30eb8:	ldr	r0, [sp, #48]	; 0x30
   30ebc:	add	r1, r0, #24
   30ec0:	str	r1, [sp, #48]	; 0x30
   30ec4:	ldrsb	r0, [r0, #20]
   30ec8:	cmp	r0, #0
   30ecc:	bne	30be8 <ftello64@plt+0x1f320>
   30ed0:	b	30ed4 <ftello64@plt+0x1f60c>
   30ed4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   30ed8:	add	r0, r0, #1
   30edc:	str	r0, [fp, #-32]	; 0xffffffe0
   30ee0:	b	30b44 <ftello64@plt+0x1f27c>
   30ee4:	movw	r0, #0
   30ee8:	str	r0, [fp, #-28]	; 0xffffffe4
   30eec:	ldr	r0, [sp, #64]	; 0x40
   30ef0:	movw	r1, #0
   30ef4:	cmp	r0, r1
   30ef8:	beq	30f04 <ftello64@plt+0x1f63c>
   30efc:	ldr	r0, [sp, #88]	; 0x58
   30f00:	bl	17178 <ftello64@plt+0x58b0>
   30f04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30f08:	str	r0, [fp, #-4]
   30f0c:	ldr	r0, [fp, #-4]
   30f10:	mov	sp, fp
   30f14:	pop	{fp, pc}
   30f18:	push	{fp, lr}
   30f1c:	mov	fp, sp
   30f20:	sub	sp, sp, #56	; 0x38
   30f24:	str	r0, [fp, #-8]
   30f28:	str	r1, [fp, #-12]
   30f2c:	str	r2, [fp, #-16]
   30f30:	ldr	r0, [fp, #-12]
   30f34:	ldr	r0, [r0, #4]
   30f38:	cmp	r0, #0
   30f3c:	beq	30f50 <ftello64@plt+0x1f688>
   30f40:	ldr	r0, [fp, #-16]
   30f44:	ldr	r0, [r0, #4]
   30f48:	cmp	r0, #0
   30f4c:	bne	30f5c <ftello64@plt+0x1f694>
   30f50:	movw	r0, #0
   30f54:	str	r0, [fp, #-4]
   30f58:	b	31354 <ftello64@plt+0x1fa8c>
   30f5c:	ldr	r0, [fp, #-12]
   30f60:	ldr	r0, [r0, #4]
   30f64:	ldr	r1, [fp, #-16]
   30f68:	ldr	r1, [r1, #4]
   30f6c:	add	r0, r0, r1
   30f70:	ldr	r1, [fp, #-8]
   30f74:	ldr	r1, [r1, #4]
   30f78:	add	r0, r0, r1
   30f7c:	ldr	r1, [fp, #-8]
   30f80:	ldr	r1, [r1]
   30f84:	cmp	r0, r1
   30f88:	ble	30ffc <ftello64@plt+0x1f734>
   30f8c:	ldr	r0, [fp, #-12]
   30f90:	ldr	r0, [r0, #4]
   30f94:	ldr	r1, [fp, #-16]
   30f98:	ldr	r1, [r1, #4]
   30f9c:	add	r0, r0, r1
   30fa0:	ldr	r1, [fp, #-8]
   30fa4:	ldr	r1, [r1]
   30fa8:	add	r0, r0, r1
   30fac:	str	r0, [sp, #12]
   30fb0:	ldr	r0, [fp, #-8]
   30fb4:	ldr	r0, [r0, #8]
   30fb8:	ldr	r1, [sp, #12]
   30fbc:	lsl	r1, r1, #2
   30fc0:	bl	38af8 <ftello64@plt+0x27230>
   30fc4:	str	r0, [sp, #8]
   30fc8:	ldr	r0, [sp, #8]
   30fcc:	movw	r1, #0
   30fd0:	cmp	r0, r1
   30fd4:	bne	30fe4 <ftello64@plt+0x1f71c>
   30fd8:	movw	r0, #12
   30fdc:	str	r0, [fp, #-4]
   30fe0:	b	31354 <ftello64@plt+0x1fa8c>
   30fe4:	ldr	r0, [sp, #8]
   30fe8:	ldr	r1, [fp, #-8]
   30fec:	str	r0, [r1, #8]
   30ff0:	ldr	r0, [sp, #12]
   30ff4:	ldr	r1, [fp, #-8]
   30ff8:	str	r0, [r1]
   30ffc:	ldr	r0, [fp, #-8]
   31000:	ldr	r0, [r0, #4]
   31004:	ldr	r1, [fp, #-12]
   31008:	ldr	r1, [r1, #4]
   3100c:	add	r0, r0, r1
   31010:	ldr	r1, [fp, #-16]
   31014:	ldr	r1, [r1, #4]
   31018:	add	r0, r0, r1
   3101c:	str	r0, [sp, #16]
   31020:	ldr	r0, [fp, #-12]
   31024:	ldr	r0, [r0, #4]
   31028:	sub	r0, r0, #1
   3102c:	str	r0, [fp, #-20]	; 0xffffffec
   31030:	ldr	r0, [fp, #-16]
   31034:	ldr	r0, [r0, #4]
   31038:	sub	r0, r0, #1
   3103c:	str	r0, [fp, #-24]	; 0xffffffe8
   31040:	ldr	r0, [fp, #-8]
   31044:	ldr	r0, [r0, #4]
   31048:	sub	r0, r0, #1
   3104c:	str	r0, [sp, #24]
   31050:	ldr	r0, [fp, #-12]
   31054:	ldr	r0, [r0, #8]
   31058:	ldr	r1, [fp, #-20]	; 0xffffffec
   3105c:	ldr	r0, [r0, r1, lsl #2]
   31060:	ldr	r1, [fp, #-16]
   31064:	ldr	r1, [r1, #8]
   31068:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3106c:	add	r1, r1, r2, lsl #2
   31070:	ldr	r1, [r1]
   31074:	cmp	r0, r1
   31078:	bne	31184 <ftello64@plt+0x1f8bc>
   3107c:	b	31080 <ftello64@plt+0x1f7b8>
   31080:	ldr	r0, [sp, #24]
   31084:	cmp	r0, #0
   31088:	movw	r0, #0
   3108c:	str	r0, [sp, #4]
   31090:	blt	310c8 <ftello64@plt+0x1f800>
   31094:	ldr	r0, [fp, #-8]
   31098:	ldr	r0, [r0, #8]
   3109c:	ldr	r1, [sp, #24]
   310a0:	ldr	r0, [r0, r1, lsl #2]
   310a4:	ldr	r1, [fp, #-12]
   310a8:	ldr	r1, [r1, #8]
   310ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   310b0:	add	r1, r1, r2, lsl #2
   310b4:	ldr	r1, [r1]
   310b8:	cmp	r0, r1
   310bc:	movw	r0, #0
   310c0:	movgt	r0, #1
   310c4:	str	r0, [sp, #4]
   310c8:	ldr	r0, [sp, #4]
   310cc:	tst	r0, #1
   310d0:	beq	310e8 <ftello64@plt+0x1f820>
   310d4:	ldr	r0, [sp, #24]
   310d8:	mvn	r1, #0
   310dc:	add	r0, r0, r1
   310e0:	str	r0, [sp, #24]
   310e4:	b	31080 <ftello64@plt+0x1f7b8>
   310e8:	ldr	r0, [sp, #24]
   310ec:	cmp	r0, #0
   310f0:	blt	31120 <ftello64@plt+0x1f858>
   310f4:	ldr	r0, [fp, #-8]
   310f8:	ldr	r0, [r0, #8]
   310fc:	ldr	r1, [sp, #24]
   31100:	ldr	r0, [r0, r1, lsl #2]
   31104:	ldr	r1, [fp, #-12]
   31108:	ldr	r1, [r1, #8]
   3110c:	ldr	r2, [fp, #-20]	; 0xffffffec
   31110:	add	r1, r1, r2, lsl #2
   31114:	ldr	r1, [r1]
   31118:	cmp	r0, r1
   3111c:	beq	3114c <ftello64@plt+0x1f884>
   31120:	ldr	r0, [fp, #-12]
   31124:	ldr	r0, [r0, #8]
   31128:	ldr	r1, [fp, #-20]	; 0xffffffec
   3112c:	ldr	r0, [r0, r1, lsl #2]
   31130:	ldr	r1, [fp, #-8]
   31134:	ldr	r1, [r1, #8]
   31138:	ldr	r2, [sp, #16]
   3113c:	sub	r2, r2, #1
   31140:	str	r2, [sp, #16]
   31144:	add	r1, r1, r2, lsl #2
   31148:	str	r0, [r1]
   3114c:	ldr	r0, [fp, #-20]	; 0xffffffec
   31150:	mvn	r1, #0
   31154:	add	r0, r0, r1
   31158:	str	r0, [fp, #-20]	; 0xffffffec
   3115c:	cmp	r0, #0
   31160:	blt	3117c <ftello64@plt+0x1f8b4>
   31164:	ldr	r0, [fp, #-24]	; 0xffffffe8
   31168:	mvn	r1, #0
   3116c:	add	r0, r0, r1
   31170:	str	r0, [fp, #-24]	; 0xffffffe8
   31174:	cmp	r0, #0
   31178:	bge	31180 <ftello64@plt+0x1f8b8>
   3117c:	b	311f8 <ftello64@plt+0x1f930>
   31180:	b	311f4 <ftello64@plt+0x1f92c>
   31184:	ldr	r0, [fp, #-12]
   31188:	ldr	r0, [r0, #8]
   3118c:	ldr	r1, [fp, #-20]	; 0xffffffec
   31190:	ldr	r0, [r0, r1, lsl #2]
   31194:	ldr	r1, [fp, #-16]
   31198:	ldr	r1, [r1, #8]
   3119c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   311a0:	add	r1, r1, r2, lsl #2
   311a4:	ldr	r1, [r1]
   311a8:	cmp	r0, r1
   311ac:	bge	311d0 <ftello64@plt+0x1f908>
   311b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   311b4:	mvn	r1, #0
   311b8:	add	r0, r0, r1
   311bc:	str	r0, [fp, #-24]	; 0xffffffe8
   311c0:	cmp	r0, #0
   311c4:	bge	311cc <ftello64@plt+0x1f904>
   311c8:	b	311f8 <ftello64@plt+0x1f930>
   311cc:	b	311f0 <ftello64@plt+0x1f928>
   311d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   311d4:	mvn	r1, #0
   311d8:	add	r0, r0, r1
   311dc:	str	r0, [fp, #-20]	; 0xffffffec
   311e0:	cmp	r0, #0
   311e4:	bge	311ec <ftello64@plt+0x1f924>
   311e8:	b	311f8 <ftello64@plt+0x1f930>
   311ec:	b	311f0 <ftello64@plt+0x1f928>
   311f0:	b	311f4 <ftello64@plt+0x1f92c>
   311f4:	b	31050 <ftello64@plt+0x1f788>
   311f8:	ldr	r0, [fp, #-8]
   311fc:	ldr	r0, [r0, #4]
   31200:	sub	r0, r0, #1
   31204:	str	r0, [sp, #24]
   31208:	ldr	r0, [fp, #-8]
   3120c:	ldr	r0, [r0, #4]
   31210:	ldr	r1, [fp, #-12]
   31214:	ldr	r1, [r1, #4]
   31218:	add	r0, r0, r1
   3121c:	ldr	r1, [fp, #-16]
   31220:	ldr	r1, [r1, #4]
   31224:	add	r0, r0, r1
   31228:	sub	r0, r0, #1
   3122c:	str	r0, [sp, #28]
   31230:	ldr	r0, [sp, #28]
   31234:	ldr	r1, [sp, #16]
   31238:	sub	r0, r0, r1
   3123c:	add	r0, r0, #1
   31240:	str	r0, [sp, #20]
   31244:	ldr	r0, [sp, #20]
   31248:	ldr	r1, [fp, #-8]
   3124c:	ldr	r2, [r1, #4]
   31250:	add	r0, r2, r0
   31254:	str	r0, [r1, #4]
   31258:	ldr	r0, [sp, #20]
   3125c:	cmp	r0, #0
   31260:	ble	31330 <ftello64@plt+0x1fa68>
   31264:	ldr	r0, [sp, #24]
   31268:	cmp	r0, #0
   3126c:	blt	31330 <ftello64@plt+0x1fa68>
   31270:	b	31274 <ftello64@plt+0x1f9ac>
   31274:	ldr	r0, [fp, #-8]
   31278:	ldr	r0, [r0, #8]
   3127c:	ldr	r1, [sp, #28]
   31280:	ldr	r1, [r0, r1, lsl #2]
   31284:	ldr	r2, [sp, #24]
   31288:	add	r0, r0, r2, lsl #2
   3128c:	ldr	r0, [r0]
   31290:	cmp	r1, r0
   31294:	ble	312e8 <ftello64@plt+0x1fa20>
   31298:	ldr	r0, [fp, #-8]
   3129c:	ldr	r0, [r0, #8]
   312a0:	ldr	r1, [sp, #28]
   312a4:	sub	r2, r1, #1
   312a8:	str	r2, [sp, #28]
   312ac:	ldr	r0, [r0, r1, lsl #2]
   312b0:	ldr	r1, [fp, #-8]
   312b4:	ldr	r1, [r1, #8]
   312b8:	ldr	r2, [sp, #24]
   312bc:	ldr	r3, [sp, #20]
   312c0:	sub	ip, r3, #1
   312c4:	str	ip, [sp, #20]
   312c8:	add	r2, r2, r3
   312cc:	add	r1, r1, r2, lsl #2
   312d0:	str	r0, [r1]
   312d4:	ldr	r0, [sp, #20]
   312d8:	cmp	r0, #0
   312dc:	bne	312e4 <ftello64@plt+0x1fa1c>
   312e0:	b	3132c <ftello64@plt+0x1fa64>
   312e4:	b	31328 <ftello64@plt+0x1fa60>
   312e8:	ldr	r0, [fp, #-8]
   312ec:	ldr	r0, [r0, #8]
   312f0:	ldr	r1, [sp, #24]
   312f4:	ldr	r2, [r0, r1, lsl #2]
   312f8:	ldr	r3, [sp, #20]
   312fc:	add	r1, r1, r3
   31300:	add	r0, r0, r1, lsl #2
   31304:	str	r2, [r0]
   31308:	ldr	r0, [sp, #24]
   3130c:	mvn	r1, #0
   31310:	add	r0, r0, r1
   31314:	str	r0, [sp, #24]
   31318:	cmp	r0, #0
   3131c:	bge	31324 <ftello64@plt+0x1fa5c>
   31320:	b	3132c <ftello64@plt+0x1fa64>
   31324:	b	31328 <ftello64@plt+0x1fa60>
   31328:	b	31274 <ftello64@plt+0x1f9ac>
   3132c:	b	31330 <ftello64@plt+0x1fa68>
   31330:	ldr	r0, [fp, #-8]
   31334:	ldr	r0, [r0, #8]
   31338:	ldr	r1, [sp, #16]
   3133c:	add	r1, r0, r1, lsl #2
   31340:	ldr	r2, [sp, #20]
   31344:	lsl	r2, r2, #2
   31348:	bl	115b0 <memcpy@plt>
   3134c:	movw	r0, #0
   31350:	str	r0, [fp, #-4]
   31354:	ldr	r0, [fp, #-4]
   31358:	mov	sp, fp
   3135c:	pop	{fp, pc}
   31360:	push	{fp, lr}
   31364:	mov	fp, sp
   31368:	sub	sp, sp, #72	; 0x48
   3136c:	str	r0, [fp, #-8]
   31370:	str	r1, [fp, #-12]
   31374:	str	r2, [fp, #-16]
   31378:	str	r3, [fp, #-20]	; 0xffffffec
   3137c:	ldr	r0, [fp, #-8]
   31380:	ldr	r0, [r0, #28]
   31384:	ldr	r1, [fp, #-12]
   31388:	movw	r2, #12
   3138c:	mul	r1, r1, r2
   31390:	add	r0, r0, r1
   31394:	str	r0, [fp, #-32]	; 0xffffffe0
   31398:	add	r0, sp, #28
   3139c:	movw	r1, #0
   313a0:	and	r1, r1, #255	; 0xff
   313a4:	bl	11790 <memset@plt>
   313a8:	movw	r0, #0
   313ac:	str	r0, [fp, #-24]	; 0xffffffe8
   313b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   313b4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   313b8:	ldr	r1, [r1, #4]
   313bc:	cmp	r0, r1
   313c0:	bge	31554 <ftello64@plt+0x1fc8c>
   313c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   313c8:	ldr	r0, [r0, #8]
   313cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   313d0:	add	r0, r0, r1, lsl #2
   313d4:	ldr	r0, [r0]
   313d8:	str	r0, [sp, #24]
   313dc:	ldr	r0, [sp, #24]
   313e0:	ldr	r1, [fp, #-12]
   313e4:	cmp	r0, r1
   313e8:	bne	313f0 <ftello64@plt+0x1fb28>
   313ec:	b	31544 <ftello64@plt+0x1fc7c>
   313f0:	ldr	r0, [fp, #-8]
   313f4:	ldr	r0, [r0]
   313f8:	ldr	r1, [sp, #24]
   313fc:	add	r0, r0, r1, lsl #3
   31400:	ldr	r0, [r0, #4]
   31404:	and	r0, r0, #255	; 0xff
   31408:	and	r0, r0, #8
   3140c:	cmp	r0, #0
   31410:	beq	31540 <ftello64@plt+0x1fc78>
   31414:	ldr	r0, [fp, #-8]
   31418:	ldr	r0, [r0, #20]
   3141c:	ldr	r1, [sp, #24]
   31420:	movw	r2, #12
   31424:	mul	r1, r1, r2
   31428:	add	r0, r0, r1
   3142c:	ldr	r0, [r0, #8]
   31430:	ldr	r0, [r0]
   31434:	str	r0, [sp, #20]
   31438:	ldr	r0, [fp, #-8]
   3143c:	ldr	r0, [r0, #20]
   31440:	ldr	r1, [sp, #24]
   31444:	mul	r1, r1, r2
   31448:	add	r0, r0, r1
   3144c:	ldr	r0, [r0, #4]
   31450:	cmp	r0, #1
   31454:	ble	31480 <ftello64@plt+0x1fbb8>
   31458:	ldr	r0, [fp, #-8]
   3145c:	ldr	r0, [r0, #20]
   31460:	ldr	r1, [sp, #24]
   31464:	movw	r2, #12
   31468:	mul	r1, r1, r2
   3146c:	add	r0, r0, r1
   31470:	ldr	r0, [r0, #8]
   31474:	ldr	r0, [r0, #4]
   31478:	str	r0, [sp, #4]
   3147c:	b	3148c <ftello64@plt+0x1fbc4>
   31480:	mvn	r0, #0
   31484:	str	r0, [sp, #4]
   31488:	b	3148c <ftello64@plt+0x1fbc4>
   3148c:	ldr	r0, [sp, #4]
   31490:	str	r0, [sp, #16]
   31494:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31498:	ldr	r1, [sp, #20]
   3149c:	bl	27ea0 <ftello64@plt+0x165d8>
   314a0:	cmp	r0, #0
   314a4:	bne	314bc <ftello64@plt+0x1fbf4>
   314a8:	ldr	r0, [fp, #-16]
   314ac:	ldr	r1, [sp, #20]
   314b0:	bl	27ea0 <ftello64@plt+0x165d8>
   314b4:	cmp	r0, #0
   314b8:	bne	314f0 <ftello64@plt+0x1fc28>
   314bc:	ldr	r0, [sp, #16]
   314c0:	cmp	r0, #0
   314c4:	ble	3153c <ftello64@plt+0x1fc74>
   314c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   314cc:	ldr	r1, [sp, #16]
   314d0:	bl	27ea0 <ftello64@plt+0x165d8>
   314d4:	cmp	r0, #0
   314d8:	bne	3153c <ftello64@plt+0x1fc74>
   314dc:	ldr	r0, [fp, #-16]
   314e0:	ldr	r1, [sp, #16]
   314e4:	bl	27ea0 <ftello64@plt+0x165d8>
   314e8:	cmp	r0, #0
   314ec:	beq	3153c <ftello64@plt+0x1fc74>
   314f0:	ldr	r1, [fp, #-20]	; 0xffffffec
   314f4:	ldr	r0, [fp, #-8]
   314f8:	ldr	r0, [r0, #28]
   314fc:	ldr	r2, [sp, #24]
   31500:	movw	r3, #12
   31504:	mul	r2, r2, r3
   31508:	add	r2, r0, r2
   3150c:	add	r0, sp, #28
   31510:	bl	30f18 <ftello64@plt+0x1f650>
   31514:	str	r0, [fp, #-28]	; 0xffffffe4
   31518:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3151c:	cmp	r0, #0
   31520:	beq	31538 <ftello64@plt+0x1fc70>
   31524:	ldr	r0, [sp, #36]	; 0x24
   31528:	bl	17178 <ftello64@plt+0x58b0>
   3152c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   31530:	str	r0, [fp, #-4]
   31534:	b	315e0 <ftello64@plt+0x1fd18>
   31538:	b	3153c <ftello64@plt+0x1fc74>
   3153c:	b	31540 <ftello64@plt+0x1fc78>
   31540:	b	31544 <ftello64@plt+0x1fc7c>
   31544:	ldr	r0, [fp, #-24]	; 0xffffffe8
   31548:	add	r0, r0, #1
   3154c:	str	r0, [fp, #-24]	; 0xffffffe8
   31550:	b	313b0 <ftello64@plt+0x1fae8>
   31554:	movw	r0, #0
   31558:	str	r0, [fp, #-24]	; 0xffffffe8
   3155c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   31560:	ldr	r1, [fp, #-32]	; 0xffffffe0
   31564:	ldr	r1, [r1, #4]
   31568:	cmp	r0, r1
   3156c:	bge	315d0 <ftello64@plt+0x1fd08>
   31570:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31574:	ldr	r0, [r0, #8]
   31578:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3157c:	add	r0, r0, r1, lsl #2
   31580:	ldr	r0, [r0]
   31584:	str	r0, [sp, #12]
   31588:	ldr	r1, [sp, #12]
   3158c:	add	r0, sp, #28
   31590:	bl	27ea0 <ftello64@plt+0x165d8>
   31594:	cmp	r0, #0
   31598:	bne	315bc <ftello64@plt+0x1fcf4>
   3159c:	ldr	r0, [fp, #-16]
   315a0:	ldr	r1, [sp, #12]
   315a4:	bl	27ea0 <ftello64@plt+0x165d8>
   315a8:	sub	r0, r0, #1
   315ac:	str	r0, [sp, #8]
   315b0:	ldr	r0, [fp, #-16]
   315b4:	ldr	r1, [sp, #8]
   315b8:	bl	2858c <ftello64@plt+0x16cc4>
   315bc:	b	315c0 <ftello64@plt+0x1fcf8>
   315c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   315c4:	add	r0, r0, #1
   315c8:	str	r0, [fp, #-24]	; 0xffffffe8
   315cc:	b	3155c <ftello64@plt+0x1fc94>
   315d0:	ldr	r0, [sp, #36]	; 0x24
   315d4:	bl	17178 <ftello64@plt+0x58b0>
   315d8:	movw	r0, #0
   315dc:	str	r0, [fp, #-4]
   315e0:	ldr	r0, [fp, #-4]
   315e4:	mov	sp, fp
   315e8:	pop	{fp, pc}
   315ec:	push	{r4, sl, fp, lr}
   315f0:	add	fp, sp, #8
   315f4:	sub	sp, sp, #72	; 0x48
   315f8:	ldr	ip, [fp, #12]
   315fc:	ldr	lr, [fp, #8]
   31600:	str	r0, [fp, #-16]
   31604:	str	r1, [fp, #-20]	; 0xffffffec
   31608:	str	r2, [fp, #-24]	; 0xffffffe8
   3160c:	str	r3, [fp, #-28]	; 0xffffffe4
   31610:	ldr	r0, [fp, #-16]
   31614:	ldr	r0, [r0, #84]	; 0x54
   31618:	str	r0, [fp, #-32]	; 0xffffffe0
   3161c:	ldr	r0, [fp, #-16]
   31620:	ldr	r1, [fp, #-28]	; 0xffffffe4
   31624:	str	lr, [sp, #16]
   31628:	str	ip, [sp, #12]
   3162c:	bl	2c328 <ftello64@plt+0x1aa60>
   31630:	str	r0, [sp, #32]
   31634:	ldr	r0, [fp, #-16]
   31638:	ldr	r1, [fp, #12]
   3163c:	bl	2c328 <ftello64@plt+0x1aa60>
   31640:	str	r0, [sp, #28]
   31644:	movw	r0, #0
   31648:	str	r0, [fp, #-36]	; 0xffffffdc
   3164c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   31650:	ldr	r1, [fp, #-20]	; 0xffffffec
   31654:	ldr	r1, [r1, #4]
   31658:	cmp	r0, r1
   3165c:	bge	31740 <ftello64@plt+0x1fe78>
   31660:	ldr	r0, [fp, #-16]
   31664:	ldr	r0, [r0, #116]	; 0x74
   31668:	ldr	r1, [fp, #-20]	; 0xffffffec
   3166c:	ldr	r1, [r1, #8]
   31670:	ldr	r2, [fp, #-36]	; 0xffffffdc
   31674:	ldr	r1, [r1, r2, lsl #2]
   31678:	add	r1, r1, r1, lsl #1
   3167c:	add	r0, r0, r1, lsl #3
   31680:	str	r0, [sp, #20]
   31684:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31688:	ldr	r0, [r0]
   3168c:	ldr	r1, [sp, #20]
   31690:	ldr	r1, [r1]
   31694:	ldr	r0, [r0, r1, lsl #3]
   31698:	str	r0, [sp, #24]
   3169c:	ldr	r0, [fp, #-16]
   316a0:	ldr	r1, [fp, #-20]	; 0xffffffec
   316a4:	ldr	r1, [r1, #8]
   316a8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   316ac:	ldr	r1, [r1, r2, lsl #2]
   316b0:	ldr	r2, [sp, #24]
   316b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   316b8:	ldr	ip, [fp, #-28]	; 0xffffffe4
   316bc:	ldr	lr, [sp, #32]
   316c0:	mov	r4, sp
   316c4:	str	lr, [r4, #4]
   316c8:	str	ip, [r4]
   316cc:	bl	3175c <ftello64@plt+0x1fe94>
   316d0:	str	r0, [sp, #36]	; 0x24
   316d4:	ldr	r0, [fp, #-16]
   316d8:	ldr	r1, [fp, #-20]	; 0xffffffec
   316dc:	ldr	r1, [r1, #8]
   316e0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   316e4:	add	r1, r1, r2, lsl #2
   316e8:	ldr	r1, [r1]
   316ec:	ldr	r2, [sp, #24]
   316f0:	ldr	r3, [fp, #8]
   316f4:	ldr	ip, [fp, #12]
   316f8:	ldr	lr, [sp, #28]
   316fc:	str	ip, [sp]
   31700:	str	lr, [sp, #4]
   31704:	bl	3175c <ftello64@plt+0x1fe94>
   31708:	str	r0, [sp, #40]	; 0x28
   3170c:	ldr	r0, [sp, #40]	; 0x28
   31710:	ldr	r1, [sp, #36]	; 0x24
   31714:	cmp	r0, r1
   31718:	bne	31720 <ftello64@plt+0x1fe58>
   3171c:	b	31730 <ftello64@plt+0x1fe68>
   31720:	movw	r0, #1
   31724:	and	r0, r0, #1
   31728:	strb	r0, [fp, #-9]
   3172c:	b	3174c <ftello64@plt+0x1fe84>
   31730:	ldr	r0, [fp, #-36]	; 0xffffffdc
   31734:	add	r0, r0, #1
   31738:	str	r0, [fp, #-36]	; 0xffffffdc
   3173c:	b	3164c <ftello64@plt+0x1fd84>
   31740:	movw	r0, #0
   31744:	and	r0, r0, #1
   31748:	strb	r0, [fp, #-9]
   3174c:	ldrb	r0, [fp, #-9]
   31750:	and	r0, r0, #1
   31754:	sub	sp, fp, #8
   31758:	pop	{r4, sl, fp, pc}
   3175c:	push	{fp, lr}
   31760:	mov	fp, sp
   31764:	sub	sp, sp, #40	; 0x28
   31768:	ldr	ip, [fp, #12]
   3176c:	ldr	lr, [fp, #8]
   31770:	str	r0, [fp, #-8]
   31774:	str	r1, [fp, #-12]
   31778:	str	r2, [fp, #-16]
   3177c:	str	r3, [sp, #20]
   31780:	ldr	r0, [fp, #-8]
   31784:	ldr	r0, [r0, #116]	; 0x74
   31788:	ldr	r1, [fp, #-12]
   3178c:	movw	r2, #24
   31790:	mul	r1, r1, r2
   31794:	add	r0, r0, r1
   31798:	str	r0, [sp, #16]
   3179c:	ldr	r0, [fp, #8]
   317a0:	ldr	r1, [sp, #16]
   317a4:	ldr	r1, [r1, #8]
   317a8:	cmp	r0, r1
   317ac:	str	lr, [sp, #8]
   317b0:	str	ip, [sp, #4]
   317b4:	bge	317c4 <ftello64@plt+0x1fefc>
   317b8:	mvn	r0, #0
   317bc:	str	r0, [fp, #-4]
   317c0:	b	31868 <ftello64@plt+0x1ffa0>
   317c4:	ldr	r0, [sp, #16]
   317c8:	ldr	r0, [r0, #12]
   317cc:	ldr	r1, [fp, #8]
   317d0:	cmp	r0, r1
   317d4:	bge	317e4 <ftello64@plt+0x1ff1c>
   317d8:	movw	r0, #1
   317dc:	str	r0, [fp, #-4]
   317e0:	b	31868 <ftello64@plt+0x1ffa0>
   317e4:	ldr	r0, [fp, #8]
   317e8:	ldr	r1, [sp, #16]
   317ec:	ldr	r1, [r1, #8]
   317f0:	cmp	r0, r1
   317f4:	movw	r0, #0
   317f8:	moveq	r0, #1
   317fc:	and	r0, r0, #1
   31800:	str	r0, [sp, #12]
   31804:	ldr	r0, [fp, #8]
   31808:	ldr	r1, [sp, #16]
   3180c:	ldr	r1, [r1, #12]
   31810:	cmp	r0, r1
   31814:	movw	r0, #0
   31818:	moveq	r0, #1
   3181c:	and	r0, r0, #1
   31820:	lsl	r0, r0, #1
   31824:	ldr	r1, [sp, #12]
   31828:	orr	r0, r1, r0
   3182c:	str	r0, [sp, #12]
   31830:	ldr	r0, [sp, #12]
   31834:	cmp	r0, #0
   31838:	bne	31848 <ftello64@plt+0x1ff80>
   3183c:	movw	r0, #0
   31840:	str	r0, [fp, #-4]
   31844:	b	31868 <ftello64@plt+0x1ffa0>
   31848:	ldr	r0, [fp, #-8]
   3184c:	ldr	r1, [sp, #12]
   31850:	ldr	r2, [fp, #-16]
   31854:	ldr	r3, [sp, #20]
   31858:	ldr	ip, [fp, #12]
   3185c:	str	ip, [sp]
   31860:	bl	31874 <ftello64@plt+0x1ffac>
   31864:	str	r0, [fp, #-4]
   31868:	ldr	r0, [fp, #-4]
   3186c:	mov	sp, fp
   31870:	pop	{fp, pc}
   31874:	push	{fp, lr}
   31878:	mov	fp, sp
   3187c:	sub	sp, sp, #64	; 0x40
   31880:	ldr	ip, [fp, #8]
   31884:	str	r0, [fp, #-8]
   31888:	str	r1, [fp, #-12]
   3188c:	str	r2, [fp, #-16]
   31890:	str	r3, [fp, #-20]	; 0xffffffec
   31894:	ldr	r0, [fp, #-8]
   31898:	ldr	r0, [r0, #84]	; 0x54
   3189c:	str	r0, [fp, #-24]	; 0xffffffe8
   318a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   318a4:	ldr	r0, [r0, #24]
   318a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   318ac:	movw	r2, #12
   318b0:	mul	r1, r1, r2
   318b4:	add	r0, r0, r1
   318b8:	str	r0, [fp, #-28]	; 0xffffffe4
   318bc:	movw	r0, #0
   318c0:	str	r0, [sp, #32]
   318c4:	str	ip, [sp, #12]
   318c8:	ldr	r0, [sp, #32]
   318cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   318d0:	ldr	r1, [r1, #4]
   318d4:	cmp	r0, r1
   318d8:	bge	31b50 <ftello64@plt+0x20288>
   318dc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   318e0:	ldr	r0, [r0, #8]
   318e4:	ldr	r1, [sp, #32]
   318e8:	ldr	r0, [r0, r1, lsl #2]
   318ec:	str	r0, [sp, #28]
   318f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   318f4:	ldr	r0, [r0]
   318f8:	ldr	r1, [sp, #28]
   318fc:	add	r0, r0, r1, lsl #3
   31900:	ldrb	r0, [r0, #4]
   31904:	mov	r1, r0
   31908:	cmp	r0, #4
   3190c:	str	r1, [sp, #8]
   31910:	beq	31938 <ftello64@plt+0x20070>
   31914:	b	31918 <ftello64@plt+0x20050>
   31918:	ldr	r0, [sp, #8]
   3191c:	cmp	r0, #8
   31920:	beq	31ab8 <ftello64@plt+0x201f0>
   31924:	b	31928 <ftello64@plt+0x20060>
   31928:	ldr	r0, [sp, #8]
   3192c:	cmp	r0, #9
   31930:	beq	31af8 <ftello64@plt+0x20230>
   31934:	b	31b38 <ftello64@plt+0x20270>
   31938:	ldr	r0, [fp, #8]
   3193c:	cmn	r0, #1
   31940:	beq	31ab4 <ftello64@plt+0x201ec>
   31944:	ldr	r0, [fp, #-8]
   31948:	ldr	r0, [r0, #116]	; 0x74
   3194c:	ldr	r1, [fp, #8]
   31950:	movw	r2, #24
   31954:	mul	r1, r1, r2
   31958:	add	r0, r0, r1
   3195c:	str	r0, [sp, #24]
   31960:	ldr	r0, [sp, #24]
   31964:	ldr	r0, [r0]
   31968:	ldr	r1, [sp, #28]
   3196c:	cmp	r0, r1
   31970:	beq	31978 <ftello64@plt+0x200b0>
   31974:	b	31a98 <ftello64@plt+0x201d0>
   31978:	ldr	r0, [fp, #-16]
   3197c:	cmp	r0, #32
   31980:	bge	319a8 <ftello64@plt+0x200e0>
   31984:	ldr	r0, [sp, #24]
   31988:	ldr	r0, [r0, #16]
   3198c:	ldr	r1, [fp, #-16]
   31990:	movw	r2, #1
   31994:	lsl	r1, r2, r1
   31998:	and	r0, r0, r1
   3199c:	cmp	r0, #0
   319a0:	bne	319a8 <ftello64@plt+0x200e0>
   319a4:	b	31a98 <ftello64@plt+0x201d0>
   319a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   319ac:	ldr	r0, [r0, #20]
   319b0:	ldr	r1, [sp, #28]
   319b4:	movw	r2, #12
   319b8:	mul	r1, r1, r2
   319bc:	add	r0, r0, r1
   319c0:	ldr	r0, [r0, #8]
   319c4:	ldr	r0, [r0]
   319c8:	str	r0, [sp, #20]
   319cc:	ldr	r0, [sp, #20]
   319d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   319d4:	cmp	r0, r1
   319d8:	bne	31a04 <ftello64@plt+0x2013c>
   319dc:	ldr	r0, [fp, #-12]
   319e0:	and	r0, r0, #1
   319e4:	cmp	r0, #0
   319e8:	beq	319f8 <ftello64@plt+0x20130>
   319ec:	mvn	r0, #0
   319f0:	str	r0, [fp, #-4]
   319f4:	b	31b74 <ftello64@plt+0x202ac>
   319f8:	movw	r0, #0
   319fc:	str	r0, [fp, #-4]
   31a00:	b	31b74 <ftello64@plt+0x202ac>
   31a04:	ldr	r0, [fp, #-8]
   31a08:	ldr	r1, [fp, #-12]
   31a0c:	ldr	r2, [fp, #-16]
   31a10:	ldr	r3, [sp, #20]
   31a14:	ldr	ip, [fp, #8]
   31a18:	str	ip, [sp]
   31a1c:	bl	31874 <ftello64@plt+0x1ffac>
   31a20:	str	r0, [sp, #16]
   31a24:	ldr	r0, [sp, #16]
   31a28:	cmn	r0, #1
   31a2c:	bne	31a3c <ftello64@plt+0x20174>
   31a30:	mvn	r0, #0
   31a34:	str	r0, [fp, #-4]
   31a38:	b	31b74 <ftello64@plt+0x202ac>
   31a3c:	ldr	r0, [sp, #16]
   31a40:	cmp	r0, #0
   31a44:	bne	31a64 <ftello64@plt+0x2019c>
   31a48:	ldr	r0, [fp, #-12]
   31a4c:	and	r0, r0, #2
   31a50:	cmp	r0, #0
   31a54:	beq	31a64 <ftello64@plt+0x2019c>
   31a58:	movw	r0, #0
   31a5c:	str	r0, [fp, #-4]
   31a60:	b	31b74 <ftello64@plt+0x202ac>
   31a64:	ldr	r0, [fp, #-16]
   31a68:	cmp	r0, #32
   31a6c:	bge	31a94 <ftello64@plt+0x201cc>
   31a70:	ldr	r0, [fp, #-16]
   31a74:	movw	r1, #1
   31a78:	lsl	r0, r1, r0
   31a7c:	mvn	r1, #0
   31a80:	eor	r0, r0, r1
   31a84:	ldr	r1, [sp, #24]
   31a88:	ldr	r2, [r1, #16]
   31a8c:	and	r0, r2, r0
   31a90:	str	r0, [r1, #16]
   31a94:	b	31a98 <ftello64@plt+0x201d0>
   31a98:	ldr	r0, [sp, #24]
   31a9c:	add	r1, r0, #24
   31aa0:	str	r1, [sp, #24]
   31aa4:	ldrsb	r0, [r0, #20]
   31aa8:	cmp	r0, #0
   31aac:	bne	31960 <ftello64@plt+0x20098>
   31ab0:	b	31ab4 <ftello64@plt+0x201ec>
   31ab4:	b	31b3c <ftello64@plt+0x20274>
   31ab8:	ldr	r0, [fp, #-12]
   31abc:	and	r0, r0, #1
   31ac0:	cmp	r0, #0
   31ac4:	beq	31af4 <ftello64@plt+0x2022c>
   31ac8:	ldr	r0, [fp, #-16]
   31acc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   31ad0:	ldr	r1, [r1]
   31ad4:	ldr	r2, [sp, #28]
   31ad8:	add	r1, r1, r2, lsl #3
   31adc:	ldr	r1, [r1]
   31ae0:	cmp	r0, r1
   31ae4:	bne	31af4 <ftello64@plt+0x2022c>
   31ae8:	mvn	r0, #0
   31aec:	str	r0, [fp, #-4]
   31af0:	b	31b74 <ftello64@plt+0x202ac>
   31af4:	b	31b3c <ftello64@plt+0x20274>
   31af8:	ldr	r0, [fp, #-12]
   31afc:	and	r0, r0, #2
   31b00:	cmp	r0, #0
   31b04:	beq	31b34 <ftello64@plt+0x2026c>
   31b08:	ldr	r0, [fp, #-16]
   31b0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   31b10:	ldr	r1, [r1]
   31b14:	ldr	r2, [sp, #28]
   31b18:	add	r1, r1, r2, lsl #3
   31b1c:	ldr	r1, [r1]
   31b20:	cmp	r0, r1
   31b24:	bne	31b34 <ftello64@plt+0x2026c>
   31b28:	movw	r0, #0
   31b2c:	str	r0, [fp, #-4]
   31b30:	b	31b74 <ftello64@plt+0x202ac>
   31b34:	b	31b3c <ftello64@plt+0x20274>
   31b38:	b	31b3c <ftello64@plt+0x20274>
   31b3c:	b	31b40 <ftello64@plt+0x20278>
   31b40:	ldr	r0, [sp, #32]
   31b44:	add	r0, r0, #1
   31b48:	str	r0, [sp, #32]
   31b4c:	b	318c8 <ftello64@plt+0x20000>
   31b50:	ldr	r0, [fp, #-12]
   31b54:	and	r0, r0, #2
   31b58:	cmp	r0, #0
   31b5c:	movw	r0, #0
   31b60:	movne	r0, #1
   31b64:	tst	r0, #1
   31b68:	movw	r0, #1
   31b6c:	moveq	r0, #0
   31b70:	str	r0, [fp, #-4]
   31b74:	ldr	r0, [fp, #-4]
   31b78:	mov	sp, fp
   31b7c:	pop	{fp, pc}
   31b80:	push	{fp, lr}
   31b84:	mov	fp, sp
   31b88:	sub	sp, sp, #32
   31b8c:	ldr	ip, [fp, #8]
   31b90:	str	r0, [fp, #-4]
   31b94:	str	r1, [fp, #-8]
   31b98:	str	r2, [fp, #-12]
   31b9c:	str	r3, [sp, #16]
   31ba0:	ldr	r0, [fp, #-4]
   31ba4:	ldr	r0, [r0, #84]	; 0x54
   31ba8:	str	r0, [sp, #12]
   31bac:	ldr	r0, [sp, #12]
   31bb0:	ldr	r1, [fp, #-12]
   31bb4:	ldr	r2, [fp, #-4]
   31bb8:	ldr	r3, [sp, #16]
   31bbc:	str	ip, [sp, #4]
   31bc0:	bl	2df2c <ftello64@plt+0x1c664>
   31bc4:	str	r0, [sp, #8]
   31bc8:	ldr	r0, [sp, #8]
   31bcc:	cmp	r0, #0
   31bd0:	ble	31c58 <ftello64@plt+0x20390>
   31bd4:	ldr	r0, [sp, #16]
   31bd8:	ldr	r1, [sp, #8]
   31bdc:	add	r0, r0, r1
   31be0:	ldr	r1, [fp, #8]
   31be4:	cmp	r0, r1
   31be8:	bgt	31c58 <ftello64@plt+0x20390>
   31bec:	ldr	r0, [fp, #-8]
   31bf0:	ldr	r0, [r0]
   31bf4:	ldr	r1, [sp, #16]
   31bf8:	ldr	r2, [sp, #8]
   31bfc:	add	r1, r1, r2
   31c00:	add	r0, r0, r1, lsl #2
   31c04:	ldr	r0, [r0]
   31c08:	movw	r1, #0
   31c0c:	cmp	r0, r1
   31c10:	beq	31c50 <ftello64@plt+0x20388>
   31c14:	ldr	r0, [fp, #-8]
   31c18:	ldr	r0, [r0]
   31c1c:	ldr	r1, [sp, #16]
   31c20:	ldr	r2, [sp, #8]
   31c24:	add	r1, r1, r2
   31c28:	ldr	r0, [r0, r1, lsl #2]
   31c2c:	add	r0, r0, #4
   31c30:	ldr	r1, [sp, #12]
   31c34:	ldr	r1, [r1, #12]
   31c38:	ldr	r2, [fp, #-12]
   31c3c:	add	r1, r1, r2, lsl #2
   31c40:	ldr	r1, [r1]
   31c44:	bl	27ea0 <ftello64@plt+0x165d8>
   31c48:	cmp	r0, #0
   31c4c:	bne	31c58 <ftello64@plt+0x20390>
   31c50:	movw	r0, #0
   31c54:	str	r0, [sp, #8]
   31c58:	ldr	r0, [sp, #8]
   31c5c:	mov	sp, fp
   31c60:	pop	{fp, pc}
   31c64:	sub	sp, sp, #4
   31c68:	str	r0, [sp]
   31c6c:	ldr	r0, [sp]
   31c70:	movw	r1, #0
   31c74:	str	r1, [r0]
   31c78:	ldr	r0, [sp]
   31c7c:	movw	r1, #16
   31c80:	str	r1, [r0, #4]
   31c84:	ldr	r0, [sp]
   31c88:	add	r0, r0, #12
   31c8c:	ldr	r1, [sp]
   31c90:	str	r0, [r1, #8]
   31c94:	add	sp, sp, #4
   31c98:	bx	lr
   31c9c:	push	{fp, lr}
   31ca0:	mov	fp, sp
   31ca4:	sub	sp, sp, #16
   31ca8:	str	r0, [sp, #8]
   31cac:	str	r1, [sp, #4]
   31cb0:	ldr	r0, [sp, #4]
   31cb4:	ldr	r1, [sp, #8]
   31cb8:	ldr	r1, [r1]
   31cbc:	cmp	r0, r1
   31cc0:	bls	31d10 <ftello64@plt+0x20448>
   31cc4:	ldr	r0, [sp, #8]
   31cc8:	ldr	r1, [sp, #4]
   31ccc:	ldr	r2, [sp, #8]
   31cd0:	add	r2, r2, #12
   31cd4:	movw	r3, #8
   31cd8:	bl	38d24 <ftello64@plt+0x2745c>
   31cdc:	and	r0, r0, #1
   31ce0:	strb	r0, [sp, #3]
   31ce4:	ldrb	r0, [sp, #3]
   31ce8:	mvn	r1, #0
   31cec:	eor	r0, r0, r1
   31cf0:	tst	r0, #1
   31cf4:	beq	31d00 <ftello64@plt+0x20438>
   31cf8:	ldr	r0, [sp, #8]
   31cfc:	bl	32718 <ftello64@plt+0x20e50>
   31d00:	ldrb	r0, [sp, #3]
   31d04:	and	r0, r0, #1
   31d08:	strb	r0, [fp, #-1]
   31d0c:	b	31d4c <ftello64@plt+0x20484>
   31d10:	ldr	r0, [sp, #8]
   31d14:	ldr	r0, [r0, #8]
   31d18:	ldr	r1, [sp, #4]
   31d1c:	add	r0, r0, r1, lsl #3
   31d20:	ldr	r1, [sp, #8]
   31d24:	ldr	r1, [r1]
   31d28:	ldr	r2, [sp, #4]
   31d2c:	sub	r1, r1, r2
   31d30:	bl	32774 <ftello64@plt+0x20eac>
   31d34:	ldr	r0, [sp, #4]
   31d38:	ldr	r1, [sp, #8]
   31d3c:	str	r0, [r1]
   31d40:	movw	r0, #1
   31d44:	and	r0, r0, #1
   31d48:	strb	r0, [fp, #-1]
   31d4c:	ldrb	r0, [fp, #-1]
   31d50:	and	r0, r0, #1
   31d54:	mov	sp, fp
   31d58:	pop	{fp, pc}
   31d5c:	push	{fp, lr}
   31d60:	mov	fp, sp
   31d64:	sub	sp, sp, #8
   31d68:	str	r0, [sp, #4]
   31d6c:	ldr	r0, [sp, #4]
   31d70:	ldr	r0, [r0, #8]
   31d74:	ldr	r1, [sp, #4]
   31d78:	ldr	r1, [r1]
   31d7c:	bl	32774 <ftello64@plt+0x20eac>
   31d80:	ldr	r0, [sp, #4]
   31d84:	bl	32788 <ftello64@plt+0x20ec0>
   31d88:	ldr	r0, [sp, #4]
   31d8c:	bl	31c64 <ftello64@plt+0x2039c>
   31d90:	mov	sp, fp
   31d94:	pop	{fp, pc}
   31d98:	push	{fp, lr}
   31d9c:	mov	fp, sp
   31da0:	sub	sp, sp, #8
   31da4:	str	r0, [sp, #4]
   31da8:	ldr	r0, [sp, #4]
   31dac:	movw	r1, #0
   31db0:	cmp	r0, r1
   31db4:	beq	31e30 <ftello64@plt+0x20568>
   31db8:	movw	r0, #0
   31dbc:	str	r0, [sp]
   31dc0:	ldr	r0, [sp]
   31dc4:	ldr	r1, [sp, #4]
   31dc8:	ldr	r1, [r1]
   31dcc:	cmp	r0, r1
   31dd0:	bge	31e24 <ftello64@plt+0x2055c>
   31dd4:	ldr	r0, [sp, #4]
   31dd8:	ldr	r0, [r0, #8]
   31ddc:	ldr	r1, [sp]
   31de0:	movw	r2, #24
   31de4:	mul	r1, r1, r2
   31de8:	add	r0, r0, r1
   31dec:	ldr	r0, [r0, #20]
   31df0:	bl	17178 <ftello64@plt+0x58b0>
   31df4:	ldr	r0, [sp, #4]
   31df8:	ldr	r0, [r0, #8]
   31dfc:	ldr	r1, [sp]
   31e00:	movw	r2, #24
   31e04:	mul	r1, r1, r2
   31e08:	add	r0, r0, r1
   31e0c:	ldr	r0, [r0, #8]
   31e10:	bl	17178 <ftello64@plt+0x58b0>
   31e14:	ldr	r0, [sp]
   31e18:	add	r0, r0, #1
   31e1c:	str	r0, [sp]
   31e20:	b	31dc0 <ftello64@plt+0x204f8>
   31e24:	ldr	r0, [sp, #4]
   31e28:	ldr	r0, [r0, #8]
   31e2c:	bl	17178 <ftello64@plt+0x58b0>
   31e30:	movw	r0, #0
   31e34:	mov	sp, fp
   31e38:	pop	{fp, pc}
   31e3c:	sub	sp, sp, #4
   31e40:	str	r0, [sp]
   31e44:	ldr	r0, [sp]
   31e48:	ldr	r0, [r0, #8]
   31e4c:	add	sp, sp, #4
   31e50:	bx	lr
   31e54:	push	{fp, lr}
   31e58:	mov	fp, sp
   31e5c:	sub	sp, sp, #40	; 0x28
   31e60:	ldr	ip, [fp, #12]
   31e64:	ldr	lr, [fp, #8]
   31e68:	str	r0, [fp, #-4]
   31e6c:	str	r1, [fp, #-8]
   31e70:	str	r2, [fp, #-12]
   31e74:	str	r3, [fp, #-16]
   31e78:	ldr	r0, [fp, #-4]
   31e7c:	ldr	r0, [r0]
   31e80:	ldr	r1, [fp, #-16]
   31e84:	add	r0, r0, r1, lsl #3
   31e88:	ldr	r0, [r0, #4]
   31e8c:	and	r0, r0, #255	; 0xff
   31e90:	str	r0, [sp, #20]
   31e94:	ldr	r0, [sp, #20]
   31e98:	cmp	r0, #8
   31e9c:	str	lr, [sp, #8]
   31ea0:	str	ip, [sp, #4]
   31ea4:	bne	31efc <ftello64@plt+0x20634>
   31ea8:	ldr	r0, [fp, #-4]
   31eac:	ldr	r0, [r0]
   31eb0:	ldr	r1, [fp, #-16]
   31eb4:	add	r0, r0, r1, lsl #3
   31eb8:	ldr	r0, [r0]
   31ebc:	add	r0, r0, #1
   31ec0:	str	r0, [sp, #16]
   31ec4:	ldr	r0, [sp, #16]
   31ec8:	ldr	r1, [fp, #12]
   31ecc:	cmp	r0, r1
   31ed0:	bge	31ef8 <ftello64@plt+0x20630>
   31ed4:	ldr	r0, [fp, #8]
   31ed8:	ldr	r1, [fp, #-8]
   31edc:	ldr	r2, [sp, #16]
   31ee0:	str	r0, [r1, r2, lsl #3]
   31ee4:	ldr	r0, [fp, #-8]
   31ee8:	ldr	r1, [sp, #16]
   31eec:	add	r0, r0, r1, lsl #3
   31ef0:	mvn	r1, #0
   31ef4:	str	r1, [r0, #4]
   31ef8:	b	31ff4 <ftello64@plt+0x2072c>
   31efc:	ldr	r0, [sp, #20]
   31f00:	cmp	r0, #9
   31f04:	bne	31ff0 <ftello64@plt+0x20728>
   31f08:	ldr	r0, [fp, #-4]
   31f0c:	ldr	r0, [r0]
   31f10:	ldr	r1, [fp, #-16]
   31f14:	add	r0, r0, r1, lsl #3
   31f18:	ldr	r0, [r0]
   31f1c:	add	r0, r0, #1
   31f20:	str	r0, [sp, #12]
   31f24:	ldr	r0, [sp, #12]
   31f28:	ldr	r1, [fp, #12]
   31f2c:	cmp	r0, r1
   31f30:	bge	31fec <ftello64@plt+0x20724>
   31f34:	ldr	r0, [fp, #-8]
   31f38:	ldr	r1, [sp, #12]
   31f3c:	add	r0, r0, r1, lsl #3
   31f40:	ldr	r0, [r0]
   31f44:	ldr	r1, [fp, #8]
   31f48:	cmp	r0, r1
   31f4c:	bge	31f7c <ftello64@plt+0x206b4>
   31f50:	ldr	r0, [fp, #8]
   31f54:	ldr	r1, [fp, #-8]
   31f58:	ldr	r2, [sp, #12]
   31f5c:	add	r1, r1, r2, lsl #3
   31f60:	str	r0, [r1, #4]
   31f64:	ldr	r0, [fp, #-12]
   31f68:	ldr	r1, [fp, #-8]
   31f6c:	ldr	r2, [fp, #12]
   31f70:	lsl	r2, r2, #3
   31f74:	bl	115b0 <memcpy@plt>
   31f78:	b	31fe8 <ftello64@plt+0x20720>
   31f7c:	ldr	r0, [fp, #-4]
   31f80:	ldr	r0, [r0]
   31f84:	ldr	r1, [fp, #-16]
   31f88:	add	r0, r0, r1, lsl #3
   31f8c:	ldr	r0, [r0, #4]
   31f90:	lsr	r0, r0, #19
   31f94:	and	r0, r0, #1
   31f98:	cmp	r0, #0
   31f9c:	beq	31fd0 <ftello64@plt+0x20708>
   31fa0:	ldr	r0, [fp, #-12]
   31fa4:	ldr	r1, [sp, #12]
   31fa8:	add	r0, r0, r1, lsl #3
   31fac:	ldr	r0, [r0]
   31fb0:	cmn	r0, #1
   31fb4:	beq	31fd0 <ftello64@plt+0x20708>
   31fb8:	ldr	r0, [fp, #-8]
   31fbc:	ldr	r1, [fp, #-12]
   31fc0:	ldr	r2, [fp, #12]
   31fc4:	lsl	r2, r2, #3
   31fc8:	bl	115b0 <memcpy@plt>
   31fcc:	b	31fe4 <ftello64@plt+0x2071c>
   31fd0:	ldr	r0, [fp, #8]
   31fd4:	ldr	r1, [fp, #-8]
   31fd8:	ldr	r2, [sp, #12]
   31fdc:	add	r1, r1, r2, lsl #3
   31fe0:	str	r0, [r1, #4]
   31fe4:	b	31fe8 <ftello64@plt+0x20720>
   31fe8:	b	31fec <ftello64@plt+0x20724>
   31fec:	b	31ff0 <ftello64@plt+0x20728>
   31ff0:	b	31ff4 <ftello64@plt+0x2072c>
   31ff4:	mov	sp, fp
   31ff8:	pop	{fp, pc}
   31ffc:	push	{fp, lr}
   32000:	mov	fp, sp
   32004:	sub	sp, sp, #40	; 0x28
   32008:	ldr	ip, [fp, #12]
   3200c:	ldr	lr, [fp, #8]
   32010:	str	r0, [fp, #-8]
   32014:	str	r1, [fp, #-12]
   32018:	str	r2, [fp, #-16]
   3201c:	str	r3, [sp, #20]
   32020:	ldr	r0, [fp, #-8]
   32024:	movw	r1, #0
   32028:	cmp	r0, r1
   3202c:	str	lr, [sp, #12]
   32030:	str	ip, [sp, #8]
   32034:	beq	32048 <ftello64@plt+0x20780>
   32038:	ldr	r0, [fp, #-8]
   3203c:	ldr	r0, [r0]
   32040:	cmp	r0, #0
   32044:	bne	32054 <ftello64@plt+0x2078c>
   32048:	mvn	r0, #0
   3204c:	str	r0, [fp, #-4]
   32050:	b	32190 <ftello64@plt+0x208c8>
   32054:	ldr	r0, [fp, #-8]
   32058:	ldr	r1, [r0]
   3205c:	sub	r1, r1, #1
   32060:	str	r1, [r0]
   32064:	str	r1, [sp, #16]
   32068:	ldr	r0, [fp, #-8]
   3206c:	ldr	r0, [r0, #8]
   32070:	ldr	r1, [sp, #16]
   32074:	add	r1, r1, r1, lsl #1
   32078:	ldr	r0, [r0, r1, lsl #3]
   3207c:	ldr	r1, [fp, #-12]
   32080:	str	r0, [r1]
   32084:	ldr	r0, [sp, #20]
   32088:	ldr	r1, [fp, #-8]
   3208c:	ldr	r1, [r1, #8]
   32090:	ldr	r2, [sp, #16]
   32094:	add	r2, r2, r2, lsl #1
   32098:	add	r1, r1, r2, lsl #3
   3209c:	ldr	r1, [r1, #8]
   320a0:	ldr	r2, [fp, #-16]
   320a4:	lsl	r2, r2, #3
   320a8:	bl	115b0 <memcpy@plt>
   320ac:	ldr	r1, [fp, #8]
   320b0:	ldr	r2, [fp, #-8]
   320b4:	ldr	r2, [r2, #8]
   320b8:	ldr	lr, [sp, #16]
   320bc:	add	lr, lr, lr, lsl #1
   320c0:	add	r2, r2, lr, lsl #3
   320c4:	ldr	r2, [r2, #8]
   320c8:	ldr	lr, [fp, #-16]
   320cc:	add	r2, r2, lr, lsl #3
   320d0:	lsl	lr, lr, #3
   320d4:	str	r0, [sp, #4]
   320d8:	mov	r0, r1
   320dc:	mov	r1, r2
   320e0:	mov	r2, lr
   320e4:	bl	115b0 <memcpy@plt>
   320e8:	ldr	r0, [fp, #12]
   320ec:	ldr	r0, [r0, #8]
   320f0:	bl	17178 <ftello64@plt+0x58b0>
   320f4:	ldr	r0, [fp, #-8]
   320f8:	ldr	r0, [r0, #8]
   320fc:	ldr	r1, [sp, #16]
   32100:	movw	r2, #24
   32104:	mul	r1, r1, r2
   32108:	add	r0, r0, r1
   3210c:	ldr	r0, [r0, #8]
   32110:	bl	17178 <ftello64@plt+0x58b0>
   32114:	ldr	r0, [fp, #12]
   32118:	ldr	r1, [fp, #-8]
   3211c:	ldr	r1, [r1, #8]
   32120:	ldr	r2, [sp, #16]
   32124:	movw	lr, #24
   32128:	mul	r2, r2, lr
   3212c:	add	r1, r1, r2
   32130:	ldr	r2, [r1, #12]
   32134:	str	r2, [r0]
   32138:	ldr	r2, [r1, #16]
   3213c:	str	r2, [r0, #4]
   32140:	ldr	r1, [r1, #20]
   32144:	str	r1, [r0, #8]
   32148:	ldr	r0, [fp, #-8]
   3214c:	ldr	r0, [r0, #8]
   32150:	ldr	r1, [sp, #16]
   32154:	mul	r1, r1, lr
   32158:	add	r0, r0, r1
   3215c:	ldr	r0, [r0, #4]
   32160:	movw	r1, #0
   32164:	cmp	r1, r0
   32168:	bgt	32170 <ftello64@plt+0x208a8>
   3216c:	b	32170 <ftello64@plt+0x208a8>
   32170:	ldr	r0, [fp, #-8]
   32174:	ldr	r0, [r0, #8]
   32178:	ldr	r1, [sp, #16]
   3217c:	movw	r2, #24
   32180:	mul	r1, r1, r2
   32184:	add	r0, r0, r1
   32188:	ldr	r0, [r0, #4]
   3218c:	str	r0, [fp, #-4]
   32190:	ldr	r0, [fp, #-4]
   32194:	mov	sp, fp
   32198:	pop	{fp, pc}
   3219c:	push	{r4, r5, fp, lr}
   321a0:	add	fp, sp, #8
   321a4:	sub	sp, sp, #112	; 0x70
   321a8:	ldr	ip, [fp, #20]
   321ac:	ldr	lr, [fp, #16]
   321b0:	ldr	r4, [fp, #12]
   321b4:	ldr	r5, [fp, #8]
   321b8:	str	r0, [fp, #-16]
   321bc:	str	r1, [fp, #-20]	; 0xffffffec
   321c0:	str	r2, [fp, #-24]	; 0xffffffe8
   321c4:	str	r3, [fp, #-28]	; 0xffffffe4
   321c8:	ldr	r0, [fp, #-16]
   321cc:	ldr	r0, [r0, #84]	; 0x54
   321d0:	str	r0, [fp, #-32]	; 0xffffffe0
   321d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   321d8:	ldr	r0, [r0]
   321dc:	ldr	r1, [fp, #12]
   321e0:	add	r0, r0, r1, lsl #3
   321e4:	ldr	r0, [r0, #4]
   321e8:	and	r0, r0, #255	; 0xff
   321ec:	and	r0, r0, #8
   321f0:	cmp	r0, #0
   321f4:	str	r5, [sp, #32]
   321f8:	str	ip, [sp, #28]
   321fc:	str	lr, [sp, #24]
   32200:	str	r4, [sp, #20]
   32204:	beq	32398 <ftello64@plt+0x20ad0>
   32208:	ldr	r0, [fp, #-16]
   3220c:	ldr	r0, [r0, #100]	; 0x64
   32210:	ldr	r1, [fp, #8]
   32214:	ldr	r1, [r1]
   32218:	add	r0, r0, r1, lsl #2
   3221c:	ldr	r0, [r0]
   32220:	add	r0, r0, #4
   32224:	str	r0, [fp, #-36]	; 0xffffffdc
   32228:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3222c:	ldr	r0, [r0, #20]
   32230:	ldr	r1, [fp, #12]
   32234:	movw	r2, #12
   32238:	mul	r1, r1, r2
   3223c:	add	r0, r0, r1
   32240:	str	r0, [fp, #-40]	; 0xffffffd8
   32244:	ldr	r0, [fp, #16]
   32248:	ldr	r1, [fp, #12]
   3224c:	bl	27ea0 <ftello64@plt+0x165d8>
   32250:	cmp	r0, #0
   32254:	bne	32290 <ftello64@plt+0x209c8>
   32258:	ldr	r0, [fp, #16]
   3225c:	ldr	r1, [fp, #12]
   32260:	bl	279e4 <ftello64@plt+0x1611c>
   32264:	and	r0, r0, #1
   32268:	strb	r0, [fp, #-41]	; 0xffffffd7
   3226c:	ldrb	r0, [fp, #-41]	; 0xffffffd7
   32270:	mvn	r1, #0
   32274:	eor	r0, r0, r1
   32278:	tst	r0, #1
   3227c:	beq	3228c <ftello64@plt+0x209c4>
   32280:	mvn	r0, #1
   32284:	str	r0, [fp, #-12]
   32288:	b	3270c <ftello64@plt+0x20e44>
   3228c:	b	32290 <ftello64@plt+0x209c8>
   32290:	mvn	r0, #0
   32294:	str	r0, [fp, #-48]	; 0xffffffd0
   32298:	movw	r0, #0
   3229c:	str	r0, [fp, #-52]	; 0xffffffcc
   322a0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   322a4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   322a8:	ldr	r1, [r1, #4]
   322ac:	cmp	r0, r1
   322b0:	bge	3238c <ftello64@plt+0x20ac4>
   322b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   322b8:	ldr	r0, [r0, #8]
   322bc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   322c0:	add	r0, r0, r1, lsl #2
   322c4:	ldr	r0, [r0]
   322c8:	str	r0, [fp, #-56]	; 0xffffffc8
   322cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   322d0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   322d4:	bl	27ea0 <ftello64@plt+0x165d8>
   322d8:	cmp	r0, #0
   322dc:	bne	322e4 <ftello64@plt+0x20a1c>
   322e0:	b	3237c <ftello64@plt+0x20ab4>
   322e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   322e8:	cmn	r0, #1
   322ec:	bne	322fc <ftello64@plt+0x20a34>
   322f0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   322f4:	str	r0, [fp, #-48]	; 0xffffffd0
   322f8:	b	32378 <ftello64@plt+0x20ab0>
   322fc:	ldr	r0, [fp, #16]
   32300:	ldr	r1, [fp, #-48]	; 0xffffffd0
   32304:	bl	27ea0 <ftello64@plt+0x165d8>
   32308:	cmp	r0, #0
   3230c:	beq	3231c <ftello64@plt+0x20a54>
   32310:	ldr	r0, [fp, #-56]	; 0xffffffc8
   32314:	str	r0, [fp, #-12]
   32318:	b	3270c <ftello64@plt+0x20e44>
   3231c:	ldr	r0, [fp, #20]
   32320:	movw	r1, #0
   32324:	cmp	r0, r1
   32328:	beq	32370 <ftello64@plt+0x20aa8>
   3232c:	ldr	r0, [fp, #20]
   32330:	ldr	r1, [fp, #8]
   32334:	ldr	r1, [r1]
   32338:	ldr	r2, [fp, #-56]	; 0xffffffc8
   3233c:	ldr	r3, [fp, #-20]	; 0xffffffec
   32340:	ldr	ip, [fp, #-24]	; 0xffffffe8
   32344:	ldr	lr, [fp, #-28]	; 0xffffffe4
   32348:	ldr	r4, [fp, #16]
   3234c:	str	ip, [sp]
   32350:	str	lr, [sp, #4]
   32354:	str	r4, [sp, #8]
   32358:	bl	327cc <ftello64@plt+0x20f04>
   3235c:	cmp	r0, #0
   32360:	beq	32370 <ftello64@plt+0x20aa8>
   32364:	mvn	r0, #1
   32368:	str	r0, [fp, #-12]
   3236c:	b	3270c <ftello64@plt+0x20e44>
   32370:	b	32374 <ftello64@plt+0x20aac>
   32374:	b	3238c <ftello64@plt+0x20ac4>
   32378:	b	3237c <ftello64@plt+0x20ab4>
   3237c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   32380:	add	r0, r0, #1
   32384:	str	r0, [fp, #-52]	; 0xffffffcc
   32388:	b	322a0 <ftello64@plt+0x209d8>
   3238c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   32390:	str	r0, [fp, #-12]
   32394:	b	3270c <ftello64@plt+0x20e44>
   32398:	mov	r0, #0
   3239c:	str	r0, [sp, #60]	; 0x3c
   323a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   323a4:	ldr	r0, [r0]
   323a8:	ldr	r1, [fp, #12]
   323ac:	add	r0, r0, r1, lsl #3
   323b0:	ldrb	r0, [r0, #4]
   323b4:	str	r0, [sp, #56]	; 0x38
   323b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   323bc:	ldr	r0, [r0]
   323c0:	ldr	r1, [fp, #12]
   323c4:	add	r0, r0, r1, lsl #3
   323c8:	ldr	r0, [r0, #4]
   323cc:	lsr	r0, r0, #20
   323d0:	and	r0, r0, #1
   323d4:	cmp	r0, #0
   323d8:	beq	323fc <ftello64@plt+0x20b34>
   323dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   323e0:	ldr	r1, [fp, #12]
   323e4:	ldr	r2, [fp, #-16]
   323e8:	ldr	r3, [fp, #8]
   323ec:	ldr	r3, [r3]
   323f0:	bl	2df2c <ftello64@plt+0x1c664>
   323f4:	str	r0, [sp, #60]	; 0x3c
   323f8:	b	325d8 <ftello64@plt+0x20d10>
   323fc:	ldr	r0, [sp, #56]	; 0x38
   32400:	cmp	r0, #4
   32404:	bne	325d4 <ftello64@plt+0x20d0c>
   32408:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3240c:	ldr	r0, [r0]
   32410:	ldr	r1, [fp, #12]
   32414:	add	r0, r0, r1, lsl #3
   32418:	ldr	r0, [r0]
   3241c:	add	r0, r0, #1
   32420:	str	r0, [sp, #52]	; 0x34
   32424:	ldr	r0, [sp, #52]	; 0x34
   32428:	ldr	r1, [fp, #-20]	; 0xffffffec
   3242c:	cmp	r0, r1
   32430:	bge	32450 <ftello64@plt+0x20b88>
   32434:	ldr	r0, [fp, #-24]	; 0xffffffe8
   32438:	ldr	r1, [sp, #52]	; 0x34
   3243c:	add	r0, r0, r1, lsl #3
   32440:	ldr	r1, [r0, #4]
   32444:	ldr	r0, [r0]
   32448:	sub	r0, r1, r0
   3244c:	str	r0, [sp, #60]	; 0x3c
   32450:	ldr	r0, [fp, #20]
   32454:	movw	r1, #0
   32458:	cmp	r0, r1
   3245c:	beq	32534 <ftello64@plt+0x20c6c>
   32460:	ldr	r0, [sp, #52]	; 0x34
   32464:	ldr	r1, [fp, #-20]	; 0xffffffec
   32468:	cmp	r0, r1
   3246c:	bge	324a0 <ftello64@plt+0x20bd8>
   32470:	ldr	r0, [fp, #-24]	; 0xffffffe8
   32474:	ldr	r1, [sp, #52]	; 0x34
   32478:	add	r0, r0, r1, lsl #3
   3247c:	ldr	r0, [r0]
   32480:	cmn	r0, #1
   32484:	beq	324a0 <ftello64@plt+0x20bd8>
   32488:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3248c:	ldr	r1, [sp, #52]	; 0x34
   32490:	add	r0, r0, r1, lsl #3
   32494:	ldr	r0, [r0, #4]
   32498:	cmn	r0, #1
   3249c:	bne	324ac <ftello64@plt+0x20be4>
   324a0:	mvn	r0, #0
   324a4:	str	r0, [fp, #-12]
   324a8:	b	3270c <ftello64@plt+0x20e44>
   324ac:	ldr	r0, [sp, #60]	; 0x3c
   324b0:	cmp	r0, #0
   324b4:	beq	3252c <ftello64@plt+0x20c64>
   324b8:	ldr	r0, [fp, #-16]
   324bc:	ldr	r0, [r0, #4]
   324c0:	str	r0, [sp, #48]	; 0x30
   324c4:	ldr	r0, [fp, #-16]
   324c8:	ldr	r0, [r0, #28]
   324cc:	ldr	r1, [fp, #8]
   324d0:	ldr	r1, [r1]
   324d4:	sub	r0, r0, r1
   324d8:	ldr	r1, [sp, #60]	; 0x3c
   324dc:	cmp	r0, r1
   324e0:	blt	3251c <ftello64@plt+0x20c54>
   324e4:	ldr	r0, [sp, #48]	; 0x30
   324e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   324ec:	ldr	r2, [sp, #52]	; 0x34
   324f0:	add	r1, r1, r2, lsl #3
   324f4:	ldr	r1, [r1]
   324f8:	add	r0, r0, r1
   324fc:	ldr	r1, [sp, #48]	; 0x30
   32500:	ldr	r2, [fp, #8]
   32504:	ldr	r2, [r2]
   32508:	add	r1, r1, r2
   3250c:	ldr	r2, [sp, #60]	; 0x3c
   32510:	bl	115ec <memcmp@plt>
   32514:	cmp	r0, #0
   32518:	beq	32528 <ftello64@plt+0x20c60>
   3251c:	mvn	r0, #0
   32520:	str	r0, [fp, #-12]
   32524:	b	3270c <ftello64@plt+0x20e44>
   32528:	b	3252c <ftello64@plt+0x20c64>
   3252c:	b	32530 <ftello64@plt+0x20c68>
   32530:	b	32534 <ftello64@plt+0x20c6c>
   32534:	ldr	r0, [sp, #60]	; 0x3c
   32538:	cmp	r0, #0
   3253c:	bne	325d0 <ftello64@plt+0x20d08>
   32540:	ldr	r0, [fp, #16]
   32544:	ldr	r1, [fp, #12]
   32548:	bl	279e4 <ftello64@plt+0x1611c>
   3254c:	and	r0, r0, #1
   32550:	strb	r0, [sp, #43]	; 0x2b
   32554:	ldrb	r0, [sp, #43]	; 0x2b
   32558:	mvn	r1, #0
   3255c:	eor	r0, r0, r1
   32560:	tst	r0, #1
   32564:	beq	32574 <ftello64@plt+0x20cac>
   32568:	mvn	r0, #1
   3256c:	str	r0, [fp, #-12]
   32570:	b	3270c <ftello64@plt+0x20e44>
   32574:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32578:	ldr	r0, [r0, #20]
   3257c:	ldr	r1, [fp, #12]
   32580:	add	r1, r1, r1, lsl #1
   32584:	add	r0, r0, r1, lsl #2
   32588:	ldr	r0, [r0, #8]
   3258c:	ldr	r0, [r0]
   32590:	str	r0, [sp, #44]	; 0x2c
   32594:	ldr	r0, [fp, #-16]
   32598:	ldr	r0, [r0, #100]	; 0x64
   3259c:	ldr	r1, [fp, #8]
   325a0:	ldr	r1, [r1]
   325a4:	add	r0, r0, r1, lsl #2
   325a8:	ldr	r0, [r0]
   325ac:	add	r0, r0, #4
   325b0:	ldr	r1, [sp, #44]	; 0x2c
   325b4:	bl	27ea0 <ftello64@plt+0x165d8>
   325b8:	cmp	r0, #0
   325bc:	beq	325cc <ftello64@plt+0x20d04>
   325c0:	ldr	r0, [sp, #44]	; 0x2c
   325c4:	str	r0, [fp, #-12]
   325c8:	b	3270c <ftello64@plt+0x20e44>
   325cc:	b	325d0 <ftello64@plt+0x20d08>
   325d0:	b	325d4 <ftello64@plt+0x20d0c>
   325d4:	b	325d8 <ftello64@plt+0x20d10>
   325d8:	ldr	r0, [sp, #60]	; 0x3c
   325dc:	cmp	r0, #0
   325e0:	bne	3260c <ftello64@plt+0x20d44>
   325e4:	ldr	r0, [fp, #-16]
   325e8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   325ec:	ldr	r1, [r1]
   325f0:	ldr	r2, [fp, #12]
   325f4:	add	r1, r1, r2, lsl #3
   325f8:	ldr	r2, [fp, #8]
   325fc:	ldr	r2, [r2]
   32600:	bl	2e514 <ftello64@plt+0x1cc4c>
   32604:	tst	r0, #1
   32608:	beq	32700 <ftello64@plt+0x20e38>
   3260c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32610:	ldr	r0, [r0, #12]
   32614:	ldr	r1, [fp, #12]
   32618:	add	r0, r0, r1, lsl #2
   3261c:	ldr	r0, [r0]
   32620:	str	r0, [sp, #36]	; 0x24
   32624:	ldr	r0, [sp, #60]	; 0x3c
   32628:	cmp	r0, #0
   3262c:	bne	32644 <ftello64@plt+0x20d7c>
   32630:	ldr	r0, [fp, #8]
   32634:	ldr	r0, [r0]
   32638:	add	r0, r0, #1
   3263c:	str	r0, [sp, #16]
   32640:	b	32658 <ftello64@plt+0x20d90>
   32644:	ldr	r0, [fp, #8]
   32648:	ldr	r0, [r0]
   3264c:	ldr	r1, [sp, #60]	; 0x3c
   32650:	add	r0, r0, r1
   32654:	str	r0, [sp, #16]
   32658:	ldr	r0, [sp, #16]
   3265c:	ldr	r1, [fp, #8]
   32660:	str	r0, [r1]
   32664:	ldr	r0, [fp, #20]
   32668:	movw	r1, #0
   3266c:	cmp	r0, r1
   32670:	beq	326e8 <ftello64@plt+0x20e20>
   32674:	ldr	r0, [fp, #8]
   32678:	ldr	r0, [r0]
   3267c:	ldr	r1, [fp, #-16]
   32680:	ldr	r1, [r1, #92]	; 0x5c
   32684:	cmp	r0, r1
   32688:	bgt	326dc <ftello64@plt+0x20e14>
   3268c:	ldr	r0, [fp, #-16]
   32690:	ldr	r0, [r0, #100]	; 0x64
   32694:	ldr	r1, [fp, #8]
   32698:	ldr	r1, [r1]
   3269c:	add	r0, r0, r1, lsl #2
   326a0:	ldr	r0, [r0]
   326a4:	movw	r1, #0
   326a8:	cmp	r0, r1
   326ac:	beq	326dc <ftello64@plt+0x20e14>
   326b0:	ldr	r0, [fp, #-16]
   326b4:	ldr	r0, [r0, #100]	; 0x64
   326b8:	ldr	r1, [fp, #8]
   326bc:	ldr	r1, [r1]
   326c0:	add	r0, r0, r1, lsl #2
   326c4:	ldr	r0, [r0]
   326c8:	add	r0, r0, #4
   326cc:	ldr	r1, [sp, #36]	; 0x24
   326d0:	bl	27ea0 <ftello64@plt+0x165d8>
   326d4:	cmp	r0, #0
   326d8:	bne	326e8 <ftello64@plt+0x20e20>
   326dc:	mvn	r0, #0
   326e0:	str	r0, [fp, #-12]
   326e4:	b	3270c <ftello64@plt+0x20e44>
   326e8:	ldr	r0, [fp, #16]
   326ec:	movw	r1, #0
   326f0:	str	r1, [r0, #4]
   326f4:	ldr	r0, [sp, #36]	; 0x24
   326f8:	str	r0, [fp, #-12]
   326fc:	b	3270c <ftello64@plt+0x20e44>
   32700:	b	32704 <ftello64@plt+0x20e3c>
   32704:	mvn	r0, #0
   32708:	str	r0, [fp, #-12]
   3270c:	ldr	r0, [fp, #-12]
   32710:	sub	sp, fp, #8
   32714:	pop	{r4, r5, fp, pc}
   32718:	push	{fp, lr}
   3271c:	mov	fp, sp
   32720:	sub	sp, sp, #8
   32724:	str	r0, [sp, #4]
   32728:	ldr	r0, [sp, #4]
   3272c:	ldr	r0, [r0, #8]
   32730:	ldr	r1, [sp, #4]
   32734:	ldr	r1, [r1]
   32738:	bl	32774 <ftello64@plt+0x20eac>
   3273c:	ldr	r0, [sp, #4]
   32740:	bl	32788 <ftello64@plt+0x20ec0>
   32744:	ldr	r0, [sp, #4]
   32748:	add	r0, r0, #12
   3274c:	ldr	r1, [sp, #4]
   32750:	str	r0, [r1, #8]
   32754:	ldr	r0, [sp, #4]
   32758:	movw	r1, #0
   3275c:	str	r1, [r0]
   32760:	bl	327c4 <ftello64@plt+0x20efc>
   32764:	ldr	r1, [sp, #4]
   32768:	str	r0, [r1, #4]
   3276c:	mov	sp, fp
   32770:	pop	{fp, pc}
   32774:	sub	sp, sp, #8
   32778:	str	r0, [sp, #4]
   3277c:	str	r1, [sp]
   32780:	add	sp, sp, #8
   32784:	bx	lr
   32788:	push	{fp, lr}
   3278c:	mov	fp, sp
   32790:	sub	sp, sp, #8
   32794:	str	r0, [sp, #4]
   32798:	ldr	r0, [sp, #4]
   3279c:	ldr	r0, [r0, #8]
   327a0:	ldr	r1, [sp, #4]
   327a4:	add	r1, r1, #12
   327a8:	cmp	r0, r1
   327ac:	beq	327bc <ftello64@plt+0x20ef4>
   327b0:	ldr	r0, [sp, #4]
   327b4:	ldr	r0, [r0, #8]
   327b8:	bl	17178 <ftello64@plt+0x58b0>
   327bc:	mov	sp, fp
   327c0:	pop	{fp, pc}
   327c4:	mvn	r0, #0
   327c8:	bx	lr
   327cc:	push	{r4, sl, fp, lr}
   327d0:	add	fp, sp, #8
   327d4:	sub	sp, sp, #56	; 0x38
   327d8:	ldr	ip, [fp, #16]
   327dc:	ldr	lr, [fp, #12]
   327e0:	ldr	r4, [fp, #8]
   327e4:	str	r0, [fp, #-16]
   327e8:	str	r1, [fp, #-20]	; 0xffffffec
   327ec:	str	r2, [fp, #-24]	; 0xffffffe8
   327f0:	str	r3, [fp, #-28]	; 0xffffffe4
   327f4:	ldr	r0, [fp, #-16]
   327f8:	ldr	r1, [r0]
   327fc:	add	r2, r1, #1
   32800:	str	r2, [r0]
   32804:	str	r1, [sp, #28]
   32808:	ldr	r0, [fp, #-16]
   3280c:	ldr	r0, [r0]
   32810:	ldr	r1, [fp, #-16]
   32814:	ldr	r1, [r1, #4]
   32818:	cmp	r0, r1
   3281c:	str	r4, [sp, #20]
   32820:	str	lr, [sp, #16]
   32824:	str	ip, [sp, #12]
   32828:	bne	32884 <ftello64@plt+0x20fbc>
   3282c:	ldr	r0, [fp, #-16]
   32830:	ldr	r1, [r0, #4]
   32834:	ldr	r0, [r0, #8]
   32838:	lsl	r1, r1, #1
   3283c:	movw	r2, #24
   32840:	mul	r1, r1, r2
   32844:	bl	38af8 <ftello64@plt+0x27230>
   32848:	str	r0, [sp, #24]
   3284c:	ldr	r0, [sp, #24]
   32850:	movw	r1, #0
   32854:	cmp	r0, r1
   32858:	bne	32868 <ftello64@plt+0x20fa0>
   3285c:	movw	r0, #12
   32860:	str	r0, [fp, #-12]
   32864:	b	329a8 <ftello64@plt+0x210e0>
   32868:	ldr	r0, [fp, #-16]
   3286c:	ldr	r1, [r0, #4]
   32870:	lsl	r1, r1, #1
   32874:	str	r1, [r0, #4]
   32878:	ldr	r0, [sp, #24]
   3287c:	ldr	r1, [fp, #-16]
   32880:	str	r0, [r1, #8]
   32884:	ldr	r0, [fp, #-20]	; 0xffffffec
   32888:	ldr	r1, [fp, #-16]
   3288c:	ldr	r1, [r1, #8]
   32890:	ldr	r2, [sp, #28]
   32894:	add	r2, r2, r2, lsl #1
   32898:	str	r0, [r1, r2, lsl #3]
   3289c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   328a0:	ldr	r1, [fp, #-16]
   328a4:	ldr	r1, [r1, #8]
   328a8:	ldr	r2, [sp, #28]
   328ac:	add	r2, r2, r2, lsl #1
   328b0:	add	r1, r1, r2, lsl #3
   328b4:	str	r0, [r1, #4]
   328b8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   328bc:	lsl	r1, r0, #1
   328c0:	lsl	r0, r0, #4
   328c4:	str	r1, [sp, #8]
   328c8:	bl	38a88 <ftello64@plt+0x271c0>
   328cc:	ldr	r1, [fp, #-16]
   328d0:	ldr	r1, [r1, #8]
   328d4:	ldr	r2, [sp, #28]
   328d8:	movw	lr, #24
   328dc:	mul	r2, r2, lr
   328e0:	add	r1, r1, r2
   328e4:	str	r0, [r1, #8]
   328e8:	ldr	r0, [fp, #-16]
   328ec:	ldr	r0, [r0, #8]
   328f0:	ldr	r1, [sp, #28]
   328f4:	mul	r1, r1, lr
   328f8:	add	r0, r0, r1
   328fc:	ldr	r0, [r0, #8]
   32900:	movw	r1, #0
   32904:	cmp	r0, r1
   32908:	bne	32918 <ftello64@plt+0x21050>
   3290c:	movw	r0, #12
   32910:	str	r0, [fp, #-12]
   32914:	b	329a8 <ftello64@plt+0x210e0>
   32918:	ldr	r0, [fp, #-16]
   3291c:	ldr	r0, [r0, #8]
   32920:	ldr	r1, [sp, #28]
   32924:	add	r1, r1, r1, lsl #1
   32928:	add	r0, r0, r1, lsl #3
   3292c:	ldr	r0, [r0, #8]
   32930:	ldr	r1, [fp, #8]
   32934:	ldr	r2, [fp, #-28]	; 0xffffffe4
   32938:	lsl	r2, r2, #3
   3293c:	bl	115b0 <memcpy@plt>
   32940:	ldr	r1, [fp, #-16]
   32944:	ldr	r1, [r1, #8]
   32948:	ldr	r2, [sp, #28]
   3294c:	add	r2, r2, r2, lsl #1
   32950:	add	r1, r1, r2, lsl #3
   32954:	ldr	r1, [r1, #8]
   32958:	ldr	r2, [fp, #-28]	; 0xffffffe4
   3295c:	add	r1, r1, r2, lsl #3
   32960:	lsl	r2, r2, #3
   32964:	ldr	lr, [fp, #12]
   32968:	str	r0, [sp, #4]
   3296c:	mov	r0, r1
   32970:	mov	r1, lr
   32974:	bl	115b0 <memcpy@plt>
   32978:	ldr	r0, [fp, #-16]
   3297c:	ldr	r0, [r0, #8]
   32980:	ldr	r1, [sp, #28]
   32984:	movw	r2, #24
   32988:	mul	r1, r1, r2
   3298c:	add	r0, r0, r1
   32990:	add	r0, r0, #12
   32994:	ldr	r1, [fp, #16]
   32998:	bl	27dcc <ftello64@plt+0x16504>
   3299c:	str	r0, [sp, #32]
   329a0:	ldr	r0, [sp, #32]
   329a4:	str	r0, [fp, #-12]
   329a8:	ldr	r0, [fp, #-12]
   329ac:	sub	sp, fp, #8
   329b0:	pop	{r4, sl, fp, pc}
   329b4:	push	{fp, lr}
   329b8:	mov	fp, sp
   329bc:	sub	sp, sp, #152	; 0x98
   329c0:	str	r0, [fp, #-4]
   329c4:	str	r1, [fp, #-8]
   329c8:	ldr	r0, [fp, #-4]
   329cc:	bl	11604 <strdup@plt>
   329d0:	str	r0, [fp, #-12]
   329d4:	ldr	r0, [fp, #-12]
   329d8:	movw	r1, #0
   329dc:	cmp	r0, r1
   329e0:	bne	329e8 <ftello64@plt+0x21120>
   329e4:	bl	36548 <ftello64@plt+0x24c80>
   329e8:	bl	11664 <__ctype_get_mb_cur_max@plt>
   329ec:	cmp	r0, #1
   329f0:	bls	32cec <ftello64@plt+0x21424>
   329f4:	ldr	r0, [fp, #-8]
   329f8:	cmp	r0, #0
   329fc:	beq	32b0c <ftello64@plt+0x21244>
   32a00:	ldr	r0, [fp, #-12]
   32a04:	str	r0, [fp, #-52]	; 0xffffffcc
   32a08:	ldr	r0, [fp, #-52]	; 0xffffffcc
   32a0c:	ldr	r1, [fp, #-12]
   32a10:	str	r0, [sp, #64]	; 0x40
   32a14:	mov	r0, r1
   32a18:	bl	1173c <strlen@plt>
   32a1c:	ldr	r1, [sp, #64]	; 0x40
   32a20:	add	r0, r1, r0
   32a24:	str	r0, [fp, #-72]	; 0xffffffb8
   32a28:	movw	r0, #0
   32a2c:	strb	r0, [fp, #-68]	; 0xffffffbc
   32a30:	sub	r1, fp, #72	; 0x48
   32a34:	add	r1, r1, #8
   32a38:	str	r0, [sp, #60]	; 0x3c
   32a3c:	mov	r0, r1
   32a40:	ldr	r1, [sp, #60]	; 0x3c
   32a44:	and	r1, r1, #255	; 0xff
   32a48:	movw	r2, #8
   32a4c:	bl	11790 <memset@plt>
   32a50:	ldr	r0, [sp, #60]	; 0x3c
   32a54:	strb	r0, [fp, #-56]	; 0xffffffc8
   32a58:	ldr	r0, [fp, #-52]	; 0xffffffcc
   32a5c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   32a60:	cmp	r0, r1
   32a64:	movw	r0, #0
   32a68:	str	r0, [sp, #56]	; 0x38
   32a6c:	bcs	32ab4 <ftello64@plt+0x211ec>
   32a70:	sub	r0, fp, #72	; 0x48
   32a74:	bl	3a684 <ftello64@plt+0x28dbc>
   32a78:	movw	r0, #0
   32a7c:	str	r0, [sp, #52]	; 0x34
   32a80:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   32a84:	tst	r0, #1
   32a88:	movw	r0, #0
   32a8c:	str	r0, [sp, #48]	; 0x30
   32a90:	beq	32aac <ftello64@plt+0x211e4>
   32a94:	ldr	r0, [fp, #-40]	; 0xffffffd8
   32a98:	bl	11724 <iswspace@plt>
   32a9c:	cmp	r0, #0
   32aa0:	movw	r0, #0
   32aa4:	movne	r0, #1
   32aa8:	str	r0, [sp, #48]	; 0x30
   32aac:	ldr	r0, [sp, #48]	; 0x30
   32ab0:	str	r0, [sp, #56]	; 0x38
   32ab4:	ldr	r0, [sp, #56]	; 0x38
   32ab8:	tst	r0, #1
   32abc:	beq	32ae0 <ftello64@plt+0x21218>
   32ac0:	b	32ac4 <ftello64@plt+0x211fc>
   32ac4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   32ac8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   32acc:	add	r0, r1, r0
   32ad0:	str	r0, [fp, #-52]	; 0xffffffcc
   32ad4:	movw	r0, #0
   32ad8:	strb	r0, [fp, #-56]	; 0xffffffc8
   32adc:	b	32a58 <ftello64@plt+0x21190>
   32ae0:	ldr	r0, [fp, #-12]
   32ae4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   32ae8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   32aec:	str	r0, [sp, #44]	; 0x2c
   32af0:	mov	r0, r2
   32af4:	str	r1, [sp, #40]	; 0x28
   32af8:	bl	1173c <strlen@plt>
   32afc:	add	r2, r0, #1
   32b00:	ldr	r0, [sp, #44]	; 0x2c
   32b04:	ldr	r1, [sp, #40]	; 0x28
   32b08:	bl	11574 <memmove@plt>
   32b0c:	ldr	r0, [fp, #-8]
   32b10:	cmp	r0, #1
   32b14:	beq	32ce8 <ftello64@plt+0x21420>
   32b18:	movw	r0, #0
   32b1c:	str	r0, [sp, #76]	; 0x4c
   32b20:	ldr	r0, [fp, #-12]
   32b24:	str	r0, [fp, #-52]	; 0xffffffcc
   32b28:	ldr	r0, [fp, #-52]	; 0xffffffcc
   32b2c:	ldr	r1, [fp, #-12]
   32b30:	str	r0, [sp, #36]	; 0x24
   32b34:	mov	r0, r1
   32b38:	bl	1173c <strlen@plt>
   32b3c:	ldr	r1, [sp, #36]	; 0x24
   32b40:	add	r0, r1, r0
   32b44:	str	r0, [fp, #-72]	; 0xffffffb8
   32b48:	movw	r0, #0
   32b4c:	strb	r0, [fp, #-68]	; 0xffffffbc
   32b50:	sub	r1, fp, #72	; 0x48
   32b54:	add	r1, r1, #8
   32b58:	str	r0, [sp, #32]
   32b5c:	mov	r0, r1
   32b60:	ldr	r1, [sp, #32]
   32b64:	and	r1, r1, #255	; 0xff
   32b68:	movw	r2, #8
   32b6c:	bl	11790 <memset@plt>
   32b70:	ldr	r0, [sp, #32]
   32b74:	strb	r0, [fp, #-56]	; 0xffffffc8
   32b78:	ldr	r0, [fp, #-52]	; 0xffffffcc
   32b7c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   32b80:	cmp	r0, r1
   32b84:	movw	r0, #0
   32b88:	str	r0, [sp, #28]
   32b8c:	bcs	32ba0 <ftello64@plt+0x212d8>
   32b90:	sub	r0, fp, #72	; 0x48
   32b94:	bl	3a684 <ftello64@plt+0x28dbc>
   32b98:	movw	r0, #1
   32b9c:	str	r0, [sp, #28]
   32ba0:	ldr	r0, [sp, #28]
   32ba4:	tst	r0, #1
   32ba8:	beq	32ccc <ftello64@plt+0x21404>
   32bac:	ldr	r0, [sp, #76]	; 0x4c
   32bb0:	cmp	r0, #0
   32bb4:	bne	32bd8 <ftello64@plt+0x21310>
   32bb8:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   32bbc:	tst	r0, #1
   32bc0:	beq	32bd8 <ftello64@plt+0x21310>
   32bc4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   32bc8:	bl	11724 <iswspace@plt>
   32bcc:	cmp	r0, #0
   32bd0:	beq	32bd8 <ftello64@plt+0x21310>
   32bd4:	b	32cb0 <ftello64@plt+0x213e8>
   32bd8:	ldr	r0, [sp, #76]	; 0x4c
   32bdc:	cmp	r0, #0
   32be0:	bne	32c0c <ftello64@plt+0x21344>
   32be4:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   32be8:	tst	r0, #1
   32bec:	beq	32c00 <ftello64@plt+0x21338>
   32bf0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   32bf4:	bl	11724 <iswspace@plt>
   32bf8:	cmp	r0, #0
   32bfc:	bne	32c0c <ftello64@plt+0x21344>
   32c00:	movw	r0, #1
   32c04:	str	r0, [sp, #76]	; 0x4c
   32c08:	b	32cb0 <ftello64@plt+0x213e8>
   32c0c:	ldr	r0, [sp, #76]	; 0x4c
   32c10:	cmp	r0, #1
   32c14:	bne	32c38 <ftello64@plt+0x21370>
   32c18:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   32c1c:	tst	r0, #1
   32c20:	beq	32c34 <ftello64@plt+0x2136c>
   32c24:	ldr	r0, [fp, #-40]	; 0xffffffd8
   32c28:	bl	11724 <iswspace@plt>
   32c2c:	cmp	r0, #0
   32c30:	bne	32c38 <ftello64@plt+0x21370>
   32c34:	b	32cb0 <ftello64@plt+0x213e8>
   32c38:	ldr	r0, [sp, #76]	; 0x4c
   32c3c:	cmp	r0, #1
   32c40:	bne	32c74 <ftello64@plt+0x213ac>
   32c44:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   32c48:	tst	r0, #1
   32c4c:	beq	32c74 <ftello64@plt+0x213ac>
   32c50:	ldr	r0, [fp, #-40]	; 0xffffffd8
   32c54:	bl	11724 <iswspace@plt>
   32c58:	cmp	r0, #0
   32c5c:	beq	32c74 <ftello64@plt+0x213ac>
   32c60:	movw	r0, #2
   32c64:	str	r0, [sp, #76]	; 0x4c
   32c68:	ldr	r0, [fp, #-52]	; 0xffffffcc
   32c6c:	str	r0, [sp, #72]	; 0x48
   32c70:	b	32cac <ftello64@plt+0x213e4>
   32c74:	ldr	r0, [sp, #76]	; 0x4c
   32c78:	cmp	r0, #2
   32c7c:	bne	32ca0 <ftello64@plt+0x213d8>
   32c80:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   32c84:	tst	r0, #1
   32c88:	beq	32ca0 <ftello64@plt+0x213d8>
   32c8c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   32c90:	bl	11724 <iswspace@plt>
   32c94:	cmp	r0, #0
   32c98:	beq	32ca0 <ftello64@plt+0x213d8>
   32c9c:	b	32ca8 <ftello64@plt+0x213e0>
   32ca0:	movw	r0, #1
   32ca4:	str	r0, [sp, #76]	; 0x4c
   32ca8:	b	32cac <ftello64@plt+0x213e4>
   32cac:	b	32cb0 <ftello64@plt+0x213e8>
   32cb0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   32cb4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   32cb8:	add	r0, r1, r0
   32cbc:	str	r0, [fp, #-52]	; 0xffffffcc
   32cc0:	movw	r0, #0
   32cc4:	strb	r0, [fp, #-56]	; 0xffffffc8
   32cc8:	b	32b78 <ftello64@plt+0x212b0>
   32ccc:	ldr	r0, [sp, #76]	; 0x4c
   32cd0:	cmp	r0, #2
   32cd4:	bne	32ce4 <ftello64@plt+0x2141c>
   32cd8:	ldr	r0, [sp, #72]	; 0x48
   32cdc:	movw	r1, #0
   32ce0:	strb	r1, [r0]
   32ce4:	b	32ce8 <ftello64@plt+0x21420>
   32ce8:	b	32e4c <ftello64@plt+0x21584>
   32cec:	ldr	r0, [fp, #-8]
   32cf0:	cmp	r0, #0
   32cf4:	beq	32d98 <ftello64@plt+0x214d0>
   32cf8:	ldr	r0, [fp, #-12]
   32cfc:	str	r0, [sp, #68]	; 0x44
   32d00:	ldr	r0, [sp, #68]	; 0x44
   32d04:	ldrb	r0, [r0]
   32d08:	cmp	r0, #0
   32d0c:	movw	r0, #0
   32d10:	str	r0, [sp, #24]
   32d14:	beq	32d4c <ftello64@plt+0x21484>
   32d18:	bl	1170c <__ctype_b_loc@plt>
   32d1c:	ldr	r0, [r0]
   32d20:	ldr	lr, [sp, #68]	; 0x44
   32d24:	ldrb	lr, [lr]
   32d28:	mov	r1, lr
   32d2c:	add	r0, r0, lr, lsl #1
   32d30:	ldrh	r0, [r0]
   32d34:	and	r0, r0, #8192	; 0x2000
   32d38:	cmp	r0, #0
   32d3c:	movw	r0, #0
   32d40:	movne	r0, #1
   32d44:	str	r1, [sp, #20]
   32d48:	str	r0, [sp, #24]
   32d4c:	ldr	r0, [sp, #24]
   32d50:	tst	r0, #1
   32d54:	beq	32d6c <ftello64@plt+0x214a4>
   32d58:	b	32d5c <ftello64@plt+0x21494>
   32d5c:	ldr	r0, [sp, #68]	; 0x44
   32d60:	add	r0, r0, #1
   32d64:	str	r0, [sp, #68]	; 0x44
   32d68:	b	32d00 <ftello64@plt+0x21438>
   32d6c:	ldr	r0, [fp, #-12]
   32d70:	ldr	r1, [sp, #68]	; 0x44
   32d74:	ldr	r2, [sp, #68]	; 0x44
   32d78:	str	r0, [sp, #16]
   32d7c:	mov	r0, r2
   32d80:	str	r1, [sp, #12]
   32d84:	bl	1173c <strlen@plt>
   32d88:	add	r2, r0, #1
   32d8c:	ldr	r0, [sp, #16]
   32d90:	ldr	r1, [sp, #12]
   32d94:	bl	11574 <memmove@plt>
   32d98:	ldr	r0, [fp, #-8]
   32d9c:	cmp	r0, #1
   32da0:	beq	32e48 <ftello64@plt+0x21580>
   32da4:	ldr	r0, [fp, #-12]
   32da8:	ldr	r1, [fp, #-12]
   32dac:	str	r0, [sp, #8]
   32db0:	mov	r0, r1
   32db4:	bl	1173c <strlen@plt>
   32db8:	ldr	r1, [sp, #8]
   32dbc:	add	r0, r1, r0
   32dc0:	mvn	r1, #0
   32dc4:	add	r0, r0, r1
   32dc8:	str	r0, [sp, #68]	; 0x44
   32dcc:	ldr	r0, [sp, #68]	; 0x44
   32dd0:	ldr	r1, [fp, #-12]
   32dd4:	cmp	r0, r1
   32dd8:	movw	r0, #0
   32ddc:	str	r0, [sp, #4]
   32de0:	bcc	32e18 <ftello64@plt+0x21550>
   32de4:	bl	1170c <__ctype_b_loc@plt>
   32de8:	ldr	r0, [r0]
   32dec:	ldr	lr, [sp, #68]	; 0x44
   32df0:	ldrb	lr, [lr]
   32df4:	mov	r1, lr
   32df8:	add	r0, r0, lr, lsl #1
   32dfc:	ldrh	r0, [r0]
   32e00:	and	r0, r0, #8192	; 0x2000
   32e04:	cmp	r0, #0
   32e08:	movw	r0, #0
   32e0c:	movne	r0, #1
   32e10:	str	r1, [sp]
   32e14:	str	r0, [sp, #4]
   32e18:	ldr	r0, [sp, #4]
   32e1c:	tst	r0, #1
   32e20:	beq	32e44 <ftello64@plt+0x2157c>
   32e24:	ldr	r0, [sp, #68]	; 0x44
   32e28:	movw	r1, #0
   32e2c:	strb	r1, [r0]
   32e30:	ldr	r0, [sp, #68]	; 0x44
   32e34:	mvn	r1, #0
   32e38:	add	r0, r0, r1
   32e3c:	str	r0, [sp, #68]	; 0x44
   32e40:	b	32dcc <ftello64@plt+0x21504>
   32e44:	b	32e48 <ftello64@plt+0x21580>
   32e48:	b	32e4c <ftello64@plt+0x21584>
   32e4c:	ldr	r0, [fp, #-12]
   32e50:	mov	sp, fp
   32e54:	pop	{fp, pc}
   32e58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32e5c:	add	fp, sp, #28
   32e60:	sub	sp, sp, #260	; 0x104
   32e64:	ldr	ip, [fp, #12]
   32e68:	ldr	lr, [fp, #8]
   32e6c:	str	r0, [fp, #-32]	; 0xffffffe0
   32e70:	str	r1, [fp, #-36]	; 0xffffffdc
   32e74:	str	r2, [fp, #-40]	; 0xffffffd8
   32e78:	str	r3, [fp, #-44]	; 0xffffffd4
   32e7c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   32e80:	movw	r1, #0
   32e84:	cmp	r0, r1
   32e88:	str	lr, [fp, #-48]	; 0xffffffd0
   32e8c:	str	ip, [fp, #-52]	; 0xffffffcc
   32e90:	beq	32ec8 <ftello64@plt+0x21600>
   32e94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32e98:	ldr	r2, [fp, #-36]	; 0xffffffdc
   32e9c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   32ea0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   32ea4:	movw	ip, #63527	; 0xf827
   32ea8:	movt	ip, #3
   32eac:	str	r1, [fp, #-56]	; 0xffffffc8
   32eb0:	mov	r1, ip
   32eb4:	ldr	ip, [fp, #-56]	; 0xffffffc8
   32eb8:	str	ip, [sp]
   32ebc:	bl	11754 <fprintf@plt>
   32ec0:	str	r0, [fp, #-60]	; 0xffffffc4
   32ec4:	b	32ee4 <ftello64@plt+0x2161c>
   32ec8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32ecc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   32ed0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   32ed4:	movw	r1, #63539	; 0xf833
   32ed8:	movt	r1, #3
   32edc:	bl	11754 <fprintf@plt>
   32ee0:	str	r0, [fp, #-64]	; 0xffffffc0
   32ee4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32ee8:	movw	r1, #63546	; 0xf83a
   32eec:	movt	r1, #3
   32ef0:	str	r0, [fp, #-68]	; 0xffffffbc
   32ef4:	mov	r0, r1
   32ef8:	bl	11730 <gettext@plt>
   32efc:	movw	r1, #64264	; 0xfb08
   32f00:	movt	r1, #3
   32f04:	movw	r3, #2022	; 0x7e6
   32f08:	ldr	lr, [fp, #-68]	; 0xffffffbc
   32f0c:	str	r0, [fp, #-72]	; 0xffffffb8
   32f10:	mov	r0, lr
   32f14:	ldr	r2, [fp, #-72]	; 0xffffffb8
   32f18:	bl	11754 <fprintf@plt>
   32f1c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   32f20:	movw	r2, #60079	; 0xeaaf
   32f24:	movt	r2, #3
   32f28:	str	r0, [fp, #-76]	; 0xffffffb4
   32f2c:	mov	r0, r2
   32f30:	str	r2, [fp, #-80]	; 0xffffffb0
   32f34:	bl	114e4 <fputs_unlocked@plt>
   32f38:	ldr	r1, [fp, #-32]	; 0xffffffe0
   32f3c:	movw	r2, #63550	; 0xf83e
   32f40:	movt	r2, #3
   32f44:	str	r0, [fp, #-84]	; 0xffffffac
   32f48:	mov	r0, r2
   32f4c:	str	r1, [fp, #-88]	; 0xffffffa8
   32f50:	bl	11730 <gettext@plt>
   32f54:	movw	r2, #63721	; 0xf8e9
   32f58:	movt	r2, #3
   32f5c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   32f60:	str	r0, [fp, #-92]	; 0xffffffa4
   32f64:	mov	r0, r1
   32f68:	ldr	r1, [fp, #-92]	; 0xffffffa4
   32f6c:	bl	11754 <fprintf@plt>
   32f70:	ldr	r1, [fp, #-32]	; 0xffffffe0
   32f74:	ldr	r2, [fp, #-80]	; 0xffffffb0
   32f78:	str	r0, [fp, #-96]	; 0xffffffa0
   32f7c:	mov	r0, r2
   32f80:	bl	114e4 <fputs_unlocked@plt>
   32f84:	ldr	r1, [fp, #12]
   32f88:	cmp	r1, #9
   32f8c:	str	r0, [fp, #-100]	; 0xffffff9c
   32f90:	str	r1, [fp, #-104]	; 0xffffff98
   32f94:	bhi	333d4 <ftello64@plt+0x21b0c>
   32f98:	add	r0, pc, #8
   32f9c:	ldr	r1, [fp, #-104]	; 0xffffff98
   32fa0:	ldr	r0, [r0, r1, lsl #2]
   32fa4:	mov	pc, r0
   32fa8:	ldrdeq	r2, [r3], -r0
   32fac:	ldrdeq	r2, [r3], -r4
   32fb0:	andeq	r3, r3, r0, lsl r0
   32fb4:	andeq	r3, r3, r4, asr r0
   32fb8:	strheq	r3, [r3], -r0
   32fbc:	andeq	r3, r3, r8, lsl r1
   32fc0:	andeq	r3, r3, ip, lsl #3
   32fc4:	andeq	r3, r3, ip, lsl #4
   32fc8:	muleq	r3, r8, r2
   32fcc:	andeq	r3, r3, r0, lsr r3
   32fd0:	b	33474 <ftello64@plt+0x21bac>
   32fd4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32fd8:	movw	r1, #63755	; 0xf90b
   32fdc:	movt	r1, #3
   32fe0:	str	r0, [fp, #-108]	; 0xffffff94
   32fe4:	mov	r0, r1
   32fe8:	bl	11730 <gettext@plt>
   32fec:	ldr	r1, [fp, #8]
   32ff0:	ldr	r2, [r1]
   32ff4:	ldr	r1, [fp, #-108]	; 0xffffff94
   32ff8:	str	r0, [fp, #-112]	; 0xffffff90
   32ffc:	mov	r0, r1
   33000:	ldr	r1, [fp, #-112]	; 0xffffff90
   33004:	bl	11754 <fprintf@plt>
   33008:	str	r0, [fp, #-116]	; 0xffffff8c
   3300c:	b	33474 <ftello64@plt+0x21bac>
   33010:	ldr	r0, [fp, #-32]	; 0xffffffe0
   33014:	movw	r1, #63771	; 0xf91b
   33018:	movt	r1, #3
   3301c:	str	r0, [fp, #-120]	; 0xffffff88
   33020:	mov	r0, r1
   33024:	bl	11730 <gettext@plt>
   33028:	ldr	r1, [fp, #8]
   3302c:	ldr	r2, [r1]
   33030:	ldr	r1, [fp, #8]
   33034:	ldr	r3, [r1, #4]
   33038:	ldr	r1, [fp, #-120]	; 0xffffff88
   3303c:	str	r0, [fp, #-124]	; 0xffffff84
   33040:	mov	r0, r1
   33044:	ldr	r1, [fp, #-124]	; 0xffffff84
   33048:	bl	11754 <fprintf@plt>
   3304c:	str	r0, [fp, #-128]	; 0xffffff80
   33050:	b	33474 <ftello64@plt+0x21bac>
   33054:	ldr	r0, [fp, #-32]	; 0xffffffe0
   33058:	movw	r1, #63794	; 0xf932
   3305c:	movt	r1, #3
   33060:	str	r0, [fp, #-132]	; 0xffffff7c
   33064:	mov	r0, r1
   33068:	bl	11730 <gettext@plt>
   3306c:	ldr	r1, [fp, #8]
   33070:	ldr	r2, [r1]
   33074:	ldr	r1, [fp, #8]
   33078:	ldr	r3, [r1, #4]
   3307c:	ldr	r1, [fp, #8]
   33080:	ldr	r1, [r1, #8]
   33084:	ldr	lr, [fp, #-132]	; 0xffffff7c
   33088:	str	r0, [fp, #-136]	; 0xffffff78
   3308c:	mov	r0, lr
   33090:	ldr	ip, [fp, #-136]	; 0xffffff78
   33094:	str	r1, [fp, #-140]	; 0xffffff74
   33098:	mov	r1, ip
   3309c:	ldr	r4, [fp, #-140]	; 0xffffff74
   330a0:	str	r4, [sp]
   330a4:	bl	11754 <fprintf@plt>
   330a8:	str	r0, [sp, #144]	; 0x90
   330ac:	b	33474 <ftello64@plt+0x21bac>
   330b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   330b4:	movw	r1, #63822	; 0xf94e
   330b8:	movt	r1, #3
   330bc:	str	r0, [sp, #140]	; 0x8c
   330c0:	mov	r0, r1
   330c4:	bl	11730 <gettext@plt>
   330c8:	ldr	r1, [fp, #8]
   330cc:	ldr	r2, [r1]
   330d0:	ldr	r1, [fp, #8]
   330d4:	ldr	r3, [r1, #4]
   330d8:	ldr	r1, [fp, #8]
   330dc:	ldr	r1, [r1, #8]
   330e0:	ldr	lr, [fp, #8]
   330e4:	ldr	lr, [lr, #12]
   330e8:	ldr	ip, [sp, #140]	; 0x8c
   330ec:	str	r0, [sp, #136]	; 0x88
   330f0:	mov	r0, ip
   330f4:	ldr	r4, [sp, #136]	; 0x88
   330f8:	str	r1, [sp, #132]	; 0x84
   330fc:	mov	r1, r4
   33100:	ldr	r5, [sp, #132]	; 0x84
   33104:	str	r5, [sp]
   33108:	str	lr, [sp, #4]
   3310c:	bl	11754 <fprintf@plt>
   33110:	str	r0, [sp, #128]	; 0x80
   33114:	b	33474 <ftello64@plt+0x21bac>
   33118:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3311c:	movw	r1, #63854	; 0xf96e
   33120:	movt	r1, #3
   33124:	str	r0, [sp, #124]	; 0x7c
   33128:	mov	r0, r1
   3312c:	bl	11730 <gettext@plt>
   33130:	ldr	r1, [fp, #8]
   33134:	ldr	r2, [r1]
   33138:	ldr	r1, [fp, #8]
   3313c:	ldr	r3, [r1, #4]
   33140:	ldr	r1, [fp, #8]
   33144:	ldr	r1, [r1, #8]
   33148:	ldr	lr, [fp, #8]
   3314c:	ldr	lr, [lr, #12]
   33150:	ldr	ip, [fp, #8]
   33154:	ldr	ip, [ip, #16]
   33158:	ldr	r4, [sp, #124]	; 0x7c
   3315c:	str	r0, [sp, #120]	; 0x78
   33160:	mov	r0, r4
   33164:	ldr	r5, [sp, #120]	; 0x78
   33168:	str	r1, [sp, #116]	; 0x74
   3316c:	mov	r1, r5
   33170:	ldr	r6, [sp, #116]	; 0x74
   33174:	str	r6, [sp]
   33178:	str	lr, [sp, #4]
   3317c:	str	ip, [sp, #8]
   33180:	bl	11754 <fprintf@plt>
   33184:	str	r0, [sp, #112]	; 0x70
   33188:	b	33474 <ftello64@plt+0x21bac>
   3318c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   33190:	movw	r1, #63890	; 0xf992
   33194:	movt	r1, #3
   33198:	str	r0, [sp, #108]	; 0x6c
   3319c:	mov	r0, r1
   331a0:	bl	11730 <gettext@plt>
   331a4:	ldr	r1, [fp, #8]
   331a8:	ldr	r2, [r1]
   331ac:	ldr	r1, [fp, #8]
   331b0:	ldr	r3, [r1, #4]
   331b4:	ldr	r1, [fp, #8]
   331b8:	ldr	r1, [r1, #8]
   331bc:	ldr	lr, [fp, #8]
   331c0:	ldr	lr, [lr, #12]
   331c4:	ldr	ip, [fp, #8]
   331c8:	ldr	ip, [ip, #16]
   331cc:	ldr	r4, [fp, #8]
   331d0:	ldr	r4, [r4, #20]
   331d4:	ldr	r5, [sp, #108]	; 0x6c
   331d8:	str	r0, [sp, #104]	; 0x68
   331dc:	mov	r0, r5
   331e0:	ldr	r6, [sp, #104]	; 0x68
   331e4:	str	r1, [sp, #100]	; 0x64
   331e8:	mov	r1, r6
   331ec:	ldr	r7, [sp, #100]	; 0x64
   331f0:	str	r7, [sp]
   331f4:	str	lr, [sp, #4]
   331f8:	str	ip, [sp, #8]
   331fc:	str	r4, [sp, #12]
   33200:	bl	11754 <fprintf@plt>
   33204:	str	r0, [sp, #96]	; 0x60
   33208:	b	33474 <ftello64@plt+0x21bac>
   3320c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   33210:	movw	r1, #63930	; 0xf9ba
   33214:	movt	r1, #3
   33218:	str	r0, [sp, #92]	; 0x5c
   3321c:	mov	r0, r1
   33220:	bl	11730 <gettext@plt>
   33224:	ldr	r1, [fp, #8]
   33228:	ldr	r2, [r1]
   3322c:	ldr	r1, [fp, #8]
   33230:	ldr	r3, [r1, #4]
   33234:	ldr	r1, [fp, #8]
   33238:	ldr	r1, [r1, #8]
   3323c:	ldr	lr, [fp, #8]
   33240:	ldr	lr, [lr, #12]
   33244:	ldr	ip, [fp, #8]
   33248:	ldr	ip, [ip, #16]
   3324c:	ldr	r4, [fp, #8]
   33250:	ldr	r4, [r4, #20]
   33254:	ldr	r5, [fp, #8]
   33258:	ldr	r5, [r5, #24]
   3325c:	ldr	r6, [sp, #92]	; 0x5c
   33260:	str	r0, [sp, #88]	; 0x58
   33264:	mov	r0, r6
   33268:	ldr	r7, [sp, #88]	; 0x58
   3326c:	str	r1, [sp, #84]	; 0x54
   33270:	mov	r1, r7
   33274:	ldr	r8, [sp, #84]	; 0x54
   33278:	str	r8, [sp]
   3327c:	str	lr, [sp, #4]
   33280:	str	ip, [sp, #8]
   33284:	str	r4, [sp, #12]
   33288:	str	r5, [sp, #16]
   3328c:	bl	11754 <fprintf@plt>
   33290:	str	r0, [sp, #80]	; 0x50
   33294:	b	33474 <ftello64@plt+0x21bac>
   33298:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3329c:	movw	r1, #63974	; 0xf9e6
   332a0:	movt	r1, #3
   332a4:	str	r0, [sp, #76]	; 0x4c
   332a8:	mov	r0, r1
   332ac:	bl	11730 <gettext@plt>
   332b0:	ldr	r1, [fp, #8]
   332b4:	ldr	r2, [r1]
   332b8:	ldr	r1, [fp, #8]
   332bc:	ldr	r3, [r1, #4]
   332c0:	ldr	r1, [fp, #8]
   332c4:	ldr	r1, [r1, #8]
   332c8:	ldr	lr, [fp, #8]
   332cc:	ldr	lr, [lr, #12]
   332d0:	ldr	ip, [fp, #8]
   332d4:	ldr	ip, [ip, #16]
   332d8:	ldr	r4, [fp, #8]
   332dc:	ldr	r4, [r4, #20]
   332e0:	ldr	r5, [fp, #8]
   332e4:	ldr	r5, [r5, #24]
   332e8:	ldr	r6, [fp, #8]
   332ec:	ldr	r6, [r6, #28]
   332f0:	ldr	r7, [sp, #76]	; 0x4c
   332f4:	str	r0, [sp, #72]	; 0x48
   332f8:	mov	r0, r7
   332fc:	ldr	r8, [sp, #72]	; 0x48
   33300:	str	r1, [sp, #68]	; 0x44
   33304:	mov	r1, r8
   33308:	ldr	r9, [sp, #68]	; 0x44
   3330c:	str	r9, [sp]
   33310:	str	lr, [sp, #4]
   33314:	str	ip, [sp, #8]
   33318:	str	r4, [sp, #12]
   3331c:	str	r5, [sp, #16]
   33320:	str	r6, [sp, #20]
   33324:	bl	11754 <fprintf@plt>
   33328:	str	r0, [sp, #64]	; 0x40
   3332c:	b	33474 <ftello64@plt+0x21bac>
   33330:	ldr	r0, [fp, #-32]	; 0xffffffe0
   33334:	movw	r1, #64022	; 0xfa16
   33338:	movt	r1, #3
   3333c:	str	r0, [sp, #60]	; 0x3c
   33340:	mov	r0, r1
   33344:	bl	11730 <gettext@plt>
   33348:	ldr	r1, [fp, #8]
   3334c:	ldr	r2, [r1]
   33350:	ldr	r1, [fp, #8]
   33354:	ldr	r3, [r1, #4]
   33358:	ldr	r1, [fp, #8]
   3335c:	ldr	r1, [r1, #8]
   33360:	ldr	lr, [fp, #8]
   33364:	ldr	lr, [lr, #12]
   33368:	ldr	ip, [fp, #8]
   3336c:	ldr	ip, [ip, #16]
   33370:	ldr	r4, [fp, #8]
   33374:	ldr	r4, [r4, #20]
   33378:	ldr	r5, [fp, #8]
   3337c:	ldr	r5, [r5, #24]
   33380:	ldr	r6, [fp, #8]
   33384:	ldr	r6, [r6, #28]
   33388:	ldr	r7, [fp, #8]
   3338c:	ldr	r7, [r7, #32]
   33390:	ldr	r8, [sp, #60]	; 0x3c
   33394:	str	r0, [sp, #56]	; 0x38
   33398:	mov	r0, r8
   3339c:	ldr	r9, [sp, #56]	; 0x38
   333a0:	str	r1, [sp, #52]	; 0x34
   333a4:	mov	r1, r9
   333a8:	ldr	sl, [sp, #52]	; 0x34
   333ac:	str	sl, [sp]
   333b0:	str	lr, [sp, #4]
   333b4:	str	ip, [sp, #8]
   333b8:	str	r4, [sp, #12]
   333bc:	str	r5, [sp, #16]
   333c0:	str	r6, [sp, #20]
   333c4:	str	r7, [sp, #24]
   333c8:	bl	11754 <fprintf@plt>
   333cc:	str	r0, [sp, #48]	; 0x30
   333d0:	b	33474 <ftello64@plt+0x21bac>
   333d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   333d8:	movw	r1, #64074	; 0xfa4a
   333dc:	movt	r1, #3
   333e0:	str	r0, [sp, #44]	; 0x2c
   333e4:	mov	r0, r1
   333e8:	bl	11730 <gettext@plt>
   333ec:	ldr	r1, [fp, #8]
   333f0:	ldr	r2, [r1]
   333f4:	ldr	r1, [fp, #8]
   333f8:	ldr	r3, [r1, #4]
   333fc:	ldr	r1, [fp, #8]
   33400:	ldr	r1, [r1, #8]
   33404:	ldr	lr, [fp, #8]
   33408:	ldr	lr, [lr, #12]
   3340c:	ldr	ip, [fp, #8]
   33410:	ldr	ip, [ip, #16]
   33414:	ldr	r4, [fp, #8]
   33418:	ldr	r4, [r4, #20]
   3341c:	ldr	r5, [fp, #8]
   33420:	ldr	r5, [r5, #24]
   33424:	ldr	r6, [fp, #8]
   33428:	ldr	r6, [r6, #28]
   3342c:	ldr	r7, [fp, #8]
   33430:	ldr	r7, [r7, #32]
   33434:	ldr	r8, [sp, #44]	; 0x2c
   33438:	str	r0, [sp, #40]	; 0x28
   3343c:	mov	r0, r8
   33440:	ldr	r9, [sp, #40]	; 0x28
   33444:	str	r1, [sp, #36]	; 0x24
   33448:	mov	r1, r9
   3344c:	ldr	sl, [sp, #36]	; 0x24
   33450:	str	sl, [sp]
   33454:	str	lr, [sp, #4]
   33458:	str	ip, [sp, #8]
   3345c:	str	r4, [sp, #12]
   33460:	str	r5, [sp, #16]
   33464:	str	r6, [sp, #20]
   33468:	str	r7, [sp, #24]
   3346c:	bl	11754 <fprintf@plt>
   33470:	str	r0, [sp, #32]
   33474:	sub	sp, fp, #28
   33478:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3347c:	push	{fp, lr}
   33480:	mov	fp, sp
   33484:	sub	sp, sp, #32
   33488:	ldr	ip, [fp, #8]
   3348c:	str	r0, [fp, #-4]
   33490:	str	r1, [fp, #-8]
   33494:	str	r2, [fp, #-12]
   33498:	str	r3, [sp, #16]
   3349c:	movw	r0, #0
   334a0:	str	r0, [sp, #12]
   334a4:	str	ip, [sp, #8]
   334a8:	ldr	r0, [fp, #8]
   334ac:	ldr	r1, [sp, #12]
   334b0:	add	r0, r0, r1, lsl #2
   334b4:	ldr	r0, [r0]
   334b8:	movw	r1, #0
   334bc:	cmp	r0, r1
   334c0:	beq	334d8 <ftello64@plt+0x21c10>
   334c4:	b	334c8 <ftello64@plt+0x21c00>
   334c8:	ldr	r0, [sp, #12]
   334cc:	add	r0, r0, #1
   334d0:	str	r0, [sp, #12]
   334d4:	b	334a8 <ftello64@plt+0x21be0>
   334d8:	ldr	r0, [fp, #-4]
   334dc:	ldr	r1, [fp, #-8]
   334e0:	ldr	r2, [fp, #-12]
   334e4:	ldr	r3, [sp, #16]
   334e8:	ldr	ip, [fp, #8]
   334ec:	ldr	lr, [sp, #12]
   334f0:	str	ip, [sp]
   334f4:	str	lr, [sp, #4]
   334f8:	bl	32e58 <ftello64@plt+0x21590>
   334fc:	mov	sp, fp
   33500:	pop	{fp, pc}
   33504:	push	{fp, lr}
   33508:	mov	fp, sp
   3350c:	sub	sp, sp, #80	; 0x50
   33510:	ldr	ip, [fp, #8]
   33514:	str	ip, [fp, #-4]
   33518:	str	r0, [fp, #-8]
   3351c:	str	r1, [fp, #-12]
   33520:	str	r2, [fp, #-16]
   33524:	str	r3, [fp, #-20]	; 0xffffffec
   33528:	movw	r0, #0
   3352c:	str	r0, [fp, #-24]	; 0xffffffe8
   33530:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33534:	cmp	r0, #10
   33538:	movw	r0, #0
   3353c:	str	r0, [sp, #12]
   33540:	bcs	33578 <ftello64@plt+0x21cb0>
   33544:	ldr	r0, [fp, #-4]
   33548:	add	r1, r0, #4
   3354c:	str	r1, [fp, #-4]
   33550:	ldr	r0, [r0]
   33554:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33558:	add	r2, sp, #16
   3355c:	add	r1, r2, r1, lsl #2
   33560:	str	r0, [r1]
   33564:	movw	r1, #0
   33568:	cmp	r0, r1
   3356c:	movw	r0, #0
   33570:	movne	r0, #1
   33574:	str	r0, [sp, #12]
   33578:	ldr	r0, [sp, #12]
   3357c:	tst	r0, #1
   33580:	beq	33598 <ftello64@plt+0x21cd0>
   33584:	b	33588 <ftello64@plt+0x21cc0>
   33588:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3358c:	add	r0, r0, #1
   33590:	str	r0, [fp, #-24]	; 0xffffffe8
   33594:	b	33530 <ftello64@plt+0x21c68>
   33598:	add	r0, sp, #16
   3359c:	ldr	r1, [fp, #-8]
   335a0:	ldr	r2, [fp, #-12]
   335a4:	ldr	r3, [fp, #-16]
   335a8:	ldr	ip, [fp, #-20]	; 0xffffffec
   335ac:	ldr	lr, [fp, #-24]	; 0xffffffe8
   335b0:	str	r0, [sp, #8]
   335b4:	mov	r0, r1
   335b8:	mov	r1, r2
   335bc:	mov	r2, r3
   335c0:	mov	r3, ip
   335c4:	ldr	ip, [sp, #8]
   335c8:	str	ip, [sp]
   335cc:	str	lr, [sp, #4]
   335d0:	bl	32e58 <ftello64@plt+0x21590>
   335d4:	mov	sp, fp
   335d8:	pop	{fp, pc}
   335dc:	push	{fp, lr}
   335e0:	mov	fp, sp
   335e4:	sub	sp, sp, #32
   335e8:	str	r0, [fp, #-4]
   335ec:	str	r1, [fp, #-8]
   335f0:	str	r2, [fp, #-12]
   335f4:	str	r3, [sp, #16]
   335f8:	add	r0, fp, #8
   335fc:	str	r0, [sp, #12]
   33600:	ldr	r0, [fp, #-4]
   33604:	ldr	r1, [fp, #-8]
   33608:	ldr	r2, [fp, #-12]
   3360c:	ldr	r3, [sp, #16]
   33610:	ldr	ip, [sp, #12]
   33614:	mov	lr, sp
   33618:	str	ip, [lr]
   3361c:	bl	33504 <ftello64@plt+0x21c3c>
   33620:	add	r0, sp, #12
   33624:	str	r0, [sp, #8]
   33628:	mov	sp, fp
   3362c:	pop	{fp, pc}
   33630:	push	{fp, lr}
   33634:	mov	fp, sp
   33638:	sub	sp, sp, #16
   3363c:	movw	r0, #492	; 0x1ec
   33640:	movt	r0, #5
   33644:	ldr	r1, [r0]
   33648:	movw	r0, #60079	; 0xeaaf
   3364c:	movt	r0, #3
   33650:	bl	114e4 <fputs_unlocked@plt>
   33654:	movw	r1, #64134	; 0xfa86
   33658:	movt	r1, #3
   3365c:	str	r0, [fp, #-4]
   33660:	mov	r0, r1
   33664:	bl	11730 <gettext@plt>
   33668:	movw	r1, #64154	; 0xfa9a
   3366c:	movt	r1, #3
   33670:	bl	11544 <printf@plt>
   33674:	movw	r1, #64176	; 0xfab0
   33678:	movt	r1, #3
   3367c:	str	r0, [sp, #8]
   33680:	mov	r0, r1
   33684:	bl	11730 <gettext@plt>
   33688:	movw	r1, #61262	; 0xef4e
   3368c:	movt	r1, #3
   33690:	movw	r2, #61571	; 0xf083
   33694:	movt	r2, #3
   33698:	bl	11544 <printf@plt>
   3369c:	movw	r1, #64196	; 0xfac4
   336a0:	movt	r1, #3
   336a4:	str	r0, [sp, #4]
   336a8:	mov	r0, r1
   336ac:	bl	11730 <gettext@plt>
   336b0:	movw	r1, #64235	; 0xfaeb
   336b4:	movt	r1, #3
   336b8:	bl	11544 <printf@plt>
   336bc:	str	r0, [sp]
   336c0:	mov	sp, fp
   336c4:	pop	{fp, pc}
   336c8:	push	{fp, lr}
   336cc:	mov	fp, sp
   336d0:	sub	sp, sp, #16
   336d4:	str	r0, [fp, #-4]
   336d8:	str	r1, [sp, #8]
   336dc:	str	r2, [sp, #4]
   336e0:	ldr	r0, [fp, #-4]
   336e4:	ldr	r1, [sp, #8]
   336e8:	ldr	r2, [sp, #4]
   336ec:	bl	336f8 <ftello64@plt+0x21e30>
   336f0:	mov	sp, fp
   336f4:	pop	{fp, pc}
   336f8:	push	{fp, lr}
   336fc:	mov	fp, sp
   33700:	sub	sp, sp, #16
   33704:	str	r0, [fp, #-4]
   33708:	str	r1, [sp, #8]
   3370c:	str	r2, [sp, #4]
   33710:	ldr	r0, [fp, #-4]
   33714:	ldr	r1, [sp, #8]
   33718:	ldr	r2, [sp, #4]
   3371c:	bl	3be38 <ftello64@plt+0x2a570>
   33720:	str	r0, [sp]
   33724:	ldr	r0, [sp]
   33728:	movw	r1, #0
   3372c:	cmp	r0, r1
   33730:	bne	33760 <ftello64@plt+0x21e98>
   33734:	ldr	r0, [fp, #-4]
   33738:	movw	r1, #0
   3373c:	cmp	r0, r1
   33740:	beq	3375c <ftello64@plt+0x21e94>
   33744:	ldr	r0, [sp, #8]
   33748:	cmp	r0, #0
   3374c:	beq	33760 <ftello64@plt+0x21e98>
   33750:	ldr	r0, [sp, #4]
   33754:	cmp	r0, #0
   33758:	beq	33760 <ftello64@plt+0x21e98>
   3375c:	bl	36548 <ftello64@plt+0x24c80>
   33760:	ldr	r0, [sp]
   33764:	mov	sp, fp
   33768:	pop	{fp, pc}
   3376c:	push	{fp, lr}
   33770:	mov	fp, sp
   33774:	sub	sp, sp, #8
   33778:	str	r0, [sp, #4]
   3377c:	ldr	r0, [sp, #4]
   33780:	bl	38a88 <ftello64@plt+0x271c0>
   33784:	bl	33790 <ftello64@plt+0x21ec8>
   33788:	mov	sp, fp
   3378c:	pop	{fp, pc}
   33790:	push	{fp, lr}
   33794:	mov	fp, sp
   33798:	sub	sp, sp, #8
   3379c:	str	r0, [sp, #4]
   337a0:	ldr	r0, [sp, #4]
   337a4:	movw	r1, #0
   337a8:	cmp	r0, r1
   337ac:	bne	337b4 <ftello64@plt+0x21eec>
   337b0:	bl	36548 <ftello64@plt+0x24c80>
   337b4:	ldr	r0, [sp, #4]
   337b8:	mov	sp, fp
   337bc:	pop	{fp, pc}
   337c0:	push	{fp, lr}
   337c4:	mov	fp, sp
   337c8:	sub	sp, sp, #8
   337cc:	str	r0, [sp, #4]
   337d0:	ldr	r0, [sp, #4]
   337d4:	bl	3a470 <ftello64@plt+0x28ba8>
   337d8:	bl	33790 <ftello64@plt+0x21ec8>
   337dc:	mov	sp, fp
   337e0:	pop	{fp, pc}
   337e4:	push	{fp, lr}
   337e8:	mov	fp, sp
   337ec:	sub	sp, sp, #8
   337f0:	str	r0, [sp, #4]
   337f4:	ldr	r0, [sp, #4]
   337f8:	bl	3376c <ftello64@plt+0x21ea4>
   337fc:	mov	sp, fp
   33800:	pop	{fp, pc}
   33804:	push	{fp, lr}
   33808:	mov	fp, sp
   3380c:	sub	sp, sp, #16
   33810:	str	r0, [fp, #-4]
   33814:	str	r1, [sp, #8]
   33818:	ldr	r0, [fp, #-4]
   3381c:	ldr	r1, [sp, #8]
   33820:	bl	38af8 <ftello64@plt+0x27230>
   33824:	str	r0, [sp, #4]
   33828:	ldr	r0, [sp, #4]
   3382c:	movw	r1, #0
   33830:	cmp	r0, r1
   33834:	bne	33858 <ftello64@plt+0x21f90>
   33838:	ldr	r0, [fp, #-4]
   3383c:	movw	r1, #0
   33840:	cmp	r0, r1
   33844:	beq	33854 <ftello64@plt+0x21f8c>
   33848:	ldr	r0, [sp, #8]
   3384c:	cmp	r0, #0
   33850:	beq	33858 <ftello64@plt+0x21f90>
   33854:	bl	36548 <ftello64@plt+0x24c80>
   33858:	ldr	r0, [sp, #4]
   3385c:	mov	sp, fp
   33860:	pop	{fp, pc}
   33864:	push	{fp, lr}
   33868:	mov	fp, sp
   3386c:	sub	sp, sp, #8
   33870:	str	r0, [sp, #4]
   33874:	str	r1, [sp]
   33878:	ldr	r0, [sp, #4]
   3387c:	ldr	r1, [sp]
   33880:	bl	3a4b0 <ftello64@plt+0x28be8>
   33884:	bl	33790 <ftello64@plt+0x21ec8>
   33888:	mov	sp, fp
   3388c:	pop	{fp, pc}
   33890:	push	{fp, lr}
   33894:	mov	fp, sp
   33898:	sub	sp, sp, #16
   3389c:	str	r0, [fp, #-4]
   338a0:	str	r1, [sp, #8]
   338a4:	str	r2, [sp, #4]
   338a8:	ldr	r0, [fp, #-4]
   338ac:	ldr	r1, [sp, #8]
   338b0:	ldr	r2, [sp, #4]
   338b4:	bl	3a5a8 <ftello64@plt+0x28ce0>
   338b8:	bl	33790 <ftello64@plt+0x21ec8>
   338bc:	mov	sp, fp
   338c0:	pop	{fp, pc}
   338c4:	push	{fp, lr}
   338c8:	mov	fp, sp
   338cc:	sub	sp, sp, #8
   338d0:	str	r0, [sp, #4]
   338d4:	str	r1, [sp]
   338d8:	ldr	r1, [sp, #4]
   338dc:	ldr	r2, [sp]
   338e0:	movw	r0, #0
   338e4:	bl	336f8 <ftello64@plt+0x21e30>
   338e8:	mov	sp, fp
   338ec:	pop	{fp, pc}
   338f0:	push	{fp, lr}
   338f4:	mov	fp, sp
   338f8:	sub	sp, sp, #8
   338fc:	str	r0, [sp, #4]
   33900:	str	r1, [sp]
   33904:	ldr	r1, [sp, #4]
   33908:	ldr	r2, [sp]
   3390c:	movw	r0, #0
   33910:	bl	33890 <ftello64@plt+0x21fc8>
   33914:	mov	sp, fp
   33918:	pop	{fp, pc}
   3391c:	push	{fp, lr}
   33920:	mov	fp, sp
   33924:	sub	sp, sp, #8
   33928:	str	r0, [sp, #4]
   3392c:	str	r1, [sp]
   33930:	ldr	r0, [sp, #4]
   33934:	ldr	r1, [sp]
   33938:	movw	r2, #1
   3393c:	bl	33948 <ftello64@plt+0x22080>
   33940:	mov	sp, fp
   33944:	pop	{fp, pc}
   33948:	push	{fp, lr}
   3394c:	mov	fp, sp
   33950:	sub	sp, sp, #16
   33954:	str	r0, [fp, #-4]
   33958:	str	r1, [sp, #8]
   3395c:	str	r2, [sp, #4]
   33960:	ldr	r0, [sp, #8]
   33964:	ldr	r0, [r0]
   33968:	str	r0, [sp]
   3396c:	ldr	r0, [fp, #-4]
   33970:	movw	r1, #0
   33974:	cmp	r0, r1
   33978:	bne	339c4 <ftello64@plt+0x220fc>
   3397c:	ldr	r0, [sp]
   33980:	cmp	r0, #0
   33984:	bne	339c0 <ftello64@plt+0x220f8>
   33988:	ldr	r0, [sp, #4]
   3398c:	movw	r1, #64	; 0x40
   33990:	udiv	r0, r1, r0
   33994:	str	r0, [sp]
   33998:	ldr	r0, [sp]
   3399c:	cmp	r0, #0
   339a0:	movw	r0, #0
   339a4:	movne	r0, #1
   339a8:	mvn	r1, #0
   339ac:	eor	r0, r0, r1
   339b0:	and	r0, r0, #1
   339b4:	ldr	r1, [sp]
   339b8:	add	r0, r1, r0
   339bc:	str	r0, [sp]
   339c0:	b	339f4 <ftello64@plt+0x2212c>
   339c4:	ldr	r0, [sp]
   339c8:	ldr	r1, [sp]
   339cc:	lsr	r1, r1, #1
   339d0:	add	r1, r1, #1
   339d4:	adds	r0, r0, r1
   339d8:	mov	r1, #0
   339dc:	adc	r1, r1, #0
   339e0:	str	r0, [sp]
   339e4:	tst	r1, #1
   339e8:	beq	339f0 <ftello64@plt+0x22128>
   339ec:	bl	36548 <ftello64@plt+0x24c80>
   339f0:	b	339f4 <ftello64@plt+0x2212c>
   339f4:	ldr	r0, [fp, #-4]
   339f8:	ldr	r1, [sp]
   339fc:	ldr	r2, [sp, #4]
   33a00:	bl	336f8 <ftello64@plt+0x21e30>
   33a04:	str	r0, [fp, #-4]
   33a08:	ldr	r0, [sp]
   33a0c:	ldr	r1, [sp, #8]
   33a10:	str	r0, [r1]
   33a14:	ldr	r0, [fp, #-4]
   33a18:	mov	sp, fp
   33a1c:	pop	{fp, pc}
   33a20:	push	{fp, lr}
   33a24:	mov	fp, sp
   33a28:	sub	sp, sp, #376	; 0x178
   33a2c:	ldr	ip, [fp, #8]
   33a30:	str	r0, [fp, #-4]
   33a34:	str	r1, [fp, #-8]
   33a38:	str	r2, [fp, #-12]
   33a3c:	str	r3, [fp, #-16]
   33a40:	ldr	r0, [fp, #-8]
   33a44:	ldr	r0, [r0]
   33a48:	str	r0, [fp, #-20]	; 0xffffffec
   33a4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   33a50:	ldr	r1, [fp, #-20]	; 0xffffffec
   33a54:	asr	r1, r1, #1
   33a58:	add	r1, r0, r1
   33a5c:	mov	r2, #1
   33a60:	cmp	r1, r0
   33a64:	movwvc	r2, #0
   33a68:	str	r1, [fp, #-24]	; 0xffffffe8
   33a6c:	tst	r2, #1
   33a70:	str	ip, [fp, #-36]	; 0xffffffdc
   33a74:	beq	33a80 <ftello64@plt+0x221b8>
   33a78:	ldr	r0, [pc, #4044]	; 34a4c <ftello64@plt+0x23184>
   33a7c:	str	r0, [fp, #-24]	; 0xffffffe8
   33a80:	ldr	r0, [fp, #-16]
   33a84:	movw	r1, #0
   33a88:	cmp	r1, r0
   33a8c:	bgt	33aa8 <ftello64@plt+0x221e0>
   33a90:	ldr	r0, [fp, #-16]
   33a94:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33a98:	cmp	r0, r1
   33a9c:	bge	33aa8 <ftello64@plt+0x221e0>
   33aa0:	ldr	r0, [fp, #-16]
   33aa4:	str	r0, [fp, #-24]	; 0xffffffe8
   33aa8:	b	33e80 <ftello64@plt+0x225b8>
   33aac:	b	33ab0 <ftello64@plt+0x221e8>
   33ab0:	ldr	r0, [fp, #8]
   33ab4:	cmp	r0, #0
   33ab8:	bge	33bcc <ftello64@plt+0x22304>
   33abc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33ac0:	cmp	r0, #0
   33ac4:	bge	33b50 <ftello64@plt+0x22288>
   33ac8:	b	33acc <ftello64@plt+0x22204>
   33acc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33ad0:	ldr	r1, [fp, #8]
   33ad4:	movw	r2, #127	; 0x7f
   33ad8:	sdiv	r1, r2, r1
   33adc:	cmp	r0, r1
   33ae0:	blt	33c6c <ftello64@plt+0x223a4>
   33ae4:	b	33c84 <ftello64@plt+0x223bc>
   33ae8:	b	33aec <ftello64@plt+0x22224>
   33aec:	ldr	r0, [pc, #4076]	; 34ae0 <ftello64@plt+0x23218>
   33af0:	ldr	r1, [fp, #8]
   33af4:	cmp	r1, r0
   33af8:	blt	33b10 <ftello64@plt+0x22248>
   33afc:	b	33b1c <ftello64@plt+0x22254>
   33b00:	ldr	r0, [fp, #8]
   33b04:	movw	r1, #0
   33b08:	cmp	r1, r0
   33b0c:	bge	33b1c <ftello64@plt+0x22254>
   33b10:	movw	r0, #0
   33b14:	str	r0, [fp, #-40]	; 0xffffffd8
   33b18:	b	33b34 <ftello64@plt+0x2226c>
   33b1c:	ldr	r0, [fp, #8]
   33b20:	movw	r1, #0
   33b24:	sub	r0, r1, r0
   33b28:	movw	r1, #127	; 0x7f
   33b2c:	sdiv	r0, r1, r0
   33b30:	str	r0, [fp, #-40]	; 0xffffffd8
   33b34:	ldr	r0, [fp, #-40]	; 0xffffffd8
   33b38:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33b3c:	mvn	r2, #0
   33b40:	sub	r1, r2, r1
   33b44:	cmp	r0, r1
   33b48:	ble	33c6c <ftello64@plt+0x223a4>
   33b4c:	b	33c84 <ftello64@plt+0x223bc>
   33b50:	b	33b54 <ftello64@plt+0x2228c>
   33b54:	b	33bb0 <ftello64@plt+0x222e8>
   33b58:	b	33bb0 <ftello64@plt+0x222e8>
   33b5c:	ldr	r0, [fp, #8]
   33b60:	cmn	r0, #1
   33b64:	bne	33bb0 <ftello64@plt+0x222e8>
   33b68:	b	33b6c <ftello64@plt+0x222a4>
   33b6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33b70:	mvn	r1, #127	; 0x7f
   33b74:	add	r0, r0, r1
   33b78:	movw	r1, #0
   33b7c:	cmp	r1, r0
   33b80:	blt	33c6c <ftello64@plt+0x223a4>
   33b84:	b	33c84 <ftello64@plt+0x223bc>
   33b88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33b8c:	movw	r1, #0
   33b90:	cmp	r1, r0
   33b94:	bge	33c84 <ftello64@plt+0x223bc>
   33b98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33b9c:	sub	r0, r0, #1
   33ba0:	movw	r1, #127	; 0x7f
   33ba4:	cmp	r1, r0
   33ba8:	blt	33c6c <ftello64@plt+0x223a4>
   33bac:	b	33c84 <ftello64@plt+0x223bc>
   33bb0:	ldr	r0, [fp, #8]
   33bb4:	mvn	r1, #127	; 0x7f
   33bb8:	sdiv	r0, r1, r0
   33bbc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33bc0:	cmp	r0, r1
   33bc4:	blt	33c6c <ftello64@plt+0x223a4>
   33bc8:	b	33c84 <ftello64@plt+0x223bc>
   33bcc:	ldr	r0, [fp, #8]
   33bd0:	cmp	r0, #0
   33bd4:	bne	33bdc <ftello64@plt+0x22314>
   33bd8:	b	33c84 <ftello64@plt+0x223bc>
   33bdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33be0:	cmp	r0, #0
   33be4:	bge	33c54 <ftello64@plt+0x2238c>
   33be8:	b	33bec <ftello64@plt+0x22324>
   33bec:	b	33c38 <ftello64@plt+0x22370>
   33bf0:	b	33c38 <ftello64@plt+0x22370>
   33bf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33bf8:	cmn	r0, #1
   33bfc:	bne	33c38 <ftello64@plt+0x22370>
   33c00:	b	33c04 <ftello64@plt+0x2233c>
   33c04:	ldr	r0, [fp, #8]
   33c08:	mvn	r1, #127	; 0x7f
   33c0c:	add	r0, r0, r1
   33c10:	movw	r1, #0
   33c14:	cmp	r1, r0
   33c18:	blt	33c6c <ftello64@plt+0x223a4>
   33c1c:	b	33c84 <ftello64@plt+0x223bc>
   33c20:	ldr	r0, [fp, #8]
   33c24:	sub	r0, r0, #1
   33c28:	movw	r1, #127	; 0x7f
   33c2c:	cmp	r1, r0
   33c30:	blt	33c6c <ftello64@plt+0x223a4>
   33c34:	b	33c84 <ftello64@plt+0x223bc>
   33c38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33c3c:	mvn	r1, #127	; 0x7f
   33c40:	sdiv	r0, r1, r0
   33c44:	ldr	r1, [fp, #8]
   33c48:	cmp	r0, r1
   33c4c:	blt	33c6c <ftello64@plt+0x223a4>
   33c50:	b	33c84 <ftello64@plt+0x223bc>
   33c54:	ldr	r0, [fp, #8]
   33c58:	movw	r1, #127	; 0x7f
   33c5c:	sdiv	r0, r1, r0
   33c60:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33c64:	cmp	r0, r1
   33c68:	bge	33c84 <ftello64@plt+0x223bc>
   33c6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33c70:	ldr	r1, [fp, #8]
   33c74:	mul	r0, r0, r1
   33c78:	sxtb	r0, r0
   33c7c:	str	r0, [fp, #-28]	; 0xffffffe4
   33c80:	b	34e98 <ftello64@plt+0x235d0>
   33c84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33c88:	ldr	r1, [fp, #8]
   33c8c:	mul	r0, r0, r1
   33c90:	sxtb	r0, r0
   33c94:	str	r0, [fp, #-28]	; 0xffffffe4
   33c98:	b	34ea8 <ftello64@plt+0x235e0>
   33c9c:	ldr	r0, [fp, #8]
   33ca0:	cmp	r0, #0
   33ca4:	bge	33db4 <ftello64@plt+0x224ec>
   33ca8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33cac:	cmp	r0, #0
   33cb0:	bge	33d3c <ftello64@plt+0x22474>
   33cb4:	b	33cb8 <ftello64@plt+0x223f0>
   33cb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33cbc:	ldr	r1, [fp, #8]
   33cc0:	movw	r2, #255	; 0xff
   33cc4:	sdiv	r1, r2, r1
   33cc8:	cmp	r0, r1
   33ccc:	blt	33e50 <ftello64@plt+0x22588>
   33cd0:	b	33e68 <ftello64@plt+0x225a0>
   33cd4:	b	33cd8 <ftello64@plt+0x22410>
   33cd8:	ldr	r0, [pc, #3584]	; 34ae0 <ftello64@plt+0x23218>
   33cdc:	ldr	r1, [fp, #8]
   33ce0:	cmp	r1, r0
   33ce4:	blt	33cfc <ftello64@plt+0x22434>
   33ce8:	b	33d08 <ftello64@plt+0x22440>
   33cec:	ldr	r0, [fp, #8]
   33cf0:	movw	r1, #0
   33cf4:	cmp	r1, r0
   33cf8:	bge	33d08 <ftello64@plt+0x22440>
   33cfc:	movw	r0, #0
   33d00:	str	r0, [fp, #-44]	; 0xffffffd4
   33d04:	b	33d20 <ftello64@plt+0x22458>
   33d08:	ldr	r0, [fp, #8]
   33d0c:	movw	r1, #0
   33d10:	sub	r0, r1, r0
   33d14:	movw	r1, #255	; 0xff
   33d18:	sdiv	r0, r1, r0
   33d1c:	str	r0, [fp, #-44]	; 0xffffffd4
   33d20:	ldr	r0, [fp, #-44]	; 0xffffffd4
   33d24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33d28:	mvn	r2, #0
   33d2c:	sub	r1, r2, r1
   33d30:	cmp	r0, r1
   33d34:	ble	33e50 <ftello64@plt+0x22588>
   33d38:	b	33e68 <ftello64@plt+0x225a0>
   33d3c:	b	33d40 <ftello64@plt+0x22478>
   33d40:	b	33d98 <ftello64@plt+0x224d0>
   33d44:	b	33d98 <ftello64@plt+0x224d0>
   33d48:	ldr	r0, [fp, #8]
   33d4c:	cmn	r0, #1
   33d50:	bne	33d98 <ftello64@plt+0x224d0>
   33d54:	b	33d58 <ftello64@plt+0x22490>
   33d58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33d5c:	add	r0, r0, #0
   33d60:	movw	r1, #0
   33d64:	cmp	r1, r0
   33d68:	blt	33e50 <ftello64@plt+0x22588>
   33d6c:	b	33e68 <ftello64@plt+0x225a0>
   33d70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33d74:	movw	r1, #0
   33d78:	cmp	r1, r0
   33d7c:	bge	33e68 <ftello64@plt+0x225a0>
   33d80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33d84:	sub	r0, r0, #1
   33d88:	mvn	r1, #0
   33d8c:	cmp	r1, r0
   33d90:	blt	33e50 <ftello64@plt+0x22588>
   33d94:	b	33e68 <ftello64@plt+0x225a0>
   33d98:	ldr	r0, [fp, #8]
   33d9c:	movw	r1, #0
   33da0:	sdiv	r0, r1, r0
   33da4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33da8:	cmp	r0, r1
   33dac:	blt	33e50 <ftello64@plt+0x22588>
   33db0:	b	33e68 <ftello64@plt+0x225a0>
   33db4:	ldr	r0, [fp, #8]
   33db8:	cmp	r0, #0
   33dbc:	bne	33dc4 <ftello64@plt+0x224fc>
   33dc0:	b	33e68 <ftello64@plt+0x225a0>
   33dc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33dc8:	cmp	r0, #0
   33dcc:	bge	33e38 <ftello64@plt+0x22570>
   33dd0:	b	33dd4 <ftello64@plt+0x2250c>
   33dd4:	b	33e1c <ftello64@plt+0x22554>
   33dd8:	b	33e1c <ftello64@plt+0x22554>
   33ddc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33de0:	cmn	r0, #1
   33de4:	bne	33e1c <ftello64@plt+0x22554>
   33de8:	b	33dec <ftello64@plt+0x22524>
   33dec:	ldr	r0, [fp, #8]
   33df0:	add	r0, r0, #0
   33df4:	movw	r1, #0
   33df8:	cmp	r1, r0
   33dfc:	blt	33e50 <ftello64@plt+0x22588>
   33e00:	b	33e68 <ftello64@plt+0x225a0>
   33e04:	ldr	r0, [fp, #8]
   33e08:	sub	r0, r0, #1
   33e0c:	mvn	r1, #0
   33e10:	cmp	r1, r0
   33e14:	blt	33e50 <ftello64@plt+0x22588>
   33e18:	b	33e68 <ftello64@plt+0x225a0>
   33e1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33e20:	movw	r1, #0
   33e24:	sdiv	r0, r1, r0
   33e28:	ldr	r1, [fp, #8]
   33e2c:	cmp	r0, r1
   33e30:	blt	33e50 <ftello64@plt+0x22588>
   33e34:	b	33e68 <ftello64@plt+0x225a0>
   33e38:	ldr	r0, [fp, #8]
   33e3c:	movw	r1, #255	; 0xff
   33e40:	sdiv	r0, r1, r0
   33e44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33e48:	cmp	r0, r1
   33e4c:	bge	33e68 <ftello64@plt+0x225a0>
   33e50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33e54:	ldr	r1, [fp, #8]
   33e58:	mul	r0, r0, r1
   33e5c:	and	r0, r0, #255	; 0xff
   33e60:	str	r0, [fp, #-28]	; 0xffffffe4
   33e64:	b	34e98 <ftello64@plt+0x235d0>
   33e68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33e6c:	ldr	r1, [fp, #8]
   33e70:	mul	r0, r0, r1
   33e74:	and	r0, r0, #255	; 0xff
   33e78:	str	r0, [fp, #-28]	; 0xffffffe4
   33e7c:	b	34ea8 <ftello64@plt+0x235e0>
   33e80:	b	34258 <ftello64@plt+0x22990>
   33e84:	b	33e88 <ftello64@plt+0x225c0>
   33e88:	ldr	r0, [fp, #8]
   33e8c:	cmp	r0, #0
   33e90:	bge	33fa4 <ftello64@plt+0x226dc>
   33e94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33e98:	cmp	r0, #0
   33e9c:	bge	33f28 <ftello64@plt+0x22660>
   33ea0:	b	33ea4 <ftello64@plt+0x225dc>
   33ea4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33ea8:	ldr	r1, [fp, #8]
   33eac:	movw	r2, #32767	; 0x7fff
   33eb0:	sdiv	r1, r2, r1
   33eb4:	cmp	r0, r1
   33eb8:	blt	34044 <ftello64@plt+0x2277c>
   33ebc:	b	3405c <ftello64@plt+0x22794>
   33ec0:	b	33ec4 <ftello64@plt+0x225fc>
   33ec4:	ldr	r0, [pc, #3092]	; 34ae0 <ftello64@plt+0x23218>
   33ec8:	ldr	r1, [fp, #8]
   33ecc:	cmp	r1, r0
   33ed0:	blt	33ee8 <ftello64@plt+0x22620>
   33ed4:	b	33ef4 <ftello64@plt+0x2262c>
   33ed8:	ldr	r0, [fp, #8]
   33edc:	movw	r1, #0
   33ee0:	cmp	r1, r0
   33ee4:	bge	33ef4 <ftello64@plt+0x2262c>
   33ee8:	movw	r0, #0
   33eec:	str	r0, [fp, #-48]	; 0xffffffd0
   33ef0:	b	33f0c <ftello64@plt+0x22644>
   33ef4:	ldr	r0, [fp, #8]
   33ef8:	movw	r1, #0
   33efc:	sub	r0, r1, r0
   33f00:	movw	r1, #32767	; 0x7fff
   33f04:	sdiv	r0, r1, r0
   33f08:	str	r0, [fp, #-48]	; 0xffffffd0
   33f0c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   33f10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33f14:	mvn	r2, #0
   33f18:	sub	r1, r2, r1
   33f1c:	cmp	r0, r1
   33f20:	ble	34044 <ftello64@plt+0x2277c>
   33f24:	b	3405c <ftello64@plt+0x22794>
   33f28:	b	33f2c <ftello64@plt+0x22664>
   33f2c:	b	33f88 <ftello64@plt+0x226c0>
   33f30:	b	33f88 <ftello64@plt+0x226c0>
   33f34:	ldr	r0, [fp, #8]
   33f38:	cmn	r0, #1
   33f3c:	bne	33f88 <ftello64@plt+0x226c0>
   33f40:	b	33f44 <ftello64@plt+0x2267c>
   33f44:	ldr	r0, [pc, #3928]	; 34ea4 <ftello64@plt+0x235dc>
   33f48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33f4c:	add	r0, r1, r0
   33f50:	movw	r1, #0
   33f54:	cmp	r1, r0
   33f58:	blt	34044 <ftello64@plt+0x2277c>
   33f5c:	b	3405c <ftello64@plt+0x22794>
   33f60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33f64:	movw	r1, #0
   33f68:	cmp	r1, r0
   33f6c:	bge	3405c <ftello64@plt+0x22794>
   33f70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33f74:	sub	r0, r0, #1
   33f78:	movw	r1, #32767	; 0x7fff
   33f7c:	cmp	r1, r0
   33f80:	blt	34044 <ftello64@plt+0x2277c>
   33f84:	b	3405c <ftello64@plt+0x22794>
   33f88:	ldr	r0, [pc, #3860]	; 34ea4 <ftello64@plt+0x235dc>
   33f8c:	ldr	r1, [fp, #8]
   33f90:	sdiv	r0, r0, r1
   33f94:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33f98:	cmp	r0, r1
   33f9c:	blt	34044 <ftello64@plt+0x2277c>
   33fa0:	b	3405c <ftello64@plt+0x22794>
   33fa4:	ldr	r0, [fp, #8]
   33fa8:	cmp	r0, #0
   33fac:	bne	33fb4 <ftello64@plt+0x226ec>
   33fb0:	b	3405c <ftello64@plt+0x22794>
   33fb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33fb8:	cmp	r0, #0
   33fbc:	bge	3402c <ftello64@plt+0x22764>
   33fc0:	b	33fc4 <ftello64@plt+0x226fc>
   33fc4:	b	34010 <ftello64@plt+0x22748>
   33fc8:	b	34010 <ftello64@plt+0x22748>
   33fcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33fd0:	cmn	r0, #1
   33fd4:	bne	34010 <ftello64@plt+0x22748>
   33fd8:	b	33fdc <ftello64@plt+0x22714>
   33fdc:	ldr	r0, [pc, #3776]	; 34ea4 <ftello64@plt+0x235dc>
   33fe0:	ldr	r1, [fp, #8]
   33fe4:	add	r0, r1, r0
   33fe8:	movw	r1, #0
   33fec:	cmp	r1, r0
   33ff0:	blt	34044 <ftello64@plt+0x2277c>
   33ff4:	b	3405c <ftello64@plt+0x22794>
   33ff8:	ldr	r0, [fp, #8]
   33ffc:	sub	r0, r0, #1
   34000:	movw	r1, #32767	; 0x7fff
   34004:	cmp	r1, r0
   34008:	blt	34044 <ftello64@plt+0x2277c>
   3400c:	b	3405c <ftello64@plt+0x22794>
   34010:	ldr	r0, [pc, #3724]	; 34ea4 <ftello64@plt+0x235dc>
   34014:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34018:	sdiv	r0, r0, r1
   3401c:	ldr	r1, [fp, #8]
   34020:	cmp	r0, r1
   34024:	blt	34044 <ftello64@plt+0x2277c>
   34028:	b	3405c <ftello64@plt+0x22794>
   3402c:	ldr	r0, [fp, #8]
   34030:	movw	r1, #32767	; 0x7fff
   34034:	sdiv	r0, r1, r0
   34038:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3403c:	cmp	r0, r1
   34040:	bge	3405c <ftello64@plt+0x22794>
   34044:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34048:	ldr	r1, [fp, #8]
   3404c:	mul	r0, r0, r1
   34050:	sxth	r0, r0
   34054:	str	r0, [fp, #-28]	; 0xffffffe4
   34058:	b	34e98 <ftello64@plt+0x235d0>
   3405c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34060:	ldr	r1, [fp, #8]
   34064:	mul	r0, r0, r1
   34068:	sxth	r0, r0
   3406c:	str	r0, [fp, #-28]	; 0xffffffe4
   34070:	b	34ea8 <ftello64@plt+0x235e0>
   34074:	ldr	r0, [fp, #8]
   34078:	cmp	r0, #0
   3407c:	bge	3418c <ftello64@plt+0x228c4>
   34080:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34084:	cmp	r0, #0
   34088:	bge	34114 <ftello64@plt+0x2284c>
   3408c:	b	34090 <ftello64@plt+0x227c8>
   34090:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34094:	ldr	r1, [fp, #8]
   34098:	movw	r2, #65535	; 0xffff
   3409c:	sdiv	r1, r2, r1
   340a0:	cmp	r0, r1
   340a4:	blt	34228 <ftello64@plt+0x22960>
   340a8:	b	34240 <ftello64@plt+0x22978>
   340ac:	b	340b0 <ftello64@plt+0x227e8>
   340b0:	ldr	r0, [pc, #2600]	; 34ae0 <ftello64@plt+0x23218>
   340b4:	ldr	r1, [fp, #8]
   340b8:	cmp	r1, r0
   340bc:	blt	340d4 <ftello64@plt+0x2280c>
   340c0:	b	340e0 <ftello64@plt+0x22818>
   340c4:	ldr	r0, [fp, #8]
   340c8:	movw	r1, #0
   340cc:	cmp	r1, r0
   340d0:	bge	340e0 <ftello64@plt+0x22818>
   340d4:	movw	r0, #0
   340d8:	str	r0, [fp, #-52]	; 0xffffffcc
   340dc:	b	340f8 <ftello64@plt+0x22830>
   340e0:	ldr	r0, [fp, #8]
   340e4:	movw	r1, #0
   340e8:	sub	r0, r1, r0
   340ec:	movw	r1, #65535	; 0xffff
   340f0:	sdiv	r0, r1, r0
   340f4:	str	r0, [fp, #-52]	; 0xffffffcc
   340f8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   340fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34100:	mvn	r2, #0
   34104:	sub	r1, r2, r1
   34108:	cmp	r0, r1
   3410c:	ble	34228 <ftello64@plt+0x22960>
   34110:	b	34240 <ftello64@plt+0x22978>
   34114:	b	34118 <ftello64@plt+0x22850>
   34118:	b	34170 <ftello64@plt+0x228a8>
   3411c:	b	34170 <ftello64@plt+0x228a8>
   34120:	ldr	r0, [fp, #8]
   34124:	cmn	r0, #1
   34128:	bne	34170 <ftello64@plt+0x228a8>
   3412c:	b	34130 <ftello64@plt+0x22868>
   34130:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34134:	add	r0, r0, #0
   34138:	movw	r1, #0
   3413c:	cmp	r1, r0
   34140:	blt	34228 <ftello64@plt+0x22960>
   34144:	b	34240 <ftello64@plt+0x22978>
   34148:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3414c:	movw	r1, #0
   34150:	cmp	r1, r0
   34154:	bge	34240 <ftello64@plt+0x22978>
   34158:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3415c:	sub	r0, r0, #1
   34160:	mvn	r1, #0
   34164:	cmp	r1, r0
   34168:	blt	34228 <ftello64@plt+0x22960>
   3416c:	b	34240 <ftello64@plt+0x22978>
   34170:	ldr	r0, [fp, #8]
   34174:	movw	r1, #0
   34178:	sdiv	r0, r1, r0
   3417c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34180:	cmp	r0, r1
   34184:	blt	34228 <ftello64@plt+0x22960>
   34188:	b	34240 <ftello64@plt+0x22978>
   3418c:	ldr	r0, [fp, #8]
   34190:	cmp	r0, #0
   34194:	bne	3419c <ftello64@plt+0x228d4>
   34198:	b	34240 <ftello64@plt+0x22978>
   3419c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   341a0:	cmp	r0, #0
   341a4:	bge	34210 <ftello64@plt+0x22948>
   341a8:	b	341ac <ftello64@plt+0x228e4>
   341ac:	b	341f4 <ftello64@plt+0x2292c>
   341b0:	b	341f4 <ftello64@plt+0x2292c>
   341b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   341b8:	cmn	r0, #1
   341bc:	bne	341f4 <ftello64@plt+0x2292c>
   341c0:	b	341c4 <ftello64@plt+0x228fc>
   341c4:	ldr	r0, [fp, #8]
   341c8:	add	r0, r0, #0
   341cc:	movw	r1, #0
   341d0:	cmp	r1, r0
   341d4:	blt	34228 <ftello64@plt+0x22960>
   341d8:	b	34240 <ftello64@plt+0x22978>
   341dc:	ldr	r0, [fp, #8]
   341e0:	sub	r0, r0, #1
   341e4:	mvn	r1, #0
   341e8:	cmp	r1, r0
   341ec:	blt	34228 <ftello64@plt+0x22960>
   341f0:	b	34240 <ftello64@plt+0x22978>
   341f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   341f8:	movw	r1, #0
   341fc:	sdiv	r0, r1, r0
   34200:	ldr	r1, [fp, #8]
   34204:	cmp	r0, r1
   34208:	blt	34228 <ftello64@plt+0x22960>
   3420c:	b	34240 <ftello64@plt+0x22978>
   34210:	ldr	r0, [fp, #8]
   34214:	movw	r1, #65535	; 0xffff
   34218:	sdiv	r0, r1, r0
   3421c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34220:	cmp	r0, r1
   34224:	bge	34240 <ftello64@plt+0x22978>
   34228:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3422c:	ldr	r1, [fp, #8]
   34230:	mul	r0, r0, r1
   34234:	uxth	r0, r0
   34238:	str	r0, [fp, #-28]	; 0xffffffe4
   3423c:	b	34e98 <ftello64@plt+0x235d0>
   34240:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34244:	ldr	r1, [fp, #8]
   34248:	mul	r0, r0, r1
   3424c:	uxth	r0, r0
   34250:	str	r0, [fp, #-28]	; 0xffffffe4
   34254:	b	34ea8 <ftello64@plt+0x235e0>
   34258:	b	3425c <ftello64@plt+0x22994>
   3425c:	b	34260 <ftello64@plt+0x22998>
   34260:	ldr	r0, [fp, #8]
   34264:	cmp	r0, #0
   34268:	bge	3436c <ftello64@plt+0x22aa4>
   3426c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34270:	cmp	r0, #0
   34274:	bge	34300 <ftello64@plt+0x22a38>
   34278:	b	3427c <ftello64@plt+0x229b4>
   3427c:	ldr	r0, [pc, #1992]	; 34a4c <ftello64@plt+0x23184>
   34280:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34284:	ldr	r2, [fp, #8]
   34288:	sdiv	r0, r0, r2
   3428c:	cmp	r1, r0
   34290:	blt	343fc <ftello64@plt+0x22b34>
   34294:	b	34410 <ftello64@plt+0x22b48>
   34298:	b	3429c <ftello64@plt+0x229d4>
   3429c:	ldr	r0, [pc, #2108]	; 34ae0 <ftello64@plt+0x23218>
   342a0:	ldr	r1, [fp, #8]
   342a4:	cmp	r1, r0
   342a8:	blt	342c0 <ftello64@plt+0x229f8>
   342ac:	b	342cc <ftello64@plt+0x22a04>
   342b0:	ldr	r0, [fp, #8]
   342b4:	movw	r1, #0
   342b8:	cmp	r1, r0
   342bc:	bge	342cc <ftello64@plt+0x22a04>
   342c0:	movw	r0, #0
   342c4:	str	r0, [fp, #-56]	; 0xffffffc8
   342c8:	b	342e4 <ftello64@plt+0x22a1c>
   342cc:	ldr	r0, [pc, #1912]	; 34a4c <ftello64@plt+0x23184>
   342d0:	ldr	r1, [fp, #8]
   342d4:	movw	r2, #0
   342d8:	sub	r1, r2, r1
   342dc:	sdiv	r0, r0, r1
   342e0:	str	r0, [fp, #-56]	; 0xffffffc8
   342e4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   342e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   342ec:	mvn	r2, #0
   342f0:	sub	r1, r2, r1
   342f4:	cmp	r0, r1
   342f8:	ble	343fc <ftello64@plt+0x22b34>
   342fc:	b	34410 <ftello64@plt+0x22b48>
   34300:	ldr	r0, [fp, #8]
   34304:	cmn	r0, #1
   34308:	bne	34350 <ftello64@plt+0x22a88>
   3430c:	b	34310 <ftello64@plt+0x22a48>
   34310:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34314:	add	r0, r0, #-2147483648	; 0x80000000
   34318:	movw	r1, #0
   3431c:	cmp	r1, r0
   34320:	blt	343fc <ftello64@plt+0x22b34>
   34324:	b	34410 <ftello64@plt+0x22b48>
   34328:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3432c:	movw	r1, #0
   34330:	cmp	r1, r0
   34334:	bge	34410 <ftello64@plt+0x22b48>
   34338:	ldr	r0, [pc, #1804]	; 34a4c <ftello64@plt+0x23184>
   3433c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34340:	sub	r1, r1, #1
   34344:	cmp	r0, r1
   34348:	blt	343fc <ftello64@plt+0x22b34>
   3434c:	b	34410 <ftello64@plt+0x22b48>
   34350:	ldr	r0, [pc, #4072]	; 35340 <ftello64@plt+0x23a78>
   34354:	ldr	r1, [fp, #8]
   34358:	sdiv	r0, r0, r1
   3435c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34360:	cmp	r0, r1
   34364:	blt	343fc <ftello64@plt+0x22b34>
   34368:	b	34410 <ftello64@plt+0x22b48>
   3436c:	ldr	r0, [fp, #8]
   34370:	cmp	r0, #0
   34374:	bne	3437c <ftello64@plt+0x22ab4>
   34378:	b	34410 <ftello64@plt+0x22b48>
   3437c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34380:	cmp	r0, #0
   34384:	bge	343e4 <ftello64@plt+0x22b1c>
   34388:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3438c:	cmn	r0, #1
   34390:	bne	343c8 <ftello64@plt+0x22b00>
   34394:	b	34398 <ftello64@plt+0x22ad0>
   34398:	ldr	r0, [fp, #8]
   3439c:	add	r0, r0, #-2147483648	; 0x80000000
   343a0:	movw	r1, #0
   343a4:	cmp	r1, r0
   343a8:	blt	343fc <ftello64@plt+0x22b34>
   343ac:	b	34410 <ftello64@plt+0x22b48>
   343b0:	ldr	r0, [pc, #1684]	; 34a4c <ftello64@plt+0x23184>
   343b4:	ldr	r1, [fp, #8]
   343b8:	sub	r1, r1, #1
   343bc:	cmp	r0, r1
   343c0:	blt	343fc <ftello64@plt+0x22b34>
   343c4:	b	34410 <ftello64@plt+0x22b48>
   343c8:	ldr	r0, [pc, #3952]	; 35340 <ftello64@plt+0x23a78>
   343cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   343d0:	sdiv	r0, r0, r1
   343d4:	ldr	r1, [fp, #8]
   343d8:	cmp	r0, r1
   343dc:	blt	343fc <ftello64@plt+0x22b34>
   343e0:	b	34410 <ftello64@plt+0x22b48>
   343e4:	ldr	r0, [pc, #1632]	; 34a4c <ftello64@plt+0x23184>
   343e8:	ldr	r1, [fp, #8]
   343ec:	sdiv	r0, r0, r1
   343f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   343f4:	cmp	r0, r1
   343f8:	bge	34410 <ftello64@plt+0x22b48>
   343fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34400:	ldr	r1, [fp, #8]
   34404:	mul	r0, r0, r1
   34408:	str	r0, [fp, #-28]	; 0xffffffe4
   3440c:	b	34e98 <ftello64@plt+0x235d0>
   34410:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34414:	ldr	r1, [fp, #8]
   34418:	mul	r0, r0, r1
   3441c:	str	r0, [fp, #-28]	; 0xffffffe4
   34420:	b	34ea8 <ftello64@plt+0x235e0>
   34424:	ldr	r0, [fp, #8]
   34428:	cmp	r0, #0
   3442c:	bge	3453c <ftello64@plt+0x22c74>
   34430:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34434:	cmp	r0, #0
   34438:	bge	344c4 <ftello64@plt+0x22bfc>
   3443c:	b	3445c <ftello64@plt+0x22b94>
   34440:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34444:	ldr	r1, [fp, #8]
   34448:	mvn	r2, #0
   3444c:	udiv	r1, r2, r1
   34450:	cmp	r0, r1
   34454:	bcc	345d8 <ftello64@plt+0x22d10>
   34458:	b	345ec <ftello64@plt+0x22d24>
   3445c:	b	34460 <ftello64@plt+0x22b98>
   34460:	ldr	r0, [pc, #1656]	; 34ae0 <ftello64@plt+0x23218>
   34464:	ldr	r1, [fp, #8]
   34468:	cmp	r1, r0
   3446c:	blt	34484 <ftello64@plt+0x22bbc>
   34470:	b	34490 <ftello64@plt+0x22bc8>
   34474:	ldr	r0, [fp, #8]
   34478:	movw	r1, #0
   3447c:	cmp	r1, r0
   34480:	bge	34490 <ftello64@plt+0x22bc8>
   34484:	movw	r0, #1
   34488:	str	r0, [fp, #-60]	; 0xffffffc4
   3448c:	b	344a8 <ftello64@plt+0x22be0>
   34490:	ldr	r0, [fp, #8]
   34494:	movw	r1, #0
   34498:	sub	r0, r1, r0
   3449c:	mvn	r1, #0
   344a0:	udiv	r0, r1, r0
   344a4:	str	r0, [fp, #-60]	; 0xffffffc4
   344a8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   344ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   344b0:	mvn	r2, #0
   344b4:	sub	r1, r2, r1
   344b8:	cmp	r0, r1
   344bc:	bls	345d8 <ftello64@plt+0x22d10>
   344c0:	b	345ec <ftello64@plt+0x22d24>
   344c4:	b	344c8 <ftello64@plt+0x22c00>
   344c8:	b	34520 <ftello64@plt+0x22c58>
   344cc:	b	34520 <ftello64@plt+0x22c58>
   344d0:	ldr	r0, [fp, #8]
   344d4:	cmn	r0, #1
   344d8:	bne	34520 <ftello64@plt+0x22c58>
   344dc:	b	344e0 <ftello64@plt+0x22c18>
   344e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   344e4:	add	r0, r0, #0
   344e8:	movw	r1, #0
   344ec:	cmp	r1, r0
   344f0:	blt	345d8 <ftello64@plt+0x22d10>
   344f4:	b	345ec <ftello64@plt+0x22d24>
   344f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   344fc:	movw	r1, #0
   34500:	cmp	r1, r0
   34504:	bge	345ec <ftello64@plt+0x22d24>
   34508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3450c:	sub	r0, r0, #1
   34510:	mvn	r1, #0
   34514:	cmp	r1, r0
   34518:	blt	345d8 <ftello64@plt+0x22d10>
   3451c:	b	345ec <ftello64@plt+0x22d24>
   34520:	ldr	r0, [fp, #8]
   34524:	movw	r1, #0
   34528:	sdiv	r0, r1, r0
   3452c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34530:	cmp	r0, r1
   34534:	blt	345d8 <ftello64@plt+0x22d10>
   34538:	b	345ec <ftello64@plt+0x22d24>
   3453c:	ldr	r0, [fp, #8]
   34540:	cmp	r0, #0
   34544:	bne	3454c <ftello64@plt+0x22c84>
   34548:	b	345ec <ftello64@plt+0x22d24>
   3454c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34550:	cmp	r0, #0
   34554:	bge	345c0 <ftello64@plt+0x22cf8>
   34558:	b	3455c <ftello64@plt+0x22c94>
   3455c:	b	345a4 <ftello64@plt+0x22cdc>
   34560:	b	345a4 <ftello64@plt+0x22cdc>
   34564:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34568:	cmn	r0, #1
   3456c:	bne	345a4 <ftello64@plt+0x22cdc>
   34570:	b	34574 <ftello64@plt+0x22cac>
   34574:	ldr	r0, [fp, #8]
   34578:	add	r0, r0, #0
   3457c:	movw	r1, #0
   34580:	cmp	r1, r0
   34584:	blt	345d8 <ftello64@plt+0x22d10>
   34588:	b	345ec <ftello64@plt+0x22d24>
   3458c:	ldr	r0, [fp, #8]
   34590:	sub	r0, r0, #1
   34594:	mvn	r1, #0
   34598:	cmp	r1, r0
   3459c:	blt	345d8 <ftello64@plt+0x22d10>
   345a0:	b	345ec <ftello64@plt+0x22d24>
   345a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   345a8:	movw	r1, #0
   345ac:	sdiv	r0, r1, r0
   345b0:	ldr	r1, [fp, #8]
   345b4:	cmp	r0, r1
   345b8:	blt	345d8 <ftello64@plt+0x22d10>
   345bc:	b	345ec <ftello64@plt+0x22d24>
   345c0:	ldr	r0, [fp, #8]
   345c4:	mvn	r1, #0
   345c8:	udiv	r0, r1, r0
   345cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   345d0:	cmp	r0, r1
   345d4:	bcs	345ec <ftello64@plt+0x22d24>
   345d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   345dc:	ldr	r1, [fp, #8]
   345e0:	mul	r0, r0, r1
   345e4:	str	r0, [fp, #-28]	; 0xffffffe4
   345e8:	b	34e98 <ftello64@plt+0x235d0>
   345ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   345f0:	ldr	r1, [fp, #8]
   345f4:	mul	r0, r0, r1
   345f8:	str	r0, [fp, #-28]	; 0xffffffe4
   345fc:	b	34ea8 <ftello64@plt+0x235e0>
   34600:	b	34604 <ftello64@plt+0x22d3c>
   34604:	b	34608 <ftello64@plt+0x22d40>
   34608:	ldr	r0, [fp, #8]
   3460c:	cmp	r0, #0
   34610:	bge	34714 <ftello64@plt+0x22e4c>
   34614:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34618:	cmp	r0, #0
   3461c:	bge	346a8 <ftello64@plt+0x22de0>
   34620:	b	34624 <ftello64@plt+0x22d5c>
   34624:	ldr	r0, [pc, #1056]	; 34a4c <ftello64@plt+0x23184>
   34628:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3462c:	ldr	r2, [fp, #8]
   34630:	sdiv	r0, r0, r2
   34634:	cmp	r1, r0
   34638:	blt	347a4 <ftello64@plt+0x22edc>
   3463c:	b	347b8 <ftello64@plt+0x22ef0>
   34640:	b	34644 <ftello64@plt+0x22d7c>
   34644:	ldr	r0, [pc, #1172]	; 34ae0 <ftello64@plt+0x23218>
   34648:	ldr	r1, [fp, #8]
   3464c:	cmp	r1, r0
   34650:	blt	34668 <ftello64@plt+0x22da0>
   34654:	b	34674 <ftello64@plt+0x22dac>
   34658:	ldr	r0, [fp, #8]
   3465c:	movw	r1, #0
   34660:	cmp	r1, r0
   34664:	bge	34674 <ftello64@plt+0x22dac>
   34668:	movw	r0, #0
   3466c:	str	r0, [fp, #-64]	; 0xffffffc0
   34670:	b	3468c <ftello64@plt+0x22dc4>
   34674:	ldr	r0, [pc, #976]	; 34a4c <ftello64@plt+0x23184>
   34678:	ldr	r1, [fp, #8]
   3467c:	movw	r2, #0
   34680:	sub	r1, r2, r1
   34684:	sdiv	r0, r0, r1
   34688:	str	r0, [fp, #-64]	; 0xffffffc0
   3468c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   34690:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34694:	mvn	r2, #0
   34698:	sub	r1, r2, r1
   3469c:	cmp	r0, r1
   346a0:	ble	347a4 <ftello64@plt+0x22edc>
   346a4:	b	347b8 <ftello64@plt+0x22ef0>
   346a8:	ldr	r0, [fp, #8]
   346ac:	cmn	r0, #1
   346b0:	bne	346f8 <ftello64@plt+0x22e30>
   346b4:	b	346b8 <ftello64@plt+0x22df0>
   346b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   346bc:	add	r0, r0, #-2147483648	; 0x80000000
   346c0:	movw	r1, #0
   346c4:	cmp	r1, r0
   346c8:	blt	347a4 <ftello64@plt+0x22edc>
   346cc:	b	347b8 <ftello64@plt+0x22ef0>
   346d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   346d4:	movw	r1, #0
   346d8:	cmp	r1, r0
   346dc:	bge	347b8 <ftello64@plt+0x22ef0>
   346e0:	ldr	r0, [pc, #868]	; 34a4c <ftello64@plt+0x23184>
   346e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   346e8:	sub	r1, r1, #1
   346ec:	cmp	r0, r1
   346f0:	blt	347a4 <ftello64@plt+0x22edc>
   346f4:	b	347b8 <ftello64@plt+0x22ef0>
   346f8:	ldr	r0, [pc, #3136]	; 35340 <ftello64@plt+0x23a78>
   346fc:	ldr	r1, [fp, #8]
   34700:	sdiv	r0, r0, r1
   34704:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34708:	cmp	r0, r1
   3470c:	blt	347a4 <ftello64@plt+0x22edc>
   34710:	b	347b8 <ftello64@plt+0x22ef0>
   34714:	ldr	r0, [fp, #8]
   34718:	cmp	r0, #0
   3471c:	bne	34724 <ftello64@plt+0x22e5c>
   34720:	b	347b8 <ftello64@plt+0x22ef0>
   34724:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34728:	cmp	r0, #0
   3472c:	bge	3478c <ftello64@plt+0x22ec4>
   34730:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34734:	cmn	r0, #1
   34738:	bne	34770 <ftello64@plt+0x22ea8>
   3473c:	b	34740 <ftello64@plt+0x22e78>
   34740:	ldr	r0, [fp, #8]
   34744:	add	r0, r0, #-2147483648	; 0x80000000
   34748:	movw	r1, #0
   3474c:	cmp	r1, r0
   34750:	blt	347a4 <ftello64@plt+0x22edc>
   34754:	b	347b8 <ftello64@plt+0x22ef0>
   34758:	ldr	r0, [pc, #748]	; 34a4c <ftello64@plt+0x23184>
   3475c:	ldr	r1, [fp, #8]
   34760:	sub	r1, r1, #1
   34764:	cmp	r0, r1
   34768:	blt	347a4 <ftello64@plt+0x22edc>
   3476c:	b	347b8 <ftello64@plt+0x22ef0>
   34770:	ldr	r0, [pc, #3016]	; 35340 <ftello64@plt+0x23a78>
   34774:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34778:	sdiv	r0, r0, r1
   3477c:	ldr	r1, [fp, #8]
   34780:	cmp	r0, r1
   34784:	blt	347a4 <ftello64@plt+0x22edc>
   34788:	b	347b8 <ftello64@plt+0x22ef0>
   3478c:	ldr	r0, [pc, #696]	; 34a4c <ftello64@plt+0x23184>
   34790:	ldr	r1, [fp, #8]
   34794:	sdiv	r0, r0, r1
   34798:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3479c:	cmp	r0, r1
   347a0:	bge	347b8 <ftello64@plt+0x22ef0>
   347a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   347a8:	ldr	r1, [fp, #8]
   347ac:	mul	r0, r0, r1
   347b0:	str	r0, [fp, #-28]	; 0xffffffe4
   347b4:	b	34e98 <ftello64@plt+0x235d0>
   347b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   347bc:	ldr	r1, [fp, #8]
   347c0:	mul	r0, r0, r1
   347c4:	str	r0, [fp, #-28]	; 0xffffffe4
   347c8:	b	34ea8 <ftello64@plt+0x235e0>
   347cc:	ldr	r0, [fp, #8]
   347d0:	cmp	r0, #0
   347d4:	bge	348e4 <ftello64@plt+0x2301c>
   347d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   347dc:	cmp	r0, #0
   347e0:	bge	3486c <ftello64@plt+0x22fa4>
   347e4:	b	34804 <ftello64@plt+0x22f3c>
   347e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   347ec:	ldr	r1, [fp, #8]
   347f0:	mvn	r2, #0
   347f4:	udiv	r1, r2, r1
   347f8:	cmp	r0, r1
   347fc:	bcc	34980 <ftello64@plt+0x230b8>
   34800:	b	34994 <ftello64@plt+0x230cc>
   34804:	b	34808 <ftello64@plt+0x22f40>
   34808:	ldr	r0, [pc, #720]	; 34ae0 <ftello64@plt+0x23218>
   3480c:	ldr	r1, [fp, #8]
   34810:	cmp	r1, r0
   34814:	blt	3482c <ftello64@plt+0x22f64>
   34818:	b	34838 <ftello64@plt+0x22f70>
   3481c:	ldr	r0, [fp, #8]
   34820:	movw	r1, #0
   34824:	cmp	r1, r0
   34828:	bge	34838 <ftello64@plt+0x22f70>
   3482c:	movw	r0, #1
   34830:	str	r0, [fp, #-68]	; 0xffffffbc
   34834:	b	34850 <ftello64@plt+0x22f88>
   34838:	ldr	r0, [fp, #8]
   3483c:	movw	r1, #0
   34840:	sub	r0, r1, r0
   34844:	mvn	r1, #0
   34848:	udiv	r0, r1, r0
   3484c:	str	r0, [fp, #-68]	; 0xffffffbc
   34850:	ldr	r0, [fp, #-68]	; 0xffffffbc
   34854:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34858:	mvn	r2, #0
   3485c:	sub	r1, r2, r1
   34860:	cmp	r0, r1
   34864:	bls	34980 <ftello64@plt+0x230b8>
   34868:	b	34994 <ftello64@plt+0x230cc>
   3486c:	b	34870 <ftello64@plt+0x22fa8>
   34870:	b	348c8 <ftello64@plt+0x23000>
   34874:	b	348c8 <ftello64@plt+0x23000>
   34878:	ldr	r0, [fp, #8]
   3487c:	cmn	r0, #1
   34880:	bne	348c8 <ftello64@plt+0x23000>
   34884:	b	34888 <ftello64@plt+0x22fc0>
   34888:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3488c:	add	r0, r0, #0
   34890:	movw	r1, #0
   34894:	cmp	r1, r0
   34898:	blt	34980 <ftello64@plt+0x230b8>
   3489c:	b	34994 <ftello64@plt+0x230cc>
   348a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   348a4:	movw	r1, #0
   348a8:	cmp	r1, r0
   348ac:	bge	34994 <ftello64@plt+0x230cc>
   348b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   348b4:	sub	r0, r0, #1
   348b8:	mvn	r1, #0
   348bc:	cmp	r1, r0
   348c0:	blt	34980 <ftello64@plt+0x230b8>
   348c4:	b	34994 <ftello64@plt+0x230cc>
   348c8:	ldr	r0, [fp, #8]
   348cc:	movw	r1, #0
   348d0:	sdiv	r0, r1, r0
   348d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   348d8:	cmp	r0, r1
   348dc:	blt	34980 <ftello64@plt+0x230b8>
   348e0:	b	34994 <ftello64@plt+0x230cc>
   348e4:	ldr	r0, [fp, #8]
   348e8:	cmp	r0, #0
   348ec:	bne	348f4 <ftello64@plt+0x2302c>
   348f0:	b	34994 <ftello64@plt+0x230cc>
   348f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   348f8:	cmp	r0, #0
   348fc:	bge	34968 <ftello64@plt+0x230a0>
   34900:	b	34904 <ftello64@plt+0x2303c>
   34904:	b	3494c <ftello64@plt+0x23084>
   34908:	b	3494c <ftello64@plt+0x23084>
   3490c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34910:	cmn	r0, #1
   34914:	bne	3494c <ftello64@plt+0x23084>
   34918:	b	3491c <ftello64@plt+0x23054>
   3491c:	ldr	r0, [fp, #8]
   34920:	add	r0, r0, #0
   34924:	movw	r1, #0
   34928:	cmp	r1, r0
   3492c:	blt	34980 <ftello64@plt+0x230b8>
   34930:	b	34994 <ftello64@plt+0x230cc>
   34934:	ldr	r0, [fp, #8]
   34938:	sub	r0, r0, #1
   3493c:	mvn	r1, #0
   34940:	cmp	r1, r0
   34944:	blt	34980 <ftello64@plt+0x230b8>
   34948:	b	34994 <ftello64@plt+0x230cc>
   3494c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34950:	movw	r1, #0
   34954:	sdiv	r0, r1, r0
   34958:	ldr	r1, [fp, #8]
   3495c:	cmp	r0, r1
   34960:	blt	34980 <ftello64@plt+0x230b8>
   34964:	b	34994 <ftello64@plt+0x230cc>
   34968:	ldr	r0, [fp, #8]
   3496c:	mvn	r1, #0
   34970:	udiv	r0, r1, r0
   34974:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34978:	cmp	r0, r1
   3497c:	bcs	34994 <ftello64@plt+0x230cc>
   34980:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34984:	ldr	r1, [fp, #8]
   34988:	mul	r0, r0, r1
   3498c:	str	r0, [fp, #-28]	; 0xffffffe4
   34990:	b	34e98 <ftello64@plt+0x235d0>
   34994:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34998:	ldr	r1, [fp, #8]
   3499c:	mul	r0, r0, r1
   349a0:	str	r0, [fp, #-28]	; 0xffffffe4
   349a4:	b	34ea8 <ftello64@plt+0x235e0>
   349a8:	b	349ac <ftello64@plt+0x230e4>
   349ac:	ldr	r0, [fp, #8]
   349b0:	cmp	r0, #0
   349b4:	bge	34b44 <ftello64@plt+0x2327c>
   349b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   349bc:	cmp	r0, #0
   349c0:	bge	34aac <ftello64@plt+0x231e4>
   349c4:	b	349c8 <ftello64@plt+0x23100>
   349c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   349cc:	ldr	r1, [fp, #8]
   349d0:	asr	r3, r1, #31
   349d4:	mvn	r2, #0
   349d8:	mvn	ip, #-2147483648	; 0x80000000
   349dc:	str	r0, [fp, #-72]	; 0xffffffb8
   349e0:	mov	r0, r2
   349e4:	str	r1, [fp, #-76]	; 0xffffffb4
   349e8:	mov	r1, ip
   349ec:	ldr	r2, [fp, #-76]	; 0xffffffb4
   349f0:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   349f4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   349f8:	subs	r0, r2, r0
   349fc:	rscs	r1, r1, r2, asr #31
   34a00:	str	r0, [fp, #-80]	; 0xffffffb0
   34a04:	str	r1, [fp, #-84]	; 0xffffffac
   34a08:	blt	34c24 <ftello64@plt+0x2335c>
   34a0c:	b	34c38 <ftello64@plt+0x23370>
   34a10:	b	34a14 <ftello64@plt+0x2314c>
   34a14:	ldr	r0, [pc, #196]	; 34ae0 <ftello64@plt+0x23218>
   34a18:	ldr	r1, [fp, #8]
   34a1c:	cmp	r1, r0
   34a20:	blt	34a38 <ftello64@plt+0x23170>
   34a24:	b	34a50 <ftello64@plt+0x23188>
   34a28:	ldr	r0, [fp, #8]
   34a2c:	movw	r1, #0
   34a30:	cmp	r1, r0
   34a34:	bge	34a50 <ftello64@plt+0x23188>
   34a38:	mov	r0, #0
   34a3c:	mvn	r1, #0
   34a40:	str	r1, [fp, #-88]	; 0xffffffa8
   34a44:	str	r0, [fp, #-92]	; 0xffffffa4
   34a48:	b	34a84 <ftello64@plt+0x231bc>
   34a4c:	svcvc	0x00ffffff
   34a50:	ldr	r0, [fp, #8]
   34a54:	rsb	r0, r0, #0
   34a58:	asr	r3, r0, #31
   34a5c:	mvn	r1, #0
   34a60:	mvn	r2, #-2147483648	; 0x80000000
   34a64:	str	r0, [fp, #-96]	; 0xffffffa0
   34a68:	mov	r0, r1
   34a6c:	mov	r1, r2
   34a70:	ldr	r2, [fp, #-96]	; 0xffffffa0
   34a74:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   34a78:	str	r0, [fp, #-88]	; 0xffffffa8
   34a7c:	str	r1, [fp, #-92]	; 0xffffffa4
   34a80:	b	34a84 <ftello64@plt+0x231bc>
   34a84:	ldr	r0, [fp, #-92]	; 0xffffffa4
   34a88:	ldr	r1, [fp, #-88]	; 0xffffffa8
   34a8c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34a90:	mvn	r2, r2
   34a94:	subs	r1, r2, r1
   34a98:	rscs	r0, r0, r2, asr #31
   34a9c:	str	r1, [fp, #-100]	; 0xffffff9c
   34aa0:	str	r0, [fp, #-104]	; 0xffffff98
   34aa4:	bge	34c24 <ftello64@plt+0x2335c>
   34aa8:	b	34c38 <ftello64@plt+0x23370>
   34aac:	ldr	r0, [fp, #8]
   34ab0:	cmn	r0, #1
   34ab4:	bne	34b04 <ftello64@plt+0x2323c>
   34ab8:	b	34abc <ftello64@plt+0x231f4>
   34abc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34ac0:	mov	r1, #-2147483648	; 0x80000000
   34ac4:	add	r1, r1, r0, asr #31
   34ac8:	rsbs	r0, r0, #0
   34acc:	rscs	r1, r1, #0
   34ad0:	str	r0, [fp, #-108]	; 0xffffff94
   34ad4:	str	r1, [fp, #-112]	; 0xffffff90
   34ad8:	blt	34c24 <ftello64@plt+0x2335c>
   34adc:	b	34c38 <ftello64@plt+0x23370>
   34ae0:	andhi	r0, r0, r1
   34ae4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34ae8:	movw	r1, #0
   34aec:	cmp	r1, r0
   34af0:	bge	34c38 <ftello64@plt+0x23370>
   34af4:	mov	r0, #0
   34af8:	cmp	r0, #0
   34afc:	bne	34c24 <ftello64@plt+0x2335c>
   34b00:	b	34c38 <ftello64@plt+0x23370>
   34b04:	ldr	r0, [fp, #8]
   34b08:	asr	r3, r0, #31
   34b0c:	mov	r1, #0
   34b10:	mov	r2, #-2147483648	; 0x80000000
   34b14:	str	r0, [fp, #-116]	; 0xffffff8c
   34b18:	mov	r0, r1
   34b1c:	mov	r1, r2
   34b20:	ldr	r2, [fp, #-116]	; 0xffffff8c
   34b24:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   34b28:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34b2c:	subs	r0, r0, r2
   34b30:	sbcs	r1, r1, r2, asr #31
   34b34:	str	r0, [fp, #-120]	; 0xffffff88
   34b38:	str	r1, [fp, #-124]	; 0xffffff84
   34b3c:	blt	34c24 <ftello64@plt+0x2335c>
   34b40:	b	34c38 <ftello64@plt+0x23370>
   34b44:	ldr	r0, [fp, #8]
   34b48:	cmp	r0, #0
   34b4c:	bne	34b54 <ftello64@plt+0x2328c>
   34b50:	b	34c38 <ftello64@plt+0x23370>
   34b54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34b58:	cmp	r0, #0
   34b5c:	bge	34be4 <ftello64@plt+0x2331c>
   34b60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34b64:	cmn	r0, #1
   34b68:	bne	34ba4 <ftello64@plt+0x232dc>
   34b6c:	b	34b70 <ftello64@plt+0x232a8>
   34b70:	ldr	r0, [fp, #8]
   34b74:	mov	r1, #-2147483648	; 0x80000000
   34b78:	add	r1, r1, r0, asr #31
   34b7c:	rsbs	r0, r0, #0
   34b80:	rscs	r1, r1, #0
   34b84:	str	r0, [fp, #-128]	; 0xffffff80
   34b88:	str	r1, [fp, #-132]	; 0xffffff7c
   34b8c:	blt	34c24 <ftello64@plt+0x2335c>
   34b90:	b	34c38 <ftello64@plt+0x23370>
   34b94:	mov	r0, #0
   34b98:	cmp	r0, #0
   34b9c:	bne	34c24 <ftello64@plt+0x2335c>
   34ba0:	b	34c38 <ftello64@plt+0x23370>
   34ba4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34ba8:	asr	r3, r0, #31
   34bac:	mov	r1, #0
   34bb0:	mov	r2, #-2147483648	; 0x80000000
   34bb4:	str	r0, [fp, #-136]	; 0xffffff78
   34bb8:	mov	r0, r1
   34bbc:	mov	r1, r2
   34bc0:	ldr	r2, [fp, #-136]	; 0xffffff78
   34bc4:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   34bc8:	ldr	r2, [fp, #8]
   34bcc:	subs	r0, r0, r2
   34bd0:	sbcs	r1, r1, r2, asr #31
   34bd4:	str	r0, [fp, #-140]	; 0xffffff74
   34bd8:	str	r1, [fp, #-144]	; 0xffffff70
   34bdc:	blt	34c24 <ftello64@plt+0x2335c>
   34be0:	b	34c38 <ftello64@plt+0x23370>
   34be4:	ldr	r0, [fp, #8]
   34be8:	asr	r3, r0, #31
   34bec:	mvn	r1, #0
   34bf0:	mvn	r2, #-2147483648	; 0x80000000
   34bf4:	str	r0, [fp, #-148]	; 0xffffff6c
   34bf8:	mov	r0, r1
   34bfc:	mov	r1, r2
   34c00:	ldr	r2, [fp, #-148]	; 0xffffff6c
   34c04:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   34c08:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34c0c:	subs	r0, r0, r2
   34c10:	sbcs	r1, r1, r2, asr #31
   34c14:	str	r0, [fp, #-152]	; 0xffffff68
   34c18:	str	r1, [fp, #-156]	; 0xffffff64
   34c1c:	bge	34c38 <ftello64@plt+0x23370>
   34c20:	b	34c24 <ftello64@plt+0x2335c>
   34c24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34c28:	ldr	r1, [fp, #8]
   34c2c:	mul	r0, r0, r1
   34c30:	str	r0, [fp, #-28]	; 0xffffffe4
   34c34:	b	34e98 <ftello64@plt+0x235d0>
   34c38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34c3c:	ldr	r1, [fp, #8]
   34c40:	mul	r0, r0, r1
   34c44:	str	r0, [fp, #-28]	; 0xffffffe4
   34c48:	b	34ea8 <ftello64@plt+0x235e0>
   34c4c:	ldr	r0, [fp, #8]
   34c50:	cmp	r0, #0
   34c54:	bge	34db4 <ftello64@plt+0x234ec>
   34c58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34c5c:	cmp	r0, #0
   34c60:	bge	34d3c <ftello64@plt+0x23474>
   34c64:	b	34cac <ftello64@plt+0x233e4>
   34c68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34c6c:	ldr	r1, [fp, #8]
   34c70:	asr	r3, r1, #31
   34c74:	mvn	r2, #0
   34c78:	str	r0, [fp, #-160]	; 0xffffff60
   34c7c:	mov	r0, r2
   34c80:	str	r1, [fp, #-164]	; 0xffffff5c
   34c84:	mov	r1, r2
   34c88:	ldr	r2, [fp, #-164]	; 0xffffff5c
   34c8c:	bl	3e6c8 <ftello64@plt+0x2ce00>
   34c90:	ldr	r2, [fp, #-160]	; 0xffffff60
   34c94:	subs	r0, r2, r0
   34c98:	rscs	r1, r1, r2, asr #31
   34c9c:	str	r0, [fp, #-168]	; 0xffffff58
   34ca0:	str	r1, [fp, #-172]	; 0xffffff54
   34ca4:	bcc	34e70 <ftello64@plt+0x235a8>
   34ca8:	b	34e84 <ftello64@plt+0x235bc>
   34cac:	b	34cb0 <ftello64@plt+0x233e8>
   34cb0:	ldr	r0, [pc, #-472]	; 34ae0 <ftello64@plt+0x23218>
   34cb4:	ldr	r1, [fp, #8]
   34cb8:	cmp	r1, r0
   34cbc:	blt	34cd4 <ftello64@plt+0x2340c>
   34cc0:	b	34ce8 <ftello64@plt+0x23420>
   34cc4:	ldr	r0, [fp, #8]
   34cc8:	movw	r1, #0
   34ccc:	cmp	r1, r0
   34cd0:	bge	34ce8 <ftello64@plt+0x23420>
   34cd4:	mov	r0, #1
   34cd8:	mvn	r1, #0
   34cdc:	str	r1, [fp, #-176]	; 0xffffff50
   34ce0:	str	r0, [fp, #-180]	; 0xffffff4c
   34ce4:	b	34d14 <ftello64@plt+0x2344c>
   34ce8:	ldr	r0, [fp, #8]
   34cec:	rsb	r0, r0, #0
   34cf0:	asr	r3, r0, #31
   34cf4:	mvn	r1, #0
   34cf8:	str	r0, [fp, #-184]	; 0xffffff48
   34cfc:	mov	r0, r1
   34d00:	ldr	r2, [fp, #-184]	; 0xffffff48
   34d04:	bl	3e6c8 <ftello64@plt+0x2ce00>
   34d08:	str	r0, [fp, #-176]	; 0xffffff50
   34d0c:	str	r1, [fp, #-180]	; 0xffffff4c
   34d10:	b	34d14 <ftello64@plt+0x2344c>
   34d14:	ldr	r0, [fp, #-180]	; 0xffffff4c
   34d18:	ldr	r1, [fp, #-176]	; 0xffffff50
   34d1c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34d20:	mvn	r2, r2
   34d24:	subs	r1, r2, r1
   34d28:	rscs	r0, r0, r2, asr #31
   34d2c:	str	r1, [sp, #188]	; 0xbc
   34d30:	str	r0, [sp, #184]	; 0xb8
   34d34:	bcs	34e70 <ftello64@plt+0x235a8>
   34d38:	b	34e84 <ftello64@plt+0x235bc>
   34d3c:	b	34d40 <ftello64@plt+0x23478>
   34d40:	b	34d98 <ftello64@plt+0x234d0>
   34d44:	b	34d98 <ftello64@plt+0x234d0>
   34d48:	ldr	r0, [fp, #8]
   34d4c:	cmn	r0, #1
   34d50:	bne	34d98 <ftello64@plt+0x234d0>
   34d54:	b	34d58 <ftello64@plt+0x23490>
   34d58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34d5c:	add	r0, r0, #0
   34d60:	movw	r1, #0
   34d64:	cmp	r1, r0
   34d68:	blt	34e70 <ftello64@plt+0x235a8>
   34d6c:	b	34e84 <ftello64@plt+0x235bc>
   34d70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34d74:	movw	r1, #0
   34d78:	cmp	r1, r0
   34d7c:	bge	34e84 <ftello64@plt+0x235bc>
   34d80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34d84:	sub	r0, r0, #1
   34d88:	mvn	r1, #0
   34d8c:	cmp	r1, r0
   34d90:	blt	34e70 <ftello64@plt+0x235a8>
   34d94:	b	34e84 <ftello64@plt+0x235bc>
   34d98:	ldr	r0, [fp, #8]
   34d9c:	movw	r1, #0
   34da0:	sdiv	r0, r1, r0
   34da4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34da8:	cmp	r0, r1
   34dac:	blt	34e70 <ftello64@plt+0x235a8>
   34db0:	b	34e84 <ftello64@plt+0x235bc>
   34db4:	ldr	r0, [fp, #8]
   34db8:	cmp	r0, #0
   34dbc:	bne	34dc4 <ftello64@plt+0x234fc>
   34dc0:	b	34e84 <ftello64@plt+0x235bc>
   34dc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34dc8:	cmp	r0, #0
   34dcc:	bge	34e38 <ftello64@plt+0x23570>
   34dd0:	b	34dd4 <ftello64@plt+0x2350c>
   34dd4:	b	34e1c <ftello64@plt+0x23554>
   34dd8:	b	34e1c <ftello64@plt+0x23554>
   34ddc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34de0:	cmn	r0, #1
   34de4:	bne	34e1c <ftello64@plt+0x23554>
   34de8:	b	34dec <ftello64@plt+0x23524>
   34dec:	ldr	r0, [fp, #8]
   34df0:	add	r0, r0, #0
   34df4:	movw	r1, #0
   34df8:	cmp	r1, r0
   34dfc:	blt	34e70 <ftello64@plt+0x235a8>
   34e00:	b	34e84 <ftello64@plt+0x235bc>
   34e04:	ldr	r0, [fp, #8]
   34e08:	sub	r0, r0, #1
   34e0c:	mvn	r1, #0
   34e10:	cmp	r1, r0
   34e14:	blt	34e70 <ftello64@plt+0x235a8>
   34e18:	b	34e84 <ftello64@plt+0x235bc>
   34e1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34e20:	movw	r1, #0
   34e24:	sdiv	r0, r1, r0
   34e28:	ldr	r1, [fp, #8]
   34e2c:	cmp	r0, r1
   34e30:	blt	34e70 <ftello64@plt+0x235a8>
   34e34:	b	34e84 <ftello64@plt+0x235bc>
   34e38:	ldr	r0, [fp, #8]
   34e3c:	asr	r3, r0, #31
   34e40:	mvn	r1, #0
   34e44:	str	r0, [sp, #180]	; 0xb4
   34e48:	mov	r0, r1
   34e4c:	ldr	r2, [sp, #180]	; 0xb4
   34e50:	bl	3e6c8 <ftello64@plt+0x2ce00>
   34e54:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34e58:	subs	r0, r0, r2
   34e5c:	sbcs	r1, r1, r2, asr #31
   34e60:	str	r0, [sp, #176]	; 0xb0
   34e64:	str	r1, [sp, #172]	; 0xac
   34e68:	bcs	34e84 <ftello64@plt+0x235bc>
   34e6c:	b	34e70 <ftello64@plt+0x235a8>
   34e70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34e74:	ldr	r1, [fp, #8]
   34e78:	mul	r0, r0, r1
   34e7c:	str	r0, [fp, #-28]	; 0xffffffe4
   34e80:	b	34e98 <ftello64@plt+0x235d0>
   34e84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34e88:	ldr	r1, [fp, #8]
   34e8c:	mul	r0, r0, r1
   34e90:	str	r0, [fp, #-28]	; 0xffffffe4
   34e94:	b	34ea8 <ftello64@plt+0x235e0>
   34e98:	ldr	r0, [pc, #-1108]	; 34a4c <ftello64@plt+0x23184>
   34e9c:	str	r0, [sp, #168]	; 0xa8
   34ea0:	b	34ec8 <ftello64@plt+0x23600>
   34ea4:			; <UNDEFINED> instruction: 0xffff8000
   34ea8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   34eac:	cmp	r0, #64	; 0x40
   34eb0:	movw	r0, #0
   34eb4:	movlt	r0, #1
   34eb8:	tst	r0, #1
   34ebc:	movw	r0, #64	; 0x40
   34ec0:	moveq	r0, #0
   34ec4:	str	r0, [sp, #168]	; 0xa8
   34ec8:	ldr	r0, [sp, #168]	; 0xa8
   34ecc:	str	r0, [fp, #-32]	; 0xffffffe0
   34ed0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34ed4:	cmp	r0, #0
   34ed8:	beq	34f08 <ftello64@plt+0x23640>
   34edc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34ee0:	ldr	r1, [fp, #8]
   34ee4:	sdiv	r0, r0, r1
   34ee8:	str	r0, [fp, #-24]	; 0xffffffe8
   34eec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34ef0:	mov	r1, r0
   34ef4:	ldr	r2, [fp, #8]
   34ef8:	sdiv	r3, r0, r2
   34efc:	mls	r0, r3, r2, r0
   34f00:	sub	r0, r1, r0
   34f04:	str	r0, [fp, #-28]	; 0xffffffe4
   34f08:	ldr	r0, [fp, #-4]
   34f0c:	movw	r1, #0
   34f10:	cmp	r0, r1
   34f14:	bne	34f24 <ftello64@plt+0x2365c>
   34f18:	ldr	r0, [fp, #-8]
   34f1c:	movw	r1, #0
   34f20:	str	r1, [r0]
   34f24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34f28:	ldr	r1, [fp, #-20]	; 0xffffffec
   34f2c:	sub	r0, r0, r1
   34f30:	ldr	r1, [fp, #-12]
   34f34:	cmp	r0, r1
   34f38:	bge	36370 <ftello64@plt+0x24aa8>
   34f3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   34f40:	ldr	r1, [fp, #-12]
   34f44:	add	r1, r0, r1
   34f48:	mov	r2, #1
   34f4c:	cmp	r1, r0
   34f50:	movwvc	r2, #0
   34f54:	str	r1, [fp, #-24]	; 0xffffffe8
   34f58:	tst	r2, #1
   34f5c:	bne	3636c <ftello64@plt+0x24aa4>
   34f60:	ldr	r0, [fp, #-16]
   34f64:	movw	r1, #0
   34f68:	cmp	r1, r0
   34f6c:	bgt	34f80 <ftello64@plt+0x236b8>
   34f70:	ldr	r0, [fp, #-16]
   34f74:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34f78:	cmp	r0, r1
   34f7c:	blt	3636c <ftello64@plt+0x24aa4>
   34f80:	b	3535c <ftello64@plt+0x23a94>
   34f84:	b	34f88 <ftello64@plt+0x236c0>
   34f88:	ldr	r0, [fp, #8]
   34f8c:	cmp	r0, #0
   34f90:	bge	350a4 <ftello64@plt+0x237dc>
   34f94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34f98:	cmp	r0, #0
   34f9c:	bge	35028 <ftello64@plt+0x23760>
   34fa0:	b	34fa4 <ftello64@plt+0x236dc>
   34fa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34fa8:	ldr	r1, [fp, #8]
   34fac:	movw	r2, #127	; 0x7f
   34fb0:	sdiv	r1, r2, r1
   34fb4:	cmp	r0, r1
   34fb8:	blt	35144 <ftello64@plt+0x2387c>
   34fbc:	b	3515c <ftello64@plt+0x23894>
   34fc0:	b	34fc4 <ftello64@plt+0x236fc>
   34fc4:	ldr	r0, [pc, #-1260]	; 34ae0 <ftello64@plt+0x23218>
   34fc8:	ldr	r1, [fp, #8]
   34fcc:	cmp	r1, r0
   34fd0:	blt	34fe8 <ftello64@plt+0x23720>
   34fd4:	b	34ff4 <ftello64@plt+0x2372c>
   34fd8:	ldr	r0, [fp, #8]
   34fdc:	movw	r1, #0
   34fe0:	cmp	r1, r0
   34fe4:	bge	34ff4 <ftello64@plt+0x2372c>
   34fe8:	movw	r0, #0
   34fec:	str	r0, [sp, #164]	; 0xa4
   34ff0:	b	3500c <ftello64@plt+0x23744>
   34ff4:	ldr	r0, [fp, #8]
   34ff8:	movw	r1, #0
   34ffc:	sub	r0, r1, r0
   35000:	movw	r1, #127	; 0x7f
   35004:	sdiv	r0, r1, r0
   35008:	str	r0, [sp, #164]	; 0xa4
   3500c:	ldr	r0, [sp, #164]	; 0xa4
   35010:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35014:	mvn	r2, #0
   35018:	sub	r1, r2, r1
   3501c:	cmp	r0, r1
   35020:	ble	35144 <ftello64@plt+0x2387c>
   35024:	b	3515c <ftello64@plt+0x23894>
   35028:	b	3502c <ftello64@plt+0x23764>
   3502c:	b	35088 <ftello64@plt+0x237c0>
   35030:	b	35088 <ftello64@plt+0x237c0>
   35034:	ldr	r0, [fp, #8]
   35038:	cmn	r0, #1
   3503c:	bne	35088 <ftello64@plt+0x237c0>
   35040:	b	35044 <ftello64@plt+0x2377c>
   35044:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35048:	mvn	r1, #127	; 0x7f
   3504c:	add	r0, r0, r1
   35050:	movw	r1, #0
   35054:	cmp	r1, r0
   35058:	blt	35144 <ftello64@plt+0x2387c>
   3505c:	b	3515c <ftello64@plt+0x23894>
   35060:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35064:	movw	r1, #0
   35068:	cmp	r1, r0
   3506c:	bge	3515c <ftello64@plt+0x23894>
   35070:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35074:	sub	r0, r0, #1
   35078:	movw	r1, #127	; 0x7f
   3507c:	cmp	r1, r0
   35080:	blt	35144 <ftello64@plt+0x2387c>
   35084:	b	3515c <ftello64@plt+0x23894>
   35088:	ldr	r0, [fp, #8]
   3508c:	mvn	r1, #127	; 0x7f
   35090:	sdiv	r0, r1, r0
   35094:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35098:	cmp	r0, r1
   3509c:	blt	35144 <ftello64@plt+0x2387c>
   350a0:	b	3515c <ftello64@plt+0x23894>
   350a4:	ldr	r0, [fp, #8]
   350a8:	cmp	r0, #0
   350ac:	bne	350b4 <ftello64@plt+0x237ec>
   350b0:	b	3515c <ftello64@plt+0x23894>
   350b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   350b8:	cmp	r0, #0
   350bc:	bge	3512c <ftello64@plt+0x23864>
   350c0:	b	350c4 <ftello64@plt+0x237fc>
   350c4:	b	35110 <ftello64@plt+0x23848>
   350c8:	b	35110 <ftello64@plt+0x23848>
   350cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   350d0:	cmn	r0, #1
   350d4:	bne	35110 <ftello64@plt+0x23848>
   350d8:	b	350dc <ftello64@plt+0x23814>
   350dc:	ldr	r0, [fp, #8]
   350e0:	mvn	r1, #127	; 0x7f
   350e4:	add	r0, r0, r1
   350e8:	movw	r1, #0
   350ec:	cmp	r1, r0
   350f0:	blt	35144 <ftello64@plt+0x2387c>
   350f4:	b	3515c <ftello64@plt+0x23894>
   350f8:	ldr	r0, [fp, #8]
   350fc:	sub	r0, r0, #1
   35100:	movw	r1, #127	; 0x7f
   35104:	cmp	r1, r0
   35108:	blt	35144 <ftello64@plt+0x2387c>
   3510c:	b	3515c <ftello64@plt+0x23894>
   35110:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35114:	mvn	r1, #127	; 0x7f
   35118:	sdiv	r0, r1, r0
   3511c:	ldr	r1, [fp, #8]
   35120:	cmp	r0, r1
   35124:	blt	35144 <ftello64@plt+0x2387c>
   35128:	b	3515c <ftello64@plt+0x23894>
   3512c:	ldr	r0, [fp, #8]
   35130:	movw	r1, #127	; 0x7f
   35134:	sdiv	r0, r1, r0
   35138:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3513c:	cmp	r0, r1
   35140:	bge	3515c <ftello64@plt+0x23894>
   35144:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35148:	ldr	r1, [fp, #8]
   3514c:	mul	r0, r0, r1
   35150:	sxtb	r0, r0
   35154:	str	r0, [fp, #-28]	; 0xffffffe4
   35158:	b	3636c <ftello64@plt+0x24aa4>
   3515c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35160:	ldr	r1, [fp, #8]
   35164:	mul	r0, r0, r1
   35168:	sxtb	r0, r0
   3516c:	str	r0, [fp, #-28]	; 0xffffffe4
   35170:	b	36370 <ftello64@plt+0x24aa8>
   35174:	ldr	r0, [fp, #8]
   35178:	cmp	r0, #0
   3517c:	bge	3528c <ftello64@plt+0x239c4>
   35180:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35184:	cmp	r0, #0
   35188:	bge	35214 <ftello64@plt+0x2394c>
   3518c:	b	35190 <ftello64@plt+0x238c8>
   35190:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35194:	ldr	r1, [fp, #8]
   35198:	movw	r2, #255	; 0xff
   3519c:	sdiv	r1, r2, r1
   351a0:	cmp	r0, r1
   351a4:	blt	35328 <ftello64@plt+0x23a60>
   351a8:	b	35344 <ftello64@plt+0x23a7c>
   351ac:	b	351b0 <ftello64@plt+0x238e8>
   351b0:	ldr	r0, [pc, #-1752]	; 34ae0 <ftello64@plt+0x23218>
   351b4:	ldr	r1, [fp, #8]
   351b8:	cmp	r1, r0
   351bc:	blt	351d4 <ftello64@plt+0x2390c>
   351c0:	b	351e0 <ftello64@plt+0x23918>
   351c4:	ldr	r0, [fp, #8]
   351c8:	movw	r1, #0
   351cc:	cmp	r1, r0
   351d0:	bge	351e0 <ftello64@plt+0x23918>
   351d4:	movw	r0, #0
   351d8:	str	r0, [sp, #160]	; 0xa0
   351dc:	b	351f8 <ftello64@plt+0x23930>
   351e0:	ldr	r0, [fp, #8]
   351e4:	movw	r1, #0
   351e8:	sub	r0, r1, r0
   351ec:	movw	r1, #255	; 0xff
   351f0:	sdiv	r0, r1, r0
   351f4:	str	r0, [sp, #160]	; 0xa0
   351f8:	ldr	r0, [sp, #160]	; 0xa0
   351fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35200:	mvn	r2, #0
   35204:	sub	r1, r2, r1
   35208:	cmp	r0, r1
   3520c:	ble	35328 <ftello64@plt+0x23a60>
   35210:	b	35344 <ftello64@plt+0x23a7c>
   35214:	b	35218 <ftello64@plt+0x23950>
   35218:	b	35270 <ftello64@plt+0x239a8>
   3521c:	b	35270 <ftello64@plt+0x239a8>
   35220:	ldr	r0, [fp, #8]
   35224:	cmn	r0, #1
   35228:	bne	35270 <ftello64@plt+0x239a8>
   3522c:	b	35230 <ftello64@plt+0x23968>
   35230:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35234:	add	r0, r0, #0
   35238:	movw	r1, #0
   3523c:	cmp	r1, r0
   35240:	blt	35328 <ftello64@plt+0x23a60>
   35244:	b	35344 <ftello64@plt+0x23a7c>
   35248:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3524c:	movw	r1, #0
   35250:	cmp	r1, r0
   35254:	bge	35344 <ftello64@plt+0x23a7c>
   35258:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3525c:	sub	r0, r0, #1
   35260:	mvn	r1, #0
   35264:	cmp	r1, r0
   35268:	blt	35328 <ftello64@plt+0x23a60>
   3526c:	b	35344 <ftello64@plt+0x23a7c>
   35270:	ldr	r0, [fp, #8]
   35274:	movw	r1, #0
   35278:	sdiv	r0, r1, r0
   3527c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35280:	cmp	r0, r1
   35284:	blt	35328 <ftello64@plt+0x23a60>
   35288:	b	35344 <ftello64@plt+0x23a7c>
   3528c:	ldr	r0, [fp, #8]
   35290:	cmp	r0, #0
   35294:	bne	3529c <ftello64@plt+0x239d4>
   35298:	b	35344 <ftello64@plt+0x23a7c>
   3529c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   352a0:	cmp	r0, #0
   352a4:	bge	35310 <ftello64@plt+0x23a48>
   352a8:	b	352ac <ftello64@plt+0x239e4>
   352ac:	b	352f4 <ftello64@plt+0x23a2c>
   352b0:	b	352f4 <ftello64@plt+0x23a2c>
   352b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   352b8:	cmn	r0, #1
   352bc:	bne	352f4 <ftello64@plt+0x23a2c>
   352c0:	b	352c4 <ftello64@plt+0x239fc>
   352c4:	ldr	r0, [fp, #8]
   352c8:	add	r0, r0, #0
   352cc:	movw	r1, #0
   352d0:	cmp	r1, r0
   352d4:	blt	35328 <ftello64@plt+0x23a60>
   352d8:	b	35344 <ftello64@plt+0x23a7c>
   352dc:	ldr	r0, [fp, #8]
   352e0:	sub	r0, r0, #1
   352e4:	mvn	r1, #0
   352e8:	cmp	r1, r0
   352ec:	blt	35328 <ftello64@plt+0x23a60>
   352f0:	b	35344 <ftello64@plt+0x23a7c>
   352f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   352f8:	movw	r1, #0
   352fc:	sdiv	r0, r1, r0
   35300:	ldr	r1, [fp, #8]
   35304:	cmp	r0, r1
   35308:	blt	35328 <ftello64@plt+0x23a60>
   3530c:	b	35344 <ftello64@plt+0x23a7c>
   35310:	ldr	r0, [fp, #8]
   35314:	movw	r1, #255	; 0xff
   35318:	sdiv	r0, r1, r0
   3531c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35320:	cmp	r0, r1
   35324:	bge	35344 <ftello64@plt+0x23a7c>
   35328:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3532c:	ldr	r1, [fp, #8]
   35330:	mul	r0, r0, r1
   35334:	and	r0, r0, #255	; 0xff
   35338:	str	r0, [fp, #-28]	; 0xffffffe4
   3533c:	b	3636c <ftello64@plt+0x24aa4>
   35340:	andhi	r0, r0, r0
   35344:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35348:	ldr	r1, [fp, #8]
   3534c:	mul	r0, r0, r1
   35350:	and	r0, r0, #255	; 0xff
   35354:	str	r0, [fp, #-28]	; 0xffffffe4
   35358:	b	36370 <ftello64@plt+0x24aa8>
   3535c:	b	35734 <ftello64@plt+0x23e6c>
   35360:	b	35364 <ftello64@plt+0x23a9c>
   35364:	ldr	r0, [fp, #8]
   35368:	cmp	r0, #0
   3536c:	bge	35480 <ftello64@plt+0x23bb8>
   35370:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35374:	cmp	r0, #0
   35378:	bge	35404 <ftello64@plt+0x23b3c>
   3537c:	b	35380 <ftello64@plt+0x23ab8>
   35380:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35384:	ldr	r1, [fp, #8]
   35388:	movw	r2, #32767	; 0x7fff
   3538c:	sdiv	r1, r2, r1
   35390:	cmp	r0, r1
   35394:	blt	35520 <ftello64@plt+0x23c58>
   35398:	b	35538 <ftello64@plt+0x23c70>
   3539c:	b	353a0 <ftello64@plt+0x23ad8>
   353a0:	ldr	r0, [pc, #4084]	; 3639c <ftello64@plt+0x24ad4>
   353a4:	ldr	r1, [fp, #8]
   353a8:	cmp	r1, r0
   353ac:	blt	353c4 <ftello64@plt+0x23afc>
   353b0:	b	353d0 <ftello64@plt+0x23b08>
   353b4:	ldr	r0, [fp, #8]
   353b8:	movw	r1, #0
   353bc:	cmp	r1, r0
   353c0:	bge	353d0 <ftello64@plt+0x23b08>
   353c4:	movw	r0, #0
   353c8:	str	r0, [sp, #156]	; 0x9c
   353cc:	b	353e8 <ftello64@plt+0x23b20>
   353d0:	ldr	r0, [fp, #8]
   353d4:	movw	r1, #0
   353d8:	sub	r0, r1, r0
   353dc:	movw	r1, #32767	; 0x7fff
   353e0:	sdiv	r0, r1, r0
   353e4:	str	r0, [sp, #156]	; 0x9c
   353e8:	ldr	r0, [sp, #156]	; 0x9c
   353ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   353f0:	mvn	r2, #0
   353f4:	sub	r1, r2, r1
   353f8:	cmp	r0, r1
   353fc:	ble	35520 <ftello64@plt+0x23c58>
   35400:	b	35538 <ftello64@plt+0x23c70>
   35404:	b	35408 <ftello64@plt+0x23b40>
   35408:	b	35464 <ftello64@plt+0x23b9c>
   3540c:	b	35464 <ftello64@plt+0x23b9c>
   35410:	ldr	r0, [fp, #8]
   35414:	cmn	r0, #1
   35418:	bne	35464 <ftello64@plt+0x23b9c>
   3541c:	b	35420 <ftello64@plt+0x23b58>
   35420:	ldr	r0, [pc, #3964]	; 363a4 <ftello64@plt+0x24adc>
   35424:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35428:	add	r0, r1, r0
   3542c:	movw	r1, #0
   35430:	cmp	r1, r0
   35434:	blt	35520 <ftello64@plt+0x23c58>
   35438:	b	35538 <ftello64@plt+0x23c70>
   3543c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35440:	movw	r1, #0
   35444:	cmp	r1, r0
   35448:	bge	35538 <ftello64@plt+0x23c70>
   3544c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35450:	sub	r0, r0, #1
   35454:	movw	r1, #32767	; 0x7fff
   35458:	cmp	r1, r0
   3545c:	blt	35520 <ftello64@plt+0x23c58>
   35460:	b	35538 <ftello64@plt+0x23c70>
   35464:	ldr	r0, [pc, #3896]	; 363a4 <ftello64@plt+0x24adc>
   35468:	ldr	r1, [fp, #8]
   3546c:	sdiv	r0, r0, r1
   35470:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35474:	cmp	r0, r1
   35478:	blt	35520 <ftello64@plt+0x23c58>
   3547c:	b	35538 <ftello64@plt+0x23c70>
   35480:	ldr	r0, [fp, #8]
   35484:	cmp	r0, #0
   35488:	bne	35490 <ftello64@plt+0x23bc8>
   3548c:	b	35538 <ftello64@plt+0x23c70>
   35490:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35494:	cmp	r0, #0
   35498:	bge	35508 <ftello64@plt+0x23c40>
   3549c:	b	354a0 <ftello64@plt+0x23bd8>
   354a0:	b	354ec <ftello64@plt+0x23c24>
   354a4:	b	354ec <ftello64@plt+0x23c24>
   354a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   354ac:	cmn	r0, #1
   354b0:	bne	354ec <ftello64@plt+0x23c24>
   354b4:	b	354b8 <ftello64@plt+0x23bf0>
   354b8:	ldr	r0, [pc, #3812]	; 363a4 <ftello64@plt+0x24adc>
   354bc:	ldr	r1, [fp, #8]
   354c0:	add	r0, r1, r0
   354c4:	movw	r1, #0
   354c8:	cmp	r1, r0
   354cc:	blt	35520 <ftello64@plt+0x23c58>
   354d0:	b	35538 <ftello64@plt+0x23c70>
   354d4:	ldr	r0, [fp, #8]
   354d8:	sub	r0, r0, #1
   354dc:	movw	r1, #32767	; 0x7fff
   354e0:	cmp	r1, r0
   354e4:	blt	35520 <ftello64@plt+0x23c58>
   354e8:	b	35538 <ftello64@plt+0x23c70>
   354ec:	ldr	r0, [pc, #3760]	; 363a4 <ftello64@plt+0x24adc>
   354f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   354f4:	sdiv	r0, r0, r1
   354f8:	ldr	r1, [fp, #8]
   354fc:	cmp	r0, r1
   35500:	blt	35520 <ftello64@plt+0x23c58>
   35504:	b	35538 <ftello64@plt+0x23c70>
   35508:	ldr	r0, [fp, #8]
   3550c:	movw	r1, #32767	; 0x7fff
   35510:	sdiv	r0, r1, r0
   35514:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35518:	cmp	r0, r1
   3551c:	bge	35538 <ftello64@plt+0x23c70>
   35520:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35524:	ldr	r1, [fp, #8]
   35528:	mul	r0, r0, r1
   3552c:	sxth	r0, r0
   35530:	str	r0, [fp, #-28]	; 0xffffffe4
   35534:	b	3636c <ftello64@plt+0x24aa4>
   35538:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3553c:	ldr	r1, [fp, #8]
   35540:	mul	r0, r0, r1
   35544:	sxth	r0, r0
   35548:	str	r0, [fp, #-28]	; 0xffffffe4
   3554c:	b	36370 <ftello64@plt+0x24aa8>
   35550:	ldr	r0, [fp, #8]
   35554:	cmp	r0, #0
   35558:	bge	35668 <ftello64@plt+0x23da0>
   3555c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35560:	cmp	r0, #0
   35564:	bge	355f0 <ftello64@plt+0x23d28>
   35568:	b	3556c <ftello64@plt+0x23ca4>
   3556c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35570:	ldr	r1, [fp, #8]
   35574:	movw	r2, #65535	; 0xffff
   35578:	sdiv	r1, r2, r1
   3557c:	cmp	r0, r1
   35580:	blt	35704 <ftello64@plt+0x23e3c>
   35584:	b	3571c <ftello64@plt+0x23e54>
   35588:	b	3558c <ftello64@plt+0x23cc4>
   3558c:	ldr	r0, [pc, #3592]	; 3639c <ftello64@plt+0x24ad4>
   35590:	ldr	r1, [fp, #8]
   35594:	cmp	r1, r0
   35598:	blt	355b0 <ftello64@plt+0x23ce8>
   3559c:	b	355bc <ftello64@plt+0x23cf4>
   355a0:	ldr	r0, [fp, #8]
   355a4:	movw	r1, #0
   355a8:	cmp	r1, r0
   355ac:	bge	355bc <ftello64@plt+0x23cf4>
   355b0:	movw	r0, #0
   355b4:	str	r0, [sp, #152]	; 0x98
   355b8:	b	355d4 <ftello64@plt+0x23d0c>
   355bc:	ldr	r0, [fp, #8]
   355c0:	movw	r1, #0
   355c4:	sub	r0, r1, r0
   355c8:	movw	r1, #65535	; 0xffff
   355cc:	sdiv	r0, r1, r0
   355d0:	str	r0, [sp, #152]	; 0x98
   355d4:	ldr	r0, [sp, #152]	; 0x98
   355d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   355dc:	mvn	r2, #0
   355e0:	sub	r1, r2, r1
   355e4:	cmp	r0, r1
   355e8:	ble	35704 <ftello64@plt+0x23e3c>
   355ec:	b	3571c <ftello64@plt+0x23e54>
   355f0:	b	355f4 <ftello64@plt+0x23d2c>
   355f4:	b	3564c <ftello64@plt+0x23d84>
   355f8:	b	3564c <ftello64@plt+0x23d84>
   355fc:	ldr	r0, [fp, #8]
   35600:	cmn	r0, #1
   35604:	bne	3564c <ftello64@plt+0x23d84>
   35608:	b	3560c <ftello64@plt+0x23d44>
   3560c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35610:	add	r0, r0, #0
   35614:	movw	r1, #0
   35618:	cmp	r1, r0
   3561c:	blt	35704 <ftello64@plt+0x23e3c>
   35620:	b	3571c <ftello64@plt+0x23e54>
   35624:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35628:	movw	r1, #0
   3562c:	cmp	r1, r0
   35630:	bge	3571c <ftello64@plt+0x23e54>
   35634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35638:	sub	r0, r0, #1
   3563c:	mvn	r1, #0
   35640:	cmp	r1, r0
   35644:	blt	35704 <ftello64@plt+0x23e3c>
   35648:	b	3571c <ftello64@plt+0x23e54>
   3564c:	ldr	r0, [fp, #8]
   35650:	movw	r1, #0
   35654:	sdiv	r0, r1, r0
   35658:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3565c:	cmp	r0, r1
   35660:	blt	35704 <ftello64@plt+0x23e3c>
   35664:	b	3571c <ftello64@plt+0x23e54>
   35668:	ldr	r0, [fp, #8]
   3566c:	cmp	r0, #0
   35670:	bne	35678 <ftello64@plt+0x23db0>
   35674:	b	3571c <ftello64@plt+0x23e54>
   35678:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3567c:	cmp	r0, #0
   35680:	bge	356ec <ftello64@plt+0x23e24>
   35684:	b	35688 <ftello64@plt+0x23dc0>
   35688:	b	356d0 <ftello64@plt+0x23e08>
   3568c:	b	356d0 <ftello64@plt+0x23e08>
   35690:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35694:	cmn	r0, #1
   35698:	bne	356d0 <ftello64@plt+0x23e08>
   3569c:	b	356a0 <ftello64@plt+0x23dd8>
   356a0:	ldr	r0, [fp, #8]
   356a4:	add	r0, r0, #0
   356a8:	movw	r1, #0
   356ac:	cmp	r1, r0
   356b0:	blt	35704 <ftello64@plt+0x23e3c>
   356b4:	b	3571c <ftello64@plt+0x23e54>
   356b8:	ldr	r0, [fp, #8]
   356bc:	sub	r0, r0, #1
   356c0:	mvn	r1, #0
   356c4:	cmp	r1, r0
   356c8:	blt	35704 <ftello64@plt+0x23e3c>
   356cc:	b	3571c <ftello64@plt+0x23e54>
   356d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   356d4:	movw	r1, #0
   356d8:	sdiv	r0, r1, r0
   356dc:	ldr	r1, [fp, #8]
   356e0:	cmp	r0, r1
   356e4:	blt	35704 <ftello64@plt+0x23e3c>
   356e8:	b	3571c <ftello64@plt+0x23e54>
   356ec:	ldr	r0, [fp, #8]
   356f0:	movw	r1, #65535	; 0xffff
   356f4:	sdiv	r0, r1, r0
   356f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   356fc:	cmp	r0, r1
   35700:	bge	3571c <ftello64@plt+0x23e54>
   35704:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35708:	ldr	r1, [fp, #8]
   3570c:	mul	r0, r0, r1
   35710:	uxth	r0, r0
   35714:	str	r0, [fp, #-28]	; 0xffffffe4
   35718:	b	3636c <ftello64@plt+0x24aa4>
   3571c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35720:	ldr	r1, [fp, #8]
   35724:	mul	r0, r0, r1
   35728:	uxth	r0, r0
   3572c:	str	r0, [fp, #-28]	; 0xffffffe4
   35730:	b	36370 <ftello64@plt+0x24aa8>
   35734:	b	35738 <ftello64@plt+0x23e70>
   35738:	b	3573c <ftello64@plt+0x23e74>
   3573c:	ldr	r0, [fp, #8]
   35740:	cmp	r0, #0
   35744:	bge	35848 <ftello64@plt+0x23f80>
   35748:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3574c:	cmp	r0, #0
   35750:	bge	357dc <ftello64@plt+0x23f14>
   35754:	b	35758 <ftello64@plt+0x23e90>
   35758:	ldr	r0, [pc, #3128]	; 36398 <ftello64@plt+0x24ad0>
   3575c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35760:	ldr	r2, [fp, #8]
   35764:	sdiv	r0, r0, r2
   35768:	cmp	r1, r0
   3576c:	blt	358d8 <ftello64@plt+0x24010>
   35770:	b	358ec <ftello64@plt+0x24024>
   35774:	b	35778 <ftello64@plt+0x23eb0>
   35778:	ldr	r0, [pc, #3100]	; 3639c <ftello64@plt+0x24ad4>
   3577c:	ldr	r1, [fp, #8]
   35780:	cmp	r1, r0
   35784:	blt	3579c <ftello64@plt+0x23ed4>
   35788:	b	357a8 <ftello64@plt+0x23ee0>
   3578c:	ldr	r0, [fp, #8]
   35790:	movw	r1, #0
   35794:	cmp	r1, r0
   35798:	bge	357a8 <ftello64@plt+0x23ee0>
   3579c:	movw	r0, #0
   357a0:	str	r0, [sp, #148]	; 0x94
   357a4:	b	357c0 <ftello64@plt+0x23ef8>
   357a8:	ldr	r0, [pc, #3048]	; 36398 <ftello64@plt+0x24ad0>
   357ac:	ldr	r1, [fp, #8]
   357b0:	movw	r2, #0
   357b4:	sub	r1, r2, r1
   357b8:	sdiv	r0, r0, r1
   357bc:	str	r0, [sp, #148]	; 0x94
   357c0:	ldr	r0, [sp, #148]	; 0x94
   357c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   357c8:	mvn	r2, #0
   357cc:	sub	r1, r2, r1
   357d0:	cmp	r0, r1
   357d4:	ble	358d8 <ftello64@plt+0x24010>
   357d8:	b	358ec <ftello64@plt+0x24024>
   357dc:	ldr	r0, [fp, #8]
   357e0:	cmn	r0, #1
   357e4:	bne	3582c <ftello64@plt+0x23f64>
   357e8:	b	357ec <ftello64@plt+0x23f24>
   357ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   357f0:	add	r0, r0, #-2147483648	; 0x80000000
   357f4:	movw	r1, #0
   357f8:	cmp	r1, r0
   357fc:	blt	358d8 <ftello64@plt+0x24010>
   35800:	b	358ec <ftello64@plt+0x24024>
   35804:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35808:	movw	r1, #0
   3580c:	cmp	r1, r0
   35810:	bge	358ec <ftello64@plt+0x24024>
   35814:	ldr	r0, [pc, #2940]	; 36398 <ftello64@plt+0x24ad0>
   35818:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3581c:	sub	r1, r1, #1
   35820:	cmp	r0, r1
   35824:	blt	358d8 <ftello64@plt+0x24010>
   35828:	b	358ec <ftello64@plt+0x24024>
   3582c:	ldr	r0, [pc, #2924]	; 363a0 <ftello64@plt+0x24ad8>
   35830:	ldr	r1, [fp, #8]
   35834:	sdiv	r0, r0, r1
   35838:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3583c:	cmp	r0, r1
   35840:	blt	358d8 <ftello64@plt+0x24010>
   35844:	b	358ec <ftello64@plt+0x24024>
   35848:	ldr	r0, [fp, #8]
   3584c:	cmp	r0, #0
   35850:	bne	35858 <ftello64@plt+0x23f90>
   35854:	b	358ec <ftello64@plt+0x24024>
   35858:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3585c:	cmp	r0, #0
   35860:	bge	358c0 <ftello64@plt+0x23ff8>
   35864:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35868:	cmn	r0, #1
   3586c:	bne	358a4 <ftello64@plt+0x23fdc>
   35870:	b	35874 <ftello64@plt+0x23fac>
   35874:	ldr	r0, [fp, #8]
   35878:	add	r0, r0, #-2147483648	; 0x80000000
   3587c:	movw	r1, #0
   35880:	cmp	r1, r0
   35884:	blt	358d8 <ftello64@plt+0x24010>
   35888:	b	358ec <ftello64@plt+0x24024>
   3588c:	ldr	r0, [pc, #2820]	; 36398 <ftello64@plt+0x24ad0>
   35890:	ldr	r1, [fp, #8]
   35894:	sub	r1, r1, #1
   35898:	cmp	r0, r1
   3589c:	blt	358d8 <ftello64@plt+0x24010>
   358a0:	b	358ec <ftello64@plt+0x24024>
   358a4:	ldr	r0, [pc, #2804]	; 363a0 <ftello64@plt+0x24ad8>
   358a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   358ac:	sdiv	r0, r0, r1
   358b0:	ldr	r1, [fp, #8]
   358b4:	cmp	r0, r1
   358b8:	blt	358d8 <ftello64@plt+0x24010>
   358bc:	b	358ec <ftello64@plt+0x24024>
   358c0:	ldr	r0, [pc, #2768]	; 36398 <ftello64@plt+0x24ad0>
   358c4:	ldr	r1, [fp, #8]
   358c8:	sdiv	r0, r0, r1
   358cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   358d0:	cmp	r0, r1
   358d4:	bge	358ec <ftello64@plt+0x24024>
   358d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   358dc:	ldr	r1, [fp, #8]
   358e0:	mul	r0, r0, r1
   358e4:	str	r0, [fp, #-28]	; 0xffffffe4
   358e8:	b	3636c <ftello64@plt+0x24aa4>
   358ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   358f0:	ldr	r1, [fp, #8]
   358f4:	mul	r0, r0, r1
   358f8:	str	r0, [fp, #-28]	; 0xffffffe4
   358fc:	b	36370 <ftello64@plt+0x24aa8>
   35900:	ldr	r0, [fp, #8]
   35904:	cmp	r0, #0
   35908:	bge	35a18 <ftello64@plt+0x24150>
   3590c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35910:	cmp	r0, #0
   35914:	bge	359a0 <ftello64@plt+0x240d8>
   35918:	b	35938 <ftello64@plt+0x24070>
   3591c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35920:	ldr	r1, [fp, #8]
   35924:	mvn	r2, #0
   35928:	udiv	r1, r2, r1
   3592c:	cmp	r0, r1
   35930:	bcc	35ab4 <ftello64@plt+0x241ec>
   35934:	b	35ac8 <ftello64@plt+0x24200>
   35938:	b	3593c <ftello64@plt+0x24074>
   3593c:	ldr	r0, [pc, #2648]	; 3639c <ftello64@plt+0x24ad4>
   35940:	ldr	r1, [fp, #8]
   35944:	cmp	r1, r0
   35948:	blt	35960 <ftello64@plt+0x24098>
   3594c:	b	3596c <ftello64@plt+0x240a4>
   35950:	ldr	r0, [fp, #8]
   35954:	movw	r1, #0
   35958:	cmp	r1, r0
   3595c:	bge	3596c <ftello64@plt+0x240a4>
   35960:	movw	r0, #1
   35964:	str	r0, [sp, #144]	; 0x90
   35968:	b	35984 <ftello64@plt+0x240bc>
   3596c:	ldr	r0, [fp, #8]
   35970:	movw	r1, #0
   35974:	sub	r0, r1, r0
   35978:	mvn	r1, #0
   3597c:	udiv	r0, r1, r0
   35980:	str	r0, [sp, #144]	; 0x90
   35984:	ldr	r0, [sp, #144]	; 0x90
   35988:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3598c:	mvn	r2, #0
   35990:	sub	r1, r2, r1
   35994:	cmp	r0, r1
   35998:	bls	35ab4 <ftello64@plt+0x241ec>
   3599c:	b	35ac8 <ftello64@plt+0x24200>
   359a0:	b	359a4 <ftello64@plt+0x240dc>
   359a4:	b	359fc <ftello64@plt+0x24134>
   359a8:	b	359fc <ftello64@plt+0x24134>
   359ac:	ldr	r0, [fp, #8]
   359b0:	cmn	r0, #1
   359b4:	bne	359fc <ftello64@plt+0x24134>
   359b8:	b	359bc <ftello64@plt+0x240f4>
   359bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   359c0:	add	r0, r0, #0
   359c4:	movw	r1, #0
   359c8:	cmp	r1, r0
   359cc:	blt	35ab4 <ftello64@plt+0x241ec>
   359d0:	b	35ac8 <ftello64@plt+0x24200>
   359d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   359d8:	movw	r1, #0
   359dc:	cmp	r1, r0
   359e0:	bge	35ac8 <ftello64@plt+0x24200>
   359e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   359e8:	sub	r0, r0, #1
   359ec:	mvn	r1, #0
   359f0:	cmp	r1, r0
   359f4:	blt	35ab4 <ftello64@plt+0x241ec>
   359f8:	b	35ac8 <ftello64@plt+0x24200>
   359fc:	ldr	r0, [fp, #8]
   35a00:	movw	r1, #0
   35a04:	sdiv	r0, r1, r0
   35a08:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35a0c:	cmp	r0, r1
   35a10:	blt	35ab4 <ftello64@plt+0x241ec>
   35a14:	b	35ac8 <ftello64@plt+0x24200>
   35a18:	ldr	r0, [fp, #8]
   35a1c:	cmp	r0, #0
   35a20:	bne	35a28 <ftello64@plt+0x24160>
   35a24:	b	35ac8 <ftello64@plt+0x24200>
   35a28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35a2c:	cmp	r0, #0
   35a30:	bge	35a9c <ftello64@plt+0x241d4>
   35a34:	b	35a38 <ftello64@plt+0x24170>
   35a38:	b	35a80 <ftello64@plt+0x241b8>
   35a3c:	b	35a80 <ftello64@plt+0x241b8>
   35a40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35a44:	cmn	r0, #1
   35a48:	bne	35a80 <ftello64@plt+0x241b8>
   35a4c:	b	35a50 <ftello64@plt+0x24188>
   35a50:	ldr	r0, [fp, #8]
   35a54:	add	r0, r0, #0
   35a58:	movw	r1, #0
   35a5c:	cmp	r1, r0
   35a60:	blt	35ab4 <ftello64@plt+0x241ec>
   35a64:	b	35ac8 <ftello64@plt+0x24200>
   35a68:	ldr	r0, [fp, #8]
   35a6c:	sub	r0, r0, #1
   35a70:	mvn	r1, #0
   35a74:	cmp	r1, r0
   35a78:	blt	35ab4 <ftello64@plt+0x241ec>
   35a7c:	b	35ac8 <ftello64@plt+0x24200>
   35a80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35a84:	movw	r1, #0
   35a88:	sdiv	r0, r1, r0
   35a8c:	ldr	r1, [fp, #8]
   35a90:	cmp	r0, r1
   35a94:	blt	35ab4 <ftello64@plt+0x241ec>
   35a98:	b	35ac8 <ftello64@plt+0x24200>
   35a9c:	ldr	r0, [fp, #8]
   35aa0:	mvn	r1, #0
   35aa4:	udiv	r0, r1, r0
   35aa8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35aac:	cmp	r0, r1
   35ab0:	bcs	35ac8 <ftello64@plt+0x24200>
   35ab4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35ab8:	ldr	r1, [fp, #8]
   35abc:	mul	r0, r0, r1
   35ac0:	str	r0, [fp, #-28]	; 0xffffffe4
   35ac4:	b	3636c <ftello64@plt+0x24aa4>
   35ac8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35acc:	ldr	r1, [fp, #8]
   35ad0:	mul	r0, r0, r1
   35ad4:	str	r0, [fp, #-28]	; 0xffffffe4
   35ad8:	b	36370 <ftello64@plt+0x24aa8>
   35adc:	b	35ae0 <ftello64@plt+0x24218>
   35ae0:	b	35ae4 <ftello64@plt+0x2421c>
   35ae4:	ldr	r0, [fp, #8]
   35ae8:	cmp	r0, #0
   35aec:	bge	35bf0 <ftello64@plt+0x24328>
   35af0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35af4:	cmp	r0, #0
   35af8:	bge	35b84 <ftello64@plt+0x242bc>
   35afc:	b	35b00 <ftello64@plt+0x24238>
   35b00:	ldr	r0, [pc, #2192]	; 36398 <ftello64@plt+0x24ad0>
   35b04:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35b08:	ldr	r2, [fp, #8]
   35b0c:	sdiv	r0, r0, r2
   35b10:	cmp	r1, r0
   35b14:	blt	35c80 <ftello64@plt+0x243b8>
   35b18:	b	35c94 <ftello64@plt+0x243cc>
   35b1c:	b	35b20 <ftello64@plt+0x24258>
   35b20:	ldr	r0, [pc, #2164]	; 3639c <ftello64@plt+0x24ad4>
   35b24:	ldr	r1, [fp, #8]
   35b28:	cmp	r1, r0
   35b2c:	blt	35b44 <ftello64@plt+0x2427c>
   35b30:	b	35b50 <ftello64@plt+0x24288>
   35b34:	ldr	r0, [fp, #8]
   35b38:	movw	r1, #0
   35b3c:	cmp	r1, r0
   35b40:	bge	35b50 <ftello64@plt+0x24288>
   35b44:	movw	r0, #0
   35b48:	str	r0, [sp, #140]	; 0x8c
   35b4c:	b	35b68 <ftello64@plt+0x242a0>
   35b50:	ldr	r0, [pc, #2112]	; 36398 <ftello64@plt+0x24ad0>
   35b54:	ldr	r1, [fp, #8]
   35b58:	movw	r2, #0
   35b5c:	sub	r1, r2, r1
   35b60:	sdiv	r0, r0, r1
   35b64:	str	r0, [sp, #140]	; 0x8c
   35b68:	ldr	r0, [sp, #140]	; 0x8c
   35b6c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35b70:	mvn	r2, #0
   35b74:	sub	r1, r2, r1
   35b78:	cmp	r0, r1
   35b7c:	ble	35c80 <ftello64@plt+0x243b8>
   35b80:	b	35c94 <ftello64@plt+0x243cc>
   35b84:	ldr	r0, [fp, #8]
   35b88:	cmn	r0, #1
   35b8c:	bne	35bd4 <ftello64@plt+0x2430c>
   35b90:	b	35b94 <ftello64@plt+0x242cc>
   35b94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35b98:	add	r0, r0, #-2147483648	; 0x80000000
   35b9c:	movw	r1, #0
   35ba0:	cmp	r1, r0
   35ba4:	blt	35c80 <ftello64@plt+0x243b8>
   35ba8:	b	35c94 <ftello64@plt+0x243cc>
   35bac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35bb0:	movw	r1, #0
   35bb4:	cmp	r1, r0
   35bb8:	bge	35c94 <ftello64@plt+0x243cc>
   35bbc:	ldr	r0, [pc, #2004]	; 36398 <ftello64@plt+0x24ad0>
   35bc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35bc4:	sub	r1, r1, #1
   35bc8:	cmp	r0, r1
   35bcc:	blt	35c80 <ftello64@plt+0x243b8>
   35bd0:	b	35c94 <ftello64@plt+0x243cc>
   35bd4:	ldr	r0, [pc, #1988]	; 363a0 <ftello64@plt+0x24ad8>
   35bd8:	ldr	r1, [fp, #8]
   35bdc:	sdiv	r0, r0, r1
   35be0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35be4:	cmp	r0, r1
   35be8:	blt	35c80 <ftello64@plt+0x243b8>
   35bec:	b	35c94 <ftello64@plt+0x243cc>
   35bf0:	ldr	r0, [fp, #8]
   35bf4:	cmp	r0, #0
   35bf8:	bne	35c00 <ftello64@plt+0x24338>
   35bfc:	b	35c94 <ftello64@plt+0x243cc>
   35c00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35c04:	cmp	r0, #0
   35c08:	bge	35c68 <ftello64@plt+0x243a0>
   35c0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35c10:	cmn	r0, #1
   35c14:	bne	35c4c <ftello64@plt+0x24384>
   35c18:	b	35c1c <ftello64@plt+0x24354>
   35c1c:	ldr	r0, [fp, #8]
   35c20:	add	r0, r0, #-2147483648	; 0x80000000
   35c24:	movw	r1, #0
   35c28:	cmp	r1, r0
   35c2c:	blt	35c80 <ftello64@plt+0x243b8>
   35c30:	b	35c94 <ftello64@plt+0x243cc>
   35c34:	ldr	r0, [pc, #1884]	; 36398 <ftello64@plt+0x24ad0>
   35c38:	ldr	r1, [fp, #8]
   35c3c:	sub	r1, r1, #1
   35c40:	cmp	r0, r1
   35c44:	blt	35c80 <ftello64@plt+0x243b8>
   35c48:	b	35c94 <ftello64@plt+0x243cc>
   35c4c:	ldr	r0, [pc, #1868]	; 363a0 <ftello64@plt+0x24ad8>
   35c50:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35c54:	sdiv	r0, r0, r1
   35c58:	ldr	r1, [fp, #8]
   35c5c:	cmp	r0, r1
   35c60:	blt	35c80 <ftello64@plt+0x243b8>
   35c64:	b	35c94 <ftello64@plt+0x243cc>
   35c68:	ldr	r0, [pc, #1832]	; 36398 <ftello64@plt+0x24ad0>
   35c6c:	ldr	r1, [fp, #8]
   35c70:	sdiv	r0, r0, r1
   35c74:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35c78:	cmp	r0, r1
   35c7c:	bge	35c94 <ftello64@plt+0x243cc>
   35c80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35c84:	ldr	r1, [fp, #8]
   35c88:	mul	r0, r0, r1
   35c8c:	str	r0, [fp, #-28]	; 0xffffffe4
   35c90:	b	3636c <ftello64@plt+0x24aa4>
   35c94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35c98:	ldr	r1, [fp, #8]
   35c9c:	mul	r0, r0, r1
   35ca0:	str	r0, [fp, #-28]	; 0xffffffe4
   35ca4:	b	36370 <ftello64@plt+0x24aa8>
   35ca8:	ldr	r0, [fp, #8]
   35cac:	cmp	r0, #0
   35cb0:	bge	35dc0 <ftello64@plt+0x244f8>
   35cb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35cb8:	cmp	r0, #0
   35cbc:	bge	35d48 <ftello64@plt+0x24480>
   35cc0:	b	35ce0 <ftello64@plt+0x24418>
   35cc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35cc8:	ldr	r1, [fp, #8]
   35ccc:	mvn	r2, #0
   35cd0:	udiv	r1, r2, r1
   35cd4:	cmp	r0, r1
   35cd8:	bcc	35e5c <ftello64@plt+0x24594>
   35cdc:	b	35e70 <ftello64@plt+0x245a8>
   35ce0:	b	35ce4 <ftello64@plt+0x2441c>
   35ce4:	ldr	r0, [pc, #1712]	; 3639c <ftello64@plt+0x24ad4>
   35ce8:	ldr	r1, [fp, #8]
   35cec:	cmp	r1, r0
   35cf0:	blt	35d08 <ftello64@plt+0x24440>
   35cf4:	b	35d14 <ftello64@plt+0x2444c>
   35cf8:	ldr	r0, [fp, #8]
   35cfc:	movw	r1, #0
   35d00:	cmp	r1, r0
   35d04:	bge	35d14 <ftello64@plt+0x2444c>
   35d08:	movw	r0, #1
   35d0c:	str	r0, [sp, #136]	; 0x88
   35d10:	b	35d2c <ftello64@plt+0x24464>
   35d14:	ldr	r0, [fp, #8]
   35d18:	movw	r1, #0
   35d1c:	sub	r0, r1, r0
   35d20:	mvn	r1, #0
   35d24:	udiv	r0, r1, r0
   35d28:	str	r0, [sp, #136]	; 0x88
   35d2c:	ldr	r0, [sp, #136]	; 0x88
   35d30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35d34:	mvn	r2, #0
   35d38:	sub	r1, r2, r1
   35d3c:	cmp	r0, r1
   35d40:	bls	35e5c <ftello64@plt+0x24594>
   35d44:	b	35e70 <ftello64@plt+0x245a8>
   35d48:	b	35d4c <ftello64@plt+0x24484>
   35d4c:	b	35da4 <ftello64@plt+0x244dc>
   35d50:	b	35da4 <ftello64@plt+0x244dc>
   35d54:	ldr	r0, [fp, #8]
   35d58:	cmn	r0, #1
   35d5c:	bne	35da4 <ftello64@plt+0x244dc>
   35d60:	b	35d64 <ftello64@plt+0x2449c>
   35d64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35d68:	add	r0, r0, #0
   35d6c:	movw	r1, #0
   35d70:	cmp	r1, r0
   35d74:	blt	35e5c <ftello64@plt+0x24594>
   35d78:	b	35e70 <ftello64@plt+0x245a8>
   35d7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35d80:	movw	r1, #0
   35d84:	cmp	r1, r0
   35d88:	bge	35e70 <ftello64@plt+0x245a8>
   35d8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35d90:	sub	r0, r0, #1
   35d94:	mvn	r1, #0
   35d98:	cmp	r1, r0
   35d9c:	blt	35e5c <ftello64@plt+0x24594>
   35da0:	b	35e70 <ftello64@plt+0x245a8>
   35da4:	ldr	r0, [fp, #8]
   35da8:	movw	r1, #0
   35dac:	sdiv	r0, r1, r0
   35db0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35db4:	cmp	r0, r1
   35db8:	blt	35e5c <ftello64@plt+0x24594>
   35dbc:	b	35e70 <ftello64@plt+0x245a8>
   35dc0:	ldr	r0, [fp, #8]
   35dc4:	cmp	r0, #0
   35dc8:	bne	35dd0 <ftello64@plt+0x24508>
   35dcc:	b	35e70 <ftello64@plt+0x245a8>
   35dd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35dd4:	cmp	r0, #0
   35dd8:	bge	35e44 <ftello64@plt+0x2457c>
   35ddc:	b	35de0 <ftello64@plt+0x24518>
   35de0:	b	35e28 <ftello64@plt+0x24560>
   35de4:	b	35e28 <ftello64@plt+0x24560>
   35de8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35dec:	cmn	r0, #1
   35df0:	bne	35e28 <ftello64@plt+0x24560>
   35df4:	b	35df8 <ftello64@plt+0x24530>
   35df8:	ldr	r0, [fp, #8]
   35dfc:	add	r0, r0, #0
   35e00:	movw	r1, #0
   35e04:	cmp	r1, r0
   35e08:	blt	35e5c <ftello64@plt+0x24594>
   35e0c:	b	35e70 <ftello64@plt+0x245a8>
   35e10:	ldr	r0, [fp, #8]
   35e14:	sub	r0, r0, #1
   35e18:	mvn	r1, #0
   35e1c:	cmp	r1, r0
   35e20:	blt	35e5c <ftello64@plt+0x24594>
   35e24:	b	35e70 <ftello64@plt+0x245a8>
   35e28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35e2c:	movw	r1, #0
   35e30:	sdiv	r0, r1, r0
   35e34:	ldr	r1, [fp, #8]
   35e38:	cmp	r0, r1
   35e3c:	blt	35e5c <ftello64@plt+0x24594>
   35e40:	b	35e70 <ftello64@plt+0x245a8>
   35e44:	ldr	r0, [fp, #8]
   35e48:	mvn	r1, #0
   35e4c:	udiv	r0, r1, r0
   35e50:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35e54:	cmp	r0, r1
   35e58:	bcs	35e70 <ftello64@plt+0x245a8>
   35e5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35e60:	ldr	r1, [fp, #8]
   35e64:	mul	r0, r0, r1
   35e68:	str	r0, [fp, #-28]	; 0xffffffe4
   35e6c:	b	3636c <ftello64@plt+0x24aa4>
   35e70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35e74:	ldr	r1, [fp, #8]
   35e78:	mul	r0, r0, r1
   35e7c:	str	r0, [fp, #-28]	; 0xffffffe4
   35e80:	b	36370 <ftello64@plt+0x24aa8>
   35e84:	b	35e88 <ftello64@plt+0x245c0>
   35e88:	ldr	r0, [fp, #8]
   35e8c:	cmp	r0, #0
   35e90:	bge	36018 <ftello64@plt+0x24750>
   35e94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35e98:	cmp	r0, #0
   35e9c:	bge	35f84 <ftello64@plt+0x246bc>
   35ea0:	b	35ea4 <ftello64@plt+0x245dc>
   35ea4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35ea8:	ldr	r1, [fp, #8]
   35eac:	asr	r3, r1, #31
   35eb0:	mvn	r2, #0
   35eb4:	mvn	ip, #-2147483648	; 0x80000000
   35eb8:	str	r0, [sp, #132]	; 0x84
   35ebc:	mov	r0, r2
   35ec0:	str	r1, [sp, #128]	; 0x80
   35ec4:	mov	r1, ip
   35ec8:	ldr	r2, [sp, #128]	; 0x80
   35ecc:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   35ed0:	ldr	r2, [sp, #132]	; 0x84
   35ed4:	subs	r0, r2, r0
   35ed8:	rscs	r1, r1, r2, asr #31
   35edc:	str	r0, [sp, #124]	; 0x7c
   35ee0:	str	r1, [sp, #120]	; 0x78
   35ee4:	blt	360f8 <ftello64@plt+0x24830>
   35ee8:	b	3610c <ftello64@plt+0x24844>
   35eec:	b	35ef0 <ftello64@plt+0x24628>
   35ef0:	ldr	r0, [pc, #1188]	; 3639c <ftello64@plt+0x24ad4>
   35ef4:	ldr	r1, [fp, #8]
   35ef8:	cmp	r1, r0
   35efc:	blt	35f14 <ftello64@plt+0x2464c>
   35f00:	b	35f28 <ftello64@plt+0x24660>
   35f04:	ldr	r0, [fp, #8]
   35f08:	movw	r1, #0
   35f0c:	cmp	r1, r0
   35f10:	bge	35f28 <ftello64@plt+0x24660>
   35f14:	mov	r0, #0
   35f18:	mvn	r1, #0
   35f1c:	str	r1, [sp, #116]	; 0x74
   35f20:	str	r0, [sp, #112]	; 0x70
   35f24:	b	35f5c <ftello64@plt+0x24694>
   35f28:	ldr	r0, [fp, #8]
   35f2c:	rsb	r0, r0, #0
   35f30:	asr	r3, r0, #31
   35f34:	mvn	r1, #0
   35f38:	mvn	r2, #-2147483648	; 0x80000000
   35f3c:	str	r0, [sp, #108]	; 0x6c
   35f40:	mov	r0, r1
   35f44:	mov	r1, r2
   35f48:	ldr	r2, [sp, #108]	; 0x6c
   35f4c:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   35f50:	str	r0, [sp, #116]	; 0x74
   35f54:	str	r1, [sp, #112]	; 0x70
   35f58:	b	35f5c <ftello64@plt+0x24694>
   35f5c:	ldr	r0, [sp, #112]	; 0x70
   35f60:	ldr	r1, [sp, #116]	; 0x74
   35f64:	ldr	r2, [fp, #-24]	; 0xffffffe8
   35f68:	mvn	r2, r2
   35f6c:	subs	r1, r2, r1
   35f70:	rscs	r0, r0, r2, asr #31
   35f74:	str	r1, [sp, #104]	; 0x68
   35f78:	str	r0, [sp, #100]	; 0x64
   35f7c:	bge	360f8 <ftello64@plt+0x24830>
   35f80:	b	3610c <ftello64@plt+0x24844>
   35f84:	ldr	r0, [fp, #8]
   35f88:	cmn	r0, #1
   35f8c:	bne	35fd8 <ftello64@plt+0x24710>
   35f90:	b	35f94 <ftello64@plt+0x246cc>
   35f94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35f98:	mov	r1, #-2147483648	; 0x80000000
   35f9c:	add	r1, r1, r0, asr #31
   35fa0:	rsbs	r0, r0, #0
   35fa4:	rscs	r1, r1, #0
   35fa8:	str	r0, [sp, #96]	; 0x60
   35fac:	str	r1, [sp, #92]	; 0x5c
   35fb0:	blt	360f8 <ftello64@plt+0x24830>
   35fb4:	b	3610c <ftello64@plt+0x24844>
   35fb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35fbc:	movw	r1, #0
   35fc0:	cmp	r1, r0
   35fc4:	bge	3610c <ftello64@plt+0x24844>
   35fc8:	mov	r0, #0
   35fcc:	cmp	r0, #0
   35fd0:	bne	360f8 <ftello64@plt+0x24830>
   35fd4:	b	3610c <ftello64@plt+0x24844>
   35fd8:	ldr	r0, [fp, #8]
   35fdc:	asr	r3, r0, #31
   35fe0:	mov	r1, #0
   35fe4:	mov	r2, #-2147483648	; 0x80000000
   35fe8:	str	r0, [sp, #88]	; 0x58
   35fec:	mov	r0, r1
   35ff0:	mov	r1, r2
   35ff4:	ldr	r2, [sp, #88]	; 0x58
   35ff8:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   35ffc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   36000:	subs	r0, r0, r2
   36004:	sbcs	r1, r1, r2, asr #31
   36008:	str	r0, [sp, #84]	; 0x54
   3600c:	str	r1, [sp, #80]	; 0x50
   36010:	blt	360f8 <ftello64@plt+0x24830>
   36014:	b	3610c <ftello64@plt+0x24844>
   36018:	ldr	r0, [fp, #8]
   3601c:	cmp	r0, #0
   36020:	bne	36028 <ftello64@plt+0x24760>
   36024:	b	3610c <ftello64@plt+0x24844>
   36028:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3602c:	cmp	r0, #0
   36030:	bge	360b8 <ftello64@plt+0x247f0>
   36034:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36038:	cmn	r0, #1
   3603c:	bne	36078 <ftello64@plt+0x247b0>
   36040:	b	36044 <ftello64@plt+0x2477c>
   36044:	ldr	r0, [fp, #8]
   36048:	mov	r1, #-2147483648	; 0x80000000
   3604c:	add	r1, r1, r0, asr #31
   36050:	rsbs	r0, r0, #0
   36054:	rscs	r1, r1, #0
   36058:	str	r0, [sp, #76]	; 0x4c
   3605c:	str	r1, [sp, #72]	; 0x48
   36060:	blt	360f8 <ftello64@plt+0x24830>
   36064:	b	3610c <ftello64@plt+0x24844>
   36068:	mov	r0, #0
   3606c:	cmp	r0, #0
   36070:	bne	360f8 <ftello64@plt+0x24830>
   36074:	b	3610c <ftello64@plt+0x24844>
   36078:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3607c:	asr	r3, r0, #31
   36080:	mov	r1, #0
   36084:	mov	r2, #-2147483648	; 0x80000000
   36088:	str	r0, [sp, #68]	; 0x44
   3608c:	mov	r0, r1
   36090:	mov	r1, r2
   36094:	ldr	r2, [sp, #68]	; 0x44
   36098:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   3609c:	ldr	r2, [fp, #8]
   360a0:	subs	r0, r0, r2
   360a4:	sbcs	r1, r1, r2, asr #31
   360a8:	str	r0, [sp, #64]	; 0x40
   360ac:	str	r1, [sp, #60]	; 0x3c
   360b0:	blt	360f8 <ftello64@plt+0x24830>
   360b4:	b	3610c <ftello64@plt+0x24844>
   360b8:	ldr	r0, [fp, #8]
   360bc:	asr	r3, r0, #31
   360c0:	mvn	r1, #0
   360c4:	mvn	r2, #-2147483648	; 0x80000000
   360c8:	str	r0, [sp, #56]	; 0x38
   360cc:	mov	r0, r1
   360d0:	mov	r1, r2
   360d4:	ldr	r2, [sp, #56]	; 0x38
   360d8:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   360dc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   360e0:	subs	r0, r0, r2
   360e4:	sbcs	r1, r1, r2, asr #31
   360e8:	str	r0, [sp, #52]	; 0x34
   360ec:	str	r1, [sp, #48]	; 0x30
   360f0:	bge	3610c <ftello64@plt+0x24844>
   360f4:	b	360f8 <ftello64@plt+0x24830>
   360f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   360fc:	ldr	r1, [fp, #8]
   36100:	mul	r0, r0, r1
   36104:	str	r0, [fp, #-28]	; 0xffffffe4
   36108:	b	3636c <ftello64@plt+0x24aa4>
   3610c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36110:	ldr	r1, [fp, #8]
   36114:	mul	r0, r0, r1
   36118:	str	r0, [fp, #-28]	; 0xffffffe4
   3611c:	b	36370 <ftello64@plt+0x24aa8>
   36120:	ldr	r0, [fp, #8]
   36124:	cmp	r0, #0
   36128:	bge	36288 <ftello64@plt+0x249c0>
   3612c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36130:	cmp	r0, #0
   36134:	bge	36210 <ftello64@plt+0x24948>
   36138:	b	36180 <ftello64@plt+0x248b8>
   3613c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36140:	ldr	r1, [fp, #8]
   36144:	asr	r3, r1, #31
   36148:	mvn	r2, #0
   3614c:	str	r0, [sp, #44]	; 0x2c
   36150:	mov	r0, r2
   36154:	str	r1, [sp, #40]	; 0x28
   36158:	mov	r1, r2
   3615c:	ldr	r2, [sp, #40]	; 0x28
   36160:	bl	3e6c8 <ftello64@plt+0x2ce00>
   36164:	ldr	r2, [sp, #44]	; 0x2c
   36168:	subs	r0, r2, r0
   3616c:	rscs	r1, r1, r2, asr #31
   36170:	str	r0, [sp, #36]	; 0x24
   36174:	str	r1, [sp, #32]
   36178:	bcc	36344 <ftello64@plt+0x24a7c>
   3617c:	b	36358 <ftello64@plt+0x24a90>
   36180:	b	36184 <ftello64@plt+0x248bc>
   36184:	ldr	r0, [pc, #528]	; 3639c <ftello64@plt+0x24ad4>
   36188:	ldr	r1, [fp, #8]
   3618c:	cmp	r1, r0
   36190:	blt	361a8 <ftello64@plt+0x248e0>
   36194:	b	361bc <ftello64@plt+0x248f4>
   36198:	ldr	r0, [fp, #8]
   3619c:	movw	r1, #0
   361a0:	cmp	r1, r0
   361a4:	bge	361bc <ftello64@plt+0x248f4>
   361a8:	mov	r0, #1
   361ac:	mvn	r1, #0
   361b0:	str	r1, [sp, #28]
   361b4:	str	r0, [sp, #24]
   361b8:	b	361e8 <ftello64@plt+0x24920>
   361bc:	ldr	r0, [fp, #8]
   361c0:	rsb	r0, r0, #0
   361c4:	asr	r3, r0, #31
   361c8:	mvn	r1, #0
   361cc:	str	r0, [sp, #20]
   361d0:	mov	r0, r1
   361d4:	ldr	r2, [sp, #20]
   361d8:	bl	3e6c8 <ftello64@plt+0x2ce00>
   361dc:	str	r0, [sp, #28]
   361e0:	str	r1, [sp, #24]
   361e4:	b	361e8 <ftello64@plt+0x24920>
   361e8:	ldr	r0, [sp, #24]
   361ec:	ldr	r1, [sp, #28]
   361f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   361f4:	mvn	r2, r2
   361f8:	subs	r1, r2, r1
   361fc:	rscs	r0, r0, r2, asr #31
   36200:	str	r1, [sp, #16]
   36204:	str	r0, [sp, #12]
   36208:	bcs	36344 <ftello64@plt+0x24a7c>
   3620c:	b	36358 <ftello64@plt+0x24a90>
   36210:	b	36214 <ftello64@plt+0x2494c>
   36214:	b	3626c <ftello64@plt+0x249a4>
   36218:	b	3626c <ftello64@plt+0x249a4>
   3621c:	ldr	r0, [fp, #8]
   36220:	cmn	r0, #1
   36224:	bne	3626c <ftello64@plt+0x249a4>
   36228:	b	3622c <ftello64@plt+0x24964>
   3622c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36230:	add	r0, r0, #0
   36234:	movw	r1, #0
   36238:	cmp	r1, r0
   3623c:	blt	36344 <ftello64@plt+0x24a7c>
   36240:	b	36358 <ftello64@plt+0x24a90>
   36244:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36248:	movw	r1, #0
   3624c:	cmp	r1, r0
   36250:	bge	36358 <ftello64@plt+0x24a90>
   36254:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36258:	sub	r0, r0, #1
   3625c:	mvn	r1, #0
   36260:	cmp	r1, r0
   36264:	blt	36344 <ftello64@plt+0x24a7c>
   36268:	b	36358 <ftello64@plt+0x24a90>
   3626c:	ldr	r0, [fp, #8]
   36270:	movw	r1, #0
   36274:	sdiv	r0, r1, r0
   36278:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3627c:	cmp	r0, r1
   36280:	blt	36344 <ftello64@plt+0x24a7c>
   36284:	b	36358 <ftello64@plt+0x24a90>
   36288:	ldr	r0, [fp, #8]
   3628c:	cmp	r0, #0
   36290:	bne	36298 <ftello64@plt+0x249d0>
   36294:	b	36358 <ftello64@plt+0x24a90>
   36298:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3629c:	cmp	r0, #0
   362a0:	bge	3630c <ftello64@plt+0x24a44>
   362a4:	b	362a8 <ftello64@plt+0x249e0>
   362a8:	b	362f0 <ftello64@plt+0x24a28>
   362ac:	b	362f0 <ftello64@plt+0x24a28>
   362b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   362b4:	cmn	r0, #1
   362b8:	bne	362f0 <ftello64@plt+0x24a28>
   362bc:	b	362c0 <ftello64@plt+0x249f8>
   362c0:	ldr	r0, [fp, #8]
   362c4:	add	r0, r0, #0
   362c8:	movw	r1, #0
   362cc:	cmp	r1, r0
   362d0:	blt	36344 <ftello64@plt+0x24a7c>
   362d4:	b	36358 <ftello64@plt+0x24a90>
   362d8:	ldr	r0, [fp, #8]
   362dc:	sub	r0, r0, #1
   362e0:	mvn	r1, #0
   362e4:	cmp	r1, r0
   362e8:	blt	36344 <ftello64@plt+0x24a7c>
   362ec:	b	36358 <ftello64@plt+0x24a90>
   362f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   362f4:	movw	r1, #0
   362f8:	sdiv	r0, r1, r0
   362fc:	ldr	r1, [fp, #8]
   36300:	cmp	r0, r1
   36304:	blt	36344 <ftello64@plt+0x24a7c>
   36308:	b	36358 <ftello64@plt+0x24a90>
   3630c:	ldr	r0, [fp, #8]
   36310:	asr	r3, r0, #31
   36314:	mvn	r1, #0
   36318:	str	r0, [sp, #8]
   3631c:	mov	r0, r1
   36320:	ldr	r2, [sp, #8]
   36324:	bl	3e6c8 <ftello64@plt+0x2ce00>
   36328:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3632c:	subs	r0, r0, r2
   36330:	sbcs	r1, r1, r2, asr #31
   36334:	str	r0, [sp, #4]
   36338:	str	r1, [sp]
   3633c:	bcs	36358 <ftello64@plt+0x24a90>
   36340:	b	36344 <ftello64@plt+0x24a7c>
   36344:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36348:	ldr	r1, [fp, #8]
   3634c:	mul	r0, r0, r1
   36350:	str	r0, [fp, #-28]	; 0xffffffe4
   36354:	b	3636c <ftello64@plt+0x24aa4>
   36358:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3635c:	ldr	r1, [fp, #8]
   36360:	mul	r0, r0, r1
   36364:	str	r0, [fp, #-28]	; 0xffffffe4
   36368:	b	36370 <ftello64@plt+0x24aa8>
   3636c:	bl	36548 <ftello64@plt+0x24c80>
   36370:	ldr	r0, [fp, #-4]
   36374:	ldr	r1, [fp, #-28]	; 0xffffffe4
   36378:	bl	33804 <ftello64@plt+0x21f3c>
   3637c:	str	r0, [fp, #-4]
   36380:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36384:	ldr	r1, [fp, #-8]
   36388:	str	r0, [r1]
   3638c:	ldr	r0, [fp, #-4]
   36390:	mov	sp, fp
   36394:	pop	{fp, pc}
   36398:	svcvc	0x00ffffff
   3639c:	andhi	r0, r0, r1
   363a0:	andhi	r0, r0, r0
   363a4:			; <UNDEFINED> instruction: 0xffff8000
   363a8:	push	{fp, lr}
   363ac:	mov	fp, sp
   363b0:	sub	sp, sp, #8
   363b4:	str	r0, [sp, #4]
   363b8:	ldr	r0, [sp, #4]
   363bc:	movw	r1, #1
   363c0:	bl	363cc <ftello64@plt+0x24b04>
   363c4:	mov	sp, fp
   363c8:	pop	{fp, pc}
   363cc:	push	{fp, lr}
   363d0:	mov	fp, sp
   363d4:	sub	sp, sp, #8
   363d8:	str	r0, [sp, #4]
   363dc:	str	r1, [sp]
   363e0:	ldr	r0, [sp, #4]
   363e4:	ldr	r1, [sp]
   363e8:	bl	389ec <ftello64@plt+0x27124>
   363ec:	bl	33790 <ftello64@plt+0x21ec8>
   363f0:	mov	sp, fp
   363f4:	pop	{fp, pc}
   363f8:	push	{fp, lr}
   363fc:	mov	fp, sp
   36400:	sub	sp, sp, #8
   36404:	str	r0, [sp, #4]
   36408:	ldr	r0, [sp, #4]
   3640c:	movw	r1, #1
   36410:	bl	3641c <ftello64@plt+0x24b54>
   36414:	mov	sp, fp
   36418:	pop	{fp, pc}
   3641c:	push	{fp, lr}
   36420:	mov	fp, sp
   36424:	sub	sp, sp, #8
   36428:	str	r0, [sp, #4]
   3642c:	str	r1, [sp]
   36430:	ldr	r0, [sp, #4]
   36434:	ldr	r1, [sp]
   36438:	bl	3a518 <ftello64@plt+0x28c50>
   3643c:	bl	33790 <ftello64@plt+0x21ec8>
   36440:	mov	sp, fp
   36444:	pop	{fp, pc}
   36448:	push	{fp, lr}
   3644c:	mov	fp, sp
   36450:	sub	sp, sp, #16
   36454:	str	r0, [fp, #-4]
   36458:	str	r1, [sp, #8]
   3645c:	ldr	r0, [sp, #8]
   36460:	bl	3376c <ftello64@plt+0x21ea4>
   36464:	ldr	r1, [fp, #-4]
   36468:	ldr	r2, [sp, #8]
   3646c:	str	r0, [sp, #4]
   36470:	bl	115b0 <memcpy@plt>
   36474:	ldr	r0, [sp, #4]
   36478:	mov	sp, fp
   3647c:	pop	{fp, pc}
   36480:	push	{fp, lr}
   36484:	mov	fp, sp
   36488:	sub	sp, sp, #16
   3648c:	str	r0, [fp, #-4]
   36490:	str	r1, [sp, #8]
   36494:	ldr	r0, [sp, #8]
   36498:	bl	337c0 <ftello64@plt+0x21ef8>
   3649c:	ldr	r1, [fp, #-4]
   364a0:	ldr	r2, [sp, #8]
   364a4:	str	r0, [sp, #4]
   364a8:	bl	115b0 <memcpy@plt>
   364ac:	ldr	r0, [sp, #4]
   364b0:	mov	sp, fp
   364b4:	pop	{fp, pc}
   364b8:	push	{fp, lr}
   364bc:	mov	fp, sp
   364c0:	sub	sp, sp, #16
   364c4:	str	r0, [fp, #-4]
   364c8:	str	r1, [sp, #8]
   364cc:	ldr	r0, [sp, #8]
   364d0:	add	r0, r0, #1
   364d4:	bl	337c0 <ftello64@plt+0x21ef8>
   364d8:	str	r0, [sp, #4]
   364dc:	ldr	r0, [sp, #4]
   364e0:	ldr	r1, [sp, #8]
   364e4:	add	r0, r0, r1
   364e8:	movw	r1, #0
   364ec:	strb	r1, [r0]
   364f0:	ldr	r0, [sp, #4]
   364f4:	ldr	r1, [fp, #-4]
   364f8:	ldr	r2, [sp, #8]
   364fc:	str	r0, [sp]
   36500:	bl	115b0 <memcpy@plt>
   36504:	ldr	r0, [sp]
   36508:	mov	sp, fp
   3650c:	pop	{fp, pc}
   36510:	push	{fp, lr}
   36514:	mov	fp, sp
   36518:	sub	sp, sp, #8
   3651c:	str	r0, [sp, #4]
   36520:	ldr	r0, [sp, #4]
   36524:	ldr	r1, [sp, #4]
   36528:	str	r0, [sp]
   3652c:	mov	r0, r1
   36530:	bl	1173c <strlen@plt>
   36534:	add	r1, r0, #1
   36538:	ldr	r0, [sp]
   3653c:	bl	36448 <ftello64@plt+0x24b80>
   36540:	mov	sp, fp
   36544:	pop	{fp, pc}
   36548:	push	{fp, lr}
   3654c:	mov	fp, sp
   36550:	sub	sp, sp, #8
   36554:	movw	r0, #396	; 0x18c
   36558:	movt	r0, #5
   3655c:	ldr	r0, [r0]
   36560:	movw	r1, #64311	; 0xfb37
   36564:	movt	r1, #3
   36568:	str	r0, [sp, #4]
   3656c:	mov	r0, r1
   36570:	bl	11730 <gettext@plt>
   36574:	ldr	r1, [sp, #4]
   36578:	str	r0, [sp]
   3657c:	mov	r0, r1
   36580:	movw	r1, #0
   36584:	movw	r2, #62646	; 0xf4b6
   36588:	movt	r2, #3
   3658c:	ldr	r3, [sp]
   36590:	bl	116a0 <error@plt>
   36594:	bl	1188c <abort@plt>
   36598:	push	{fp, lr}
   3659c:	mov	fp, sp
   365a0:	sub	sp, sp, #32
   365a4:	ldr	ip, [fp, #8]
   365a8:	str	r0, [fp, #-4]
   365ac:	str	r1, [fp, #-8]
   365b0:	str	r2, [fp, #-12]
   365b4:	str	r3, [sp, #16]
   365b8:	ldr	r0, [fp, #-4]
   365bc:	ldr	r1, [fp, #-8]
   365c0:	ldr	r2, [fp, #-12]
   365c4:	ldr	r3, [sp, #16]
   365c8:	ldr	lr, [fp, #8]
   365cc:	str	lr, [sp]
   365d0:	str	ip, [sp, #8]
   365d4:	bl	3d1c8 <ftello64@plt+0x2b900>
   365d8:	str	r0, [sp, #12]
   365dc:	ldr	r0, [sp, #12]
   365e0:	cmp	r0, #0
   365e4:	bge	365fc <ftello64@plt+0x24d34>
   365e8:	bl	11760 <__errno_location@plt>
   365ec:	ldr	r0, [r0]
   365f0:	cmp	r0, #12
   365f4:	bne	365fc <ftello64@plt+0x24d34>
   365f8:	bl	36548 <ftello64@plt+0x24c80>
   365fc:	ldr	r0, [sp, #12]
   36600:	mov	sp, fp
   36604:	pop	{fp, pc}
   36608:	push	{fp, lr}
   3660c:	mov	fp, sp
   36610:	sub	sp, sp, #16
   36614:	str	r0, [fp, #-4]
   36618:	str	r1, [sp, #8]
   3661c:	ldr	r0, [fp, #-4]
   36620:	ldr	r1, [sp, #8]
   36624:	bl	3d4f4 <ftello64@plt+0x2bc2c>
   36628:	str	r0, [sp, #4]
   3662c:	ldr	r0, [sp, #4]
   36630:	movw	r1, #0
   36634:	cmp	r0, r1
   36638:	bne	36650 <ftello64@plt+0x24d88>
   3663c:	bl	11760 <__errno_location@plt>
   36640:	ldr	r0, [r0]
   36644:	cmp	r0, #12
   36648:	bne	36650 <ftello64@plt+0x24d88>
   3664c:	bl	36548 <ftello64@plt+0x24c80>
   36650:	ldr	r0, [sp, #4]
   36654:	mov	sp, fp
   36658:	pop	{fp, pc}
   3665c:	push	{fp, lr}
   36660:	mov	fp, sp
   36664:	sub	sp, sp, #16
   36668:	str	r0, [fp, #-4]
   3666c:	str	r1, [sp, #8]
   36670:	str	r2, [sp, #4]
   36674:	ldr	r0, [fp, #-4]
   36678:	ldr	r1, [sp, #8]
   3667c:	ldr	r2, [sp, #4]
   36680:	bl	3d84c <ftello64@plt+0x2bf84>
   36684:	str	r0, [sp]
   36688:	ldr	r0, [sp]
   3668c:	movw	r1, #0
   36690:	cmp	r0, r1
   36694:	bne	366ac <ftello64@plt+0x24de4>
   36698:	bl	11760 <__errno_location@plt>
   3669c:	ldr	r0, [r0]
   366a0:	cmp	r0, #12
   366a4:	bne	366ac <ftello64@plt+0x24de4>
   366a8:	bl	36548 <ftello64@plt+0x24c80>
   366ac:	ldr	r0, [sp]
   366b0:	mov	sp, fp
   366b4:	pop	{fp, pc}
   366b8:	push	{fp, lr}
   366bc:	mov	fp, sp
   366c0:	sub	sp, sp, #80	; 0x50
   366c4:	ldr	ip, [fp, #8]
   366c8:	str	r0, [fp, #-8]
   366cc:	str	r1, [fp, #-12]
   366d0:	str	r2, [fp, #-16]
   366d4:	str	r3, [fp, #-20]	; 0xffffffec
   366d8:	movw	r0, #0
   366dc:	str	r0, [sp, #36]	; 0x24
   366e0:	ldr	r1, [fp, #-16]
   366e4:	cmp	r0, r1
   366e8:	str	ip, [sp, #20]
   366ec:	bgt	36700 <ftello64@plt+0x24e38>
   366f0:	ldr	r0, [fp, #-16]
   366f4:	cmp	r0, #36	; 0x24
   366f8:	bgt	36700 <ftello64@plt+0x24e38>
   366fc:	b	36720 <ftello64@plt+0x24e58>
   36700:	movw	r0, #64328	; 0xfb48
   36704:	movt	r0, #3
   36708:	movw	r1, #64366	; 0xfb6e
   3670c:	movt	r1, #3
   36710:	movw	r2, #85	; 0x55
   36714:	movw	r3, #64382	; 0xfb7e
   36718:	movt	r3, #3
   3671c:	bl	118b0 <__assert_fail@plt>
   36720:	ldr	r0, [fp, #-12]
   36724:	movw	r1, #0
   36728:	cmp	r0, r1
   3672c:	beq	3673c <ftello64@plt+0x24e74>
   36730:	ldr	r0, [fp, #-12]
   36734:	str	r0, [sp, #16]
   36738:	b	36748 <ftello64@plt+0x24e80>
   3673c:	sub	r0, fp, #24
   36740:	str	r0, [sp, #16]
   36744:	b	36748 <ftello64@plt+0x24e80>
   36748:	ldr	r0, [sp, #16]
   3674c:	str	r0, [fp, #-28]	; 0xffffffe4
   36750:	bl	11760 <__errno_location@plt>
   36754:	mov	lr, #0
   36758:	str	lr, [r0]
   3675c:	ldr	r0, [fp, #-8]
   36760:	ldr	r1, [fp, #-28]	; 0xffffffe4
   36764:	ldr	r2, [fp, #-16]
   36768:	bl	117c0 <strtoimax@plt>
   3676c:	str	r1, [sp, #44]	; 0x2c
   36770:	str	r0, [sp, #40]	; 0x28
   36774:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36778:	ldr	r0, [r0]
   3677c:	ldr	r1, [fp, #-8]
   36780:	cmp	r0, r1
   36784:	bne	367f0 <ftello64@plt+0x24f28>
   36788:	ldr	r0, [fp, #8]
   3678c:	movw	r1, #0
   36790:	cmp	r0, r1
   36794:	beq	367e0 <ftello64@plt+0x24f18>
   36798:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3679c:	ldr	r0, [r0]
   367a0:	ldrb	r0, [r0]
   367a4:	cmp	r0, #0
   367a8:	beq	367e0 <ftello64@plt+0x24f18>
   367ac:	ldr	r0, [fp, #8]
   367b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   367b4:	ldr	r1, [r1]
   367b8:	ldrb	r1, [r1]
   367bc:	bl	11748 <strchr@plt>
   367c0:	movw	r1, #0
   367c4:	cmp	r0, r1
   367c8:	beq	367e0 <ftello64@plt+0x24f18>
   367cc:	mov	r0, #0
   367d0:	str	r0, [sp, #44]	; 0x2c
   367d4:	mov	r0, #1
   367d8:	str	r0, [sp, #40]	; 0x28
   367dc:	b	367ec <ftello64@plt+0x24f24>
   367e0:	movw	r0, #4
   367e4:	str	r0, [fp, #-4]
   367e8:	b	36cd8 <ftello64@plt+0x25410>
   367ec:	b	36828 <ftello64@plt+0x24f60>
   367f0:	bl	11760 <__errno_location@plt>
   367f4:	ldr	r0, [r0]
   367f8:	cmp	r0, #0
   367fc:	beq	36824 <ftello64@plt+0x24f5c>
   36800:	bl	11760 <__errno_location@plt>
   36804:	ldr	r0, [r0]
   36808:	cmp	r0, #34	; 0x22
   3680c:	beq	3681c <ftello64@plt+0x24f54>
   36810:	movw	r0, #4
   36814:	str	r0, [fp, #-4]
   36818:	b	36cd8 <ftello64@plt+0x25410>
   3681c:	movw	r0, #1
   36820:	str	r0, [sp, #36]	; 0x24
   36824:	b	36828 <ftello64@plt+0x24f60>
   36828:	ldr	r0, [fp, #8]
   3682c:	movw	r1, #0
   36830:	cmp	r0, r1
   36834:	bne	36858 <ftello64@plt+0x24f90>
   36838:	ldr	r0, [sp, #40]	; 0x28
   3683c:	ldr	r1, [sp, #44]	; 0x2c
   36840:	ldr	r2, [fp, #-20]	; 0xffffffec
   36844:	str	r1, [r2, #4]
   36848:	str	r0, [r2]
   3684c:	ldr	r0, [sp, #36]	; 0x24
   36850:	str	r0, [fp, #-4]
   36854:	b	36cd8 <ftello64@plt+0x25410>
   36858:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3685c:	ldr	r0, [r0]
   36860:	ldrb	r0, [r0]
   36864:	cmp	r0, #0
   36868:	beq	36cbc <ftello64@plt+0x253f4>
   3686c:	movw	r0, #1024	; 0x400
   36870:	str	r0, [sp, #32]
   36874:	movw	r0, #1
   36878:	str	r0, [sp, #28]
   3687c:	ldr	r0, [fp, #8]
   36880:	ldr	r1, [fp, #-28]	; 0xffffffe4
   36884:	ldr	r1, [r1]
   36888:	ldrb	r1, [r1]
   3688c:	bl	11748 <strchr@plt>
   36890:	movw	r1, #0
   36894:	cmp	r0, r1
   36898:	bne	368c0 <ftello64@plt+0x24ff8>
   3689c:	ldr	r0, [sp, #40]	; 0x28
   368a0:	ldr	r1, [sp, #44]	; 0x2c
   368a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   368a8:	str	r1, [r2, #4]
   368ac:	str	r0, [r2]
   368b0:	ldr	r0, [sp, #36]	; 0x24
   368b4:	orr	r0, r0, #2
   368b8:	str	r0, [fp, #-4]
   368bc:	b	36cd8 <ftello64@plt+0x25410>
   368c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   368c4:	ldr	r0, [r0]
   368c8:	ldrb	r0, [r0]
   368cc:	sub	r0, r0, #69	; 0x45
   368d0:	cmp	r0, #47	; 0x2f
   368d4:	str	r0, [sp, #12]
   368d8:	bhi	36a44 <ftello64@plt+0x2517c>
   368dc:	add	r0, pc, #8
   368e0:	ldr	r1, [sp, #12]
   368e4:	ldr	r0, [r0, r1, lsl #2]
   368e8:	mov	pc, r0
   368ec:	andeq	r6, r3, ip, lsr #19
   368f0:	andeq	r6, r3, r4, asr #20
   368f4:	andeq	r6, r3, ip, lsr #19
   368f8:	andeq	r6, r3, r4, asr #20
   368fc:	andeq	r6, r3, r4, asr #20
   36900:	andeq	r6, r3, r4, asr #20
   36904:	andeq	r6, r3, ip, lsr #19
   36908:	andeq	r6, r3, r4, asr #20
   3690c:	andeq	r6, r3, ip, lsr #19
   36910:	andeq	r6, r3, r4, asr #20
   36914:	andeq	r6, r3, r4, asr #20
   36918:	andeq	r6, r3, ip, lsr #19
   3691c:	andeq	r6, r3, r4, asr #20
   36920:	andeq	r6, r3, r4, asr #20
   36924:	andeq	r6, r3, r4, asr #20
   36928:	andeq	r6, r3, ip, lsr #19
   3692c:	andeq	r6, r3, r4, asr #20
   36930:	andeq	r6, r3, r4, asr #20
   36934:	andeq	r6, r3, r4, asr #20
   36938:	andeq	r6, r3, r4, asr #20
   3693c:	andeq	r6, r3, ip, lsr #19
   36940:	andeq	r6, r3, ip, lsr #19
   36944:	andeq	r6, r3, r4, asr #20
   36948:	andeq	r6, r3, r4, asr #20
   3694c:	andeq	r6, r3, r4, asr #20
   36950:	andeq	r6, r3, r4, asr #20
   36954:	andeq	r6, r3, r4, asr #20
   36958:	andeq	r6, r3, r4, asr #20
   3695c:	andeq	r6, r3, r4, asr #20
   36960:	andeq	r6, r3, r4, asr #20
   36964:	andeq	r6, r3, r4, asr #20
   36968:	andeq	r6, r3, r4, asr #20
   3696c:	andeq	r6, r3, r4, asr #20
   36970:	andeq	r6, r3, r4, asr #20
   36974:	andeq	r6, r3, ip, lsr #19
   36978:	andeq	r6, r3, r4, asr #20
   3697c:	andeq	r6, r3, r4, asr #20
   36980:	andeq	r6, r3, r4, asr #20
   36984:	andeq	r6, r3, ip, lsr #19
   36988:	andeq	r6, r3, r4, asr #20
   3698c:	andeq	r6, r3, ip, lsr #19
   36990:	andeq	r6, r3, r4, asr #20
   36994:	andeq	r6, r3, r4, asr #20
   36998:	andeq	r6, r3, r4, asr #20
   3699c:	andeq	r6, r3, r4, asr #20
   369a0:	andeq	r6, r3, r4, asr #20
   369a4:	andeq	r6, r3, r4, asr #20
   369a8:	andeq	r6, r3, ip, lsr #19
   369ac:	ldr	r0, [fp, #8]
   369b0:	movw	r1, #48	; 0x30
   369b4:	bl	11748 <strchr@plt>
   369b8:	movw	r1, #0
   369bc:	cmp	r0, r1
   369c0:	beq	36a40 <ftello64@plt+0x25178>
   369c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   369c8:	ldr	r0, [r0]
   369cc:	ldrb	r0, [r0, #1]
   369d0:	mov	r1, r0
   369d4:	cmp	r0, #66	; 0x42
   369d8:	str	r1, [sp, #8]
   369dc:	beq	36a28 <ftello64@plt+0x25160>
   369e0:	b	369e4 <ftello64@plt+0x2511c>
   369e4:	ldr	r0, [sp, #8]
   369e8:	cmp	r0, #68	; 0x44
   369ec:	beq	36a28 <ftello64@plt+0x25160>
   369f0:	b	369f4 <ftello64@plt+0x2512c>
   369f4:	ldr	r0, [sp, #8]
   369f8:	cmp	r0, #105	; 0x69
   369fc:	bne	36a3c <ftello64@plt+0x25174>
   36a00:	b	36a04 <ftello64@plt+0x2513c>
   36a04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36a08:	ldr	r0, [r0]
   36a0c:	ldrb	r0, [r0, #2]
   36a10:	cmp	r0, #66	; 0x42
   36a14:	bne	36a24 <ftello64@plt+0x2515c>
   36a18:	ldr	r0, [sp, #28]
   36a1c:	add	r0, r0, #2
   36a20:	str	r0, [sp, #28]
   36a24:	b	36a3c <ftello64@plt+0x25174>
   36a28:	movw	r0, #1000	; 0x3e8
   36a2c:	str	r0, [sp, #32]
   36a30:	ldr	r0, [sp, #28]
   36a34:	add	r0, r0, #1
   36a38:	str	r0, [sp, #28]
   36a3c:	b	36a40 <ftello64@plt+0x25178>
   36a40:	b	36a44 <ftello64@plt+0x2517c>
   36a44:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36a48:	ldr	r0, [r0]
   36a4c:	ldrb	r0, [r0]
   36a50:	sub	r0, r0, #66	; 0x42
   36a54:	cmp	r0, #53	; 0x35
   36a58:	str	r0, [sp, #4]
   36a5c:	bhi	36c50 <ftello64@plt+0x25388>
   36a60:	add	r0, pc, #8
   36a64:	ldr	r1, [sp, #4]
   36a68:	ldr	r0, [r0, r1, lsl #2]
   36a6c:	mov	pc, r0
   36a70:	andeq	r6, r3, ip, asr fp
   36a74:	andeq	r6, r3, r0, asr ip
   36a78:	andeq	r6, r3, r0, asr ip
   36a7c:	andeq	r6, r3, ip, ror fp
   36a80:	andeq	r6, r3, r0, asr ip
   36a84:	muleq	r3, r4, fp
   36a88:	andeq	r6, r3, r0, asr ip
   36a8c:	andeq	r6, r3, r0, asr ip
   36a90:	andeq	r6, r3, r0, asr ip
   36a94:	andeq	r6, r3, ip, lsr #23
   36a98:	andeq	r6, r3, r0, asr ip
   36a9c:	andeq	r6, r3, r4, asr #23
   36aa0:	andeq	r6, r3, r0, asr ip
   36aa4:	andeq	r6, r3, r0, asr ip
   36aa8:	ldrdeq	r6, [r3], -ip
   36aac:	andeq	r6, r3, r0, asr ip
   36ab0:	andeq	r6, r3, r0, asr ip
   36ab4:	andeq	r6, r3, r0, asr ip
   36ab8:	strdeq	r6, [r3], -r4
   36abc:	andeq	r6, r3, r0, asr ip
   36ac0:	andeq	r6, r3, r0, asr ip
   36ac4:	andeq	r6, r3, r0, asr ip
   36ac8:	andeq	r6, r3, r0, asr ip
   36acc:	andeq	r6, r3, r0, lsr #24
   36ad0:	andeq	r6, r3, r8, lsr ip
   36ad4:	andeq	r6, r3, r0, asr ip
   36ad8:	andeq	r6, r3, r0, asr ip
   36adc:	andeq	r6, r3, r0, asr ip
   36ae0:	andeq	r6, r3, r0, asr ip
   36ae4:	andeq	r6, r3, r0, asr ip
   36ae8:	andeq	r6, r3, r0, asr ip
   36aec:	andeq	r6, r3, r0, asr ip
   36af0:	andeq	r6, r3, r8, asr #22
   36af4:	andeq	r6, r3, r0, ror fp
   36af8:	andeq	r6, r3, r0, asr ip
   36afc:	andeq	r6, r3, r0, asr ip
   36b00:	andeq	r6, r3, r0, asr ip
   36b04:	muleq	r3, r4, fp
   36b08:	andeq	r6, r3, r0, asr ip
   36b0c:	andeq	r6, r3, r0, asr ip
   36b10:	andeq	r6, r3, r0, asr ip
   36b14:	andeq	r6, r3, ip, lsr #23
   36b18:	andeq	r6, r3, r0, asr ip
   36b1c:	andeq	r6, r3, r4, asr #23
   36b20:	andeq	r6, r3, r0, asr ip
   36b24:	andeq	r6, r3, r0, asr ip
   36b28:	andeq	r6, r3, r0, asr ip
   36b2c:	andeq	r6, r3, r0, asr ip
   36b30:	andeq	r6, r3, r0, asr ip
   36b34:	andeq	r6, r3, r0, asr ip
   36b38:	strdeq	r6, [r3], -r4
   36b3c:	andeq	r6, r3, r0, asr ip
   36b40:	andeq	r6, r3, r0, asr ip
   36b44:	andeq	r6, r3, ip, lsl #24
   36b48:	add	r0, sp, #40	; 0x28
   36b4c:	movw	r1, #512	; 0x200
   36b50:	bl	36ce4 <ftello64@plt+0x2541c>
   36b54:	str	r0, [sp, #24]
   36b58:	b	36c74 <ftello64@plt+0x253ac>
   36b5c:	add	r0, sp, #40	; 0x28
   36b60:	movw	r1, #1024	; 0x400
   36b64:	bl	36ce4 <ftello64@plt+0x2541c>
   36b68:	str	r0, [sp, #24]
   36b6c:	b	36c74 <ftello64@plt+0x253ac>
   36b70:	movw	r0, #0
   36b74:	str	r0, [sp, #24]
   36b78:	b	36c74 <ftello64@plt+0x253ac>
   36b7c:	ldr	r1, [sp, #32]
   36b80:	add	r0, sp, #40	; 0x28
   36b84:	movw	r2, #6
   36b88:	bl	3898c <ftello64@plt+0x270c4>
   36b8c:	str	r0, [sp, #24]
   36b90:	b	36c74 <ftello64@plt+0x253ac>
   36b94:	ldr	r1, [sp, #32]
   36b98:	add	r0, sp, #40	; 0x28
   36b9c:	movw	r2, #3
   36ba0:	bl	3898c <ftello64@plt+0x270c4>
   36ba4:	str	r0, [sp, #24]
   36ba8:	b	36c74 <ftello64@plt+0x253ac>
   36bac:	ldr	r1, [sp, #32]
   36bb0:	add	r0, sp, #40	; 0x28
   36bb4:	movw	r2, #1
   36bb8:	bl	3898c <ftello64@plt+0x270c4>
   36bbc:	str	r0, [sp, #24]
   36bc0:	b	36c74 <ftello64@plt+0x253ac>
   36bc4:	ldr	r1, [sp, #32]
   36bc8:	add	r0, sp, #40	; 0x28
   36bcc:	movw	r2, #2
   36bd0:	bl	3898c <ftello64@plt+0x270c4>
   36bd4:	str	r0, [sp, #24]
   36bd8:	b	36c74 <ftello64@plt+0x253ac>
   36bdc:	ldr	r1, [sp, #32]
   36be0:	add	r0, sp, #40	; 0x28
   36be4:	movw	r2, #5
   36be8:	bl	3898c <ftello64@plt+0x270c4>
   36bec:	str	r0, [sp, #24]
   36bf0:	b	36c74 <ftello64@plt+0x253ac>
   36bf4:	ldr	r1, [sp, #32]
   36bf8:	add	r0, sp, #40	; 0x28
   36bfc:	movw	r2, #4
   36c00:	bl	3898c <ftello64@plt+0x270c4>
   36c04:	str	r0, [sp, #24]
   36c08:	b	36c74 <ftello64@plt+0x253ac>
   36c0c:	add	r0, sp, #40	; 0x28
   36c10:	movw	r1, #2
   36c14:	bl	36ce4 <ftello64@plt+0x2541c>
   36c18:	str	r0, [sp, #24]
   36c1c:	b	36c74 <ftello64@plt+0x253ac>
   36c20:	ldr	r1, [sp, #32]
   36c24:	add	r0, sp, #40	; 0x28
   36c28:	movw	r2, #8
   36c2c:	bl	3898c <ftello64@plt+0x270c4>
   36c30:	str	r0, [sp, #24]
   36c34:	b	36c74 <ftello64@plt+0x253ac>
   36c38:	ldr	r1, [sp, #32]
   36c3c:	add	r0, sp, #40	; 0x28
   36c40:	movw	r2, #7
   36c44:	bl	3898c <ftello64@plt+0x270c4>
   36c48:	str	r0, [sp, #24]
   36c4c:	b	36c74 <ftello64@plt+0x253ac>
   36c50:	ldr	r0, [sp, #40]	; 0x28
   36c54:	ldr	r1, [sp, #44]	; 0x2c
   36c58:	ldr	r2, [fp, #-20]	; 0xffffffec
   36c5c:	str	r1, [r2, #4]
   36c60:	str	r0, [r2]
   36c64:	ldr	r0, [sp, #36]	; 0x24
   36c68:	orr	r0, r0, #2
   36c6c:	str	r0, [fp, #-4]
   36c70:	b	36cd8 <ftello64@plt+0x25410>
   36c74:	ldr	r0, [sp, #24]
   36c78:	ldr	r1, [sp, #36]	; 0x24
   36c7c:	orr	r0, r1, r0
   36c80:	str	r0, [sp, #36]	; 0x24
   36c84:	ldr	r0, [sp, #28]
   36c88:	ldr	r1, [fp, #-28]	; 0xffffffe4
   36c8c:	ldr	r2, [r1]
   36c90:	add	r0, r2, r0
   36c94:	str	r0, [r1]
   36c98:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36c9c:	ldr	r0, [r0]
   36ca0:	ldrsb	r0, [r0]
   36ca4:	cmp	r0, #0
   36ca8:	beq	36cb8 <ftello64@plt+0x253f0>
   36cac:	ldr	r0, [sp, #36]	; 0x24
   36cb0:	orr	r0, r0, #2
   36cb4:	str	r0, [sp, #36]	; 0x24
   36cb8:	b	36cbc <ftello64@plt+0x253f4>
   36cbc:	ldr	r0, [sp, #40]	; 0x28
   36cc0:	ldr	r1, [sp, #44]	; 0x2c
   36cc4:	ldr	r2, [fp, #-20]	; 0xffffffec
   36cc8:	str	r1, [r2, #4]
   36ccc:	str	r0, [r2]
   36cd0:	ldr	r0, [sp, #36]	; 0x24
   36cd4:	str	r0, [fp, #-4]
   36cd8:	ldr	r0, [fp, #-4]
   36cdc:	mov	sp, fp
   36ce0:	pop	{fp, pc}
   36ce4:	push	{fp, lr}
   36ce8:	mov	fp, sp
   36cec:	sub	sp, sp, #752	; 0x2f0
   36cf0:	str	r0, [fp, #-8]
   36cf4:	str	r1, [fp, #-12]
   36cf8:	b	37280 <ftello64@plt+0x259b8>
   36cfc:	b	36d00 <ftello64@plt+0x25438>
   36d00:	ldr	r0, [fp, #-12]
   36d04:	cmp	r0, #0
   36d08:	bge	36e98 <ftello64@plt+0x255d0>
   36d0c:	ldr	r0, [fp, #-8]
   36d10:	ldr	r0, [r0, #4]
   36d14:	cmn	r0, #1
   36d18:	bgt	36dd0 <ftello64@plt+0x25508>
   36d1c:	b	36d20 <ftello64@plt+0x25458>
   36d20:	b	36d24 <ftello64@plt+0x2545c>
   36d24:	ldr	r0, [fp, #-8]
   36d28:	ldr	r1, [r0]
   36d2c:	ldr	r0, [r0, #4]
   36d30:	ldr	r2, [fp, #-12]
   36d34:	mov	r3, #127	; 0x7f
   36d38:	sdiv	r2, r3, r2
   36d3c:	subs	r1, r1, r2
   36d40:	sbcs	r0, r0, r2, asr #31
   36d44:	str	r1, [fp, #-28]	; 0xffffffe4
   36d48:	str	r0, [fp, #-32]	; 0xffffffe0
   36d4c:	blt	36f80 <ftello64@plt+0x256b8>
   36d50:	b	36fa4 <ftello64@plt+0x256dc>
   36d54:	b	36d58 <ftello64@plt+0x25490>
   36d58:	ldr	r0, [pc, #4064]	; 37d40 <ftello64@plt+0x26478>
   36d5c:	ldr	r1, [fp, #-12]
   36d60:	cmp	r1, r0
   36d64:	blt	36d7c <ftello64@plt+0x254b4>
   36d68:	b	36d88 <ftello64@plt+0x254c0>
   36d6c:	ldr	r0, [fp, #-12]
   36d70:	movw	r1, #0
   36d74:	cmp	r1, r0
   36d78:	bge	36d88 <ftello64@plt+0x254c0>
   36d7c:	movw	r0, #0
   36d80:	str	r0, [fp, #-36]	; 0xffffffdc
   36d84:	b	36da0 <ftello64@plt+0x254d8>
   36d88:	ldr	r0, [fp, #-12]
   36d8c:	movw	r1, #0
   36d90:	sub	r0, r1, r0
   36d94:	movw	r1, #127	; 0x7f
   36d98:	sdiv	r0, r1, r0
   36d9c:	str	r0, [fp, #-36]	; 0xffffffdc
   36da0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   36da4:	ldr	r1, [fp, #-8]
   36da8:	ldr	r2, [r1]
   36dac:	ldr	r1, [r1, #4]
   36db0:	mvn	r1, r1
   36db4:	mvn	r2, r2
   36db8:	subs	r2, r2, r0
   36dbc:	sbcs	r0, r1, r0, asr #31
   36dc0:	str	r2, [fp, #-40]	; 0xffffffd8
   36dc4:	str	r0, [fp, #-44]	; 0xffffffd4
   36dc8:	bge	36f80 <ftello64@plt+0x256b8>
   36dcc:	b	36fa4 <ftello64@plt+0x256dc>
   36dd0:	b	36dd4 <ftello64@plt+0x2550c>
   36dd4:	b	36e68 <ftello64@plt+0x255a0>
   36dd8:	b	36e68 <ftello64@plt+0x255a0>
   36ddc:	ldr	r0, [fp, #-12]
   36de0:	cmn	r0, #1
   36de4:	bne	36e68 <ftello64@plt+0x255a0>
   36de8:	b	36dec <ftello64@plt+0x25524>
   36dec:	ldr	r0, [fp, #-8]
   36df0:	ldr	r1, [r0]
   36df4:	ldr	r0, [r0, #4]
   36df8:	subs	r1, r1, #128	; 0x80
   36dfc:	sbc	r0, r0, #0
   36e00:	rsbs	r1, r1, #0
   36e04:	rscs	r0, r0, #0
   36e08:	str	r1, [fp, #-48]	; 0xffffffd0
   36e0c:	str	r0, [fp, #-52]	; 0xffffffcc
   36e10:	blt	36f80 <ftello64@plt+0x256b8>
   36e14:	b	36fa4 <ftello64@plt+0x256dc>
   36e18:	ldr	r0, [fp, #-8]
   36e1c:	ldr	r1, [r0]
   36e20:	ldr	r0, [r0, #4]
   36e24:	subs	r1, r1, #1
   36e28:	sbcs	r0, r0, #0
   36e2c:	str	r1, [fp, #-56]	; 0xffffffc8
   36e30:	str	r0, [fp, #-60]	; 0xffffffc4
   36e34:	blt	36fa4 <ftello64@plt+0x256dc>
   36e38:	b	36e3c <ftello64@plt+0x25574>
   36e3c:	ldr	r0, [fp, #-8]
   36e40:	ldr	r1, [r0]
   36e44:	ldr	r0, [r0, #4]
   36e48:	subs	r1, r1, #1
   36e4c:	sbc	r0, r0, #0
   36e50:	rsbs	r1, r1, #127	; 0x7f
   36e54:	rscs	r0, r0, #0
   36e58:	str	r1, [fp, #-64]	; 0xffffffc0
   36e5c:	str	r0, [fp, #-68]	; 0xffffffbc
   36e60:	blt	36f80 <ftello64@plt+0x256b8>
   36e64:	b	36fa4 <ftello64@plt+0x256dc>
   36e68:	ldr	r0, [fp, #-12]
   36e6c:	mvn	r1, #127	; 0x7f
   36e70:	sdiv	r0, r1, r0
   36e74:	ldr	r1, [fp, #-8]
   36e78:	ldr	r2, [r1]
   36e7c:	ldr	r1, [r1, #4]
   36e80:	subs	r2, r0, r2
   36e84:	rscs	r0, r1, r0, asr #31
   36e88:	str	r2, [fp, #-72]	; 0xffffffb8
   36e8c:	str	r0, [fp, #-76]	; 0xffffffb4
   36e90:	blt	36f80 <ftello64@plt+0x256b8>
   36e94:	b	36fa4 <ftello64@plt+0x256dc>
   36e98:	ldr	r0, [fp, #-12]
   36e9c:	cmp	r0, #0
   36ea0:	bne	36ea8 <ftello64@plt+0x255e0>
   36ea4:	b	36fa4 <ftello64@plt+0x256dc>
   36ea8:	ldr	r0, [fp, #-8]
   36eac:	ldr	r0, [r0, #4]
   36eb0:	cmn	r0, #1
   36eb4:	bgt	36f50 <ftello64@plt+0x25688>
   36eb8:	b	36ebc <ftello64@plt+0x255f4>
   36ebc:	b	36ec0 <ftello64@plt+0x255f8>
   36ec0:	b	36f1c <ftello64@plt+0x25654>
   36ec4:	b	36f1c <ftello64@plt+0x25654>
   36ec8:	ldr	r0, [fp, #-8]
   36ecc:	ldr	r1, [r0]
   36ed0:	ldr	r0, [r0, #4]
   36ed4:	and	r0, r1, r0
   36ed8:	cmn	r0, #1
   36edc:	bne	36f1c <ftello64@plt+0x25654>
   36ee0:	b	36ee4 <ftello64@plt+0x2561c>
   36ee4:	b	36ee8 <ftello64@plt+0x25620>
   36ee8:	ldr	r0, [fp, #-12]
   36eec:	mvn	r1, #127	; 0x7f
   36ef0:	add	r0, r0, r1
   36ef4:	movw	r1, #0
   36ef8:	cmp	r1, r0
   36efc:	blt	36f80 <ftello64@plt+0x256b8>
   36f00:	b	36fa4 <ftello64@plt+0x256dc>
   36f04:	ldr	r0, [fp, #-12]
   36f08:	sub	r0, r0, #1
   36f0c:	movw	r1, #127	; 0x7f
   36f10:	cmp	r1, r0
   36f14:	blt	36f80 <ftello64@plt+0x256b8>
   36f18:	b	36fa4 <ftello64@plt+0x256dc>
   36f1c:	ldr	r0, [fp, #-8]
   36f20:	ldr	r2, [r0]
   36f24:	ldr	r3, [r0, #4]
   36f28:	mvn	r0, #127	; 0x7f
   36f2c:	mvn	r1, #0
   36f30:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   36f34:	ldr	r2, [fp, #-12]
   36f38:	subs	r0, r0, r2
   36f3c:	sbcs	r1, r1, r2, asr #31
   36f40:	str	r0, [fp, #-80]	; 0xffffffb0
   36f44:	str	r1, [fp, #-84]	; 0xffffffac
   36f48:	blt	36f80 <ftello64@plt+0x256b8>
   36f4c:	b	36fa4 <ftello64@plt+0x256dc>
   36f50:	ldr	r0, [fp, #-12]
   36f54:	mov	r1, #127	; 0x7f
   36f58:	sdiv	r0, r1, r0
   36f5c:	ldr	r1, [fp, #-8]
   36f60:	ldr	r2, [r1]
   36f64:	ldr	r1, [r1, #4]
   36f68:	subs	r2, r0, r2
   36f6c:	rscs	r0, r1, r0, asr #31
   36f70:	str	r2, [fp, #-88]	; 0xffffffa8
   36f74:	str	r0, [fp, #-92]	; 0xffffffa4
   36f78:	bge	36fa4 <ftello64@plt+0x256dc>
   36f7c:	b	36f80 <ftello64@plt+0x256b8>
   36f80:	ldr	r0, [fp, #-8]
   36f84:	ldr	r0, [r0]
   36f88:	ldr	r1, [fp, #-12]
   36f8c:	mul	r0, r0, r1
   36f90:	sxtb	r0, r0
   36f94:	asr	r1, r0, #31
   36f98:	str	r0, [fp, #-24]	; 0xffffffe8
   36f9c:	str	r1, [fp, #-20]	; 0xffffffec
   36fa0:	b	38928 <ftello64@plt+0x27060>
   36fa4:	ldr	r0, [fp, #-8]
   36fa8:	ldr	r0, [r0]
   36fac:	ldr	r1, [fp, #-12]
   36fb0:	mul	r0, r0, r1
   36fb4:	sxtb	r0, r0
   36fb8:	asr	r1, r0, #31
   36fbc:	str	r0, [fp, #-24]	; 0xffffffe8
   36fc0:	str	r1, [fp, #-20]	; 0xffffffec
   36fc4:	b	3895c <ftello64@plt+0x27094>
   36fc8:	ldr	r0, [fp, #-12]
   36fcc:	cmp	r0, #0
   36fd0:	bge	37150 <ftello64@plt+0x25888>
   36fd4:	ldr	r0, [fp, #-8]
   36fd8:	ldr	r0, [r0, #4]
   36fdc:	cmn	r0, #1
   36fe0:	bgt	37098 <ftello64@plt+0x257d0>
   36fe4:	b	36fe8 <ftello64@plt+0x25720>
   36fe8:	b	36fec <ftello64@plt+0x25724>
   36fec:	ldr	r0, [fp, #-8]
   36ff0:	ldr	r1, [r0]
   36ff4:	ldr	r0, [r0, #4]
   36ff8:	ldr	r2, [fp, #-12]
   36ffc:	mov	r3, #255	; 0xff
   37000:	sdiv	r2, r3, r2
   37004:	subs	r1, r1, r2
   37008:	sbcs	r0, r0, r2, asr #31
   3700c:	str	r1, [fp, #-96]	; 0xffffffa0
   37010:	str	r0, [fp, #-100]	; 0xffffff9c
   37014:	blt	37238 <ftello64@plt+0x25970>
   37018:	b	3725c <ftello64@plt+0x25994>
   3701c:	b	37020 <ftello64@plt+0x25758>
   37020:	ldr	r0, [pc, #3352]	; 37d40 <ftello64@plt+0x26478>
   37024:	ldr	r1, [fp, #-12]
   37028:	cmp	r1, r0
   3702c:	blt	37044 <ftello64@plt+0x2577c>
   37030:	b	37050 <ftello64@plt+0x25788>
   37034:	ldr	r0, [fp, #-12]
   37038:	movw	r1, #0
   3703c:	cmp	r1, r0
   37040:	bge	37050 <ftello64@plt+0x25788>
   37044:	movw	r0, #0
   37048:	str	r0, [fp, #-104]	; 0xffffff98
   3704c:	b	37068 <ftello64@plt+0x257a0>
   37050:	ldr	r0, [fp, #-12]
   37054:	movw	r1, #0
   37058:	sub	r0, r1, r0
   3705c:	movw	r1, #255	; 0xff
   37060:	sdiv	r0, r1, r0
   37064:	str	r0, [fp, #-104]	; 0xffffff98
   37068:	ldr	r0, [fp, #-104]	; 0xffffff98
   3706c:	ldr	r1, [fp, #-8]
   37070:	ldr	r2, [r1]
   37074:	ldr	r1, [r1, #4]
   37078:	mvn	r1, r1
   3707c:	mvn	r2, r2
   37080:	subs	r2, r2, r0
   37084:	sbcs	r0, r1, r0, asr #31
   37088:	str	r2, [fp, #-108]	; 0xffffff94
   3708c:	str	r0, [fp, #-112]	; 0xffffff90
   37090:	bge	37238 <ftello64@plt+0x25970>
   37094:	b	3725c <ftello64@plt+0x25994>
   37098:	b	3709c <ftello64@plt+0x257d4>
   3709c:	b	37120 <ftello64@plt+0x25858>
   370a0:	b	37120 <ftello64@plt+0x25858>
   370a4:	ldr	r0, [fp, #-12]
   370a8:	cmn	r0, #1
   370ac:	bne	37120 <ftello64@plt+0x25858>
   370b0:	b	370b4 <ftello64@plt+0x257ec>
   370b4:	ldr	r0, [fp, #-8]
   370b8:	ldr	r1, [r0]
   370bc:	ldr	r0, [r0, #4]
   370c0:	rsbs	r1, r1, #0
   370c4:	rscs	r0, r0, #0
   370c8:	str	r1, [fp, #-116]	; 0xffffff8c
   370cc:	str	r0, [fp, #-120]	; 0xffffff88
   370d0:	blt	37238 <ftello64@plt+0x25970>
   370d4:	b	3725c <ftello64@plt+0x25994>
   370d8:	ldr	r0, [fp, #-8]
   370dc:	ldr	r1, [r0]
   370e0:	ldr	r0, [r0, #4]
   370e4:	subs	r1, r1, #1
   370e8:	sbcs	r0, r0, #0
   370ec:	str	r1, [fp, #-124]	; 0xffffff84
   370f0:	str	r0, [fp, #-128]	; 0xffffff80
   370f4:	blt	3725c <ftello64@plt+0x25994>
   370f8:	b	370fc <ftello64@plt+0x25834>
   370fc:	ldr	r0, [fp, #-8]
   37100:	ldr	r1, [r0]
   37104:	ldr	r0, [r0, #4]
   37108:	subs	r1, r1, #1
   3710c:	sbc	r0, r0, #0
   37110:	cmn	r0, #1
   37114:	str	r1, [fp, #-132]	; 0xffffff7c
   37118:	bgt	37238 <ftello64@plt+0x25970>
   3711c:	b	3725c <ftello64@plt+0x25994>
   37120:	ldr	r0, [fp, #-12]
   37124:	mov	r1, #0
   37128:	sdiv	r0, r1, r0
   3712c:	ldr	r1, [fp, #-8]
   37130:	ldr	r2, [r1]
   37134:	ldr	r1, [r1, #4]
   37138:	subs	r2, r0, r2
   3713c:	rscs	r0, r1, r0, asr #31
   37140:	str	r2, [fp, #-136]	; 0xffffff78
   37144:	str	r0, [fp, #-140]	; 0xffffff74
   37148:	blt	37238 <ftello64@plt+0x25970>
   3714c:	b	3725c <ftello64@plt+0x25994>
   37150:	ldr	r0, [fp, #-12]
   37154:	cmp	r0, #0
   37158:	bne	37160 <ftello64@plt+0x25898>
   3715c:	b	3725c <ftello64@plt+0x25994>
   37160:	ldr	r0, [fp, #-8]
   37164:	ldr	r0, [r0, #4]
   37168:	cmn	r0, #1
   3716c:	bgt	37208 <ftello64@plt+0x25940>
   37170:	b	37174 <ftello64@plt+0x258ac>
   37174:	b	37178 <ftello64@plt+0x258b0>
   37178:	b	371d0 <ftello64@plt+0x25908>
   3717c:	b	371d0 <ftello64@plt+0x25908>
   37180:	ldr	r0, [fp, #-8]
   37184:	ldr	r1, [r0]
   37188:	ldr	r0, [r0, #4]
   3718c:	and	r0, r1, r0
   37190:	cmn	r0, #1
   37194:	bne	371d0 <ftello64@plt+0x25908>
   37198:	b	3719c <ftello64@plt+0x258d4>
   3719c:	b	371a0 <ftello64@plt+0x258d8>
   371a0:	ldr	r0, [fp, #-12]
   371a4:	add	r0, r0, #0
   371a8:	movw	r1, #0
   371ac:	cmp	r1, r0
   371b0:	blt	37238 <ftello64@plt+0x25970>
   371b4:	b	3725c <ftello64@plt+0x25994>
   371b8:	ldr	r0, [fp, #-12]
   371bc:	sub	r0, r0, #1
   371c0:	mvn	r1, #0
   371c4:	cmp	r1, r0
   371c8:	blt	37238 <ftello64@plt+0x25970>
   371cc:	b	3725c <ftello64@plt+0x25994>
   371d0:	ldr	r0, [fp, #-8]
   371d4:	ldr	r2, [r0]
   371d8:	ldr	r3, [r0, #4]
   371dc:	mov	r0, #0
   371e0:	str	r0, [fp, #-144]	; 0xffffff70
   371e4:	ldr	r1, [fp, #-144]	; 0xffffff70
   371e8:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   371ec:	ldr	r2, [fp, #-12]
   371f0:	subs	r0, r0, r2
   371f4:	sbcs	r1, r1, r2, asr #31
   371f8:	str	r0, [fp, #-148]	; 0xffffff6c
   371fc:	str	r1, [fp, #-152]	; 0xffffff68
   37200:	blt	37238 <ftello64@plt+0x25970>
   37204:	b	3725c <ftello64@plt+0x25994>
   37208:	ldr	r0, [fp, #-12]
   3720c:	mov	r1, #255	; 0xff
   37210:	sdiv	r0, r1, r0
   37214:	ldr	r1, [fp, #-8]
   37218:	ldr	r2, [r1]
   3721c:	ldr	r1, [r1, #4]
   37220:	subs	r2, r0, r2
   37224:	rscs	r0, r1, r0, asr #31
   37228:	str	r2, [fp, #-156]	; 0xffffff64
   3722c:	str	r0, [fp, #-160]	; 0xffffff60
   37230:	bge	3725c <ftello64@plt+0x25994>
   37234:	b	37238 <ftello64@plt+0x25970>
   37238:	ldr	r0, [fp, #-8]
   3723c:	ldr	r0, [r0]
   37240:	ldr	r1, [fp, #-12]
   37244:	mul	r0, r0, r1
   37248:	uxtb	r0, r0
   3724c:	mov	r1, #0
   37250:	str	r1, [fp, #-20]	; 0xffffffec
   37254:	str	r0, [fp, #-24]	; 0xffffffe8
   37258:	b	38928 <ftello64@plt+0x27060>
   3725c:	ldr	r0, [fp, #-8]
   37260:	ldr	r0, [r0]
   37264:	ldr	r1, [fp, #-12]
   37268:	mul	r0, r0, r1
   3726c:	uxtb	r0, r0
   37270:	mov	r1, #0
   37274:	str	r1, [fp, #-20]	; 0xffffffec
   37278:	str	r0, [fp, #-24]	; 0xffffffe8
   3727c:	b	3895c <ftello64@plt+0x27094>
   37280:	b	37814 <ftello64@plt+0x25f4c>
   37284:	b	37288 <ftello64@plt+0x259c0>
   37288:	ldr	r0, [fp, #-12]
   3728c:	cmp	r0, #0
   37290:	bge	37428 <ftello64@plt+0x25b60>
   37294:	ldr	r0, [fp, #-8]
   37298:	ldr	r0, [r0, #4]
   3729c:	cmn	r0, #1
   372a0:	bgt	37358 <ftello64@plt+0x25a90>
   372a4:	b	372a8 <ftello64@plt+0x259e0>
   372a8:	b	372ac <ftello64@plt+0x259e4>
   372ac:	ldr	r0, [fp, #-8]
   372b0:	ldr	r1, [r0]
   372b4:	ldr	r0, [r0, #4]
   372b8:	ldr	r2, [fp, #-12]
   372bc:	movw	r3, #32767	; 0x7fff
   372c0:	sdiv	r2, r3, r2
   372c4:	subs	r1, r1, r2
   372c8:	sbcs	r0, r0, r2, asr #31
   372cc:	str	r1, [fp, #-164]	; 0xffffff5c
   372d0:	str	r0, [fp, #-168]	; 0xffffff58
   372d4:	blt	37514 <ftello64@plt+0x25c4c>
   372d8:	b	37538 <ftello64@plt+0x25c70>
   372dc:	b	372e0 <ftello64@plt+0x25a18>
   372e0:	ldr	r0, [pc, #2648]	; 37d40 <ftello64@plt+0x26478>
   372e4:	ldr	r1, [fp, #-12]
   372e8:	cmp	r1, r0
   372ec:	blt	37304 <ftello64@plt+0x25a3c>
   372f0:	b	37310 <ftello64@plt+0x25a48>
   372f4:	ldr	r0, [fp, #-12]
   372f8:	movw	r1, #0
   372fc:	cmp	r1, r0
   37300:	bge	37310 <ftello64@plt+0x25a48>
   37304:	movw	r0, #0
   37308:	str	r0, [fp, #-172]	; 0xffffff54
   3730c:	b	37328 <ftello64@plt+0x25a60>
   37310:	ldr	r0, [fp, #-12]
   37314:	movw	r1, #0
   37318:	sub	r0, r1, r0
   3731c:	movw	r1, #32767	; 0x7fff
   37320:	sdiv	r0, r1, r0
   37324:	str	r0, [fp, #-172]	; 0xffffff54
   37328:	ldr	r0, [fp, #-172]	; 0xffffff54
   3732c:	ldr	r1, [fp, #-8]
   37330:	ldr	r2, [r1]
   37334:	ldr	r1, [r1, #4]
   37338:	mvn	r1, r1
   3733c:	mvn	r2, r2
   37340:	subs	r2, r2, r0
   37344:	sbcs	r0, r1, r0, asr #31
   37348:	str	r2, [fp, #-176]	; 0xffffff50
   3734c:	str	r0, [fp, #-180]	; 0xffffff4c
   37350:	bge	37514 <ftello64@plt+0x25c4c>
   37354:	b	37538 <ftello64@plt+0x25c70>
   37358:	b	3735c <ftello64@plt+0x25a94>
   3735c:	b	373f4 <ftello64@plt+0x25b2c>
   37360:	b	373f4 <ftello64@plt+0x25b2c>
   37364:	ldr	r0, [fp, #-12]
   37368:	cmn	r0, #1
   3736c:	bne	373f4 <ftello64@plt+0x25b2c>
   37370:	b	37374 <ftello64@plt+0x25aac>
   37374:	ldr	r0, [fp, #-8]
   37378:	ldr	r1, [r0]
   3737c:	ldr	r0, [r0, #4]
   37380:	subs	r1, r1, #32768	; 0x8000
   37384:	sbc	r0, r0, #0
   37388:	rsbs	r1, r1, #0
   3738c:	rscs	r0, r0, #0
   37390:	str	r1, [fp, #-184]	; 0xffffff48
   37394:	str	r0, [fp, #-188]	; 0xffffff44
   37398:	blt	37514 <ftello64@plt+0x25c4c>
   3739c:	b	37538 <ftello64@plt+0x25c70>
   373a0:	ldr	r0, [fp, #-8]
   373a4:	ldr	r1, [r0]
   373a8:	ldr	r0, [r0, #4]
   373ac:	subs	r1, r1, #1
   373b0:	sbcs	r0, r0, #0
   373b4:	str	r1, [fp, #-192]	; 0xffffff40
   373b8:	str	r0, [fp, #-196]	; 0xffffff3c
   373bc:	blt	37538 <ftello64@plt+0x25c70>
   373c0:	b	373c4 <ftello64@plt+0x25afc>
   373c4:	ldr	r0, [fp, #-8]
   373c8:	ldr	r1, [r0]
   373cc:	ldr	r0, [r0, #4]
   373d0:	subs	r1, r1, #1
   373d4:	sbc	r0, r0, #0
   373d8:	movw	r2, #32767	; 0x7fff
   373dc:	subs	r1, r2, r1
   373e0:	rscs	r0, r0, #0
   373e4:	str	r1, [fp, #-200]	; 0xffffff38
   373e8:	str	r0, [fp, #-204]	; 0xffffff34
   373ec:	blt	37514 <ftello64@plt+0x25c4c>
   373f0:	b	37538 <ftello64@plt+0x25c70>
   373f4:	ldr	r0, [fp, #-12]
   373f8:	movw	r1, #32768	; 0x8000
   373fc:	movt	r1, #65535	; 0xffff
   37400:	sdiv	r0, r1, r0
   37404:	ldr	r1, [fp, #-8]
   37408:	ldr	r2, [r1]
   3740c:	ldr	r1, [r1, #4]
   37410:	subs	r2, r0, r2
   37414:	rscs	r0, r1, r0, asr #31
   37418:	str	r2, [fp, #-208]	; 0xffffff30
   3741c:	str	r0, [fp, #-212]	; 0xffffff2c
   37420:	blt	37514 <ftello64@plt+0x25c4c>
   37424:	b	37538 <ftello64@plt+0x25c70>
   37428:	ldr	r0, [fp, #-12]
   3742c:	cmp	r0, #0
   37430:	bne	37438 <ftello64@plt+0x25b70>
   37434:	b	37538 <ftello64@plt+0x25c70>
   37438:	ldr	r0, [fp, #-8]
   3743c:	ldr	r0, [r0, #4]
   37440:	cmn	r0, #1
   37444:	bgt	374e4 <ftello64@plt+0x25c1c>
   37448:	b	3744c <ftello64@plt+0x25b84>
   3744c:	b	37450 <ftello64@plt+0x25b88>
   37450:	b	374ac <ftello64@plt+0x25be4>
   37454:	b	374ac <ftello64@plt+0x25be4>
   37458:	ldr	r0, [fp, #-8]
   3745c:	ldr	r1, [r0]
   37460:	ldr	r0, [r0, #4]
   37464:	and	r0, r1, r0
   37468:	cmn	r0, #1
   3746c:	bne	374ac <ftello64@plt+0x25be4>
   37470:	b	37474 <ftello64@plt+0x25bac>
   37474:	b	37478 <ftello64@plt+0x25bb0>
   37478:	ldr	r0, [pc, #4088]	; 38478 <ftello64@plt+0x26bb0>
   3747c:	ldr	r1, [fp, #-12]
   37480:	add	r0, r1, r0
   37484:	movw	r1, #0
   37488:	cmp	r1, r0
   3748c:	blt	37514 <ftello64@plt+0x25c4c>
   37490:	b	37538 <ftello64@plt+0x25c70>
   37494:	ldr	r0, [fp, #-12]
   37498:	sub	r0, r0, #1
   3749c:	movw	r1, #32767	; 0x7fff
   374a0:	cmp	r1, r0
   374a4:	blt	37514 <ftello64@plt+0x25c4c>
   374a8:	b	37538 <ftello64@plt+0x25c70>
   374ac:	ldr	r0, [fp, #-8]
   374b0:	ldr	r2, [r0]
   374b4:	ldr	r3, [r0, #4]
   374b8:	movw	r0, #32768	; 0x8000
   374bc:	movt	r0, #65535	; 0xffff
   374c0:	mvn	r1, #0
   374c4:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   374c8:	ldr	r2, [fp, #-12]
   374cc:	subs	r0, r0, r2
   374d0:	sbcs	r1, r1, r2, asr #31
   374d4:	str	r0, [fp, #-216]	; 0xffffff28
   374d8:	str	r1, [fp, #-220]	; 0xffffff24
   374dc:	blt	37514 <ftello64@plt+0x25c4c>
   374e0:	b	37538 <ftello64@plt+0x25c70>
   374e4:	ldr	r0, [fp, #-12]
   374e8:	movw	r1, #32767	; 0x7fff
   374ec:	sdiv	r0, r1, r0
   374f0:	ldr	r1, [fp, #-8]
   374f4:	ldr	r2, [r1]
   374f8:	ldr	r1, [r1, #4]
   374fc:	subs	r2, r0, r2
   37500:	rscs	r0, r1, r0, asr #31
   37504:	str	r2, [fp, #-224]	; 0xffffff20
   37508:	str	r0, [fp, #-228]	; 0xffffff1c
   3750c:	bge	37538 <ftello64@plt+0x25c70>
   37510:	b	37514 <ftello64@plt+0x25c4c>
   37514:	ldr	r0, [fp, #-8]
   37518:	ldr	r0, [r0]
   3751c:	ldr	r1, [fp, #-12]
   37520:	mul	r0, r0, r1
   37524:	sxth	r0, r0
   37528:	asr	r1, r0, #31
   3752c:	str	r0, [fp, #-24]	; 0xffffffe8
   37530:	str	r1, [fp, #-20]	; 0xffffffec
   37534:	b	38928 <ftello64@plt+0x27060>
   37538:	ldr	r0, [fp, #-8]
   3753c:	ldr	r0, [r0]
   37540:	ldr	r1, [fp, #-12]
   37544:	mul	r0, r0, r1
   37548:	sxth	r0, r0
   3754c:	asr	r1, r0, #31
   37550:	str	r0, [fp, #-24]	; 0xffffffe8
   37554:	str	r1, [fp, #-20]	; 0xffffffec
   37558:	b	3895c <ftello64@plt+0x27094>
   3755c:	ldr	r0, [fp, #-12]
   37560:	cmp	r0, #0
   37564:	bge	376e4 <ftello64@plt+0x25e1c>
   37568:	ldr	r0, [fp, #-8]
   3756c:	ldr	r0, [r0, #4]
   37570:	cmn	r0, #1
   37574:	bgt	3762c <ftello64@plt+0x25d64>
   37578:	b	3757c <ftello64@plt+0x25cb4>
   3757c:	b	37580 <ftello64@plt+0x25cb8>
   37580:	ldr	r0, [fp, #-8]
   37584:	ldr	r1, [r0]
   37588:	ldr	r0, [r0, #4]
   3758c:	ldr	r2, [fp, #-12]
   37590:	movw	r3, #65535	; 0xffff
   37594:	sdiv	r2, r3, r2
   37598:	subs	r1, r1, r2
   3759c:	sbcs	r0, r0, r2, asr #31
   375a0:	str	r1, [fp, #-232]	; 0xffffff18
   375a4:	str	r0, [fp, #-236]	; 0xffffff14
   375a8:	blt	377cc <ftello64@plt+0x25f04>
   375ac:	b	377f0 <ftello64@plt+0x25f28>
   375b0:	b	375b4 <ftello64@plt+0x25cec>
   375b4:	ldr	r0, [pc, #1924]	; 37d40 <ftello64@plt+0x26478>
   375b8:	ldr	r1, [fp, #-12]
   375bc:	cmp	r1, r0
   375c0:	blt	375d8 <ftello64@plt+0x25d10>
   375c4:	b	375e4 <ftello64@plt+0x25d1c>
   375c8:	ldr	r0, [fp, #-12]
   375cc:	movw	r1, #0
   375d0:	cmp	r1, r0
   375d4:	bge	375e4 <ftello64@plt+0x25d1c>
   375d8:	movw	r0, #0
   375dc:	str	r0, [fp, #-240]	; 0xffffff10
   375e0:	b	375fc <ftello64@plt+0x25d34>
   375e4:	ldr	r0, [fp, #-12]
   375e8:	movw	r1, #0
   375ec:	sub	r0, r1, r0
   375f0:	movw	r1, #65535	; 0xffff
   375f4:	sdiv	r0, r1, r0
   375f8:	str	r0, [fp, #-240]	; 0xffffff10
   375fc:	ldr	r0, [fp, #-240]	; 0xffffff10
   37600:	ldr	r1, [fp, #-8]
   37604:	ldr	r2, [r1]
   37608:	ldr	r1, [r1, #4]
   3760c:	mvn	r1, r1
   37610:	mvn	r2, r2
   37614:	subs	r2, r2, r0
   37618:	sbcs	r0, r1, r0, asr #31
   3761c:	str	r2, [fp, #-244]	; 0xffffff0c
   37620:	str	r0, [fp, #-248]	; 0xffffff08
   37624:	bge	377cc <ftello64@plt+0x25f04>
   37628:	b	377f0 <ftello64@plt+0x25f28>
   3762c:	b	37630 <ftello64@plt+0x25d68>
   37630:	b	376b4 <ftello64@plt+0x25dec>
   37634:	b	376b4 <ftello64@plt+0x25dec>
   37638:	ldr	r0, [fp, #-12]
   3763c:	cmn	r0, #1
   37640:	bne	376b4 <ftello64@plt+0x25dec>
   37644:	b	37648 <ftello64@plt+0x25d80>
   37648:	ldr	r0, [fp, #-8]
   3764c:	ldr	r1, [r0]
   37650:	ldr	r0, [r0, #4]
   37654:	rsbs	r1, r1, #0
   37658:	rscs	r0, r0, #0
   3765c:	str	r1, [fp, #-252]	; 0xffffff04
   37660:	str	r0, [fp, #-256]	; 0xffffff00
   37664:	blt	377cc <ftello64@plt+0x25f04>
   37668:	b	377f0 <ftello64@plt+0x25f28>
   3766c:	ldr	r0, [fp, #-8]
   37670:	ldr	r1, [r0]
   37674:	ldr	r0, [r0, #4]
   37678:	subs	r1, r1, #1
   3767c:	sbcs	r0, r0, #0
   37680:	str	r1, [fp, #-260]	; 0xfffffefc
   37684:	str	r0, [fp, #-264]	; 0xfffffef8
   37688:	blt	377f0 <ftello64@plt+0x25f28>
   3768c:	b	37690 <ftello64@plt+0x25dc8>
   37690:	ldr	r0, [fp, #-8]
   37694:	ldr	r1, [r0]
   37698:	ldr	r0, [r0, #4]
   3769c:	subs	r1, r1, #1
   376a0:	sbc	r0, r0, #0
   376a4:	cmn	r0, #1
   376a8:	str	r1, [fp, #-268]	; 0xfffffef4
   376ac:	bgt	377cc <ftello64@plt+0x25f04>
   376b0:	b	377f0 <ftello64@plt+0x25f28>
   376b4:	ldr	r0, [fp, #-12]
   376b8:	mov	r1, #0
   376bc:	sdiv	r0, r1, r0
   376c0:	ldr	r1, [fp, #-8]
   376c4:	ldr	r2, [r1]
   376c8:	ldr	r1, [r1, #4]
   376cc:	subs	r2, r0, r2
   376d0:	rscs	r0, r1, r0, asr #31
   376d4:	str	r2, [fp, #-272]	; 0xfffffef0
   376d8:	str	r0, [fp, #-276]	; 0xfffffeec
   376dc:	blt	377cc <ftello64@plt+0x25f04>
   376e0:	b	377f0 <ftello64@plt+0x25f28>
   376e4:	ldr	r0, [fp, #-12]
   376e8:	cmp	r0, #0
   376ec:	bne	376f4 <ftello64@plt+0x25e2c>
   376f0:	b	377f0 <ftello64@plt+0x25f28>
   376f4:	ldr	r0, [fp, #-8]
   376f8:	ldr	r0, [r0, #4]
   376fc:	cmn	r0, #1
   37700:	bgt	3779c <ftello64@plt+0x25ed4>
   37704:	b	37708 <ftello64@plt+0x25e40>
   37708:	b	3770c <ftello64@plt+0x25e44>
   3770c:	b	37764 <ftello64@plt+0x25e9c>
   37710:	b	37764 <ftello64@plt+0x25e9c>
   37714:	ldr	r0, [fp, #-8]
   37718:	ldr	r1, [r0]
   3771c:	ldr	r0, [r0, #4]
   37720:	and	r0, r1, r0
   37724:	cmn	r0, #1
   37728:	bne	37764 <ftello64@plt+0x25e9c>
   3772c:	b	37730 <ftello64@plt+0x25e68>
   37730:	b	37734 <ftello64@plt+0x25e6c>
   37734:	ldr	r0, [fp, #-12]
   37738:	add	r0, r0, #0
   3773c:	movw	r1, #0
   37740:	cmp	r1, r0
   37744:	blt	377cc <ftello64@plt+0x25f04>
   37748:	b	377f0 <ftello64@plt+0x25f28>
   3774c:	ldr	r0, [fp, #-12]
   37750:	sub	r0, r0, #1
   37754:	mvn	r1, #0
   37758:	cmp	r1, r0
   3775c:	blt	377cc <ftello64@plt+0x25f04>
   37760:	b	377f0 <ftello64@plt+0x25f28>
   37764:	ldr	r0, [fp, #-8]
   37768:	ldr	r2, [r0]
   3776c:	ldr	r3, [r0, #4]
   37770:	mov	r0, #0
   37774:	str	r0, [fp, #-280]	; 0xfffffee8
   37778:	ldr	r1, [fp, #-280]	; 0xfffffee8
   3777c:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   37780:	ldr	r2, [fp, #-12]
   37784:	subs	r0, r0, r2
   37788:	sbcs	r1, r1, r2, asr #31
   3778c:	str	r0, [fp, #-284]	; 0xfffffee4
   37790:	str	r1, [fp, #-288]	; 0xfffffee0
   37794:	blt	377cc <ftello64@plt+0x25f04>
   37798:	b	377f0 <ftello64@plt+0x25f28>
   3779c:	ldr	r0, [fp, #-12]
   377a0:	movw	r1, #65535	; 0xffff
   377a4:	sdiv	r0, r1, r0
   377a8:	ldr	r1, [fp, #-8]
   377ac:	ldr	r2, [r1]
   377b0:	ldr	r1, [r1, #4]
   377b4:	subs	r2, r0, r2
   377b8:	rscs	r0, r1, r0, asr #31
   377bc:	str	r2, [fp, #-292]	; 0xfffffedc
   377c0:	str	r0, [fp, #-296]	; 0xfffffed8
   377c4:	bge	377f0 <ftello64@plt+0x25f28>
   377c8:	b	377cc <ftello64@plt+0x25f04>
   377cc:	ldr	r0, [fp, #-8]
   377d0:	ldr	r0, [r0]
   377d4:	ldr	r1, [fp, #-12]
   377d8:	mul	r0, r0, r1
   377dc:	uxth	r0, r0
   377e0:	mov	r1, #0
   377e4:	str	r1, [fp, #-20]	; 0xffffffec
   377e8:	str	r0, [fp, #-24]	; 0xffffffe8
   377ec:	b	38928 <ftello64@plt+0x27060>
   377f0:	ldr	r0, [fp, #-8]
   377f4:	ldr	r0, [r0]
   377f8:	ldr	r1, [fp, #-12]
   377fc:	mul	r0, r0, r1
   37800:	uxth	r0, r0
   37804:	mov	r1, #0
   37808:	str	r1, [fp, #-20]	; 0xffffffec
   3780c:	str	r0, [fp, #-24]	; 0xffffffe8
   37810:	b	3895c <ftello64@plt+0x27094>
   37814:	b	37d84 <ftello64@plt+0x264bc>
   37818:	b	3781c <ftello64@plt+0x25f54>
   3781c:	ldr	r0, [fp, #-12]
   37820:	cmp	r0, #0
   37824:	bge	379ac <ftello64@plt+0x260e4>
   37828:	ldr	r0, [fp, #-8]
   3782c:	ldr	r0, [r0, #4]
   37830:	cmn	r0, #1
   37834:	bgt	378ec <ftello64@plt+0x26024>
   37838:	b	3783c <ftello64@plt+0x25f74>
   3783c:	b	37840 <ftello64@plt+0x25f78>
   37840:	ldr	r0, [fp, #-8]
   37844:	ldr	r1, [r0]
   37848:	ldr	r0, [r0, #4]
   3784c:	ldr	r2, [fp, #-12]
   37850:	mvn	r3, #-2147483648	; 0x80000000
   37854:	sdiv	r2, r3, r2
   37858:	subs	r1, r1, r2
   3785c:	sbcs	r0, r0, r2, asr #31
   37860:	str	r1, [fp, #-300]	; 0xfffffed4
   37864:	str	r0, [fp, #-304]	; 0xfffffed0
   37868:	blt	37a90 <ftello64@plt+0x261c8>
   3786c:	b	37ab0 <ftello64@plt+0x261e8>
   37870:	b	37874 <ftello64@plt+0x25fac>
   37874:	ldr	r0, [pc, #1220]	; 37d40 <ftello64@plt+0x26478>
   37878:	ldr	r1, [fp, #-12]
   3787c:	cmp	r1, r0
   37880:	blt	37898 <ftello64@plt+0x25fd0>
   37884:	b	378a4 <ftello64@plt+0x25fdc>
   37888:	ldr	r0, [fp, #-12]
   3788c:	movw	r1, #0
   37890:	cmp	r1, r0
   37894:	bge	378a4 <ftello64@plt+0x25fdc>
   37898:	movw	r0, #0
   3789c:	str	r0, [fp, #-308]	; 0xfffffecc
   378a0:	b	378bc <ftello64@plt+0x25ff4>
   378a4:	ldr	r0, [pc, #4064]	; 3888c <ftello64@plt+0x26fc4>
   378a8:	ldr	r1, [fp, #-12]
   378ac:	movw	r2, #0
   378b0:	sub	r1, r2, r1
   378b4:	sdiv	r0, r0, r1
   378b8:	str	r0, [fp, #-308]	; 0xfffffecc
   378bc:	ldr	r0, [fp, #-308]	; 0xfffffecc
   378c0:	ldr	r1, [fp, #-8]
   378c4:	ldr	r2, [r1]
   378c8:	ldr	r1, [r1, #4]
   378cc:	mvn	r1, r1
   378d0:	mvn	r2, r2
   378d4:	subs	r2, r2, r0
   378d8:	sbcs	r0, r1, r0, asr #31
   378dc:	str	r2, [fp, #-312]	; 0xfffffec8
   378e0:	str	r0, [fp, #-316]	; 0xfffffec4
   378e4:	bge	37a90 <ftello64@plt+0x261c8>
   378e8:	b	37ab0 <ftello64@plt+0x261e8>
   378ec:	ldr	r0, [fp, #-12]
   378f0:	cmn	r0, #1
   378f4:	bne	3797c <ftello64@plt+0x260b4>
   378f8:	b	378fc <ftello64@plt+0x26034>
   378fc:	ldr	r0, [fp, #-8]
   37900:	ldr	r1, [r0]
   37904:	ldr	r0, [r0, #4]
   37908:	adds	r1, r1, #-2147483648	; 0x80000000
   3790c:	sbc	r0, r0, #0
   37910:	rsbs	r1, r1, #0
   37914:	rscs	r0, r0, #0
   37918:	str	r1, [fp, #-320]	; 0xfffffec0
   3791c:	str	r0, [fp, #-324]	; 0xfffffebc
   37920:	blt	37a90 <ftello64@plt+0x261c8>
   37924:	b	37ab0 <ftello64@plt+0x261e8>
   37928:	ldr	r0, [fp, #-8]
   3792c:	ldr	r1, [r0]
   37930:	ldr	r0, [r0, #4]
   37934:	subs	r1, r1, #1
   37938:	sbcs	r0, r0, #0
   3793c:	str	r1, [fp, #-328]	; 0xfffffeb8
   37940:	str	r0, [fp, #-332]	; 0xfffffeb4
   37944:	blt	37ab0 <ftello64@plt+0x261e8>
   37948:	b	3794c <ftello64@plt+0x26084>
   3794c:	ldr	r0, [fp, #-8]
   37950:	ldr	r1, [r0]
   37954:	ldr	r0, [r0, #4]
   37958:	subs	r1, r1, #1
   3795c:	sbc	r0, r0, #0
   37960:	mvn	r2, #-2147483648	; 0x80000000
   37964:	subs	r1, r2, r1
   37968:	rscs	r0, r0, #0
   3796c:	str	r1, [fp, #-336]	; 0xfffffeb0
   37970:	str	r0, [fp, #-340]	; 0xfffffeac
   37974:	blt	37a90 <ftello64@plt+0x261c8>
   37978:	b	37ab0 <ftello64@plt+0x261e8>
   3797c:	ldr	r0, [fp, #-12]
   37980:	mov	r1, #-2147483648	; 0x80000000
   37984:	sdiv	r0, r1, r0
   37988:	ldr	r1, [fp, #-8]
   3798c:	ldr	r2, [r1]
   37990:	ldr	r1, [r1, #4]
   37994:	subs	r2, r0, r2
   37998:	rscs	r0, r1, r0, asr #31
   3799c:	str	r2, [fp, #-344]	; 0xfffffea8
   379a0:	str	r0, [fp, #-348]	; 0xfffffea4
   379a4:	blt	37a90 <ftello64@plt+0x261c8>
   379a8:	b	37ab0 <ftello64@plt+0x261e8>
   379ac:	ldr	r0, [fp, #-12]
   379b0:	cmp	r0, #0
   379b4:	bne	379bc <ftello64@plt+0x260f4>
   379b8:	b	37ab0 <ftello64@plt+0x261e8>
   379bc:	ldr	r0, [fp, #-8]
   379c0:	ldr	r0, [r0, #4]
   379c4:	cmn	r0, #1
   379c8:	bgt	37a60 <ftello64@plt+0x26198>
   379cc:	b	379d0 <ftello64@plt+0x26108>
   379d0:	b	379d4 <ftello64@plt+0x2610c>
   379d4:	b	37a2c <ftello64@plt+0x26164>
   379d8:	b	37a2c <ftello64@plt+0x26164>
   379dc:	ldr	r0, [fp, #-8]
   379e0:	ldr	r1, [r0]
   379e4:	ldr	r0, [r0, #4]
   379e8:	and	r0, r1, r0
   379ec:	cmn	r0, #1
   379f0:	bne	37a2c <ftello64@plt+0x26164>
   379f4:	b	379f8 <ftello64@plt+0x26130>
   379f8:	b	379fc <ftello64@plt+0x26134>
   379fc:	ldr	r0, [fp, #-12]
   37a00:	add	r0, r0, #-2147483648	; 0x80000000
   37a04:	movw	r1, #0
   37a08:	cmp	r1, r0
   37a0c:	blt	37a90 <ftello64@plt+0x261c8>
   37a10:	b	37ab0 <ftello64@plt+0x261e8>
   37a14:	ldr	r0, [pc, #3948]	; 38988 <ftello64@plt+0x270c0>
   37a18:	ldr	r1, [fp, #-12]
   37a1c:	sub	r1, r1, #1
   37a20:	cmp	r0, r1
   37a24:	blt	37a90 <ftello64@plt+0x261c8>
   37a28:	b	37ab0 <ftello64@plt+0x261e8>
   37a2c:	ldr	r0, [fp, #-8]
   37a30:	ldr	r2, [r0]
   37a34:	ldr	r3, [r0, #4]
   37a38:	mov	r0, #-2147483648	; 0x80000000
   37a3c:	mvn	r1, #0
   37a40:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   37a44:	ldr	r2, [fp, #-12]
   37a48:	subs	r0, r0, r2
   37a4c:	sbcs	r1, r1, r2, asr #31
   37a50:	str	r0, [fp, #-352]	; 0xfffffea0
   37a54:	str	r1, [fp, #-356]	; 0xfffffe9c
   37a58:	blt	37a90 <ftello64@plt+0x261c8>
   37a5c:	b	37ab0 <ftello64@plt+0x261e8>
   37a60:	ldr	r0, [fp, #-12]
   37a64:	mvn	r1, #-2147483648	; 0x80000000
   37a68:	sdiv	r0, r1, r0
   37a6c:	ldr	r1, [fp, #-8]
   37a70:	ldr	r2, [r1]
   37a74:	ldr	r1, [r1, #4]
   37a78:	subs	r2, r0, r2
   37a7c:	rscs	r0, r1, r0, asr #31
   37a80:	str	r2, [fp, #-360]	; 0xfffffe98
   37a84:	str	r0, [fp, #-364]	; 0xfffffe94
   37a88:	bge	37ab0 <ftello64@plt+0x261e8>
   37a8c:	b	37a90 <ftello64@plt+0x261c8>
   37a90:	ldr	r0, [fp, #-8]
   37a94:	ldr	r0, [r0]
   37a98:	ldr	r1, [fp, #-12]
   37a9c:	mul	r0, r0, r1
   37aa0:	asr	r1, r0, #31
   37aa4:	str	r0, [fp, #-24]	; 0xffffffe8
   37aa8:	str	r1, [fp, #-20]	; 0xffffffec
   37aac:	b	38928 <ftello64@plt+0x27060>
   37ab0:	ldr	r0, [fp, #-8]
   37ab4:	ldr	r0, [r0]
   37ab8:	ldr	r1, [fp, #-12]
   37abc:	mul	r0, r0, r1
   37ac0:	asr	r1, r0, #31
   37ac4:	str	r0, [fp, #-24]	; 0xffffffe8
   37ac8:	str	r1, [fp, #-20]	; 0xffffffec
   37acc:	b	3895c <ftello64@plt+0x27094>
   37ad0:	ldr	r0, [fp, #-12]
   37ad4:	cmp	r0, #0
   37ad8:	bge	37c58 <ftello64@plt+0x26390>
   37adc:	ldr	r0, [fp, #-8]
   37ae0:	ldr	r0, [r0, #4]
   37ae4:	cmn	r0, #1
   37ae8:	bgt	37ba0 <ftello64@plt+0x262d8>
   37aec:	b	37af0 <ftello64@plt+0x26228>
   37af0:	b	37b24 <ftello64@plt+0x2625c>
   37af4:	ldr	r0, [fp, #-8]
   37af8:	ldr	r1, [r0]
   37afc:	ldr	r0, [r0, #4]
   37b00:	ldr	r2, [fp, #-12]
   37b04:	mvn	r3, #0
   37b08:	udiv	r2, r3, r2
   37b0c:	subs	r1, r1, r2
   37b10:	sbcs	r0, r0, #0
   37b14:	str	r1, [fp, #-368]	; 0xfffffe90
   37b18:	str	r0, [fp, #-372]	; 0xfffffe8c
   37b1c:	blt	37d44 <ftello64@plt+0x2647c>
   37b20:	b	37d64 <ftello64@plt+0x2649c>
   37b24:	b	37b28 <ftello64@plt+0x26260>
   37b28:	ldr	r0, [pc, #3668]	; 38984 <ftello64@plt+0x270bc>
   37b2c:	ldr	r1, [fp, #-12]
   37b30:	cmp	r1, r0
   37b34:	blt	37b4c <ftello64@plt+0x26284>
   37b38:	b	37b58 <ftello64@plt+0x26290>
   37b3c:	ldr	r0, [fp, #-12]
   37b40:	movw	r1, #0
   37b44:	cmp	r1, r0
   37b48:	bge	37b58 <ftello64@plt+0x26290>
   37b4c:	movw	r0, #1
   37b50:	str	r0, [sp, #376]	; 0x178
   37b54:	b	37b70 <ftello64@plt+0x262a8>
   37b58:	ldr	r0, [fp, #-12]
   37b5c:	movw	r1, #0
   37b60:	sub	r0, r1, r0
   37b64:	mvn	r1, #0
   37b68:	udiv	r0, r1, r0
   37b6c:	str	r0, [sp, #376]	; 0x178
   37b70:	ldr	r0, [sp, #376]	; 0x178
   37b74:	ldr	r1, [fp, #-8]
   37b78:	ldr	r2, [r1]
   37b7c:	ldr	r1, [r1, #4]
   37b80:	mvn	r1, r1
   37b84:	mvn	r2, r2
   37b88:	subs	r0, r2, r0
   37b8c:	sbcs	r1, r1, #0
   37b90:	str	r0, [sp, #372]	; 0x174
   37b94:	str	r1, [sp, #368]	; 0x170
   37b98:	bge	37d44 <ftello64@plt+0x2647c>
   37b9c:	b	37d64 <ftello64@plt+0x2649c>
   37ba0:	b	37ba4 <ftello64@plt+0x262dc>
   37ba4:	b	37c28 <ftello64@plt+0x26360>
   37ba8:	b	37c28 <ftello64@plt+0x26360>
   37bac:	ldr	r0, [fp, #-12]
   37bb0:	cmn	r0, #1
   37bb4:	bne	37c28 <ftello64@plt+0x26360>
   37bb8:	b	37bbc <ftello64@plt+0x262f4>
   37bbc:	ldr	r0, [fp, #-8]
   37bc0:	ldr	r1, [r0]
   37bc4:	ldr	r0, [r0, #4]
   37bc8:	rsbs	r1, r1, #0
   37bcc:	rscs	r0, r0, #0
   37bd0:	str	r1, [sp, #364]	; 0x16c
   37bd4:	str	r0, [sp, #360]	; 0x168
   37bd8:	blt	37d44 <ftello64@plt+0x2647c>
   37bdc:	b	37d64 <ftello64@plt+0x2649c>
   37be0:	ldr	r0, [fp, #-8]
   37be4:	ldr	r1, [r0]
   37be8:	ldr	r0, [r0, #4]
   37bec:	subs	r1, r1, #1
   37bf0:	sbcs	r0, r0, #0
   37bf4:	str	r1, [sp, #356]	; 0x164
   37bf8:	str	r0, [sp, #352]	; 0x160
   37bfc:	blt	37d64 <ftello64@plt+0x2649c>
   37c00:	b	37c04 <ftello64@plt+0x2633c>
   37c04:	ldr	r0, [fp, #-8]
   37c08:	ldr	r1, [r0]
   37c0c:	ldr	r0, [r0, #4]
   37c10:	subs	r1, r1, #1
   37c14:	sbc	r0, r0, #0
   37c18:	cmn	r0, #1
   37c1c:	str	r1, [sp, #348]	; 0x15c
   37c20:	bgt	37d44 <ftello64@plt+0x2647c>
   37c24:	b	37d64 <ftello64@plt+0x2649c>
   37c28:	ldr	r0, [fp, #-12]
   37c2c:	mov	r1, #0
   37c30:	sdiv	r0, r1, r0
   37c34:	ldr	r1, [fp, #-8]
   37c38:	ldr	r2, [r1]
   37c3c:	ldr	r1, [r1, #4]
   37c40:	subs	r2, r0, r2
   37c44:	rscs	r0, r1, r0, asr #31
   37c48:	str	r2, [sp, #344]	; 0x158
   37c4c:	str	r0, [sp, #340]	; 0x154
   37c50:	blt	37d44 <ftello64@plt+0x2647c>
   37c54:	b	37d64 <ftello64@plt+0x2649c>
   37c58:	ldr	r0, [fp, #-12]
   37c5c:	cmp	r0, #0
   37c60:	bne	37c68 <ftello64@plt+0x263a0>
   37c64:	b	37d64 <ftello64@plt+0x2649c>
   37c68:	ldr	r0, [fp, #-8]
   37c6c:	ldr	r0, [r0, #4]
   37c70:	cmn	r0, #1
   37c74:	bgt	37d10 <ftello64@plt+0x26448>
   37c78:	b	37c7c <ftello64@plt+0x263b4>
   37c7c:	b	37c80 <ftello64@plt+0x263b8>
   37c80:	b	37cd8 <ftello64@plt+0x26410>
   37c84:	b	37cd8 <ftello64@plt+0x26410>
   37c88:	ldr	r0, [fp, #-8]
   37c8c:	ldr	r1, [r0]
   37c90:	ldr	r0, [r0, #4]
   37c94:	and	r0, r1, r0
   37c98:	cmn	r0, #1
   37c9c:	bne	37cd8 <ftello64@plt+0x26410>
   37ca0:	b	37ca4 <ftello64@plt+0x263dc>
   37ca4:	b	37ca8 <ftello64@plt+0x263e0>
   37ca8:	ldr	r0, [fp, #-12]
   37cac:	add	r0, r0, #0
   37cb0:	movw	r1, #0
   37cb4:	cmp	r1, r0
   37cb8:	blt	37d44 <ftello64@plt+0x2647c>
   37cbc:	b	37d64 <ftello64@plt+0x2649c>
   37cc0:	ldr	r0, [fp, #-12]
   37cc4:	sub	r0, r0, #1
   37cc8:	mvn	r1, #0
   37ccc:	cmp	r1, r0
   37cd0:	blt	37d44 <ftello64@plt+0x2647c>
   37cd4:	b	37d64 <ftello64@plt+0x2649c>
   37cd8:	ldr	r0, [fp, #-8]
   37cdc:	ldr	r2, [r0]
   37ce0:	ldr	r3, [r0, #4]
   37ce4:	mov	r0, #0
   37ce8:	str	r0, [sp, #336]	; 0x150
   37cec:	ldr	r1, [sp, #336]	; 0x150
   37cf0:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   37cf4:	ldr	r2, [fp, #-12]
   37cf8:	subs	r0, r0, r2
   37cfc:	sbcs	r1, r1, r2, asr #31
   37d00:	str	r0, [sp, #332]	; 0x14c
   37d04:	str	r1, [sp, #328]	; 0x148
   37d08:	blt	37d44 <ftello64@plt+0x2647c>
   37d0c:	b	37d64 <ftello64@plt+0x2649c>
   37d10:	ldr	r0, [fp, #-12]
   37d14:	mvn	r1, #0
   37d18:	udiv	r0, r1, r0
   37d1c:	ldr	r1, [fp, #-8]
   37d20:	ldr	r2, [r1]
   37d24:	ldr	r1, [r1, #4]
   37d28:	subs	r0, r0, r2
   37d2c:	rscs	r1, r1, #0
   37d30:	str	r0, [sp, #324]	; 0x144
   37d34:	str	r1, [sp, #320]	; 0x140
   37d38:	bge	37d64 <ftello64@plt+0x2649c>
   37d3c:	b	37d44 <ftello64@plt+0x2647c>
   37d40:	andhi	r0, r0, r1
   37d44:	ldr	r0, [fp, #-8]
   37d48:	ldr	r0, [r0]
   37d4c:	ldr	r1, [fp, #-12]
   37d50:	mul	r0, r0, r1
   37d54:	mov	r1, #0
   37d58:	str	r1, [fp, #-20]	; 0xffffffec
   37d5c:	str	r0, [fp, #-24]	; 0xffffffe8
   37d60:	b	38928 <ftello64@plt+0x27060>
   37d64:	ldr	r0, [fp, #-8]
   37d68:	ldr	r0, [r0]
   37d6c:	ldr	r1, [fp, #-12]
   37d70:	mul	r0, r0, r1
   37d74:	mov	r1, #0
   37d78:	str	r1, [fp, #-20]	; 0xffffffec
   37d7c:	str	r0, [fp, #-24]	; 0xffffffe8
   37d80:	b	3895c <ftello64@plt+0x27094>
   37d84:	b	382f0 <ftello64@plt+0x26a28>
   37d88:	b	37d8c <ftello64@plt+0x264c4>
   37d8c:	ldr	r0, [fp, #-12]
   37d90:	cmp	r0, #0
   37d94:	bge	37f1c <ftello64@plt+0x26654>
   37d98:	ldr	r0, [fp, #-8]
   37d9c:	ldr	r0, [r0, #4]
   37da0:	cmn	r0, #1
   37da4:	bgt	37e5c <ftello64@plt+0x26594>
   37da8:	b	37dac <ftello64@plt+0x264e4>
   37dac:	b	37db0 <ftello64@plt+0x264e8>
   37db0:	ldr	r0, [fp, #-8]
   37db4:	ldr	r1, [r0]
   37db8:	ldr	r0, [r0, #4]
   37dbc:	ldr	r2, [fp, #-12]
   37dc0:	mvn	r3, #-2147483648	; 0x80000000
   37dc4:	sdiv	r2, r3, r2
   37dc8:	subs	r1, r1, r2
   37dcc:	sbcs	r0, r0, r2, asr #31
   37dd0:	str	r1, [sp, #316]	; 0x13c
   37dd4:	str	r0, [sp, #312]	; 0x138
   37dd8:	blt	38000 <ftello64@plt+0x26738>
   37ddc:	b	38020 <ftello64@plt+0x26758>
   37de0:	b	37de4 <ftello64@plt+0x2651c>
   37de4:	ldr	r0, [pc, #2968]	; 38984 <ftello64@plt+0x270bc>
   37de8:	ldr	r1, [fp, #-12]
   37dec:	cmp	r1, r0
   37df0:	blt	37e08 <ftello64@plt+0x26540>
   37df4:	b	37e14 <ftello64@plt+0x2654c>
   37df8:	ldr	r0, [fp, #-12]
   37dfc:	movw	r1, #0
   37e00:	cmp	r1, r0
   37e04:	bge	37e14 <ftello64@plt+0x2654c>
   37e08:	movw	r0, #0
   37e0c:	str	r0, [sp, #308]	; 0x134
   37e10:	b	37e2c <ftello64@plt+0x26564>
   37e14:	ldr	r0, [pc, #2924]	; 38988 <ftello64@plt+0x270c0>
   37e18:	ldr	r1, [fp, #-12]
   37e1c:	movw	r2, #0
   37e20:	sub	r1, r2, r1
   37e24:	sdiv	r0, r0, r1
   37e28:	str	r0, [sp, #308]	; 0x134
   37e2c:	ldr	r0, [sp, #308]	; 0x134
   37e30:	ldr	r1, [fp, #-8]
   37e34:	ldr	r2, [r1]
   37e38:	ldr	r1, [r1, #4]
   37e3c:	mvn	r1, r1
   37e40:	mvn	r2, r2
   37e44:	subs	r2, r2, r0
   37e48:	sbcs	r0, r1, r0, asr #31
   37e4c:	str	r2, [sp, #304]	; 0x130
   37e50:	str	r0, [sp, #300]	; 0x12c
   37e54:	bge	38000 <ftello64@plt+0x26738>
   37e58:	b	38020 <ftello64@plt+0x26758>
   37e5c:	ldr	r0, [fp, #-12]
   37e60:	cmn	r0, #1
   37e64:	bne	37eec <ftello64@plt+0x26624>
   37e68:	b	37e6c <ftello64@plt+0x265a4>
   37e6c:	ldr	r0, [fp, #-8]
   37e70:	ldr	r1, [r0]
   37e74:	ldr	r0, [r0, #4]
   37e78:	adds	r1, r1, #-2147483648	; 0x80000000
   37e7c:	sbc	r0, r0, #0
   37e80:	rsbs	r1, r1, #0
   37e84:	rscs	r0, r0, #0
   37e88:	str	r1, [sp, #296]	; 0x128
   37e8c:	str	r0, [sp, #292]	; 0x124
   37e90:	blt	38000 <ftello64@plt+0x26738>
   37e94:	b	38020 <ftello64@plt+0x26758>
   37e98:	ldr	r0, [fp, #-8]
   37e9c:	ldr	r1, [r0]
   37ea0:	ldr	r0, [r0, #4]
   37ea4:	subs	r1, r1, #1
   37ea8:	sbcs	r0, r0, #0
   37eac:	str	r1, [sp, #288]	; 0x120
   37eb0:	str	r0, [sp, #284]	; 0x11c
   37eb4:	blt	38020 <ftello64@plt+0x26758>
   37eb8:	b	37ebc <ftello64@plt+0x265f4>
   37ebc:	ldr	r0, [fp, #-8]
   37ec0:	ldr	r1, [r0]
   37ec4:	ldr	r0, [r0, #4]
   37ec8:	subs	r1, r1, #1
   37ecc:	sbc	r0, r0, #0
   37ed0:	mvn	r2, #-2147483648	; 0x80000000
   37ed4:	subs	r1, r2, r1
   37ed8:	rscs	r0, r0, #0
   37edc:	str	r1, [sp, #280]	; 0x118
   37ee0:	str	r0, [sp, #276]	; 0x114
   37ee4:	blt	38000 <ftello64@plt+0x26738>
   37ee8:	b	38020 <ftello64@plt+0x26758>
   37eec:	ldr	r0, [fp, #-12]
   37ef0:	mov	r1, #-2147483648	; 0x80000000
   37ef4:	sdiv	r0, r1, r0
   37ef8:	ldr	r1, [fp, #-8]
   37efc:	ldr	r2, [r1]
   37f00:	ldr	r1, [r1, #4]
   37f04:	subs	r2, r0, r2
   37f08:	rscs	r0, r1, r0, asr #31
   37f0c:	str	r2, [sp, #272]	; 0x110
   37f10:	str	r0, [sp, #268]	; 0x10c
   37f14:	blt	38000 <ftello64@plt+0x26738>
   37f18:	b	38020 <ftello64@plt+0x26758>
   37f1c:	ldr	r0, [fp, #-12]
   37f20:	cmp	r0, #0
   37f24:	bne	37f2c <ftello64@plt+0x26664>
   37f28:	b	38020 <ftello64@plt+0x26758>
   37f2c:	ldr	r0, [fp, #-8]
   37f30:	ldr	r0, [r0, #4]
   37f34:	cmn	r0, #1
   37f38:	bgt	37fd0 <ftello64@plt+0x26708>
   37f3c:	b	37f40 <ftello64@plt+0x26678>
   37f40:	b	37f44 <ftello64@plt+0x2667c>
   37f44:	b	37f9c <ftello64@plt+0x266d4>
   37f48:	b	37f9c <ftello64@plt+0x266d4>
   37f4c:	ldr	r0, [fp, #-8]
   37f50:	ldr	r1, [r0]
   37f54:	ldr	r0, [r0, #4]
   37f58:	and	r0, r1, r0
   37f5c:	cmn	r0, #1
   37f60:	bne	37f9c <ftello64@plt+0x266d4>
   37f64:	b	37f68 <ftello64@plt+0x266a0>
   37f68:	b	37f6c <ftello64@plt+0x266a4>
   37f6c:	ldr	r0, [fp, #-12]
   37f70:	add	r0, r0, #-2147483648	; 0x80000000
   37f74:	movw	r1, #0
   37f78:	cmp	r1, r0
   37f7c:	blt	38000 <ftello64@plt+0x26738>
   37f80:	b	38020 <ftello64@plt+0x26758>
   37f84:	ldr	r0, [pc, #2556]	; 38988 <ftello64@plt+0x270c0>
   37f88:	ldr	r1, [fp, #-12]
   37f8c:	sub	r1, r1, #1
   37f90:	cmp	r0, r1
   37f94:	blt	38000 <ftello64@plt+0x26738>
   37f98:	b	38020 <ftello64@plt+0x26758>
   37f9c:	ldr	r0, [fp, #-8]
   37fa0:	ldr	r2, [r0]
   37fa4:	ldr	r3, [r0, #4]
   37fa8:	mov	r0, #-2147483648	; 0x80000000
   37fac:	mvn	r1, #0
   37fb0:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   37fb4:	ldr	r2, [fp, #-12]
   37fb8:	subs	r0, r0, r2
   37fbc:	sbcs	r1, r1, r2, asr #31
   37fc0:	str	r0, [sp, #264]	; 0x108
   37fc4:	str	r1, [sp, #260]	; 0x104
   37fc8:	blt	38000 <ftello64@plt+0x26738>
   37fcc:	b	38020 <ftello64@plt+0x26758>
   37fd0:	ldr	r0, [fp, #-12]
   37fd4:	mvn	r1, #-2147483648	; 0x80000000
   37fd8:	sdiv	r0, r1, r0
   37fdc:	ldr	r1, [fp, #-8]
   37fe0:	ldr	r2, [r1]
   37fe4:	ldr	r1, [r1, #4]
   37fe8:	subs	r2, r0, r2
   37fec:	rscs	r0, r1, r0, asr #31
   37ff0:	str	r2, [sp, #256]	; 0x100
   37ff4:	str	r0, [sp, #252]	; 0xfc
   37ff8:	bge	38020 <ftello64@plt+0x26758>
   37ffc:	b	38000 <ftello64@plt+0x26738>
   38000:	ldr	r0, [fp, #-8]
   38004:	ldr	r0, [r0]
   38008:	ldr	r1, [fp, #-12]
   3800c:	mul	r0, r0, r1
   38010:	asr	r1, r0, #31
   38014:	str	r0, [fp, #-24]	; 0xffffffe8
   38018:	str	r1, [fp, #-20]	; 0xffffffec
   3801c:	b	38928 <ftello64@plt+0x27060>
   38020:	ldr	r0, [fp, #-8]
   38024:	ldr	r0, [r0]
   38028:	ldr	r1, [fp, #-12]
   3802c:	mul	r0, r0, r1
   38030:	asr	r1, r0, #31
   38034:	str	r0, [fp, #-24]	; 0xffffffe8
   38038:	str	r1, [fp, #-20]	; 0xffffffec
   3803c:	b	3895c <ftello64@plt+0x27094>
   38040:	ldr	r0, [fp, #-12]
   38044:	cmp	r0, #0
   38048:	bge	381c8 <ftello64@plt+0x26900>
   3804c:	ldr	r0, [fp, #-8]
   38050:	ldr	r0, [r0, #4]
   38054:	cmn	r0, #1
   38058:	bgt	38110 <ftello64@plt+0x26848>
   3805c:	b	38060 <ftello64@plt+0x26798>
   38060:	b	38094 <ftello64@plt+0x267cc>
   38064:	ldr	r0, [fp, #-8]
   38068:	ldr	r1, [r0]
   3806c:	ldr	r0, [r0, #4]
   38070:	ldr	r2, [fp, #-12]
   38074:	mvn	r3, #0
   38078:	udiv	r2, r3, r2
   3807c:	subs	r1, r1, r2
   38080:	sbcs	r0, r0, #0
   38084:	str	r1, [sp, #248]	; 0xf8
   38088:	str	r0, [sp, #244]	; 0xf4
   3808c:	blt	382b0 <ftello64@plt+0x269e8>
   38090:	b	382d0 <ftello64@plt+0x26a08>
   38094:	b	38098 <ftello64@plt+0x267d0>
   38098:	ldr	r0, [pc, #2276]	; 38984 <ftello64@plt+0x270bc>
   3809c:	ldr	r1, [fp, #-12]
   380a0:	cmp	r1, r0
   380a4:	blt	380bc <ftello64@plt+0x267f4>
   380a8:	b	380c8 <ftello64@plt+0x26800>
   380ac:	ldr	r0, [fp, #-12]
   380b0:	movw	r1, #0
   380b4:	cmp	r1, r0
   380b8:	bge	380c8 <ftello64@plt+0x26800>
   380bc:	movw	r0, #1
   380c0:	str	r0, [sp, #240]	; 0xf0
   380c4:	b	380e0 <ftello64@plt+0x26818>
   380c8:	ldr	r0, [fp, #-12]
   380cc:	movw	r1, #0
   380d0:	sub	r0, r1, r0
   380d4:	mvn	r1, #0
   380d8:	udiv	r0, r1, r0
   380dc:	str	r0, [sp, #240]	; 0xf0
   380e0:	ldr	r0, [sp, #240]	; 0xf0
   380e4:	ldr	r1, [fp, #-8]
   380e8:	ldr	r2, [r1]
   380ec:	ldr	r1, [r1, #4]
   380f0:	mvn	r1, r1
   380f4:	mvn	r2, r2
   380f8:	subs	r0, r2, r0
   380fc:	sbcs	r1, r1, #0
   38100:	str	r0, [sp, #236]	; 0xec
   38104:	str	r1, [sp, #232]	; 0xe8
   38108:	bge	382b0 <ftello64@plt+0x269e8>
   3810c:	b	382d0 <ftello64@plt+0x26a08>
   38110:	b	38114 <ftello64@plt+0x2684c>
   38114:	b	38198 <ftello64@plt+0x268d0>
   38118:	b	38198 <ftello64@plt+0x268d0>
   3811c:	ldr	r0, [fp, #-12]
   38120:	cmn	r0, #1
   38124:	bne	38198 <ftello64@plt+0x268d0>
   38128:	b	3812c <ftello64@plt+0x26864>
   3812c:	ldr	r0, [fp, #-8]
   38130:	ldr	r1, [r0]
   38134:	ldr	r0, [r0, #4]
   38138:	rsbs	r1, r1, #0
   3813c:	rscs	r0, r0, #0
   38140:	str	r1, [sp, #228]	; 0xe4
   38144:	str	r0, [sp, #224]	; 0xe0
   38148:	blt	382b0 <ftello64@plt+0x269e8>
   3814c:	b	382d0 <ftello64@plt+0x26a08>
   38150:	ldr	r0, [fp, #-8]
   38154:	ldr	r1, [r0]
   38158:	ldr	r0, [r0, #4]
   3815c:	subs	r1, r1, #1
   38160:	sbcs	r0, r0, #0
   38164:	str	r1, [sp, #220]	; 0xdc
   38168:	str	r0, [sp, #216]	; 0xd8
   3816c:	blt	382d0 <ftello64@plt+0x26a08>
   38170:	b	38174 <ftello64@plt+0x268ac>
   38174:	ldr	r0, [fp, #-8]
   38178:	ldr	r1, [r0]
   3817c:	ldr	r0, [r0, #4]
   38180:	subs	r1, r1, #1
   38184:	sbc	r0, r0, #0
   38188:	cmn	r0, #1
   3818c:	str	r1, [sp, #212]	; 0xd4
   38190:	bgt	382b0 <ftello64@plt+0x269e8>
   38194:	b	382d0 <ftello64@plt+0x26a08>
   38198:	ldr	r0, [fp, #-12]
   3819c:	mov	r1, #0
   381a0:	sdiv	r0, r1, r0
   381a4:	ldr	r1, [fp, #-8]
   381a8:	ldr	r2, [r1]
   381ac:	ldr	r1, [r1, #4]
   381b0:	subs	r2, r0, r2
   381b4:	rscs	r0, r1, r0, asr #31
   381b8:	str	r2, [sp, #208]	; 0xd0
   381bc:	str	r0, [sp, #204]	; 0xcc
   381c0:	blt	382b0 <ftello64@plt+0x269e8>
   381c4:	b	382d0 <ftello64@plt+0x26a08>
   381c8:	ldr	r0, [fp, #-12]
   381cc:	cmp	r0, #0
   381d0:	bne	381d8 <ftello64@plt+0x26910>
   381d4:	b	382d0 <ftello64@plt+0x26a08>
   381d8:	ldr	r0, [fp, #-8]
   381dc:	ldr	r0, [r0, #4]
   381e0:	cmn	r0, #1
   381e4:	bgt	38280 <ftello64@plt+0x269b8>
   381e8:	b	381ec <ftello64@plt+0x26924>
   381ec:	b	381f0 <ftello64@plt+0x26928>
   381f0:	b	38248 <ftello64@plt+0x26980>
   381f4:	b	38248 <ftello64@plt+0x26980>
   381f8:	ldr	r0, [fp, #-8]
   381fc:	ldr	r1, [r0]
   38200:	ldr	r0, [r0, #4]
   38204:	and	r0, r1, r0
   38208:	cmn	r0, #1
   3820c:	bne	38248 <ftello64@plt+0x26980>
   38210:	b	38214 <ftello64@plt+0x2694c>
   38214:	b	38218 <ftello64@plt+0x26950>
   38218:	ldr	r0, [fp, #-12]
   3821c:	add	r0, r0, #0
   38220:	movw	r1, #0
   38224:	cmp	r1, r0
   38228:	blt	382b0 <ftello64@plt+0x269e8>
   3822c:	b	382d0 <ftello64@plt+0x26a08>
   38230:	ldr	r0, [fp, #-12]
   38234:	sub	r0, r0, #1
   38238:	mvn	r1, #0
   3823c:	cmp	r1, r0
   38240:	blt	382b0 <ftello64@plt+0x269e8>
   38244:	b	382d0 <ftello64@plt+0x26a08>
   38248:	ldr	r0, [fp, #-8]
   3824c:	ldr	r2, [r0]
   38250:	ldr	r3, [r0, #4]
   38254:	mov	r0, #0
   38258:	str	r0, [sp, #200]	; 0xc8
   3825c:	ldr	r1, [sp, #200]	; 0xc8
   38260:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   38264:	ldr	r2, [fp, #-12]
   38268:	subs	r0, r0, r2
   3826c:	sbcs	r1, r1, r2, asr #31
   38270:	str	r0, [sp, #196]	; 0xc4
   38274:	str	r1, [sp, #192]	; 0xc0
   38278:	blt	382b0 <ftello64@plt+0x269e8>
   3827c:	b	382d0 <ftello64@plt+0x26a08>
   38280:	ldr	r0, [fp, #-12]
   38284:	mvn	r1, #0
   38288:	udiv	r0, r1, r0
   3828c:	ldr	r1, [fp, #-8]
   38290:	ldr	r2, [r1]
   38294:	ldr	r1, [r1, #4]
   38298:	subs	r0, r0, r2
   3829c:	rscs	r1, r1, #0
   382a0:	str	r0, [sp, #188]	; 0xbc
   382a4:	str	r1, [sp, #184]	; 0xb8
   382a8:	bge	382d0 <ftello64@plt+0x26a08>
   382ac:	b	382b0 <ftello64@plt+0x269e8>
   382b0:	ldr	r0, [fp, #-8]
   382b4:	ldr	r0, [r0]
   382b8:	ldr	r1, [fp, #-12]
   382bc:	mul	r0, r0, r1
   382c0:	mov	r1, #0
   382c4:	str	r1, [fp, #-20]	; 0xffffffec
   382c8:	str	r0, [fp, #-24]	; 0xffffffe8
   382cc:	b	38928 <ftello64@plt+0x27060>
   382d0:	ldr	r0, [fp, #-8]
   382d4:	ldr	r0, [r0]
   382d8:	ldr	r1, [fp, #-12]
   382dc:	mul	r0, r0, r1
   382e0:	mov	r1, #0
   382e4:	str	r1, [fp, #-20]	; 0xffffffec
   382e8:	str	r0, [fp, #-24]	; 0xffffffe8
   382ec:	b	3895c <ftello64@plt+0x27094>
   382f0:	b	382f4 <ftello64@plt+0x26a2c>
   382f4:	ldr	r0, [fp, #-12]
   382f8:	cmp	r0, #0
   382fc:	bge	384c4 <ftello64@plt+0x26bfc>
   38300:	ldr	r0, [fp, #-8]
   38304:	ldr	r0, [r0, #4]
   38308:	cmn	r0, #1
   3830c:	bgt	3840c <ftello64@plt+0x26b44>
   38310:	b	38314 <ftello64@plt+0x26a4c>
   38314:	b	38318 <ftello64@plt+0x26a50>
   38318:	ldr	r0, [fp, #-8]
   3831c:	ldr	r1, [r0]
   38320:	ldr	r0, [r0, #4]
   38324:	ldr	r2, [fp, #-12]
   38328:	asr	r3, r2, #31
   3832c:	mvn	ip, #0
   38330:	mvn	lr, #-2147483648	; 0x80000000
   38334:	str	r0, [sp, #180]	; 0xb4
   38338:	mov	r0, ip
   3833c:	str	r1, [sp, #176]	; 0xb0
   38340:	mov	r1, lr
   38344:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   38348:	ldr	r2, [sp, #176]	; 0xb0
   3834c:	subs	r0, r2, r0
   38350:	ldr	r2, [sp, #180]	; 0xb4
   38354:	sbcs	r1, r2, r1
   38358:	str	r0, [sp, #172]	; 0xac
   3835c:	str	r1, [sp, #168]	; 0xa8
   38360:	blt	385b8 <ftello64@plt+0x26cf0>
   38364:	b	385e4 <ftello64@plt+0x26d1c>
   38368:	b	3836c <ftello64@plt+0x26aa4>
   3836c:	ldr	r0, [pc, #1552]	; 38984 <ftello64@plt+0x270bc>
   38370:	ldr	r1, [fp, #-12]
   38374:	cmp	r1, r0
   38378:	blt	38390 <ftello64@plt+0x26ac8>
   3837c:	b	383a4 <ftello64@plt+0x26adc>
   38380:	ldr	r0, [fp, #-12]
   38384:	movw	r1, #0
   38388:	cmp	r1, r0
   3838c:	bge	383a4 <ftello64@plt+0x26adc>
   38390:	mov	r0, #0
   38394:	mvn	r1, #0
   38398:	str	r1, [sp, #164]	; 0xa4
   3839c:	str	r0, [sp, #160]	; 0xa0
   383a0:	b	383d8 <ftello64@plt+0x26b10>
   383a4:	ldr	r0, [fp, #-12]
   383a8:	rsb	r0, r0, #0
   383ac:	asr	r3, r0, #31
   383b0:	mvn	r1, #0
   383b4:	mvn	r2, #-2147483648	; 0x80000000
   383b8:	str	r0, [sp, #156]	; 0x9c
   383bc:	mov	r0, r1
   383c0:	mov	r1, r2
   383c4:	ldr	r2, [sp, #156]	; 0x9c
   383c8:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   383cc:	str	r0, [sp, #164]	; 0xa4
   383d0:	str	r1, [sp, #160]	; 0xa0
   383d4:	b	383d8 <ftello64@plt+0x26b10>
   383d8:	ldr	r0, [sp, #160]	; 0xa0
   383dc:	ldr	r1, [sp, #164]	; 0xa4
   383e0:	ldr	r2, [fp, #-8]
   383e4:	ldr	r3, [r2]
   383e8:	ldr	r2, [r2, #4]
   383ec:	mvn	r2, r2
   383f0:	mvn	r3, r3
   383f4:	subs	r1, r3, r1
   383f8:	sbcs	r0, r2, r0
   383fc:	str	r1, [sp, #152]	; 0x98
   38400:	str	r0, [sp, #148]	; 0x94
   38404:	bge	385b8 <ftello64@plt+0x26cf0>
   38408:	b	385e4 <ftello64@plt+0x26d1c>
   3840c:	ldr	r0, [fp, #-12]
   38410:	cmn	r0, #1
   38414:	bne	3847c <ftello64@plt+0x26bb4>
   38418:	b	3841c <ftello64@plt+0x26b54>
   3841c:	ldr	r0, [fp, #-8]
   38420:	ldr	r1, [r0]
   38424:	ldr	r0, [r0, #4]
   38428:	add	r0, r0, #-2147483648	; 0x80000000
   3842c:	rsbs	r1, r1, #0
   38430:	rscs	r0, r0, #0
   38434:	str	r1, [sp, #144]	; 0x90
   38438:	str	r0, [sp, #140]	; 0x8c
   3843c:	blt	385b8 <ftello64@plt+0x26cf0>
   38440:	b	385e4 <ftello64@plt+0x26d1c>
   38444:	ldr	r0, [fp, #-8]
   38448:	ldr	r1, [r0]
   3844c:	ldr	r0, [r0, #4]
   38450:	subs	r1, r1, #1
   38454:	sbcs	r0, r0, #0
   38458:	str	r1, [sp, #136]	; 0x88
   3845c:	str	r0, [sp, #132]	; 0x84
   38460:	blt	385e4 <ftello64@plt+0x26d1c>
   38464:	b	38468 <ftello64@plt+0x26ba0>
   38468:	mov	r0, #0
   3846c:	cmp	r0, #0
   38470:	bne	385b8 <ftello64@plt+0x26cf0>
   38474:	b	385e4 <ftello64@plt+0x26d1c>
   38478:			; <UNDEFINED> instruction: 0xffff8000
   3847c:	ldr	r0, [fp, #-12]
   38480:	asr	r3, r0, #31
   38484:	mov	r1, #0
   38488:	mov	r2, #-2147483648	; 0x80000000
   3848c:	str	r0, [sp, #128]	; 0x80
   38490:	mov	r0, r1
   38494:	mov	r1, r2
   38498:	ldr	r2, [sp, #128]	; 0x80
   3849c:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   384a0:	ldr	r2, [fp, #-8]
   384a4:	ldr	r3, [r2]
   384a8:	ldr	r2, [r2, #4]
   384ac:	subs	r0, r0, r3
   384b0:	sbcs	r1, r1, r2
   384b4:	str	r0, [sp, #124]	; 0x7c
   384b8:	str	r1, [sp, #120]	; 0x78
   384bc:	blt	385b8 <ftello64@plt+0x26cf0>
   384c0:	b	385e4 <ftello64@plt+0x26d1c>
   384c4:	ldr	r0, [fp, #-12]
   384c8:	cmp	r0, #0
   384cc:	bne	384d4 <ftello64@plt+0x26c0c>
   384d0:	b	385e4 <ftello64@plt+0x26d1c>
   384d4:	ldr	r0, [fp, #-8]
   384d8:	ldr	r0, [r0, #4]
   384dc:	cmn	r0, #1
   384e0:	bgt	38570 <ftello64@plt+0x26ca8>
   384e4:	b	384e8 <ftello64@plt+0x26c20>
   384e8:	ldr	r0, [fp, #-8]
   384ec:	ldr	r1, [r0]
   384f0:	ldr	r0, [r0, #4]
   384f4:	and	r0, r1, r0
   384f8:	cmn	r0, #1
   384fc:	bne	3853c <ftello64@plt+0x26c74>
   38500:	b	38504 <ftello64@plt+0x26c3c>
   38504:	b	38508 <ftello64@plt+0x26c40>
   38508:	ldr	r0, [fp, #-12]
   3850c:	mov	r1, #-2147483648	; 0x80000000
   38510:	add	r1, r1, r0, asr #31
   38514:	rsbs	r0, r0, #0
   38518:	rscs	r1, r1, #0
   3851c:	str	r0, [sp, #116]	; 0x74
   38520:	str	r1, [sp, #112]	; 0x70
   38524:	blt	385b8 <ftello64@plt+0x26cf0>
   38528:	b	385e4 <ftello64@plt+0x26d1c>
   3852c:	mov	r0, #0
   38530:	cmp	r0, #0
   38534:	bne	385b8 <ftello64@plt+0x26cf0>
   38538:	b	385e4 <ftello64@plt+0x26d1c>
   3853c:	ldr	r0, [fp, #-8]
   38540:	ldr	r2, [r0]
   38544:	ldr	r3, [r0, #4]
   38548:	mov	r0, #0
   3854c:	mov	r1, #-2147483648	; 0x80000000
   38550:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   38554:	ldr	r2, [fp, #-12]
   38558:	subs	r0, r0, r2
   3855c:	sbcs	r1, r1, r2, asr #31
   38560:	str	r0, [sp, #108]	; 0x6c
   38564:	str	r1, [sp, #104]	; 0x68
   38568:	blt	385b8 <ftello64@plt+0x26cf0>
   3856c:	b	385e4 <ftello64@plt+0x26d1c>
   38570:	ldr	r0, [fp, #-12]
   38574:	asr	r3, r0, #31
   38578:	mvn	r1, #0
   3857c:	mvn	r2, #-2147483648	; 0x80000000
   38580:	str	r0, [sp, #100]	; 0x64
   38584:	mov	r0, r1
   38588:	mov	r1, r2
   3858c:	ldr	r2, [sp, #100]	; 0x64
   38590:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   38594:	ldr	r2, [fp, #-8]
   38598:	ldr	r3, [r2]
   3859c:	ldr	r2, [r2, #4]
   385a0:	subs	r0, r0, r3
   385a4:	sbcs	r1, r1, r2
   385a8:	str	r0, [sp, #96]	; 0x60
   385ac:	str	r1, [sp, #92]	; 0x5c
   385b0:	bge	385e4 <ftello64@plt+0x26d1c>
   385b4:	b	385b8 <ftello64@plt+0x26cf0>
   385b8:	ldr	r0, [fp, #-8]
   385bc:	ldr	r1, [r0]
   385c0:	ldr	r0, [r0, #4]
   385c4:	ldr	r2, [fp, #-12]
   385c8:	asr	r3, r2, #31
   385cc:	umull	ip, lr, r1, r2
   385d0:	mla	r1, r1, r3, lr
   385d4:	mla	r0, r0, r2, r1
   385d8:	str	ip, [fp, #-24]	; 0xffffffe8
   385dc:	str	r0, [fp, #-20]	; 0xffffffec
   385e0:	b	38928 <ftello64@plt+0x27060>
   385e4:	ldr	r0, [fp, #-8]
   385e8:	ldr	r1, [r0]
   385ec:	ldr	r0, [r0, #4]
   385f0:	ldr	r2, [fp, #-12]
   385f4:	asr	r3, r2, #31
   385f8:	umull	ip, lr, r1, r2
   385fc:	mla	r1, r1, r3, lr
   38600:	mla	r0, r0, r2, r1
   38604:	str	ip, [fp, #-24]	; 0xffffffe8
   38608:	str	r0, [fp, #-20]	; 0xffffffec
   3860c:	b	3895c <ftello64@plt+0x27094>
   38610:	ldr	r0, [fp, #-12]
   38614:	cmp	r0, #0
   38618:	bge	387d4 <ftello64@plt+0x26f0c>
   3861c:	ldr	r0, [fp, #-8]
   38620:	ldr	r0, [r0, #4]
   38624:	cmn	r0, #1
   38628:	bgt	3871c <ftello64@plt+0x26e54>
   3862c:	b	38630 <ftello64@plt+0x26d68>
   38630:	b	38680 <ftello64@plt+0x26db8>
   38634:	ldr	r0, [fp, #-8]
   38638:	ldr	r1, [r0]
   3863c:	ldr	r0, [r0, #4]
   38640:	ldr	r2, [fp, #-12]
   38644:	asr	r3, r2, #31
   38648:	mvn	ip, #0
   3864c:	str	r0, [sp, #88]	; 0x58
   38650:	mov	r0, ip
   38654:	str	r1, [sp, #84]	; 0x54
   38658:	mov	r1, ip
   3865c:	bl	3e6c8 <ftello64@plt+0x2ce00>
   38660:	ldr	r2, [sp, #84]	; 0x54
   38664:	subs	r0, r2, r0
   38668:	ldr	r2, [sp, #88]	; 0x58
   3866c:	sbcs	r1, r2, r1
   38670:	str	r0, [sp, #80]	; 0x50
   38674:	str	r1, [sp, #76]	; 0x4c
   38678:	bcc	388d0 <ftello64@plt+0x27008>
   3867c:	b	388fc <ftello64@plt+0x27034>
   38680:	b	38684 <ftello64@plt+0x26dbc>
   38684:	ldr	r0, [pc, #760]	; 38984 <ftello64@plt+0x270bc>
   38688:	ldr	r1, [fp, #-12]
   3868c:	cmp	r1, r0
   38690:	blt	386a8 <ftello64@plt+0x26de0>
   38694:	b	386bc <ftello64@plt+0x26df4>
   38698:	ldr	r0, [fp, #-12]
   3869c:	movw	r1, #0
   386a0:	cmp	r1, r0
   386a4:	bge	386bc <ftello64@plt+0x26df4>
   386a8:	mov	r0, #1
   386ac:	mvn	r1, #0
   386b0:	str	r1, [sp, #72]	; 0x48
   386b4:	str	r0, [sp, #68]	; 0x44
   386b8:	b	386e8 <ftello64@plt+0x26e20>
   386bc:	ldr	r0, [fp, #-12]
   386c0:	rsb	r0, r0, #0
   386c4:	asr	r3, r0, #31
   386c8:	mvn	r1, #0
   386cc:	str	r0, [sp, #64]	; 0x40
   386d0:	mov	r0, r1
   386d4:	ldr	r2, [sp, #64]	; 0x40
   386d8:	bl	3e6c8 <ftello64@plt+0x2ce00>
   386dc:	str	r0, [sp, #72]	; 0x48
   386e0:	str	r1, [sp, #68]	; 0x44
   386e4:	b	386e8 <ftello64@plt+0x26e20>
   386e8:	ldr	r0, [sp, #68]	; 0x44
   386ec:	ldr	r1, [sp, #72]	; 0x48
   386f0:	ldr	r2, [fp, #-8]
   386f4:	ldr	r3, [r2]
   386f8:	ldr	r2, [r2, #4]
   386fc:	mvn	r2, r2
   38700:	mvn	r3, r3
   38704:	subs	r1, r3, r1
   38708:	sbcs	r0, r2, r0
   3870c:	str	r1, [sp, #60]	; 0x3c
   38710:	str	r0, [sp, #56]	; 0x38
   38714:	bcs	388d0 <ftello64@plt+0x27008>
   38718:	b	388fc <ftello64@plt+0x27034>
   3871c:	b	38720 <ftello64@plt+0x26e58>
   38720:	b	387a4 <ftello64@plt+0x26edc>
   38724:	b	387a4 <ftello64@plt+0x26edc>
   38728:	ldr	r0, [fp, #-12]
   3872c:	cmn	r0, #1
   38730:	bne	387a4 <ftello64@plt+0x26edc>
   38734:	b	38738 <ftello64@plt+0x26e70>
   38738:	ldr	r0, [fp, #-8]
   3873c:	ldr	r1, [r0]
   38740:	ldr	r0, [r0, #4]
   38744:	rsbs	r1, r1, #0
   38748:	rscs	r0, r0, #0
   3874c:	str	r1, [sp, #52]	; 0x34
   38750:	str	r0, [sp, #48]	; 0x30
   38754:	blt	388d0 <ftello64@plt+0x27008>
   38758:	b	388fc <ftello64@plt+0x27034>
   3875c:	ldr	r0, [fp, #-8]
   38760:	ldr	r1, [r0]
   38764:	ldr	r0, [r0, #4]
   38768:	subs	r1, r1, #1
   3876c:	sbcs	r0, r0, #0
   38770:	str	r1, [sp, #44]	; 0x2c
   38774:	str	r0, [sp, #40]	; 0x28
   38778:	blt	388fc <ftello64@plt+0x27034>
   3877c:	b	38780 <ftello64@plt+0x26eb8>
   38780:	ldr	r0, [fp, #-8]
   38784:	ldr	r1, [r0]
   38788:	ldr	r0, [r0, #4]
   3878c:	subs	r1, r1, #1
   38790:	sbc	r0, r0, #0
   38794:	cmn	r0, #1
   38798:	str	r1, [sp, #36]	; 0x24
   3879c:	bgt	388d0 <ftello64@plt+0x27008>
   387a0:	b	388fc <ftello64@plt+0x27034>
   387a4:	ldr	r0, [fp, #-12]
   387a8:	mov	r1, #0
   387ac:	sdiv	r0, r1, r0
   387b0:	ldr	r1, [fp, #-8]
   387b4:	ldr	r2, [r1]
   387b8:	ldr	r1, [r1, #4]
   387bc:	subs	r2, r0, r2
   387c0:	rscs	r0, r1, r0, asr #31
   387c4:	str	r2, [sp, #32]
   387c8:	str	r0, [sp, #28]
   387cc:	blt	388d0 <ftello64@plt+0x27008>
   387d0:	b	388fc <ftello64@plt+0x27034>
   387d4:	ldr	r0, [fp, #-12]
   387d8:	cmp	r0, #0
   387dc:	bne	387e4 <ftello64@plt+0x26f1c>
   387e0:	b	388fc <ftello64@plt+0x27034>
   387e4:	ldr	r0, [fp, #-8]
   387e8:	ldr	r0, [r0, #4]
   387ec:	cmn	r0, #1
   387f0:	bgt	38890 <ftello64@plt+0x26fc8>
   387f4:	b	387f8 <ftello64@plt+0x26f30>
   387f8:	b	387fc <ftello64@plt+0x26f34>
   387fc:	b	38854 <ftello64@plt+0x26f8c>
   38800:	b	38854 <ftello64@plt+0x26f8c>
   38804:	ldr	r0, [fp, #-8]
   38808:	ldr	r1, [r0]
   3880c:	ldr	r0, [r0, #4]
   38810:	and	r0, r1, r0
   38814:	cmn	r0, #1
   38818:	bne	38854 <ftello64@plt+0x26f8c>
   3881c:	b	38820 <ftello64@plt+0x26f58>
   38820:	b	38824 <ftello64@plt+0x26f5c>
   38824:	ldr	r0, [fp, #-12]
   38828:	add	r0, r0, #0
   3882c:	movw	r1, #0
   38830:	cmp	r1, r0
   38834:	blt	388d0 <ftello64@plt+0x27008>
   38838:	b	388fc <ftello64@plt+0x27034>
   3883c:	ldr	r0, [fp, #-12]
   38840:	sub	r0, r0, #1
   38844:	mvn	r1, #0
   38848:	cmp	r1, r0
   3884c:	blt	388d0 <ftello64@plt+0x27008>
   38850:	b	388fc <ftello64@plt+0x27034>
   38854:	ldr	r0, [fp, #-8]
   38858:	ldr	r2, [r0]
   3885c:	ldr	r3, [r0, #4]
   38860:	mov	r0, #0
   38864:	str	r0, [sp, #24]
   38868:	ldr	r1, [sp, #24]
   3886c:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   38870:	ldr	r2, [fp, #-12]
   38874:	subs	r0, r0, r2
   38878:	sbcs	r1, r1, r2, asr #31
   3887c:	str	r0, [sp, #20]
   38880:	str	r1, [sp, #16]
   38884:	blt	388d0 <ftello64@plt+0x27008>
   38888:	b	388fc <ftello64@plt+0x27034>
   3888c:	svcvc	0x00ffffff
   38890:	ldr	r0, [fp, #-12]
   38894:	asr	r3, r0, #31
   38898:	mvn	r1, #0
   3889c:	str	r0, [sp, #12]
   388a0:	mov	r0, r1
   388a4:	ldr	r2, [sp, #12]
   388a8:	bl	3e6c8 <ftello64@plt+0x2ce00>
   388ac:	ldr	r2, [fp, #-8]
   388b0:	ldr	r3, [r2]
   388b4:	ldr	r2, [r2, #4]
   388b8:	subs	r0, r0, r3
   388bc:	sbcs	r1, r1, r2
   388c0:	str	r0, [sp, #8]
   388c4:	str	r1, [sp, #4]
   388c8:	bcs	388fc <ftello64@plt+0x27034>
   388cc:	b	388d0 <ftello64@plt+0x27008>
   388d0:	ldr	r0, [fp, #-8]
   388d4:	ldr	r1, [r0]
   388d8:	ldr	r0, [r0, #4]
   388dc:	ldr	r2, [fp, #-12]
   388e0:	asr	r3, r2, #31
   388e4:	umull	ip, lr, r1, r2
   388e8:	mla	r1, r1, r3, lr
   388ec:	mla	r0, r0, r2, r1
   388f0:	str	ip, [fp, #-24]	; 0xffffffe8
   388f4:	str	r0, [fp, #-20]	; 0xffffffec
   388f8:	b	38928 <ftello64@plt+0x27060>
   388fc:	ldr	r0, [fp, #-8]
   38900:	ldr	r1, [r0]
   38904:	ldr	r0, [r0, #4]
   38908:	ldr	r2, [fp, #-12]
   3890c:	asr	r3, r2, #31
   38910:	umull	ip, lr, r1, r2
   38914:	mla	r1, r1, r3, lr
   38918:	mla	r0, r0, r2, r1
   3891c:	str	ip, [fp, #-24]	; 0xffffffe8
   38920:	str	r0, [fp, #-20]	; 0xffffffec
   38924:	b	3895c <ftello64@plt+0x27094>
   38928:	ldr	r0, [fp, #-8]
   3892c:	ldr	r1, [r0, #4]
   38930:	mvn	r2, #0
   38934:	cmp	r1, #0
   38938:	movwlt	r2, #0
   3893c:	mvn	r3, #-2147483648	; 0x80000000
   38940:	cmp	r1, #0
   38944:	movlt	r3, #-2147483648	; 0x80000000
   38948:	str	r3, [r0, #4]
   3894c:	str	r2, [r0]
   38950:	movw	r0, #1
   38954:	str	r0, [fp, #-4]
   38958:	b	38978 <ftello64@plt+0x270b0>
   3895c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   38960:	ldr	r1, [fp, #-20]	; 0xffffffec
   38964:	ldr	r2, [fp, #-8]
   38968:	str	r1, [r2, #4]
   3896c:	str	r0, [r2]
   38970:	movw	r0, #0
   38974:	str	r0, [fp, #-4]
   38978:	ldr	r0, [fp, #-4]
   3897c:	mov	sp, fp
   38980:	pop	{fp, pc}
   38984:	andhi	r0, r0, r1
   38988:	svcvc	0x00ffffff
   3898c:	push	{fp, lr}
   38990:	mov	fp, sp
   38994:	sub	sp, sp, #16
   38998:	str	r0, [fp, #-4]
   3899c:	str	r1, [sp, #8]
   389a0:	str	r2, [sp, #4]
   389a4:	movw	r0, #0
   389a8:	str	r0, [sp]
   389ac:	ldr	r0, [sp, #4]
   389b0:	mvn	r1, #0
   389b4:	add	r1, r0, r1
   389b8:	str	r1, [sp, #4]
   389bc:	cmp	r0, #0
   389c0:	beq	389e0 <ftello64@plt+0x27118>
   389c4:	ldr	r0, [fp, #-4]
   389c8:	ldr	r1, [sp, #8]
   389cc:	bl	36ce4 <ftello64@plt+0x2541c>
   389d0:	ldr	r1, [sp]
   389d4:	orr	r0, r1, r0
   389d8:	str	r0, [sp]
   389dc:	b	389ac <ftello64@plt+0x270e4>
   389e0:	ldr	r0, [sp]
   389e4:	mov	sp, fp
   389e8:	pop	{fp, pc}
   389ec:	push	{fp, lr}
   389f0:	mov	fp, sp
   389f4:	sub	sp, sp, #16
   389f8:	str	r0, [sp, #8]
   389fc:	str	r1, [sp, #4]
   38a00:	ldr	r0, [sp, #8]
   38a04:	cmp	r0, #0
   38a08:	beq	38a18 <ftello64@plt+0x27150>
   38a0c:	ldr	r0, [sp, #4]
   38a10:	cmp	r0, #0
   38a14:	bne	38a24 <ftello64@plt+0x2715c>
   38a18:	movw	r0, #1
   38a1c:	str	r0, [sp, #4]
   38a20:	str	r0, [sp, #8]
   38a24:	ldr	r0, [sp, #4]
   38a28:	cmp	r0, #0
   38a2c:	beq	38a60 <ftello64@plt+0x27198>
   38a30:	ldr	r0, [pc, #76]	; 38a84 <ftello64@plt+0x271bc>
   38a34:	ldr	r1, [sp, #4]
   38a38:	udiv	r0, r0, r1
   38a3c:	ldr	r1, [sp, #8]
   38a40:	cmp	r0, r1
   38a44:	bcs	38a60 <ftello64@plt+0x27198>
   38a48:	bl	11760 <__errno_location@plt>
   38a4c:	movw	lr, #12
   38a50:	str	lr, [r0]
   38a54:	movw	r0, #0
   38a58:	str	r0, [fp, #-4]
   38a5c:	b	38a78 <ftello64@plt+0x271b0>
   38a60:	ldr	r0, [sp, #8]
   38a64:	ldr	r1, [sp, #4]
   38a68:	bl	114d8 <calloc@plt>
   38a6c:	str	r0, [sp]
   38a70:	ldr	r0, [sp]
   38a74:	str	r0, [fp, #-4]
   38a78:	ldr	r0, [fp, #-4]
   38a7c:	mov	sp, fp
   38a80:	pop	{fp, pc}
   38a84:	svcvc	0x00ffffff
   38a88:	push	{fp, lr}
   38a8c:	mov	fp, sp
   38a90:	sub	sp, sp, #16
   38a94:	str	r0, [sp, #8]
   38a98:	ldr	r0, [sp, #8]
   38a9c:	cmp	r0, #0
   38aa0:	bne	38aac <ftello64@plt+0x271e4>
   38aa4:	movw	r0, #1
   38aa8:	str	r0, [sp, #8]
   38aac:	ldr	r0, [pc, #64]	; 38af4 <ftello64@plt+0x2722c>
   38ab0:	ldr	r1, [sp, #8]
   38ab4:	cmp	r0, r1
   38ab8:	bcs	38ad4 <ftello64@plt+0x2720c>
   38abc:	bl	11760 <__errno_location@plt>
   38ac0:	movw	lr, #12
   38ac4:	str	lr, [r0]
   38ac8:	movw	r0, #0
   38acc:	str	r0, [fp, #-4]
   38ad0:	b	38ae8 <ftello64@plt+0x27220>
   38ad4:	ldr	r0, [sp, #8]
   38ad8:	bl	116b8 <malloc@plt>
   38adc:	str	r0, [sp, #4]
   38ae0:	ldr	r0, [sp, #4]
   38ae4:	str	r0, [fp, #-4]
   38ae8:	ldr	r0, [fp, #-4]
   38aec:	mov	sp, fp
   38af0:	pop	{fp, pc}
   38af4:	svcvc	0x00ffffff
   38af8:	push	{fp, lr}
   38afc:	mov	fp, sp
   38b00:	sub	sp, sp, #16
   38b04:	str	r0, [sp, #8]
   38b08:	str	r1, [sp, #4]
   38b0c:	ldr	r0, [sp, #8]
   38b10:	movw	r1, #0
   38b14:	cmp	r0, r1
   38b18:	bne	38b2c <ftello64@plt+0x27264>
   38b1c:	ldr	r0, [sp, #4]
   38b20:	bl	38a88 <ftello64@plt+0x271c0>
   38b24:	str	r0, [fp, #-4]
   38b28:	b	38b8c <ftello64@plt+0x272c4>
   38b2c:	ldr	r0, [sp, #4]
   38b30:	cmp	r0, #0
   38b34:	bne	38b4c <ftello64@plt+0x27284>
   38b38:	ldr	r0, [sp, #8]
   38b3c:	bl	17178 <ftello64@plt+0x58b0>
   38b40:	movw	r0, #0
   38b44:	str	r0, [fp, #-4]
   38b48:	b	38b8c <ftello64@plt+0x272c4>
   38b4c:	ldr	r0, [pc, #68]	; 38b98 <ftello64@plt+0x272d0>
   38b50:	ldr	r1, [sp, #4]
   38b54:	cmp	r0, r1
   38b58:	bcs	38b74 <ftello64@plt+0x272ac>
   38b5c:	bl	11760 <__errno_location@plt>
   38b60:	movw	lr, #12
   38b64:	str	lr, [r0]
   38b68:	movw	r0, #0
   38b6c:	str	r0, [fp, #-4]
   38b70:	b	38b8c <ftello64@plt+0x272c4>
   38b74:	ldr	r0, [sp, #8]
   38b78:	ldr	r1, [sp, #4]
   38b7c:	bl	1161c <realloc@plt>
   38b80:	str	r0, [sp]
   38b84:	ldr	r0, [sp]
   38b88:	str	r0, [fp, #-4]
   38b8c:	ldr	r0, [fp, #-4]
   38b90:	mov	sp, fp
   38b94:	pop	{fp, pc}
   38b98:	svcvc	0x00ffffff
   38b9c:	push	{fp, lr}
   38ba0:	mov	fp, sp
   38ba4:	sub	sp, sp, #24
   38ba8:	str	r0, [fp, #-8]
   38bac:	str	r1, [sp, #12]
   38bb0:	ldr	r0, [fp, #-8]
   38bb4:	str	r0, [sp, #8]
   38bb8:	ldr	r0, [sp, #12]
   38bbc:	str	r0, [sp, #4]
   38bc0:	ldr	r0, [sp, #8]
   38bc4:	ldr	r1, [sp, #4]
   38bc8:	cmp	r0, r1
   38bcc:	bne	38bdc <ftello64@plt+0x27314>
   38bd0:	movw	r0, #0
   38bd4:	str	r0, [fp, #-4]
   38bd8:	b	38c48 <ftello64@plt+0x27380>
   38bdc:	b	38be0 <ftello64@plt+0x27318>
   38be0:	ldr	r0, [sp, #8]
   38be4:	ldrb	r0, [r0]
   38be8:	bl	3df90 <ftello64@plt+0x2c6c8>
   38bec:	strb	r0, [sp, #3]
   38bf0:	ldr	r0, [sp, #4]
   38bf4:	ldrb	r0, [r0]
   38bf8:	bl	3df90 <ftello64@plt+0x2c6c8>
   38bfc:	strb	r0, [sp, #2]
   38c00:	ldrb	r0, [sp, #3]
   38c04:	cmp	r0, #0
   38c08:	bne	38c10 <ftello64@plt+0x27348>
   38c0c:	b	38c38 <ftello64@plt+0x27370>
   38c10:	ldr	r0, [sp, #8]
   38c14:	add	r0, r0, #1
   38c18:	str	r0, [sp, #8]
   38c1c:	ldr	r0, [sp, #4]
   38c20:	add	r0, r0, #1
   38c24:	str	r0, [sp, #4]
   38c28:	ldrb	r0, [sp, #3]
   38c2c:	ldrb	r1, [sp, #2]
   38c30:	cmp	r0, r1
   38c34:	beq	38be0 <ftello64@plt+0x27318>
   38c38:	ldrb	r0, [sp, #3]
   38c3c:	ldrb	r1, [sp, #2]
   38c40:	sub	r0, r0, r1
   38c44:	str	r0, [fp, #-4]
   38c48:	ldr	r0, [fp, #-4]
   38c4c:	mov	sp, fp
   38c50:	pop	{fp, pc}
   38c54:	push	{fp, lr}
   38c58:	mov	fp, sp
   38c5c:	sub	sp, sp, #16
   38c60:	str	r0, [sp, #8]
   38c64:	ldr	r0, [sp, #8]
   38c68:	bl	1167c <__fpending@plt>
   38c6c:	cmp	r0, #0
   38c70:	movw	r0, #0
   38c74:	movne	r0, #1
   38c78:	and	r0, r0, #1
   38c7c:	strb	r0, [sp, #7]
   38c80:	ldr	r0, [sp, #8]
   38c84:	bl	11688 <ferror_unlocked@plt>
   38c88:	cmp	r0, #0
   38c8c:	movw	r0, #0
   38c90:	movne	r0, #1
   38c94:	and	r0, r0, #1
   38c98:	strb	r0, [sp, #6]
   38c9c:	ldr	r0, [sp, #8]
   38ca0:	bl	3a1ac <ftello64@plt+0x288e4>
   38ca4:	cmp	r0, #0
   38ca8:	movw	r0, #0
   38cac:	movne	r0, #1
   38cb0:	and	r0, r0, #1
   38cb4:	strb	r0, [sp, #5]
   38cb8:	ldrb	r0, [sp, #6]
   38cbc:	tst	r0, #1
   38cc0:	bne	38cec <ftello64@plt+0x27424>
   38cc4:	ldrb	r0, [sp, #5]
   38cc8:	tst	r0, #1
   38ccc:	beq	38d10 <ftello64@plt+0x27448>
   38cd0:	ldrb	r0, [sp, #7]
   38cd4:	tst	r0, #1
   38cd8:	bne	38cec <ftello64@plt+0x27424>
   38cdc:	bl	11760 <__errno_location@plt>
   38ce0:	ldr	r0, [r0]
   38ce4:	cmp	r0, #9
   38ce8:	beq	38d10 <ftello64@plt+0x27448>
   38cec:	ldrb	r0, [sp, #5]
   38cf0:	tst	r0, #1
   38cf4:	bne	38d04 <ftello64@plt+0x2743c>
   38cf8:	bl	11760 <__errno_location@plt>
   38cfc:	movw	lr, #0
   38d00:	str	lr, [r0]
   38d04:	mvn	r0, #0
   38d08:	str	r0, [fp, #-4]
   38d0c:	b	38d18 <ftello64@plt+0x27450>
   38d10:	movw	r0, #0
   38d14:	str	r0, [fp, #-4]
   38d18:	ldr	r0, [fp, #-4]
   38d1c:	mov	sp, fp
   38d20:	pop	{fp, pc}
   38d24:	push	{fp, lr}
   38d28:	mov	fp, sp
   38d2c:	sub	sp, sp, #184	; 0xb8
   38d30:	str	r0, [fp, #-8]
   38d34:	str	r1, [fp, #-12]
   38d38:	str	r2, [fp, #-16]
   38d3c:	str	r3, [fp, #-20]	; 0xffffffec
   38d40:	ldr	r0, [fp, #-12]
   38d44:	ldr	r1, [fp, #-8]
   38d48:	ldr	r1, [r1, #4]
   38d4c:	cmp	r0, r1
   38d50:	bhi	38d70 <ftello64@plt+0x274a8>
   38d54:	ldr	r0, [fp, #-12]
   38d58:	ldr	r1, [fp, #-8]
   38d5c:	str	r0, [r1]
   38d60:	movw	r0, #1
   38d64:	and	r0, r0, #1
   38d68:	strb	r0, [fp, #-1]
   38d6c:	b	3a190 <ftello64@plt+0x288c8>
   38d70:	b	39128 <ftello64@plt+0x27860>
   38d74:	b	38f48 <ftello64@plt+0x27680>
   38d78:	ldr	r0, [fp, #-20]	; 0xffffffec
   38d7c:	cmp	r0, #0
   38d80:	bcs	38e84 <ftello64@plt+0x275bc>
   38d84:	ldr	r0, [fp, #-12]
   38d88:	cmp	r0, #0
   38d8c:	bcs	38e14 <ftello64@plt+0x2754c>
   38d90:	b	38db0 <ftello64@plt+0x274e8>
   38d94:	ldr	r0, [fp, #-12]
   38d98:	ldr	r1, [fp, #-20]	; 0xffffffec
   38d9c:	movw	r2, #127	; 0x7f
   38da0:	udiv	r1, r2, r1
   38da4:	cmp	r0, r1
   38da8:	bcc	38f18 <ftello64@plt+0x27650>
   38dac:	b	38f30 <ftello64@plt+0x27668>
   38db0:	b	38dc4 <ftello64@plt+0x274fc>
   38db4:	ldr	r0, [fp, #-20]	; 0xffffffec
   38db8:	cmp	r0, #1
   38dbc:	bcc	38dd4 <ftello64@plt+0x2750c>
   38dc0:	b	38de0 <ftello64@plt+0x27518>
   38dc4:	ldr	r0, [fp, #-20]	; 0xffffffec
   38dc8:	movw	r1, #0
   38dcc:	cmp	r1, r0
   38dd0:	bcs	38de0 <ftello64@plt+0x27518>
   38dd4:	movw	r0, #0
   38dd8:	str	r0, [fp, #-32]	; 0xffffffe0
   38ddc:	b	38df8 <ftello64@plt+0x27530>
   38de0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38de4:	movw	r1, #0
   38de8:	sub	r0, r1, r0
   38dec:	movw	r1, #127	; 0x7f
   38df0:	udiv	r0, r1, r0
   38df4:	str	r0, [fp, #-32]	; 0xffffffe0
   38df8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   38dfc:	ldr	r1, [fp, #-12]
   38e00:	mvn	r2, #0
   38e04:	sub	r1, r2, r1
   38e08:	cmp	r0, r1
   38e0c:	bls	38f18 <ftello64@plt+0x27650>
   38e10:	b	38f30 <ftello64@plt+0x27668>
   38e14:	ldr	r0, [fp, #-20]	; 0xffffffec
   38e18:	cmn	r0, #1
   38e1c:	bne	38e68 <ftello64@plt+0x275a0>
   38e20:	b	38e40 <ftello64@plt+0x27578>
   38e24:	ldr	r0, [fp, #-12]
   38e28:	mvn	r1, #127	; 0x7f
   38e2c:	add	r0, r0, r1
   38e30:	movw	r1, #0
   38e34:	cmp	r1, r0
   38e38:	bcc	38f18 <ftello64@plt+0x27650>
   38e3c:	b	38f30 <ftello64@plt+0x27668>
   38e40:	ldr	r0, [fp, #-12]
   38e44:	movw	r1, #0
   38e48:	cmp	r1, r0
   38e4c:	bcs	38f30 <ftello64@plt+0x27668>
   38e50:	ldr	r0, [fp, #-12]
   38e54:	sub	r0, r0, #1
   38e58:	movw	r1, #127	; 0x7f
   38e5c:	cmp	r1, r0
   38e60:	bcc	38f18 <ftello64@plt+0x27650>
   38e64:	b	38f30 <ftello64@plt+0x27668>
   38e68:	ldr	r0, [fp, #-20]	; 0xffffffec
   38e6c:	mvn	r1, #127	; 0x7f
   38e70:	udiv	r0, r1, r0
   38e74:	ldr	r1, [fp, #-12]
   38e78:	cmp	r0, r1
   38e7c:	bcc	38f18 <ftello64@plt+0x27650>
   38e80:	b	38f30 <ftello64@plt+0x27668>
   38e84:	ldr	r0, [fp, #-20]	; 0xffffffec
   38e88:	cmp	r0, #0
   38e8c:	bne	38e94 <ftello64@plt+0x275cc>
   38e90:	b	38f30 <ftello64@plt+0x27668>
   38e94:	ldr	r0, [fp, #-12]
   38e98:	cmp	r0, #0
   38e9c:	bcs	38f00 <ftello64@plt+0x27638>
   38ea0:	ldr	r0, [fp, #-12]
   38ea4:	cmn	r0, #1
   38ea8:	bne	38ee4 <ftello64@plt+0x2761c>
   38eac:	b	38ecc <ftello64@plt+0x27604>
   38eb0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38eb4:	mvn	r1, #127	; 0x7f
   38eb8:	add	r0, r0, r1
   38ebc:	movw	r1, #0
   38ec0:	cmp	r1, r0
   38ec4:	bcc	38f18 <ftello64@plt+0x27650>
   38ec8:	b	38f30 <ftello64@plt+0x27668>
   38ecc:	ldr	r0, [fp, #-20]	; 0xffffffec
   38ed0:	sub	r0, r0, #1
   38ed4:	movw	r1, #127	; 0x7f
   38ed8:	cmp	r1, r0
   38edc:	bcc	38f18 <ftello64@plt+0x27650>
   38ee0:	b	38f30 <ftello64@plt+0x27668>
   38ee4:	ldr	r0, [fp, #-12]
   38ee8:	mvn	r1, #127	; 0x7f
   38eec:	udiv	r0, r1, r0
   38ef0:	ldr	r1, [fp, #-20]	; 0xffffffec
   38ef4:	cmp	r0, r1
   38ef8:	bcc	38f18 <ftello64@plt+0x27650>
   38efc:	b	38f30 <ftello64@plt+0x27668>
   38f00:	ldr	r0, [fp, #-20]	; 0xffffffec
   38f04:	movw	r1, #127	; 0x7f
   38f08:	udiv	r0, r1, r0
   38f0c:	ldr	r1, [fp, #-12]
   38f10:	cmp	r0, r1
   38f14:	bcs	38f30 <ftello64@plt+0x27668>
   38f18:	ldr	r0, [fp, #-12]
   38f1c:	ldr	r1, [fp, #-20]	; 0xffffffec
   38f20:	mul	r0, r0, r1
   38f24:	sxtb	r0, r0
   38f28:	str	r0, [fp, #-24]	; 0xffffffe8
   38f2c:	b	3a0a8 <ftello64@plt+0x287e0>
   38f30:	ldr	r0, [fp, #-12]
   38f34:	ldr	r1, [fp, #-20]	; 0xffffffec
   38f38:	mul	r0, r0, r1
   38f3c:	sxtb	r0, r0
   38f40:	str	r0, [fp, #-24]	; 0xffffffe8
   38f44:	b	3a0c4 <ftello64@plt+0x287fc>
   38f48:	ldr	r0, [fp, #-20]	; 0xffffffec
   38f4c:	cmp	r0, #0
   38f50:	bcs	3905c <ftello64@plt+0x27794>
   38f54:	ldr	r0, [fp, #-12]
   38f58:	cmp	r0, #0
   38f5c:	bcs	38fe4 <ftello64@plt+0x2771c>
   38f60:	b	38f80 <ftello64@plt+0x276b8>
   38f64:	ldr	r0, [fp, #-12]
   38f68:	ldr	r1, [fp, #-20]	; 0xffffffec
   38f6c:	movw	r2, #255	; 0xff
   38f70:	udiv	r1, r2, r1
   38f74:	cmp	r0, r1
   38f78:	bcc	390f8 <ftello64@plt+0x27830>
   38f7c:	b	39110 <ftello64@plt+0x27848>
   38f80:	b	38f94 <ftello64@plt+0x276cc>
   38f84:	ldr	r0, [fp, #-20]	; 0xffffffec
   38f88:	cmp	r0, #1
   38f8c:	bcc	38fa4 <ftello64@plt+0x276dc>
   38f90:	b	38fb0 <ftello64@plt+0x276e8>
   38f94:	ldr	r0, [fp, #-20]	; 0xffffffec
   38f98:	movw	r1, #0
   38f9c:	cmp	r1, r0
   38fa0:	bcs	38fb0 <ftello64@plt+0x276e8>
   38fa4:	movw	r0, #0
   38fa8:	str	r0, [fp, #-36]	; 0xffffffdc
   38fac:	b	38fc8 <ftello64@plt+0x27700>
   38fb0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38fb4:	movw	r1, #0
   38fb8:	sub	r0, r1, r0
   38fbc:	movw	r1, #255	; 0xff
   38fc0:	udiv	r0, r1, r0
   38fc4:	str	r0, [fp, #-36]	; 0xffffffdc
   38fc8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   38fcc:	ldr	r1, [fp, #-12]
   38fd0:	mvn	r2, #0
   38fd4:	sub	r1, r2, r1
   38fd8:	cmp	r0, r1
   38fdc:	bls	390f8 <ftello64@plt+0x27830>
   38fe0:	b	39110 <ftello64@plt+0x27848>
   38fe4:	b	38fec <ftello64@plt+0x27724>
   38fe8:	b	38ff0 <ftello64@plt+0x27728>
   38fec:	b	39040 <ftello64@plt+0x27778>
   38ff0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38ff4:	cmn	r0, #1
   38ff8:	bne	39040 <ftello64@plt+0x27778>
   38ffc:	b	39018 <ftello64@plt+0x27750>
   39000:	ldr	r0, [fp, #-12]
   39004:	add	r0, r0, #0
   39008:	movw	r1, #0
   3900c:	cmp	r1, r0
   39010:	bcc	390f8 <ftello64@plt+0x27830>
   39014:	b	39110 <ftello64@plt+0x27848>
   39018:	ldr	r0, [fp, #-12]
   3901c:	movw	r1, #0
   39020:	cmp	r1, r0
   39024:	bcs	39110 <ftello64@plt+0x27848>
   39028:	ldr	r0, [fp, #-12]
   3902c:	sub	r0, r0, #1
   39030:	mvn	r1, #0
   39034:	cmp	r1, r0
   39038:	bcc	390f8 <ftello64@plt+0x27830>
   3903c:	b	39110 <ftello64@plt+0x27848>
   39040:	ldr	r0, [fp, #-20]	; 0xffffffec
   39044:	movw	r1, #0
   39048:	udiv	r0, r1, r0
   3904c:	ldr	r1, [fp, #-12]
   39050:	cmp	r0, r1
   39054:	bcc	390f8 <ftello64@plt+0x27830>
   39058:	b	39110 <ftello64@plt+0x27848>
   3905c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39060:	cmp	r0, #0
   39064:	bne	3906c <ftello64@plt+0x277a4>
   39068:	b	39110 <ftello64@plt+0x27848>
   3906c:	ldr	r0, [fp, #-12]
   39070:	cmp	r0, #0
   39074:	bcs	390e0 <ftello64@plt+0x27818>
   39078:	b	39080 <ftello64@plt+0x277b8>
   3907c:	b	39084 <ftello64@plt+0x277bc>
   39080:	b	390c4 <ftello64@plt+0x277fc>
   39084:	ldr	r0, [fp, #-12]
   39088:	cmn	r0, #1
   3908c:	bne	390c4 <ftello64@plt+0x277fc>
   39090:	b	390ac <ftello64@plt+0x277e4>
   39094:	ldr	r0, [fp, #-20]	; 0xffffffec
   39098:	add	r0, r0, #0
   3909c:	movw	r1, #0
   390a0:	cmp	r1, r0
   390a4:	bcc	390f8 <ftello64@plt+0x27830>
   390a8:	b	39110 <ftello64@plt+0x27848>
   390ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   390b0:	sub	r0, r0, #1
   390b4:	mvn	r1, #0
   390b8:	cmp	r1, r0
   390bc:	bcc	390f8 <ftello64@plt+0x27830>
   390c0:	b	39110 <ftello64@plt+0x27848>
   390c4:	ldr	r0, [fp, #-12]
   390c8:	movw	r1, #0
   390cc:	udiv	r0, r1, r0
   390d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   390d4:	cmp	r0, r1
   390d8:	bcc	390f8 <ftello64@plt+0x27830>
   390dc:	b	39110 <ftello64@plt+0x27848>
   390e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   390e4:	movw	r1, #255	; 0xff
   390e8:	udiv	r0, r1, r0
   390ec:	ldr	r1, [fp, #-12]
   390f0:	cmp	r0, r1
   390f4:	bcs	39110 <ftello64@plt+0x27848>
   390f8:	ldr	r0, [fp, #-12]
   390fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   39100:	mul	r0, r0, r1
   39104:	and	r0, r0, #255	; 0xff
   39108:	str	r0, [fp, #-24]	; 0xffffffe8
   3910c:	b	3a0a8 <ftello64@plt+0x287e0>
   39110:	ldr	r0, [fp, #-12]
   39114:	ldr	r1, [fp, #-20]	; 0xffffffec
   39118:	mul	r0, r0, r1
   3911c:	and	r0, r0, #255	; 0xff
   39120:	str	r0, [fp, #-24]	; 0xffffffe8
   39124:	b	3a0c4 <ftello64@plt+0x287fc>
   39128:	b	394e0 <ftello64@plt+0x27c18>
   3912c:	b	39300 <ftello64@plt+0x27a38>
   39130:	ldr	r0, [fp, #-20]	; 0xffffffec
   39134:	cmp	r0, #0
   39138:	bcs	3923c <ftello64@plt+0x27974>
   3913c:	ldr	r0, [fp, #-12]
   39140:	cmp	r0, #0
   39144:	bcs	391cc <ftello64@plt+0x27904>
   39148:	b	39168 <ftello64@plt+0x278a0>
   3914c:	ldr	r0, [fp, #-12]
   39150:	ldr	r1, [fp, #-20]	; 0xffffffec
   39154:	movw	r2, #32767	; 0x7fff
   39158:	udiv	r1, r2, r1
   3915c:	cmp	r0, r1
   39160:	bcc	392d0 <ftello64@plt+0x27a08>
   39164:	b	392e8 <ftello64@plt+0x27a20>
   39168:	b	3917c <ftello64@plt+0x278b4>
   3916c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39170:	cmp	r0, #1
   39174:	bcc	3918c <ftello64@plt+0x278c4>
   39178:	b	39198 <ftello64@plt+0x278d0>
   3917c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39180:	movw	r1, #0
   39184:	cmp	r1, r0
   39188:	bcs	39198 <ftello64@plt+0x278d0>
   3918c:	movw	r0, #0
   39190:	str	r0, [fp, #-40]	; 0xffffffd8
   39194:	b	391b0 <ftello64@plt+0x278e8>
   39198:	ldr	r0, [fp, #-20]	; 0xffffffec
   3919c:	movw	r1, #0
   391a0:	sub	r0, r1, r0
   391a4:	movw	r1, #32767	; 0x7fff
   391a8:	udiv	r0, r1, r0
   391ac:	str	r0, [fp, #-40]	; 0xffffffd8
   391b0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   391b4:	ldr	r1, [fp, #-12]
   391b8:	mvn	r2, #0
   391bc:	sub	r1, r2, r1
   391c0:	cmp	r0, r1
   391c4:	bls	392d0 <ftello64@plt+0x27a08>
   391c8:	b	392e8 <ftello64@plt+0x27a20>
   391cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   391d0:	cmn	r0, #1
   391d4:	bne	39220 <ftello64@plt+0x27958>
   391d8:	b	391f8 <ftello64@plt+0x27930>
   391dc:	ldr	r0, [pc, #4036]	; 3a1a8 <ftello64@plt+0x288e0>
   391e0:	ldr	r1, [fp, #-12]
   391e4:	add	r0, r1, r0
   391e8:	movw	r1, #0
   391ec:	cmp	r1, r0
   391f0:	bcc	392d0 <ftello64@plt+0x27a08>
   391f4:	b	392e8 <ftello64@plt+0x27a20>
   391f8:	ldr	r0, [fp, #-12]
   391fc:	movw	r1, #0
   39200:	cmp	r1, r0
   39204:	bcs	392e8 <ftello64@plt+0x27a20>
   39208:	ldr	r0, [fp, #-12]
   3920c:	sub	r0, r0, #1
   39210:	movw	r1, #32767	; 0x7fff
   39214:	cmp	r1, r0
   39218:	bcc	392d0 <ftello64@plt+0x27a08>
   3921c:	b	392e8 <ftello64@plt+0x27a20>
   39220:	ldr	r0, [pc, #3968]	; 3a1a8 <ftello64@plt+0x288e0>
   39224:	ldr	r1, [fp, #-20]	; 0xffffffec
   39228:	udiv	r0, r0, r1
   3922c:	ldr	r1, [fp, #-12]
   39230:	cmp	r0, r1
   39234:	bcc	392d0 <ftello64@plt+0x27a08>
   39238:	b	392e8 <ftello64@plt+0x27a20>
   3923c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39240:	cmp	r0, #0
   39244:	bne	3924c <ftello64@plt+0x27984>
   39248:	b	392e8 <ftello64@plt+0x27a20>
   3924c:	ldr	r0, [fp, #-12]
   39250:	cmp	r0, #0
   39254:	bcs	392b8 <ftello64@plt+0x279f0>
   39258:	ldr	r0, [fp, #-12]
   3925c:	cmn	r0, #1
   39260:	bne	3929c <ftello64@plt+0x279d4>
   39264:	b	39284 <ftello64@plt+0x279bc>
   39268:	ldr	r0, [pc, #3896]	; 3a1a8 <ftello64@plt+0x288e0>
   3926c:	ldr	r1, [fp, #-20]	; 0xffffffec
   39270:	add	r0, r1, r0
   39274:	movw	r1, #0
   39278:	cmp	r1, r0
   3927c:	bcc	392d0 <ftello64@plt+0x27a08>
   39280:	b	392e8 <ftello64@plt+0x27a20>
   39284:	ldr	r0, [fp, #-20]	; 0xffffffec
   39288:	sub	r0, r0, #1
   3928c:	movw	r1, #32767	; 0x7fff
   39290:	cmp	r1, r0
   39294:	bcc	392d0 <ftello64@plt+0x27a08>
   39298:	b	392e8 <ftello64@plt+0x27a20>
   3929c:	ldr	r0, [pc, #3844]	; 3a1a8 <ftello64@plt+0x288e0>
   392a0:	ldr	r1, [fp, #-12]
   392a4:	udiv	r0, r0, r1
   392a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   392ac:	cmp	r0, r1
   392b0:	bcc	392d0 <ftello64@plt+0x27a08>
   392b4:	b	392e8 <ftello64@plt+0x27a20>
   392b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   392bc:	movw	r1, #32767	; 0x7fff
   392c0:	udiv	r0, r1, r0
   392c4:	ldr	r1, [fp, #-12]
   392c8:	cmp	r0, r1
   392cc:	bcs	392e8 <ftello64@plt+0x27a20>
   392d0:	ldr	r0, [fp, #-12]
   392d4:	ldr	r1, [fp, #-20]	; 0xffffffec
   392d8:	mul	r0, r0, r1
   392dc:	sxth	r0, r0
   392e0:	str	r0, [fp, #-24]	; 0xffffffe8
   392e4:	b	3a0a8 <ftello64@plt+0x287e0>
   392e8:	ldr	r0, [fp, #-12]
   392ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   392f0:	mul	r0, r0, r1
   392f4:	sxth	r0, r0
   392f8:	str	r0, [fp, #-24]	; 0xffffffe8
   392fc:	b	3a0c4 <ftello64@plt+0x287fc>
   39300:	ldr	r0, [fp, #-20]	; 0xffffffec
   39304:	cmp	r0, #0
   39308:	bcs	39414 <ftello64@plt+0x27b4c>
   3930c:	ldr	r0, [fp, #-12]
   39310:	cmp	r0, #0
   39314:	bcs	3939c <ftello64@plt+0x27ad4>
   39318:	b	39338 <ftello64@plt+0x27a70>
   3931c:	ldr	r0, [fp, #-12]
   39320:	ldr	r1, [fp, #-20]	; 0xffffffec
   39324:	movw	r2, #65535	; 0xffff
   39328:	udiv	r1, r2, r1
   3932c:	cmp	r0, r1
   39330:	bcc	394b0 <ftello64@plt+0x27be8>
   39334:	b	394c8 <ftello64@plt+0x27c00>
   39338:	b	3934c <ftello64@plt+0x27a84>
   3933c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39340:	cmp	r0, #1
   39344:	bcc	3935c <ftello64@plt+0x27a94>
   39348:	b	39368 <ftello64@plt+0x27aa0>
   3934c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39350:	movw	r1, #0
   39354:	cmp	r1, r0
   39358:	bcs	39368 <ftello64@plt+0x27aa0>
   3935c:	movw	r0, #0
   39360:	str	r0, [fp, #-44]	; 0xffffffd4
   39364:	b	39380 <ftello64@plt+0x27ab8>
   39368:	ldr	r0, [fp, #-20]	; 0xffffffec
   3936c:	movw	r1, #0
   39370:	sub	r0, r1, r0
   39374:	movw	r1, #65535	; 0xffff
   39378:	udiv	r0, r1, r0
   3937c:	str	r0, [fp, #-44]	; 0xffffffd4
   39380:	ldr	r0, [fp, #-44]	; 0xffffffd4
   39384:	ldr	r1, [fp, #-12]
   39388:	mvn	r2, #0
   3938c:	sub	r1, r2, r1
   39390:	cmp	r0, r1
   39394:	bls	394b0 <ftello64@plt+0x27be8>
   39398:	b	394c8 <ftello64@plt+0x27c00>
   3939c:	b	393a4 <ftello64@plt+0x27adc>
   393a0:	b	393a8 <ftello64@plt+0x27ae0>
   393a4:	b	393f8 <ftello64@plt+0x27b30>
   393a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   393ac:	cmn	r0, #1
   393b0:	bne	393f8 <ftello64@plt+0x27b30>
   393b4:	b	393d0 <ftello64@plt+0x27b08>
   393b8:	ldr	r0, [fp, #-12]
   393bc:	add	r0, r0, #0
   393c0:	movw	r1, #0
   393c4:	cmp	r1, r0
   393c8:	bcc	394b0 <ftello64@plt+0x27be8>
   393cc:	b	394c8 <ftello64@plt+0x27c00>
   393d0:	ldr	r0, [fp, #-12]
   393d4:	movw	r1, #0
   393d8:	cmp	r1, r0
   393dc:	bcs	394c8 <ftello64@plt+0x27c00>
   393e0:	ldr	r0, [fp, #-12]
   393e4:	sub	r0, r0, #1
   393e8:	mvn	r1, #0
   393ec:	cmp	r1, r0
   393f0:	bcc	394b0 <ftello64@plt+0x27be8>
   393f4:	b	394c8 <ftello64@plt+0x27c00>
   393f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   393fc:	movw	r1, #0
   39400:	udiv	r0, r1, r0
   39404:	ldr	r1, [fp, #-12]
   39408:	cmp	r0, r1
   3940c:	bcc	394b0 <ftello64@plt+0x27be8>
   39410:	b	394c8 <ftello64@plt+0x27c00>
   39414:	ldr	r0, [fp, #-20]	; 0xffffffec
   39418:	cmp	r0, #0
   3941c:	bne	39424 <ftello64@plt+0x27b5c>
   39420:	b	394c8 <ftello64@plt+0x27c00>
   39424:	ldr	r0, [fp, #-12]
   39428:	cmp	r0, #0
   3942c:	bcs	39498 <ftello64@plt+0x27bd0>
   39430:	b	39438 <ftello64@plt+0x27b70>
   39434:	b	3943c <ftello64@plt+0x27b74>
   39438:	b	3947c <ftello64@plt+0x27bb4>
   3943c:	ldr	r0, [fp, #-12]
   39440:	cmn	r0, #1
   39444:	bne	3947c <ftello64@plt+0x27bb4>
   39448:	b	39464 <ftello64@plt+0x27b9c>
   3944c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39450:	add	r0, r0, #0
   39454:	movw	r1, #0
   39458:	cmp	r1, r0
   3945c:	bcc	394b0 <ftello64@plt+0x27be8>
   39460:	b	394c8 <ftello64@plt+0x27c00>
   39464:	ldr	r0, [fp, #-20]	; 0xffffffec
   39468:	sub	r0, r0, #1
   3946c:	mvn	r1, #0
   39470:	cmp	r1, r0
   39474:	bcc	394b0 <ftello64@plt+0x27be8>
   39478:	b	394c8 <ftello64@plt+0x27c00>
   3947c:	ldr	r0, [fp, #-12]
   39480:	movw	r1, #0
   39484:	udiv	r0, r1, r0
   39488:	ldr	r1, [fp, #-20]	; 0xffffffec
   3948c:	cmp	r0, r1
   39490:	bcc	394b0 <ftello64@plt+0x27be8>
   39494:	b	394c8 <ftello64@plt+0x27c00>
   39498:	ldr	r0, [fp, #-20]	; 0xffffffec
   3949c:	movw	r1, #65535	; 0xffff
   394a0:	udiv	r0, r1, r0
   394a4:	ldr	r1, [fp, #-12]
   394a8:	cmp	r0, r1
   394ac:	bcs	394c8 <ftello64@plt+0x27c00>
   394b0:	ldr	r0, [fp, #-12]
   394b4:	ldr	r1, [fp, #-20]	; 0xffffffec
   394b8:	mul	r0, r0, r1
   394bc:	uxth	r0, r0
   394c0:	str	r0, [fp, #-24]	; 0xffffffe8
   394c4:	b	3a0a8 <ftello64@plt+0x287e0>
   394c8:	ldr	r0, [fp, #-12]
   394cc:	ldr	r1, [fp, #-20]	; 0xffffffec
   394d0:	mul	r0, r0, r1
   394d4:	uxth	r0, r0
   394d8:	str	r0, [fp, #-24]	; 0xffffffe8
   394dc:	b	3a0c4 <ftello64@plt+0x287fc>
   394e0:	b	394e4 <ftello64@plt+0x27c1c>
   394e4:	b	396a8 <ftello64@plt+0x27de0>
   394e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   394ec:	cmp	r0, #0
   394f0:	bcs	395f0 <ftello64@plt+0x27d28>
   394f4:	ldr	r0, [fp, #-12]
   394f8:	cmp	r0, #0
   394fc:	bcs	39584 <ftello64@plt+0x27cbc>
   39500:	b	39520 <ftello64@plt+0x27c58>
   39504:	ldr	r0, [pc, #3220]	; 3a1a0 <ftello64@plt+0x288d8>
   39508:	ldr	r1, [fp, #-12]
   3950c:	ldr	r2, [fp, #-20]	; 0xffffffec
   39510:	udiv	r0, r0, r2
   39514:	cmp	r1, r0
   39518:	bcc	39680 <ftello64@plt+0x27db8>
   3951c:	b	39694 <ftello64@plt+0x27dcc>
   39520:	b	39534 <ftello64@plt+0x27c6c>
   39524:	ldr	r0, [fp, #-20]	; 0xffffffec
   39528:	cmp	r0, #1
   3952c:	bcc	39544 <ftello64@plt+0x27c7c>
   39530:	b	39550 <ftello64@plt+0x27c88>
   39534:	ldr	r0, [fp, #-20]	; 0xffffffec
   39538:	movw	r1, #0
   3953c:	cmp	r1, r0
   39540:	bcs	39550 <ftello64@plt+0x27c88>
   39544:	movw	r0, #0
   39548:	str	r0, [fp, #-48]	; 0xffffffd0
   3954c:	b	39568 <ftello64@plt+0x27ca0>
   39550:	ldr	r0, [pc, #3144]	; 3a1a0 <ftello64@plt+0x288d8>
   39554:	ldr	r1, [fp, #-20]	; 0xffffffec
   39558:	movw	r2, #0
   3955c:	sub	r1, r2, r1
   39560:	udiv	r0, r0, r1
   39564:	str	r0, [fp, #-48]	; 0xffffffd0
   39568:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3956c:	ldr	r1, [fp, #-12]
   39570:	mvn	r2, #0
   39574:	sub	r1, r2, r1
   39578:	cmp	r0, r1
   3957c:	bls	39680 <ftello64@plt+0x27db8>
   39580:	b	39694 <ftello64@plt+0x27dcc>
   39584:	ldr	r0, [fp, #-20]	; 0xffffffec
   39588:	cmn	r0, #1
   3958c:	bne	395d4 <ftello64@plt+0x27d0c>
   39590:	b	395ac <ftello64@plt+0x27ce4>
   39594:	ldr	r0, [fp, #-12]
   39598:	add	r0, r0, #-2147483648	; 0x80000000
   3959c:	movw	r1, #0
   395a0:	cmp	r1, r0
   395a4:	bcc	39680 <ftello64@plt+0x27db8>
   395a8:	b	39694 <ftello64@plt+0x27dcc>
   395ac:	ldr	r0, [fp, #-12]
   395b0:	movw	r1, #0
   395b4:	cmp	r1, r0
   395b8:	bcs	39694 <ftello64@plt+0x27dcc>
   395bc:	ldr	r0, [pc, #3036]	; 3a1a0 <ftello64@plt+0x288d8>
   395c0:	ldr	r1, [fp, #-12]
   395c4:	sub	r1, r1, #1
   395c8:	cmp	r0, r1
   395cc:	bcc	39680 <ftello64@plt+0x27db8>
   395d0:	b	39694 <ftello64@plt+0x27dcc>
   395d4:	ldr	r0, [pc, #3016]	; 3a1a4 <ftello64@plt+0x288dc>
   395d8:	ldr	r1, [fp, #-20]	; 0xffffffec
   395dc:	udiv	r0, r0, r1
   395e0:	ldr	r1, [fp, #-12]
   395e4:	cmp	r0, r1
   395e8:	bcc	39680 <ftello64@plt+0x27db8>
   395ec:	b	39694 <ftello64@plt+0x27dcc>
   395f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   395f4:	cmp	r0, #0
   395f8:	bne	39600 <ftello64@plt+0x27d38>
   395fc:	b	39694 <ftello64@plt+0x27dcc>
   39600:	ldr	r0, [fp, #-12]
   39604:	cmp	r0, #0
   39608:	bcs	39668 <ftello64@plt+0x27da0>
   3960c:	ldr	r0, [fp, #-12]
   39610:	cmn	r0, #1
   39614:	bne	3964c <ftello64@plt+0x27d84>
   39618:	b	39634 <ftello64@plt+0x27d6c>
   3961c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39620:	add	r0, r0, #-2147483648	; 0x80000000
   39624:	movw	r1, #0
   39628:	cmp	r1, r0
   3962c:	bcc	39680 <ftello64@plt+0x27db8>
   39630:	b	39694 <ftello64@plt+0x27dcc>
   39634:	ldr	r0, [pc, #2916]	; 3a1a0 <ftello64@plt+0x288d8>
   39638:	ldr	r1, [fp, #-20]	; 0xffffffec
   3963c:	sub	r1, r1, #1
   39640:	cmp	r0, r1
   39644:	bcc	39680 <ftello64@plt+0x27db8>
   39648:	b	39694 <ftello64@plt+0x27dcc>
   3964c:	ldr	r0, [pc, #2896]	; 3a1a4 <ftello64@plt+0x288dc>
   39650:	ldr	r1, [fp, #-12]
   39654:	udiv	r0, r0, r1
   39658:	ldr	r1, [fp, #-20]	; 0xffffffec
   3965c:	cmp	r0, r1
   39660:	bcc	39680 <ftello64@plt+0x27db8>
   39664:	b	39694 <ftello64@plt+0x27dcc>
   39668:	ldr	r0, [pc, #2864]	; 3a1a0 <ftello64@plt+0x288d8>
   3966c:	ldr	r1, [fp, #-20]	; 0xffffffec
   39670:	udiv	r0, r0, r1
   39674:	ldr	r1, [fp, #-12]
   39678:	cmp	r0, r1
   3967c:	bcs	39694 <ftello64@plt+0x27dcc>
   39680:	ldr	r0, [fp, #-12]
   39684:	ldr	r1, [fp, #-20]	; 0xffffffec
   39688:	mul	r0, r0, r1
   3968c:	str	r0, [fp, #-24]	; 0xffffffe8
   39690:	b	3a0a8 <ftello64@plt+0x287e0>
   39694:	ldr	r0, [fp, #-12]
   39698:	ldr	r1, [fp, #-20]	; 0xffffffec
   3969c:	mul	r0, r0, r1
   396a0:	str	r0, [fp, #-24]	; 0xffffffe8
   396a4:	b	3a0c4 <ftello64@plt+0x287fc>
   396a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   396ac:	cmp	r0, #0
   396b0:	bcs	397bc <ftello64@plt+0x27ef4>
   396b4:	ldr	r0, [fp, #-12]
   396b8:	cmp	r0, #0
   396bc:	bcs	39744 <ftello64@plt+0x27e7c>
   396c0:	b	396e0 <ftello64@plt+0x27e18>
   396c4:	ldr	r0, [fp, #-12]
   396c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   396cc:	mvn	r2, #0
   396d0:	udiv	r1, r2, r1
   396d4:	cmp	r0, r1
   396d8:	bcc	39858 <ftello64@plt+0x27f90>
   396dc:	b	3986c <ftello64@plt+0x27fa4>
   396e0:	b	396f4 <ftello64@plt+0x27e2c>
   396e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   396e8:	cmp	r0, #1
   396ec:	bcc	39704 <ftello64@plt+0x27e3c>
   396f0:	b	39710 <ftello64@plt+0x27e48>
   396f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   396f8:	movw	r1, #0
   396fc:	cmp	r1, r0
   39700:	bcs	39710 <ftello64@plt+0x27e48>
   39704:	movw	r0, #1
   39708:	str	r0, [fp, #-52]	; 0xffffffcc
   3970c:	b	39728 <ftello64@plt+0x27e60>
   39710:	ldr	r0, [fp, #-20]	; 0xffffffec
   39714:	movw	r1, #0
   39718:	sub	r0, r1, r0
   3971c:	mvn	r1, #0
   39720:	udiv	r0, r1, r0
   39724:	str	r0, [fp, #-52]	; 0xffffffcc
   39728:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3972c:	ldr	r1, [fp, #-12]
   39730:	mvn	r2, #0
   39734:	sub	r1, r2, r1
   39738:	cmp	r0, r1
   3973c:	bls	39858 <ftello64@plt+0x27f90>
   39740:	b	3986c <ftello64@plt+0x27fa4>
   39744:	b	3974c <ftello64@plt+0x27e84>
   39748:	b	39750 <ftello64@plt+0x27e88>
   3974c:	b	397a0 <ftello64@plt+0x27ed8>
   39750:	ldr	r0, [fp, #-20]	; 0xffffffec
   39754:	cmn	r0, #1
   39758:	bne	397a0 <ftello64@plt+0x27ed8>
   3975c:	b	39778 <ftello64@plt+0x27eb0>
   39760:	ldr	r0, [fp, #-12]
   39764:	add	r0, r0, #0
   39768:	movw	r1, #0
   3976c:	cmp	r1, r0
   39770:	bcc	39858 <ftello64@plt+0x27f90>
   39774:	b	3986c <ftello64@plt+0x27fa4>
   39778:	ldr	r0, [fp, #-12]
   3977c:	movw	r1, #0
   39780:	cmp	r1, r0
   39784:	bcs	3986c <ftello64@plt+0x27fa4>
   39788:	ldr	r0, [fp, #-12]
   3978c:	sub	r0, r0, #1
   39790:	mvn	r1, #0
   39794:	cmp	r1, r0
   39798:	bcc	39858 <ftello64@plt+0x27f90>
   3979c:	b	3986c <ftello64@plt+0x27fa4>
   397a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   397a4:	movw	r1, #0
   397a8:	udiv	r0, r1, r0
   397ac:	ldr	r1, [fp, #-12]
   397b0:	cmp	r0, r1
   397b4:	bcc	39858 <ftello64@plt+0x27f90>
   397b8:	b	3986c <ftello64@plt+0x27fa4>
   397bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   397c0:	cmp	r0, #0
   397c4:	bne	397cc <ftello64@plt+0x27f04>
   397c8:	b	3986c <ftello64@plt+0x27fa4>
   397cc:	ldr	r0, [fp, #-12]
   397d0:	cmp	r0, #0
   397d4:	bcs	39840 <ftello64@plt+0x27f78>
   397d8:	b	397e0 <ftello64@plt+0x27f18>
   397dc:	b	397e4 <ftello64@plt+0x27f1c>
   397e0:	b	39824 <ftello64@plt+0x27f5c>
   397e4:	ldr	r0, [fp, #-12]
   397e8:	cmn	r0, #1
   397ec:	bne	39824 <ftello64@plt+0x27f5c>
   397f0:	b	3980c <ftello64@plt+0x27f44>
   397f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   397f8:	add	r0, r0, #0
   397fc:	movw	r1, #0
   39800:	cmp	r1, r0
   39804:	bcc	39858 <ftello64@plt+0x27f90>
   39808:	b	3986c <ftello64@plt+0x27fa4>
   3980c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39810:	sub	r0, r0, #1
   39814:	mvn	r1, #0
   39818:	cmp	r1, r0
   3981c:	bcc	39858 <ftello64@plt+0x27f90>
   39820:	b	3986c <ftello64@plt+0x27fa4>
   39824:	ldr	r0, [fp, #-12]
   39828:	movw	r1, #0
   3982c:	udiv	r0, r1, r0
   39830:	ldr	r1, [fp, #-20]	; 0xffffffec
   39834:	cmp	r0, r1
   39838:	bcc	39858 <ftello64@plt+0x27f90>
   3983c:	b	3986c <ftello64@plt+0x27fa4>
   39840:	ldr	r0, [fp, #-20]	; 0xffffffec
   39844:	mvn	r1, #0
   39848:	udiv	r0, r1, r0
   3984c:	ldr	r1, [fp, #-12]
   39850:	cmp	r0, r1
   39854:	bcs	3986c <ftello64@plt+0x27fa4>
   39858:	ldr	r0, [fp, #-12]
   3985c:	ldr	r1, [fp, #-20]	; 0xffffffec
   39860:	mul	r0, r0, r1
   39864:	str	r0, [fp, #-24]	; 0xffffffe8
   39868:	b	3a0a8 <ftello64@plt+0x287e0>
   3986c:	ldr	r0, [fp, #-12]
   39870:	ldr	r1, [fp, #-20]	; 0xffffffec
   39874:	mul	r0, r0, r1
   39878:	str	r0, [fp, #-24]	; 0xffffffe8
   3987c:	b	3a0c4 <ftello64@plt+0x287fc>
   39880:	b	39884 <ftello64@plt+0x27fbc>
   39884:	b	39a48 <ftello64@plt+0x28180>
   39888:	ldr	r0, [fp, #-20]	; 0xffffffec
   3988c:	cmp	r0, #0
   39890:	bcs	39990 <ftello64@plt+0x280c8>
   39894:	ldr	r0, [fp, #-12]
   39898:	cmp	r0, #0
   3989c:	bcs	39924 <ftello64@plt+0x2805c>
   398a0:	b	398c0 <ftello64@plt+0x27ff8>
   398a4:	ldr	r0, [pc, #2292]	; 3a1a0 <ftello64@plt+0x288d8>
   398a8:	ldr	r1, [fp, #-12]
   398ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   398b0:	udiv	r0, r0, r2
   398b4:	cmp	r1, r0
   398b8:	bcc	39a20 <ftello64@plt+0x28158>
   398bc:	b	39a34 <ftello64@plt+0x2816c>
   398c0:	b	398d4 <ftello64@plt+0x2800c>
   398c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   398c8:	cmp	r0, #1
   398cc:	bcc	398e4 <ftello64@plt+0x2801c>
   398d0:	b	398f0 <ftello64@plt+0x28028>
   398d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   398d8:	movw	r1, #0
   398dc:	cmp	r1, r0
   398e0:	bcs	398f0 <ftello64@plt+0x28028>
   398e4:	movw	r0, #0
   398e8:	str	r0, [fp, #-56]	; 0xffffffc8
   398ec:	b	39908 <ftello64@plt+0x28040>
   398f0:	ldr	r0, [pc, #2216]	; 3a1a0 <ftello64@plt+0x288d8>
   398f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   398f8:	movw	r2, #0
   398fc:	sub	r1, r2, r1
   39900:	udiv	r0, r0, r1
   39904:	str	r0, [fp, #-56]	; 0xffffffc8
   39908:	ldr	r0, [fp, #-56]	; 0xffffffc8
   3990c:	ldr	r1, [fp, #-12]
   39910:	mvn	r2, #0
   39914:	sub	r1, r2, r1
   39918:	cmp	r0, r1
   3991c:	bls	39a20 <ftello64@plt+0x28158>
   39920:	b	39a34 <ftello64@plt+0x2816c>
   39924:	ldr	r0, [fp, #-20]	; 0xffffffec
   39928:	cmn	r0, #1
   3992c:	bne	39974 <ftello64@plt+0x280ac>
   39930:	b	3994c <ftello64@plt+0x28084>
   39934:	ldr	r0, [fp, #-12]
   39938:	add	r0, r0, #-2147483648	; 0x80000000
   3993c:	movw	r1, #0
   39940:	cmp	r1, r0
   39944:	bcc	39a20 <ftello64@plt+0x28158>
   39948:	b	39a34 <ftello64@plt+0x2816c>
   3994c:	ldr	r0, [fp, #-12]
   39950:	movw	r1, #0
   39954:	cmp	r1, r0
   39958:	bcs	39a34 <ftello64@plt+0x2816c>
   3995c:	ldr	r0, [pc, #2108]	; 3a1a0 <ftello64@plt+0x288d8>
   39960:	ldr	r1, [fp, #-12]
   39964:	sub	r1, r1, #1
   39968:	cmp	r0, r1
   3996c:	bcc	39a20 <ftello64@plt+0x28158>
   39970:	b	39a34 <ftello64@plt+0x2816c>
   39974:	ldr	r0, [pc, #2088]	; 3a1a4 <ftello64@plt+0x288dc>
   39978:	ldr	r1, [fp, #-20]	; 0xffffffec
   3997c:	udiv	r0, r0, r1
   39980:	ldr	r1, [fp, #-12]
   39984:	cmp	r0, r1
   39988:	bcc	39a20 <ftello64@plt+0x28158>
   3998c:	b	39a34 <ftello64@plt+0x2816c>
   39990:	ldr	r0, [fp, #-20]	; 0xffffffec
   39994:	cmp	r0, #0
   39998:	bne	399a0 <ftello64@plt+0x280d8>
   3999c:	b	39a34 <ftello64@plt+0x2816c>
   399a0:	ldr	r0, [fp, #-12]
   399a4:	cmp	r0, #0
   399a8:	bcs	39a08 <ftello64@plt+0x28140>
   399ac:	ldr	r0, [fp, #-12]
   399b0:	cmn	r0, #1
   399b4:	bne	399ec <ftello64@plt+0x28124>
   399b8:	b	399d4 <ftello64@plt+0x2810c>
   399bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   399c0:	add	r0, r0, #-2147483648	; 0x80000000
   399c4:	movw	r1, #0
   399c8:	cmp	r1, r0
   399cc:	bcc	39a20 <ftello64@plt+0x28158>
   399d0:	b	39a34 <ftello64@plt+0x2816c>
   399d4:	ldr	r0, [pc, #1988]	; 3a1a0 <ftello64@plt+0x288d8>
   399d8:	ldr	r1, [fp, #-20]	; 0xffffffec
   399dc:	sub	r1, r1, #1
   399e0:	cmp	r0, r1
   399e4:	bcc	39a20 <ftello64@plt+0x28158>
   399e8:	b	39a34 <ftello64@plt+0x2816c>
   399ec:	ldr	r0, [pc, #1968]	; 3a1a4 <ftello64@plt+0x288dc>
   399f0:	ldr	r1, [fp, #-12]
   399f4:	udiv	r0, r0, r1
   399f8:	ldr	r1, [fp, #-20]	; 0xffffffec
   399fc:	cmp	r0, r1
   39a00:	bcc	39a20 <ftello64@plt+0x28158>
   39a04:	b	39a34 <ftello64@plt+0x2816c>
   39a08:	ldr	r0, [pc, #1936]	; 3a1a0 <ftello64@plt+0x288d8>
   39a0c:	ldr	r1, [fp, #-20]	; 0xffffffec
   39a10:	udiv	r0, r0, r1
   39a14:	ldr	r1, [fp, #-12]
   39a18:	cmp	r0, r1
   39a1c:	bcs	39a34 <ftello64@plt+0x2816c>
   39a20:	ldr	r0, [fp, #-12]
   39a24:	ldr	r1, [fp, #-20]	; 0xffffffec
   39a28:	mul	r0, r0, r1
   39a2c:	str	r0, [fp, #-24]	; 0xffffffe8
   39a30:	b	3a0a8 <ftello64@plt+0x287e0>
   39a34:	ldr	r0, [fp, #-12]
   39a38:	ldr	r1, [fp, #-20]	; 0xffffffec
   39a3c:	mul	r0, r0, r1
   39a40:	str	r0, [fp, #-24]	; 0xffffffe8
   39a44:	b	3a0c4 <ftello64@plt+0x287fc>
   39a48:	ldr	r0, [fp, #-20]	; 0xffffffec
   39a4c:	cmp	r0, #0
   39a50:	bcs	39b5c <ftello64@plt+0x28294>
   39a54:	ldr	r0, [fp, #-12]
   39a58:	cmp	r0, #0
   39a5c:	bcs	39ae4 <ftello64@plt+0x2821c>
   39a60:	b	39a80 <ftello64@plt+0x281b8>
   39a64:	ldr	r0, [fp, #-12]
   39a68:	ldr	r1, [fp, #-20]	; 0xffffffec
   39a6c:	mvn	r2, #0
   39a70:	udiv	r1, r2, r1
   39a74:	cmp	r0, r1
   39a78:	bcc	39bf8 <ftello64@plt+0x28330>
   39a7c:	b	39c0c <ftello64@plt+0x28344>
   39a80:	b	39a94 <ftello64@plt+0x281cc>
   39a84:	ldr	r0, [fp, #-20]	; 0xffffffec
   39a88:	cmp	r0, #1
   39a8c:	bcc	39aa4 <ftello64@plt+0x281dc>
   39a90:	b	39ab0 <ftello64@plt+0x281e8>
   39a94:	ldr	r0, [fp, #-20]	; 0xffffffec
   39a98:	movw	r1, #0
   39a9c:	cmp	r1, r0
   39aa0:	bcs	39ab0 <ftello64@plt+0x281e8>
   39aa4:	movw	r0, #1
   39aa8:	str	r0, [fp, #-60]	; 0xffffffc4
   39aac:	b	39ac8 <ftello64@plt+0x28200>
   39ab0:	ldr	r0, [fp, #-20]	; 0xffffffec
   39ab4:	movw	r1, #0
   39ab8:	sub	r0, r1, r0
   39abc:	mvn	r1, #0
   39ac0:	udiv	r0, r1, r0
   39ac4:	str	r0, [fp, #-60]	; 0xffffffc4
   39ac8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   39acc:	ldr	r1, [fp, #-12]
   39ad0:	mvn	r2, #0
   39ad4:	sub	r1, r2, r1
   39ad8:	cmp	r0, r1
   39adc:	bls	39bf8 <ftello64@plt+0x28330>
   39ae0:	b	39c0c <ftello64@plt+0x28344>
   39ae4:	b	39aec <ftello64@plt+0x28224>
   39ae8:	b	39af0 <ftello64@plt+0x28228>
   39aec:	b	39b40 <ftello64@plt+0x28278>
   39af0:	ldr	r0, [fp, #-20]	; 0xffffffec
   39af4:	cmn	r0, #1
   39af8:	bne	39b40 <ftello64@plt+0x28278>
   39afc:	b	39b18 <ftello64@plt+0x28250>
   39b00:	ldr	r0, [fp, #-12]
   39b04:	add	r0, r0, #0
   39b08:	movw	r1, #0
   39b0c:	cmp	r1, r0
   39b10:	bcc	39bf8 <ftello64@plt+0x28330>
   39b14:	b	39c0c <ftello64@plt+0x28344>
   39b18:	ldr	r0, [fp, #-12]
   39b1c:	movw	r1, #0
   39b20:	cmp	r1, r0
   39b24:	bcs	39c0c <ftello64@plt+0x28344>
   39b28:	ldr	r0, [fp, #-12]
   39b2c:	sub	r0, r0, #1
   39b30:	mvn	r1, #0
   39b34:	cmp	r1, r0
   39b38:	bcc	39bf8 <ftello64@plt+0x28330>
   39b3c:	b	39c0c <ftello64@plt+0x28344>
   39b40:	ldr	r0, [fp, #-20]	; 0xffffffec
   39b44:	movw	r1, #0
   39b48:	udiv	r0, r1, r0
   39b4c:	ldr	r1, [fp, #-12]
   39b50:	cmp	r0, r1
   39b54:	bcc	39bf8 <ftello64@plt+0x28330>
   39b58:	b	39c0c <ftello64@plt+0x28344>
   39b5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39b60:	cmp	r0, #0
   39b64:	bne	39b6c <ftello64@plt+0x282a4>
   39b68:	b	39c0c <ftello64@plt+0x28344>
   39b6c:	ldr	r0, [fp, #-12]
   39b70:	cmp	r0, #0
   39b74:	bcs	39be0 <ftello64@plt+0x28318>
   39b78:	b	39b80 <ftello64@plt+0x282b8>
   39b7c:	b	39b84 <ftello64@plt+0x282bc>
   39b80:	b	39bc4 <ftello64@plt+0x282fc>
   39b84:	ldr	r0, [fp, #-12]
   39b88:	cmn	r0, #1
   39b8c:	bne	39bc4 <ftello64@plt+0x282fc>
   39b90:	b	39bac <ftello64@plt+0x282e4>
   39b94:	ldr	r0, [fp, #-20]	; 0xffffffec
   39b98:	add	r0, r0, #0
   39b9c:	movw	r1, #0
   39ba0:	cmp	r1, r0
   39ba4:	bcc	39bf8 <ftello64@plt+0x28330>
   39ba8:	b	39c0c <ftello64@plt+0x28344>
   39bac:	ldr	r0, [fp, #-20]	; 0xffffffec
   39bb0:	sub	r0, r0, #1
   39bb4:	mvn	r1, #0
   39bb8:	cmp	r1, r0
   39bbc:	bcc	39bf8 <ftello64@plt+0x28330>
   39bc0:	b	39c0c <ftello64@plt+0x28344>
   39bc4:	ldr	r0, [fp, #-12]
   39bc8:	movw	r1, #0
   39bcc:	udiv	r0, r1, r0
   39bd0:	ldr	r1, [fp, #-20]	; 0xffffffec
   39bd4:	cmp	r0, r1
   39bd8:	bcc	39bf8 <ftello64@plt+0x28330>
   39bdc:	b	39c0c <ftello64@plt+0x28344>
   39be0:	ldr	r0, [fp, #-20]	; 0xffffffec
   39be4:	mvn	r1, #0
   39be8:	udiv	r0, r1, r0
   39bec:	ldr	r1, [fp, #-12]
   39bf0:	cmp	r0, r1
   39bf4:	bcs	39c0c <ftello64@plt+0x28344>
   39bf8:	ldr	r0, [fp, #-12]
   39bfc:	ldr	r1, [fp, #-20]	; 0xffffffec
   39c00:	mul	r0, r0, r1
   39c04:	str	r0, [fp, #-24]	; 0xffffffe8
   39c08:	b	3a0a8 <ftello64@plt+0x287e0>
   39c0c:	ldr	r0, [fp, #-12]
   39c10:	ldr	r1, [fp, #-20]	; 0xffffffec
   39c14:	mul	r0, r0, r1
   39c18:	str	r0, [fp, #-24]	; 0xffffffe8
   39c1c:	b	3a0c4 <ftello64@plt+0x287fc>
   39c20:	b	39e74 <ftello64@plt+0x285ac>
   39c24:	ldr	r0, [fp, #-20]	; 0xffffffec
   39c28:	cmp	r0, #0
   39c2c:	bcs	39d8c <ftello64@plt+0x284c4>
   39c30:	ldr	r0, [fp, #-12]
   39c34:	cmp	r0, #0
   39c38:	bcs	39d08 <ftello64@plt+0x28440>
   39c3c:	b	39c40 <ftello64@plt+0x28378>
   39c40:	ldr	r0, [fp, #-12]
   39c44:	ldr	r2, [fp, #-20]	; 0xffffffec
   39c48:	mvn	r1, #0
   39c4c:	mvn	r3, #-2147483648	; 0x80000000
   39c50:	mov	ip, #0
   39c54:	str	r0, [fp, #-64]	; 0xffffffc0
   39c58:	mov	r0, r1
   39c5c:	mov	r1, r3
   39c60:	mov	r3, ip
   39c64:	bl	3e6c8 <ftello64@plt+0x2ce00>
   39c68:	ldr	r2, [fp, #-64]	; 0xffffffc0
   39c6c:	subs	r0, r2, r0
   39c70:	rscs	r1, r1, #0
   39c74:	str	r0, [fp, #-68]	; 0xffffffbc
   39c78:	str	r1, [fp, #-72]	; 0xffffffb8
   39c7c:	blt	39e4c <ftello64@plt+0x28584>
   39c80:	b	39e60 <ftello64@plt+0x28598>
   39c84:	b	39c98 <ftello64@plt+0x283d0>
   39c88:	ldr	r0, [fp, #-20]	; 0xffffffec
   39c8c:	cmp	r0, #1
   39c90:	bcc	39ca8 <ftello64@plt+0x283e0>
   39c94:	b	39cbc <ftello64@plt+0x283f4>
   39c98:	ldr	r0, [fp, #-20]	; 0xffffffec
   39c9c:	movw	r1, #0
   39ca0:	cmp	r1, r0
   39ca4:	bcs	39cbc <ftello64@plt+0x283f4>
   39ca8:	mov	r0, #0
   39cac:	mvn	r1, #0
   39cb0:	str	r1, [fp, #-76]	; 0xffffffb4
   39cb4:	str	r0, [fp, #-80]	; 0xffffffb0
   39cb8:	b	39ce0 <ftello64@plt+0x28418>
   39cbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   39cc0:	rsb	r2, r0, #0
   39cc4:	mvn	r0, #0
   39cc8:	mvn	r1, #-2147483648	; 0x80000000
   39ccc:	mov	r3, #0
   39cd0:	bl	3e6c8 <ftello64@plt+0x2ce00>
   39cd4:	str	r0, [fp, #-76]	; 0xffffffb4
   39cd8:	str	r1, [fp, #-80]	; 0xffffffb0
   39cdc:	b	39ce0 <ftello64@plt+0x28418>
   39ce0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   39ce4:	ldr	r1, [fp, #-76]	; 0xffffffb4
   39ce8:	ldr	r2, [fp, #-12]
   39cec:	mvn	r2, r2
   39cf0:	subs	r1, r2, r1
   39cf4:	rscs	r0, r0, #0
   39cf8:	str	r1, [fp, #-84]	; 0xffffffac
   39cfc:	str	r0, [fp, #-88]	; 0xffffffa8
   39d00:	bge	39e4c <ftello64@plt+0x28584>
   39d04:	b	39e60 <ftello64@plt+0x28598>
   39d08:	ldr	r0, [fp, #-20]	; 0xffffffec
   39d0c:	cmn	r0, #1
   39d10:	bne	39d58 <ftello64@plt+0x28490>
   39d14:	b	39d38 <ftello64@plt+0x28470>
   39d18:	ldr	r0, [fp, #-12]
   39d1c:	rsbs	r0, r0, #0
   39d20:	mov	r1, #0
   39d24:	sbcs	r1, r1, #-2147483648	; 0x80000000
   39d28:	str	r0, [sp, #92]	; 0x5c
   39d2c:	str	r1, [sp, #88]	; 0x58
   39d30:	blt	39e4c <ftello64@plt+0x28584>
   39d34:	b	39e60 <ftello64@plt+0x28598>
   39d38:	ldr	r0, [fp, #-12]
   39d3c:	movw	r1, #0
   39d40:	cmp	r1, r0
   39d44:	bcs	39e60 <ftello64@plt+0x28598>
   39d48:	mov	r0, #0
   39d4c:	cmp	r0, #0
   39d50:	bne	39e4c <ftello64@plt+0x28584>
   39d54:	b	39e60 <ftello64@plt+0x28598>
   39d58:	ldr	r2, [fp, #-20]	; 0xffffffec
   39d5c:	mov	r1, #-2147483648	; 0x80000000
   39d60:	mov	r0, #0
   39d64:	str	r0, [sp, #84]	; 0x54
   39d68:	ldr	r3, [sp, #84]	; 0x54
   39d6c:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   39d70:	ldr	r2, [fp, #-12]
   39d74:	subs	r0, r0, r2
   39d78:	sbcs	r1, r1, #0
   39d7c:	str	r0, [sp, #80]	; 0x50
   39d80:	str	r1, [sp, #76]	; 0x4c
   39d84:	blt	39e4c <ftello64@plt+0x28584>
   39d88:	b	39e60 <ftello64@plt+0x28598>
   39d8c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39d90:	cmp	r0, #0
   39d94:	bne	39d9c <ftello64@plt+0x284d4>
   39d98:	b	39e60 <ftello64@plt+0x28598>
   39d9c:	ldr	r0, [fp, #-12]
   39da0:	cmp	r0, #0
   39da4:	bcs	39e1c <ftello64@plt+0x28554>
   39da8:	ldr	r0, [fp, #-12]
   39dac:	cmn	r0, #1
   39db0:	bne	39de8 <ftello64@plt+0x28520>
   39db4:	b	39dd8 <ftello64@plt+0x28510>
   39db8:	ldr	r0, [fp, #-20]	; 0xffffffec
   39dbc:	rsbs	r0, r0, #0
   39dc0:	mov	r1, #0
   39dc4:	sbcs	r1, r1, #-2147483648	; 0x80000000
   39dc8:	str	r0, [sp, #72]	; 0x48
   39dcc:	str	r1, [sp, #68]	; 0x44
   39dd0:	blt	39e4c <ftello64@plt+0x28584>
   39dd4:	b	39e60 <ftello64@plt+0x28598>
   39dd8:	mov	r0, #0
   39ddc:	cmp	r0, #0
   39de0:	bne	39e4c <ftello64@plt+0x28584>
   39de4:	b	39e60 <ftello64@plt+0x28598>
   39de8:	ldr	r2, [fp, #-12]
   39dec:	mov	r1, #-2147483648	; 0x80000000
   39df0:	mov	r0, #0
   39df4:	str	r0, [sp, #64]	; 0x40
   39df8:	ldr	r3, [sp, #64]	; 0x40
   39dfc:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   39e00:	ldr	r2, [fp, #-20]	; 0xffffffec
   39e04:	subs	r0, r0, r2
   39e08:	sbcs	r1, r1, #0
   39e0c:	str	r0, [sp, #60]	; 0x3c
   39e10:	str	r1, [sp, #56]	; 0x38
   39e14:	blt	39e4c <ftello64@plt+0x28584>
   39e18:	b	39e60 <ftello64@plt+0x28598>
   39e1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   39e20:	mvn	r0, #0
   39e24:	mvn	r1, #-2147483648	; 0x80000000
   39e28:	mov	r3, #0
   39e2c:	bl	3e6c8 <ftello64@plt+0x2ce00>
   39e30:	ldr	r2, [fp, #-12]
   39e34:	subs	r0, r0, r2
   39e38:	sbcs	r1, r1, #0
   39e3c:	str	r0, [sp, #52]	; 0x34
   39e40:	str	r1, [sp, #48]	; 0x30
   39e44:	bge	39e60 <ftello64@plt+0x28598>
   39e48:	b	39e4c <ftello64@plt+0x28584>
   39e4c:	ldr	r0, [fp, #-12]
   39e50:	ldr	r1, [fp, #-20]	; 0xffffffec
   39e54:	mul	r0, r0, r1
   39e58:	str	r0, [fp, #-24]	; 0xffffffe8
   39e5c:	b	3a0a8 <ftello64@plt+0x287e0>
   39e60:	ldr	r0, [fp, #-12]
   39e64:	ldr	r1, [fp, #-20]	; 0xffffffec
   39e68:	mul	r0, r0, r1
   39e6c:	str	r0, [fp, #-24]	; 0xffffffe8
   39e70:	b	3a0c4 <ftello64@plt+0x287fc>
   39e74:	ldr	r0, [fp, #-20]	; 0xffffffec
   39e78:	cmp	r0, #0
   39e7c:	bcs	39fc8 <ftello64@plt+0x28700>
   39e80:	ldr	r0, [fp, #-12]
   39e84:	cmp	r0, #0
   39e88:	bcs	39f50 <ftello64@plt+0x28688>
   39e8c:	b	39ec8 <ftello64@plt+0x28600>
   39e90:	ldr	r0, [fp, #-12]
   39e94:	ldr	r2, [fp, #-20]	; 0xffffffec
   39e98:	mvn	r1, #0
   39e9c:	mov	r3, #0
   39ea0:	str	r0, [sp, #44]	; 0x2c
   39ea4:	mov	r0, r1
   39ea8:	bl	3e6c8 <ftello64@plt+0x2ce00>
   39eac:	ldr	r2, [sp, #44]	; 0x2c
   39eb0:	subs	r0, r2, r0
   39eb4:	rscs	r1, r1, #0
   39eb8:	str	r0, [sp, #40]	; 0x28
   39ebc:	str	r1, [sp, #36]	; 0x24
   39ec0:	bcc	3a080 <ftello64@plt+0x287b8>
   39ec4:	b	3a094 <ftello64@plt+0x287cc>
   39ec8:	b	39edc <ftello64@plt+0x28614>
   39ecc:	ldr	r0, [fp, #-20]	; 0xffffffec
   39ed0:	cmp	r0, #1
   39ed4:	bcc	39eec <ftello64@plt+0x28624>
   39ed8:	b	39f00 <ftello64@plt+0x28638>
   39edc:	ldr	r0, [fp, #-20]	; 0xffffffec
   39ee0:	movw	r1, #0
   39ee4:	cmp	r1, r0
   39ee8:	bcs	39f00 <ftello64@plt+0x28638>
   39eec:	mov	r0, #1
   39ef0:	mvn	r1, #0
   39ef4:	str	r1, [sp, #32]
   39ef8:	str	r0, [sp, #28]
   39efc:	b	39f28 <ftello64@plt+0x28660>
   39f00:	ldr	r0, [fp, #-20]	; 0xffffffec
   39f04:	rsb	r2, r0, #0
   39f08:	mvn	r0, #0
   39f0c:	mov	r3, #0
   39f10:	str	r0, [sp, #24]
   39f14:	ldr	r1, [sp, #24]
   39f18:	bl	3e6c8 <ftello64@plt+0x2ce00>
   39f1c:	str	r0, [sp, #32]
   39f20:	str	r1, [sp, #28]
   39f24:	b	39f28 <ftello64@plt+0x28660>
   39f28:	ldr	r0, [sp, #28]
   39f2c:	ldr	r1, [sp, #32]
   39f30:	ldr	r2, [fp, #-12]
   39f34:	mvn	r2, r2
   39f38:	subs	r1, r2, r1
   39f3c:	rscs	r0, r0, #0
   39f40:	str	r1, [sp, #20]
   39f44:	str	r0, [sp, #16]
   39f48:	bcs	3a080 <ftello64@plt+0x287b8>
   39f4c:	b	3a094 <ftello64@plt+0x287cc>
   39f50:	b	39f58 <ftello64@plt+0x28690>
   39f54:	b	39f5c <ftello64@plt+0x28694>
   39f58:	b	39fac <ftello64@plt+0x286e4>
   39f5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39f60:	cmn	r0, #1
   39f64:	bne	39fac <ftello64@plt+0x286e4>
   39f68:	b	39f84 <ftello64@plt+0x286bc>
   39f6c:	ldr	r0, [fp, #-12]
   39f70:	add	r0, r0, #0
   39f74:	movw	r1, #0
   39f78:	cmp	r1, r0
   39f7c:	bcc	3a080 <ftello64@plt+0x287b8>
   39f80:	b	3a094 <ftello64@plt+0x287cc>
   39f84:	ldr	r0, [fp, #-12]
   39f88:	movw	r1, #0
   39f8c:	cmp	r1, r0
   39f90:	bcs	3a094 <ftello64@plt+0x287cc>
   39f94:	ldr	r0, [fp, #-12]
   39f98:	sub	r0, r0, #1
   39f9c:	mvn	r1, #0
   39fa0:	cmp	r1, r0
   39fa4:	bcc	3a080 <ftello64@plt+0x287b8>
   39fa8:	b	3a094 <ftello64@plt+0x287cc>
   39fac:	ldr	r0, [fp, #-20]	; 0xffffffec
   39fb0:	movw	r1, #0
   39fb4:	udiv	r0, r1, r0
   39fb8:	ldr	r1, [fp, #-12]
   39fbc:	cmp	r0, r1
   39fc0:	bcc	3a080 <ftello64@plt+0x287b8>
   39fc4:	b	3a094 <ftello64@plt+0x287cc>
   39fc8:	ldr	r0, [fp, #-20]	; 0xffffffec
   39fcc:	cmp	r0, #0
   39fd0:	bne	39fd8 <ftello64@plt+0x28710>
   39fd4:	b	3a094 <ftello64@plt+0x287cc>
   39fd8:	ldr	r0, [fp, #-12]
   39fdc:	cmp	r0, #0
   39fe0:	bcs	3a04c <ftello64@plt+0x28784>
   39fe4:	b	39fec <ftello64@plt+0x28724>
   39fe8:	b	39ff0 <ftello64@plt+0x28728>
   39fec:	b	3a030 <ftello64@plt+0x28768>
   39ff0:	ldr	r0, [fp, #-12]
   39ff4:	cmn	r0, #1
   39ff8:	bne	3a030 <ftello64@plt+0x28768>
   39ffc:	b	3a018 <ftello64@plt+0x28750>
   3a000:	ldr	r0, [fp, #-20]	; 0xffffffec
   3a004:	add	r0, r0, #0
   3a008:	movw	r1, #0
   3a00c:	cmp	r1, r0
   3a010:	bcc	3a080 <ftello64@plt+0x287b8>
   3a014:	b	3a094 <ftello64@plt+0x287cc>
   3a018:	ldr	r0, [fp, #-20]	; 0xffffffec
   3a01c:	sub	r0, r0, #1
   3a020:	mvn	r1, #0
   3a024:	cmp	r1, r0
   3a028:	bcc	3a080 <ftello64@plt+0x287b8>
   3a02c:	b	3a094 <ftello64@plt+0x287cc>
   3a030:	ldr	r0, [fp, #-12]
   3a034:	movw	r1, #0
   3a038:	udiv	r0, r1, r0
   3a03c:	ldr	r1, [fp, #-20]	; 0xffffffec
   3a040:	cmp	r0, r1
   3a044:	bcc	3a080 <ftello64@plt+0x287b8>
   3a048:	b	3a094 <ftello64@plt+0x287cc>
   3a04c:	ldr	r2, [fp, #-20]	; 0xffffffec
   3a050:	mvn	r0, #0
   3a054:	mov	r3, #0
   3a058:	str	r0, [sp, #12]
   3a05c:	ldr	r1, [sp, #12]
   3a060:	bl	3e6c8 <ftello64@plt+0x2ce00>
   3a064:	ldr	r2, [fp, #-12]
   3a068:	subs	r0, r0, r2
   3a06c:	sbcs	r1, r1, #0
   3a070:	str	r0, [sp, #8]
   3a074:	str	r1, [sp, #4]
   3a078:	bcs	3a094 <ftello64@plt+0x287cc>
   3a07c:	b	3a080 <ftello64@plt+0x287b8>
   3a080:	ldr	r0, [fp, #-12]
   3a084:	ldr	r1, [fp, #-20]	; 0xffffffec
   3a088:	mul	r0, r0, r1
   3a08c:	str	r0, [fp, #-24]	; 0xffffffe8
   3a090:	b	3a0a8 <ftello64@plt+0x287e0>
   3a094:	ldr	r0, [fp, #-12]
   3a098:	ldr	r1, [fp, #-20]	; 0xffffffec
   3a09c:	mul	r0, r0, r1
   3a0a0:	str	r0, [fp, #-24]	; 0xffffffe8
   3a0a4:	b	3a0c4 <ftello64@plt+0x287fc>
   3a0a8:	bl	11760 <__errno_location@plt>
   3a0ac:	movw	lr, #12
   3a0b0:	str	lr, [r0]
   3a0b4:	movw	r0, #0
   3a0b8:	and	r0, r0, #1
   3a0bc:	strb	r0, [fp, #-1]
   3a0c0:	b	3a190 <ftello64@plt+0x288c8>
   3a0c4:	ldr	r0, [fp, #-8]
   3a0c8:	ldr	r0, [r0, #8]
   3a0cc:	ldr	r1, [fp, #-16]
   3a0d0:	cmp	r0, r1
   3a0d4:	bne	3a12c <ftello64@plt+0x28864>
   3a0d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3a0dc:	bl	38a88 <ftello64@plt+0x271c0>
   3a0e0:	str	r0, [fp, #-28]	; 0xffffffe4
   3a0e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3a0e8:	movw	lr, #0
   3a0ec:	cmp	r0, lr
   3a0f0:	beq	3a128 <ftello64@plt+0x28860>
   3a0f4:	ldr	r0, [fp, #-8]
   3a0f8:	ldr	r0, [r0, #8]
   3a0fc:	movw	r1, #0
   3a100:	cmp	r0, r1
   3a104:	beq	3a128 <ftello64@plt+0x28860>
   3a108:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3a10c:	ldr	r1, [fp, #-8]
   3a110:	ldr	r1, [r1, #8]
   3a114:	ldr	r2, [fp, #-8]
   3a118:	ldr	r2, [r2]
   3a11c:	ldr	r3, [fp, #-20]	; 0xffffffec
   3a120:	mul	r2, r2, r3
   3a124:	bl	115b0 <memcpy@plt>
   3a128:	b	3a140 <ftello64@plt+0x28878>
   3a12c:	ldr	r0, [fp, #-8]
   3a130:	ldr	r0, [r0, #8]
   3a134:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3a138:	bl	38af8 <ftello64@plt+0x27230>
   3a13c:	str	r0, [fp, #-28]	; 0xffffffe4
   3a140:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3a144:	movw	r1, #0
   3a148:	cmp	r0, r1
   3a14c:	bne	3a160 <ftello64@plt+0x28898>
   3a150:	movw	r0, #0
   3a154:	and	r0, r0, #1
   3a158:	strb	r0, [fp, #-1]
   3a15c:	b	3a190 <ftello64@plt+0x288c8>
   3a160:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3a164:	ldr	r1, [fp, #-8]
   3a168:	str	r0, [r1, #8]
   3a16c:	ldr	r0, [fp, #-12]
   3a170:	ldr	r1, [fp, #-8]
   3a174:	str	r0, [r1, #4]
   3a178:	ldr	r0, [fp, #-12]
   3a17c:	ldr	r1, [fp, #-8]
   3a180:	str	r0, [r1]
   3a184:	movw	r0, #1
   3a188:	and	r0, r0, #1
   3a18c:	strb	r0, [fp, #-1]
   3a190:	ldrb	r0, [fp, #-1]
   3a194:	and	r0, r0, #1
   3a198:	mov	sp, fp
   3a19c:	pop	{fp, pc}
   3a1a0:	svcvc	0x00ffffff
   3a1a4:	andhi	r0, r0, r0
   3a1a8:			; <UNDEFINED> instruction: 0xffff8000
   3a1ac:	push	{fp, lr}
   3a1b0:	mov	fp, sp
   3a1b4:	sub	sp, sp, #32
   3a1b8:	str	r0, [fp, #-8]
   3a1bc:	movw	r0, #0
   3a1c0:	str	r0, [fp, #-12]
   3a1c4:	str	r0, [sp, #12]
   3a1c8:	ldr	r0, [fp, #-8]
   3a1cc:	bl	117a8 <fileno@plt>
   3a1d0:	str	r0, [sp, #16]
   3a1d4:	ldr	r0, [sp, #16]
   3a1d8:	cmp	r0, #0
   3a1dc:	bge	3a1f0 <ftello64@plt+0x28928>
   3a1e0:	ldr	r0, [fp, #-8]
   3a1e4:	bl	117cc <fclose@plt>
   3a1e8:	str	r0, [fp, #-4]
   3a1ec:	b	3a28c <ftello64@plt+0x289c4>
   3a1f0:	ldr	r0, [fp, #-8]
   3a1f4:	bl	116dc <__freading@plt>
   3a1f8:	cmp	r0, #0
   3a1fc:	beq	3a234 <ftello64@plt+0x2896c>
   3a200:	ldr	r0, [fp, #-8]
   3a204:	bl	117a8 <fileno@plt>
   3a208:	mov	lr, sp
   3a20c:	mov	r1, #1
   3a210:	str	r1, [lr]
   3a214:	mov	r1, #0
   3a218:	mov	r2, r1
   3a21c:	mov	r3, r1
   3a220:	bl	11658 <lseek64@plt>
   3a224:	and	r0, r0, r1
   3a228:	cmn	r0, #1
   3a22c:	beq	3a250 <ftello64@plt+0x28988>
   3a230:	b	3a234 <ftello64@plt+0x2896c>
   3a234:	ldr	r0, [fp, #-8]
   3a238:	bl	3a298 <ftello64@plt+0x289d0>
   3a23c:	cmp	r0, #0
   3a240:	beq	3a250 <ftello64@plt+0x28988>
   3a244:	bl	11760 <__errno_location@plt>
   3a248:	ldr	r0, [r0]
   3a24c:	str	r0, [fp, #-12]
   3a250:	ldr	r0, [fp, #-8]
   3a254:	bl	117cc <fclose@plt>
   3a258:	str	r0, [sp, #12]
   3a25c:	ldr	r0, [fp, #-12]
   3a260:	cmp	r0, #0
   3a264:	beq	3a284 <ftello64@plt+0x289bc>
   3a268:	ldr	r0, [fp, #-12]
   3a26c:	str	r0, [sp, #8]
   3a270:	bl	11760 <__errno_location@plt>
   3a274:	ldr	lr, [sp, #8]
   3a278:	str	lr, [r0]
   3a27c:	mvn	r0, #0
   3a280:	str	r0, [sp, #12]
   3a284:	ldr	r0, [sp, #12]
   3a288:	str	r0, [fp, #-4]
   3a28c:	ldr	r0, [fp, #-4]
   3a290:	mov	sp, fp
   3a294:	pop	{fp, pc}
   3a298:	push	{fp, lr}
   3a29c:	mov	fp, sp
   3a2a0:	sub	sp, sp, #8
   3a2a4:	str	r0, [sp]
   3a2a8:	ldr	r0, [sp]
   3a2ac:	movw	r1, #0
   3a2b0:	cmp	r0, r1
   3a2b4:	beq	3a2c8 <ftello64@plt+0x28a00>
   3a2b8:	ldr	r0, [sp]
   3a2bc:	bl	116dc <__freading@plt>
   3a2c0:	cmp	r0, #0
   3a2c4:	bne	3a2d8 <ftello64@plt+0x28a10>
   3a2c8:	ldr	r0, [sp]
   3a2cc:	bl	1155c <fflush@plt>
   3a2d0:	str	r0, [sp, #4]
   3a2d4:	b	3a2ec <ftello64@plt+0x28a24>
   3a2d8:	ldr	r0, [sp]
   3a2dc:	bl	3a2f8 <ftello64@plt+0x28a30>
   3a2e0:	ldr	r0, [sp]
   3a2e4:	bl	1155c <fflush@plt>
   3a2e8:	str	r0, [sp, #4]
   3a2ec:	ldr	r0, [sp, #4]
   3a2f0:	mov	sp, fp
   3a2f4:	pop	{fp, pc}
   3a2f8:	push	{fp, lr}
   3a2fc:	mov	fp, sp
   3a300:	sub	sp, sp, #16
   3a304:	str	r0, [fp, #-4]
   3a308:	ldr	r0, [fp, #-4]
   3a30c:	ldr	r0, [r0]
   3a310:	and	r0, r0, #256	; 0x100
   3a314:	cmp	r0, #0
   3a318:	beq	3a340 <ftello64@plt+0x28a78>
   3a31c:	ldr	r0, [fp, #-4]
   3a320:	mov	r1, sp
   3a324:	mov	r2, #1
   3a328:	str	r2, [r1]
   3a32c:	mov	r1, #0
   3a330:	mov	r2, r1
   3a334:	mov	r3, r1
   3a338:	bl	3a348 <ftello64@plt+0x28a80>
   3a33c:	str	r0, [sp, #8]
   3a340:	mov	sp, fp
   3a344:	pop	{fp, pc}
   3a348:	push	{fp, lr}
   3a34c:	mov	fp, sp
   3a350:	sub	sp, sp, #32
   3a354:	ldr	r1, [fp, #8]
   3a358:	str	r0, [fp, #-8]
   3a35c:	str	r3, [sp, #20]
   3a360:	str	r2, [sp, #16]
   3a364:	ldr	r0, [fp, #-8]
   3a368:	ldr	r0, [r0, #8]
   3a36c:	ldr	r2, [fp, #-8]
   3a370:	ldr	r2, [r2, #4]
   3a374:	cmp	r0, r2
   3a378:	str	r1, [sp, #4]
   3a37c:	bne	3a428 <ftello64@plt+0x28b60>
   3a380:	ldr	r0, [fp, #-8]
   3a384:	ldr	r0, [r0, #20]
   3a388:	ldr	r1, [fp, #-8]
   3a38c:	ldr	r1, [r1, #16]
   3a390:	cmp	r0, r1
   3a394:	bne	3a428 <ftello64@plt+0x28b60>
   3a398:	ldr	r0, [fp, #-8]
   3a39c:	ldr	r0, [r0, #36]	; 0x24
   3a3a0:	movw	r1, #0
   3a3a4:	cmp	r0, r1
   3a3a8:	bne	3a428 <ftello64@plt+0x28b60>
   3a3ac:	ldr	r0, [fp, #-8]
   3a3b0:	bl	117a8 <fileno@plt>
   3a3b4:	ldr	r2, [sp, #16]
   3a3b8:	ldr	r3, [sp, #20]
   3a3bc:	ldr	lr, [fp, #8]
   3a3c0:	mov	r1, sp
   3a3c4:	str	lr, [r1]
   3a3c8:	bl	11658 <lseek64@plt>
   3a3cc:	str	r1, [sp, #12]
   3a3d0:	str	r0, [sp, #8]
   3a3d4:	ldr	r0, [sp, #8]
   3a3d8:	ldr	r1, [sp, #12]
   3a3dc:	and	r0, r0, r1
   3a3e0:	cmn	r0, #1
   3a3e4:	bne	3a3f8 <ftello64@plt+0x28b30>
   3a3e8:	b	3a3ec <ftello64@plt+0x28b24>
   3a3ec:	mvn	r0, #0
   3a3f0:	str	r0, [fp, #-4]
   3a3f4:	b	3a448 <ftello64@plt+0x28b80>
   3a3f8:	ldr	r0, [fp, #-8]
   3a3fc:	ldr	r1, [r0]
   3a400:	bic	r1, r1, #16
   3a404:	str	r1, [r0]
   3a408:	ldr	r0, [sp, #8]
   3a40c:	ldr	r1, [sp, #12]
   3a410:	ldr	r2, [fp, #-8]
   3a414:	str	r1, [r2, #84]	; 0x54
   3a418:	str	r0, [r2, #80]	; 0x50
   3a41c:	movw	r0, #0
   3a420:	str	r0, [fp, #-4]
   3a424:	b	3a448 <ftello64@plt+0x28b80>
   3a428:	ldr	r0, [fp, #-8]
   3a42c:	ldr	r2, [sp, #16]
   3a430:	ldr	r3, [sp, #20]
   3a434:	ldr	r1, [fp, #8]
   3a438:	mov	ip, sp
   3a43c:	str	r1, [ip]
   3a440:	bl	117e4 <fseeko64@plt>
   3a444:	str	r0, [fp, #-4]
   3a448:	ldr	r0, [fp, #-4]
   3a44c:	mov	sp, fp
   3a450:	pop	{fp, pc}
   3a454:	push	{fp, lr}
   3a458:	mov	fp, sp
   3a45c:	bl	11760 <__errno_location@plt>
   3a460:	movw	lr, #12
   3a464:	str	lr, [r0]
   3a468:	movw	r0, #0
   3a46c:	pop	{fp, pc}
   3a470:	push	{fp, lr}
   3a474:	mov	fp, sp
   3a478:	sub	sp, sp, #8
   3a47c:	str	r0, [sp, #4]
   3a480:	ldr	r0, [sp, #4]
   3a484:	cmn	r0, #1
   3a488:	bhi	3a49c <ftello64@plt+0x28bd4>
   3a48c:	ldr	r0, [sp, #4]
   3a490:	bl	38a88 <ftello64@plt+0x271c0>
   3a494:	str	r0, [sp]
   3a498:	b	3a4a4 <ftello64@plt+0x28bdc>
   3a49c:	bl	3a454 <ftello64@plt+0x28b8c>
   3a4a0:	str	r0, [sp]
   3a4a4:	ldr	r0, [sp]
   3a4a8:	mov	sp, fp
   3a4ac:	pop	{fp, pc}
   3a4b0:	push	{fp, lr}
   3a4b4:	mov	fp, sp
   3a4b8:	sub	sp, sp, #16
   3a4bc:	str	r0, [fp, #-4]
   3a4c0:	str	r1, [sp, #8]
   3a4c4:	ldr	r0, [sp, #8]
   3a4c8:	cmn	r0, #1
   3a4cc:	bhi	3a504 <ftello64@plt+0x28c3c>
   3a4d0:	ldr	r0, [fp, #-4]
   3a4d4:	ldr	r1, [sp, #8]
   3a4d8:	ldr	r2, [sp, #8]
   3a4dc:	cmp	r2, #0
   3a4e0:	movw	r2, #0
   3a4e4:	movne	r2, #1
   3a4e8:	mvn	r3, #0
   3a4ec:	eor	r2, r2, r3
   3a4f0:	and	r2, r2, #1
   3a4f4:	orr	r1, r1, r2
   3a4f8:	bl	38af8 <ftello64@plt+0x27230>
   3a4fc:	str	r0, [sp, #4]
   3a500:	b	3a50c <ftello64@plt+0x28c44>
   3a504:	bl	3a454 <ftello64@plt+0x28b8c>
   3a508:	str	r0, [sp, #4]
   3a50c:	ldr	r0, [sp, #4]
   3a510:	mov	sp, fp
   3a514:	pop	{fp, pc}
   3a518:	push	{fp, lr}
   3a51c:	mov	fp, sp
   3a520:	sub	sp, sp, #16
   3a524:	str	r0, [sp, #8]
   3a528:	str	r1, [sp, #4]
   3a52c:	ldr	r0, [sp, #8]
   3a530:	mvn	r1, #0
   3a534:	cmp	r1, r0
   3a538:	bcs	3a55c <ftello64@plt+0x28c94>
   3a53c:	ldr	r0, [sp, #4]
   3a540:	cmp	r0, #0
   3a544:	beq	3a554 <ftello64@plt+0x28c8c>
   3a548:	bl	3a454 <ftello64@plt+0x28b8c>
   3a54c:	str	r0, [fp, #-4]
   3a550:	b	3a59c <ftello64@plt+0x28cd4>
   3a554:	movw	r0, #0
   3a558:	str	r0, [sp, #8]
   3a55c:	ldr	r0, [sp, #4]
   3a560:	mvn	r1, #0
   3a564:	cmp	r1, r0
   3a568:	bcs	3a58c <ftello64@plt+0x28cc4>
   3a56c:	ldr	r0, [sp, #8]
   3a570:	cmp	r0, #0
   3a574:	beq	3a584 <ftello64@plt+0x28cbc>
   3a578:	bl	3a454 <ftello64@plt+0x28b8c>
   3a57c:	str	r0, [fp, #-4]
   3a580:	b	3a59c <ftello64@plt+0x28cd4>
   3a584:	movw	r0, #0
   3a588:	str	r0, [sp, #4]
   3a58c:	ldr	r0, [sp, #8]
   3a590:	ldr	r1, [sp, #4]
   3a594:	bl	389ec <ftello64@plt+0x27124>
   3a598:	str	r0, [fp, #-4]
   3a59c:	ldr	r0, [fp, #-4]
   3a5a0:	mov	sp, fp
   3a5a4:	pop	{fp, pc}
   3a5a8:	push	{fp, lr}
   3a5ac:	mov	fp, sp
   3a5b0:	sub	sp, sp, #16
   3a5b4:	str	r0, [fp, #-4]
   3a5b8:	str	r1, [sp, #8]
   3a5bc:	str	r2, [sp, #4]
   3a5c0:	ldr	r0, [sp, #8]
   3a5c4:	cmp	r0, #0
   3a5c8:	beq	3a5d8 <ftello64@plt+0x28d10>
   3a5cc:	ldr	r0, [sp, #4]
   3a5d0:	cmp	r0, #0
   3a5d4:	bne	3a5e4 <ftello64@plt+0x28d1c>
   3a5d8:	movw	r0, #1
   3a5dc:	str	r0, [sp, #4]
   3a5e0:	str	r0, [sp, #8]
   3a5e4:	ldr	r0, [sp, #8]
   3a5e8:	cmn	r0, #1
   3a5ec:	bhi	3a614 <ftello64@plt+0x28d4c>
   3a5f0:	ldr	r0, [sp, #4]
   3a5f4:	cmn	r0, #1
   3a5f8:	bhi	3a614 <ftello64@plt+0x28d4c>
   3a5fc:	ldr	r0, [fp, #-4]
   3a600:	ldr	r1, [sp, #8]
   3a604:	ldr	r2, [sp, #4]
   3a608:	bl	3be38 <ftello64@plt+0x2a570>
   3a60c:	str	r0, [sp]
   3a610:	b	3a61c <ftello64@plt+0x28d54>
   3a614:	bl	3a454 <ftello64@plt+0x28b8c>
   3a618:	str	r0, [sp]
   3a61c:	ldr	r0, [sp]
   3a620:	mov	sp, fp
   3a624:	pop	{fp, pc}
   3a628:	push	{fp, lr}
   3a62c:	mov	fp, sp
   3a630:	sub	sp, sp, #8
   3a634:	movw	r0, #14
   3a638:	bl	11814 <nl_langinfo@plt>
   3a63c:	str	r0, [sp, #4]
   3a640:	ldr	r0, [sp, #4]
   3a644:	movw	lr, #0
   3a648:	cmp	r0, lr
   3a64c:	bne	3a65c <ftello64@plt+0x28d94>
   3a650:	movw	r0, #60080	; 0xeab0
   3a654:	movt	r0, #3
   3a658:	str	r0, [sp, #4]
   3a65c:	ldr	r0, [sp, #4]
   3a660:	ldrb	r0, [r0]
   3a664:	cmp	r0, #0
   3a668:	bne	3a678 <ftello64@plt+0x28db0>
   3a66c:	movw	r0, #64460	; 0xfbcc
   3a670:	movt	r0, #3
   3a674:	str	r0, [sp, #4]
   3a678:	ldr	r0, [sp, #4]
   3a67c:	mov	sp, fp
   3a680:	pop	{fp, pc}
   3a684:	push	{fp, lr}
   3a688:	mov	fp, sp
   3a68c:	sub	sp, sp, #8
   3a690:	str	r0, [sp, #4]
   3a694:	ldr	r0, [sp, #4]
   3a698:	ldrb	r0, [r0, #16]
   3a69c:	tst	r0, #1
   3a6a0:	beq	3a6a8 <ftello64@plt+0x28de0>
   3a6a4:	b	3a8bc <ftello64@plt+0x28ff4>
   3a6a8:	ldr	r0, [sp, #4]
   3a6ac:	ldrb	r0, [r0, #4]
   3a6b0:	tst	r0, #1
   3a6b4:	beq	3a6bc <ftello64@plt+0x28df4>
   3a6b8:	b	3a748 <ftello64@plt+0x28e80>
   3a6bc:	ldr	r0, [sp, #4]
   3a6c0:	ldr	r0, [r0, #20]
   3a6c4:	ldrb	r0, [r0]
   3a6c8:	bl	3e358 <ftello64@plt+0x2ca90>
   3a6cc:	tst	r0, #1
   3a6d0:	beq	3a704 <ftello64@plt+0x28e3c>
   3a6d4:	ldr	r0, [sp, #4]
   3a6d8:	movw	r1, #1
   3a6dc:	str	r1, [r0, #24]
   3a6e0:	ldr	r0, [sp, #4]
   3a6e4:	ldr	r0, [r0, #20]
   3a6e8:	ldrb	r0, [r0]
   3a6ec:	ldr	r1, [sp, #4]
   3a6f0:	str	r0, [r1, #32]
   3a6f4:	ldr	r0, [sp, #4]
   3a6f8:	movw	r1, #1
   3a6fc:	strb	r1, [r0, #28]
   3a700:	b	3a8b0 <ftello64@plt+0x28fe8>
   3a704:	ldr	r0, [sp, #4]
   3a708:	add	r0, r0, #8
   3a70c:	bl	115e0 <mbsinit@plt>
   3a710:	cmp	r0, #0
   3a714:	beq	3a71c <ftello64@plt+0x28e54>
   3a718:	b	3a73c <ftello64@plt+0x28e74>
   3a71c:	movw	r0, #64466	; 0xfbd2
   3a720:	movt	r0, #3
   3a724:	movw	r1, #64489	; 0xfbe9
   3a728:	movt	r1, #3
   3a72c:	movw	r2, #135	; 0x87
   3a730:	movw	r3, #64504	; 0xfbf8
   3a734:	movt	r3, #3
   3a738:	bl	118b0 <__assert_fail@plt>
   3a73c:	ldr	r0, [sp, #4]
   3a740:	movw	r1, #1
   3a744:	strb	r1, [r0, #4]
   3a748:	ldr	r0, [sp, #4]
   3a74c:	add	r0, r0, #20
   3a750:	add	r0, r0, #12
   3a754:	ldr	r1, [sp, #4]
   3a758:	ldr	r1, [r1, #20]
   3a75c:	ldr	r2, [sp, #4]
   3a760:	ldr	r2, [r2]
   3a764:	ldr	r3, [sp, #4]
   3a768:	ldr	r3, [r3, #20]
   3a76c:	sub	r2, r2, r3
   3a770:	ldr	r3, [sp, #4]
   3a774:	add	r3, r3, #8
   3a778:	bl	3a9a4 <ftello64@plt+0x290dc>
   3a77c:	ldr	r1, [sp, #4]
   3a780:	str	r0, [r1, #24]
   3a784:	ldr	r0, [sp, #4]
   3a788:	ldr	r0, [r0, #24]
   3a78c:	cmn	r0, #1
   3a790:	bne	3a7b0 <ftello64@plt+0x28ee8>
   3a794:	ldr	r0, [sp, #4]
   3a798:	movw	r1, #1
   3a79c:	str	r1, [r0, #24]
   3a7a0:	ldr	r0, [sp, #4]
   3a7a4:	movw	r1, #0
   3a7a8:	strb	r1, [r0, #28]
   3a7ac:	b	3a8ac <ftello64@plt+0x28fe4>
   3a7b0:	ldr	r0, [sp, #4]
   3a7b4:	ldr	r0, [r0, #24]
   3a7b8:	cmn	r0, #2
   3a7bc:	bne	3a7ec <ftello64@plt+0x28f24>
   3a7c0:	ldr	r0, [sp, #4]
   3a7c4:	ldr	r0, [r0]
   3a7c8:	ldr	r1, [sp, #4]
   3a7cc:	ldr	r1, [r1, #20]
   3a7d0:	sub	r0, r0, r1
   3a7d4:	ldr	r1, [sp, #4]
   3a7d8:	str	r0, [r1, #24]
   3a7dc:	ldr	r0, [sp, #4]
   3a7e0:	movw	r1, #0
   3a7e4:	strb	r1, [r0, #28]
   3a7e8:	b	3a8a8 <ftello64@plt+0x28fe0>
   3a7ec:	ldr	r0, [sp, #4]
   3a7f0:	ldr	r0, [r0, #24]
   3a7f4:	cmp	r0, #0
   3a7f8:	bne	3a878 <ftello64@plt+0x28fb0>
   3a7fc:	ldr	r0, [sp, #4]
   3a800:	movw	r1, #1
   3a804:	str	r1, [r0, #24]
   3a808:	ldr	r0, [sp, #4]
   3a80c:	ldr	r0, [r0, #20]
   3a810:	ldrb	r0, [r0]
   3a814:	cmp	r0, #0
   3a818:	bne	3a820 <ftello64@plt+0x28f58>
   3a81c:	b	3a840 <ftello64@plt+0x28f78>
   3a820:	movw	r0, #64550	; 0xfc26
   3a824:	movt	r0, #3
   3a828:	movw	r1, #64489	; 0xfbe9
   3a82c:	movt	r1, #3
   3a830:	movw	r2, #162	; 0xa2
   3a834:	movw	r3, #64504	; 0xfbf8
   3a838:	movt	r3, #3
   3a83c:	bl	118b0 <__assert_fail@plt>
   3a840:	ldr	r0, [sp, #4]
   3a844:	ldr	r0, [r0, #32]
   3a848:	cmp	r0, #0
   3a84c:	bne	3a854 <ftello64@plt+0x28f8c>
   3a850:	b	3a874 <ftello64@plt+0x28fac>
   3a854:	movw	r0, #64573	; 0xfc3d
   3a858:	movt	r0, #3
   3a85c:	movw	r1, #64489	; 0xfbe9
   3a860:	movt	r1, #3
   3a864:	movw	r2, #163	; 0xa3
   3a868:	movw	r3, #64504	; 0xfbf8
   3a86c:	movt	r3, #3
   3a870:	bl	118b0 <__assert_fail@plt>
   3a874:	b	3a878 <ftello64@plt+0x28fb0>
   3a878:	ldr	r0, [sp, #4]
   3a87c:	movw	r1, #1
   3a880:	strb	r1, [r0, #28]
   3a884:	ldr	r0, [sp, #4]
   3a888:	add	r0, r0, #8
   3a88c:	bl	115e0 <mbsinit@plt>
   3a890:	cmp	r0, #0
   3a894:	beq	3a8a4 <ftello64@plt+0x28fdc>
   3a898:	ldr	r0, [sp, #4]
   3a89c:	movw	r1, #0
   3a8a0:	strb	r1, [r0, #4]
   3a8a4:	b	3a8a8 <ftello64@plt+0x28fe0>
   3a8a8:	b	3a8ac <ftello64@plt+0x28fe4>
   3a8ac:	b	3a8b0 <ftello64@plt+0x28fe8>
   3a8b0:	ldr	r0, [sp, #4]
   3a8b4:	movw	r1, #1
   3a8b8:	strb	r1, [r0, #16]
   3a8bc:	mov	sp, fp
   3a8c0:	pop	{fp, pc}
   3a8c4:	sub	sp, sp, #8
   3a8c8:	str	r0, [sp, #4]
   3a8cc:	str	r1, [sp]
   3a8d0:	ldr	r0, [sp]
   3a8d4:	ldr	r1, [sp, #4]
   3a8d8:	ldr	r2, [r1, #20]
   3a8dc:	add	r0, r2, r0
   3a8e0:	str	r0, [r1, #20]
   3a8e4:	ldr	r0, [sp]
   3a8e8:	ldr	r1, [sp, #4]
   3a8ec:	ldr	r2, [r1]
   3a8f0:	add	r0, r2, r0
   3a8f4:	str	r0, [r1]
   3a8f8:	add	sp, sp, #8
   3a8fc:	bx	lr
   3a900:	push	{fp, lr}
   3a904:	mov	fp, sp
   3a908:	sub	sp, sp, #8
   3a90c:	str	r0, [sp, #4]
   3a910:	str	r1, [sp]
   3a914:	ldr	r0, [sp]
   3a918:	ldr	r0, [r0]
   3a91c:	ldr	r1, [sp, #4]
   3a920:	str	r0, [r1]
   3a924:	ldr	r0, [sp]
   3a928:	ldrb	r0, [r0, #4]
   3a92c:	ldr	r1, [sp, #4]
   3a930:	and	r2, r0, #1
   3a934:	strb	r2, [r1, #4]
   3a938:	tst	r0, #1
   3a93c:	beq	3a95c <ftello64@plt+0x29094>
   3a940:	ldr	r0, [sp, #4]
   3a944:	ldr	r1, [sp]
   3a948:	ldr	r2, [r1, #8]
   3a94c:	str	r2, [r0, #8]
   3a950:	ldr	r1, [r1, #12]
   3a954:	str	r1, [r0, #12]
   3a958:	b	3a974 <ftello64@plt+0x290ac>
   3a95c:	ldr	r0, [sp, #4]
   3a960:	add	r0, r0, #8
   3a964:	movw	r1, #0
   3a968:	and	r1, r1, #255	; 0xff
   3a96c:	movw	r2, #8
   3a970:	bl	11790 <memset@plt>
   3a974:	ldr	r0, [sp]
   3a978:	ldrb	r0, [r0, #16]
   3a97c:	ldr	r1, [sp, #4]
   3a980:	and	r0, r0, #1
   3a984:	strb	r0, [r1, #16]
   3a988:	ldr	r0, [sp, #4]
   3a98c:	add	r0, r0, #20
   3a990:	ldr	r1, [sp]
   3a994:	add	r1, r1, #20
   3a998:	bl	3e2a8 <ftello64@plt+0x2c9e0>
   3a99c:	mov	sp, fp
   3a9a0:	pop	{fp, pc}
   3a9a4:	push	{fp, lr}
   3a9a8:	mov	fp, sp
   3a9ac:	sub	sp, sp, #32
   3a9b0:	str	r0, [fp, #-8]
   3a9b4:	str	r1, [fp, #-12]
   3a9b8:	str	r2, [sp, #16]
   3a9bc:	str	r3, [sp, #12]
   3a9c0:	ldr	r0, [fp, #-8]
   3a9c4:	movw	r1, #0
   3a9c8:	cmp	r0, r1
   3a9cc:	bne	3a9d8 <ftello64@plt+0x29110>
   3a9d0:	add	r0, sp, #4
   3a9d4:	str	r0, [fp, #-8]
   3a9d8:	ldr	r0, [fp, #-8]
   3a9dc:	ldr	r1, [fp, #-12]
   3a9e0:	ldr	r2, [sp, #16]
   3a9e4:	ldr	r3, [sp, #12]
   3a9e8:	bl	11694 <mbrtowc@plt>
   3a9ec:	str	r0, [sp, #8]
   3a9f0:	ldr	r0, [sp, #8]
   3a9f4:	mvn	r1, #1
   3a9f8:	cmp	r1, r0
   3a9fc:	bhi	3aa40 <ftello64@plt+0x29178>
   3aa00:	ldr	r0, [sp, #16]
   3aa04:	cmp	r0, #0
   3aa08:	beq	3aa40 <ftello64@plt+0x29178>
   3aa0c:	movw	r0, #0
   3aa10:	bl	3e018 <ftello64@plt+0x2c750>
   3aa14:	tst	r0, #1
   3aa18:	bne	3aa40 <ftello64@plt+0x29178>
   3aa1c:	ldr	r0, [fp, #-12]
   3aa20:	ldrb	r0, [r0]
   3aa24:	strb	r0, [sp, #3]
   3aa28:	ldrb	r0, [sp, #3]
   3aa2c:	ldr	r1, [fp, #-8]
   3aa30:	str	r0, [r1]
   3aa34:	movw	r0, #1
   3aa38:	str	r0, [fp, #-4]
   3aa3c:	b	3aa48 <ftello64@plt+0x29180>
   3aa40:	ldr	r0, [sp, #8]
   3aa44:	str	r0, [fp, #-4]
   3aa48:	ldr	r0, [fp, #-4]
   3aa4c:	mov	sp, fp
   3aa50:	pop	{fp, pc}
   3aa54:	push	{r4, r5, fp, lr}
   3aa58:	add	fp, sp, #8
   3aa5c:	sub	sp, sp, #432	; 0x1b0
   3aa60:	str	r0, [fp, #-16]
   3aa64:	str	r1, [fp, #-20]	; 0xffffffec
   3aa68:	bl	11664 <__ctype_get_mb_cur_max@plt>
   3aa6c:	cmp	r0, #1
   3aa70:	bls	3afb8 <ftello64@plt+0x296f0>
   3aa74:	ldr	r0, [fp, #-20]	; 0xffffffec
   3aa78:	str	r0, [fp, #-60]	; 0xffffffc4
   3aa7c:	movw	r0, #0
   3aa80:	strb	r0, [fp, #-76]	; 0xffffffb4
   3aa84:	sub	r1, fp, #76	; 0x4c
   3aa88:	add	r2, r1, #4
   3aa8c:	str	r0, [sp, #68]	; 0x44
   3aa90:	mov	r0, r2
   3aa94:	ldr	r2, [sp, #68]	; 0x44
   3aa98:	and	r3, r2, #255	; 0xff
   3aa9c:	str	r1, [sp, #64]	; 0x40
   3aaa0:	mov	r1, r3
   3aaa4:	movw	r2, #8
   3aaa8:	bl	11790 <memset@plt>
   3aaac:	ldr	r0, [sp, #68]	; 0x44
   3aab0:	strb	r0, [fp, #-64]	; 0xffffffc0
   3aab4:	ldr	r0, [sp, #64]	; 0x40
   3aab8:	bl	3bb18 <ftello64@plt+0x2a250>
   3aabc:	ldrb	r0, [fp, #-52]	; 0xffffffcc
   3aac0:	tst	r0, #1
   3aac4:	movw	r0, #0
   3aac8:	str	r0, [sp, #60]	; 0x3c
   3aacc:	beq	3aae4 <ftello64@plt+0x2921c>
   3aad0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3aad4:	cmp	r0, #0
   3aad8:	movw	r0, #0
   3aadc:	moveq	r0, #1
   3aae0:	str	r0, [sp, #60]	; 0x3c
   3aae4:	ldr	r0, [sp, #60]	; 0x3c
   3aae8:	mvn	r1, #0
   3aaec:	eor	r0, r0, r1
   3aaf0:	tst	r0, #1
   3aaf4:	beq	3afac <ftello64@plt+0x296e4>
   3aaf8:	movw	r0, #1
   3aafc:	strb	r0, [fp, #-77]	; 0xffffffb3
   3ab00:	movw	r0, #0
   3ab04:	str	r0, [fp, #-84]	; 0xffffffac
   3ab08:	str	r0, [fp, #-88]	; 0xffffffa8
   3ab0c:	str	r0, [fp, #-92]	; 0xffffffa4
   3ab10:	ldr	r0, [fp, #-20]	; 0xffffffec
   3ab14:	str	r0, [fp, #-132]	; 0xffffff7c
   3ab18:	movw	r0, #0
   3ab1c:	strb	r0, [fp, #-148]	; 0xffffff6c
   3ab20:	sub	r1, fp, #148	; 0x94
   3ab24:	add	r1, r1, #4
   3ab28:	str	r0, [sp, #56]	; 0x38
   3ab2c:	mov	r0, r1
   3ab30:	ldr	r1, [sp, #56]	; 0x38
   3ab34:	and	r1, r1, #255	; 0xff
   3ab38:	movw	r2, #8
   3ab3c:	str	r2, [sp, #52]	; 0x34
   3ab40:	bl	11790 <memset@plt>
   3ab44:	ldr	r0, [sp, #56]	; 0x38
   3ab48:	strb	r0, [fp, #-136]	; 0xffffff78
   3ab4c:	ldr	r1, [fp, #-16]
   3ab50:	str	r1, [fp, #-188]	; 0xffffff44
   3ab54:	strb	r0, [fp, #-204]	; 0xffffff34
   3ab58:	sub	r1, fp, #204	; 0xcc
   3ab5c:	add	r1, r1, #4
   3ab60:	mov	r0, r1
   3ab64:	ldr	r1, [sp, #56]	; 0x38
   3ab68:	and	r1, r1, #255	; 0xff
   3ab6c:	ldr	r2, [sp, #52]	; 0x34
   3ab70:	bl	11790 <memset@plt>
   3ab74:	ldr	r0, [sp, #56]	; 0x38
   3ab78:	strb	r0, [fp, #-192]	; 0xffffff40
   3ab7c:	sub	r0, fp, #204	; 0xcc
   3ab80:	bl	3bb18 <ftello64@plt+0x2a250>
   3ab84:	ldrb	r0, [fp, #-180]	; 0xffffff4c
   3ab88:	tst	r0, #1
   3ab8c:	movw	r0, #0
   3ab90:	str	r0, [sp, #48]	; 0x30
   3ab94:	beq	3abac <ftello64@plt+0x292e4>
   3ab98:	ldr	r0, [fp, #-176]	; 0xffffff50
   3ab9c:	cmp	r0, #0
   3aba0:	movw	r0, #0
   3aba4:	moveq	r0, #1
   3aba8:	str	r0, [sp, #48]	; 0x30
   3abac:	ldr	r0, [sp, #48]	; 0x30
   3abb0:	mvn	r1, #0
   3abb4:	eor	r0, r0, r1
   3abb8:	tst	r0, #1
   3abbc:	bne	3abcc <ftello64@plt+0x29304>
   3abc0:	movw	r0, #0
   3abc4:	str	r0, [fp, #-12]
   3abc8:	b	3b1f8 <ftello64@plt+0x29930>
   3abcc:	ldrb	r0, [fp, #-77]	; 0xffffffb3
   3abd0:	tst	r0, #1
   3abd4:	beq	3ad20 <ftello64@plt+0x29458>
   3abd8:	ldr	r0, [fp, #-84]	; 0xffffffac
   3abdc:	cmp	r0, #10
   3abe0:	bcc	3ad20 <ftello64@plt+0x29458>
   3abe4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3abe8:	ldr	r1, [fp, #-84]	; 0xffffffac
   3abec:	movw	r2, #5
   3abf0:	mul	r1, r1, r2
   3abf4:	cmp	r0, r1
   3abf8:	bcc	3ad20 <ftello64@plt+0x29458>
   3abfc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3ac00:	ldr	r1, [fp, #-92]	; 0xffffffa4
   3ac04:	sub	r0, r0, r1
   3ac08:	str	r0, [fp, #-208]	; 0xffffff30
   3ac0c:	ldr	r0, [fp, #-208]	; 0xffffff30
   3ac10:	cmp	r0, #0
   3ac14:	movw	r0, #0
   3ac18:	str	r0, [sp, #44]	; 0x2c
   3ac1c:	bls	3ac60 <ftello64@plt+0x29398>
   3ac20:	sub	r0, fp, #148	; 0x94
   3ac24:	bl	3bb18 <ftello64@plt+0x2a250>
   3ac28:	ldrb	r0, [fp, #-124]	; 0xffffff84
   3ac2c:	tst	r0, #1
   3ac30:	movw	r0, #0
   3ac34:	str	r0, [sp, #40]	; 0x28
   3ac38:	beq	3ac50 <ftello64@plt+0x29388>
   3ac3c:	ldr	r0, [fp, #-120]	; 0xffffff88
   3ac40:	cmp	r0, #0
   3ac44:	movw	r0, #0
   3ac48:	moveq	r0, #1
   3ac4c:	str	r0, [sp, #40]	; 0x28
   3ac50:	ldr	r0, [sp, #40]	; 0x28
   3ac54:	mvn	r1, #0
   3ac58:	eor	r0, r0, r1
   3ac5c:	str	r0, [sp, #44]	; 0x2c
   3ac60:	ldr	r0, [sp, #44]	; 0x2c
   3ac64:	tst	r0, #1
   3ac68:	beq	3ac98 <ftello64@plt+0x293d0>
   3ac6c:	ldr	r0, [fp, #-128]	; 0xffffff80
   3ac70:	ldr	r1, [fp, #-132]	; 0xffffff7c
   3ac74:	add	r0, r1, r0
   3ac78:	str	r0, [fp, #-132]	; 0xffffff7c
   3ac7c:	movw	r0, #0
   3ac80:	strb	r0, [fp, #-136]	; 0xffffff78
   3ac84:	ldr	r0, [fp, #-208]	; 0xffffff30
   3ac88:	mvn	r1, #0
   3ac8c:	add	r0, r0, r1
   3ac90:	str	r0, [fp, #-208]	; 0xffffff30
   3ac94:	b	3ac0c <ftello64@plt+0x29344>
   3ac98:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3ac9c:	str	r0, [fp, #-92]	; 0xffffffa4
   3aca0:	sub	r0, fp, #148	; 0x94
   3aca4:	bl	3bb18 <ftello64@plt+0x2a250>
   3aca8:	ldrb	r0, [fp, #-124]	; 0xffffff84
   3acac:	tst	r0, #1
   3acb0:	movw	r0, #0
   3acb4:	str	r0, [sp, #36]	; 0x24
   3acb8:	beq	3acd0 <ftello64@plt+0x29408>
   3acbc:	ldr	r0, [fp, #-120]	; 0xffffff88
   3acc0:	cmp	r0, #0
   3acc4:	movw	r0, #0
   3acc8:	moveq	r0, #1
   3accc:	str	r0, [sp, #36]	; 0x24
   3acd0:	ldr	r0, [sp, #36]	; 0x24
   3acd4:	mvn	r1, #0
   3acd8:	eor	r0, r0, r1
   3acdc:	tst	r0, #1
   3ace0:	bne	3ad1c <ftello64@plt+0x29454>
   3ace4:	ldr	r0, [fp, #-16]
   3ace8:	ldr	r1, [fp, #-20]	; 0xffffffec
   3acec:	sub	r2, fp, #212	; 0xd4
   3acf0:	bl	3b204 <ftello64@plt+0x2993c>
   3acf4:	and	r0, r0, #1
   3acf8:	strb	r0, [fp, #-213]	; 0xffffff2b
   3acfc:	ldrb	r0, [fp, #-213]	; 0xffffff2b
   3ad00:	tst	r0, #1
   3ad04:	beq	3ad14 <ftello64@plt+0x2944c>
   3ad08:	ldr	r0, [fp, #-212]	; 0xffffff2c
   3ad0c:	str	r0, [fp, #-12]
   3ad10:	b	3b1f8 <ftello64@plt+0x29930>
   3ad14:	movw	r0, #0
   3ad18:	strb	r0, [fp, #-77]	; 0xffffffb3
   3ad1c:	b	3ad20 <ftello64@plt+0x29458>
   3ad20:	ldr	r0, [fp, #-84]	; 0xffffffac
   3ad24:	add	r0, r0, #1
   3ad28:	str	r0, [fp, #-84]	; 0xffffffac
   3ad2c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3ad30:	add	r0, r0, #1
   3ad34:	str	r0, [fp, #-88]	; 0xffffffa8
   3ad38:	ldrb	r0, [fp, #-180]	; 0xffffff4c
   3ad3c:	tst	r0, #1
   3ad40:	beq	3ad64 <ftello64@plt+0x2949c>
   3ad44:	ldrb	r0, [fp, #-52]	; 0xffffffcc
   3ad48:	tst	r0, #1
   3ad4c:	beq	3ad64 <ftello64@plt+0x2949c>
   3ad50:	ldr	r0, [fp, #-176]	; 0xffffff50
   3ad54:	ldr	r1, [fp, #-48]	; 0xffffffd0
   3ad58:	cmp	r0, r1
   3ad5c:	beq	3ad8c <ftello64@plt+0x294c4>
   3ad60:	b	3af8c <ftello64@plt+0x296c4>
   3ad64:	ldr	r0, [fp, #-184]	; 0xffffff48
   3ad68:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3ad6c:	cmp	r0, r1
   3ad70:	bne	3af8c <ftello64@plt+0x296c4>
   3ad74:	ldr	r0, [fp, #-188]	; 0xffffff44
   3ad78:	ldr	r1, [fp, #-60]	; 0xffffffc4
   3ad7c:	ldr	r2, [fp, #-184]	; 0xffffff48
   3ad80:	bl	115ec <memcmp@plt>
   3ad84:	cmp	r0, #0
   3ad88:	bne	3af8c <ftello64@plt+0x296c4>
   3ad8c:	add	r0, sp, #168	; 0xa8
   3ad90:	sub	r1, fp, #204	; 0xcc
   3ad94:	movw	r2, #56	; 0x38
   3ad98:	bl	115b0 <memcpy@plt>
   3ad9c:	ldr	r0, [sp, #188]	; 0xbc
   3ada0:	ldr	r1, [sp, #184]	; 0xb8
   3ada4:	add	r0, r1, r0
   3ada8:	str	r0, [sp, #184]	; 0xb8
   3adac:	movw	r0, #0
   3adb0:	strb	r0, [sp, #180]	; 0xb4
   3adb4:	ldr	r1, [fp, #-20]	; 0xffffffec
   3adb8:	str	r1, [sp, #128]	; 0x80
   3adbc:	strb	r0, [sp, #112]	; 0x70
   3adc0:	add	r1, sp, #112	; 0x70
   3adc4:	add	r2, r1, #4
   3adc8:	str	r0, [sp, #32]
   3adcc:	mov	r0, r2
   3add0:	ldr	r2, [sp, #32]
   3add4:	and	lr, r2, #255	; 0xff
   3add8:	str	r1, [sp, #28]
   3addc:	mov	r1, lr
   3ade0:	movw	r2, #8
   3ade4:	bl	11790 <memset@plt>
   3ade8:	ldr	r0, [sp, #32]
   3adec:	strb	r0, [sp, #124]	; 0x7c
   3adf0:	ldr	r0, [sp, #28]
   3adf4:	bl	3bb18 <ftello64@plt+0x2a250>
   3adf8:	ldrb	r0, [sp, #136]	; 0x88
   3adfc:	tst	r0, #1
   3ae00:	movw	r0, #0
   3ae04:	str	r0, [sp, #24]
   3ae08:	beq	3ae20 <ftello64@plt+0x29558>
   3ae0c:	ldr	r0, [sp, #140]	; 0x8c
   3ae10:	cmp	r0, #0
   3ae14:	movw	r0, #0
   3ae18:	moveq	r0, #1
   3ae1c:	str	r0, [sp, #24]
   3ae20:	ldr	r0, [sp, #24]
   3ae24:	mvn	r1, #0
   3ae28:	eor	r0, r0, r1
   3ae2c:	tst	r0, #1
   3ae30:	bne	3ae38 <ftello64@plt+0x29570>
   3ae34:	bl	1188c <abort@plt>
   3ae38:	ldr	r0, [sp, #132]	; 0x84
   3ae3c:	ldr	r1, [sp, #128]	; 0x80
   3ae40:	add	r0, r1, r0
   3ae44:	str	r0, [sp, #128]	; 0x80
   3ae48:	movw	r0, #0
   3ae4c:	strb	r0, [sp, #124]	; 0x7c
   3ae50:	add	r0, sp, #112	; 0x70
   3ae54:	bl	3bb18 <ftello64@plt+0x2a250>
   3ae58:	ldrb	r0, [sp, #136]	; 0x88
   3ae5c:	tst	r0, #1
   3ae60:	movw	r0, #0
   3ae64:	str	r0, [sp, #20]
   3ae68:	beq	3ae80 <ftello64@plt+0x295b8>
   3ae6c:	ldr	r0, [sp, #140]	; 0x8c
   3ae70:	cmp	r0, #0
   3ae74:	movw	r0, #0
   3ae78:	moveq	r0, #1
   3ae7c:	str	r0, [sp, #20]
   3ae80:	ldr	r0, [sp, #20]
   3ae84:	mvn	r1, #0
   3ae88:	eor	r0, r0, r1
   3ae8c:	tst	r0, #1
   3ae90:	bne	3aea0 <ftello64@plt+0x295d8>
   3ae94:	ldr	r0, [fp, #-188]	; 0xffffff44
   3ae98:	str	r0, [fp, #-12]
   3ae9c:	b	3b1f8 <ftello64@plt+0x29930>
   3aea0:	add	r0, sp, #168	; 0xa8
   3aea4:	bl	3bb18 <ftello64@plt+0x2a250>
   3aea8:	ldrb	r0, [sp, #192]	; 0xc0
   3aeac:	tst	r0, #1
   3aeb0:	movw	r0, #0
   3aeb4:	str	r0, [sp, #16]
   3aeb8:	beq	3aed0 <ftello64@plt+0x29608>
   3aebc:	ldr	r0, [sp, #196]	; 0xc4
   3aec0:	cmp	r0, #0
   3aec4:	movw	r0, #0
   3aec8:	moveq	r0, #1
   3aecc:	str	r0, [sp, #16]
   3aed0:	ldr	r0, [sp, #16]
   3aed4:	mvn	r1, #0
   3aed8:	eor	r0, r0, r1
   3aedc:	tst	r0, #1
   3aee0:	bne	3aef0 <ftello64@plt+0x29628>
   3aee4:	movw	r0, #0
   3aee8:	str	r0, [fp, #-12]
   3aeec:	b	3b1f8 <ftello64@plt+0x29930>
   3aef0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3aef4:	add	r0, r0, #1
   3aef8:	str	r0, [fp, #-88]	; 0xffffffa8
   3aefc:	ldrb	r0, [sp, #192]	; 0xc0
   3af00:	tst	r0, #1
   3af04:	beq	3af28 <ftello64@plt+0x29660>
   3af08:	ldrb	r0, [sp, #136]	; 0x88
   3af0c:	tst	r0, #1
   3af10:	beq	3af28 <ftello64@plt+0x29660>
   3af14:	ldr	r0, [sp, #196]	; 0xc4
   3af18:	ldr	r1, [sp, #140]	; 0x8c
   3af1c:	cmp	r0, r1
   3af20:	beq	3af54 <ftello64@plt+0x2968c>
   3af24:	b	3af50 <ftello64@plt+0x29688>
   3af28:	ldr	r0, [sp, #188]	; 0xbc
   3af2c:	ldr	r1, [sp, #132]	; 0x84
   3af30:	cmp	r0, r1
   3af34:	bne	3af50 <ftello64@plt+0x29688>
   3af38:	ldr	r0, [sp, #184]	; 0xb8
   3af3c:	ldr	r1, [sp, #128]	; 0x80
   3af40:	ldr	r2, [sp, #188]	; 0xbc
   3af44:	bl	115ec <memcmp@plt>
   3af48:	cmp	r0, #0
   3af4c:	beq	3af54 <ftello64@plt+0x2968c>
   3af50:	b	3af88 <ftello64@plt+0x296c0>
   3af54:	b	3af58 <ftello64@plt+0x29690>
   3af58:	ldr	r0, [sp, #188]	; 0xbc
   3af5c:	ldr	r1, [sp, #184]	; 0xb8
   3af60:	add	r0, r1, r0
   3af64:	str	r0, [sp, #184]	; 0xb8
   3af68:	movw	r0, #0
   3af6c:	strb	r0, [sp, #180]	; 0xb4
   3af70:	ldr	r1, [sp, #132]	; 0x84
   3af74:	ldr	r2, [sp, #128]	; 0x80
   3af78:	add	r1, r2, r1
   3af7c:	str	r1, [sp, #128]	; 0x80
   3af80:	strb	r0, [sp, #124]	; 0x7c
   3af84:	b	3ae50 <ftello64@plt+0x29588>
   3af88:	b	3af8c <ftello64@plt+0x296c4>
   3af8c:	b	3af90 <ftello64@plt+0x296c8>
   3af90:	ldr	r0, [fp, #-184]	; 0xffffff48
   3af94:	ldr	r1, [fp, #-188]	; 0xffffff44
   3af98:	add	r0, r1, r0
   3af9c:	str	r0, [fp, #-188]	; 0xffffff44
   3afa0:	movw	r0, #0
   3afa4:	strb	r0, [fp, #-192]	; 0xffffff40
   3afa8:	b	3ab7c <ftello64@plt+0x292b4>
   3afac:	ldr	r0, [fp, #-16]
   3afb0:	str	r0, [fp, #-12]
   3afb4:	b	3b1f8 <ftello64@plt+0x29930>
   3afb8:	ldr	r0, [fp, #-20]	; 0xffffffec
   3afbc:	ldrb	r0, [r0]
   3afc0:	cmp	r0, #0
   3afc4:	beq	3b1f0 <ftello64@plt+0x29928>
   3afc8:	movw	r0, #1
   3afcc:	strb	r0, [sp, #111]	; 0x6f
   3afd0:	movw	r0, #0
   3afd4:	str	r0, [sp, #104]	; 0x68
   3afd8:	str	r0, [sp, #100]	; 0x64
   3afdc:	str	r0, [sp, #96]	; 0x60
   3afe0:	ldr	r0, [fp, #-20]	; 0xffffffec
   3afe4:	str	r0, [sp, #92]	; 0x5c
   3afe8:	ldr	r0, [fp, #-20]	; 0xffffffec
   3afec:	add	r1, r0, #1
   3aff0:	str	r1, [fp, #-20]	; 0xffffffec
   3aff4:	ldrb	r0, [r0]
   3aff8:	strb	r0, [sp, #91]	; 0x5b
   3affc:	ldr	r0, [fp, #-16]
   3b000:	ldrb	r0, [r0]
   3b004:	cmp	r0, #0
   3b008:	bne	3b018 <ftello64@plt+0x29750>
   3b00c:	movw	r0, #0
   3b010:	str	r0, [fp, #-12]
   3b014:	b	3b1f8 <ftello64@plt+0x29930>
   3b018:	ldrb	r0, [sp, #111]	; 0x6f
   3b01c:	tst	r0, #1
   3b020:	beq	3b118 <ftello64@plt+0x29850>
   3b024:	ldr	r0, [sp, #104]	; 0x68
   3b028:	cmp	r0, #10
   3b02c:	bcc	3b118 <ftello64@plt+0x29850>
   3b030:	ldr	r0, [sp, #100]	; 0x64
   3b034:	ldr	r1, [sp, #104]	; 0x68
   3b038:	movw	r2, #5
   3b03c:	mul	r1, r1, r2
   3b040:	cmp	r0, r1
   3b044:	bcc	3b118 <ftello64@plt+0x29850>
   3b048:	ldr	r0, [sp, #92]	; 0x5c
   3b04c:	movw	r1, #0
   3b050:	cmp	r0, r1
   3b054:	beq	3b098 <ftello64@plt+0x297d0>
   3b058:	ldr	r0, [sp, #92]	; 0x5c
   3b05c:	ldr	r1, [sp, #100]	; 0x64
   3b060:	ldr	r2, [sp, #96]	; 0x60
   3b064:	sub	r1, r1, r2
   3b068:	bl	117d8 <strnlen@plt>
   3b06c:	ldr	r1, [sp, #92]	; 0x5c
   3b070:	add	r0, r1, r0
   3b074:	str	r0, [sp, #92]	; 0x5c
   3b078:	ldr	r0, [sp, #92]	; 0x5c
   3b07c:	ldrb	r0, [r0]
   3b080:	cmp	r0, #0
   3b084:	bne	3b090 <ftello64@plt+0x297c8>
   3b088:	movw	r0, #0
   3b08c:	str	r0, [sp, #92]	; 0x5c
   3b090:	ldr	r0, [sp, #100]	; 0x64
   3b094:	str	r0, [sp, #96]	; 0x60
   3b098:	ldr	r0, [sp, #92]	; 0x5c
   3b09c:	movw	r1, #0
   3b0a0:	cmp	r0, r1
   3b0a4:	bne	3b114 <ftello64@plt+0x2984c>
   3b0a8:	ldr	r0, [fp, #-16]
   3b0ac:	ldr	r1, [fp, #-20]	; 0xffffffec
   3b0b0:	mvn	r2, #0
   3b0b4:	add	r1, r1, r2
   3b0b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   3b0bc:	add	r2, r3, r2
   3b0c0:	str	r0, [sp, #12]
   3b0c4:	mov	r0, r2
   3b0c8:	str	r1, [sp, #8]
   3b0cc:	bl	1173c <strlen@plt>
   3b0d0:	ldr	r1, [sp, #12]
   3b0d4:	str	r0, [sp, #4]
   3b0d8:	mov	r0, r1
   3b0dc:	ldr	r1, [sp, #8]
   3b0e0:	ldr	r2, [sp, #4]
   3b0e4:	add	r3, sp, #84	; 0x54
   3b0e8:	bl	3b85c <ftello64@plt+0x29f94>
   3b0ec:	and	r0, r0, #1
   3b0f0:	strb	r0, [sp, #83]	; 0x53
   3b0f4:	ldrb	r0, [sp, #83]	; 0x53
   3b0f8:	tst	r0, #1
   3b0fc:	beq	3b10c <ftello64@plt+0x29844>
   3b100:	ldr	r0, [sp, #84]	; 0x54
   3b104:	str	r0, [fp, #-12]
   3b108:	b	3b1f8 <ftello64@plt+0x29930>
   3b10c:	movw	r0, #0
   3b110:	strb	r0, [sp, #111]	; 0x6f
   3b114:	b	3b118 <ftello64@plt+0x29850>
   3b118:	ldr	r0, [sp, #104]	; 0x68
   3b11c:	add	r0, r0, #1
   3b120:	str	r0, [sp, #104]	; 0x68
   3b124:	ldr	r0, [sp, #100]	; 0x64
   3b128:	add	r0, r0, #1
   3b12c:	str	r0, [sp, #100]	; 0x64
   3b130:	ldr	r0, [fp, #-16]
   3b134:	ldrb	r0, [r0]
   3b138:	ldrb	r1, [sp, #91]	; 0x5b
   3b13c:	cmp	r0, r1
   3b140:	bne	3b1dc <ftello64@plt+0x29914>
   3b144:	ldr	r0, [fp, #-16]
   3b148:	add	r0, r0, #1
   3b14c:	str	r0, [sp, #76]	; 0x4c
   3b150:	ldr	r0, [fp, #-20]	; 0xffffffec
   3b154:	str	r0, [sp, #72]	; 0x48
   3b158:	ldr	r0, [sp, #72]	; 0x48
   3b15c:	ldrb	r0, [r0]
   3b160:	cmp	r0, #0
   3b164:	bne	3b174 <ftello64@plt+0x298ac>
   3b168:	ldr	r0, [fp, #-16]
   3b16c:	str	r0, [fp, #-12]
   3b170:	b	3b1f8 <ftello64@plt+0x29930>
   3b174:	ldr	r0, [sp, #76]	; 0x4c
   3b178:	ldrb	r0, [r0]
   3b17c:	cmp	r0, #0
   3b180:	bne	3b190 <ftello64@plt+0x298c8>
   3b184:	movw	r0, #0
   3b188:	str	r0, [fp, #-12]
   3b18c:	b	3b1f8 <ftello64@plt+0x29930>
   3b190:	ldr	r0, [sp, #100]	; 0x64
   3b194:	add	r0, r0, #1
   3b198:	str	r0, [sp, #100]	; 0x64
   3b19c:	ldr	r0, [sp, #76]	; 0x4c
   3b1a0:	ldrb	r0, [r0]
   3b1a4:	ldr	r1, [sp, #72]	; 0x48
   3b1a8:	ldrb	r1, [r1]
   3b1ac:	cmp	r0, r1
   3b1b0:	beq	3b1b8 <ftello64@plt+0x298f0>
   3b1b4:	b	3b1d8 <ftello64@plt+0x29910>
   3b1b8:	b	3b1bc <ftello64@plt+0x298f4>
   3b1bc:	ldr	r0, [sp, #76]	; 0x4c
   3b1c0:	add	r0, r0, #1
   3b1c4:	str	r0, [sp, #76]	; 0x4c
   3b1c8:	ldr	r0, [sp, #72]	; 0x48
   3b1cc:	add	r0, r0, #1
   3b1d0:	str	r0, [sp, #72]	; 0x48
   3b1d4:	b	3b158 <ftello64@plt+0x29890>
   3b1d8:	b	3b1dc <ftello64@plt+0x29914>
   3b1dc:	b	3b1e0 <ftello64@plt+0x29918>
   3b1e0:	ldr	r0, [fp, #-16]
   3b1e4:	add	r0, r0, #1
   3b1e8:	str	r0, [fp, #-16]
   3b1ec:	b	3affc <ftello64@plt+0x29734>
   3b1f0:	ldr	r0, [fp, #-16]
   3b1f4:	str	r0, [fp, #-12]
   3b1f8:	ldr	r0, [fp, #-12]
   3b1fc:	sub	sp, fp, #8
   3b200:	pop	{r4, r5, fp, pc}
   3b204:	push	{r4, r5, fp, lr}
   3b208:	add	fp, sp, #8
   3b20c:	sub	sp, sp, #264	; 0x108
   3b210:	str	r0, [fp, #-16]
   3b214:	str	r1, [fp, #-20]	; 0xffffffec
   3b218:	str	r2, [fp, #-24]	; 0xffffffe8
   3b21c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3b220:	bl	3e3ac <ftello64@plt+0x2cae4>
   3b224:	ldr	r1, [pc, #1580]	; 3b858 <ftello64@plt+0x29f90>
   3b228:	str	r0, [fp, #-28]	; 0xffffffe4
   3b22c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3b230:	cmp	r1, r0
   3b234:	bcs	3b244 <ftello64@plt+0x2997c>
   3b238:	movw	r0, #0
   3b23c:	str	r0, [fp, #-240]	; 0xffffff10
   3b240:	b	3b2ac <ftello64@plt+0x299e4>
   3b244:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3b248:	movw	r1, #44	; 0x2c
   3b24c:	mul	r0, r0, r1
   3b250:	movw	r1, #4017	; 0xfb1
   3b254:	cmp	r0, r1
   3b258:	bcs	3b290 <ftello64@plt+0x299c8>
   3b25c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3b260:	mov	r1, #44	; 0x2c
   3b264:	mul	r0, r0, r1
   3b268:	add	r0, r0, #22
   3b26c:	bic	r0, r0, #7
   3b270:	mov	r1, sp
   3b274:	sub	r0, r1, r0
   3b278:	mov	sp, r0
   3b27c:	add	r0, r0, #15
   3b280:	mvn	r1, #15
   3b284:	and	r0, r0, r1
   3b288:	str	r0, [fp, #-244]	; 0xffffff0c
   3b28c:	b	3b2a4 <ftello64@plt+0x299dc>
   3b290:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3b294:	movw	r1, #44	; 0x2c
   3b298:	mul	r0, r0, r1
   3b29c:	bl	3e0b4 <ftello64@plt+0x2c7ec>
   3b2a0:	str	r0, [fp, #-244]	; 0xffffff0c
   3b2a4:	ldr	r0, [fp, #-244]	; 0xffffff0c
   3b2a8:	str	r0, [fp, #-240]	; 0xffffff10
   3b2ac:	ldr	r0, [fp, #-240]	; 0xffffff10
   3b2b0:	str	r0, [fp, #-40]	; 0xffffffd8
   3b2b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b2b8:	movw	r1, #0
   3b2bc:	cmp	r0, r1
   3b2c0:	bne	3b2d4 <ftello64@plt+0x29a0c>
   3b2c4:	movw	r0, #0
   3b2c8:	and	r0, r0, #1
   3b2cc:	strb	r0, [fp, #-9]
   3b2d0:	b	3b848 <ftello64@plt+0x29f80>
   3b2d4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b2d8:	str	r0, [fp, #-32]	; 0xffffffe0
   3b2dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b2e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3b2e4:	movw	r2, #40	; 0x28
   3b2e8:	mul	r1, r1, r2
   3b2ec:	add	r0, r0, r1
   3b2f0:	str	r0, [fp, #-44]	; 0xffffffd4
   3b2f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3b2f8:	str	r0, [fp, #-36]	; 0xffffffdc
   3b2fc:	movw	r0, #0
   3b300:	str	r0, [fp, #-104]	; 0xffffff98
   3b304:	ldr	r0, [fp, #-20]	; 0xffffffec
   3b308:	str	r0, [fp, #-84]	; 0xffffffac
   3b30c:	movw	r0, #0
   3b310:	strb	r0, [fp, #-100]	; 0xffffff9c
   3b314:	sub	r1, fp, #100	; 0x64
   3b318:	add	r1, r1, #4
   3b31c:	str	r0, [fp, #-248]	; 0xffffff08
   3b320:	mov	r0, r1
   3b324:	ldr	r1, [fp, #-248]	; 0xffffff08
   3b328:	and	r1, r1, #255	; 0xff
   3b32c:	movw	r2, #8
   3b330:	bl	11790 <memset@plt>
   3b334:	ldr	r0, [fp, #-248]	; 0xffffff08
   3b338:	strb	r0, [fp, #-88]	; 0xffffffa8
   3b33c:	sub	r0, fp, #100	; 0x64
   3b340:	bl	3bb18 <ftello64@plt+0x2a250>
   3b344:	ldrb	r0, [fp, #-76]	; 0xffffffb4
   3b348:	tst	r0, #1
   3b34c:	movw	r0, #0
   3b350:	str	r0, [fp, #-252]	; 0xffffff04
   3b354:	beq	3b36c <ftello64@plt+0x29aa4>
   3b358:	ldr	r0, [fp, #-72]	; 0xffffffb8
   3b35c:	cmp	r0, #0
   3b360:	movw	r0, #0
   3b364:	moveq	r0, #1
   3b368:	str	r0, [fp, #-252]	; 0xffffff04
   3b36c:	ldr	r0, [fp, #-252]	; 0xffffff04
   3b370:	mvn	r1, #0
   3b374:	eor	r0, r0, r1
   3b378:	tst	r0, #1
   3b37c:	beq	3b3c8 <ftello64@plt+0x29b00>
   3b380:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b384:	ldr	r1, [fp, #-104]	; 0xffffff98
   3b388:	movw	r2, #40	; 0x28
   3b38c:	mul	r1, r1, r2
   3b390:	add	r0, r0, r1
   3b394:	sub	r1, fp, #100	; 0x64
   3b398:	add	r1, r1, #16
   3b39c:	bl	3e2a8 <ftello64@plt+0x2c9e0>
   3b3a0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   3b3a4:	ldr	r1, [fp, #-84]	; 0xffffffac
   3b3a8:	add	r0, r1, r0
   3b3ac:	str	r0, [fp, #-84]	; 0xffffffac
   3b3b0:	movw	r0, #0
   3b3b4:	strb	r0, [fp, #-88]	; 0xffffffa8
   3b3b8:	ldr	r0, [fp, #-104]	; 0xffffff98
   3b3bc:	add	r0, r0, #1
   3b3c0:	str	r0, [fp, #-104]	; 0xffffff98
   3b3c4:	b	3b33c <ftello64@plt+0x29a74>
   3b3c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b3cc:	movw	r1, #1
   3b3d0:	str	r1, [r0, #4]
   3b3d4:	movw	r0, #0
   3b3d8:	str	r0, [fp, #-112]	; 0xffffff90
   3b3dc:	movw	r0, #2
   3b3e0:	str	r0, [fp, #-108]	; 0xffffff94
   3b3e4:	ldr	r0, [fp, #-108]	; 0xffffff94
   3b3e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3b3ec:	cmp	r0, r1
   3b3f0:	bcs	3b548 <ftello64@plt+0x29c80>
   3b3f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b3f8:	ldr	r1, [fp, #-108]	; 0xffffff94
   3b3fc:	sub	r1, r1, #1
   3b400:	movw	r2, #40	; 0x28
   3b404:	mul	r1, r1, r2
   3b408:	add	r0, r0, r1
   3b40c:	str	r0, [fp, #-116]	; 0xffffff8c
   3b410:	ldr	r0, [fp, #-116]	; 0xffffff8c
   3b414:	ldrb	r0, [r0, #8]
   3b418:	tst	r0, #1
   3b41c:	beq	3b46c <ftello64@plt+0x29ba4>
   3b420:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b424:	ldr	r1, [fp, #-112]	; 0xffffff90
   3b428:	movw	r2, #40	; 0x28
   3b42c:	mul	r1, r1, r2
   3b430:	add	r0, r0, r1
   3b434:	ldrb	r0, [r0, #8]
   3b438:	tst	r0, #1
   3b43c:	beq	3b46c <ftello64@plt+0x29ba4>
   3b440:	ldr	r0, [fp, #-116]	; 0xffffff8c
   3b444:	ldr	r0, [r0, #12]
   3b448:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3b44c:	ldr	r2, [fp, #-112]	; 0xffffff90
   3b450:	movw	r3, #40	; 0x28
   3b454:	mul	r2, r2, r3
   3b458:	add	r1, r1, r2
   3b45c:	ldr	r1, [r1, #12]
   3b460:	cmp	r0, r1
   3b464:	beq	3b4c8 <ftello64@plt+0x29c00>
   3b468:	b	3b4f0 <ftello64@plt+0x29c28>
   3b46c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   3b470:	ldr	r0, [r0, #4]
   3b474:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3b478:	ldr	r2, [fp, #-112]	; 0xffffff90
   3b47c:	movw	r3, #40	; 0x28
   3b480:	mul	r2, r2, r3
   3b484:	add	r1, r1, r2
   3b488:	ldr	r1, [r1, #4]
   3b48c:	cmp	r0, r1
   3b490:	bne	3b4f0 <ftello64@plt+0x29c28>
   3b494:	ldr	r0, [fp, #-116]	; 0xffffff8c
   3b498:	ldr	r0, [r0]
   3b49c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3b4a0:	ldr	r2, [fp, #-112]	; 0xffffff90
   3b4a4:	movw	r3, #40	; 0x28
   3b4a8:	mul	r2, r2, r3
   3b4ac:	add	r1, r1, r2
   3b4b0:	ldr	r1, [r1]
   3b4b4:	ldr	r2, [fp, #-116]	; 0xffffff8c
   3b4b8:	ldr	r2, [r2, #4]
   3b4bc:	bl	115ec <memcmp@plt>
   3b4c0:	cmp	r0, #0
   3b4c4:	bne	3b4f0 <ftello64@plt+0x29c28>
   3b4c8:	ldr	r0, [fp, #-108]	; 0xffffff94
   3b4cc:	ldr	r1, [fp, #-112]	; 0xffffff90
   3b4d0:	add	r1, r1, #1
   3b4d4:	str	r1, [fp, #-112]	; 0xffffff90
   3b4d8:	sub	r0, r0, r1
   3b4dc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3b4e0:	ldr	r2, [fp, #-108]	; 0xffffff94
   3b4e4:	add	r1, r1, r2, lsl #2
   3b4e8:	str	r0, [r1]
   3b4ec:	b	3b534 <ftello64@plt+0x29c6c>
   3b4f0:	ldr	r0, [fp, #-112]	; 0xffffff90
   3b4f4:	cmp	r0, #0
   3b4f8:	bne	3b514 <ftello64@plt+0x29c4c>
   3b4fc:	ldr	r0, [fp, #-108]	; 0xffffff94
   3b500:	mov	r1, r0
   3b504:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3b508:	add	r0, r2, r0, lsl #2
   3b50c:	str	r1, [r0]
   3b510:	b	3b534 <ftello64@plt+0x29c6c>
   3b514:	ldr	r0, [fp, #-112]	; 0xffffff90
   3b518:	mov	r1, r0
   3b51c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3b520:	add	r0, r2, r0, lsl #2
   3b524:	ldr	r0, [r0]
   3b528:	sub	r0, r1, r0
   3b52c:	str	r0, [fp, #-112]	; 0xffffff90
   3b530:	b	3b410 <ftello64@plt+0x29b48>
   3b534:	b	3b538 <ftello64@plt+0x29c70>
   3b538:	ldr	r0, [fp, #-108]	; 0xffffff94
   3b53c:	add	r0, r0, #1
   3b540:	str	r0, [fp, #-108]	; 0xffffff94
   3b544:	b	3b3e4 <ftello64@plt+0x29b1c>
   3b548:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3b54c:	movw	r1, #0
   3b550:	str	r1, [r0]
   3b554:	str	r1, [fp, #-120]	; 0xffffff88
   3b558:	ldr	r0, [fp, #-16]
   3b55c:	str	r0, [fp, #-160]	; 0xffffff60
   3b560:	movw	r0, #0
   3b564:	strb	r0, [fp, #-176]	; 0xffffff50
   3b568:	sub	r1, fp, #176	; 0xb0
   3b56c:	add	r1, r1, #4
   3b570:	str	r0, [fp, #-256]	; 0xffffff00
   3b574:	mov	r0, r1
   3b578:	ldr	r1, [fp, #-256]	; 0xffffff00
   3b57c:	and	r1, r1, #255	; 0xff
   3b580:	movw	r2, #8
   3b584:	str	r2, [fp, #-260]	; 0xfffffefc
   3b588:	bl	11790 <memset@plt>
   3b58c:	ldr	r0, [fp, #-256]	; 0xffffff00
   3b590:	strb	r0, [fp, #-164]	; 0xffffff5c
   3b594:	ldr	r1, [fp, #-16]
   3b598:	str	r1, [fp, #-216]	; 0xffffff28
   3b59c:	strb	r0, [fp, #-232]	; 0xffffff18
   3b5a0:	sub	r1, fp, #232	; 0xe8
   3b5a4:	add	r1, r1, #4
   3b5a8:	mov	r0, r1
   3b5ac:	ldr	r1, [fp, #-256]	; 0xffffff00
   3b5b0:	and	r1, r1, #255	; 0xff
   3b5b4:	ldr	r2, [fp, #-260]	; 0xfffffefc
   3b5b8:	bl	11790 <memset@plt>
   3b5bc:	ldr	r0, [fp, #-256]	; 0xffffff00
   3b5c0:	strb	r0, [fp, #-220]	; 0xffffff24
   3b5c4:	sub	r0, fp, #232	; 0xe8
   3b5c8:	bl	3bb18 <ftello64@plt+0x2a250>
   3b5cc:	ldrb	r0, [fp, #-208]	; 0xffffff30
   3b5d0:	tst	r0, #1
   3b5d4:	movw	r0, #0
   3b5d8:	str	r0, [fp, #-264]	; 0xfffffef8
   3b5dc:	beq	3b5f4 <ftello64@plt+0x29d2c>
   3b5e0:	ldr	r0, [fp, #-204]	; 0xffffff34
   3b5e4:	cmp	r0, #0
   3b5e8:	movw	r0, #0
   3b5ec:	moveq	r0, #1
   3b5f0:	str	r0, [fp, #-264]	; 0xfffffef8
   3b5f4:	ldr	r0, [fp, #-264]	; 0xfffffef8
   3b5f8:	mvn	r1, #0
   3b5fc:	eor	r0, r0, r1
   3b600:	tst	r0, #1
   3b604:	beq	3b834 <ftello64@plt+0x29f6c>
   3b608:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b60c:	ldr	r1, [fp, #-120]	; 0xffffff88
   3b610:	movw	r2, #40	; 0x28
   3b614:	mul	r1, r1, r2
   3b618:	add	r0, r0, r1
   3b61c:	ldrb	r0, [r0, #8]
   3b620:	tst	r0, #1
   3b624:	beq	3b65c <ftello64@plt+0x29d94>
   3b628:	ldrb	r0, [fp, #-208]	; 0xffffff30
   3b62c:	tst	r0, #1
   3b630:	beq	3b65c <ftello64@plt+0x29d94>
   3b634:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b638:	ldr	r1, [fp, #-120]	; 0xffffff88
   3b63c:	movw	r2, #40	; 0x28
   3b640:	mul	r1, r1, r2
   3b644:	add	r0, r0, r1
   3b648:	ldr	r0, [r0, #12]
   3b64c:	ldr	r1, [fp, #-204]	; 0xffffff34
   3b650:	cmp	r0, r1
   3b654:	beq	3b6bc <ftello64@plt+0x29df4>
   3b658:	b	3b704 <ftello64@plt+0x29e3c>
   3b65c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b660:	ldr	r1, [fp, #-120]	; 0xffffff88
   3b664:	movw	r2, #40	; 0x28
   3b668:	mul	r1, r1, r2
   3b66c:	add	r0, r0, r1
   3b670:	ldr	r0, [r0, #4]
   3b674:	ldr	r1, [fp, #-212]	; 0xffffff2c
   3b678:	cmp	r0, r1
   3b67c:	bne	3b704 <ftello64@plt+0x29e3c>
   3b680:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b684:	ldr	r1, [fp, #-120]	; 0xffffff88
   3b688:	movw	r2, #40	; 0x28
   3b68c:	mul	r1, r1, r2
   3b690:	add	r0, r0, r1
   3b694:	ldr	r0, [r0]
   3b698:	ldr	r1, [fp, #-216]	; 0xffffff28
   3b69c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3b6a0:	ldr	ip, [fp, #-120]	; 0xffffff88
   3b6a4:	mul	r2, ip, r2
   3b6a8:	add	r2, r3, r2
   3b6ac:	ldr	r2, [r2, #4]
   3b6b0:	bl	115ec <memcmp@plt>
   3b6b4:	cmp	r0, #0
   3b6b8:	bne	3b704 <ftello64@plt+0x29e3c>
   3b6bc:	ldr	r0, [fp, #-120]	; 0xffffff88
   3b6c0:	add	r0, r0, #1
   3b6c4:	str	r0, [fp, #-120]	; 0xffffff88
   3b6c8:	ldr	r0, [fp, #-212]	; 0xffffff2c
   3b6cc:	ldr	r1, [fp, #-216]	; 0xffffff28
   3b6d0:	add	r0, r1, r0
   3b6d4:	str	r0, [fp, #-216]	; 0xffffff28
   3b6d8:	movw	r0, #0
   3b6dc:	strb	r0, [fp, #-220]	; 0xffffff24
   3b6e0:	ldr	r0, [fp, #-120]	; 0xffffff88
   3b6e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3b6e8:	cmp	r0, r1
   3b6ec:	bne	3b700 <ftello64@plt+0x29e38>
   3b6f0:	ldr	r0, [fp, #-160]	; 0xffffff60
   3b6f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3b6f8:	str	r0, [r1]
   3b6fc:	b	3b834 <ftello64@plt+0x29f6c>
   3b700:	b	3b830 <ftello64@plt+0x29f68>
   3b704:	ldr	r0, [fp, #-120]	; 0xffffff88
   3b708:	cmp	r0, #0
   3b70c:	bls	3b7b8 <ftello64@plt+0x29ef0>
   3b710:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b714:	ldr	r1, [fp, #-120]	; 0xffffff88
   3b718:	add	r0, r0, r1, lsl #2
   3b71c:	ldr	r0, [r0]
   3b720:	str	r0, [fp, #-236]	; 0xffffff14
   3b724:	ldr	r0, [fp, #-236]	; 0xffffff14
   3b728:	ldr	r1, [fp, #-120]	; 0xffffff88
   3b72c:	sub	r0, r1, r0
   3b730:	str	r0, [fp, #-120]	; 0xffffff88
   3b734:	ldr	r0, [fp, #-236]	; 0xffffff14
   3b738:	cmp	r0, #0
   3b73c:	bls	3b7b4 <ftello64@plt+0x29eec>
   3b740:	sub	r0, fp, #176	; 0xb0
   3b744:	bl	3bb18 <ftello64@plt+0x2a250>
   3b748:	ldrb	r0, [fp, #-152]	; 0xffffff68
   3b74c:	tst	r0, #1
   3b750:	movw	r0, #0
   3b754:	str	r0, [fp, #-268]	; 0xfffffef4
   3b758:	beq	3b770 <ftello64@plt+0x29ea8>
   3b75c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3b760:	cmp	r0, #0
   3b764:	movw	r0, #0
   3b768:	moveq	r0, #1
   3b76c:	str	r0, [fp, #-268]	; 0xfffffef4
   3b770:	ldr	r0, [fp, #-268]	; 0xfffffef4
   3b774:	mvn	r1, #0
   3b778:	eor	r0, r0, r1
   3b77c:	tst	r0, #1
   3b780:	bne	3b788 <ftello64@plt+0x29ec0>
   3b784:	bl	1188c <abort@plt>
   3b788:	ldr	r0, [fp, #-156]	; 0xffffff64
   3b78c:	ldr	r1, [fp, #-160]	; 0xffffff60
   3b790:	add	r0, r1, r0
   3b794:	str	r0, [fp, #-160]	; 0xffffff60
   3b798:	movw	r0, #0
   3b79c:	strb	r0, [fp, #-164]	; 0xffffff5c
   3b7a0:	ldr	r0, [fp, #-236]	; 0xffffff14
   3b7a4:	mvn	r1, #0
   3b7a8:	add	r0, r0, r1
   3b7ac:	str	r0, [fp, #-236]	; 0xffffff14
   3b7b0:	b	3b734 <ftello64@plt+0x29e6c>
   3b7b4:	b	3b82c <ftello64@plt+0x29f64>
   3b7b8:	sub	r0, fp, #176	; 0xb0
   3b7bc:	bl	3bb18 <ftello64@plt+0x2a250>
   3b7c0:	ldrb	r0, [fp, #-152]	; 0xffffff68
   3b7c4:	tst	r0, #1
   3b7c8:	movw	r0, #0
   3b7cc:	str	r0, [fp, #-272]	; 0xfffffef0
   3b7d0:	beq	3b7e8 <ftello64@plt+0x29f20>
   3b7d4:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3b7d8:	cmp	r0, #0
   3b7dc:	movw	r0, #0
   3b7e0:	moveq	r0, #1
   3b7e4:	str	r0, [fp, #-272]	; 0xfffffef0
   3b7e8:	ldr	r0, [fp, #-272]	; 0xfffffef0
   3b7ec:	mvn	r1, #0
   3b7f0:	eor	r0, r0, r1
   3b7f4:	tst	r0, #1
   3b7f8:	bne	3b800 <ftello64@plt+0x29f38>
   3b7fc:	bl	1188c <abort@plt>
   3b800:	ldr	r0, [fp, #-156]	; 0xffffff64
   3b804:	ldr	r1, [fp, #-160]	; 0xffffff60
   3b808:	add	r0, r1, r0
   3b80c:	str	r0, [fp, #-160]	; 0xffffff60
   3b810:	movw	r0, #0
   3b814:	strb	r0, [fp, #-164]	; 0xffffff5c
   3b818:	ldr	r1, [fp, #-212]	; 0xffffff2c
   3b81c:	ldr	r2, [fp, #-216]	; 0xffffff28
   3b820:	add	r1, r2, r1
   3b824:	str	r1, [fp, #-216]	; 0xffffff28
   3b828:	strb	r0, [fp, #-220]	; 0xffffff24
   3b82c:	b	3b830 <ftello64@plt+0x29f68>
   3b830:	b	3b5c4 <ftello64@plt+0x29cfc>
   3b834:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b838:	bl	3e1dc <ftello64@plt+0x2c914>
   3b83c:	movw	r0, #1
   3b840:	and	r0, r0, #1
   3b844:	strb	r0, [fp, #-9]
   3b848:	ldrb	r0, [fp, #-9]
   3b84c:	and	r0, r0, #1
   3b850:	sub	sp, fp, #8
   3b854:	pop	{r4, r5, fp, pc}
   3b858:	rsceq	fp, r8, #188416	; 0x2e000
   3b85c:	push	{r4, r5, fp, lr}
   3b860:	add	fp, sp, #8
   3b864:	sub	sp, sp, #64	; 0x40
   3b868:	ldr	ip, [pc, #676]	; 3bb14 <ftello64@plt+0x2a24c>
   3b86c:	str	r0, [fp, #-16]
   3b870:	str	r1, [fp, #-20]	; 0xffffffec
   3b874:	str	r2, [fp, #-24]	; 0xffffffe8
   3b878:	str	r3, [fp, #-28]	; 0xffffffe4
   3b87c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3b880:	str	r0, [fp, #-32]	; 0xffffffe0
   3b884:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b888:	cmp	ip, r0
   3b88c:	bcs	3b89c <ftello64@plt+0x29fd4>
   3b890:	movw	r0, #0
   3b894:	str	r0, [fp, #-64]	; 0xffffffc0
   3b898:	b	3b8f8 <ftello64@plt+0x2a030>
   3b89c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b8a0:	lsl	r0, r0, #2
   3b8a4:	movw	r1, #4017	; 0xfb1
   3b8a8:	cmp	r0, r1
   3b8ac:	bcs	3b8e0 <ftello64@plt+0x2a018>
   3b8b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b8b4:	mov	r1, #22
   3b8b8:	add	r0, r1, r0, lsl #2
   3b8bc:	bic	r0, r0, #7
   3b8c0:	mov	r1, sp
   3b8c4:	sub	r0, r1, r0
   3b8c8:	mov	sp, r0
   3b8cc:	add	r0, r0, #15
   3b8d0:	mvn	r1, #15
   3b8d4:	and	r0, r0, r1
   3b8d8:	str	r0, [fp, #-68]	; 0xffffffbc
   3b8dc:	b	3b8f0 <ftello64@plt+0x2a028>
   3b8e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b8e4:	lsl	r0, r0, #2
   3b8e8:	bl	3e0b4 <ftello64@plt+0x2c7ec>
   3b8ec:	str	r0, [fp, #-68]	; 0xffffffbc
   3b8f0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   3b8f4:	str	r0, [fp, #-64]	; 0xffffffc0
   3b8f8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   3b8fc:	str	r0, [fp, #-36]	; 0xffffffdc
   3b900:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b904:	movw	r1, #0
   3b908:	cmp	r0, r1
   3b90c:	bne	3b920 <ftello64@plt+0x2a058>
   3b910:	movw	r0, #0
   3b914:	and	r0, r0, #1
   3b918:	strb	r0, [fp, #-9]
   3b91c:	b	3bb04 <ftello64@plt+0x2a23c>
   3b920:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b924:	movw	r1, #1
   3b928:	str	r1, [r0, #4]
   3b92c:	movw	r0, #0
   3b930:	str	r0, [fp, #-44]	; 0xffffffd4
   3b934:	movw	r0, #2
   3b938:	str	r0, [fp, #-40]	; 0xffffffd8
   3b93c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b940:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3b944:	cmp	r0, r1
   3b948:	bcs	3ba00 <ftello64@plt+0x2a138>
   3b94c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3b950:	ldr	r1, [fp, #-40]	; 0xffffffd8
   3b954:	sub	r1, r1, #1
   3b958:	add	r0, r0, r1
   3b95c:	ldrb	r0, [r0]
   3b960:	strb	r0, [fp, #-45]	; 0xffffffd3
   3b964:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   3b968:	ldr	r1, [fp, #-20]	; 0xffffffec
   3b96c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   3b970:	add	r1, r1, r2
   3b974:	ldrb	r1, [r1]
   3b978:	cmp	r0, r1
   3b97c:	bne	3b9a8 <ftello64@plt+0x2a0e0>
   3b980:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b984:	ldr	r1, [fp, #-44]	; 0xffffffd4
   3b988:	add	r1, r1, #1
   3b98c:	str	r1, [fp, #-44]	; 0xffffffd4
   3b990:	sub	r0, r0, r1
   3b994:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3b998:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3b99c:	add	r1, r1, r2, lsl #2
   3b9a0:	str	r0, [r1]
   3b9a4:	b	3b9ec <ftello64@plt+0x2a124>
   3b9a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3b9ac:	cmp	r0, #0
   3b9b0:	bne	3b9cc <ftello64@plt+0x2a104>
   3b9b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b9b8:	mov	r1, r0
   3b9bc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3b9c0:	add	r0, r2, r0, lsl #2
   3b9c4:	str	r1, [r0]
   3b9c8:	b	3b9ec <ftello64@plt+0x2a124>
   3b9cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3b9d0:	mov	r1, r0
   3b9d4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3b9d8:	add	r0, r2, r0, lsl #2
   3b9dc:	ldr	r0, [r0]
   3b9e0:	sub	r0, r1, r0
   3b9e4:	str	r0, [fp, #-44]	; 0xffffffd4
   3b9e8:	b	3b964 <ftello64@plt+0x2a09c>
   3b9ec:	b	3b9f0 <ftello64@plt+0x2a128>
   3b9f0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b9f4:	add	r0, r0, #1
   3b9f8:	str	r0, [fp, #-40]	; 0xffffffd8
   3b9fc:	b	3b93c <ftello64@plt+0x2a074>
   3ba00:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3ba04:	movw	r1, #0
   3ba08:	str	r1, [r0]
   3ba0c:	str	r1, [fp, #-52]	; 0xffffffcc
   3ba10:	ldr	r0, [fp, #-16]
   3ba14:	str	r0, [fp, #-56]	; 0xffffffc8
   3ba18:	ldr	r0, [fp, #-16]
   3ba1c:	str	r0, [fp, #-60]	; 0xffffffc4
   3ba20:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3ba24:	ldrb	r0, [r0]
   3ba28:	cmp	r0, #0
   3ba2c:	beq	3baf0 <ftello64@plt+0x2a228>
   3ba30:	ldr	r0, [fp, #-20]	; 0xffffffec
   3ba34:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3ba38:	add	r0, r0, r1
   3ba3c:	ldrb	r0, [r0]
   3ba40:	ldr	r1, [fp, #-60]	; 0xffffffc4
   3ba44:	ldrb	r1, [r1]
   3ba48:	cmp	r0, r1
   3ba4c:	bne	3ba8c <ftello64@plt+0x2a1c4>
   3ba50:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3ba54:	add	r0, r0, #1
   3ba58:	str	r0, [fp, #-52]	; 0xffffffcc
   3ba5c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3ba60:	add	r0, r0, #1
   3ba64:	str	r0, [fp, #-60]	; 0xffffffc4
   3ba68:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3ba6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3ba70:	cmp	r0, r1
   3ba74:	bne	3ba88 <ftello64@plt+0x2a1c0>
   3ba78:	ldr	r0, [fp, #-56]	; 0xffffffc8
   3ba7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3ba80:	str	r0, [r1]
   3ba84:	b	3baf0 <ftello64@plt+0x2a228>
   3ba88:	b	3baec <ftello64@plt+0x2a224>
   3ba8c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3ba90:	cmp	r0, #0
   3ba94:	bls	3bad0 <ftello64@plt+0x2a208>
   3ba98:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3ba9c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3baa0:	ldr	r0, [r0, r1, lsl #2]
   3baa4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3baa8:	add	r0, r1, r0
   3baac:	str	r0, [fp, #-56]	; 0xffffffc8
   3bab0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3bab4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3bab8:	add	r0, r0, r1, lsl #2
   3babc:	ldr	r0, [r0]
   3bac0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3bac4:	sub	r0, r1, r0
   3bac8:	str	r0, [fp, #-52]	; 0xffffffcc
   3bacc:	b	3bae8 <ftello64@plt+0x2a220>
   3bad0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   3bad4:	add	r0, r0, #1
   3bad8:	str	r0, [fp, #-56]	; 0xffffffc8
   3badc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3bae0:	add	r0, r0, #1
   3bae4:	str	r0, [fp, #-60]	; 0xffffffc4
   3bae8:	b	3baec <ftello64@plt+0x2a224>
   3baec:	b	3ba20 <ftello64@plt+0x2a158>
   3baf0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3baf4:	bl	3e1dc <ftello64@plt+0x2c914>
   3baf8:	movw	r0, #1
   3bafc:	and	r0, r0, #1
   3bb00:	strb	r0, [fp, #-9]
   3bb04:	ldrb	r0, [fp, #-9]
   3bb08:	and	r0, r0, #1
   3bb0c:	sub	sp, fp, #8
   3bb10:	pop	{r4, r5, fp, pc}
   3bb14:	svcne	0x00ffffff
   3bb18:	push	{fp, lr}
   3bb1c:	mov	fp, sp
   3bb20:	sub	sp, sp, #24
   3bb24:	str	r0, [fp, #-4]
   3bb28:	ldr	r0, [fp, #-4]
   3bb2c:	ldrb	r0, [r0, #12]
   3bb30:	tst	r0, #1
   3bb34:	beq	3bb3c <ftello64@plt+0x2a274>
   3bb38:	b	3bd74 <ftello64@plt+0x2a4ac>
   3bb3c:	ldr	r0, [fp, #-4]
   3bb40:	ldrb	r0, [r0]
   3bb44:	tst	r0, #1
   3bb48:	beq	3bb50 <ftello64@plt+0x2a288>
   3bb4c:	b	3bbdc <ftello64@plt+0x2a314>
   3bb50:	ldr	r0, [fp, #-4]
   3bb54:	ldr	r0, [r0, #16]
   3bb58:	ldrb	r0, [r0]
   3bb5c:	bl	3e358 <ftello64@plt+0x2ca90>
   3bb60:	tst	r0, #1
   3bb64:	beq	3bb98 <ftello64@plt+0x2a2d0>
   3bb68:	ldr	r0, [fp, #-4]
   3bb6c:	movw	r1, #1
   3bb70:	str	r1, [r0, #20]
   3bb74:	ldr	r0, [fp, #-4]
   3bb78:	ldr	r0, [r0, #16]
   3bb7c:	ldrb	r0, [r0]
   3bb80:	ldr	r1, [fp, #-4]
   3bb84:	str	r0, [r1, #28]
   3bb88:	ldr	r0, [fp, #-4]
   3bb8c:	movw	r1, #1
   3bb90:	strb	r1, [r0, #24]
   3bb94:	b	3bd68 <ftello64@plt+0x2a4a0>
   3bb98:	ldr	r0, [fp, #-4]
   3bb9c:	add	r0, r0, #4
   3bba0:	bl	115e0 <mbsinit@plt>
   3bba4:	cmp	r0, #0
   3bba8:	beq	3bbb0 <ftello64@plt+0x2a2e8>
   3bbac:	b	3bbd0 <ftello64@plt+0x2a308>
   3bbb0:	movw	r0, #64466	; 0xfbd2
   3bbb4:	movt	r0, #3
   3bbb8:	movw	r1, #64591	; 0xfc4f
   3bbbc:	movt	r1, #3
   3bbc0:	movw	r2, #143	; 0x8f
   3bbc4:	movw	r3, #64607	; 0xfc5f
   3bbc8:	movt	r3, #3
   3bbcc:	bl	118b0 <__assert_fail@plt>
   3bbd0:	ldr	r0, [fp, #-4]
   3bbd4:	movw	r1, #1
   3bbd8:	strb	r1, [r0]
   3bbdc:	ldr	r0, [fp, #-4]
   3bbe0:	add	r0, r0, #16
   3bbe4:	add	r0, r0, #12
   3bbe8:	ldr	r1, [fp, #-4]
   3bbec:	ldr	r1, [r1, #16]
   3bbf0:	ldr	r2, [fp, #-4]
   3bbf4:	ldr	r2, [r2, #16]
   3bbf8:	str	r0, [fp, #-8]
   3bbfc:	str	r1, [sp, #12]
   3bc00:	str	r2, [sp, #8]
   3bc04:	bl	11664 <__ctype_get_mb_cur_max@plt>
   3bc08:	ldr	r1, [sp, #8]
   3bc0c:	str	r0, [sp, #4]
   3bc10:	mov	r0, r1
   3bc14:	ldr	r1, [sp, #4]
   3bc18:	bl	3d974 <ftello64@plt+0x2c0ac>
   3bc1c:	ldr	r1, [fp, #-4]
   3bc20:	add	r3, r1, #4
   3bc24:	ldr	r1, [fp, #-8]
   3bc28:	str	r0, [sp]
   3bc2c:	mov	r0, r1
   3bc30:	ldr	r1, [sp, #12]
   3bc34:	ldr	r2, [sp]
   3bc38:	bl	3a9a4 <ftello64@plt+0x290dc>
   3bc3c:	ldr	r1, [fp, #-4]
   3bc40:	str	r0, [r1, #20]
   3bc44:	ldr	r0, [fp, #-4]
   3bc48:	ldr	r0, [r0, #20]
   3bc4c:	cmn	r0, #1
   3bc50:	bne	3bc70 <ftello64@plt+0x2a3a8>
   3bc54:	ldr	r0, [fp, #-4]
   3bc58:	movw	r1, #1
   3bc5c:	str	r1, [r0, #20]
   3bc60:	ldr	r0, [fp, #-4]
   3bc64:	movw	r1, #0
   3bc68:	strb	r1, [r0, #24]
   3bc6c:	b	3bd64 <ftello64@plt+0x2a49c>
   3bc70:	ldr	r0, [fp, #-4]
   3bc74:	ldr	r0, [r0, #20]
   3bc78:	cmn	r0, #2
   3bc7c:	bne	3bca4 <ftello64@plt+0x2a3dc>
   3bc80:	ldr	r0, [fp, #-4]
   3bc84:	ldr	r0, [r0, #16]
   3bc88:	bl	1173c <strlen@plt>
   3bc8c:	ldr	lr, [fp, #-4]
   3bc90:	str	r0, [lr, #20]
   3bc94:	ldr	r0, [fp, #-4]
   3bc98:	movw	lr, #0
   3bc9c:	strb	lr, [r0, #24]
   3bca0:	b	3bd60 <ftello64@plt+0x2a498>
   3bca4:	ldr	r0, [fp, #-4]
   3bca8:	ldr	r0, [r0, #20]
   3bcac:	cmp	r0, #0
   3bcb0:	bne	3bd30 <ftello64@plt+0x2a468>
   3bcb4:	ldr	r0, [fp, #-4]
   3bcb8:	movw	r1, #1
   3bcbc:	str	r1, [r0, #20]
   3bcc0:	ldr	r0, [fp, #-4]
   3bcc4:	ldr	r0, [r0, #16]
   3bcc8:	ldrb	r0, [r0]
   3bccc:	cmp	r0, #0
   3bcd0:	bne	3bcd8 <ftello64@plt+0x2a410>
   3bcd4:	b	3bcf8 <ftello64@plt+0x2a430>
   3bcd8:	movw	r0, #64550	; 0xfc26
   3bcdc:	movt	r0, #3
   3bce0:	movw	r1, #64591	; 0xfc4f
   3bce4:	movt	r1, #3
   3bce8:	movw	r2, #171	; 0xab
   3bcec:	movw	r3, #64607	; 0xfc5f
   3bcf0:	movt	r3, #3
   3bcf4:	bl	118b0 <__assert_fail@plt>
   3bcf8:	ldr	r0, [fp, #-4]
   3bcfc:	ldr	r0, [r0, #28]
   3bd00:	cmp	r0, #0
   3bd04:	bne	3bd0c <ftello64@plt+0x2a444>
   3bd08:	b	3bd2c <ftello64@plt+0x2a464>
   3bd0c:	movw	r0, #64573	; 0xfc3d
   3bd10:	movt	r0, #3
   3bd14:	movw	r1, #64591	; 0xfc4f
   3bd18:	movt	r1, #3
   3bd1c:	movw	r2, #172	; 0xac
   3bd20:	movw	r3, #64607	; 0xfc5f
   3bd24:	movt	r3, #3
   3bd28:	bl	118b0 <__assert_fail@plt>
   3bd2c:	b	3bd30 <ftello64@plt+0x2a468>
   3bd30:	ldr	r0, [fp, #-4]
   3bd34:	movw	r1, #1
   3bd38:	strb	r1, [r0, #24]
   3bd3c:	ldr	r0, [fp, #-4]
   3bd40:	add	r0, r0, #4
   3bd44:	bl	115e0 <mbsinit@plt>
   3bd48:	cmp	r0, #0
   3bd4c:	beq	3bd5c <ftello64@plt+0x2a494>
   3bd50:	ldr	r0, [fp, #-4]
   3bd54:	movw	r1, #0
   3bd58:	strb	r1, [r0]
   3bd5c:	b	3bd60 <ftello64@plt+0x2a498>
   3bd60:	b	3bd64 <ftello64@plt+0x2a49c>
   3bd64:	b	3bd68 <ftello64@plt+0x2a4a0>
   3bd68:	ldr	r0, [fp, #-4]
   3bd6c:	movw	r1, #1
   3bd70:	strb	r1, [r0, #12]
   3bd74:	mov	sp, fp
   3bd78:	pop	{fp, pc}
   3bd7c:	sub	sp, sp, #8
   3bd80:	str	r0, [sp, #4]
   3bd84:	str	r1, [sp]
   3bd88:	ldr	r0, [sp]
   3bd8c:	ldr	r1, [sp, #4]
   3bd90:	ldr	r2, [r1, #16]
   3bd94:	add	r0, r2, r0
   3bd98:	str	r0, [r1, #16]
   3bd9c:	add	sp, sp, #8
   3bda0:	bx	lr
   3bda4:	push	{fp, lr}
   3bda8:	mov	fp, sp
   3bdac:	sub	sp, sp, #8
   3bdb0:	str	r0, [sp, #4]
   3bdb4:	str	r1, [sp]
   3bdb8:	ldr	r0, [sp]
   3bdbc:	ldrb	r0, [r0]
   3bdc0:	ldr	r1, [sp, #4]
   3bdc4:	and	r2, r0, #1
   3bdc8:	strb	r2, [r1]
   3bdcc:	tst	r0, #1
   3bdd0:	beq	3bdf0 <ftello64@plt+0x2a528>
   3bdd4:	ldr	r0, [sp, #4]
   3bdd8:	ldr	r1, [sp]
   3bddc:	ldr	r2, [r1, #4]
   3bde0:	str	r2, [r0, #4]
   3bde4:	ldr	r1, [r1, #8]
   3bde8:	str	r1, [r0, #8]
   3bdec:	b	3be08 <ftello64@plt+0x2a540>
   3bdf0:	ldr	r0, [sp, #4]
   3bdf4:	add	r0, r0, #4
   3bdf8:	movw	r1, #0
   3bdfc:	and	r1, r1, #255	; 0xff
   3be00:	movw	r2, #8
   3be04:	bl	11790 <memset@plt>
   3be08:	ldr	r0, [sp]
   3be0c:	ldrb	r0, [r0, #12]
   3be10:	ldr	r1, [sp, #4]
   3be14:	and	r0, r0, #1
   3be18:	strb	r0, [r1, #12]
   3be1c:	ldr	r0, [sp, #4]
   3be20:	add	r0, r0, #16
   3be24:	ldr	r1, [sp]
   3be28:	add	r1, r1, #16
   3be2c:	bl	3e2a8 <ftello64@plt+0x2c9e0>
   3be30:	mov	sp, fp
   3be34:	pop	{fp, pc}
   3be38:	push	{fp, lr}
   3be3c:	mov	fp, sp
   3be40:	sub	sp, sp, #176	; 0xb0
   3be44:	str	r0, [fp, #-8]
   3be48:	str	r1, [fp, #-12]
   3be4c:	str	r2, [fp, #-16]
   3be50:	b	3c208 <ftello64@plt+0x2a940>
   3be54:	b	3c028 <ftello64@plt+0x2a760>
   3be58:	ldr	r0, [fp, #-16]
   3be5c:	cmp	r0, #0
   3be60:	bcs	3bf64 <ftello64@plt+0x2a69c>
   3be64:	ldr	r0, [fp, #-12]
   3be68:	cmp	r0, #0
   3be6c:	bcs	3bef4 <ftello64@plt+0x2a62c>
   3be70:	b	3be90 <ftello64@plt+0x2a5c8>
   3be74:	ldr	r0, [fp, #-12]
   3be78:	ldr	r1, [fp, #-16]
   3be7c:	movw	r2, #127	; 0x7f
   3be80:	udiv	r1, r2, r1
   3be84:	cmp	r0, r1
   3be88:	bcc	3bff8 <ftello64@plt+0x2a730>
   3be8c:	b	3c010 <ftello64@plt+0x2a748>
   3be90:	b	3bea4 <ftello64@plt+0x2a5dc>
   3be94:	ldr	r0, [fp, #-16]
   3be98:	cmp	r0, #1
   3be9c:	bcc	3beb4 <ftello64@plt+0x2a5ec>
   3bea0:	b	3bec0 <ftello64@plt+0x2a5f8>
   3bea4:	ldr	r0, [fp, #-16]
   3bea8:	movw	r1, #0
   3beac:	cmp	r1, r0
   3beb0:	bcs	3bec0 <ftello64@plt+0x2a5f8>
   3beb4:	movw	r0, #0
   3beb8:	str	r0, [fp, #-24]	; 0xffffffe8
   3bebc:	b	3bed8 <ftello64@plt+0x2a610>
   3bec0:	ldr	r0, [fp, #-16]
   3bec4:	movw	r1, #0
   3bec8:	sub	r0, r1, r0
   3becc:	movw	r1, #127	; 0x7f
   3bed0:	udiv	r0, r1, r0
   3bed4:	str	r0, [fp, #-24]	; 0xffffffe8
   3bed8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3bedc:	ldr	r1, [fp, #-12]
   3bee0:	mvn	r2, #0
   3bee4:	sub	r1, r2, r1
   3bee8:	cmp	r0, r1
   3beec:	bls	3bff8 <ftello64@plt+0x2a730>
   3bef0:	b	3c010 <ftello64@plt+0x2a748>
   3bef4:	ldr	r0, [fp, #-16]
   3bef8:	cmn	r0, #1
   3befc:	bne	3bf48 <ftello64@plt+0x2a680>
   3bf00:	b	3bf20 <ftello64@plt+0x2a658>
   3bf04:	ldr	r0, [fp, #-12]
   3bf08:	mvn	r1, #127	; 0x7f
   3bf0c:	add	r0, r0, r1
   3bf10:	movw	r1, #0
   3bf14:	cmp	r1, r0
   3bf18:	bcc	3bff8 <ftello64@plt+0x2a730>
   3bf1c:	b	3c010 <ftello64@plt+0x2a748>
   3bf20:	ldr	r0, [fp, #-12]
   3bf24:	movw	r1, #0
   3bf28:	cmp	r1, r0
   3bf2c:	bcs	3c010 <ftello64@plt+0x2a748>
   3bf30:	ldr	r0, [fp, #-12]
   3bf34:	sub	r0, r0, #1
   3bf38:	movw	r1, #127	; 0x7f
   3bf3c:	cmp	r1, r0
   3bf40:	bcc	3bff8 <ftello64@plt+0x2a730>
   3bf44:	b	3c010 <ftello64@plt+0x2a748>
   3bf48:	ldr	r0, [fp, #-16]
   3bf4c:	mvn	r1, #127	; 0x7f
   3bf50:	udiv	r0, r1, r0
   3bf54:	ldr	r1, [fp, #-12]
   3bf58:	cmp	r0, r1
   3bf5c:	bcc	3bff8 <ftello64@plt+0x2a730>
   3bf60:	b	3c010 <ftello64@plt+0x2a748>
   3bf64:	ldr	r0, [fp, #-16]
   3bf68:	cmp	r0, #0
   3bf6c:	bne	3bf74 <ftello64@plt+0x2a6ac>
   3bf70:	b	3c010 <ftello64@plt+0x2a748>
   3bf74:	ldr	r0, [fp, #-12]
   3bf78:	cmp	r0, #0
   3bf7c:	bcs	3bfe0 <ftello64@plt+0x2a718>
   3bf80:	ldr	r0, [fp, #-12]
   3bf84:	cmn	r0, #1
   3bf88:	bne	3bfc4 <ftello64@plt+0x2a6fc>
   3bf8c:	b	3bfac <ftello64@plt+0x2a6e4>
   3bf90:	ldr	r0, [fp, #-16]
   3bf94:	mvn	r1, #127	; 0x7f
   3bf98:	add	r0, r0, r1
   3bf9c:	movw	r1, #0
   3bfa0:	cmp	r1, r0
   3bfa4:	bcc	3bff8 <ftello64@plt+0x2a730>
   3bfa8:	b	3c010 <ftello64@plt+0x2a748>
   3bfac:	ldr	r0, [fp, #-16]
   3bfb0:	sub	r0, r0, #1
   3bfb4:	movw	r1, #127	; 0x7f
   3bfb8:	cmp	r1, r0
   3bfbc:	bcc	3bff8 <ftello64@plt+0x2a730>
   3bfc0:	b	3c010 <ftello64@plt+0x2a748>
   3bfc4:	ldr	r0, [fp, #-12]
   3bfc8:	mvn	r1, #127	; 0x7f
   3bfcc:	udiv	r0, r1, r0
   3bfd0:	ldr	r1, [fp, #-16]
   3bfd4:	cmp	r0, r1
   3bfd8:	bcc	3bff8 <ftello64@plt+0x2a730>
   3bfdc:	b	3c010 <ftello64@plt+0x2a748>
   3bfe0:	ldr	r0, [fp, #-16]
   3bfe4:	movw	r1, #127	; 0x7f
   3bfe8:	udiv	r0, r1, r0
   3bfec:	ldr	r1, [fp, #-12]
   3bff0:	cmp	r0, r1
   3bff4:	bcs	3c010 <ftello64@plt+0x2a748>
   3bff8:	ldr	r0, [fp, #-12]
   3bffc:	ldr	r1, [fp, #-16]
   3c000:	mul	r0, r0, r1
   3c004:	sxtb	r0, r0
   3c008:	str	r0, [fp, #-20]	; 0xffffffec
   3c00c:	b	3d188 <ftello64@plt+0x2b8c0>
   3c010:	ldr	r0, [fp, #-12]
   3c014:	ldr	r1, [fp, #-16]
   3c018:	mul	r0, r0, r1
   3c01c:	sxtb	r0, r0
   3c020:	str	r0, [fp, #-20]	; 0xffffffec
   3c024:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3c028:	ldr	r0, [fp, #-16]
   3c02c:	cmp	r0, #0
   3c030:	bcs	3c13c <ftello64@plt+0x2a874>
   3c034:	ldr	r0, [fp, #-12]
   3c038:	cmp	r0, #0
   3c03c:	bcs	3c0c4 <ftello64@plt+0x2a7fc>
   3c040:	b	3c060 <ftello64@plt+0x2a798>
   3c044:	ldr	r0, [fp, #-12]
   3c048:	ldr	r1, [fp, #-16]
   3c04c:	movw	r2, #255	; 0xff
   3c050:	udiv	r1, r2, r1
   3c054:	cmp	r0, r1
   3c058:	bcc	3c1d8 <ftello64@plt+0x2a910>
   3c05c:	b	3c1f0 <ftello64@plt+0x2a928>
   3c060:	b	3c074 <ftello64@plt+0x2a7ac>
   3c064:	ldr	r0, [fp, #-16]
   3c068:	cmp	r0, #1
   3c06c:	bcc	3c084 <ftello64@plt+0x2a7bc>
   3c070:	b	3c090 <ftello64@plt+0x2a7c8>
   3c074:	ldr	r0, [fp, #-16]
   3c078:	movw	r1, #0
   3c07c:	cmp	r1, r0
   3c080:	bcs	3c090 <ftello64@plt+0x2a7c8>
   3c084:	movw	r0, #0
   3c088:	str	r0, [fp, #-28]	; 0xffffffe4
   3c08c:	b	3c0a8 <ftello64@plt+0x2a7e0>
   3c090:	ldr	r0, [fp, #-16]
   3c094:	movw	r1, #0
   3c098:	sub	r0, r1, r0
   3c09c:	movw	r1, #255	; 0xff
   3c0a0:	udiv	r0, r1, r0
   3c0a4:	str	r0, [fp, #-28]	; 0xffffffe4
   3c0a8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3c0ac:	ldr	r1, [fp, #-12]
   3c0b0:	mvn	r2, #0
   3c0b4:	sub	r1, r2, r1
   3c0b8:	cmp	r0, r1
   3c0bc:	bls	3c1d8 <ftello64@plt+0x2a910>
   3c0c0:	b	3c1f0 <ftello64@plt+0x2a928>
   3c0c4:	b	3c0cc <ftello64@plt+0x2a804>
   3c0c8:	b	3c0d0 <ftello64@plt+0x2a808>
   3c0cc:	b	3c120 <ftello64@plt+0x2a858>
   3c0d0:	ldr	r0, [fp, #-16]
   3c0d4:	cmn	r0, #1
   3c0d8:	bne	3c120 <ftello64@plt+0x2a858>
   3c0dc:	b	3c0f8 <ftello64@plt+0x2a830>
   3c0e0:	ldr	r0, [fp, #-12]
   3c0e4:	add	r0, r0, #0
   3c0e8:	movw	r1, #0
   3c0ec:	cmp	r1, r0
   3c0f0:	bcc	3c1d8 <ftello64@plt+0x2a910>
   3c0f4:	b	3c1f0 <ftello64@plt+0x2a928>
   3c0f8:	ldr	r0, [fp, #-12]
   3c0fc:	movw	r1, #0
   3c100:	cmp	r1, r0
   3c104:	bcs	3c1f0 <ftello64@plt+0x2a928>
   3c108:	ldr	r0, [fp, #-12]
   3c10c:	sub	r0, r0, #1
   3c110:	mvn	r1, #0
   3c114:	cmp	r1, r0
   3c118:	bcc	3c1d8 <ftello64@plt+0x2a910>
   3c11c:	b	3c1f0 <ftello64@plt+0x2a928>
   3c120:	ldr	r0, [fp, #-16]
   3c124:	movw	r1, #0
   3c128:	udiv	r0, r1, r0
   3c12c:	ldr	r1, [fp, #-12]
   3c130:	cmp	r0, r1
   3c134:	bcc	3c1d8 <ftello64@plt+0x2a910>
   3c138:	b	3c1f0 <ftello64@plt+0x2a928>
   3c13c:	ldr	r0, [fp, #-16]
   3c140:	cmp	r0, #0
   3c144:	bne	3c14c <ftello64@plt+0x2a884>
   3c148:	b	3c1f0 <ftello64@plt+0x2a928>
   3c14c:	ldr	r0, [fp, #-12]
   3c150:	cmp	r0, #0
   3c154:	bcs	3c1c0 <ftello64@plt+0x2a8f8>
   3c158:	b	3c160 <ftello64@plt+0x2a898>
   3c15c:	b	3c164 <ftello64@plt+0x2a89c>
   3c160:	b	3c1a4 <ftello64@plt+0x2a8dc>
   3c164:	ldr	r0, [fp, #-12]
   3c168:	cmn	r0, #1
   3c16c:	bne	3c1a4 <ftello64@plt+0x2a8dc>
   3c170:	b	3c18c <ftello64@plt+0x2a8c4>
   3c174:	ldr	r0, [fp, #-16]
   3c178:	add	r0, r0, #0
   3c17c:	movw	r1, #0
   3c180:	cmp	r1, r0
   3c184:	bcc	3c1d8 <ftello64@plt+0x2a910>
   3c188:	b	3c1f0 <ftello64@plt+0x2a928>
   3c18c:	ldr	r0, [fp, #-16]
   3c190:	sub	r0, r0, #1
   3c194:	mvn	r1, #0
   3c198:	cmp	r1, r0
   3c19c:	bcc	3c1d8 <ftello64@plt+0x2a910>
   3c1a0:	b	3c1f0 <ftello64@plt+0x2a928>
   3c1a4:	ldr	r0, [fp, #-12]
   3c1a8:	movw	r1, #0
   3c1ac:	udiv	r0, r1, r0
   3c1b0:	ldr	r1, [fp, #-16]
   3c1b4:	cmp	r0, r1
   3c1b8:	bcc	3c1d8 <ftello64@plt+0x2a910>
   3c1bc:	b	3c1f0 <ftello64@plt+0x2a928>
   3c1c0:	ldr	r0, [fp, #-16]
   3c1c4:	movw	r1, #255	; 0xff
   3c1c8:	udiv	r0, r1, r0
   3c1cc:	ldr	r1, [fp, #-12]
   3c1d0:	cmp	r0, r1
   3c1d4:	bcs	3c1f0 <ftello64@plt+0x2a928>
   3c1d8:	ldr	r0, [fp, #-12]
   3c1dc:	ldr	r1, [fp, #-16]
   3c1e0:	mul	r0, r0, r1
   3c1e4:	and	r0, r0, #255	; 0xff
   3c1e8:	str	r0, [fp, #-20]	; 0xffffffec
   3c1ec:	b	3d188 <ftello64@plt+0x2b8c0>
   3c1f0:	ldr	r0, [fp, #-12]
   3c1f4:	ldr	r1, [fp, #-16]
   3c1f8:	mul	r0, r0, r1
   3c1fc:	and	r0, r0, #255	; 0xff
   3c200:	str	r0, [fp, #-20]	; 0xffffffec
   3c204:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3c208:	b	3c5c0 <ftello64@plt+0x2acf8>
   3c20c:	b	3c3e0 <ftello64@plt+0x2ab18>
   3c210:	ldr	r0, [fp, #-16]
   3c214:	cmp	r0, #0
   3c218:	bcs	3c31c <ftello64@plt+0x2aa54>
   3c21c:	ldr	r0, [fp, #-12]
   3c220:	cmp	r0, #0
   3c224:	bcs	3c2ac <ftello64@plt+0x2a9e4>
   3c228:	b	3c248 <ftello64@plt+0x2a980>
   3c22c:	ldr	r0, [fp, #-12]
   3c230:	ldr	r1, [fp, #-16]
   3c234:	movw	r2, #32767	; 0x7fff
   3c238:	udiv	r1, r2, r1
   3c23c:	cmp	r0, r1
   3c240:	bcc	3c3b0 <ftello64@plt+0x2aae8>
   3c244:	b	3c3c8 <ftello64@plt+0x2ab00>
   3c248:	b	3c25c <ftello64@plt+0x2a994>
   3c24c:	ldr	r0, [fp, #-16]
   3c250:	cmp	r0, #1
   3c254:	bcc	3c26c <ftello64@plt+0x2a9a4>
   3c258:	b	3c278 <ftello64@plt+0x2a9b0>
   3c25c:	ldr	r0, [fp, #-16]
   3c260:	movw	r1, #0
   3c264:	cmp	r1, r0
   3c268:	bcs	3c278 <ftello64@plt+0x2a9b0>
   3c26c:	movw	r0, #0
   3c270:	str	r0, [fp, #-32]	; 0xffffffe0
   3c274:	b	3c290 <ftello64@plt+0x2a9c8>
   3c278:	ldr	r0, [fp, #-16]
   3c27c:	movw	r1, #0
   3c280:	sub	r0, r1, r0
   3c284:	movw	r1, #32767	; 0x7fff
   3c288:	udiv	r0, r1, r0
   3c28c:	str	r0, [fp, #-32]	; 0xffffffe0
   3c290:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3c294:	ldr	r1, [fp, #-12]
   3c298:	mvn	r2, #0
   3c29c:	sub	r1, r2, r1
   3c2a0:	cmp	r0, r1
   3c2a4:	bls	3c3b0 <ftello64@plt+0x2aae8>
   3c2a8:	b	3c3c8 <ftello64@plt+0x2ab00>
   3c2ac:	ldr	r0, [fp, #-16]
   3c2b0:	cmn	r0, #1
   3c2b4:	bne	3c300 <ftello64@plt+0x2aa38>
   3c2b8:	b	3c2d8 <ftello64@plt+0x2aa10>
   3c2bc:	ldr	r0, [pc, #3840]	; 3d1c4 <ftello64@plt+0x2b8fc>
   3c2c0:	ldr	r1, [fp, #-12]
   3c2c4:	add	r0, r1, r0
   3c2c8:	movw	r1, #0
   3c2cc:	cmp	r1, r0
   3c2d0:	bcc	3c3b0 <ftello64@plt+0x2aae8>
   3c2d4:	b	3c3c8 <ftello64@plt+0x2ab00>
   3c2d8:	ldr	r0, [fp, #-12]
   3c2dc:	movw	r1, #0
   3c2e0:	cmp	r1, r0
   3c2e4:	bcs	3c3c8 <ftello64@plt+0x2ab00>
   3c2e8:	ldr	r0, [fp, #-12]
   3c2ec:	sub	r0, r0, #1
   3c2f0:	movw	r1, #32767	; 0x7fff
   3c2f4:	cmp	r1, r0
   3c2f8:	bcc	3c3b0 <ftello64@plt+0x2aae8>
   3c2fc:	b	3c3c8 <ftello64@plt+0x2ab00>
   3c300:	ldr	r0, [pc, #3772]	; 3d1c4 <ftello64@plt+0x2b8fc>
   3c304:	ldr	r1, [fp, #-16]
   3c308:	udiv	r0, r0, r1
   3c30c:	ldr	r1, [fp, #-12]
   3c310:	cmp	r0, r1
   3c314:	bcc	3c3b0 <ftello64@plt+0x2aae8>
   3c318:	b	3c3c8 <ftello64@plt+0x2ab00>
   3c31c:	ldr	r0, [fp, #-16]
   3c320:	cmp	r0, #0
   3c324:	bne	3c32c <ftello64@plt+0x2aa64>
   3c328:	b	3c3c8 <ftello64@plt+0x2ab00>
   3c32c:	ldr	r0, [fp, #-12]
   3c330:	cmp	r0, #0
   3c334:	bcs	3c398 <ftello64@plt+0x2aad0>
   3c338:	ldr	r0, [fp, #-12]
   3c33c:	cmn	r0, #1
   3c340:	bne	3c37c <ftello64@plt+0x2aab4>
   3c344:	b	3c364 <ftello64@plt+0x2aa9c>
   3c348:	ldr	r0, [pc, #3700]	; 3d1c4 <ftello64@plt+0x2b8fc>
   3c34c:	ldr	r1, [fp, #-16]
   3c350:	add	r0, r1, r0
   3c354:	movw	r1, #0
   3c358:	cmp	r1, r0
   3c35c:	bcc	3c3b0 <ftello64@plt+0x2aae8>
   3c360:	b	3c3c8 <ftello64@plt+0x2ab00>
   3c364:	ldr	r0, [fp, #-16]
   3c368:	sub	r0, r0, #1
   3c36c:	movw	r1, #32767	; 0x7fff
   3c370:	cmp	r1, r0
   3c374:	bcc	3c3b0 <ftello64@plt+0x2aae8>
   3c378:	b	3c3c8 <ftello64@plt+0x2ab00>
   3c37c:	ldr	r0, [pc, #3648]	; 3d1c4 <ftello64@plt+0x2b8fc>
   3c380:	ldr	r1, [fp, #-12]
   3c384:	udiv	r0, r0, r1
   3c388:	ldr	r1, [fp, #-16]
   3c38c:	cmp	r0, r1
   3c390:	bcc	3c3b0 <ftello64@plt+0x2aae8>
   3c394:	b	3c3c8 <ftello64@plt+0x2ab00>
   3c398:	ldr	r0, [fp, #-16]
   3c39c:	movw	r1, #32767	; 0x7fff
   3c3a0:	udiv	r0, r1, r0
   3c3a4:	ldr	r1, [fp, #-12]
   3c3a8:	cmp	r0, r1
   3c3ac:	bcs	3c3c8 <ftello64@plt+0x2ab00>
   3c3b0:	ldr	r0, [fp, #-12]
   3c3b4:	ldr	r1, [fp, #-16]
   3c3b8:	mul	r0, r0, r1
   3c3bc:	sxth	r0, r0
   3c3c0:	str	r0, [fp, #-20]	; 0xffffffec
   3c3c4:	b	3d188 <ftello64@plt+0x2b8c0>
   3c3c8:	ldr	r0, [fp, #-12]
   3c3cc:	ldr	r1, [fp, #-16]
   3c3d0:	mul	r0, r0, r1
   3c3d4:	sxth	r0, r0
   3c3d8:	str	r0, [fp, #-20]	; 0xffffffec
   3c3dc:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3c3e0:	ldr	r0, [fp, #-16]
   3c3e4:	cmp	r0, #0
   3c3e8:	bcs	3c4f4 <ftello64@plt+0x2ac2c>
   3c3ec:	ldr	r0, [fp, #-12]
   3c3f0:	cmp	r0, #0
   3c3f4:	bcs	3c47c <ftello64@plt+0x2abb4>
   3c3f8:	b	3c418 <ftello64@plt+0x2ab50>
   3c3fc:	ldr	r0, [fp, #-12]
   3c400:	ldr	r1, [fp, #-16]
   3c404:	movw	r2, #65535	; 0xffff
   3c408:	udiv	r1, r2, r1
   3c40c:	cmp	r0, r1
   3c410:	bcc	3c590 <ftello64@plt+0x2acc8>
   3c414:	b	3c5a8 <ftello64@plt+0x2ace0>
   3c418:	b	3c42c <ftello64@plt+0x2ab64>
   3c41c:	ldr	r0, [fp, #-16]
   3c420:	cmp	r0, #1
   3c424:	bcc	3c43c <ftello64@plt+0x2ab74>
   3c428:	b	3c448 <ftello64@plt+0x2ab80>
   3c42c:	ldr	r0, [fp, #-16]
   3c430:	movw	r1, #0
   3c434:	cmp	r1, r0
   3c438:	bcs	3c448 <ftello64@plt+0x2ab80>
   3c43c:	movw	r0, #0
   3c440:	str	r0, [fp, #-36]	; 0xffffffdc
   3c444:	b	3c460 <ftello64@plt+0x2ab98>
   3c448:	ldr	r0, [fp, #-16]
   3c44c:	movw	r1, #0
   3c450:	sub	r0, r1, r0
   3c454:	movw	r1, #65535	; 0xffff
   3c458:	udiv	r0, r1, r0
   3c45c:	str	r0, [fp, #-36]	; 0xffffffdc
   3c460:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3c464:	ldr	r1, [fp, #-12]
   3c468:	mvn	r2, #0
   3c46c:	sub	r1, r2, r1
   3c470:	cmp	r0, r1
   3c474:	bls	3c590 <ftello64@plt+0x2acc8>
   3c478:	b	3c5a8 <ftello64@plt+0x2ace0>
   3c47c:	b	3c484 <ftello64@plt+0x2abbc>
   3c480:	b	3c488 <ftello64@plt+0x2abc0>
   3c484:	b	3c4d8 <ftello64@plt+0x2ac10>
   3c488:	ldr	r0, [fp, #-16]
   3c48c:	cmn	r0, #1
   3c490:	bne	3c4d8 <ftello64@plt+0x2ac10>
   3c494:	b	3c4b0 <ftello64@plt+0x2abe8>
   3c498:	ldr	r0, [fp, #-12]
   3c49c:	add	r0, r0, #0
   3c4a0:	movw	r1, #0
   3c4a4:	cmp	r1, r0
   3c4a8:	bcc	3c590 <ftello64@plt+0x2acc8>
   3c4ac:	b	3c5a8 <ftello64@plt+0x2ace0>
   3c4b0:	ldr	r0, [fp, #-12]
   3c4b4:	movw	r1, #0
   3c4b8:	cmp	r1, r0
   3c4bc:	bcs	3c5a8 <ftello64@plt+0x2ace0>
   3c4c0:	ldr	r0, [fp, #-12]
   3c4c4:	sub	r0, r0, #1
   3c4c8:	mvn	r1, #0
   3c4cc:	cmp	r1, r0
   3c4d0:	bcc	3c590 <ftello64@plt+0x2acc8>
   3c4d4:	b	3c5a8 <ftello64@plt+0x2ace0>
   3c4d8:	ldr	r0, [fp, #-16]
   3c4dc:	movw	r1, #0
   3c4e0:	udiv	r0, r1, r0
   3c4e4:	ldr	r1, [fp, #-12]
   3c4e8:	cmp	r0, r1
   3c4ec:	bcc	3c590 <ftello64@plt+0x2acc8>
   3c4f0:	b	3c5a8 <ftello64@plt+0x2ace0>
   3c4f4:	ldr	r0, [fp, #-16]
   3c4f8:	cmp	r0, #0
   3c4fc:	bne	3c504 <ftello64@plt+0x2ac3c>
   3c500:	b	3c5a8 <ftello64@plt+0x2ace0>
   3c504:	ldr	r0, [fp, #-12]
   3c508:	cmp	r0, #0
   3c50c:	bcs	3c578 <ftello64@plt+0x2acb0>
   3c510:	b	3c518 <ftello64@plt+0x2ac50>
   3c514:	b	3c51c <ftello64@plt+0x2ac54>
   3c518:	b	3c55c <ftello64@plt+0x2ac94>
   3c51c:	ldr	r0, [fp, #-12]
   3c520:	cmn	r0, #1
   3c524:	bne	3c55c <ftello64@plt+0x2ac94>
   3c528:	b	3c544 <ftello64@plt+0x2ac7c>
   3c52c:	ldr	r0, [fp, #-16]
   3c530:	add	r0, r0, #0
   3c534:	movw	r1, #0
   3c538:	cmp	r1, r0
   3c53c:	bcc	3c590 <ftello64@plt+0x2acc8>
   3c540:	b	3c5a8 <ftello64@plt+0x2ace0>
   3c544:	ldr	r0, [fp, #-16]
   3c548:	sub	r0, r0, #1
   3c54c:	mvn	r1, #0
   3c550:	cmp	r1, r0
   3c554:	bcc	3c590 <ftello64@plt+0x2acc8>
   3c558:	b	3c5a8 <ftello64@plt+0x2ace0>
   3c55c:	ldr	r0, [fp, #-12]
   3c560:	movw	r1, #0
   3c564:	udiv	r0, r1, r0
   3c568:	ldr	r1, [fp, #-16]
   3c56c:	cmp	r0, r1
   3c570:	bcc	3c590 <ftello64@plt+0x2acc8>
   3c574:	b	3c5a8 <ftello64@plt+0x2ace0>
   3c578:	ldr	r0, [fp, #-16]
   3c57c:	movw	r1, #65535	; 0xffff
   3c580:	udiv	r0, r1, r0
   3c584:	ldr	r1, [fp, #-12]
   3c588:	cmp	r0, r1
   3c58c:	bcs	3c5a8 <ftello64@plt+0x2ace0>
   3c590:	ldr	r0, [fp, #-12]
   3c594:	ldr	r1, [fp, #-16]
   3c598:	mul	r0, r0, r1
   3c59c:	uxth	r0, r0
   3c5a0:	str	r0, [fp, #-20]	; 0xffffffec
   3c5a4:	b	3d188 <ftello64@plt+0x2b8c0>
   3c5a8:	ldr	r0, [fp, #-12]
   3c5ac:	ldr	r1, [fp, #-16]
   3c5b0:	mul	r0, r0, r1
   3c5b4:	uxth	r0, r0
   3c5b8:	str	r0, [fp, #-20]	; 0xffffffec
   3c5bc:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3c5c0:	b	3c5c4 <ftello64@plt+0x2acfc>
   3c5c4:	b	3c788 <ftello64@plt+0x2aec0>
   3c5c8:	ldr	r0, [fp, #-16]
   3c5cc:	cmp	r0, #0
   3c5d0:	bcs	3c6d0 <ftello64@plt+0x2ae08>
   3c5d4:	ldr	r0, [fp, #-12]
   3c5d8:	cmp	r0, #0
   3c5dc:	bcs	3c664 <ftello64@plt+0x2ad9c>
   3c5e0:	b	3c600 <ftello64@plt+0x2ad38>
   3c5e4:	ldr	r0, [pc, #3024]	; 3d1bc <ftello64@plt+0x2b8f4>
   3c5e8:	ldr	r1, [fp, #-12]
   3c5ec:	ldr	r2, [fp, #-16]
   3c5f0:	udiv	r0, r0, r2
   3c5f4:	cmp	r1, r0
   3c5f8:	bcc	3c760 <ftello64@plt+0x2ae98>
   3c5fc:	b	3c774 <ftello64@plt+0x2aeac>
   3c600:	b	3c614 <ftello64@plt+0x2ad4c>
   3c604:	ldr	r0, [fp, #-16]
   3c608:	cmp	r0, #1
   3c60c:	bcc	3c624 <ftello64@plt+0x2ad5c>
   3c610:	b	3c630 <ftello64@plt+0x2ad68>
   3c614:	ldr	r0, [fp, #-16]
   3c618:	movw	r1, #0
   3c61c:	cmp	r1, r0
   3c620:	bcs	3c630 <ftello64@plt+0x2ad68>
   3c624:	movw	r0, #0
   3c628:	str	r0, [fp, #-40]	; 0xffffffd8
   3c62c:	b	3c648 <ftello64@plt+0x2ad80>
   3c630:	ldr	r0, [pc, #2948]	; 3d1bc <ftello64@plt+0x2b8f4>
   3c634:	ldr	r1, [fp, #-16]
   3c638:	movw	r2, #0
   3c63c:	sub	r1, r2, r1
   3c640:	udiv	r0, r0, r1
   3c644:	str	r0, [fp, #-40]	; 0xffffffd8
   3c648:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3c64c:	ldr	r1, [fp, #-12]
   3c650:	mvn	r2, #0
   3c654:	sub	r1, r2, r1
   3c658:	cmp	r0, r1
   3c65c:	bls	3c760 <ftello64@plt+0x2ae98>
   3c660:	b	3c774 <ftello64@plt+0x2aeac>
   3c664:	ldr	r0, [fp, #-16]
   3c668:	cmn	r0, #1
   3c66c:	bne	3c6b4 <ftello64@plt+0x2adec>
   3c670:	b	3c68c <ftello64@plt+0x2adc4>
   3c674:	ldr	r0, [fp, #-12]
   3c678:	add	r0, r0, #-2147483648	; 0x80000000
   3c67c:	movw	r1, #0
   3c680:	cmp	r1, r0
   3c684:	bcc	3c760 <ftello64@plt+0x2ae98>
   3c688:	b	3c774 <ftello64@plt+0x2aeac>
   3c68c:	ldr	r0, [fp, #-12]
   3c690:	movw	r1, #0
   3c694:	cmp	r1, r0
   3c698:	bcs	3c774 <ftello64@plt+0x2aeac>
   3c69c:	ldr	r0, [pc, #2840]	; 3d1bc <ftello64@plt+0x2b8f4>
   3c6a0:	ldr	r1, [fp, #-12]
   3c6a4:	sub	r1, r1, #1
   3c6a8:	cmp	r0, r1
   3c6ac:	bcc	3c760 <ftello64@plt+0x2ae98>
   3c6b0:	b	3c774 <ftello64@plt+0x2aeac>
   3c6b4:	ldr	r0, [pc, #2820]	; 3d1c0 <ftello64@plt+0x2b8f8>
   3c6b8:	ldr	r1, [fp, #-16]
   3c6bc:	udiv	r0, r0, r1
   3c6c0:	ldr	r1, [fp, #-12]
   3c6c4:	cmp	r0, r1
   3c6c8:	bcc	3c760 <ftello64@plt+0x2ae98>
   3c6cc:	b	3c774 <ftello64@plt+0x2aeac>
   3c6d0:	ldr	r0, [fp, #-16]
   3c6d4:	cmp	r0, #0
   3c6d8:	bne	3c6e0 <ftello64@plt+0x2ae18>
   3c6dc:	b	3c774 <ftello64@plt+0x2aeac>
   3c6e0:	ldr	r0, [fp, #-12]
   3c6e4:	cmp	r0, #0
   3c6e8:	bcs	3c748 <ftello64@plt+0x2ae80>
   3c6ec:	ldr	r0, [fp, #-12]
   3c6f0:	cmn	r0, #1
   3c6f4:	bne	3c72c <ftello64@plt+0x2ae64>
   3c6f8:	b	3c714 <ftello64@plt+0x2ae4c>
   3c6fc:	ldr	r0, [fp, #-16]
   3c700:	add	r0, r0, #-2147483648	; 0x80000000
   3c704:	movw	r1, #0
   3c708:	cmp	r1, r0
   3c70c:	bcc	3c760 <ftello64@plt+0x2ae98>
   3c710:	b	3c774 <ftello64@plt+0x2aeac>
   3c714:	ldr	r0, [pc, #2720]	; 3d1bc <ftello64@plt+0x2b8f4>
   3c718:	ldr	r1, [fp, #-16]
   3c71c:	sub	r1, r1, #1
   3c720:	cmp	r0, r1
   3c724:	bcc	3c760 <ftello64@plt+0x2ae98>
   3c728:	b	3c774 <ftello64@plt+0x2aeac>
   3c72c:	ldr	r0, [pc, #2700]	; 3d1c0 <ftello64@plt+0x2b8f8>
   3c730:	ldr	r1, [fp, #-12]
   3c734:	udiv	r0, r0, r1
   3c738:	ldr	r1, [fp, #-16]
   3c73c:	cmp	r0, r1
   3c740:	bcc	3c760 <ftello64@plt+0x2ae98>
   3c744:	b	3c774 <ftello64@plt+0x2aeac>
   3c748:	ldr	r0, [pc, #2668]	; 3d1bc <ftello64@plt+0x2b8f4>
   3c74c:	ldr	r1, [fp, #-16]
   3c750:	udiv	r0, r0, r1
   3c754:	ldr	r1, [fp, #-12]
   3c758:	cmp	r0, r1
   3c75c:	bcs	3c774 <ftello64@plt+0x2aeac>
   3c760:	ldr	r0, [fp, #-12]
   3c764:	ldr	r1, [fp, #-16]
   3c768:	mul	r0, r0, r1
   3c76c:	str	r0, [fp, #-20]	; 0xffffffec
   3c770:	b	3d188 <ftello64@plt+0x2b8c0>
   3c774:	ldr	r0, [fp, #-12]
   3c778:	ldr	r1, [fp, #-16]
   3c77c:	mul	r0, r0, r1
   3c780:	str	r0, [fp, #-20]	; 0xffffffec
   3c784:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3c788:	ldr	r0, [fp, #-16]
   3c78c:	cmp	r0, #0
   3c790:	bcs	3c89c <ftello64@plt+0x2afd4>
   3c794:	ldr	r0, [fp, #-12]
   3c798:	cmp	r0, #0
   3c79c:	bcs	3c824 <ftello64@plt+0x2af5c>
   3c7a0:	b	3c7c0 <ftello64@plt+0x2aef8>
   3c7a4:	ldr	r0, [fp, #-12]
   3c7a8:	ldr	r1, [fp, #-16]
   3c7ac:	mvn	r2, #0
   3c7b0:	udiv	r1, r2, r1
   3c7b4:	cmp	r0, r1
   3c7b8:	bcc	3c938 <ftello64@plt+0x2b070>
   3c7bc:	b	3c94c <ftello64@plt+0x2b084>
   3c7c0:	b	3c7d4 <ftello64@plt+0x2af0c>
   3c7c4:	ldr	r0, [fp, #-16]
   3c7c8:	cmp	r0, #1
   3c7cc:	bcc	3c7e4 <ftello64@plt+0x2af1c>
   3c7d0:	b	3c7f0 <ftello64@plt+0x2af28>
   3c7d4:	ldr	r0, [fp, #-16]
   3c7d8:	movw	r1, #0
   3c7dc:	cmp	r1, r0
   3c7e0:	bcs	3c7f0 <ftello64@plt+0x2af28>
   3c7e4:	movw	r0, #1
   3c7e8:	str	r0, [fp, #-44]	; 0xffffffd4
   3c7ec:	b	3c808 <ftello64@plt+0x2af40>
   3c7f0:	ldr	r0, [fp, #-16]
   3c7f4:	movw	r1, #0
   3c7f8:	sub	r0, r1, r0
   3c7fc:	mvn	r1, #0
   3c800:	udiv	r0, r1, r0
   3c804:	str	r0, [fp, #-44]	; 0xffffffd4
   3c808:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3c80c:	ldr	r1, [fp, #-12]
   3c810:	mvn	r2, #0
   3c814:	sub	r1, r2, r1
   3c818:	cmp	r0, r1
   3c81c:	bls	3c938 <ftello64@plt+0x2b070>
   3c820:	b	3c94c <ftello64@plt+0x2b084>
   3c824:	b	3c82c <ftello64@plt+0x2af64>
   3c828:	b	3c830 <ftello64@plt+0x2af68>
   3c82c:	b	3c880 <ftello64@plt+0x2afb8>
   3c830:	ldr	r0, [fp, #-16]
   3c834:	cmn	r0, #1
   3c838:	bne	3c880 <ftello64@plt+0x2afb8>
   3c83c:	b	3c858 <ftello64@plt+0x2af90>
   3c840:	ldr	r0, [fp, #-12]
   3c844:	add	r0, r0, #0
   3c848:	movw	r1, #0
   3c84c:	cmp	r1, r0
   3c850:	bcc	3c938 <ftello64@plt+0x2b070>
   3c854:	b	3c94c <ftello64@plt+0x2b084>
   3c858:	ldr	r0, [fp, #-12]
   3c85c:	movw	r1, #0
   3c860:	cmp	r1, r0
   3c864:	bcs	3c94c <ftello64@plt+0x2b084>
   3c868:	ldr	r0, [fp, #-12]
   3c86c:	sub	r0, r0, #1
   3c870:	mvn	r1, #0
   3c874:	cmp	r1, r0
   3c878:	bcc	3c938 <ftello64@plt+0x2b070>
   3c87c:	b	3c94c <ftello64@plt+0x2b084>
   3c880:	ldr	r0, [fp, #-16]
   3c884:	movw	r1, #0
   3c888:	udiv	r0, r1, r0
   3c88c:	ldr	r1, [fp, #-12]
   3c890:	cmp	r0, r1
   3c894:	bcc	3c938 <ftello64@plt+0x2b070>
   3c898:	b	3c94c <ftello64@plt+0x2b084>
   3c89c:	ldr	r0, [fp, #-16]
   3c8a0:	cmp	r0, #0
   3c8a4:	bne	3c8ac <ftello64@plt+0x2afe4>
   3c8a8:	b	3c94c <ftello64@plt+0x2b084>
   3c8ac:	ldr	r0, [fp, #-12]
   3c8b0:	cmp	r0, #0
   3c8b4:	bcs	3c920 <ftello64@plt+0x2b058>
   3c8b8:	b	3c8c0 <ftello64@plt+0x2aff8>
   3c8bc:	b	3c8c4 <ftello64@plt+0x2affc>
   3c8c0:	b	3c904 <ftello64@plt+0x2b03c>
   3c8c4:	ldr	r0, [fp, #-12]
   3c8c8:	cmn	r0, #1
   3c8cc:	bne	3c904 <ftello64@plt+0x2b03c>
   3c8d0:	b	3c8ec <ftello64@plt+0x2b024>
   3c8d4:	ldr	r0, [fp, #-16]
   3c8d8:	add	r0, r0, #0
   3c8dc:	movw	r1, #0
   3c8e0:	cmp	r1, r0
   3c8e4:	bcc	3c938 <ftello64@plt+0x2b070>
   3c8e8:	b	3c94c <ftello64@plt+0x2b084>
   3c8ec:	ldr	r0, [fp, #-16]
   3c8f0:	sub	r0, r0, #1
   3c8f4:	mvn	r1, #0
   3c8f8:	cmp	r1, r0
   3c8fc:	bcc	3c938 <ftello64@plt+0x2b070>
   3c900:	b	3c94c <ftello64@plt+0x2b084>
   3c904:	ldr	r0, [fp, #-12]
   3c908:	movw	r1, #0
   3c90c:	udiv	r0, r1, r0
   3c910:	ldr	r1, [fp, #-16]
   3c914:	cmp	r0, r1
   3c918:	bcc	3c938 <ftello64@plt+0x2b070>
   3c91c:	b	3c94c <ftello64@plt+0x2b084>
   3c920:	ldr	r0, [fp, #-16]
   3c924:	mvn	r1, #0
   3c928:	udiv	r0, r1, r0
   3c92c:	ldr	r1, [fp, #-12]
   3c930:	cmp	r0, r1
   3c934:	bcs	3c94c <ftello64@plt+0x2b084>
   3c938:	ldr	r0, [fp, #-12]
   3c93c:	ldr	r1, [fp, #-16]
   3c940:	mul	r0, r0, r1
   3c944:	str	r0, [fp, #-20]	; 0xffffffec
   3c948:	b	3d188 <ftello64@plt+0x2b8c0>
   3c94c:	ldr	r0, [fp, #-12]
   3c950:	ldr	r1, [fp, #-16]
   3c954:	mul	r0, r0, r1
   3c958:	str	r0, [fp, #-20]	; 0xffffffec
   3c95c:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3c960:	b	3c964 <ftello64@plt+0x2b09c>
   3c964:	b	3cb28 <ftello64@plt+0x2b260>
   3c968:	ldr	r0, [fp, #-16]
   3c96c:	cmp	r0, #0
   3c970:	bcs	3ca70 <ftello64@plt+0x2b1a8>
   3c974:	ldr	r0, [fp, #-12]
   3c978:	cmp	r0, #0
   3c97c:	bcs	3ca04 <ftello64@plt+0x2b13c>
   3c980:	b	3c9a0 <ftello64@plt+0x2b0d8>
   3c984:	ldr	r0, [pc, #2096]	; 3d1bc <ftello64@plt+0x2b8f4>
   3c988:	ldr	r1, [fp, #-12]
   3c98c:	ldr	r2, [fp, #-16]
   3c990:	udiv	r0, r0, r2
   3c994:	cmp	r1, r0
   3c998:	bcc	3cb00 <ftello64@plt+0x2b238>
   3c99c:	b	3cb14 <ftello64@plt+0x2b24c>
   3c9a0:	b	3c9b4 <ftello64@plt+0x2b0ec>
   3c9a4:	ldr	r0, [fp, #-16]
   3c9a8:	cmp	r0, #1
   3c9ac:	bcc	3c9c4 <ftello64@plt+0x2b0fc>
   3c9b0:	b	3c9d0 <ftello64@plt+0x2b108>
   3c9b4:	ldr	r0, [fp, #-16]
   3c9b8:	movw	r1, #0
   3c9bc:	cmp	r1, r0
   3c9c0:	bcs	3c9d0 <ftello64@plt+0x2b108>
   3c9c4:	movw	r0, #0
   3c9c8:	str	r0, [fp, #-48]	; 0xffffffd0
   3c9cc:	b	3c9e8 <ftello64@plt+0x2b120>
   3c9d0:	ldr	r0, [pc, #2020]	; 3d1bc <ftello64@plt+0x2b8f4>
   3c9d4:	ldr	r1, [fp, #-16]
   3c9d8:	movw	r2, #0
   3c9dc:	sub	r1, r2, r1
   3c9e0:	udiv	r0, r0, r1
   3c9e4:	str	r0, [fp, #-48]	; 0xffffffd0
   3c9e8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3c9ec:	ldr	r1, [fp, #-12]
   3c9f0:	mvn	r2, #0
   3c9f4:	sub	r1, r2, r1
   3c9f8:	cmp	r0, r1
   3c9fc:	bls	3cb00 <ftello64@plt+0x2b238>
   3ca00:	b	3cb14 <ftello64@plt+0x2b24c>
   3ca04:	ldr	r0, [fp, #-16]
   3ca08:	cmn	r0, #1
   3ca0c:	bne	3ca54 <ftello64@plt+0x2b18c>
   3ca10:	b	3ca2c <ftello64@plt+0x2b164>
   3ca14:	ldr	r0, [fp, #-12]
   3ca18:	add	r0, r0, #-2147483648	; 0x80000000
   3ca1c:	movw	r1, #0
   3ca20:	cmp	r1, r0
   3ca24:	bcc	3cb00 <ftello64@plt+0x2b238>
   3ca28:	b	3cb14 <ftello64@plt+0x2b24c>
   3ca2c:	ldr	r0, [fp, #-12]
   3ca30:	movw	r1, #0
   3ca34:	cmp	r1, r0
   3ca38:	bcs	3cb14 <ftello64@plt+0x2b24c>
   3ca3c:	ldr	r0, [pc, #1912]	; 3d1bc <ftello64@plt+0x2b8f4>
   3ca40:	ldr	r1, [fp, #-12]
   3ca44:	sub	r1, r1, #1
   3ca48:	cmp	r0, r1
   3ca4c:	bcc	3cb00 <ftello64@plt+0x2b238>
   3ca50:	b	3cb14 <ftello64@plt+0x2b24c>
   3ca54:	ldr	r0, [pc, #1892]	; 3d1c0 <ftello64@plt+0x2b8f8>
   3ca58:	ldr	r1, [fp, #-16]
   3ca5c:	udiv	r0, r0, r1
   3ca60:	ldr	r1, [fp, #-12]
   3ca64:	cmp	r0, r1
   3ca68:	bcc	3cb00 <ftello64@plt+0x2b238>
   3ca6c:	b	3cb14 <ftello64@plt+0x2b24c>
   3ca70:	ldr	r0, [fp, #-16]
   3ca74:	cmp	r0, #0
   3ca78:	bne	3ca80 <ftello64@plt+0x2b1b8>
   3ca7c:	b	3cb14 <ftello64@plt+0x2b24c>
   3ca80:	ldr	r0, [fp, #-12]
   3ca84:	cmp	r0, #0
   3ca88:	bcs	3cae8 <ftello64@plt+0x2b220>
   3ca8c:	ldr	r0, [fp, #-12]
   3ca90:	cmn	r0, #1
   3ca94:	bne	3cacc <ftello64@plt+0x2b204>
   3ca98:	b	3cab4 <ftello64@plt+0x2b1ec>
   3ca9c:	ldr	r0, [fp, #-16]
   3caa0:	add	r0, r0, #-2147483648	; 0x80000000
   3caa4:	movw	r1, #0
   3caa8:	cmp	r1, r0
   3caac:	bcc	3cb00 <ftello64@plt+0x2b238>
   3cab0:	b	3cb14 <ftello64@plt+0x2b24c>
   3cab4:	ldr	r0, [pc, #1792]	; 3d1bc <ftello64@plt+0x2b8f4>
   3cab8:	ldr	r1, [fp, #-16]
   3cabc:	sub	r1, r1, #1
   3cac0:	cmp	r0, r1
   3cac4:	bcc	3cb00 <ftello64@plt+0x2b238>
   3cac8:	b	3cb14 <ftello64@plt+0x2b24c>
   3cacc:	ldr	r0, [pc, #1772]	; 3d1c0 <ftello64@plt+0x2b8f8>
   3cad0:	ldr	r1, [fp, #-12]
   3cad4:	udiv	r0, r0, r1
   3cad8:	ldr	r1, [fp, #-16]
   3cadc:	cmp	r0, r1
   3cae0:	bcc	3cb00 <ftello64@plt+0x2b238>
   3cae4:	b	3cb14 <ftello64@plt+0x2b24c>
   3cae8:	ldr	r0, [pc, #1740]	; 3d1bc <ftello64@plt+0x2b8f4>
   3caec:	ldr	r1, [fp, #-16]
   3caf0:	udiv	r0, r0, r1
   3caf4:	ldr	r1, [fp, #-12]
   3caf8:	cmp	r0, r1
   3cafc:	bcs	3cb14 <ftello64@plt+0x2b24c>
   3cb00:	ldr	r0, [fp, #-12]
   3cb04:	ldr	r1, [fp, #-16]
   3cb08:	mul	r0, r0, r1
   3cb0c:	str	r0, [fp, #-20]	; 0xffffffec
   3cb10:	b	3d188 <ftello64@plt+0x2b8c0>
   3cb14:	ldr	r0, [fp, #-12]
   3cb18:	ldr	r1, [fp, #-16]
   3cb1c:	mul	r0, r0, r1
   3cb20:	str	r0, [fp, #-20]	; 0xffffffec
   3cb24:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3cb28:	ldr	r0, [fp, #-16]
   3cb2c:	cmp	r0, #0
   3cb30:	bcs	3cc3c <ftello64@plt+0x2b374>
   3cb34:	ldr	r0, [fp, #-12]
   3cb38:	cmp	r0, #0
   3cb3c:	bcs	3cbc4 <ftello64@plt+0x2b2fc>
   3cb40:	b	3cb60 <ftello64@plt+0x2b298>
   3cb44:	ldr	r0, [fp, #-12]
   3cb48:	ldr	r1, [fp, #-16]
   3cb4c:	mvn	r2, #0
   3cb50:	udiv	r1, r2, r1
   3cb54:	cmp	r0, r1
   3cb58:	bcc	3ccd8 <ftello64@plt+0x2b410>
   3cb5c:	b	3ccec <ftello64@plt+0x2b424>
   3cb60:	b	3cb74 <ftello64@plt+0x2b2ac>
   3cb64:	ldr	r0, [fp, #-16]
   3cb68:	cmp	r0, #1
   3cb6c:	bcc	3cb84 <ftello64@plt+0x2b2bc>
   3cb70:	b	3cb90 <ftello64@plt+0x2b2c8>
   3cb74:	ldr	r0, [fp, #-16]
   3cb78:	movw	r1, #0
   3cb7c:	cmp	r1, r0
   3cb80:	bcs	3cb90 <ftello64@plt+0x2b2c8>
   3cb84:	movw	r0, #1
   3cb88:	str	r0, [fp, #-52]	; 0xffffffcc
   3cb8c:	b	3cba8 <ftello64@plt+0x2b2e0>
   3cb90:	ldr	r0, [fp, #-16]
   3cb94:	movw	r1, #0
   3cb98:	sub	r0, r1, r0
   3cb9c:	mvn	r1, #0
   3cba0:	udiv	r0, r1, r0
   3cba4:	str	r0, [fp, #-52]	; 0xffffffcc
   3cba8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3cbac:	ldr	r1, [fp, #-12]
   3cbb0:	mvn	r2, #0
   3cbb4:	sub	r1, r2, r1
   3cbb8:	cmp	r0, r1
   3cbbc:	bls	3ccd8 <ftello64@plt+0x2b410>
   3cbc0:	b	3ccec <ftello64@plt+0x2b424>
   3cbc4:	b	3cbcc <ftello64@plt+0x2b304>
   3cbc8:	b	3cbd0 <ftello64@plt+0x2b308>
   3cbcc:	b	3cc20 <ftello64@plt+0x2b358>
   3cbd0:	ldr	r0, [fp, #-16]
   3cbd4:	cmn	r0, #1
   3cbd8:	bne	3cc20 <ftello64@plt+0x2b358>
   3cbdc:	b	3cbf8 <ftello64@plt+0x2b330>
   3cbe0:	ldr	r0, [fp, #-12]
   3cbe4:	add	r0, r0, #0
   3cbe8:	movw	r1, #0
   3cbec:	cmp	r1, r0
   3cbf0:	bcc	3ccd8 <ftello64@plt+0x2b410>
   3cbf4:	b	3ccec <ftello64@plt+0x2b424>
   3cbf8:	ldr	r0, [fp, #-12]
   3cbfc:	movw	r1, #0
   3cc00:	cmp	r1, r0
   3cc04:	bcs	3ccec <ftello64@plt+0x2b424>
   3cc08:	ldr	r0, [fp, #-12]
   3cc0c:	sub	r0, r0, #1
   3cc10:	mvn	r1, #0
   3cc14:	cmp	r1, r0
   3cc18:	bcc	3ccd8 <ftello64@plt+0x2b410>
   3cc1c:	b	3ccec <ftello64@plt+0x2b424>
   3cc20:	ldr	r0, [fp, #-16]
   3cc24:	movw	r1, #0
   3cc28:	udiv	r0, r1, r0
   3cc2c:	ldr	r1, [fp, #-12]
   3cc30:	cmp	r0, r1
   3cc34:	bcc	3ccd8 <ftello64@plt+0x2b410>
   3cc38:	b	3ccec <ftello64@plt+0x2b424>
   3cc3c:	ldr	r0, [fp, #-16]
   3cc40:	cmp	r0, #0
   3cc44:	bne	3cc4c <ftello64@plt+0x2b384>
   3cc48:	b	3ccec <ftello64@plt+0x2b424>
   3cc4c:	ldr	r0, [fp, #-12]
   3cc50:	cmp	r0, #0
   3cc54:	bcs	3ccc0 <ftello64@plt+0x2b3f8>
   3cc58:	b	3cc60 <ftello64@plt+0x2b398>
   3cc5c:	b	3cc64 <ftello64@plt+0x2b39c>
   3cc60:	b	3cca4 <ftello64@plt+0x2b3dc>
   3cc64:	ldr	r0, [fp, #-12]
   3cc68:	cmn	r0, #1
   3cc6c:	bne	3cca4 <ftello64@plt+0x2b3dc>
   3cc70:	b	3cc8c <ftello64@plt+0x2b3c4>
   3cc74:	ldr	r0, [fp, #-16]
   3cc78:	add	r0, r0, #0
   3cc7c:	movw	r1, #0
   3cc80:	cmp	r1, r0
   3cc84:	bcc	3ccd8 <ftello64@plt+0x2b410>
   3cc88:	b	3ccec <ftello64@plt+0x2b424>
   3cc8c:	ldr	r0, [fp, #-16]
   3cc90:	sub	r0, r0, #1
   3cc94:	mvn	r1, #0
   3cc98:	cmp	r1, r0
   3cc9c:	bcc	3ccd8 <ftello64@plt+0x2b410>
   3cca0:	b	3ccec <ftello64@plt+0x2b424>
   3cca4:	ldr	r0, [fp, #-12]
   3cca8:	movw	r1, #0
   3ccac:	udiv	r0, r1, r0
   3ccb0:	ldr	r1, [fp, #-16]
   3ccb4:	cmp	r0, r1
   3ccb8:	bcc	3ccd8 <ftello64@plt+0x2b410>
   3ccbc:	b	3ccec <ftello64@plt+0x2b424>
   3ccc0:	ldr	r0, [fp, #-16]
   3ccc4:	mvn	r1, #0
   3ccc8:	udiv	r0, r1, r0
   3cccc:	ldr	r1, [fp, #-12]
   3ccd0:	cmp	r0, r1
   3ccd4:	bcs	3ccec <ftello64@plt+0x2b424>
   3ccd8:	ldr	r0, [fp, #-12]
   3ccdc:	ldr	r1, [fp, #-16]
   3cce0:	mul	r0, r0, r1
   3cce4:	str	r0, [fp, #-20]	; 0xffffffec
   3cce8:	b	3d188 <ftello64@plt+0x2b8c0>
   3ccec:	ldr	r0, [fp, #-12]
   3ccf0:	ldr	r1, [fp, #-16]
   3ccf4:	mul	r0, r0, r1
   3ccf8:	str	r0, [fp, #-20]	; 0xffffffec
   3ccfc:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3cd00:	b	3cf54 <ftello64@plt+0x2b68c>
   3cd04:	ldr	r0, [fp, #-16]
   3cd08:	cmp	r0, #0
   3cd0c:	bcs	3ce6c <ftello64@plt+0x2b5a4>
   3cd10:	ldr	r0, [fp, #-12]
   3cd14:	cmp	r0, #0
   3cd18:	bcs	3cde8 <ftello64@plt+0x2b520>
   3cd1c:	b	3cd20 <ftello64@plt+0x2b458>
   3cd20:	ldr	r0, [fp, #-12]
   3cd24:	ldr	r2, [fp, #-16]
   3cd28:	mvn	r1, #0
   3cd2c:	mvn	r3, #-2147483648	; 0x80000000
   3cd30:	mov	ip, #0
   3cd34:	str	r0, [fp, #-56]	; 0xffffffc8
   3cd38:	mov	r0, r1
   3cd3c:	mov	r1, r3
   3cd40:	mov	r3, ip
   3cd44:	bl	3e6c8 <ftello64@plt+0x2ce00>
   3cd48:	ldr	r2, [fp, #-56]	; 0xffffffc8
   3cd4c:	subs	r0, r2, r0
   3cd50:	rscs	r1, r1, #0
   3cd54:	str	r0, [fp, #-60]	; 0xffffffc4
   3cd58:	str	r1, [fp, #-64]	; 0xffffffc0
   3cd5c:	blt	3cf2c <ftello64@plt+0x2b664>
   3cd60:	b	3cf40 <ftello64@plt+0x2b678>
   3cd64:	b	3cd78 <ftello64@plt+0x2b4b0>
   3cd68:	ldr	r0, [fp, #-16]
   3cd6c:	cmp	r0, #1
   3cd70:	bcc	3cd88 <ftello64@plt+0x2b4c0>
   3cd74:	b	3cd9c <ftello64@plt+0x2b4d4>
   3cd78:	ldr	r0, [fp, #-16]
   3cd7c:	movw	r1, #0
   3cd80:	cmp	r1, r0
   3cd84:	bcs	3cd9c <ftello64@plt+0x2b4d4>
   3cd88:	mov	r0, #0
   3cd8c:	mvn	r1, #0
   3cd90:	str	r1, [fp, #-68]	; 0xffffffbc
   3cd94:	str	r0, [fp, #-72]	; 0xffffffb8
   3cd98:	b	3cdc0 <ftello64@plt+0x2b4f8>
   3cd9c:	ldr	r0, [fp, #-16]
   3cda0:	rsb	r2, r0, #0
   3cda4:	mvn	r0, #0
   3cda8:	mvn	r1, #-2147483648	; 0x80000000
   3cdac:	mov	r3, #0
   3cdb0:	bl	3e6c8 <ftello64@plt+0x2ce00>
   3cdb4:	str	r0, [fp, #-68]	; 0xffffffbc
   3cdb8:	str	r1, [fp, #-72]	; 0xffffffb8
   3cdbc:	b	3cdc0 <ftello64@plt+0x2b4f8>
   3cdc0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   3cdc4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   3cdc8:	ldr	r2, [fp, #-12]
   3cdcc:	mvn	r2, r2
   3cdd0:	subs	r1, r2, r1
   3cdd4:	rscs	r0, r0, #0
   3cdd8:	str	r1, [fp, #-76]	; 0xffffffb4
   3cddc:	str	r0, [fp, #-80]	; 0xffffffb0
   3cde0:	bge	3cf2c <ftello64@plt+0x2b664>
   3cde4:	b	3cf40 <ftello64@plt+0x2b678>
   3cde8:	ldr	r0, [fp, #-16]
   3cdec:	cmn	r0, #1
   3cdf0:	bne	3ce38 <ftello64@plt+0x2b570>
   3cdf4:	b	3ce18 <ftello64@plt+0x2b550>
   3cdf8:	ldr	r0, [fp, #-12]
   3cdfc:	rsbs	r0, r0, #0
   3ce00:	mov	r1, #0
   3ce04:	sbcs	r1, r1, #-2147483648	; 0x80000000
   3ce08:	str	r0, [fp, #-84]	; 0xffffffac
   3ce0c:	str	r1, [sp, #88]	; 0x58
   3ce10:	blt	3cf2c <ftello64@plt+0x2b664>
   3ce14:	b	3cf40 <ftello64@plt+0x2b678>
   3ce18:	ldr	r0, [fp, #-12]
   3ce1c:	movw	r1, #0
   3ce20:	cmp	r1, r0
   3ce24:	bcs	3cf40 <ftello64@plt+0x2b678>
   3ce28:	mov	r0, #0
   3ce2c:	cmp	r0, #0
   3ce30:	bne	3cf2c <ftello64@plt+0x2b664>
   3ce34:	b	3cf40 <ftello64@plt+0x2b678>
   3ce38:	ldr	r2, [fp, #-16]
   3ce3c:	mov	r1, #-2147483648	; 0x80000000
   3ce40:	mov	r0, #0
   3ce44:	str	r0, [sp, #84]	; 0x54
   3ce48:	ldr	r3, [sp, #84]	; 0x54
   3ce4c:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   3ce50:	ldr	r2, [fp, #-12]
   3ce54:	subs	r0, r0, r2
   3ce58:	sbcs	r1, r1, #0
   3ce5c:	str	r0, [sp, #80]	; 0x50
   3ce60:	str	r1, [sp, #76]	; 0x4c
   3ce64:	blt	3cf2c <ftello64@plt+0x2b664>
   3ce68:	b	3cf40 <ftello64@plt+0x2b678>
   3ce6c:	ldr	r0, [fp, #-16]
   3ce70:	cmp	r0, #0
   3ce74:	bne	3ce7c <ftello64@plt+0x2b5b4>
   3ce78:	b	3cf40 <ftello64@plt+0x2b678>
   3ce7c:	ldr	r0, [fp, #-12]
   3ce80:	cmp	r0, #0
   3ce84:	bcs	3cefc <ftello64@plt+0x2b634>
   3ce88:	ldr	r0, [fp, #-12]
   3ce8c:	cmn	r0, #1
   3ce90:	bne	3cec8 <ftello64@plt+0x2b600>
   3ce94:	b	3ceb8 <ftello64@plt+0x2b5f0>
   3ce98:	ldr	r0, [fp, #-16]
   3ce9c:	rsbs	r0, r0, #0
   3cea0:	mov	r1, #0
   3cea4:	sbcs	r1, r1, #-2147483648	; 0x80000000
   3cea8:	str	r0, [sp, #72]	; 0x48
   3ceac:	str	r1, [sp, #68]	; 0x44
   3ceb0:	blt	3cf2c <ftello64@plt+0x2b664>
   3ceb4:	b	3cf40 <ftello64@plt+0x2b678>
   3ceb8:	mov	r0, #0
   3cebc:	cmp	r0, #0
   3cec0:	bne	3cf2c <ftello64@plt+0x2b664>
   3cec4:	b	3cf40 <ftello64@plt+0x2b678>
   3cec8:	ldr	r2, [fp, #-12]
   3cecc:	mov	r1, #-2147483648	; 0x80000000
   3ced0:	mov	r0, #0
   3ced4:	str	r0, [sp, #64]	; 0x40
   3ced8:	ldr	r3, [sp, #64]	; 0x40
   3cedc:	bl	3e5f4 <ftello64@plt+0x2cd2c>
   3cee0:	ldr	r2, [fp, #-16]
   3cee4:	subs	r0, r0, r2
   3cee8:	sbcs	r1, r1, #0
   3ceec:	str	r0, [sp, #60]	; 0x3c
   3cef0:	str	r1, [sp, #56]	; 0x38
   3cef4:	blt	3cf2c <ftello64@plt+0x2b664>
   3cef8:	b	3cf40 <ftello64@plt+0x2b678>
   3cefc:	ldr	r2, [fp, #-16]
   3cf00:	mvn	r0, #0
   3cf04:	mvn	r1, #-2147483648	; 0x80000000
   3cf08:	mov	r3, #0
   3cf0c:	bl	3e6c8 <ftello64@plt+0x2ce00>
   3cf10:	ldr	r2, [fp, #-12]
   3cf14:	subs	r0, r0, r2
   3cf18:	sbcs	r1, r1, #0
   3cf1c:	str	r0, [sp, #52]	; 0x34
   3cf20:	str	r1, [sp, #48]	; 0x30
   3cf24:	bge	3cf40 <ftello64@plt+0x2b678>
   3cf28:	b	3cf2c <ftello64@plt+0x2b664>
   3cf2c:	ldr	r0, [fp, #-12]
   3cf30:	ldr	r1, [fp, #-16]
   3cf34:	mul	r0, r0, r1
   3cf38:	str	r0, [fp, #-20]	; 0xffffffec
   3cf3c:	b	3d188 <ftello64@plt+0x2b8c0>
   3cf40:	ldr	r0, [fp, #-12]
   3cf44:	ldr	r1, [fp, #-16]
   3cf48:	mul	r0, r0, r1
   3cf4c:	str	r0, [fp, #-20]	; 0xffffffec
   3cf50:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3cf54:	ldr	r0, [fp, #-16]
   3cf58:	cmp	r0, #0
   3cf5c:	bcs	3d0a8 <ftello64@plt+0x2b7e0>
   3cf60:	ldr	r0, [fp, #-12]
   3cf64:	cmp	r0, #0
   3cf68:	bcs	3d030 <ftello64@plt+0x2b768>
   3cf6c:	b	3cfa8 <ftello64@plt+0x2b6e0>
   3cf70:	ldr	r0, [fp, #-12]
   3cf74:	ldr	r2, [fp, #-16]
   3cf78:	mvn	r1, #0
   3cf7c:	mov	r3, #0
   3cf80:	str	r0, [sp, #44]	; 0x2c
   3cf84:	mov	r0, r1
   3cf88:	bl	3e6c8 <ftello64@plt+0x2ce00>
   3cf8c:	ldr	r2, [sp, #44]	; 0x2c
   3cf90:	subs	r0, r2, r0
   3cf94:	rscs	r1, r1, #0
   3cf98:	str	r0, [sp, #40]	; 0x28
   3cf9c:	str	r1, [sp, #36]	; 0x24
   3cfa0:	bcc	3d160 <ftello64@plt+0x2b898>
   3cfa4:	b	3d174 <ftello64@plt+0x2b8ac>
   3cfa8:	b	3cfbc <ftello64@plt+0x2b6f4>
   3cfac:	ldr	r0, [fp, #-16]
   3cfb0:	cmp	r0, #1
   3cfb4:	bcc	3cfcc <ftello64@plt+0x2b704>
   3cfb8:	b	3cfe0 <ftello64@plt+0x2b718>
   3cfbc:	ldr	r0, [fp, #-16]
   3cfc0:	movw	r1, #0
   3cfc4:	cmp	r1, r0
   3cfc8:	bcs	3cfe0 <ftello64@plt+0x2b718>
   3cfcc:	mov	r0, #1
   3cfd0:	mvn	r1, #0
   3cfd4:	str	r1, [sp, #32]
   3cfd8:	str	r0, [sp, #28]
   3cfdc:	b	3d008 <ftello64@plt+0x2b740>
   3cfe0:	ldr	r0, [fp, #-16]
   3cfe4:	rsb	r2, r0, #0
   3cfe8:	mvn	r0, #0
   3cfec:	mov	r3, #0
   3cff0:	str	r0, [sp, #24]
   3cff4:	ldr	r1, [sp, #24]
   3cff8:	bl	3e6c8 <ftello64@plt+0x2ce00>
   3cffc:	str	r0, [sp, #32]
   3d000:	str	r1, [sp, #28]
   3d004:	b	3d008 <ftello64@plt+0x2b740>
   3d008:	ldr	r0, [sp, #28]
   3d00c:	ldr	r1, [sp, #32]
   3d010:	ldr	r2, [fp, #-12]
   3d014:	mvn	r2, r2
   3d018:	subs	r1, r2, r1
   3d01c:	rscs	r0, r0, #0
   3d020:	str	r1, [sp, #20]
   3d024:	str	r0, [sp, #16]
   3d028:	bcs	3d160 <ftello64@plt+0x2b898>
   3d02c:	b	3d174 <ftello64@plt+0x2b8ac>
   3d030:	b	3d038 <ftello64@plt+0x2b770>
   3d034:	b	3d03c <ftello64@plt+0x2b774>
   3d038:	b	3d08c <ftello64@plt+0x2b7c4>
   3d03c:	ldr	r0, [fp, #-16]
   3d040:	cmn	r0, #1
   3d044:	bne	3d08c <ftello64@plt+0x2b7c4>
   3d048:	b	3d064 <ftello64@plt+0x2b79c>
   3d04c:	ldr	r0, [fp, #-12]
   3d050:	add	r0, r0, #0
   3d054:	movw	r1, #0
   3d058:	cmp	r1, r0
   3d05c:	bcc	3d160 <ftello64@plt+0x2b898>
   3d060:	b	3d174 <ftello64@plt+0x2b8ac>
   3d064:	ldr	r0, [fp, #-12]
   3d068:	movw	r1, #0
   3d06c:	cmp	r1, r0
   3d070:	bcs	3d174 <ftello64@plt+0x2b8ac>
   3d074:	ldr	r0, [fp, #-12]
   3d078:	sub	r0, r0, #1
   3d07c:	mvn	r1, #0
   3d080:	cmp	r1, r0
   3d084:	bcc	3d160 <ftello64@plt+0x2b898>
   3d088:	b	3d174 <ftello64@plt+0x2b8ac>
   3d08c:	ldr	r0, [fp, #-16]
   3d090:	movw	r1, #0
   3d094:	udiv	r0, r1, r0
   3d098:	ldr	r1, [fp, #-12]
   3d09c:	cmp	r0, r1
   3d0a0:	bcc	3d160 <ftello64@plt+0x2b898>
   3d0a4:	b	3d174 <ftello64@plt+0x2b8ac>
   3d0a8:	ldr	r0, [fp, #-16]
   3d0ac:	cmp	r0, #0
   3d0b0:	bne	3d0b8 <ftello64@plt+0x2b7f0>
   3d0b4:	b	3d174 <ftello64@plt+0x2b8ac>
   3d0b8:	ldr	r0, [fp, #-12]
   3d0bc:	cmp	r0, #0
   3d0c0:	bcs	3d12c <ftello64@plt+0x2b864>
   3d0c4:	b	3d0cc <ftello64@plt+0x2b804>
   3d0c8:	b	3d0d0 <ftello64@plt+0x2b808>
   3d0cc:	b	3d110 <ftello64@plt+0x2b848>
   3d0d0:	ldr	r0, [fp, #-12]
   3d0d4:	cmn	r0, #1
   3d0d8:	bne	3d110 <ftello64@plt+0x2b848>
   3d0dc:	b	3d0f8 <ftello64@plt+0x2b830>
   3d0e0:	ldr	r0, [fp, #-16]
   3d0e4:	add	r0, r0, #0
   3d0e8:	movw	r1, #0
   3d0ec:	cmp	r1, r0
   3d0f0:	bcc	3d160 <ftello64@plt+0x2b898>
   3d0f4:	b	3d174 <ftello64@plt+0x2b8ac>
   3d0f8:	ldr	r0, [fp, #-16]
   3d0fc:	sub	r0, r0, #1
   3d100:	mvn	r1, #0
   3d104:	cmp	r1, r0
   3d108:	bcc	3d160 <ftello64@plt+0x2b898>
   3d10c:	b	3d174 <ftello64@plt+0x2b8ac>
   3d110:	ldr	r0, [fp, #-12]
   3d114:	movw	r1, #0
   3d118:	udiv	r0, r1, r0
   3d11c:	ldr	r1, [fp, #-16]
   3d120:	cmp	r0, r1
   3d124:	bcc	3d160 <ftello64@plt+0x2b898>
   3d128:	b	3d174 <ftello64@plt+0x2b8ac>
   3d12c:	ldr	r2, [fp, #-16]
   3d130:	mvn	r0, #0
   3d134:	mov	r3, #0
   3d138:	str	r0, [sp, #12]
   3d13c:	ldr	r1, [sp, #12]
   3d140:	bl	3e6c8 <ftello64@plt+0x2ce00>
   3d144:	ldr	r2, [fp, #-12]
   3d148:	subs	r0, r0, r2
   3d14c:	sbcs	r1, r1, #0
   3d150:	str	r0, [sp, #8]
   3d154:	str	r1, [sp, #4]
   3d158:	bcs	3d174 <ftello64@plt+0x2b8ac>
   3d15c:	b	3d160 <ftello64@plt+0x2b898>
   3d160:	ldr	r0, [fp, #-12]
   3d164:	ldr	r1, [fp, #-16]
   3d168:	mul	r0, r0, r1
   3d16c:	str	r0, [fp, #-20]	; 0xffffffec
   3d170:	b	3d188 <ftello64@plt+0x2b8c0>
   3d174:	ldr	r0, [fp, #-12]
   3d178:	ldr	r1, [fp, #-16]
   3d17c:	mul	r0, r0, r1
   3d180:	str	r0, [fp, #-20]	; 0xffffffec
   3d184:	b	3d1a0 <ftello64@plt+0x2b8d8>
   3d188:	bl	11760 <__errno_location@plt>
   3d18c:	movw	lr, #12
   3d190:	str	lr, [r0]
   3d194:	movw	r0, #0
   3d198:	str	r0, [fp, #-4]
   3d19c:	b	3d1b0 <ftello64@plt+0x2b8e8>
   3d1a0:	ldr	r0, [fp, #-8]
   3d1a4:	ldr	r1, [fp, #-20]	; 0xffffffec
   3d1a8:	bl	38af8 <ftello64@plt+0x27230>
   3d1ac:	str	r0, [fp, #-4]
   3d1b0:	ldr	r0, [fp, #-4]
   3d1b4:	mov	sp, fp
   3d1b8:	pop	{fp, pc}
   3d1bc:	svcvc	0x00ffffff
   3d1c0:	andhi	r0, r0, r0
   3d1c4:			; <UNDEFINED> instruction: 0xffff8000
   3d1c8:	push	{r4, r5, fp, lr}
   3d1cc:	add	fp, sp, #8
   3d1d0:	sub	sp, sp, #120	; 0x78
   3d1d4:	sub	sp, sp, #4096	; 0x1000
   3d1d8:	ldr	ip, [fp, #8]
   3d1dc:	str	r0, [fp, #-16]
   3d1e0:	str	r1, [fp, #-20]	; 0xffffffec
   3d1e4:	str	r2, [fp, #-24]	; 0xffffffe8
   3d1e8:	str	r3, [fp, #-28]	; 0xffffffe4
   3d1ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3d1f0:	movw	r1, #0
   3d1f4:	str	r1, [sp, #28]
   3d1f8:	ldr	r2, [sp, #28]
   3d1fc:	ldr	r3, [sp, #28]
   3d200:	ldr	lr, [sp, #28]
   3d204:	str	lr, [sp]
   3d208:	str	ip, [sp, #24]
   3d20c:	bl	1152c <iconv@plt>
   3d210:	movw	r1, #0
   3d214:	str	r1, [fp, #-40]	; 0xffffffd8
   3d218:	ldr	r1, [fp, #-16]
   3d21c:	str	r1, [sp, #84]	; 0x54
   3d220:	ldr	r1, [fp, #-20]	; 0xffffffec
   3d224:	str	r1, [sp, #80]	; 0x50
   3d228:	str	r0, [sp, #20]
   3d22c:	ldr	r0, [sp, #80]	; 0x50
   3d230:	cmp	r0, #0
   3d234:	bls	3d2c8 <ftello64@plt+0x2ba00>
   3d238:	add	r0, sp, #88	; 0x58
   3d23c:	str	r0, [sp, #76]	; 0x4c
   3d240:	movw	r0, #4096	; 0x1000
   3d244:	str	r0, [sp, #72]	; 0x48
   3d248:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3d24c:	add	r1, sp, #84	; 0x54
   3d250:	add	r2, sp, #80	; 0x50
   3d254:	add	r3, sp, #76	; 0x4c
   3d258:	add	ip, sp, #72	; 0x48
   3d25c:	str	ip, [sp]
   3d260:	bl	1152c <iconv@plt>
   3d264:	str	r0, [sp, #68]	; 0x44
   3d268:	ldr	r0, [sp, #68]	; 0x44
   3d26c:	cmn	r0, #1
   3d270:	bne	3d2ac <ftello64@plt+0x2b9e4>
   3d274:	bl	11760 <__errno_location@plt>
   3d278:	ldr	r0, [r0]
   3d27c:	cmp	r0, #7
   3d280:	bne	3d288 <ftello64@plt+0x2b9c0>
   3d284:	b	3d2a8 <ftello64@plt+0x2b9e0>
   3d288:	bl	11760 <__errno_location@plt>
   3d28c:	ldr	r0, [r0]
   3d290:	cmp	r0, #22
   3d294:	bne	3d29c <ftello64@plt+0x2b9d4>
   3d298:	b	3d2c8 <ftello64@plt+0x2ba00>
   3d29c:	mvn	r0, #0
   3d2a0:	str	r0, [fp, #-12]
   3d2a4:	b	3d4e8 <ftello64@plt+0x2bc20>
   3d2a8:	b	3d2ac <ftello64@plt+0x2b9e4>
   3d2ac:	ldr	r0, [sp, #76]	; 0x4c
   3d2b0:	add	r1, sp, #88	; 0x58
   3d2b4:	sub	r0, r0, r1
   3d2b8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   3d2bc:	add	r0, r1, r0
   3d2c0:	str	r0, [fp, #-40]	; 0xffffffd8
   3d2c4:	b	3d22c <ftello64@plt+0x2b964>
   3d2c8:	add	r0, sp, #88	; 0x58
   3d2cc:	str	r0, [sp, #64]	; 0x40
   3d2d0:	movw	r0, #4096	; 0x1000
   3d2d4:	str	r0, [sp, #60]	; 0x3c
   3d2d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3d2dc:	movw	r1, #0
   3d2e0:	str	r1, [sp, #16]
   3d2e4:	ldr	r2, [sp, #16]
   3d2e8:	add	r3, sp, #64	; 0x40
   3d2ec:	add	ip, sp, #60	; 0x3c
   3d2f0:	str	ip, [sp]
   3d2f4:	bl	1152c <iconv@plt>
   3d2f8:	str	r0, [sp, #56]	; 0x38
   3d2fc:	ldr	r0, [sp, #56]	; 0x38
   3d300:	cmn	r0, #1
   3d304:	bne	3d314 <ftello64@plt+0x2ba4c>
   3d308:	mvn	r0, #0
   3d30c:	str	r0, [fp, #-12]
   3d310:	b	3d4e8 <ftello64@plt+0x2bc20>
   3d314:	ldr	r0, [sp, #64]	; 0x40
   3d318:	add	r1, sp, #88	; 0x58
   3d31c:	sub	r0, r0, r1
   3d320:	ldr	r1, [fp, #-40]	; 0xffffffd8
   3d324:	add	r0, r1, r0
   3d328:	str	r0, [fp, #-40]	; 0xffffffd8
   3d32c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3d330:	str	r0, [fp, #-32]	; 0xffffffe0
   3d334:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3d338:	cmp	r0, #0
   3d33c:	bne	3d354 <ftello64@plt+0x2ba8c>
   3d340:	ldr	r0, [fp, #8]
   3d344:	movw	r1, #0
   3d348:	str	r1, [r0]
   3d34c:	str	r1, [fp, #-12]
   3d350:	b	3d4e8 <ftello64@plt+0x2bc20>
   3d354:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3d358:	ldr	r0, [r0]
   3d35c:	movw	r1, #0
   3d360:	cmp	r0, r1
   3d364:	beq	3d38c <ftello64@plt+0x2bac4>
   3d368:	ldr	r0, [fp, #8]
   3d36c:	ldr	r0, [r0]
   3d370:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3d374:	cmp	r0, r1
   3d378:	bcc	3d38c <ftello64@plt+0x2bac4>
   3d37c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3d380:	ldr	r0, [r0]
   3d384:	str	r0, [fp, #-36]	; 0xffffffdc
   3d388:	b	3d3c4 <ftello64@plt+0x2bafc>
   3d38c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3d390:	bl	38a88 <ftello64@plt+0x271c0>
   3d394:	str	r0, [fp, #-36]	; 0xffffffdc
   3d398:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3d39c:	movw	lr, #0
   3d3a0:	cmp	r0, lr
   3d3a4:	bne	3d3c0 <ftello64@plt+0x2baf8>
   3d3a8:	bl	11760 <__errno_location@plt>
   3d3ac:	movw	lr, #12
   3d3b0:	str	lr, [r0]
   3d3b4:	mvn	r0, #0
   3d3b8:	str	r0, [fp, #-12]
   3d3bc:	b	3d4e8 <ftello64@plt+0x2bc20>
   3d3c0:	b	3d3c4 <ftello64@plt+0x2bafc>
   3d3c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3d3c8:	movw	r1, #0
   3d3cc:	str	r1, [sp, #12]
   3d3d0:	ldr	r2, [sp, #12]
   3d3d4:	ldr	r3, [sp, #12]
   3d3d8:	ldr	ip, [sp, #12]
   3d3dc:	str	ip, [sp]
   3d3e0:	bl	1152c <iconv@plt>
   3d3e4:	ldr	r1, [fp, #-16]
   3d3e8:	str	r1, [sp, #52]	; 0x34
   3d3ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   3d3f0:	str	r1, [sp, #48]	; 0x30
   3d3f4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3d3f8:	str	r1, [sp, #44]	; 0x2c
   3d3fc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3d400:	str	r1, [sp, #40]	; 0x28
   3d404:	str	r0, [sp, #8]
   3d408:	ldr	r0, [sp, #48]	; 0x30
   3d40c:	cmp	r0, #0
   3d410:	bls	3d45c <ftello64@plt+0x2bb94>
   3d414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3d418:	add	r1, sp, #52	; 0x34
   3d41c:	add	r2, sp, #48	; 0x30
   3d420:	add	r3, sp, #44	; 0x2c
   3d424:	add	ip, sp, #40	; 0x28
   3d428:	str	ip, [sp]
   3d42c:	bl	1152c <iconv@plt>
   3d430:	str	r0, [sp, #36]	; 0x24
   3d434:	ldr	r0, [sp, #36]	; 0x24
   3d438:	cmn	r0, #1
   3d43c:	bne	3d458 <ftello64@plt+0x2bb90>
   3d440:	bl	11760 <__errno_location@plt>
   3d444:	ldr	r0, [r0]
   3d448:	cmp	r0, #22
   3d44c:	bne	3d454 <ftello64@plt+0x2bb8c>
   3d450:	b	3d45c <ftello64@plt+0x2bb94>
   3d454:	b	3d4c4 <ftello64@plt+0x2bbfc>
   3d458:	b	3d408 <ftello64@plt+0x2bb40>
   3d45c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3d460:	movw	r1, #0
   3d464:	str	r1, [sp, #4]
   3d468:	ldr	r2, [sp, #4]
   3d46c:	add	r3, sp, #44	; 0x2c
   3d470:	add	ip, sp, #40	; 0x28
   3d474:	str	ip, [sp]
   3d478:	bl	1152c <iconv@plt>
   3d47c:	str	r0, [sp, #32]
   3d480:	ldr	r0, [sp, #32]
   3d484:	cmn	r0, #1
   3d488:	bne	3d490 <ftello64@plt+0x2bbc8>
   3d48c:	b	3d4c4 <ftello64@plt+0x2bbfc>
   3d490:	ldr	r0, [sp, #40]	; 0x28
   3d494:	cmp	r0, #0
   3d498:	beq	3d4a0 <ftello64@plt+0x2bbd8>
   3d49c:	bl	1188c <abort@plt>
   3d4a0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3d4a4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3d4a8:	str	r0, [r1]
   3d4ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3d4b0:	ldr	r1, [fp, #8]
   3d4b4:	str	r0, [r1]
   3d4b8:	movw	r0, #0
   3d4bc:	str	r0, [fp, #-12]
   3d4c0:	b	3d4e8 <ftello64@plt+0x2bc20>
   3d4c4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3d4c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3d4cc:	ldr	r1, [r1]
   3d4d0:	cmp	r0, r1
   3d4d4:	beq	3d4e0 <ftello64@plt+0x2bc18>
   3d4d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3d4dc:	bl	17178 <ftello64@plt+0x58b0>
   3d4e0:	mvn	r0, #0
   3d4e4:	str	r0, [fp, #-12]
   3d4e8:	ldr	r0, [fp, #-12]
   3d4ec:	sub	sp, fp, #8
   3d4f0:	pop	{r4, r5, fp, pc}
   3d4f4:	push	{fp, lr}
   3d4f8:	mov	fp, sp
   3d4fc:	sub	sp, sp, #96	; 0x60
   3d500:	str	r0, [fp, #-8]
   3d504:	str	r1, [fp, #-12]
   3d508:	ldr	r0, [fp, #-8]
   3d50c:	str	r0, [fp, #-28]	; 0xffffffe4
   3d510:	ldr	r0, [fp, #-8]
   3d514:	bl	1173c <strlen@plt>
   3d518:	str	r0, [fp, #-32]	; 0xffffffe0
   3d51c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3d520:	str	r0, [fp, #-20]	; 0xffffffec
   3d524:	movw	r0, #65535	; 0xffff
   3d528:	str	r0, [fp, #-36]	; 0xffffffdc
   3d52c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d530:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3d534:	lsr	r1, r1, #4
   3d538:	cmp	r0, r1
   3d53c:	bhi	3d54c <ftello64@plt+0x2bc84>
   3d540:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d544:	lsl	r0, r0, #4
   3d548:	str	r0, [fp, #-20]	; 0xffffffec
   3d54c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d550:	add	r0, r0, #1
   3d554:	str	r0, [fp, #-20]	; 0xffffffec
   3d558:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d55c:	bl	38a88 <ftello64@plt+0x271c0>
   3d560:	str	r0, [fp, #-16]
   3d564:	ldr	r0, [fp, #-16]
   3d568:	movw	lr, #0
   3d56c:	cmp	r0, lr
   3d570:	bne	3d58c <ftello64@plt+0x2bcc4>
   3d574:	bl	11760 <__errno_location@plt>
   3d578:	movw	lr, #12
   3d57c:	str	lr, [r0]
   3d580:	movw	r0, #0
   3d584:	str	r0, [fp, #-4]
   3d588:	b	3d840 <ftello64@plt+0x2bf78>
   3d58c:	ldr	r0, [fp, #-12]
   3d590:	movw	r1, #0
   3d594:	str	r1, [sp, #12]
   3d598:	ldr	r2, [sp, #12]
   3d59c:	ldr	r3, [sp, #12]
   3d5a0:	ldr	ip, [sp, #12]
   3d5a4:	str	ip, [sp]
   3d5a8:	bl	1152c <iconv@plt>
   3d5ac:	ldr	r1, [fp, #-16]
   3d5b0:	str	r1, [fp, #-40]	; 0xffffffd8
   3d5b4:	ldr	r1, [fp, #-20]	; 0xffffffec
   3d5b8:	sub	r1, r1, #1
   3d5bc:	str	r1, [fp, #-44]	; 0xffffffd4
   3d5c0:	str	r0, [sp, #8]
   3d5c4:	ldr	r0, [fp, #-12]
   3d5c8:	sub	r1, fp, #28
   3d5cc:	sub	r2, fp, #32
   3d5d0:	sub	r3, fp, #40	; 0x28
   3d5d4:	sub	ip, fp, #44	; 0x2c
   3d5d8:	str	ip, [sp]
   3d5dc:	bl	1152c <iconv@plt>
   3d5e0:	str	r0, [sp, #48]	; 0x30
   3d5e4:	ldr	r0, [sp, #48]	; 0x30
   3d5e8:	cmn	r0, #1
   3d5ec:	bne	3d6c4 <ftello64@plt+0x2bdfc>
   3d5f0:	bl	11760 <__errno_location@plt>
   3d5f4:	ldr	r0, [r0]
   3d5f8:	cmp	r0, #22
   3d5fc:	bne	3d604 <ftello64@plt+0x2bd3c>
   3d600:	b	3d6cc <ftello64@plt+0x2be04>
   3d604:	bl	11760 <__errno_location@plt>
   3d608:	ldr	r0, [r0]
   3d60c:	cmp	r0, #7
   3d610:	bne	3d6b8 <ftello64@plt+0x2bdf0>
   3d614:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3d618:	ldr	r1, [fp, #-16]
   3d61c:	sub	r0, r0, r1
   3d620:	str	r0, [sp, #44]	; 0x2c
   3d624:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d628:	lsl	r0, r0, #1
   3d62c:	str	r0, [sp, #40]	; 0x28
   3d630:	ldr	r0, [sp, #40]	; 0x28
   3d634:	ldr	r1, [fp, #-20]	; 0xffffffec
   3d638:	cmp	r0, r1
   3d63c:	bhi	3d650 <ftello64@plt+0x2bd88>
   3d640:	bl	11760 <__errno_location@plt>
   3d644:	movw	lr, #12
   3d648:	str	lr, [r0]
   3d64c:	b	3d830 <ftello64@plt+0x2bf68>
   3d650:	ldr	r0, [fp, #-16]
   3d654:	ldr	r1, [sp, #40]	; 0x28
   3d658:	bl	38af8 <ftello64@plt+0x27230>
   3d65c:	str	r0, [sp, #36]	; 0x24
   3d660:	ldr	r0, [sp, #36]	; 0x24
   3d664:	movw	r1, #0
   3d668:	cmp	r0, r1
   3d66c:	bne	3d680 <ftello64@plt+0x2bdb8>
   3d670:	bl	11760 <__errno_location@plt>
   3d674:	movw	lr, #12
   3d678:	str	lr, [r0]
   3d67c:	b	3d830 <ftello64@plt+0x2bf68>
   3d680:	ldr	r0, [sp, #36]	; 0x24
   3d684:	str	r0, [fp, #-16]
   3d688:	ldr	r0, [sp, #40]	; 0x28
   3d68c:	str	r0, [fp, #-20]	; 0xffffffec
   3d690:	ldr	r0, [fp, #-16]
   3d694:	ldr	r1, [sp, #44]	; 0x2c
   3d698:	add	r0, r0, r1
   3d69c:	str	r0, [fp, #-40]	; 0xffffffd8
   3d6a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d6a4:	sub	r0, r0, #1
   3d6a8:	ldr	r1, [sp, #44]	; 0x2c
   3d6ac:	sub	r0, r0, r1
   3d6b0:	str	r0, [fp, #-44]	; 0xffffffd4
   3d6b4:	b	3d6bc <ftello64@plt+0x2bdf4>
   3d6b8:	b	3d830 <ftello64@plt+0x2bf68>
   3d6bc:	b	3d6c0 <ftello64@plt+0x2bdf8>
   3d6c0:	b	3d6c8 <ftello64@plt+0x2be00>
   3d6c4:	b	3d6cc <ftello64@plt+0x2be04>
   3d6c8:	b	3d5c4 <ftello64@plt+0x2bcfc>
   3d6cc:	b	3d6d0 <ftello64@plt+0x2be08>
   3d6d0:	ldr	r0, [fp, #-12]
   3d6d4:	movw	r1, #0
   3d6d8:	str	r1, [sp, #4]
   3d6dc:	ldr	r2, [sp, #4]
   3d6e0:	sub	r3, fp, #40	; 0x28
   3d6e4:	sub	ip, fp, #44	; 0x2c
   3d6e8:	str	ip, [sp]
   3d6ec:	bl	1152c <iconv@plt>
   3d6f0:	str	r0, [sp, #32]
   3d6f4:	ldr	r0, [sp, #32]
   3d6f8:	cmn	r0, #1
   3d6fc:	bne	3d7bc <ftello64@plt+0x2bef4>
   3d700:	bl	11760 <__errno_location@plt>
   3d704:	ldr	r0, [r0]
   3d708:	cmp	r0, #7
   3d70c:	bne	3d7b4 <ftello64@plt+0x2beec>
   3d710:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3d714:	ldr	r1, [fp, #-16]
   3d718:	sub	r0, r0, r1
   3d71c:	str	r0, [sp, #28]
   3d720:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d724:	lsl	r0, r0, #1
   3d728:	str	r0, [sp, #24]
   3d72c:	ldr	r0, [sp, #24]
   3d730:	ldr	r1, [fp, #-20]	; 0xffffffec
   3d734:	cmp	r0, r1
   3d738:	bhi	3d74c <ftello64@plt+0x2be84>
   3d73c:	bl	11760 <__errno_location@plt>
   3d740:	movw	lr, #12
   3d744:	str	lr, [r0]
   3d748:	b	3d830 <ftello64@plt+0x2bf68>
   3d74c:	ldr	r0, [fp, #-16]
   3d750:	ldr	r1, [sp, #24]
   3d754:	bl	38af8 <ftello64@plt+0x27230>
   3d758:	str	r0, [sp, #20]
   3d75c:	ldr	r0, [sp, #20]
   3d760:	movw	r1, #0
   3d764:	cmp	r0, r1
   3d768:	bne	3d77c <ftello64@plt+0x2beb4>
   3d76c:	bl	11760 <__errno_location@plt>
   3d770:	movw	lr, #12
   3d774:	str	lr, [r0]
   3d778:	b	3d830 <ftello64@plt+0x2bf68>
   3d77c:	ldr	r0, [sp, #20]
   3d780:	str	r0, [fp, #-16]
   3d784:	ldr	r0, [sp, #24]
   3d788:	str	r0, [fp, #-20]	; 0xffffffec
   3d78c:	ldr	r0, [fp, #-16]
   3d790:	ldr	r1, [sp, #28]
   3d794:	add	r0, r0, r1
   3d798:	str	r0, [fp, #-40]	; 0xffffffd8
   3d79c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d7a0:	sub	r0, r0, #1
   3d7a4:	ldr	r1, [sp, #28]
   3d7a8:	sub	r0, r0, r1
   3d7ac:	str	r0, [fp, #-44]	; 0xffffffd4
   3d7b0:	b	3d7b8 <ftello64@plt+0x2bef0>
   3d7b4:	b	3d830 <ftello64@plt+0x2bf68>
   3d7b8:	b	3d7c0 <ftello64@plt+0x2bef8>
   3d7bc:	b	3d7c4 <ftello64@plt+0x2befc>
   3d7c0:	b	3d6d0 <ftello64@plt+0x2be08>
   3d7c4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3d7c8:	add	r1, r0, #1
   3d7cc:	str	r1, [fp, #-40]	; 0xffffffd8
   3d7d0:	movw	r1, #0
   3d7d4:	strb	r1, [r0]
   3d7d8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3d7dc:	ldr	r1, [fp, #-16]
   3d7e0:	sub	r0, r0, r1
   3d7e4:	str	r0, [fp, #-24]	; 0xffffffe8
   3d7e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3d7ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   3d7f0:	cmp	r0, r1
   3d7f4:	bcs	3d824 <ftello64@plt+0x2bf5c>
   3d7f8:	ldr	r0, [fp, #-16]
   3d7fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3d800:	bl	38af8 <ftello64@plt+0x27230>
   3d804:	str	r0, [sp, #16]
   3d808:	ldr	r0, [sp, #16]
   3d80c:	movw	r1, #0
   3d810:	cmp	r0, r1
   3d814:	beq	3d820 <ftello64@plt+0x2bf58>
   3d818:	ldr	r0, [sp, #16]
   3d81c:	str	r0, [fp, #-16]
   3d820:	b	3d824 <ftello64@plt+0x2bf5c>
   3d824:	ldr	r0, [fp, #-16]
   3d828:	str	r0, [fp, #-4]
   3d82c:	b	3d840 <ftello64@plt+0x2bf78>
   3d830:	ldr	r0, [fp, #-16]
   3d834:	bl	17178 <ftello64@plt+0x58b0>
   3d838:	movw	r0, #0
   3d83c:	str	r0, [fp, #-4]
   3d840:	ldr	r0, [fp, #-4]
   3d844:	mov	sp, fp
   3d848:	pop	{fp, pc}
   3d84c:	push	{fp, lr}
   3d850:	mov	fp, sp
   3d854:	sub	sp, sp, #40	; 0x28
   3d858:	str	r0, [fp, #-8]
   3d85c:	str	r1, [fp, #-12]
   3d860:	str	r2, [fp, #-16]
   3d864:	ldr	r0, [fp, #-8]
   3d868:	ldrb	r0, [r0]
   3d86c:	cmp	r0, #0
   3d870:	beq	3d888 <ftello64@plt+0x2bfc0>
   3d874:	ldr	r0, [fp, #-12]
   3d878:	ldr	r1, [fp, #-16]
   3d87c:	bl	38b9c <ftello64@plt+0x272d4>
   3d880:	cmp	r0, #0
   3d884:	bne	3d8bc <ftello64@plt+0x2bff4>
   3d888:	ldr	r0, [fp, #-8]
   3d88c:	bl	11604 <strdup@plt>
   3d890:	str	r0, [sp, #20]
   3d894:	ldr	r0, [sp, #20]
   3d898:	movw	lr, #0
   3d89c:	cmp	r0, lr
   3d8a0:	bne	3d8b0 <ftello64@plt+0x2bfe8>
   3d8a4:	bl	11760 <__errno_location@plt>
   3d8a8:	movw	lr, #12
   3d8ac:	str	lr, [r0]
   3d8b0:	ldr	r0, [sp, #20]
   3d8b4:	str	r0, [fp, #-4]
   3d8b8:	b	3d968 <ftello64@plt+0x2c0a0>
   3d8bc:	ldr	r0, [fp, #-16]
   3d8c0:	ldr	r1, [fp, #-12]
   3d8c4:	bl	116c4 <iconv_open@plt>
   3d8c8:	str	r0, [sp, #16]
   3d8cc:	ldr	r0, [sp, #16]
   3d8d0:	mvn	r1, #0
   3d8d4:	cmp	r0, r1
   3d8d8:	bne	3d8e8 <ftello64@plt+0x2c020>
   3d8dc:	movw	r0, #0
   3d8e0:	str	r0, [fp, #-4]
   3d8e4:	b	3d968 <ftello64@plt+0x2c0a0>
   3d8e8:	ldr	r0, [fp, #-8]
   3d8ec:	ldr	r1, [sp, #16]
   3d8f0:	bl	3d4f4 <ftello64@plt+0x2bc2c>
   3d8f4:	str	r0, [sp, #12]
   3d8f8:	ldr	r0, [sp, #12]
   3d8fc:	movw	r1, #0
   3d900:	cmp	r0, r1
   3d904:	bne	3d938 <ftello64@plt+0x2c070>
   3d908:	bl	11760 <__errno_location@plt>
   3d90c:	ldr	r0, [r0]
   3d910:	str	r0, [sp, #8]
   3d914:	ldr	r0, [sp, #16]
   3d918:	bl	11514 <iconv_close@plt>
   3d91c:	ldr	lr, [sp, #8]
   3d920:	str	r0, [sp, #4]
   3d924:	str	lr, [sp]
   3d928:	bl	11760 <__errno_location@plt>
   3d92c:	ldr	lr, [sp]
   3d930:	str	lr, [r0]
   3d934:	b	3d960 <ftello64@plt+0x2c098>
   3d938:	ldr	r0, [sp, #16]
   3d93c:	bl	11514 <iconv_close@plt>
   3d940:	cmp	r0, #0
   3d944:	bge	3d95c <ftello64@plt+0x2c094>
   3d948:	ldr	r0, [sp, #12]
   3d94c:	bl	17178 <ftello64@plt+0x58b0>
   3d950:	movw	r0, #0
   3d954:	str	r0, [fp, #-4]
   3d958:	b	3d968 <ftello64@plt+0x2c0a0>
   3d95c:	b	3d960 <ftello64@plt+0x2c098>
   3d960:	ldr	r0, [sp, #12]
   3d964:	str	r0, [fp, #-4]
   3d968:	ldr	r0, [fp, #-4]
   3d96c:	mov	sp, fp
   3d970:	pop	{fp, pc}
   3d974:	push	{fp, lr}
   3d978:	mov	fp, sp
   3d97c:	sub	sp, sp, #16
   3d980:	str	r0, [sp, #8]
   3d984:	str	r1, [sp, #4]
   3d988:	ldr	r0, [sp, #8]
   3d98c:	ldr	r2, [sp, #4]
   3d990:	mov	r1, #0
   3d994:	bl	117b4 <memchr@plt>
   3d998:	str	r0, [sp]
   3d99c:	ldr	r0, [sp]
   3d9a0:	movw	r1, #0
   3d9a4:	cmp	r0, r1
   3d9a8:	beq	3d9c4 <ftello64@plt+0x2c0fc>
   3d9ac:	ldr	r0, [sp]
   3d9b0:	ldr	r1, [sp, #8]
   3d9b4:	sub	r0, r0, r1
   3d9b8:	add	r0, r0, #1
   3d9bc:	str	r0, [fp, #-4]
   3d9c0:	b	3d9cc <ftello64@plt+0x2c104>
   3d9c4:	ldr	r0, [sp, #4]
   3d9c8:	str	r0, [fp, #-4]
   3d9cc:	ldr	r0, [fp, #-4]
   3d9d0:	mov	sp, fp
   3d9d4:	pop	{fp, pc}
   3d9d8:	sub	sp, sp, #12
   3d9dc:	str	r0, [sp, #4]
   3d9e0:	ldr	r0, [sp, #4]
   3d9e4:	sub	r1, r0, #48	; 0x30
   3d9e8:	cmp	r1, #10
   3d9ec:	str	r0, [sp]
   3d9f0:	bcc	3da20 <ftello64@plt+0x2c158>
   3d9f4:	b	3d9f8 <ftello64@plt+0x2c130>
   3d9f8:	ldr	r0, [sp]
   3d9fc:	sub	r1, r0, #65	; 0x41
   3da00:	cmp	r1, #26
   3da04:	bcc	3da20 <ftello64@plt+0x2c158>
   3da08:	b	3da0c <ftello64@plt+0x2c144>
   3da0c:	ldr	r0, [sp]
   3da10:	sub	r1, r0, #97	; 0x61
   3da14:	cmp	r1, #25
   3da18:	bhi	3da30 <ftello64@plt+0x2c168>
   3da1c:	b	3da20 <ftello64@plt+0x2c158>
   3da20:	movw	r0, #1
   3da24:	and	r0, r0, #1
   3da28:	strb	r0, [sp, #11]
   3da2c:	b	3da3c <ftello64@plt+0x2c174>
   3da30:	movw	r0, #0
   3da34:	and	r0, r0, #1
   3da38:	strb	r0, [sp, #11]
   3da3c:	ldrb	r0, [sp, #11]
   3da40:	and	r0, r0, #1
   3da44:	add	sp, sp, #12
   3da48:	bx	lr
   3da4c:	sub	sp, sp, #12
   3da50:	str	r0, [sp, #4]
   3da54:	ldr	r0, [sp, #4]
   3da58:	sub	r1, r0, #65	; 0x41
   3da5c:	cmp	r1, #26
   3da60:	str	r0, [sp]
   3da64:	bcc	3da80 <ftello64@plt+0x2c1b8>
   3da68:	b	3da6c <ftello64@plt+0x2c1a4>
   3da6c:	ldr	r0, [sp]
   3da70:	sub	r1, r0, #97	; 0x61
   3da74:	cmp	r1, #25
   3da78:	bhi	3da90 <ftello64@plt+0x2c1c8>
   3da7c:	b	3da80 <ftello64@plt+0x2c1b8>
   3da80:	movw	r0, #1
   3da84:	and	r0, r0, #1
   3da88:	strb	r0, [sp, #11]
   3da8c:	b	3da9c <ftello64@plt+0x2c1d4>
   3da90:	movw	r0, #0
   3da94:	and	r0, r0, #1
   3da98:	strb	r0, [sp, #11]
   3da9c:	ldrb	r0, [sp, #11]
   3daa0:	and	r0, r0, #1
   3daa4:	add	sp, sp, #12
   3daa8:	bx	lr
   3daac:	sub	sp, sp, #8
   3dab0:	str	r0, [sp]
   3dab4:	ldr	r0, [sp]
   3dab8:	cmp	r0, #127	; 0x7f
   3dabc:	bhi	3dad4 <ftello64@plt+0x2c20c>
   3dac0:	b	3dac4 <ftello64@plt+0x2c1fc>
   3dac4:	movw	r0, #1
   3dac8:	and	r0, r0, #1
   3dacc:	strb	r0, [sp, #7]
   3dad0:	b	3dae0 <ftello64@plt+0x2c218>
   3dad4:	movw	r0, #0
   3dad8:	and	r0, r0, #1
   3dadc:	strb	r0, [sp, #7]
   3dae0:	ldrb	r0, [sp, #7]
   3dae4:	and	r0, r0, #1
   3dae8:	add	sp, sp, #8
   3daec:	bx	lr
   3daf0:	sub	sp, sp, #8
   3daf4:	str	r0, [sp, #4]
   3daf8:	ldr	r0, [sp, #4]
   3dafc:	cmp	r0, #32
   3db00:	movw	r0, #1
   3db04:	str	r0, [sp]
   3db08:	beq	3db20 <ftello64@plt+0x2c258>
   3db0c:	ldr	r0, [sp, #4]
   3db10:	cmp	r0, #9
   3db14:	movw	r0, #0
   3db18:	moveq	r0, #1
   3db1c:	str	r0, [sp]
   3db20:	ldr	r0, [sp]
   3db24:	and	r0, r0, #1
   3db28:	add	sp, sp, #8
   3db2c:	bx	lr
   3db30:	sub	sp, sp, #12
   3db34:	str	r0, [sp, #4]
   3db38:	ldr	r0, [sp, #4]
   3db3c:	cmp	r0, #32
   3db40:	str	r0, [sp]
   3db44:	bcc	3db5c <ftello64@plt+0x2c294>
   3db48:	b	3db4c <ftello64@plt+0x2c284>
   3db4c:	ldr	r0, [sp]
   3db50:	cmp	r0, #127	; 0x7f
   3db54:	bne	3db6c <ftello64@plt+0x2c2a4>
   3db58:	b	3db5c <ftello64@plt+0x2c294>
   3db5c:	movw	r0, #1
   3db60:	and	r0, r0, #1
   3db64:	strb	r0, [sp, #11]
   3db68:	b	3db78 <ftello64@plt+0x2c2b0>
   3db6c:	movw	r0, #0
   3db70:	and	r0, r0, #1
   3db74:	strb	r0, [sp, #11]
   3db78:	ldrb	r0, [sp, #11]
   3db7c:	and	r0, r0, #1
   3db80:	add	sp, sp, #12
   3db84:	bx	lr
   3db88:	sub	sp, sp, #8
   3db8c:	str	r0, [sp]
   3db90:	ldr	r0, [sp]
   3db94:	sub	r0, r0, #48	; 0x30
   3db98:	cmp	r0, #9
   3db9c:	bhi	3dbb4 <ftello64@plt+0x2c2ec>
   3dba0:	b	3dba4 <ftello64@plt+0x2c2dc>
   3dba4:	movw	r0, #1
   3dba8:	and	r0, r0, #1
   3dbac:	strb	r0, [sp, #7]
   3dbb0:	b	3dbc0 <ftello64@plt+0x2c2f8>
   3dbb4:	movw	r0, #0
   3dbb8:	and	r0, r0, #1
   3dbbc:	strb	r0, [sp, #7]
   3dbc0:	ldrb	r0, [sp, #7]
   3dbc4:	and	r0, r0, #1
   3dbc8:	add	sp, sp, #8
   3dbcc:	bx	lr
   3dbd0:	sub	sp, sp, #8
   3dbd4:	str	r0, [sp]
   3dbd8:	ldr	r0, [sp]
   3dbdc:	sub	r0, r0, #33	; 0x21
   3dbe0:	cmp	r0, #93	; 0x5d
   3dbe4:	bhi	3dbfc <ftello64@plt+0x2c334>
   3dbe8:	b	3dbec <ftello64@plt+0x2c324>
   3dbec:	movw	r0, #1
   3dbf0:	and	r0, r0, #1
   3dbf4:	strb	r0, [sp, #7]
   3dbf8:	b	3dc08 <ftello64@plt+0x2c340>
   3dbfc:	movw	r0, #0
   3dc00:	and	r0, r0, #1
   3dc04:	strb	r0, [sp, #7]
   3dc08:	ldrb	r0, [sp, #7]
   3dc0c:	and	r0, r0, #1
   3dc10:	add	sp, sp, #8
   3dc14:	bx	lr
   3dc18:	sub	sp, sp, #8
   3dc1c:	str	r0, [sp]
   3dc20:	ldr	r0, [sp]
   3dc24:	sub	r0, r0, #97	; 0x61
   3dc28:	cmp	r0, #25
   3dc2c:	bhi	3dc44 <ftello64@plt+0x2c37c>
   3dc30:	b	3dc34 <ftello64@plt+0x2c36c>
   3dc34:	movw	r0, #1
   3dc38:	and	r0, r0, #1
   3dc3c:	strb	r0, [sp, #7]
   3dc40:	b	3dc50 <ftello64@plt+0x2c388>
   3dc44:	movw	r0, #0
   3dc48:	and	r0, r0, #1
   3dc4c:	strb	r0, [sp, #7]
   3dc50:	ldrb	r0, [sp, #7]
   3dc54:	and	r0, r0, #1
   3dc58:	add	sp, sp, #8
   3dc5c:	bx	lr
   3dc60:	sub	sp, sp, #8
   3dc64:	str	r0, [sp]
   3dc68:	ldr	r0, [sp]
   3dc6c:	sub	r0, r0, #32
   3dc70:	cmp	r0, #94	; 0x5e
   3dc74:	bhi	3dc8c <ftello64@plt+0x2c3c4>
   3dc78:	b	3dc7c <ftello64@plt+0x2c3b4>
   3dc7c:	movw	r0, #1
   3dc80:	and	r0, r0, #1
   3dc84:	strb	r0, [sp, #7]
   3dc88:	b	3dc98 <ftello64@plt+0x2c3d0>
   3dc8c:	movw	r0, #0
   3dc90:	and	r0, r0, #1
   3dc94:	strb	r0, [sp, #7]
   3dc98:	ldrb	r0, [sp, #7]
   3dc9c:	and	r0, r0, #1
   3dca0:	add	sp, sp, #8
   3dca4:	bx	lr
   3dca8:	sub	sp, sp, #12
   3dcac:	str	r0, [sp, #4]
   3dcb0:	ldr	r0, [sp, #4]
   3dcb4:	sub	r0, r0, #33	; 0x21
   3dcb8:	cmp	r0, #93	; 0x5d
   3dcbc:	str	r0, [sp]
   3dcc0:	bhi	3de5c <ftello64@plt+0x2c594>
   3dcc4:	add	r0, pc, #8
   3dcc8:	ldr	r1, [sp]
   3dccc:	ldr	r0, [r0, r1, lsl #2]
   3dcd0:	mov	pc, r0
   3dcd4:	andeq	sp, r3, ip, asr #28
   3dcd8:	andeq	sp, r3, ip, asr #28
   3dcdc:	andeq	sp, r3, ip, asr #28
   3dce0:	andeq	sp, r3, ip, asr #28
   3dce4:	andeq	sp, r3, ip, asr #28
   3dce8:	andeq	sp, r3, ip, asr #28
   3dcec:	andeq	sp, r3, ip, asr #28
   3dcf0:	andeq	sp, r3, ip, asr #28
   3dcf4:	andeq	sp, r3, ip, asr #28
   3dcf8:	andeq	sp, r3, ip, asr #28
   3dcfc:	andeq	sp, r3, ip, asr #28
   3dd00:	andeq	sp, r3, ip, asr #28
   3dd04:	andeq	sp, r3, ip, asr #28
   3dd08:	andeq	sp, r3, ip, asr #28
   3dd0c:	andeq	sp, r3, ip, asr #28
   3dd10:	andeq	sp, r3, ip, asr lr
   3dd14:	andeq	sp, r3, ip, asr lr
   3dd18:	andeq	sp, r3, ip, asr lr
   3dd1c:	andeq	sp, r3, ip, asr lr
   3dd20:	andeq	sp, r3, ip, asr lr
   3dd24:	andeq	sp, r3, ip, asr lr
   3dd28:	andeq	sp, r3, ip, asr lr
   3dd2c:	andeq	sp, r3, ip, asr lr
   3dd30:	andeq	sp, r3, ip, asr lr
   3dd34:	andeq	sp, r3, ip, asr lr
   3dd38:	andeq	sp, r3, ip, asr #28
   3dd3c:	andeq	sp, r3, ip, asr #28
   3dd40:	andeq	sp, r3, ip, asr #28
   3dd44:	andeq	sp, r3, ip, asr #28
   3dd48:	andeq	sp, r3, ip, asr #28
   3dd4c:	andeq	sp, r3, ip, asr #28
   3dd50:	andeq	sp, r3, ip, asr #28
   3dd54:	andeq	sp, r3, ip, asr lr
   3dd58:	andeq	sp, r3, ip, asr lr
   3dd5c:	andeq	sp, r3, ip, asr lr
   3dd60:	andeq	sp, r3, ip, asr lr
   3dd64:	andeq	sp, r3, ip, asr lr
   3dd68:	andeq	sp, r3, ip, asr lr
   3dd6c:	andeq	sp, r3, ip, asr lr
   3dd70:	andeq	sp, r3, ip, asr lr
   3dd74:	andeq	sp, r3, ip, asr lr
   3dd78:	andeq	sp, r3, ip, asr lr
   3dd7c:	andeq	sp, r3, ip, asr lr
   3dd80:	andeq	sp, r3, ip, asr lr
   3dd84:	andeq	sp, r3, ip, asr lr
   3dd88:	andeq	sp, r3, ip, asr lr
   3dd8c:	andeq	sp, r3, ip, asr lr
   3dd90:	andeq	sp, r3, ip, asr lr
   3dd94:	andeq	sp, r3, ip, asr lr
   3dd98:	andeq	sp, r3, ip, asr lr
   3dd9c:	andeq	sp, r3, ip, asr lr
   3dda0:	andeq	sp, r3, ip, asr lr
   3dda4:	andeq	sp, r3, ip, asr lr
   3dda8:	andeq	sp, r3, ip, asr lr
   3ddac:	andeq	sp, r3, ip, asr lr
   3ddb0:	andeq	sp, r3, ip, asr lr
   3ddb4:	andeq	sp, r3, ip, asr lr
   3ddb8:	andeq	sp, r3, ip, asr lr
   3ddbc:	andeq	sp, r3, ip, asr #28
   3ddc0:	andeq	sp, r3, ip, asr #28
   3ddc4:	andeq	sp, r3, ip, asr #28
   3ddc8:	andeq	sp, r3, ip, asr #28
   3ddcc:	andeq	sp, r3, ip, asr #28
   3ddd0:	andeq	sp, r3, ip, asr #28
   3ddd4:	andeq	sp, r3, ip, asr lr
   3ddd8:	andeq	sp, r3, ip, asr lr
   3dddc:	andeq	sp, r3, ip, asr lr
   3dde0:	andeq	sp, r3, ip, asr lr
   3dde4:	andeq	sp, r3, ip, asr lr
   3dde8:	andeq	sp, r3, ip, asr lr
   3ddec:	andeq	sp, r3, ip, asr lr
   3ddf0:	andeq	sp, r3, ip, asr lr
   3ddf4:	andeq	sp, r3, ip, asr lr
   3ddf8:	andeq	sp, r3, ip, asr lr
   3ddfc:	andeq	sp, r3, ip, asr lr
   3de00:	andeq	sp, r3, ip, asr lr
   3de04:	andeq	sp, r3, ip, asr lr
   3de08:	andeq	sp, r3, ip, asr lr
   3de0c:	andeq	sp, r3, ip, asr lr
   3de10:	andeq	sp, r3, ip, asr lr
   3de14:	andeq	sp, r3, ip, asr lr
   3de18:	andeq	sp, r3, ip, asr lr
   3de1c:	andeq	sp, r3, ip, asr lr
   3de20:	andeq	sp, r3, ip, asr lr
   3de24:	andeq	sp, r3, ip, asr lr
   3de28:	andeq	sp, r3, ip, asr lr
   3de2c:	andeq	sp, r3, ip, asr lr
   3de30:	andeq	sp, r3, ip, asr lr
   3de34:	andeq	sp, r3, ip, asr lr
   3de38:	andeq	sp, r3, ip, asr lr
   3de3c:	andeq	sp, r3, ip, asr #28
   3de40:	andeq	sp, r3, ip, asr #28
   3de44:	andeq	sp, r3, ip, asr #28
   3de48:	andeq	sp, r3, ip, asr #28
   3de4c:	movw	r0, #1
   3de50:	and	r0, r0, #1
   3de54:	strb	r0, [sp, #11]
   3de58:	b	3de68 <ftello64@plt+0x2c5a0>
   3de5c:	movw	r0, #0
   3de60:	and	r0, r0, #1
   3de64:	strb	r0, [sp, #11]
   3de68:	ldrb	r0, [sp, #11]
   3de6c:	and	r0, r0, #1
   3de70:	add	sp, sp, #12
   3de74:	bx	lr
   3de78:	sub	sp, sp, #12
   3de7c:	str	r0, [sp, #4]
   3de80:	ldr	r0, [sp, #4]
   3de84:	sub	r1, r0, #9
   3de88:	cmp	r1, #5
   3de8c:	str	r0, [sp]
   3de90:	bcc	3dea8 <ftello64@plt+0x2c5e0>
   3de94:	b	3de98 <ftello64@plt+0x2c5d0>
   3de98:	ldr	r0, [sp]
   3de9c:	cmp	r0, #32
   3dea0:	bne	3deb8 <ftello64@plt+0x2c5f0>
   3dea4:	b	3dea8 <ftello64@plt+0x2c5e0>
   3dea8:	movw	r0, #1
   3deac:	and	r0, r0, #1
   3deb0:	strb	r0, [sp, #11]
   3deb4:	b	3dec4 <ftello64@plt+0x2c5fc>
   3deb8:	movw	r0, #0
   3debc:	and	r0, r0, #1
   3dec0:	strb	r0, [sp, #11]
   3dec4:	ldrb	r0, [sp, #11]
   3dec8:	and	r0, r0, #1
   3decc:	add	sp, sp, #12
   3ded0:	bx	lr
   3ded4:	sub	sp, sp, #8
   3ded8:	str	r0, [sp]
   3dedc:	ldr	r0, [sp]
   3dee0:	sub	r0, r0, #65	; 0x41
   3dee4:	cmp	r0, #25
   3dee8:	bhi	3df00 <ftello64@plt+0x2c638>
   3deec:	b	3def0 <ftello64@plt+0x2c628>
   3def0:	movw	r0, #1
   3def4:	and	r0, r0, #1
   3def8:	strb	r0, [sp, #7]
   3defc:	b	3df0c <ftello64@plt+0x2c644>
   3df00:	movw	r0, #0
   3df04:	and	r0, r0, #1
   3df08:	strb	r0, [sp, #7]
   3df0c:	ldrb	r0, [sp, #7]
   3df10:	and	r0, r0, #1
   3df14:	add	sp, sp, #8
   3df18:	bx	lr
   3df1c:	sub	sp, sp, #12
   3df20:	str	r0, [sp, #4]
   3df24:	ldr	r0, [sp, #4]
   3df28:	sub	r1, r0, #48	; 0x30
   3df2c:	cmp	r1, #10
   3df30:	str	r0, [sp]
   3df34:	bcc	3df64 <ftello64@plt+0x2c69c>
   3df38:	b	3df3c <ftello64@plt+0x2c674>
   3df3c:	ldr	r0, [sp]
   3df40:	sub	r1, r0, #65	; 0x41
   3df44:	cmp	r1, #6
   3df48:	bcc	3df64 <ftello64@plt+0x2c69c>
   3df4c:	b	3df50 <ftello64@plt+0x2c688>
   3df50:	ldr	r0, [sp]
   3df54:	sub	r1, r0, #97	; 0x61
   3df58:	cmp	r1, #5
   3df5c:	bhi	3df74 <ftello64@plt+0x2c6ac>
   3df60:	b	3df64 <ftello64@plt+0x2c69c>
   3df64:	movw	r0, #1
   3df68:	and	r0, r0, #1
   3df6c:	strb	r0, [sp, #11]
   3df70:	b	3df80 <ftello64@plt+0x2c6b8>
   3df74:	movw	r0, #0
   3df78:	and	r0, r0, #1
   3df7c:	strb	r0, [sp, #11]
   3df80:	ldrb	r0, [sp, #11]
   3df84:	and	r0, r0, #1
   3df88:	add	sp, sp, #12
   3df8c:	bx	lr
   3df90:	sub	sp, sp, #8
   3df94:	str	r0, [sp]
   3df98:	ldr	r0, [sp]
   3df9c:	sub	r0, r0, #65	; 0x41
   3dfa0:	cmp	r0, #25
   3dfa4:	bhi	3dfc0 <ftello64@plt+0x2c6f8>
   3dfa8:	b	3dfac <ftello64@plt+0x2c6e4>
   3dfac:	ldr	r0, [sp]
   3dfb0:	sub	r0, r0, #65	; 0x41
   3dfb4:	add	r0, r0, #97	; 0x61
   3dfb8:	str	r0, [sp, #4]
   3dfbc:	b	3dfc8 <ftello64@plt+0x2c700>
   3dfc0:	ldr	r0, [sp]
   3dfc4:	str	r0, [sp, #4]
   3dfc8:	ldr	r0, [sp, #4]
   3dfcc:	add	sp, sp, #8
   3dfd0:	bx	lr
   3dfd4:	sub	sp, sp, #8
   3dfd8:	str	r0, [sp]
   3dfdc:	ldr	r0, [sp]
   3dfe0:	sub	r0, r0, #97	; 0x61
   3dfe4:	cmp	r0, #25
   3dfe8:	bhi	3e004 <ftello64@plt+0x2c73c>
   3dfec:	b	3dff0 <ftello64@plt+0x2c728>
   3dff0:	ldr	r0, [sp]
   3dff4:	sub	r0, r0, #97	; 0x61
   3dff8:	add	r0, r0, #65	; 0x41
   3dffc:	str	r0, [sp, #4]
   3e000:	b	3e00c <ftello64@plt+0x2c744>
   3e004:	ldr	r0, [sp]
   3e008:	str	r0, [sp, #4]
   3e00c:	ldr	r0, [sp, #4]
   3e010:	add	sp, sp, #8
   3e014:	bx	lr
   3e018:	push	{r4, r5, fp, lr}
   3e01c:	add	fp, sp, #8
   3e020:	sub	sp, sp, #272	; 0x110
   3e024:	add	r1, sp, #7
   3e028:	str	r0, [fp, #-16]
   3e02c:	ldr	r0, [fp, #-16]
   3e030:	movw	r2, #257	; 0x101
   3e034:	bl	3e498 <ftello64@plt+0x2cbd0>
   3e038:	cmp	r0, #0
   3e03c:	beq	3e050 <ftello64@plt+0x2c788>
   3e040:	movw	r0, #0
   3e044:	and	r0, r0, #1
   3e048:	strb	r0, [fp, #-9]
   3e04c:	b	3e0a4 <ftello64@plt+0x2c7dc>
   3e050:	add	r0, sp, #7
   3e054:	movw	r1, #64655	; 0xfc8f
   3e058:	movt	r1, #3
   3e05c:	bl	11538 <strcmp@plt>
   3e060:	cmp	r0, #0
   3e064:	movw	r0, #1
   3e068:	str	r0, [sp]
   3e06c:	beq	3e090 <ftello64@plt+0x2c7c8>
   3e070:	add	r0, sp, #7
   3e074:	movw	r1, #64657	; 0xfc91
   3e078:	movt	r1, #3
   3e07c:	bl	11538 <strcmp@plt>
   3e080:	cmp	r0, #0
   3e084:	movw	r0, #0
   3e088:	moveq	r0, #1
   3e08c:	str	r0, [sp]
   3e090:	ldr	r0, [sp]
   3e094:	mvn	r1, #0
   3e098:	eor	r0, r0, r1
   3e09c:	and	r0, r0, #1
   3e0a0:	strb	r0, [fp, #-9]
   3e0a4:	ldrb	r0, [fp, #-9]
   3e0a8:	and	r0, r0, #1
   3e0ac:	sub	sp, fp, #8
   3e0b0:	pop	{r4, r5, fp, pc}
   3e0b4:	push	{fp, lr}
   3e0b8:	mov	fp, sp
   3e0bc:	sub	sp, sp, #48	; 0x30
   3e0c0:	str	r0, [fp, #-8]
   3e0c4:	mov	r0, #15
   3e0c8:	str	r0, [fp, #-12]
   3e0cc:	ldr	r0, [fp, #-12]
   3e0d0:	add	r0, r0, #1
   3e0d4:	str	r0, [fp, #-16]
   3e0d8:	ldr	r0, [fp, #-8]
   3e0dc:	ldr	r1, [fp, #-16]
   3e0e0:	asr	r2, r1, #31
   3e0e4:	adds	r0, r0, r1
   3e0e8:	adc	r1, r2, #0
   3e0ec:	and	r2, r1, #1
   3e0f0:	rsb	r3, r2, #0
   3e0f4:	eor	r1, r3, r1
   3e0f8:	cmp	r1, #0
   3e0fc:	movwne	r1, #1
   3e100:	eor	r2, r2, r0, lsr #31
   3e104:	cmp	r2, #0
   3e108:	movwne	r2, #1
   3e10c:	orr	r1, r1, r2
   3e110:	str	r0, [fp, #-20]	; 0xffffffec
   3e114:	tst	r1, #1
   3e118:	bne	3e1c4 <ftello64@plt+0x2c8fc>
   3e11c:	ldr	r0, [pc, #180]	; 3e1d8 <ftello64@plt+0x2c910>
   3e120:	ldr	r1, [fp, #-20]	; 0xffffffec
   3e124:	cmp	r0, r1
   3e128:	bcc	3e1c4 <ftello64@plt+0x2c8fc>
   3e12c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3e130:	bl	116b8 <malloc@plt>
   3e134:	str	r0, [sp, #24]
   3e138:	ldr	r0, [sp, #24]
   3e13c:	movw	lr, #0
   3e140:	cmp	r0, lr
   3e144:	beq	3e1c0 <ftello64@plt+0x2c8f8>
   3e148:	ldr	r0, [sp, #24]
   3e14c:	str	r0, [sp, #20]
   3e150:	ldr	r0, [sp, #20]
   3e154:	adds	r0, r0, #8
   3e158:	mov	r1, #0
   3e15c:	adc	r1, r1, #0
   3e160:	str	r0, [sp, #16]
   3e164:	ldr	r0, [sp, #16]
   3e168:	ldr	r2, [fp, #-12]
   3e16c:	mvn	r3, #0
   3e170:	eor	r2, r2, r3
   3e174:	and	r0, r0, r2
   3e178:	add	r0, r0, #8
   3e17c:	ldr	r2, [sp, #20]
   3e180:	sub	r0, r0, r2
   3e184:	str	r0, [sp, #12]
   3e188:	ldr	r0, [sp, #24]
   3e18c:	ldr	r2, [sp, #12]
   3e190:	add	r0, r0, r2
   3e194:	str	r0, [sp, #8]
   3e198:	ldr	r0, [sp, #8]
   3e19c:	str	r0, [sp, #4]
   3e1a0:	ldr	r0, [sp, #12]
   3e1a4:	ldr	r2, [sp, #4]
   3e1a8:	add	r2, r2, r3
   3e1ac:	strb	r0, [r2]
   3e1b0:	ldr	r0, [sp, #4]
   3e1b4:	str	r0, [fp, #-4]
   3e1b8:	str	r1, [sp]
   3e1bc:	b	3e1cc <ftello64@plt+0x2c904>
   3e1c0:	b	3e1c4 <ftello64@plt+0x2c8fc>
   3e1c4:	movw	r0, #0
   3e1c8:	str	r0, [fp, #-4]
   3e1cc:	ldr	r0, [fp, #-4]
   3e1d0:	mov	sp, fp
   3e1d4:	pop	{fp, pc}
   3e1d8:	svcvc	0x00ffffff
   3e1dc:	push	{fp, lr}
   3e1e0:	mov	fp, sp
   3e1e4:	sub	sp, sp, #8
   3e1e8:	str	r0, [sp, #4]
   3e1ec:	ldr	r0, [sp, #4]
   3e1f0:	and	r0, r0, #7
   3e1f4:	cmp	r0, #0
   3e1f8:	beq	3e200 <ftello64@plt+0x2c938>
   3e1fc:	bl	1188c <abort@plt>
   3e200:	ldr	r0, [sp, #4]
   3e204:	and	r0, r0, #8
   3e208:	cmp	r0, #0
   3e20c:	beq	3e23c <ftello64@plt+0x2c974>
   3e210:	ldr	r0, [sp, #4]
   3e214:	ldr	r1, [sp, #4]
   3e218:	mvn	r2, #0
   3e21c:	add	r1, r1, r2
   3e220:	ldrb	r1, [r1]
   3e224:	movw	r2, #0
   3e228:	sub	r1, r2, r1
   3e22c:	add	r0, r0, r1
   3e230:	str	r0, [sp]
   3e234:	ldr	r0, [sp]
   3e238:	bl	17178 <ftello64@plt+0x58b0>
   3e23c:	mov	sp, fp
   3e240:	pop	{fp, pc}
   3e244:	push	{fp, lr}
   3e248:	mov	fp, sp
   3e24c:	sub	sp, sp, #16
   3e250:	str	r0, [fp, #-4]
   3e254:	ldr	r0, [fp, #-4]
   3e258:	bl	11568 <wcwidth@plt>
   3e25c:	str	r0, [sp, #8]
   3e260:	ldr	r0, [sp, #8]
   3e264:	cmp	r0, #0
   3e268:	blt	3e278 <ftello64@plt+0x2c9b0>
   3e26c:	ldr	r0, [sp, #8]
   3e270:	str	r0, [sp, #4]
   3e274:	b	3e29c <ftello64@plt+0x2c9d4>
   3e278:	ldr	r0, [fp, #-4]
   3e27c:	bl	11634 <iswcntrl@plt>
   3e280:	cmp	r0, #0
   3e284:	movw	r0, #0
   3e288:	movne	r0, #1
   3e28c:	tst	r0, #1
   3e290:	movw	r0, #0
   3e294:	moveq	r0, #1
   3e298:	str	r0, [sp, #4]
   3e29c:	ldr	r0, [sp, #4]
   3e2a0:	mov	sp, fp
   3e2a4:	pop	{fp, pc}
   3e2a8:	push	{fp, lr}
   3e2ac:	mov	fp, sp
   3e2b0:	sub	sp, sp, #8
   3e2b4:	str	r0, [sp, #4]
   3e2b8:	str	r1, [sp]
   3e2bc:	ldr	r0, [sp]
   3e2c0:	ldr	r0, [r0]
   3e2c4:	ldr	r1, [sp]
   3e2c8:	add	r1, r1, #16
   3e2cc:	cmp	r0, r1
   3e2d0:	bne	3e304 <ftello64@plt+0x2ca3c>
   3e2d4:	ldr	r0, [sp, #4]
   3e2d8:	add	r0, r0, #16
   3e2dc:	ldr	r1, [sp]
   3e2e0:	add	r1, r1, #16
   3e2e4:	ldr	r2, [sp]
   3e2e8:	ldr	r2, [r2, #4]
   3e2ec:	bl	115b0 <memcpy@plt>
   3e2f0:	ldr	r0, [sp, #4]
   3e2f4:	add	r0, r0, #16
   3e2f8:	ldr	r1, [sp, #4]
   3e2fc:	str	r0, [r1]
   3e300:	b	3e314 <ftello64@plt+0x2ca4c>
   3e304:	ldr	r0, [sp]
   3e308:	ldr	r0, [r0]
   3e30c:	ldr	r1, [sp, #4]
   3e310:	str	r0, [r1]
   3e314:	ldr	r0, [sp]
   3e318:	ldr	r0, [r0, #4]
   3e31c:	ldr	r1, [sp, #4]
   3e320:	str	r0, [r1, #4]
   3e324:	ldr	r0, [sp]
   3e328:	ldrb	r0, [r0, #8]
   3e32c:	ldr	r1, [sp, #4]
   3e330:	and	r2, r0, #1
   3e334:	strb	r2, [r1, #8]
   3e338:	tst	r0, #1
   3e33c:	beq	3e350 <ftello64@plt+0x2ca88>
   3e340:	ldr	r0, [sp]
   3e344:	ldr	r0, [r0, #12]
   3e348:	ldr	r1, [sp, #4]
   3e34c:	str	r0, [r1, #12]
   3e350:	mov	sp, fp
   3e354:	pop	{fp, pc}
   3e358:	sub	sp, sp, #8
   3e35c:	movw	r1, #64664	; 0xfc98
   3e360:	movt	r1, #3
   3e364:	strb	r0, [sp, #7]
   3e368:	ldrb	r0, [sp, #7]
   3e36c:	lsr	r0, r0, #5
   3e370:	movw	r2, #64664	; 0xfc98
   3e374:	movt	r2, #3
   3e378:	add	r0, r2, r0, lsl #2
   3e37c:	ldr	r0, [r0]
   3e380:	ldrb	r2, [sp, #7]
   3e384:	and	r2, r2, #31
   3e388:	lsr	r0, r0, r2
   3e38c:	and	r0, r0, #1
   3e390:	cmp	r0, #0
   3e394:	movw	r0, #0
   3e398:	movne	r0, #1
   3e39c:	and	r0, r0, #1
   3e3a0:	str	r1, [sp]
   3e3a4:	add	sp, sp, #8
   3e3a8:	bx	lr
   3e3ac:	push	{fp, lr}
   3e3b0:	mov	fp, sp
   3e3b4:	sub	sp, sp, #80	; 0x50
   3e3b8:	str	r0, [fp, #-8]
   3e3bc:	bl	11664 <__ctype_get_mb_cur_max@plt>
   3e3c0:	cmp	r0, #1
   3e3c4:	bls	3e480 <ftello64@plt+0x2cbb8>
   3e3c8:	movw	r0, #0
   3e3cc:	str	r0, [fp, #-12]
   3e3d0:	ldr	r0, [fp, #-8]
   3e3d4:	str	r0, [sp, #28]
   3e3d8:	movw	r0, #0
   3e3dc:	strb	r0, [sp, #12]
   3e3e0:	add	r1, sp, #12
   3e3e4:	add	r1, r1, #4
   3e3e8:	str	r0, [sp, #8]
   3e3ec:	mov	r0, r1
   3e3f0:	ldr	r1, [sp, #8]
   3e3f4:	and	r1, r1, #255	; 0xff
   3e3f8:	movw	r2, #8
   3e3fc:	bl	11790 <memset@plt>
   3e400:	ldr	r0, [sp, #8]
   3e404:	strb	r0, [sp, #24]
   3e408:	add	r0, sp, #12
   3e40c:	bl	3bb18 <ftello64@plt+0x2a250>
   3e410:	ldrb	r0, [sp, #36]	; 0x24
   3e414:	tst	r0, #1
   3e418:	movw	r0, #0
   3e41c:	str	r0, [sp, #4]
   3e420:	beq	3e438 <ftello64@plt+0x2cb70>
   3e424:	ldr	r0, [sp, #40]	; 0x28
   3e428:	cmp	r0, #0
   3e42c:	movw	r0, #0
   3e430:	moveq	r0, #1
   3e434:	str	r0, [sp, #4]
   3e438:	ldr	r0, [sp, #4]
   3e43c:	mvn	r1, #0
   3e440:	eor	r0, r0, r1
   3e444:	tst	r0, #1
   3e448:	beq	3e474 <ftello64@plt+0x2cbac>
   3e44c:	ldr	r0, [fp, #-12]
   3e450:	add	r0, r0, #1
   3e454:	str	r0, [fp, #-12]
   3e458:	ldr	r0, [sp, #32]
   3e45c:	ldr	r1, [sp, #28]
   3e460:	add	r0, r1, r0
   3e464:	str	r0, [sp, #28]
   3e468:	movw	r0, #0
   3e46c:	strb	r0, [sp, #24]
   3e470:	b	3e408 <ftello64@plt+0x2cb40>
   3e474:	ldr	r0, [fp, #-12]
   3e478:	str	r0, [fp, #-4]
   3e47c:	b	3e48c <ftello64@plt+0x2cbc4>
   3e480:	ldr	r0, [fp, #-8]
   3e484:	bl	1173c <strlen@plt>
   3e488:	str	r0, [fp, #-4]
   3e48c:	ldr	r0, [fp, #-4]
   3e490:	mov	sp, fp
   3e494:	pop	{fp, pc}
   3e498:	push	{fp, lr}
   3e49c:	mov	fp, sp
   3e4a0:	sub	sp, sp, #16
   3e4a4:	str	r0, [fp, #-4]
   3e4a8:	str	r1, [sp, #8]
   3e4ac:	str	r2, [sp, #4]
   3e4b0:	ldr	r0, [fp, #-4]
   3e4b4:	ldr	r1, [sp, #8]
   3e4b8:	ldr	r2, [sp, #4]
   3e4bc:	bl	3e4c8 <ftello64@plt+0x2cc00>
   3e4c0:	mov	sp, fp
   3e4c4:	pop	{fp, pc}
   3e4c8:	push	{fp, lr}
   3e4cc:	mov	fp, sp
   3e4d0:	sub	sp, sp, #24
   3e4d4:	str	r0, [fp, #-8]
   3e4d8:	str	r1, [sp, #12]
   3e4dc:	str	r2, [sp, #8]
   3e4e0:	ldr	r0, [fp, #-8]
   3e4e4:	bl	3e5c8 <ftello64@plt+0x2cd00>
   3e4e8:	str	r0, [sp, #4]
   3e4ec:	ldr	r0, [sp, #4]
   3e4f0:	movw	r1, #0
   3e4f4:	cmp	r0, r1
   3e4f8:	bne	3e520 <ftello64@plt+0x2cc58>
   3e4fc:	ldr	r0, [sp, #8]
   3e500:	cmp	r0, #0
   3e504:	bls	3e514 <ftello64@plt+0x2cc4c>
   3e508:	ldr	r0, [sp, #12]
   3e50c:	movw	r1, #0
   3e510:	strb	r1, [r0]
   3e514:	movw	r0, #22
   3e518:	str	r0, [fp, #-4]
   3e51c:	b	3e59c <ftello64@plt+0x2ccd4>
   3e520:	ldr	r0, [sp, #4]
   3e524:	bl	1173c <strlen@plt>
   3e528:	str	r0, [sp]
   3e52c:	ldr	r0, [sp]
   3e530:	ldr	lr, [sp, #8]
   3e534:	cmp	r0, lr
   3e538:	bcs	3e55c <ftello64@plt+0x2cc94>
   3e53c:	ldr	r0, [sp, #12]
   3e540:	ldr	r1, [sp, #4]
   3e544:	ldr	r2, [sp]
   3e548:	add	r2, r2, #1
   3e54c:	bl	115b0 <memcpy@plt>
   3e550:	movw	r0, #0
   3e554:	str	r0, [fp, #-4]
   3e558:	b	3e59c <ftello64@plt+0x2ccd4>
   3e55c:	ldr	r0, [sp, #8]
   3e560:	cmp	r0, #0
   3e564:	bls	3e594 <ftello64@plt+0x2cccc>
   3e568:	ldr	r0, [sp, #12]
   3e56c:	ldr	r1, [sp, #4]
   3e570:	ldr	r2, [sp, #8]
   3e574:	sub	r2, r2, #1
   3e578:	bl	115b0 <memcpy@plt>
   3e57c:	ldr	r0, [sp, #12]
   3e580:	ldr	r1, [sp, #8]
   3e584:	sub	r1, r1, #1
   3e588:	add	r0, r0, r1
   3e58c:	movw	r1, #0
   3e590:	strb	r1, [r0]
   3e594:	movw	r0, #34	; 0x22
   3e598:	str	r0, [fp, #-4]
   3e59c:	ldr	r0, [fp, #-4]
   3e5a0:	mov	sp, fp
   3e5a4:	pop	{fp, pc}
   3e5a8:	push	{fp, lr}
   3e5ac:	mov	fp, sp
   3e5b0:	sub	sp, sp, #8
   3e5b4:	str	r0, [sp, #4]
   3e5b8:	ldr	r0, [sp, #4]
   3e5bc:	bl	3e5c8 <ftello64@plt+0x2cd00>
   3e5c0:	mov	sp, fp
   3e5c4:	pop	{fp, pc}
   3e5c8:	push	{fp, lr}
   3e5cc:	mov	fp, sp
   3e5d0:	sub	sp, sp, #8
   3e5d4:	str	r0, [sp, #4]
   3e5d8:	ldr	r0, [sp, #4]
   3e5dc:	movw	r1, #0
   3e5e0:	bl	117f0 <setlocale@plt>
   3e5e4:	str	r0, [sp]
   3e5e8:	ldr	r0, [sp]
   3e5ec:	mov	sp, fp
   3e5f0:	pop	{fp, pc}
   3e5f4:	cmp	r3, #0
   3e5f8:	cmpeq	r2, #0
   3e5fc:	bne	3e620 <ftello64@plt+0x2cd58>
   3e600:	cmp	r1, #0
   3e604:	movlt	r1, #-2147483648	; 0x80000000
   3e608:	movlt	r0, #0
   3e60c:	blt	3e61c <ftello64@plt+0x2cd54>
   3e610:	cmpeq	r0, #0
   3e614:	mvnne	r1, #-2147483648	; 0x80000000
   3e618:	mvnne	r0, #0
   3e61c:	b	3e704 <ftello64@plt+0x2ce3c>
   3e620:	sub	sp, sp, #8
   3e624:	push	{sp, lr}
   3e628:	cmp	r1, #0
   3e62c:	blt	3e64c <ftello64@plt+0x2cd84>
   3e630:	cmp	r3, #0
   3e634:	blt	3e680 <ftello64@plt+0x2cdb8>
   3e638:	bl	3e714 <ftello64@plt+0x2ce4c>
   3e63c:	ldr	lr, [sp, #4]
   3e640:	add	sp, sp, #8
   3e644:	pop	{r2, r3}
   3e648:	bx	lr
   3e64c:	rsbs	r0, r0, #0
   3e650:	sbc	r1, r1, r1, lsl #1
   3e654:	cmp	r3, #0
   3e658:	blt	3e6a4 <ftello64@plt+0x2cddc>
   3e65c:	bl	3e714 <ftello64@plt+0x2ce4c>
   3e660:	ldr	lr, [sp, #4]
   3e664:	add	sp, sp, #8
   3e668:	pop	{r2, r3}
   3e66c:	rsbs	r0, r0, #0
   3e670:	sbc	r1, r1, r1, lsl #1
   3e674:	rsbs	r2, r2, #0
   3e678:	sbc	r3, r3, r3, lsl #1
   3e67c:	bx	lr
   3e680:	rsbs	r2, r2, #0
   3e684:	sbc	r3, r3, r3, lsl #1
   3e688:	bl	3e714 <ftello64@plt+0x2ce4c>
   3e68c:	ldr	lr, [sp, #4]
   3e690:	add	sp, sp, #8
   3e694:	pop	{r2, r3}
   3e698:	rsbs	r0, r0, #0
   3e69c:	sbc	r1, r1, r1, lsl #1
   3e6a0:	bx	lr
   3e6a4:	rsbs	r2, r2, #0
   3e6a8:	sbc	r3, r3, r3, lsl #1
   3e6ac:	bl	3e714 <ftello64@plt+0x2ce4c>
   3e6b0:	ldr	lr, [sp, #4]
   3e6b4:	add	sp, sp, #8
   3e6b8:	pop	{r2, r3}
   3e6bc:	rsbs	r2, r2, #0
   3e6c0:	sbc	r3, r3, r3, lsl #1
   3e6c4:	bx	lr
   3e6c8:	cmp	r3, #0
   3e6cc:	cmpeq	r2, #0
   3e6d0:	bne	3e6e8 <ftello64@plt+0x2ce20>
   3e6d4:	cmp	r1, #0
   3e6d8:	cmpeq	r0, #0
   3e6dc:	mvnne	r1, #0
   3e6e0:	mvnne	r0, #0
   3e6e4:	b	3e704 <ftello64@plt+0x2ce3c>
   3e6e8:	sub	sp, sp, #8
   3e6ec:	push	{sp, lr}
   3e6f0:	bl	3e714 <ftello64@plt+0x2ce4c>
   3e6f4:	ldr	lr, [sp, #4]
   3e6f8:	add	sp, sp, #8
   3e6fc:	pop	{r2, r3}
   3e700:	bx	lr
   3e704:	push	{r1, lr}
   3e708:	mov	r0, #8
   3e70c:	bl	114fc <raise@plt>
   3e710:	pop	{r1, pc}
   3e714:	cmp	r1, r3
   3e718:	cmpeq	r0, r2
   3e71c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e720:	mov	r4, r0
   3e724:	movcc	r0, #0
   3e728:	mov	r5, r1
   3e72c:	ldr	lr, [sp, #36]	; 0x24
   3e730:	movcc	r1, r0
   3e734:	bcc	3e830 <ftello64@plt+0x2cf68>
   3e738:	cmp	r3, #0
   3e73c:	clzeq	ip, r2
   3e740:	clzne	ip, r3
   3e744:	addeq	ip, ip, #32
   3e748:	cmp	r5, #0
   3e74c:	clzeq	r1, r4
   3e750:	addeq	r1, r1, #32
   3e754:	clzne	r1, r5
   3e758:	sub	ip, ip, r1
   3e75c:	sub	sl, ip, #32
   3e760:	lsl	r9, r3, ip
   3e764:	rsb	fp, ip, #32
   3e768:	orr	r9, r9, r2, lsl sl
   3e76c:	orr	r9, r9, r2, lsr fp
   3e770:	lsl	r8, r2, ip
   3e774:	cmp	r5, r9
   3e778:	cmpeq	r4, r8
   3e77c:	movcc	r0, #0
   3e780:	movcc	r1, r0
   3e784:	bcc	3e7a0 <ftello64@plt+0x2ced8>
   3e788:	mov	r0, #1
   3e78c:	subs	r4, r4, r8
   3e790:	lsl	r1, r0, sl
   3e794:	orr	r1, r1, r0, lsr fp
   3e798:	lsl	r0, r0, ip
   3e79c:	sbc	r5, r5, r9
   3e7a0:	cmp	ip, #0
   3e7a4:	beq	3e830 <ftello64@plt+0x2cf68>
   3e7a8:	lsr	r6, r8, #1
   3e7ac:	orr	r6, r6, r9, lsl #31
   3e7b0:	lsr	r7, r9, #1
   3e7b4:	mov	r2, ip
   3e7b8:	b	3e7dc <ftello64@plt+0x2cf14>
   3e7bc:	subs	r3, r4, r6
   3e7c0:	sbc	r8, r5, r7
   3e7c4:	adds	r3, r3, r3
   3e7c8:	adc	r8, r8, r8
   3e7cc:	adds	r4, r3, #1
   3e7d0:	adc	r5, r8, #0
   3e7d4:	subs	r2, r2, #1
   3e7d8:	beq	3e7f8 <ftello64@plt+0x2cf30>
   3e7dc:	cmp	r5, r7
   3e7e0:	cmpeq	r4, r6
   3e7e4:	bcs	3e7bc <ftello64@plt+0x2cef4>
   3e7e8:	adds	r4, r4, r4
   3e7ec:	adc	r5, r5, r5
   3e7f0:	subs	r2, r2, #1
   3e7f4:	bne	3e7dc <ftello64@plt+0x2cf14>
   3e7f8:	lsr	r3, r4, ip
   3e7fc:	orr	r3, r3, r5, lsl fp
   3e800:	lsr	r2, r5, ip
   3e804:	orr	r3, r3, r5, lsr sl
   3e808:	adds	r0, r0, r4
   3e80c:	mov	r4, r3
   3e810:	lsl	r3, r2, ip
   3e814:	orr	r3, r3, r4, lsl sl
   3e818:	lsl	ip, r4, ip
   3e81c:	orr	r3, r3, r4, lsr fp
   3e820:	adc	r1, r1, r5
   3e824:	subs	r0, r0, ip
   3e828:	mov	r5, r2
   3e82c:	sbc	r1, r1, r3
   3e830:	cmp	lr, #0
   3e834:	strdne	r4, [lr]
   3e838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e83c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3e840:	mov	r7, r0
   3e844:	ldr	r6, [pc, #72]	; 3e894 <ftello64@plt+0x2cfcc>
   3e848:	ldr	r5, [pc, #72]	; 3e898 <ftello64@plt+0x2cfd0>
   3e84c:	add	r6, pc, r6
   3e850:	add	r5, pc, r5
   3e854:	sub	r6, r6, r5
   3e858:	mov	r8, r1
   3e85c:	mov	r9, r2
   3e860:	bl	114ac <pthread_mutex_unlock@plt-0x20>
   3e864:	asrs	r6, r6, #2
   3e868:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e86c:	mov	r4, #0
   3e870:	add	r4, r4, #1
   3e874:	ldr	r3, [r5], #4
   3e878:	mov	r2, r9
   3e87c:	mov	r1, r8
   3e880:	mov	r0, r7
   3e884:	blx	r3
   3e888:	cmp	r6, r4
   3e88c:	bne	3e870 <ftello64@plt+0x2cfa8>
   3e890:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e894:			; <UNDEFINED> instruction: 0x000116b8
   3e898:			; <UNDEFINED> instruction: 0x000116b0
   3e89c:	bx	lr
   3e8a0:	ldr	r3, [pc, #12]	; 3e8b4 <ftello64@plt+0x2cfec>
   3e8a4:	mov	r1, #0
   3e8a8:	add	r3, pc, r3
   3e8ac:	ldr	r2, [r3]
   3e8b0:	b	11778 <__cxa_atexit@plt>
   3e8b4:			; <UNDEFINED> instruction: 0x000118bc
   3e8b8:	mov	r2, r1
   3e8bc:	mov	r1, r0
   3e8c0:	mov	r0, #3
   3e8c4:	b	1164c <__fxstat64@plt>

Disassembly of section .fini:

0003e8c8 <.fini>:
   3e8c8:	push	{r3, lr}
   3e8cc:	pop	{r3, pc}
