# Reading D:/CCE/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do Logic_Project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/CCE/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit {D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder_normalizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:06 on Dec 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit" D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder_normalizer.v 
# -- Compiling module adder_normalizer
# 
# Top level modules:
# 	adder_normalizer
# End time: 18:25:06 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit {D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:06 on Dec 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit" D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:25:06 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit {D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidt_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:06 on Dec 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit" D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidt_tb.v 
# -- Compiling module goldschmidt_tb
# 
# Top level modules:
# 	goldschmidt_tb
# End time: 18:25:06 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit {D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidtVersion2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:06 on Dec 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit" D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidtVersion2.v 
# -- Compiling module goldschmidtVersion2
# 
# Top level modules:
# 	goldschmidtVersion2
# End time: 18:25:06 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit {D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidt_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:06 on Dec 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit" D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidt_tb.v 
# -- Compiling module goldschmidt_tb
# 
# Top level modules:
# 	goldschmidt_tb
# End time: 18:25:06 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  goldschmidt
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" goldschmidt 
# Start time: 18:25:07 on Dec 31,2022
# ** Error: (vsim-3170) Could not find 'goldschmidt'.
#         Searched libraries:
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/altera
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/220model
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/sgate
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/altera_mf
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/altera_lnsim
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/cyclonev
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/DriveFiles/Shared_Folder/Floating-Point-Unit/simulation/modelsim/rtl_work
#             D:/DriveFiles/Shared_Folder/Floating-Point-Unit/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Logic_Project_run_msim_rtl_verilog.do PAUSED at line 15
# A time value could not be extracted from the current line
