
TIMER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000009aa  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000a1e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800060  00800060  00000a1e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a1e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000a50  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000040  00000000  00000000  00000a8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000007db  00000000  00000000  00000acc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000675  00000000  00000000  000012a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000910  00000000  00000000  0000191c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000054  00000000  00000000  0000222c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003ab  00000000  00000000  00002280  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000111  00000000  00000000  0000262b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000020  00000000  00000000  0000273c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a3 36       	cpi	r26, 0x63	; 99
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 3e 00 	call	0x7c	; 0x7c <main>
  74:	0c 94 d3 04 	jmp	0x9a6	; 0x9a6 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <main>:
#include "TIMER.h"
#include <util/delay.h>

int main(void)
{
	DDRC = 0xff;
  7c:	8f ef       	ldi	r24, 0xFF	; 255
  7e:	84 bb       	out	0x14, r24	; 20
	timer_init(0,TIMER_0_FAST_PWM_MODE,CLEAR_OC_MODE,CLK_8_MODE);
  80:	08 e0       	ldi	r16, 0x08	; 8
  82:	10 e0       	ldi	r17, 0x00	; 0
  84:	20 e0       	ldi	r18, 0x00	; 0
  86:	30 e0       	ldi	r19, 0x00	; 0
  88:	42 e0       	ldi	r20, 0x02	; 2
  8a:	63 e0       	ldi	r22, 0x03	; 3
  8c:	80 e0       	ldi	r24, 0x00	; 0
  8e:	0e 94 61 00 	call	0xc2	; 0xc2 <timer_init>
	//TCNT0 =0;
    while (1) 
    {
		for(int i = 0 ; i<255 ; i++)
  92:	80 e0       	ldi	r24, 0x00	; 0
  94:	90 e0       	ldi	r25, 0x00	; 0
  96:	08 c0       	rjmp	.+16     	; 0xa8 <main+0x2c>
		{
			TIMER_0_OUTPUT_COMPARE_REG = i ;
  98:	8c bf       	out	0x3c, r24	; 60
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  9a:	ef e3       	ldi	r30, 0x3F	; 63
  9c:	fc e9       	ldi	r31, 0x9C	; 156
  9e:	31 97       	sbiw	r30, 0x01	; 1
  a0:	f1 f7       	brne	.-4      	; 0x9e <main+0x22>
  a2:	00 c0       	rjmp	.+0      	; 0xa4 <main+0x28>
  a4:	00 00       	nop
	DDRC = 0xff;
	timer_init(0,TIMER_0_FAST_PWM_MODE,CLEAR_OC_MODE,CLK_8_MODE);
	//TCNT0 =0;
    while (1) 
    {
		for(int i = 0 ; i<255 ; i++)
  a6:	01 96       	adiw	r24, 0x01	; 1
  a8:	8f 3f       	cpi	r24, 0xFF	; 255
  aa:	91 05       	cpc	r25, r1
  ac:	ac f3       	brlt	.-22     	; 0x98 <main+0x1c>
  ae:	ff ef       	ldi	r31, 0xFF	; 255
  b0:	23 e2       	ldi	r18, 0x23	; 35
  b2:	84 ef       	ldi	r24, 0xF4	; 244
  b4:	f1 50       	subi	r31, 0x01	; 1
  b6:	20 40       	sbci	r18, 0x00	; 0
  b8:	80 40       	sbci	r24, 0x00	; 0
  ba:	e1 f7       	brne	.-8      	; 0xb4 <main+0x38>
  bc:	00 c0       	rjmp	.+0      	; 0xbe <main+0x42>
  be:	00 00       	nop
  c0:	e8 cf       	rjmp	.-48     	; 0x92 <main+0x16>

000000c2 <timer_init>:

// TIMER 0 STATUS
uint8_t TIMER_STATUS[TIMER_NUMBERS];

unsigned int timer_init(uint8_t timer_n , uint8_t mode , uint8_t com , uint32_t clock_select)
{
  c2:	0f 93       	push	r16
  c4:	1f 93       	push	r17
	if (TIMER_STATUS[timer_n] == NOT_INIT)
  c6:	a8 2f       	mov	r26, r24
  c8:	b0 e0       	ldi	r27, 0x00	; 0
  ca:	fd 01       	movw	r30, r26
  cc:	e0 5a       	subi	r30, 0xA0	; 160
  ce:	ff 4f       	sbci	r31, 0xFF	; 255
  d0:	90 81       	ld	r25, Z
  d2:	91 11       	cpse	r25, r1
  d4:	30 c4       	rjmp	.+2144   	; 0x936 <__stack+0xd7>
	{
		switch(timer_n)
  d6:	81 11       	cpse	r24, r1
  d8:	31 c4       	rjmp	.+2146   	; 0x93c <__stack+0xdd>
		{
			// Timer 0 INIT.
			case TIMER_0 :
			TIMER_0_DDR |= ENABLE(TIMER_0_PIN);
  da:	87 b3       	in	r24, 0x17	; 23
  dc:	88 60       	ori	r24, 0x08	; 8
  de:	87 bb       	out	0x17, r24	; 23
			switch(mode)
  e0:	62 30       	cpi	r22, 0x02	; 2
  e2:	09 f4       	brne	.+2      	; 0xe6 <timer_init+0x24>
  e4:	ea c0       	rjmp	.+468    	; 0x2ba <timer_init+0x1f8>
  e6:	63 30       	cpi	r22, 0x03	; 3
  e8:	09 f4       	brne	.+2      	; 0xec <timer_init+0x2a>
  ea:	14 c2       	rjmp	.+1064   	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
  ec:	61 30       	cpi	r22, 0x01	; 1
  ee:	09 f0       	breq	.+2      	; 0xf2 <timer_init+0x30>
  f0:	f5 c2       	rjmp	.+1514   	; 0x6dc <__EEPROM_REGION_LENGTH__+0x2dc>
			{
				case TIMER_0_PWM_PHASE_CORRECT_MODE :
				switch(com)
  f2:	42 30       	cpi	r20, 0x02	; 2
  f4:	39 f0       	breq	.+14     	; 0x104 <timer_init+0x42>
  f6:	43 30       	cpi	r20, 0x03	; 3
  f8:	09 f4       	brne	.+2      	; 0xfc <timer_init+0x3a>
  fa:	4d c0       	rjmp	.+154    	; 0x196 <timer_init+0xd4>
  fc:	41 30       	cpi	r20, 0x01	; 1
  fe:	09 f0       	breq	.+2      	; 0x102 <timer_init+0x40>
 100:	93 c0       	rjmp	.+294    	; 0x228 <timer_init+0x166>
 102:	1f c4       	rjmp	.+2110   	; 0x942 <__stack+0xe3>
					case TOGGLE_OC_MODE :
					return FAILED ;
					break;
					
					case CLEAR_OC_MODE :
					switch(clock_select)
 104:	03 30       	cpi	r16, 0x03	; 3
 106:	11 05       	cpc	r17, r1
 108:	21 05       	cpc	r18, r1
 10a:	31 05       	cpc	r19, r1
 10c:	c9 f1       	breq	.+114    	; 0x180 <timer_init+0xbe>
 10e:	40 f4       	brcc	.+16     	; 0x120 <timer_init+0x5e>
 110:	01 30       	cpi	r16, 0x01	; 1
 112:	11 05       	cpc	r17, r1
 114:	21 05       	cpc	r18, r1
 116:	31 05       	cpc	r19, r1
 118:	d9 f0       	breq	.+54     	; 0x150 <timer_init+0x8e>
 11a:	08 f4       	brcc	.+2      	; 0x11e <timer_init+0x5c>
 11c:	15 c4       	rjmp	.+2090   	; 0x948 <__stack+0xe9>
 11e:	2c c0       	rjmp	.+88     	; 0x178 <timer_init+0xb6>
 120:	00 34       	cpi	r16, 0x40	; 64
 122:	11 05       	cpc	r17, r1
 124:	21 05       	cpc	r18, r1
 126:	31 05       	cpc	r19, r1
 128:	d9 f0       	breq	.+54     	; 0x160 <timer_init+0x9e>
 12a:	30 f4       	brcc	.+12     	; 0x138 <timer_init+0x76>
 12c:	08 30       	cpi	r16, 0x08	; 8
 12e:	11 05       	cpc	r17, r1
 130:	21 05       	cpc	r18, r1
 132:	31 05       	cpc	r19, r1
 134:	89 f0       	breq	.+34     	; 0x158 <timer_init+0x96>
 136:	27 c0       	rjmp	.+78     	; 0x186 <timer_init+0xc4>
 138:	01 15       	cp	r16, r1
 13a:	81 e0       	ldi	r24, 0x01	; 1
 13c:	18 07       	cpc	r17, r24
 13e:	21 05       	cpc	r18, r1
 140:	31 05       	cpc	r19, r1
 142:	91 f0       	breq	.+36     	; 0x168 <timer_init+0xa6>
 144:	01 15       	cp	r16, r1
 146:	14 40       	sbci	r17, 0x04	; 4
 148:	21 05       	cpc	r18, r1
 14a:	31 05       	cpc	r19, r1
 14c:	89 f0       	breq	.+34     	; 0x170 <timer_init+0xae>
 14e:	1b c0       	rjmp	.+54     	; 0x186 <timer_init+0xc4>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM01) | ENABLE(CS00);
 150:	83 b7       	in	r24, 0x33	; 51
 152:	81 66       	ori	r24, 0x61	; 97
 154:	83 bf       	out	0x33, r24	; 51
						break;
 156:	17 c0       	rjmp	.+46     	; 0x186 <timer_init+0xc4>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM01) | ENABLE(CS01);
 158:	83 b7       	in	r24, 0x33	; 51
 15a:	82 66       	ori	r24, 0x62	; 98
 15c:	83 bf       	out	0x33, r24	; 51
						break;
 15e:	13 c0       	rjmp	.+38     	; 0x186 <timer_init+0xc4>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01);
 160:	83 b7       	in	r24, 0x33	; 51
 162:	83 66       	ori	r24, 0x63	; 99
 164:	83 bf       	out	0x33, r24	; 51
						break;
 166:	0f c0       	rjmp	.+30     	; 0x186 <timer_init+0xc4>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM01) | ENABLE(CS02);
 168:	83 b7       	in	r24, 0x33	; 51
 16a:	84 66       	ori	r24, 0x64	; 100
 16c:	83 bf       	out	0x33, r24	; 51
						break;
 16e:	0b c0       	rjmp	.+22     	; 0x186 <timer_init+0xc4>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS02);
 170:	83 b7       	in	r24, 0x33	; 51
 172:	85 66       	ori	r24, 0x65	; 101
 174:	83 bf       	out	0x33, r24	; 51
						break;
 176:	07 c0       	rjmp	.+14     	; 0x186 <timer_init+0xc4>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM01) | ENABLE(CS01) | ENABLE(CS02);
 178:	83 b7       	in	r24, 0x33	; 51
 17a:	86 66       	ori	r24, 0x66	; 102
 17c:	83 bf       	out	0x33, r24	; 51
						break;
 17e:	03 c0       	rjmp	.+6      	; 0x186 <timer_init+0xc4>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 180:	83 b7       	in	r24, 0x33	; 51
 182:	87 66       	ori	r24, 0x67	; 103
 184:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;  
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 186:	fd 01       	movw	r30, r26
 188:	e0 5a       	subi	r30, 0xA0	; 160
 18a:	ff 4f       	sbci	r31, 0xFF	; 255
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	80 83       	st	Z, r24
					return DONE ;
 190:	83 e0       	ldi	r24, 0x03	; 3
 192:	90 e0       	ldi	r25, 0x00	; 0
 194:	05 c4       	rjmp	.+2058   	; 0x9a0 <__stack+0x141>
					break;
					
					case  SET_OC_MODE :
					switch(clock_select)
 196:	03 30       	cpi	r16, 0x03	; 3
 198:	11 05       	cpc	r17, r1
 19a:	21 05       	cpc	r18, r1
 19c:	31 05       	cpc	r19, r1
 19e:	c9 f1       	breq	.+114    	; 0x212 <timer_init+0x150>
 1a0:	40 f4       	brcc	.+16     	; 0x1b2 <timer_init+0xf0>
 1a2:	01 30       	cpi	r16, 0x01	; 1
 1a4:	11 05       	cpc	r17, r1
 1a6:	21 05       	cpc	r18, r1
 1a8:	31 05       	cpc	r19, r1
 1aa:	d9 f0       	breq	.+54     	; 0x1e2 <timer_init+0x120>
 1ac:	08 f4       	brcc	.+2      	; 0x1b0 <timer_init+0xee>
 1ae:	cf c3       	rjmp	.+1950   	; 0x94e <__stack+0xef>
 1b0:	2c c0       	rjmp	.+88     	; 0x20a <timer_init+0x148>
 1b2:	00 34       	cpi	r16, 0x40	; 64
 1b4:	11 05       	cpc	r17, r1
 1b6:	21 05       	cpc	r18, r1
 1b8:	31 05       	cpc	r19, r1
 1ba:	d9 f0       	breq	.+54     	; 0x1f2 <timer_init+0x130>
 1bc:	30 f4       	brcc	.+12     	; 0x1ca <timer_init+0x108>
 1be:	08 30       	cpi	r16, 0x08	; 8
 1c0:	11 05       	cpc	r17, r1
 1c2:	21 05       	cpc	r18, r1
 1c4:	31 05       	cpc	r19, r1
 1c6:	89 f0       	breq	.+34     	; 0x1ea <timer_init+0x128>
 1c8:	27 c0       	rjmp	.+78     	; 0x218 <timer_init+0x156>
 1ca:	01 15       	cp	r16, r1
 1cc:	81 e0       	ldi	r24, 0x01	; 1
 1ce:	18 07       	cpc	r17, r24
 1d0:	21 05       	cpc	r18, r1
 1d2:	31 05       	cpc	r19, r1
 1d4:	91 f0       	breq	.+36     	; 0x1fa <timer_init+0x138>
 1d6:	01 15       	cp	r16, r1
 1d8:	14 40       	sbci	r17, 0x04	; 4
 1da:	21 05       	cpc	r18, r1
 1dc:	31 05       	cpc	r19, r1
 1de:	89 f0       	breq	.+34     	; 0x202 <timer_init+0x140>
 1e0:	1b c0       	rjmp	.+54     	; 0x218 <timer_init+0x156>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00);
 1e2:	83 b7       	in	r24, 0x33	; 51
 1e4:	81 67       	ori	r24, 0x71	; 113
 1e6:	83 bf       	out	0x33, r24	; 51
						break;
 1e8:	17 c0       	rjmp	.+46     	; 0x218 <timer_init+0x156>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS01);
 1ea:	83 b7       	in	r24, 0x33	; 51
 1ec:	82 67       	ori	r24, 0x72	; 114
 1ee:	83 bf       	out	0x33, r24	; 51
						break;
 1f0:	13 c0       	rjmp	.+38     	; 0x218 <timer_init+0x156>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01);
 1f2:	83 b7       	in	r24, 0x33	; 51
 1f4:	83 67       	ori	r24, 0x73	; 115
 1f6:	83 bf       	out	0x33, r24	; 51
						break;
 1f8:	0f c0       	rjmp	.+30     	; 0x218 <timer_init+0x156>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS02);
 1fa:	83 b7       	in	r24, 0x33	; 51
 1fc:	84 67       	ori	r24, 0x74	; 116
 1fe:	83 bf       	out	0x33, r24	; 51
						break;
 200:	0b c0       	rjmp	.+22     	; 0x218 <timer_init+0x156>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS02);
 202:	83 b7       	in	r24, 0x33	; 51
 204:	85 67       	ori	r24, 0x75	; 117
 206:	83 bf       	out	0x33, r24	; 51
						break;
 208:	07 c0       	rjmp	.+14     	; 0x218 <timer_init+0x156>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS01) | ENABLE(CS02);
 20a:	83 b7       	in	r24, 0x33	; 51
 20c:	86 67       	ori	r24, 0x76	; 118
 20e:	83 bf       	out	0x33, r24	; 51
						break;
 210:	03 c0       	rjmp	.+6      	; 0x218 <timer_init+0x156>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0)| ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 212:	83 b7       	in	r24, 0x33	; 51
 214:	87 67       	ori	r24, 0x77	; 119
 216:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 218:	fd 01       	movw	r30, r26
 21a:	e0 5a       	subi	r30, 0xA0	; 160
 21c:	ff 4f       	sbci	r31, 0xFF	; 255
 21e:	81 e0       	ldi	r24, 0x01	; 1
 220:	80 83       	st	Z, r24
					return DONE ;
 222:	83 e0       	ldi	r24, 0x03	; 3
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	bc c3       	rjmp	.+1912   	; 0x9a0 <__stack+0x141>
					break;
					
					default:
					switch(clock_select)
 228:	03 30       	cpi	r16, 0x03	; 3
 22a:	11 05       	cpc	r17, r1
 22c:	21 05       	cpc	r18, r1
 22e:	31 05       	cpc	r19, r1
 230:	c9 f1       	breq	.+114    	; 0x2a4 <timer_init+0x1e2>
 232:	40 f4       	brcc	.+16     	; 0x244 <timer_init+0x182>
 234:	01 30       	cpi	r16, 0x01	; 1
 236:	11 05       	cpc	r17, r1
 238:	21 05       	cpc	r18, r1
 23a:	31 05       	cpc	r19, r1
 23c:	d9 f0       	breq	.+54     	; 0x274 <timer_init+0x1b2>
 23e:	08 f4       	brcc	.+2      	; 0x242 <timer_init+0x180>
 240:	89 c3       	rjmp	.+1810   	; 0x954 <__stack+0xf5>
 242:	2c c0       	rjmp	.+88     	; 0x29c <timer_init+0x1da>
 244:	00 34       	cpi	r16, 0x40	; 64
 246:	11 05       	cpc	r17, r1
 248:	21 05       	cpc	r18, r1
 24a:	31 05       	cpc	r19, r1
 24c:	d9 f0       	breq	.+54     	; 0x284 <timer_init+0x1c2>
 24e:	30 f4       	brcc	.+12     	; 0x25c <timer_init+0x19a>
 250:	08 30       	cpi	r16, 0x08	; 8
 252:	11 05       	cpc	r17, r1
 254:	21 05       	cpc	r18, r1
 256:	31 05       	cpc	r19, r1
 258:	89 f0       	breq	.+34     	; 0x27c <timer_init+0x1ba>
 25a:	27 c0       	rjmp	.+78     	; 0x2aa <timer_init+0x1e8>
 25c:	01 15       	cp	r16, r1
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	18 07       	cpc	r17, r24
 262:	21 05       	cpc	r18, r1
 264:	31 05       	cpc	r19, r1
 266:	91 f0       	breq	.+36     	; 0x28c <timer_init+0x1ca>
 268:	01 15       	cp	r16, r1
 26a:	14 40       	sbci	r17, 0x04	; 4
 26c:	21 05       	cpc	r18, r1
 26e:	31 05       	cpc	r19, r1
 270:	89 f0       	breq	.+34     	; 0x294 <timer_init+0x1d2>
 272:	1b c0       	rjmp	.+54     	; 0x2aa <timer_init+0x1e8>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(CS00);
 274:	83 b7       	in	r24, 0x33	; 51
 276:	81 64       	ori	r24, 0x41	; 65
 278:	83 bf       	out	0x33, r24	; 51
						break;
 27a:	17 c0       	rjmp	.+46     	; 0x2aa <timer_init+0x1e8>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(CS01);
 27c:	83 b7       	in	r24, 0x33	; 51
 27e:	82 64       	ori	r24, 0x42	; 66
 280:	83 bf       	out	0x33, r24	; 51
						break;
 282:	13 c0       	rjmp	.+38     	; 0x2aa <timer_init+0x1e8>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(CS00) | ENABLE(CS01);
 284:	83 b7       	in	r24, 0x33	; 51
 286:	83 64       	ori	r24, 0x43	; 67
 288:	83 bf       	out	0x33, r24	; 51
						break;
 28a:	0f c0       	rjmp	.+30     	; 0x2aa <timer_init+0x1e8>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(CS02);
 28c:	83 b7       	in	r24, 0x33	; 51
 28e:	84 64       	ori	r24, 0x44	; 68
 290:	83 bf       	out	0x33, r24	; 51
						break;
 292:	0b c0       	rjmp	.+22     	; 0x2aa <timer_init+0x1e8>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(CS00) | ENABLE(CS02);
 294:	83 b7       	in	r24, 0x33	; 51
 296:	85 64       	ori	r24, 0x45	; 69
 298:	83 bf       	out	0x33, r24	; 51
						break;
 29a:	07 c0       	rjmp	.+14     	; 0x2aa <timer_init+0x1e8>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(CS01) | ENABLE(CS02);
 29c:	83 b7       	in	r24, 0x33	; 51
 29e:	86 64       	ori	r24, 0x46	; 70
 2a0:	83 bf       	out	0x33, r24	; 51
						break;
 2a2:	03 c0       	rjmp	.+6      	; 0x2aa <timer_init+0x1e8>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 2a4:	83 b7       	in	r24, 0x33	; 51
 2a6:	87 64       	ori	r24, 0x47	; 71
 2a8:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 2aa:	fd 01       	movw	r30, r26
 2ac:	e0 5a       	subi	r30, 0xA0	; 160
 2ae:	ff 4f       	sbci	r31, 0xFF	; 255
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	80 83       	st	Z, r24
					return DONE ;
 2b4:	83 e0       	ldi	r24, 0x03	; 3
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	73 c3       	rjmp	.+1766   	; 0x9a0 <__stack+0x141>
					break;
				}
				break;
				
				case TIMER_0_CTC_MODE :
				switch(com)
 2ba:	42 30       	cpi	r20, 0x02	; 2
 2bc:	09 f4       	brne	.+2      	; 0x2c0 <timer_init+0x1fe>
 2be:	4f c0       	rjmp	.+158    	; 0x35e <timer_init+0x29c>
 2c0:	43 30       	cpi	r20, 0x03	; 3
 2c2:	09 f4       	brne	.+2      	; 0x2c6 <timer_init+0x204>
 2c4:	95 c0       	rjmp	.+298    	; 0x3f0 <timer_init+0x32e>
 2c6:	41 30       	cpi	r20, 0x01	; 1
 2c8:	09 f0       	breq	.+2      	; 0x2cc <timer_init+0x20a>
 2ca:	db c0       	rjmp	.+438    	; 0x482 <__EEPROM_REGION_LENGTH__+0x82>
				{
					case TOGGLE_OC_MODE :
					switch(clock_select)
 2cc:	03 30       	cpi	r16, 0x03	; 3
 2ce:	11 05       	cpc	r17, r1
 2d0:	21 05       	cpc	r18, r1
 2d2:	31 05       	cpc	r19, r1
 2d4:	c9 f1       	breq	.+114    	; 0x348 <timer_init+0x286>
 2d6:	40 f4       	brcc	.+16     	; 0x2e8 <timer_init+0x226>
 2d8:	01 30       	cpi	r16, 0x01	; 1
 2da:	11 05       	cpc	r17, r1
 2dc:	21 05       	cpc	r18, r1
 2de:	31 05       	cpc	r19, r1
 2e0:	d9 f0       	breq	.+54     	; 0x318 <timer_init+0x256>
 2e2:	08 f4       	brcc	.+2      	; 0x2e6 <timer_init+0x224>
 2e4:	3a c3       	rjmp	.+1652   	; 0x95a <__stack+0xfb>
 2e6:	2c c0       	rjmp	.+88     	; 0x340 <timer_init+0x27e>
 2e8:	00 34       	cpi	r16, 0x40	; 64
 2ea:	11 05       	cpc	r17, r1
 2ec:	21 05       	cpc	r18, r1
 2ee:	31 05       	cpc	r19, r1
 2f0:	d9 f0       	breq	.+54     	; 0x328 <timer_init+0x266>
 2f2:	30 f4       	brcc	.+12     	; 0x300 <timer_init+0x23e>
 2f4:	08 30       	cpi	r16, 0x08	; 8
 2f6:	11 05       	cpc	r17, r1
 2f8:	21 05       	cpc	r18, r1
 2fa:	31 05       	cpc	r19, r1
 2fc:	89 f0       	breq	.+34     	; 0x320 <timer_init+0x25e>
 2fe:	27 c0       	rjmp	.+78     	; 0x34e <timer_init+0x28c>
 300:	01 15       	cp	r16, r1
 302:	81 e0       	ldi	r24, 0x01	; 1
 304:	18 07       	cpc	r17, r24
 306:	21 05       	cpc	r18, r1
 308:	31 05       	cpc	r19, r1
 30a:	91 f0       	breq	.+36     	; 0x330 <timer_init+0x26e>
 30c:	01 15       	cp	r16, r1
 30e:	14 40       	sbci	r17, 0x04	; 4
 310:	21 05       	cpc	r18, r1
 312:	31 05       	cpc	r19, r1
 314:	89 f0       	breq	.+34     	; 0x338 <timer_init+0x276>
 316:	1b c0       	rjmp	.+54     	; 0x34e <timer_init+0x28c>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(CS00);
 318:	83 b7       	in	r24, 0x33	; 51
 31a:	89 61       	ori	r24, 0x19	; 25
 31c:	83 bf       	out	0x33, r24	; 51
						break;
 31e:	17 c0       	rjmp	.+46     	; 0x34e <timer_init+0x28c>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(CS01);
 320:	83 b7       	in	r24, 0x33	; 51
 322:	8a 61       	ori	r24, 0x1A	; 26
 324:	83 bf       	out	0x33, r24	; 51
						break;
 326:	13 c0       	rjmp	.+38     	; 0x34e <timer_init+0x28c>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(CS00) | ENABLE(CS01);
 328:	83 b7       	in	r24, 0x33	; 51
 32a:	8b 61       	ori	r24, 0x1B	; 27
 32c:	83 bf       	out	0x33, r24	; 51
						break;
 32e:	0f c0       	rjmp	.+30     	; 0x34e <timer_init+0x28c>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(CS02);
 330:	83 b7       	in	r24, 0x33	; 51
 332:	8c 61       	ori	r24, 0x1C	; 28
 334:	83 bf       	out	0x33, r24	; 51
						break;
 336:	0b c0       	rjmp	.+22     	; 0x34e <timer_init+0x28c>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(CS00) | ENABLE(CS02);
 338:	83 b7       	in	r24, 0x33	; 51
 33a:	8d 61       	ori	r24, 0x1D	; 29
 33c:	83 bf       	out	0x33, r24	; 51
						break;
 33e:	07 c0       	rjmp	.+14     	; 0x34e <timer_init+0x28c>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(CS01) | ENABLE(CS02);
 340:	83 b7       	in	r24, 0x33	; 51
 342:	8e 61       	ori	r24, 0x1E	; 30
 344:	83 bf       	out	0x33, r24	; 51
						break;
 346:	03 c0       	rjmp	.+6      	; 0x34e <timer_init+0x28c>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 348:	83 b7       	in	r24, 0x33	; 51
 34a:	8f 61       	ori	r24, 0x1F	; 31
 34c:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 34e:	fd 01       	movw	r30, r26
 350:	e0 5a       	subi	r30, 0xA0	; 160
 352:	ff 4f       	sbci	r31, 0xFF	; 255
 354:	81 e0       	ldi	r24, 0x01	; 1
 356:	80 83       	st	Z, r24
					return DONE ;
 358:	83 e0       	ldi	r24, 0x03	; 3
 35a:	90 e0       	ldi	r25, 0x00	; 0
 35c:	21 c3       	rjmp	.+1602   	; 0x9a0 <__stack+0x141>
					break;
					
					case CLEAR_OC_MODE :
					switch(clock_select)
 35e:	03 30       	cpi	r16, 0x03	; 3
 360:	11 05       	cpc	r17, r1
 362:	21 05       	cpc	r18, r1
 364:	31 05       	cpc	r19, r1
 366:	c9 f1       	breq	.+114    	; 0x3da <timer_init+0x318>
 368:	40 f4       	brcc	.+16     	; 0x37a <timer_init+0x2b8>
 36a:	01 30       	cpi	r16, 0x01	; 1
 36c:	11 05       	cpc	r17, r1
 36e:	21 05       	cpc	r18, r1
 370:	31 05       	cpc	r19, r1
 372:	d9 f0       	breq	.+54     	; 0x3aa <timer_init+0x2e8>
 374:	08 f4       	brcc	.+2      	; 0x378 <timer_init+0x2b6>
 376:	f4 c2       	rjmp	.+1512   	; 0x960 <__stack+0x101>
 378:	2c c0       	rjmp	.+88     	; 0x3d2 <timer_init+0x310>
 37a:	00 34       	cpi	r16, 0x40	; 64
 37c:	11 05       	cpc	r17, r1
 37e:	21 05       	cpc	r18, r1
 380:	31 05       	cpc	r19, r1
 382:	d9 f0       	breq	.+54     	; 0x3ba <timer_init+0x2f8>
 384:	30 f4       	brcc	.+12     	; 0x392 <timer_init+0x2d0>
 386:	08 30       	cpi	r16, 0x08	; 8
 388:	11 05       	cpc	r17, r1
 38a:	21 05       	cpc	r18, r1
 38c:	31 05       	cpc	r19, r1
 38e:	89 f0       	breq	.+34     	; 0x3b2 <timer_init+0x2f0>
 390:	27 c0       	rjmp	.+78     	; 0x3e0 <timer_init+0x31e>
 392:	01 15       	cp	r16, r1
 394:	81 e0       	ldi	r24, 0x01	; 1
 396:	18 07       	cpc	r17, r24
 398:	21 05       	cpc	r18, r1
 39a:	31 05       	cpc	r19, r1
 39c:	91 f0       	breq	.+36     	; 0x3c2 <timer_init+0x300>
 39e:	01 15       	cp	r16, r1
 3a0:	14 40       	sbci	r17, 0x04	; 4
 3a2:	21 05       	cpc	r18, r1
 3a4:	31 05       	cpc	r19, r1
 3a6:	89 f0       	breq	.+34     	; 0x3ca <timer_init+0x308>
 3a8:	1b c0       	rjmp	.+54     	; 0x3e0 <timer_init+0x31e>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00);
 3aa:	83 b7       	in	r24, 0x33	; 51
 3ac:	89 62       	ori	r24, 0x29	; 41
 3ae:	83 bf       	out	0x33, r24	; 51
						break;
 3b0:	17 c0       	rjmp	.+46     	; 0x3e0 <timer_init+0x31e>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS01);
 3b2:	83 b7       	in	r24, 0x33	; 51
 3b4:	8a 62       	ori	r24, 0x2A	; 42
 3b6:	83 bf       	out	0x33, r24	; 51
						break;
 3b8:	13 c0       	rjmp	.+38     	; 0x3e0 <timer_init+0x31e>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01);
 3ba:	83 b7       	in	r24, 0x33	; 51
 3bc:	8b 62       	ori	r24, 0x2B	; 43
 3be:	83 bf       	out	0x33, r24	; 51
						break;
 3c0:	0f c0       	rjmp	.+30     	; 0x3e0 <timer_init+0x31e>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS02);
 3c2:	83 b7       	in	r24, 0x33	; 51
 3c4:	8c 62       	ori	r24, 0x2C	; 44
 3c6:	83 bf       	out	0x33, r24	; 51
						break;
 3c8:	0b c0       	rjmp	.+22     	; 0x3e0 <timer_init+0x31e>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS02);
 3ca:	83 b7       	in	r24, 0x33	; 51
 3cc:	8d 62       	ori	r24, 0x2D	; 45
 3ce:	83 bf       	out	0x33, r24	; 51
						break;
 3d0:	07 c0       	rjmp	.+14     	; 0x3e0 <timer_init+0x31e>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS01) | ENABLE(CS02);
 3d2:	83 b7       	in	r24, 0x33	; 51
 3d4:	8e 62       	ori	r24, 0x2E	; 46
 3d6:	83 bf       	out	0x33, r24	; 51
						break;
 3d8:	03 c0       	rjmp	.+6      	; 0x3e0 <timer_init+0x31e>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 3da:	83 b7       	in	r24, 0x33	; 51
 3dc:	8f 62       	ori	r24, 0x2F	; 47
 3de:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 3e0:	fd 01       	movw	r30, r26
 3e2:	e0 5a       	subi	r30, 0xA0	; 160
 3e4:	ff 4f       	sbci	r31, 0xFF	; 255
 3e6:	81 e0       	ldi	r24, 0x01	; 1
 3e8:	80 83       	st	Z, r24
					return DONE ;
 3ea:	83 e0       	ldi	r24, 0x03	; 3
 3ec:	90 e0       	ldi	r25, 0x00	; 0
 3ee:	d8 c2       	rjmp	.+1456   	; 0x9a0 <__stack+0x141>
					break;
					
					case  SET_OC_MODE :
					switch(clock_select)
 3f0:	03 30       	cpi	r16, 0x03	; 3
 3f2:	11 05       	cpc	r17, r1
 3f4:	21 05       	cpc	r18, r1
 3f6:	31 05       	cpc	r19, r1
 3f8:	c9 f1       	breq	.+114    	; 0x46c <__EEPROM_REGION_LENGTH__+0x6c>
 3fa:	40 f4       	brcc	.+16     	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
 3fc:	01 30       	cpi	r16, 0x01	; 1
 3fe:	11 05       	cpc	r17, r1
 400:	21 05       	cpc	r18, r1
 402:	31 05       	cpc	r19, r1
 404:	d9 f0       	breq	.+54     	; 0x43c <__EEPROM_REGION_LENGTH__+0x3c>
 406:	08 f4       	brcc	.+2      	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
 408:	ae c2       	rjmp	.+1372   	; 0x966 <__stack+0x107>
 40a:	2c c0       	rjmp	.+88     	; 0x464 <__EEPROM_REGION_LENGTH__+0x64>
 40c:	00 34       	cpi	r16, 0x40	; 64
 40e:	11 05       	cpc	r17, r1
 410:	21 05       	cpc	r18, r1
 412:	31 05       	cpc	r19, r1
 414:	d9 f0       	breq	.+54     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
 416:	30 f4       	brcc	.+12     	; 0x424 <__EEPROM_REGION_LENGTH__+0x24>
 418:	08 30       	cpi	r16, 0x08	; 8
 41a:	11 05       	cpc	r17, r1
 41c:	21 05       	cpc	r18, r1
 41e:	31 05       	cpc	r19, r1
 420:	89 f0       	breq	.+34     	; 0x444 <__EEPROM_REGION_LENGTH__+0x44>
 422:	27 c0       	rjmp	.+78     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
 424:	01 15       	cp	r16, r1
 426:	81 e0       	ldi	r24, 0x01	; 1
 428:	18 07       	cpc	r17, r24
 42a:	21 05       	cpc	r18, r1
 42c:	31 05       	cpc	r19, r1
 42e:	91 f0       	breq	.+36     	; 0x454 <__EEPROM_REGION_LENGTH__+0x54>
 430:	01 15       	cp	r16, r1
 432:	14 40       	sbci	r17, 0x04	; 4
 434:	21 05       	cpc	r18, r1
 436:	31 05       	cpc	r19, r1
 438:	89 f0       	breq	.+34     	; 0x45c <__EEPROM_REGION_LENGTH__+0x5c>
 43a:	1b c0       	rjmp	.+54     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00);
 43c:	83 b7       	in	r24, 0x33	; 51
 43e:	89 63       	ori	r24, 0x39	; 57
 440:	83 bf       	out	0x33, r24	; 51
						break;
 442:	17 c0       	rjmp	.+46     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS01);
 444:	83 b7       	in	r24, 0x33	; 51
 446:	8a 63       	ori	r24, 0x3A	; 58
 448:	83 bf       	out	0x33, r24	; 51
						break;
 44a:	13 c0       	rjmp	.+38     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01);
 44c:	83 b7       	in	r24, 0x33	; 51
 44e:	8b 63       	ori	r24, 0x3B	; 59
 450:	83 bf       	out	0x33, r24	; 51
						break;
 452:	0f c0       	rjmp	.+30     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(COM01) | ENABLE(CS02);
 454:	83 b7       	in	r24, 0x33	; 51
 456:	8c 63       	ori	r24, 0x3C	; 60
 458:	83 bf       	out	0x33, r24	; 51
						break;
 45a:	0b c0       	rjmp	.+22     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS02);
 45c:	83 b7       	in	r24, 0x33	; 51
 45e:	8d 63       	ori	r24, 0x3D	; 61
 460:	83 bf       	out	0x33, r24	; 51
						break;
 462:	07 c0       	rjmp	.+14     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS01) | ENABLE(CS02);
 464:	83 b7       	in	r24, 0x33	; 51
 466:	8e 63       	ori	r24, 0x3E	; 62
 468:	83 bf       	out	0x33, r24	; 51
						break;
 46a:	03 c0       	rjmp	.+6      	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 46c:	83 b7       	in	r24, 0x33	; 51
 46e:	8f 63       	ori	r24, 0x3F	; 63
 470:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 472:	fd 01       	movw	r30, r26
 474:	e0 5a       	subi	r30, 0xA0	; 160
 476:	ff 4f       	sbci	r31, 0xFF	; 255
 478:	81 e0       	ldi	r24, 0x01	; 1
 47a:	80 83       	st	Z, r24
					return DONE ;
 47c:	83 e0       	ldi	r24, 0x03	; 3
 47e:	90 e0       	ldi	r25, 0x00	; 0
 480:	8f c2       	rjmp	.+1310   	; 0x9a0 <__stack+0x141>
					break;
					
					default:
					switch(clock_select)
 482:	03 30       	cpi	r16, 0x03	; 3
 484:	11 05       	cpc	r17, r1
 486:	21 05       	cpc	r18, r1
 488:	31 05       	cpc	r19, r1
 48a:	c9 f1       	breq	.+114    	; 0x4fe <__EEPROM_REGION_LENGTH__+0xfe>
 48c:	40 f4       	brcc	.+16     	; 0x49e <__EEPROM_REGION_LENGTH__+0x9e>
 48e:	01 30       	cpi	r16, 0x01	; 1
 490:	11 05       	cpc	r17, r1
 492:	21 05       	cpc	r18, r1
 494:	31 05       	cpc	r19, r1
 496:	d9 f0       	breq	.+54     	; 0x4ce <__EEPROM_REGION_LENGTH__+0xce>
 498:	08 f4       	brcc	.+2      	; 0x49c <__EEPROM_REGION_LENGTH__+0x9c>
 49a:	68 c2       	rjmp	.+1232   	; 0x96c <__stack+0x10d>
 49c:	2c c0       	rjmp	.+88     	; 0x4f6 <__EEPROM_REGION_LENGTH__+0xf6>
 49e:	00 34       	cpi	r16, 0x40	; 64
 4a0:	11 05       	cpc	r17, r1
 4a2:	21 05       	cpc	r18, r1
 4a4:	31 05       	cpc	r19, r1
 4a6:	d9 f0       	breq	.+54     	; 0x4de <__EEPROM_REGION_LENGTH__+0xde>
 4a8:	30 f4       	brcc	.+12     	; 0x4b6 <__EEPROM_REGION_LENGTH__+0xb6>
 4aa:	08 30       	cpi	r16, 0x08	; 8
 4ac:	11 05       	cpc	r17, r1
 4ae:	21 05       	cpc	r18, r1
 4b0:	31 05       	cpc	r19, r1
 4b2:	89 f0       	breq	.+34     	; 0x4d6 <__EEPROM_REGION_LENGTH__+0xd6>
 4b4:	27 c0       	rjmp	.+78     	; 0x504 <__EEPROM_REGION_LENGTH__+0x104>
 4b6:	01 15       	cp	r16, r1
 4b8:	81 e0       	ldi	r24, 0x01	; 1
 4ba:	18 07       	cpc	r17, r24
 4bc:	21 05       	cpc	r18, r1
 4be:	31 05       	cpc	r19, r1
 4c0:	91 f0       	breq	.+36     	; 0x4e6 <__EEPROM_REGION_LENGTH__+0xe6>
 4c2:	01 15       	cp	r16, r1
 4c4:	14 40       	sbci	r17, 0x04	; 4
 4c6:	21 05       	cpc	r18, r1
 4c8:	31 05       	cpc	r19, r1
 4ca:	89 f0       	breq	.+34     	; 0x4ee <__EEPROM_REGION_LENGTH__+0xee>
 4cc:	1b c0       	rjmp	.+54     	; 0x504 <__EEPROM_REGION_LENGTH__+0x104>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00);
 4ce:	83 b7       	in	r24, 0x33	; 51
 4d0:	89 60       	ori	r24, 0x09	; 9
 4d2:	83 bf       	out	0x33, r24	; 51
						break;
 4d4:	17 c0       	rjmp	.+46     	; 0x504 <__EEPROM_REGION_LENGTH__+0x104>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS01);
 4d6:	83 b7       	in	r24, 0x33	; 51
 4d8:	8a 60       	ori	r24, 0x0A	; 10
 4da:	83 bf       	out	0x33, r24	; 51
						break;
 4dc:	13 c0       	rjmp	.+38     	; 0x504 <__EEPROM_REGION_LENGTH__+0x104>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00) | ENABLE(CS01);
 4de:	83 b7       	in	r24, 0x33	; 51
 4e0:	8b 60       	ori	r24, 0x0B	; 11
 4e2:	83 bf       	out	0x33, r24	; 51
						break;
 4e4:	0f c0       	rjmp	.+30     	; 0x504 <__EEPROM_REGION_LENGTH__+0x104>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS02);
 4e6:	83 b7       	in	r24, 0x33	; 51
 4e8:	8c 60       	ori	r24, 0x0C	; 12
 4ea:	83 bf       	out	0x33, r24	; 51
						break;
 4ec:	0b c0       	rjmp	.+22     	; 0x504 <__EEPROM_REGION_LENGTH__+0x104>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00) | ENABLE(CS02);
 4ee:	83 b7       	in	r24, 0x33	; 51
 4f0:	8d 60       	ori	r24, 0x0D	; 13
 4f2:	83 bf       	out	0x33, r24	; 51
						break;
 4f4:	07 c0       	rjmp	.+14     	; 0x504 <__EEPROM_REGION_LENGTH__+0x104>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS01) | ENABLE(CS02);
 4f6:	83 b7       	in	r24, 0x33	; 51
 4f8:	8e 60       	ori	r24, 0x0E	; 14
 4fa:	83 bf       	out	0x33, r24	; 51
						break;
 4fc:	03 c0       	rjmp	.+6      	; 0x504 <__EEPROM_REGION_LENGTH__+0x104>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 4fe:	83 b7       	in	r24, 0x33	; 51
 500:	8f 60       	ori	r24, 0x0F	; 15
 502:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 504:	fd 01       	movw	r30, r26
 506:	e0 5a       	subi	r30, 0xA0	; 160
 508:	ff 4f       	sbci	r31, 0xFF	; 255
 50a:	81 e0       	ldi	r24, 0x01	; 1
 50c:	80 83       	st	Z, r24
					return DONE ;
 50e:	83 e0       	ldi	r24, 0x03	; 3
 510:	90 e0       	ldi	r25, 0x00	; 0
 512:	46 c2       	rjmp	.+1164   	; 0x9a0 <__stack+0x141>
					break;
				}
				break;
				
				case TIMER_0_FAST_PWM_MODE :
				switch(com)
 514:	42 30       	cpi	r20, 0x02	; 2
 516:	39 f0       	breq	.+14     	; 0x526 <__EEPROM_REGION_LENGTH__+0x126>
 518:	43 30       	cpi	r20, 0x03	; 3
 51a:	09 f4       	brne	.+2      	; 0x51e <__EEPROM_REGION_LENGTH__+0x11e>
 51c:	4d c0       	rjmp	.+154    	; 0x5b8 <__EEPROM_REGION_LENGTH__+0x1b8>
 51e:	41 30       	cpi	r20, 0x01	; 1
 520:	09 f0       	breq	.+2      	; 0x524 <__EEPROM_REGION_LENGTH__+0x124>
 522:	93 c0       	rjmp	.+294    	; 0x64a <__EEPROM_REGION_LENGTH__+0x24a>
 524:	26 c2       	rjmp	.+1100   	; 0x972 <__stack+0x113>
					case TOGGLE_OC_MODE :
					return FAILED ;
					break;
					
					case CLEAR_OC_MODE :
					switch(clock_select)
 526:	03 30       	cpi	r16, 0x03	; 3
 528:	11 05       	cpc	r17, r1
 52a:	21 05       	cpc	r18, r1
 52c:	31 05       	cpc	r19, r1
 52e:	c9 f1       	breq	.+114    	; 0x5a2 <__EEPROM_REGION_LENGTH__+0x1a2>
 530:	40 f4       	brcc	.+16     	; 0x542 <__EEPROM_REGION_LENGTH__+0x142>
 532:	01 30       	cpi	r16, 0x01	; 1
 534:	11 05       	cpc	r17, r1
 536:	21 05       	cpc	r18, r1
 538:	31 05       	cpc	r19, r1
 53a:	d9 f0       	breq	.+54     	; 0x572 <__EEPROM_REGION_LENGTH__+0x172>
 53c:	08 f4       	brcc	.+2      	; 0x540 <__EEPROM_REGION_LENGTH__+0x140>
 53e:	1c c2       	rjmp	.+1080   	; 0x978 <__stack+0x119>
 540:	2c c0       	rjmp	.+88     	; 0x59a <__EEPROM_REGION_LENGTH__+0x19a>
 542:	00 34       	cpi	r16, 0x40	; 64
 544:	11 05       	cpc	r17, r1
 546:	21 05       	cpc	r18, r1
 548:	31 05       	cpc	r19, r1
 54a:	d9 f0       	breq	.+54     	; 0x582 <__EEPROM_REGION_LENGTH__+0x182>
 54c:	30 f4       	brcc	.+12     	; 0x55a <__EEPROM_REGION_LENGTH__+0x15a>
 54e:	08 30       	cpi	r16, 0x08	; 8
 550:	11 05       	cpc	r17, r1
 552:	21 05       	cpc	r18, r1
 554:	31 05       	cpc	r19, r1
 556:	89 f0       	breq	.+34     	; 0x57a <__EEPROM_REGION_LENGTH__+0x17a>
 558:	27 c0       	rjmp	.+78     	; 0x5a8 <__EEPROM_REGION_LENGTH__+0x1a8>
 55a:	01 15       	cp	r16, r1
 55c:	81 e0       	ldi	r24, 0x01	; 1
 55e:	18 07       	cpc	r17, r24
 560:	21 05       	cpc	r18, r1
 562:	31 05       	cpc	r19, r1
 564:	91 f0       	breq	.+36     	; 0x58a <__EEPROM_REGION_LENGTH__+0x18a>
 566:	01 15       	cp	r16, r1
 568:	14 40       	sbci	r17, 0x04	; 4
 56a:	21 05       	cpc	r18, r1
 56c:	31 05       	cpc	r19, r1
 56e:	89 f0       	breq	.+34     	; 0x592 <__EEPROM_REGION_LENGTH__+0x192>
 570:	1b c0       	rjmp	.+54     	; 0x5a8 <__EEPROM_REGION_LENGTH__+0x1a8>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00);
 572:	83 b7       	in	r24, 0x33	; 51
 574:	89 66       	ori	r24, 0x69	; 105
 576:	83 bf       	out	0x33, r24	; 51
						break;
 578:	17 c0       	rjmp	.+46     	; 0x5a8 <__EEPROM_REGION_LENGTH__+0x1a8>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS01);
 57a:	83 b7       	in	r24, 0x33	; 51
 57c:	8a 66       	ori	r24, 0x6A	; 106
 57e:	83 bf       	out	0x33, r24	; 51
						break;
 580:	13 c0       	rjmp	.+38     	; 0x5a8 <__EEPROM_REGION_LENGTH__+0x1a8>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01);
 582:	83 b7       	in	r24, 0x33	; 51
 584:	8b 66       	ori	r24, 0x6B	; 107
 586:	83 bf       	out	0x33, r24	; 51
						break;			
 588:	0f c0       	rjmp	.+30     	; 0x5a8 <__EEPROM_REGION_LENGTH__+0x1a8>
										
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS02);
 58a:	83 b7       	in	r24, 0x33	; 51
 58c:	8c 66       	ori	r24, 0x6C	; 108
 58e:	83 bf       	out	0x33, r24	; 51
						break;				
 590:	0b c0       	rjmp	.+22     	; 0x5a8 <__EEPROM_REGION_LENGTH__+0x1a8>
											
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS02);
 592:	83 b7       	in	r24, 0x33	; 51
 594:	8d 66       	ori	r24, 0x6D	; 109
 596:	83 bf       	out	0x33, r24	; 51
						break;
 598:	07 c0       	rjmp	.+14     	; 0x5a8 <__EEPROM_REGION_LENGTH__+0x1a8>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS01) | ENABLE(CS02);
 59a:	83 b7       	in	r24, 0x33	; 51
 59c:	8e 66       	ori	r24, 0x6E	; 110
 59e:	83 bf       	out	0x33, r24	; 51
						break;
 5a0:	03 c0       	rjmp	.+6      	; 0x5a8 <__EEPROM_REGION_LENGTH__+0x1a8>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 5a2:	83 b7       	in	r24, 0x33	; 51
 5a4:	8f 66       	ori	r24, 0x6F	; 111
 5a6:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 5a8:	fd 01       	movw	r30, r26
 5aa:	e0 5a       	subi	r30, 0xA0	; 160
 5ac:	ff 4f       	sbci	r31, 0xFF	; 255
 5ae:	81 e0       	ldi	r24, 0x01	; 1
 5b0:	80 83       	st	Z, r24
					return DONE ;
 5b2:	83 e0       	ldi	r24, 0x03	; 3
 5b4:	90 e0       	ldi	r25, 0x00	; 0
 5b6:	f4 c1       	rjmp	.+1000   	; 0x9a0 <__stack+0x141>
					break;
					
					case  SET_OC_MODE :
					switch(clock_select)
 5b8:	03 30       	cpi	r16, 0x03	; 3
 5ba:	11 05       	cpc	r17, r1
 5bc:	21 05       	cpc	r18, r1
 5be:	31 05       	cpc	r19, r1
 5c0:	c9 f1       	breq	.+114    	; 0x634 <__EEPROM_REGION_LENGTH__+0x234>
 5c2:	40 f4       	brcc	.+16     	; 0x5d4 <__EEPROM_REGION_LENGTH__+0x1d4>
 5c4:	01 30       	cpi	r16, 0x01	; 1
 5c6:	11 05       	cpc	r17, r1
 5c8:	21 05       	cpc	r18, r1
 5ca:	31 05       	cpc	r19, r1
 5cc:	d9 f0       	breq	.+54     	; 0x604 <__EEPROM_REGION_LENGTH__+0x204>
 5ce:	08 f4       	brcc	.+2      	; 0x5d2 <__EEPROM_REGION_LENGTH__+0x1d2>
 5d0:	d6 c1       	rjmp	.+940    	; 0x97e <__stack+0x11f>
 5d2:	2c c0       	rjmp	.+88     	; 0x62c <__EEPROM_REGION_LENGTH__+0x22c>
 5d4:	00 34       	cpi	r16, 0x40	; 64
 5d6:	11 05       	cpc	r17, r1
 5d8:	21 05       	cpc	r18, r1
 5da:	31 05       	cpc	r19, r1
 5dc:	d9 f0       	breq	.+54     	; 0x614 <__EEPROM_REGION_LENGTH__+0x214>
 5de:	30 f4       	brcc	.+12     	; 0x5ec <__EEPROM_REGION_LENGTH__+0x1ec>
 5e0:	08 30       	cpi	r16, 0x08	; 8
 5e2:	11 05       	cpc	r17, r1
 5e4:	21 05       	cpc	r18, r1
 5e6:	31 05       	cpc	r19, r1
 5e8:	89 f0       	breq	.+34     	; 0x60c <__EEPROM_REGION_LENGTH__+0x20c>
 5ea:	27 c0       	rjmp	.+78     	; 0x63a <__EEPROM_REGION_LENGTH__+0x23a>
 5ec:	01 15       	cp	r16, r1
 5ee:	81 e0       	ldi	r24, 0x01	; 1
 5f0:	18 07       	cpc	r17, r24
 5f2:	21 05       	cpc	r18, r1
 5f4:	31 05       	cpc	r19, r1
 5f6:	91 f0       	breq	.+36     	; 0x61c <__EEPROM_REGION_LENGTH__+0x21c>
 5f8:	01 15       	cp	r16, r1
 5fa:	14 40       	sbci	r17, 0x04	; 4
 5fc:	21 05       	cpc	r18, r1
 5fe:	31 05       	cpc	r19, r1
 600:	89 f0       	breq	.+34     	; 0x624 <__EEPROM_REGION_LENGTH__+0x224>
 602:	1b c0       	rjmp	.+54     	; 0x63a <__EEPROM_REGION_LENGTH__+0x23a>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00);
 604:	83 b7       	in	r24, 0x33	; 51
 606:	89 67       	ori	r24, 0x79	; 121
 608:	83 bf       	out	0x33, r24	; 51
						break;
 60a:	17 c0       	rjmp	.+46     	; 0x63a <__EEPROM_REGION_LENGTH__+0x23a>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS01);
 60c:	83 b7       	in	r24, 0x33	; 51
 60e:	8a 67       	ori	r24, 0x7A	; 122
 610:	83 bf       	out	0x33, r24	; 51
						break;
 612:	13 c0       	rjmp	.+38     	; 0x63a <__EEPROM_REGION_LENGTH__+0x23a>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01);
 614:	83 b7       	in	r24, 0x33	; 51
 616:	8b 67       	ori	r24, 0x7B	; 123
 618:	83 bf       	out	0x33, r24	; 51
						break;
 61a:	0f c0       	rjmp	.+30     	; 0x63a <__EEPROM_REGION_LENGTH__+0x23a>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS02);
 61c:	83 b7       	in	r24, 0x33	; 51
 61e:	8c 67       	ori	r24, 0x7C	; 124
 620:	83 bf       	out	0x33, r24	; 51
						break;
 622:	0b c0       	rjmp	.+22     	; 0x63a <__EEPROM_REGION_LENGTH__+0x23a>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS02);
 624:	83 b7       	in	r24, 0x33	; 51
 626:	8d 67       	ori	r24, 0x7D	; 125
 628:	83 bf       	out	0x33, r24	; 51
						break;
 62a:	07 c0       	rjmp	.+14     	; 0x63a <__EEPROM_REGION_LENGTH__+0x23a>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS01) | ENABLE(CS02);
 62c:	83 b7       	in	r24, 0x33	; 51
 62e:	8e 67       	ori	r24, 0x7E	; 126
 630:	83 bf       	out	0x33, r24	; 51
						break;
 632:	03 c0       	rjmp	.+6      	; 0x63a <__EEPROM_REGION_LENGTH__+0x23a>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 634:	83 b7       	in	r24, 0x33	; 51
 636:	8f 67       	ori	r24, 0x7F	; 127
 638:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 63a:	fd 01       	movw	r30, r26
 63c:	e0 5a       	subi	r30, 0xA0	; 160
 63e:	ff 4f       	sbci	r31, 0xFF	; 255
 640:	81 e0       	ldi	r24, 0x01	; 1
 642:	80 83       	st	Z, r24
					return DONE ;
 644:	83 e0       	ldi	r24, 0x03	; 3
 646:	90 e0       	ldi	r25, 0x00	; 0
 648:	ab c1       	rjmp	.+854    	; 0x9a0 <__stack+0x141>
					break;
					
					default:
					switch(clock_select)
 64a:	03 30       	cpi	r16, 0x03	; 3
 64c:	11 05       	cpc	r17, r1
 64e:	21 05       	cpc	r18, r1
 650:	31 05       	cpc	r19, r1
 652:	c9 f1       	breq	.+114    	; 0x6c6 <__EEPROM_REGION_LENGTH__+0x2c6>
 654:	40 f4       	brcc	.+16     	; 0x666 <__EEPROM_REGION_LENGTH__+0x266>
 656:	01 30       	cpi	r16, 0x01	; 1
 658:	11 05       	cpc	r17, r1
 65a:	21 05       	cpc	r18, r1
 65c:	31 05       	cpc	r19, r1
 65e:	d9 f0       	breq	.+54     	; 0x696 <__EEPROM_REGION_LENGTH__+0x296>
 660:	08 f4       	brcc	.+2      	; 0x664 <__EEPROM_REGION_LENGTH__+0x264>
 662:	90 c1       	rjmp	.+800    	; 0x984 <__stack+0x125>
 664:	2c c0       	rjmp	.+88     	; 0x6be <__EEPROM_REGION_LENGTH__+0x2be>
 666:	00 34       	cpi	r16, 0x40	; 64
 668:	11 05       	cpc	r17, r1
 66a:	21 05       	cpc	r18, r1
 66c:	31 05       	cpc	r19, r1
 66e:	d9 f0       	breq	.+54     	; 0x6a6 <__EEPROM_REGION_LENGTH__+0x2a6>
 670:	30 f4       	brcc	.+12     	; 0x67e <__EEPROM_REGION_LENGTH__+0x27e>
 672:	08 30       	cpi	r16, 0x08	; 8
 674:	11 05       	cpc	r17, r1
 676:	21 05       	cpc	r18, r1
 678:	31 05       	cpc	r19, r1
 67a:	89 f0       	breq	.+34     	; 0x69e <__EEPROM_REGION_LENGTH__+0x29e>
 67c:	27 c0       	rjmp	.+78     	; 0x6cc <__EEPROM_REGION_LENGTH__+0x2cc>
 67e:	01 15       	cp	r16, r1
 680:	81 e0       	ldi	r24, 0x01	; 1
 682:	18 07       	cpc	r17, r24
 684:	21 05       	cpc	r18, r1
 686:	31 05       	cpc	r19, r1
 688:	91 f0       	breq	.+36     	; 0x6ae <__EEPROM_REGION_LENGTH__+0x2ae>
 68a:	01 15       	cp	r16, r1
 68c:	14 40       	sbci	r17, 0x04	; 4
 68e:	21 05       	cpc	r18, r1
 690:	31 05       	cpc	r19, r1
 692:	89 f0       	breq	.+34     	; 0x6b6 <__EEPROM_REGION_LENGTH__+0x2b6>
 694:	1b c0       	rjmp	.+54     	; 0x6cc <__EEPROM_REGION_LENGTH__+0x2cc>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00);
 696:	83 b7       	in	r24, 0x33	; 51
 698:	89 64       	ori	r24, 0x49	; 73
 69a:	83 bf       	out	0x33, r24	; 51
						break;
 69c:	17 c0       	rjmp	.+46     	; 0x6cc <__EEPROM_REGION_LENGTH__+0x2cc>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS01);
 69e:	83 b7       	in	r24, 0x33	; 51
 6a0:	8a 64       	ori	r24, 0x4A	; 74
 6a2:	83 bf       	out	0x33, r24	; 51
						break;
 6a4:	13 c0       	rjmp	.+38     	; 0x6cc <__EEPROM_REGION_LENGTH__+0x2cc>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00) | ENABLE(CS01);
 6a6:	83 b7       	in	r24, 0x33	; 51
 6a8:	8b 64       	ori	r24, 0x4B	; 75
 6aa:	83 bf       	out	0x33, r24	; 51
						break;
 6ac:	0f c0       	rjmp	.+30     	; 0x6cc <__EEPROM_REGION_LENGTH__+0x2cc>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS02);
 6ae:	83 b7       	in	r24, 0x33	; 51
 6b0:	8c 64       	ori	r24, 0x4C	; 76
 6b2:	83 bf       	out	0x33, r24	; 51
						break;
 6b4:	0b c0       	rjmp	.+22     	; 0x6cc <__EEPROM_REGION_LENGTH__+0x2cc>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00) | ENABLE(CS02);
 6b6:	83 b7       	in	r24, 0x33	; 51
 6b8:	8d 64       	ori	r24, 0x4D	; 77
 6ba:	83 bf       	out	0x33, r24	; 51
						break;
 6bc:	07 c0       	rjmp	.+14     	; 0x6cc <__EEPROM_REGION_LENGTH__+0x2cc>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS01) | ENABLE(CS02);
 6be:	83 b7       	in	r24, 0x33	; 51
 6c0:	8e 64       	ori	r24, 0x4E	; 78
 6c2:	83 bf       	out	0x33, r24	; 51
						break;
 6c4:	03 c0       	rjmp	.+6      	; 0x6cc <__EEPROM_REGION_LENGTH__+0x2cc>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
 6c6:	83 b7       	in	r24, 0x33	; 51
 6c8:	8f 64       	ori	r24, 0x4F	; 79
 6ca:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 6cc:	fd 01       	movw	r30, r26
 6ce:	e0 5a       	subi	r30, 0xA0	; 160
 6d0:	ff 4f       	sbci	r31, 0xFF	; 255
 6d2:	81 e0       	ldi	r24, 0x01	; 1
 6d4:	80 83       	st	Z, r24
					return DONE ;
 6d6:	83 e0       	ldi	r24, 0x03	; 3
 6d8:	90 e0       	ldi	r25, 0x00	; 0
 6da:	62 c1       	rjmp	.+708    	; 0x9a0 <__stack+0x141>
					break;
				}
				break;
				
				default:
				switch(com)
 6dc:	42 30       	cpi	r20, 0x02	; 2
 6de:	09 f4       	brne	.+2      	; 0x6e2 <__EEPROM_REGION_LENGTH__+0x2e2>
 6e0:	4f c0       	rjmp	.+158    	; 0x780 <__EEPROM_REGION_LENGTH__+0x380>
 6e2:	43 30       	cpi	r20, 0x03	; 3
 6e4:	09 f4       	brne	.+2      	; 0x6e8 <__EEPROM_REGION_LENGTH__+0x2e8>
 6e6:	95 c0       	rjmp	.+298    	; 0x812 <__DATA_REGION_LENGTH__+0x12>
 6e8:	41 30       	cpi	r20, 0x01	; 1
 6ea:	09 f0       	breq	.+2      	; 0x6ee <__EEPROM_REGION_LENGTH__+0x2ee>
 6ec:	db c0       	rjmp	.+438    	; 0x8a4 <__stack+0x45>
				{
					case TOGGLE_OC_MODE :
					switch(clock_select)
 6ee:	03 30       	cpi	r16, 0x03	; 3
 6f0:	11 05       	cpc	r17, r1
 6f2:	21 05       	cpc	r18, r1
 6f4:	31 05       	cpc	r19, r1
 6f6:	c9 f1       	breq	.+114    	; 0x76a <__EEPROM_REGION_LENGTH__+0x36a>
 6f8:	40 f4       	brcc	.+16     	; 0x70a <__EEPROM_REGION_LENGTH__+0x30a>
 6fa:	01 30       	cpi	r16, 0x01	; 1
 6fc:	11 05       	cpc	r17, r1
 6fe:	21 05       	cpc	r18, r1
 700:	31 05       	cpc	r19, r1
 702:	d9 f0       	breq	.+54     	; 0x73a <__EEPROM_REGION_LENGTH__+0x33a>
 704:	08 f4       	brcc	.+2      	; 0x708 <__EEPROM_REGION_LENGTH__+0x308>
 706:	41 c1       	rjmp	.+642    	; 0x98a <__stack+0x12b>
 708:	2c c0       	rjmp	.+88     	; 0x762 <__EEPROM_REGION_LENGTH__+0x362>
 70a:	00 34       	cpi	r16, 0x40	; 64
 70c:	11 05       	cpc	r17, r1
 70e:	21 05       	cpc	r18, r1
 710:	31 05       	cpc	r19, r1
 712:	d9 f0       	breq	.+54     	; 0x74a <__EEPROM_REGION_LENGTH__+0x34a>
 714:	30 f4       	brcc	.+12     	; 0x722 <__EEPROM_REGION_LENGTH__+0x322>
 716:	08 30       	cpi	r16, 0x08	; 8
 718:	11 05       	cpc	r17, r1
 71a:	21 05       	cpc	r18, r1
 71c:	31 05       	cpc	r19, r1
 71e:	89 f0       	breq	.+34     	; 0x742 <__EEPROM_REGION_LENGTH__+0x342>
 720:	27 c0       	rjmp	.+78     	; 0x770 <__EEPROM_REGION_LENGTH__+0x370>
 722:	01 15       	cp	r16, r1
 724:	81 e0       	ldi	r24, 0x01	; 1
 726:	18 07       	cpc	r17, r24
 728:	21 05       	cpc	r18, r1
 72a:	31 05       	cpc	r19, r1
 72c:	91 f0       	breq	.+36     	; 0x752 <__EEPROM_REGION_LENGTH__+0x352>
 72e:	01 15       	cp	r16, r1
 730:	14 40       	sbci	r17, 0x04	; 4
 732:	21 05       	cpc	r18, r1
 734:	31 05       	cpc	r19, r1
 736:	89 f0       	breq	.+34     	; 0x75a <__EEPROM_REGION_LENGTH__+0x35a>
 738:	1b c0       	rjmp	.+54     	; 0x770 <__EEPROM_REGION_LENGTH__+0x370>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(CS00) ;
 73a:	83 b7       	in	r24, 0x33	; 51
 73c:	81 61       	ori	r24, 0x11	; 17
 73e:	83 bf       	out	0x33, r24	; 51
						break;
 740:	17 c0       	rjmp	.+46     	; 0x770 <__EEPROM_REGION_LENGTH__+0x370>
						
						case CLK_8_MODE : 
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(CS01) ;
 742:	83 b7       	in	r24, 0x33	; 51
 744:	82 61       	ori	r24, 0x12	; 18
 746:	83 bf       	out	0x33, r24	; 51
						break;
 748:	13 c0       	rjmp	.+38     	; 0x770 <__EEPROM_REGION_LENGTH__+0x370>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(CS00) | ENABLE(CS01);
 74a:	83 b7       	in	r24, 0x33	; 51
 74c:	83 61       	ori	r24, 0x13	; 19
 74e:	83 bf       	out	0x33, r24	; 51
						break;
 750:	0f c0       	rjmp	.+30     	; 0x770 <__EEPROM_REGION_LENGTH__+0x370>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(CS02) ;
 752:	83 b7       	in	r24, 0x33	; 51
 754:	84 61       	ori	r24, 0x14	; 20
 756:	83 bf       	out	0x33, r24	; 51
						break;
 758:	0b c0       	rjmp	.+22     	; 0x770 <__EEPROM_REGION_LENGTH__+0x370>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(CS00) | ENABLE(CS02) ;
 75a:	83 b7       	in	r24, 0x33	; 51
 75c:	85 61       	ori	r24, 0x15	; 21
 75e:	83 bf       	out	0x33, r24	; 51
						break;
 760:	07 c0       	rjmp	.+14     	; 0x770 <__EEPROM_REGION_LENGTH__+0x370>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(CS01) | ENABLE(CS02) ;
 762:	83 b7       	in	r24, 0x33	; 51
 764:	86 61       	ori	r24, 0x16	; 22
 766:	83 bf       	out	0x33, r24	; 51
						break;
 768:	03 c0       	rjmp	.+6      	; 0x770 <__EEPROM_REGION_LENGTH__+0x370>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02) ;
 76a:	83 b7       	in	r24, 0x33	; 51
 76c:	87 61       	ori	r24, 0x17	; 23
 76e:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 770:	fd 01       	movw	r30, r26
 772:	e0 5a       	subi	r30, 0xA0	; 160
 774:	ff 4f       	sbci	r31, 0xFF	; 255
 776:	81 e0       	ldi	r24, 0x01	; 1
 778:	80 83       	st	Z, r24
					return DONE ;
 77a:	83 e0       	ldi	r24, 0x03	; 3
 77c:	90 e0       	ldi	r25, 0x00	; 0
 77e:	10 c1       	rjmp	.+544    	; 0x9a0 <__stack+0x141>
					break;
					
					case CLEAR_OC_MODE :
					switch(clock_select)
 780:	03 30       	cpi	r16, 0x03	; 3
 782:	11 05       	cpc	r17, r1
 784:	21 05       	cpc	r18, r1
 786:	31 05       	cpc	r19, r1
 788:	c9 f1       	breq	.+114    	; 0x7fc <__EEPROM_REGION_LENGTH__+0x3fc>
 78a:	40 f4       	brcc	.+16     	; 0x79c <__EEPROM_REGION_LENGTH__+0x39c>
 78c:	01 30       	cpi	r16, 0x01	; 1
 78e:	11 05       	cpc	r17, r1
 790:	21 05       	cpc	r18, r1
 792:	31 05       	cpc	r19, r1
 794:	d9 f0       	breq	.+54     	; 0x7cc <__EEPROM_REGION_LENGTH__+0x3cc>
 796:	08 f4       	brcc	.+2      	; 0x79a <__EEPROM_REGION_LENGTH__+0x39a>
 798:	fb c0       	rjmp	.+502    	; 0x990 <__stack+0x131>
 79a:	2c c0       	rjmp	.+88     	; 0x7f4 <__EEPROM_REGION_LENGTH__+0x3f4>
 79c:	00 34       	cpi	r16, 0x40	; 64
 79e:	11 05       	cpc	r17, r1
 7a0:	21 05       	cpc	r18, r1
 7a2:	31 05       	cpc	r19, r1
 7a4:	d9 f0       	breq	.+54     	; 0x7dc <__EEPROM_REGION_LENGTH__+0x3dc>
 7a6:	30 f4       	brcc	.+12     	; 0x7b4 <__EEPROM_REGION_LENGTH__+0x3b4>
 7a8:	08 30       	cpi	r16, 0x08	; 8
 7aa:	11 05       	cpc	r17, r1
 7ac:	21 05       	cpc	r18, r1
 7ae:	31 05       	cpc	r19, r1
 7b0:	89 f0       	breq	.+34     	; 0x7d4 <__EEPROM_REGION_LENGTH__+0x3d4>
 7b2:	27 c0       	rjmp	.+78     	; 0x802 <__DATA_REGION_LENGTH__+0x2>
 7b4:	01 15       	cp	r16, r1
 7b6:	81 e0       	ldi	r24, 0x01	; 1
 7b8:	18 07       	cpc	r17, r24
 7ba:	21 05       	cpc	r18, r1
 7bc:	31 05       	cpc	r19, r1
 7be:	91 f0       	breq	.+36     	; 0x7e4 <__EEPROM_REGION_LENGTH__+0x3e4>
 7c0:	01 15       	cp	r16, r1
 7c2:	14 40       	sbci	r17, 0x04	; 4
 7c4:	21 05       	cpc	r18, r1
 7c6:	31 05       	cpc	r19, r1
 7c8:	89 f0       	breq	.+34     	; 0x7ec <__EEPROM_REGION_LENGTH__+0x3ec>
 7ca:	1b c0       	rjmp	.+54     	; 0x802 <__DATA_REGION_LENGTH__+0x2>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM01) | ENABLE(CS00) ;
 7cc:	83 b7       	in	r24, 0x33	; 51
 7ce:	81 62       	ori	r24, 0x21	; 33
 7d0:	83 bf       	out	0x33, r24	; 51
						break;
 7d2:	17 c0       	rjmp	.+46     	; 0x802 <__DATA_REGION_LENGTH__+0x2>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM01) | ENABLE(CS01) ;
 7d4:	83 b7       	in	r24, 0x33	; 51
 7d6:	82 62       	ori	r24, 0x22	; 34
 7d8:	83 bf       	out	0x33, r24	; 51
						break;
 7da:	13 c0       	rjmp	.+38     	; 0x802 <__DATA_REGION_LENGTH__+0x2>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01);
 7dc:	83 b7       	in	r24, 0x33	; 51
 7de:	83 62       	ori	r24, 0x23	; 35
 7e0:	83 bf       	out	0x33, r24	; 51
						break;
 7e2:	0f c0       	rjmp	.+30     	; 0x802 <__DATA_REGION_LENGTH__+0x2>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM01) | ENABLE(CS02) ;
 7e4:	83 b7       	in	r24, 0x33	; 51
 7e6:	84 62       	ori	r24, 0x24	; 36
 7e8:	83 bf       	out	0x33, r24	; 51
						break;
 7ea:	0b c0       	rjmp	.+22     	; 0x802 <__DATA_REGION_LENGTH__+0x2>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS02) ;
 7ec:	83 b7       	in	r24, 0x33	; 51
 7ee:	85 62       	ori	r24, 0x25	; 37
 7f0:	83 bf       	out	0x33, r24	; 51
						break;
 7f2:	07 c0       	rjmp	.+14     	; 0x802 <__DATA_REGION_LENGTH__+0x2>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM01) | ENABLE(CS01) | ENABLE(CS02) ;
 7f4:	83 b7       	in	r24, 0x33	; 51
 7f6:	86 62       	ori	r24, 0x26	; 38
 7f8:	83 bf       	out	0x33, r24	; 51
						break;
 7fa:	03 c0       	rjmp	.+6      	; 0x802 <__DATA_REGION_LENGTH__+0x2>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02) ;
 7fc:	83 b7       	in	r24, 0x33	; 51
 7fe:	87 62       	ori	r24, 0x27	; 39
 800:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 802:	fd 01       	movw	r30, r26
 804:	e0 5a       	subi	r30, 0xA0	; 160
 806:	ff 4f       	sbci	r31, 0xFF	; 255
 808:	81 e0       	ldi	r24, 0x01	; 1
 80a:	80 83       	st	Z, r24
					return DONE ;
 80c:	83 e0       	ldi	r24, 0x03	; 3
 80e:	90 e0       	ldi	r25, 0x00	; 0
 810:	c7 c0       	rjmp	.+398    	; 0x9a0 <__stack+0x141>
					break;
					
					case  SET_OC_MODE :
					switch(clock_select)
 812:	03 30       	cpi	r16, 0x03	; 3
 814:	11 05       	cpc	r17, r1
 816:	21 05       	cpc	r18, r1
 818:	31 05       	cpc	r19, r1
 81a:	c9 f1       	breq	.+114    	; 0x88e <__stack+0x2f>
 81c:	40 f4       	brcc	.+16     	; 0x82e <__DATA_REGION_LENGTH__+0x2e>
 81e:	01 30       	cpi	r16, 0x01	; 1
 820:	11 05       	cpc	r17, r1
 822:	21 05       	cpc	r18, r1
 824:	31 05       	cpc	r19, r1
 826:	d9 f0       	breq	.+54     	; 0x85e <__DATA_REGION_LENGTH__+0x5e>
 828:	08 f4       	brcc	.+2      	; 0x82c <__DATA_REGION_LENGTH__+0x2c>
 82a:	b5 c0       	rjmp	.+362    	; 0x996 <__stack+0x137>
 82c:	2c c0       	rjmp	.+88     	; 0x886 <__stack+0x27>
 82e:	00 34       	cpi	r16, 0x40	; 64
 830:	11 05       	cpc	r17, r1
 832:	21 05       	cpc	r18, r1
 834:	31 05       	cpc	r19, r1
 836:	d9 f0       	breq	.+54     	; 0x86e <__stack+0xf>
 838:	30 f4       	brcc	.+12     	; 0x846 <__DATA_REGION_LENGTH__+0x46>
 83a:	08 30       	cpi	r16, 0x08	; 8
 83c:	11 05       	cpc	r17, r1
 83e:	21 05       	cpc	r18, r1
 840:	31 05       	cpc	r19, r1
 842:	89 f0       	breq	.+34     	; 0x866 <__stack+0x7>
 844:	27 c0       	rjmp	.+78     	; 0x894 <__stack+0x35>
 846:	01 15       	cp	r16, r1
 848:	81 e0       	ldi	r24, 0x01	; 1
 84a:	18 07       	cpc	r17, r24
 84c:	21 05       	cpc	r18, r1
 84e:	31 05       	cpc	r19, r1
 850:	91 f0       	breq	.+36     	; 0x876 <__stack+0x17>
 852:	01 15       	cp	r16, r1
 854:	14 40       	sbci	r17, 0x04	; 4
 856:	21 05       	cpc	r18, r1
 858:	31 05       	cpc	r19, r1
 85a:	89 f0       	breq	.+34     	; 0x87e <__stack+0x1f>
 85c:	1b c0       	rjmp	.+54     	; 0x894 <__stack+0x35>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) ;
 85e:	83 b7       	in	r24, 0x33	; 51
 860:	81 63       	ori	r24, 0x31	; 49
 862:	83 bf       	out	0x33, r24	; 51
						break;
 864:	17 c0       	rjmp	.+46     	; 0x894 <__stack+0x35>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS01) ;
 866:	83 b7       	in	r24, 0x33	; 51
 868:	82 63       	ori	r24, 0x32	; 50
 86a:	83 bf       	out	0x33, r24	; 51
						break;
 86c:	13 c0       	rjmp	.+38     	; 0x894 <__stack+0x35>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01);
 86e:	83 b7       	in	r24, 0x33	; 51
 870:	83 63       	ori	r24, 0x33	; 51
 872:	83 bf       	out	0x33, r24	; 51
						break;
 874:	0f c0       	rjmp	.+30     	; 0x894 <__stack+0x35>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS02) ;
 876:	83 b7       	in	r24, 0x33	; 51
 878:	84 63       	ori	r24, 0x34	; 52
 87a:	83 bf       	out	0x33, r24	; 51
						break;
 87c:	0b c0       	rjmp	.+22     	; 0x894 <__stack+0x35>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS02) ;
 87e:	83 b7       	in	r24, 0x33	; 51
 880:	85 63       	ori	r24, 0x35	; 53
 882:	83 bf       	out	0x33, r24	; 51
						break;
 884:	07 c0       	rjmp	.+14     	; 0x894 <__stack+0x35>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS01) | ENABLE(CS02) ;
 886:	83 b7       	in	r24, 0x33	; 51
 888:	86 63       	ori	r24, 0x36	; 54
 88a:	83 bf       	out	0x33, r24	; 51
						break;
 88c:	03 c0       	rjmp	.+6      	; 0x894 <__stack+0x35>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02) ;
 88e:	83 b7       	in	r24, 0x33	; 51
 890:	87 63       	ori	r24, 0x37	; 55
 892:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 894:	fd 01       	movw	r30, r26
 896:	e0 5a       	subi	r30, 0xA0	; 160
 898:	ff 4f       	sbci	r31, 0xFF	; 255
 89a:	81 e0       	ldi	r24, 0x01	; 1
 89c:	80 83       	st	Z, r24
					return DONE ;
 89e:	83 e0       	ldi	r24, 0x03	; 3
 8a0:	90 e0       	ldi	r25, 0x00	; 0
 8a2:	7e c0       	rjmp	.+252    	; 0x9a0 <__stack+0x141>
					break;
					
					default:
					switch(clock_select)
 8a4:	03 30       	cpi	r16, 0x03	; 3
 8a6:	11 05       	cpc	r17, r1
 8a8:	21 05       	cpc	r18, r1
 8aa:	31 05       	cpc	r19, r1
 8ac:	c9 f1       	breq	.+114    	; 0x920 <__stack+0xc1>
 8ae:	40 f4       	brcc	.+16     	; 0x8c0 <__stack+0x61>
 8b0:	01 30       	cpi	r16, 0x01	; 1
 8b2:	11 05       	cpc	r17, r1
 8b4:	21 05       	cpc	r18, r1
 8b6:	31 05       	cpc	r19, r1
 8b8:	d9 f0       	breq	.+54     	; 0x8f0 <__stack+0x91>
 8ba:	08 f4       	brcc	.+2      	; 0x8be <__stack+0x5f>
 8bc:	6f c0       	rjmp	.+222    	; 0x99c <__stack+0x13d>
 8be:	2c c0       	rjmp	.+88     	; 0x918 <__stack+0xb9>
 8c0:	00 34       	cpi	r16, 0x40	; 64
 8c2:	11 05       	cpc	r17, r1
 8c4:	21 05       	cpc	r18, r1
 8c6:	31 05       	cpc	r19, r1
 8c8:	d9 f0       	breq	.+54     	; 0x900 <__stack+0xa1>
 8ca:	30 f4       	brcc	.+12     	; 0x8d8 <__stack+0x79>
 8cc:	08 30       	cpi	r16, 0x08	; 8
 8ce:	11 05       	cpc	r17, r1
 8d0:	21 05       	cpc	r18, r1
 8d2:	31 05       	cpc	r19, r1
 8d4:	89 f0       	breq	.+34     	; 0x8f8 <__stack+0x99>
 8d6:	27 c0       	rjmp	.+78     	; 0x926 <__stack+0xc7>
 8d8:	01 15       	cp	r16, r1
 8da:	81 e0       	ldi	r24, 0x01	; 1
 8dc:	18 07       	cpc	r17, r24
 8de:	21 05       	cpc	r18, r1
 8e0:	31 05       	cpc	r19, r1
 8e2:	91 f0       	breq	.+36     	; 0x908 <__stack+0xa9>
 8e4:	01 15       	cp	r16, r1
 8e6:	14 40       	sbci	r17, 0x04	; 4
 8e8:	21 05       	cpc	r18, r1
 8ea:	31 05       	cpc	r19, r1
 8ec:	89 f0       	breq	.+34     	; 0x910 <__stack+0xb1>
 8ee:	1b c0       	rjmp	.+54     	; 0x926 <__stack+0xc7>
					{
						case NO_PRESCALING_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(CS00) ;
 8f0:	83 b7       	in	r24, 0x33	; 51
 8f2:	81 60       	ori	r24, 0x01	; 1
 8f4:	83 bf       	out	0x33, r24	; 51
						break;
 8f6:	17 c0       	rjmp	.+46     	; 0x926 <__stack+0xc7>
						
						case CLK_8_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(CS01) ;
 8f8:	83 b7       	in	r24, 0x33	; 51
 8fa:	82 60       	ori	r24, 0x02	; 2
 8fc:	83 bf       	out	0x33, r24	; 51
						break;
 8fe:	13 c0       	rjmp	.+38     	; 0x926 <__stack+0xc7>
						
						case CLK_64_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(CS00) | ENABLE(CS01);
 900:	83 b7       	in	r24, 0x33	; 51
 902:	83 60       	ori	r24, 0x03	; 3
 904:	83 bf       	out	0x33, r24	; 51
						break;
 906:	0f c0       	rjmp	.+30     	; 0x926 <__stack+0xc7>
						
						case CLK_256_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(CS02) ;
 908:	83 b7       	in	r24, 0x33	; 51
 90a:	84 60       	ori	r24, 0x04	; 4
 90c:	83 bf       	out	0x33, r24	; 51
						break;
 90e:	0b c0       	rjmp	.+22     	; 0x926 <__stack+0xc7>
						
						case CLK_1024_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(CS00) | ENABLE(CS02) ;
 910:	83 b7       	in	r24, 0x33	; 51
 912:	85 60       	ori	r24, 0x05	; 5
 914:	83 bf       	out	0x33, r24	; 51
						break;
 916:	07 c0       	rjmp	.+14     	; 0x926 <__stack+0xc7>
						
						case FALLING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(CS01) | ENABLE(CS02) ;
 918:	83 b7       	in	r24, 0x33	; 51
 91a:	86 60       	ori	r24, 0x06	; 6
 91c:	83 bf       	out	0x33, r24	; 51
						break;
 91e:	03 c0       	rjmp	.+6      	; 0x926 <__stack+0xc7>
						
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02) ;
 920:	83 b7       	in	r24, 0x33	; 51
 922:	87 60       	ori	r24, 0x07	; 7
 924:	83 bf       	out	0x33, r24	; 51
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
						break;
					}
					TIMER_STATUS[timer_n] = INIT;
 926:	fd 01       	movw	r30, r26
 928:	e0 5a       	subi	r30, 0xA0	; 160
 92a:	ff 4f       	sbci	r31, 0xFF	; 255
 92c:	81 e0       	ldi	r24, 0x01	; 1
 92e:	80 83       	st	Z, r24
					return DONE ;
 930:	83 e0       	ldi	r24, 0x03	; 3
 932:	90 e0       	ldi	r25, 0x00	; 0
 934:	35 c0       	rjmp	.+106    	; 0x9a0 <__stack+0x141>
				break;
			}
		}
	}
	else {
		return FAILED_INIT_BEFORE ;
 936:	84 e0       	ldi	r24, 0x04	; 4
 938:	90 e0       	ldi	r25, 0x00	; 0
 93a:	32 c0       	rjmp	.+100    	; 0x9a0 <__stack+0x141>
	}
	return DONE ;
 93c:	83 e0       	ldi	r24, 0x03	; 3
 93e:	90 e0       	ldi	r25, 0x00	; 0
 940:	2f c0       	rjmp	.+94     	; 0x9a0 <__stack+0x141>
			{
				case TIMER_0_PWM_PHASE_CORRECT_MODE :
				switch(com)
				{
					case TOGGLE_OC_MODE :
					return FAILED ;
 942:	82 e0       	ldi	r24, 0x02	; 2
 944:	90 e0       	ldi	r25, 0x00	; 0
 946:	2c c0       	rjmp	.+88     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;  
 948:	85 e0       	ldi	r24, 0x05	; 5
 94a:	90 e0       	ldi	r25, 0x00	; 0
 94c:	29 c0       	rjmp	.+82     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0)| ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 94e:	85 e0       	ldi	r24, 0x05	; 5
 950:	90 e0       	ldi	r25, 0x00	; 0
 952:	26 c0       	rjmp	.+76     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 954:	85 e0       	ldi	r24, 0x05	; 5
 956:	90 e0       	ldi	r25, 0x00	; 0
 958:	23 c0       	rjmp	.+70     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 95a:	85 e0       	ldi	r24, 0x05	; 5
 95c:	90 e0       	ldi	r25, 0x00	; 0
 95e:	20 c0       	rjmp	.+64     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 960:	85 e0       	ldi	r24, 0x05	; 5
 962:	90 e0       	ldi	r25, 0x00	; 0
 964:	1d c0       	rjmp	.+58     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 966:	85 e0       	ldi	r24, 0x05	; 5
 968:	90 e0       	ldi	r25, 0x00	; 0
 96a:	1a c0       	rjmp	.+52     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 96c:	85 e0       	ldi	r24, 0x05	; 5
 96e:	90 e0       	ldi	r25, 0x00	; 0
 970:	17 c0       	rjmp	.+46     	; 0x9a0 <__stack+0x141>
				
				case TIMER_0_FAST_PWM_MODE :
				switch(com)
				{
					case TOGGLE_OC_MODE :
					return FAILED ;
 972:	82 e0       	ldi	r24, 0x02	; 2
 974:	90 e0       	ldi	r25, 0x00	; 0
 976:	14 c0       	rjmp	.+40     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 978:	85 e0       	ldi	r24, 0x05	; 5
 97a:	90 e0       	ldi	r25, 0x00	; 0
 97c:	11 c0       	rjmp	.+34     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 97e:	85 e0       	ldi	r24, 0x05	; 5
 980:	90 e0       	ldi	r25, 0x00	; 0
 982:	0e c0       	rjmp	.+28     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02);
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 984:	85 e0       	ldi	r24, 0x05	; 5
 986:	90 e0       	ldi	r25, 0x00	; 0
 988:	0b c0       	rjmp	.+22     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02) ;
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 98a:	85 e0       	ldi	r24, 0x05	; 5
 98c:	90 e0       	ldi	r25, 0x00	; 0
 98e:	08 c0       	rjmp	.+16     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02) ;
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 990:	85 e0       	ldi	r24, 0x05	; 5
 992:	90 e0       	ldi	r25, 0x00	; 0
 994:	05 c0       	rjmp	.+10     	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(COM00) | ENABLE(COM01) | ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02) ;
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 996:	85 e0       	ldi	r24, 0x05	; 5
 998:	90 e0       	ldi	r25, 0x00	; 0
 99a:	02 c0       	rjmp	.+4      	; 0x9a0 <__stack+0x141>
						case RISING_EDGE_MODE :
						TIMER_0_CONTROL_REG |= ENABLE(CS00) | ENABLE(CS01) | ENABLE(CS02) ;
						break;
						
						case NO_CLOCK_SOURCE_MODE :
						return FAILED_NO_CLOCK_SOURCE;
 99c:	85 e0       	ldi	r24, 0x05	; 5
 99e:	90 e0       	ldi	r25, 0x00	; 0
	}
	else {
		return FAILED_INIT_BEFORE ;
	}
	return DONE ;
 9a0:	1f 91       	pop	r17
 9a2:	0f 91       	pop	r16
 9a4:	08 95       	ret

000009a6 <_exit>:
 9a6:	f8 94       	cli

000009a8 <__stop_program>:
 9a8:	ff cf       	rjmp	.-2      	; 0x9a8 <__stop_program>
