# sv2v
system verilog translate to plain old good verilog


goto examples to see two versions of riscv translated 
there is readme files in each.



