The aim of this project is to make cutimizable CISC architecture, ehich containe small sub-system like 
-Control Unit
-Instruction Register
-GPR[General Purpose Regdsiter]
-Arithmetic & Logical Unit [ALU]
-Program and Data Memory
![IMG_0238](https://github.com/ShuklaVedant49/Processor/assets/127012107/39467f89-0e61-4f10-ae31-7b47289b66f1)
