<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1901" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1901{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1901{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1901{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1901{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1901{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.02px;}
#t6_1901{left:360px;bottom:839px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1901{left:70px;bottom:701px;letter-spacing:0.13px;}
#t8_1901{left:70px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_1901{left:70px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_1901{left:70px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_1901{left:70px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_1901{left:70px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_1901{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_1901{left:70px;bottom:559px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tf_1901{left:70px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_1901{left:70px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_1901{left:70px;bottom:503px;letter-spacing:-0.17px;}
#ti_1901{left:70px;bottom:480px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#tj_1901{left:70px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tk_1901{left:70px;bottom:423px;letter-spacing:0.13px;}
#tl_1901{left:70px;bottom:399px;letter-spacing:-0.15px;word-spacing:0.07px;}
#tm_1901{left:70px;bottom:380px;letter-spacing:-0.11px;}
#tn_1901{left:91px;bottom:362px;letter-spacing:-0.14px;}
#to_1901{left:118px;bottom:344px;letter-spacing:-0.14px;}
#tp_1901{left:91px;bottom:325px;letter-spacing:-0.09px;}
#tq_1901{left:118px;bottom:307px;letter-spacing:-0.14px;}
#tr_1901{left:70px;bottom:289px;letter-spacing:-0.11px;}
#ts_1901{left:70px;bottom:270px;letter-spacing:-0.12px;}
#tt_1901{left:91px;bottom:252px;letter-spacing:-0.14px;}
#tu_1901{left:146px;bottom:252px;letter-spacing:-0.12px;}
#tv_1901{left:91px;bottom:234px;letter-spacing:-0.09px;}
#tw_1901{left:118px;bottom:215px;letter-spacing:-0.12px;}
#tx_1901{left:338px;bottom:215px;letter-spacing:-0.11px;}
#ty_1901{left:146px;bottom:197px;letter-spacing:-0.13px;}
#tz_1901{left:146px;bottom:179px;letter-spacing:-0.1px;}
#t10_1901{left:339px;bottom:179px;letter-spacing:-0.12px;}
#t11_1901{left:173px;bottom:160px;letter-spacing:-0.12px;}
#t12_1901{left:118px;bottom:142px;letter-spacing:-0.07px;}
#t13_1901{left:70px;bottom:124px;letter-spacing:-0.11px;}
#t14_1901{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#t15_1901{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t16_1901{left:309px;bottom:1065px;letter-spacing:-0.06px;word-spacing:-0.08px;}
#t17_1901{left:309px;bottom:1050px;letter-spacing:-0.09px;}
#t18_1901{left:357px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t19_1901{left:357px;bottom:1050px;letter-spacing:-0.14px;}
#t1a_1901{left:357px;bottom:1034px;letter-spacing:-0.13px;}
#t1b_1901{left:432px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_1901{left:432px;bottom:1050px;letter-spacing:-0.12px;}
#t1d_1901{left:432px;bottom:1034px;letter-spacing:-0.12px;}
#t1e_1901{left:507px;bottom:1065px;letter-spacing:-0.12px;}
#t1f_1901{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_1901{left:75px;bottom:995px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1h_1901{left:309px;bottom:1011px;}
#t1i_1901{left:357px;bottom:1011px;letter-spacing:-0.18px;}
#t1j_1901{left:432px;bottom:1011px;letter-spacing:-0.13px;}
#t1k_1901{left:507px;bottom:1011px;letter-spacing:-0.11px;}
#t1l_1901{left:507px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_1901{left:75px;bottom:972px;letter-spacing:-0.12px;}
#t1n_1901{left:75px;bottom:955px;letter-spacing:-0.15px;}
#t1o_1901{left:309px;bottom:972px;}
#t1p_1901{left:357px;bottom:972px;letter-spacing:-0.17px;}
#t1q_1901{left:432px;bottom:972px;letter-spacing:-0.16px;}
#t1r_1901{left:507px;bottom:972px;letter-spacing:-0.11px;}
#t1s_1901{left:507px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1901{left:75px;bottom:932px;letter-spacing:-0.12px;}
#t1u_1901{left:75px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_1901{left:75px;bottom:898px;letter-spacing:-0.14px;}
#t1w_1901{left:309px;bottom:932px;}
#t1x_1901{left:357px;bottom:932px;letter-spacing:-0.17px;}
#t1y_1901{left:432px;bottom:932px;letter-spacing:-0.16px;}
#t1z_1901{left:507px;bottom:932px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t20_1901{left:507px;bottom:915px;letter-spacing:-0.13px;}
#t21_1901{left:507px;bottom:898px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_1901{left:85px;bottom:817px;letter-spacing:-0.13px;}
#t23_1901{left:151px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t24_1901{left:276px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t25_1901{left:428px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t26_1901{left:585px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t27_1901{left:742px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t28_1901{left:99px;bottom:793px;}
#t29_1901{left:174px;bottom:793px;letter-spacing:-0.18px;}
#t2a_1901{left:259px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_1901{left:419px;bottom:793px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2c_1901{left:606px;bottom:793px;letter-spacing:-0.13px;}
#t2d_1901{left:764px;bottom:793px;letter-spacing:-0.18px;}
#t2e_1901{left:100px;bottom:768px;}
#t2f_1901{left:174px;bottom:768px;letter-spacing:-0.18px;}
#t2g_1901{left:265px;bottom:768px;letter-spacing:-0.13px;}
#t2h_1901{left:424px;bottom:768px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_1901{left:577px;bottom:768px;letter-spacing:-0.12px;}
#t2j_1901{left:764px;bottom:768px;letter-spacing:-0.17px;}
#t2k_1901{left:100px;bottom:744px;}
#t2l_1901{left:146px;bottom:744px;letter-spacing:-0.12px;}
#t2m_1901{left:265px;bottom:744px;letter-spacing:-0.13px;}
#t2n_1901{left:421px;bottom:744px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2o_1901{left:577px;bottom:744px;letter-spacing:-0.12px;}
#t2p_1901{left:764px;bottom:744px;letter-spacing:-0.17px;}

.s1_1901{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1901{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1901{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1901{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1901{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1901{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1901{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1901" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1901Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1901" style="-webkit-user-select: none;"><object width="935" height="1210" data="1901/1901.svg" type="image/svg+xml" id="pdf1901" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1901" class="t s1_1901">SUBSD—Subtract Scalar Double Precision Floating-Point Value </span>
<span id="t2_1901" class="t s2_1901">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1901" class="t s1_1901">Vol. 2B </span><span id="t4_1901" class="t s1_1901">4-681 </span>
<span id="t5_1901" class="t s3_1901">SUBSD—Subtract Scalar Double Precision Floating-Point Value </span>
<span id="t6_1901" class="t s4_1901">Instruction Operand Encoding </span>
<span id="t7_1901" class="t s4_1901">Description </span>
<span id="t8_1901" class="t s5_1901">Subtract the low double precision floating-point value in the second source operand from the first source operand </span>
<span id="t9_1901" class="t s5_1901">and stores the double precision floating-point result in the low quadword of the destination operand. </span>
<span id="ta_1901" class="t s5_1901">The second source operand can be an XMM register or a 64-bit memory location. The first source and destination </span>
<span id="tb_1901" class="t s5_1901">operands are XMM registers. </span>
<span id="tc_1901" class="t s5_1901">128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAXVL-1:64) of the </span>
<span id="td_1901" class="t s5_1901">corresponding destination register remain unchanged. </span>
<span id="te_1901" class="t s5_1901">VEX.128 and EVEX encoded versions: Bits (127:64) of the XMM register destination are copied from corresponding </span>
<span id="tf_1901" class="t s5_1901">bits in the first source operand. Bits (MAXVL-1:128) of the destination register are zeroed. </span>
<span id="tg_1901" class="t s5_1901">EVEX encoded version: The low quadword element of the destination operand is updated according to the write- </span>
<span id="th_1901" class="t s5_1901">mask. </span>
<span id="ti_1901" class="t s5_1901">Software should ensure VSUBSD is encoded with VEX.L=0. Encoding VSUBSD with VEX.L=1 may encounter unpre- </span>
<span id="tj_1901" class="t s5_1901">dictable behavior across different processor generations. </span>
<span id="tk_1901" class="t s4_1901">Operation </span>
<span id="tl_1901" class="t s6_1901">VSUBSD (EVEX Encoded Version) </span>
<span id="tm_1901" class="t s7_1901">IF (SRC2 *is register*) AND (EVEX.b = 1) </span>
<span id="tn_1901" class="t s7_1901">THEN </span>
<span id="to_1901" class="t s7_1901">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(EVEX.RC); </span>
<span id="tp_1901" class="t s7_1901">ELSE </span>
<span id="tq_1901" class="t s7_1901">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(MXCSR.RC); </span>
<span id="tr_1901" class="t s7_1901">FI; </span>
<span id="ts_1901" class="t s7_1901">IF k1[0] or *no writemask* </span>
<span id="tt_1901" class="t s7_1901">THEN </span><span id="tu_1901" class="t s7_1901">DEST[63:0] := SRC1[63:0] - SRC2[63:0] </span>
<span id="tv_1901" class="t s7_1901">ELSE </span>
<span id="tw_1901" class="t s7_1901">IF *merging-masking* </span><span id="tx_1901" class="t s7_1901">; merging-masking </span>
<span id="ty_1901" class="t s7_1901">THEN *DEST[63:0] remains unchanged* </span>
<span id="tz_1901" class="t s7_1901">ELSE </span><span id="t10_1901" class="t s7_1901">; zeroing-masking </span>
<span id="t11_1901" class="t s7_1901">THEN DEST[63:0] := 0 </span>
<span id="t12_1901" class="t s7_1901">FI; </span>
<span id="t13_1901" class="t s7_1901">FI; </span>
<span id="t14_1901" class="t s6_1901">Opcode/ </span>
<span id="t15_1901" class="t s6_1901">Instruction </span>
<span id="t16_1901" class="t s6_1901">Op / </span>
<span id="t17_1901" class="t s6_1901">En </span>
<span id="t18_1901" class="t s6_1901">64/32 bit </span>
<span id="t19_1901" class="t s6_1901">Mode </span>
<span id="t1a_1901" class="t s6_1901">Support </span>
<span id="t1b_1901" class="t s6_1901">CPUID </span>
<span id="t1c_1901" class="t s6_1901">Feature </span>
<span id="t1d_1901" class="t s6_1901">Flag </span>
<span id="t1e_1901" class="t s6_1901">Description </span>
<span id="t1f_1901" class="t s7_1901">F2 0F 5C /r </span>
<span id="t1g_1901" class="t s7_1901">SUBSD xmm1, xmm2/m64 </span>
<span id="t1h_1901" class="t s7_1901">A </span><span id="t1i_1901" class="t s7_1901">V/V </span><span id="t1j_1901" class="t s7_1901">SSE2 </span><span id="t1k_1901" class="t s7_1901">Subtract the low double precision floating-point value in </span>
<span id="t1l_1901" class="t s7_1901">xmm2/m64 from xmm1 and store the result in xmm1. </span>
<span id="t1m_1901" class="t s7_1901">VEX.LIG.F2.0F.WIG 5C /r </span>
<span id="t1n_1901" class="t s7_1901">VSUBSD xmm1,xmm2, xmm3/m64 </span>
<span id="t1o_1901" class="t s7_1901">B </span><span id="t1p_1901" class="t s7_1901">V/V </span><span id="t1q_1901" class="t s7_1901">AVX </span><span id="t1r_1901" class="t s7_1901">Subtract the low double precision floating-point value in </span>
<span id="t1s_1901" class="t s7_1901">xmm3/m64 from xmm2 and store the result in xmm1. </span>
<span id="t1t_1901" class="t s7_1901">EVEX.LLIG.F2.0F.W1 5C /r </span>
<span id="t1u_1901" class="t s7_1901">VSUBSD xmm1 {k1}{z}, xmm2, </span>
<span id="t1v_1901" class="t s7_1901">xmm3/m64{er} </span>
<span id="t1w_1901" class="t s7_1901">C </span><span id="t1x_1901" class="t s7_1901">V/V </span><span id="t1y_1901" class="t s7_1901">AVX512F </span><span id="t1z_1901" class="t s7_1901">Subtract the low double precision floating-point value in </span>
<span id="t20_1901" class="t s7_1901">xmm3/m64 from xmm2 and store the result in xmm1 </span>
<span id="t21_1901" class="t s7_1901">under writemask k1. </span>
<span id="t22_1901" class="t s6_1901">Op/En </span><span id="t23_1901" class="t s6_1901">Tuple Type </span><span id="t24_1901" class="t s6_1901">Operand 1 </span><span id="t25_1901" class="t s6_1901">Operand 2 </span><span id="t26_1901" class="t s6_1901">Operand 3 </span><span id="t27_1901" class="t s6_1901">Operand 4 </span>
<span id="t28_1901" class="t s7_1901">A </span><span id="t29_1901" class="t s7_1901">N/A </span><span id="t2a_1901" class="t s7_1901">ModRM:reg (r, w) </span><span id="t2b_1901" class="t s7_1901">ModRM:r/m (r) </span><span id="t2c_1901" class="t s7_1901">N/A </span><span id="t2d_1901" class="t s7_1901">N/A </span>
<span id="t2e_1901" class="t s7_1901">B </span><span id="t2f_1901" class="t s7_1901">N/A </span><span id="t2g_1901" class="t s7_1901">ModRM:reg (w) </span><span id="t2h_1901" class="t s7_1901">VEX.vvvv (r) </span><span id="t2i_1901" class="t s7_1901">ModRM:r/m (r) </span><span id="t2j_1901" class="t s7_1901">N/A </span>
<span id="t2k_1901" class="t s7_1901">C </span><span id="t2l_1901" class="t s7_1901">Tuple1 Scalar </span><span id="t2m_1901" class="t s7_1901">ModRM:reg (w) </span><span id="t2n_1901" class="t s7_1901">EVEX.vvvv (r) </span><span id="t2o_1901" class="t s7_1901">ModRM:r/m (r) </span><span id="t2p_1901" class="t s7_1901">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
