{
 "Device" : "GW1NSR-4C",
 "Files" : [
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/7_Segment_Display/Src/src/bin2bcd_7segments.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/7_Segment_Display/Src/src/clkDivider.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/7_Segment_Display/Src/src/common_pkg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/7_Segment_Display/Src/src/decoder.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/7_Segment_Display/Src/src/digitalTube_mux.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/7_Segment_Display/Src/src/digital_tube.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/7_Segment_Display/Src/src/multiplex.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/7_Segment_Display/Src/src/top.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/7_Segment_Display/Src/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}