# BT.656-to-AXI4S-video-decoder
A Verilog implementation of a BT.656-3 video decoder to native Semi-Planar YUV 4:2:2 in a Xilinx AXI4-Stream
supported format. This implementation provides the capability to interface directly with Xilinx's Framebuffer IP
and even Xilinx's Video Codec Unit (VCU). 

## References:
* https://www.itu.int/rec/R-REC-BT.656-3-199510-S/en
* https://en.wikipedia.org/wiki/ITU-R_BT.656

###### [Yasin Khalil](http://www.yasinkhalil.com) :sunglasses: Keybase: [2FC7 638E 1926 F27](https://keybase.io/ysnkhll)
