;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 721, 0
	SPL 0, @-54
	SUB @127, 706
	ADD #270, 0
	SUB @121, 106
	SPL 17, <10
	ADD #270, 0
	SUB @0, @2
	MOV -7, <-60
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	MOV -7, <-60
	JMN @12, #200
	SUB -7, <-25
	ADD 270, 60
	SUB 0, @12
	JMP <127, 100
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMN @12, #200
	SUB @127, 106
	SPL 0, @-54
	SUB @127, 106
	SLT #270, 0
	SUB @127, 106
	SUB @127, 106
	ADD #270, 0
	MOV -7, <-20
	JMN -207, @-129
	SPL 20, #402
	SPL 0, <402
	ADD #270, 0
	SUB @127, 106
	MOV -7, <-60
	MOV -7, <-60
	SPL 0, <402
	SPL 0, <402
	ADD 210, 60
	MOV -7, <-20
	JMP @12, #200
	CMP -207, <-129
	CMP -207, <-129
