Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 21 16:23:26 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   10          
TIMING-20  Warning   Non-clocked latch               9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: sl_ctrl_0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sl_ctrl_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sl_ctrl_0/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.736        0.000                      0                   68        0.186        0.000                      0                   68        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.736        0.000                      0                   68        0.186        0.000                      0                   68        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.027ns (24.026%)  route 3.248ns (75.974%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.014     6.562    sl_ctrl_0/cnt_0/count[20]
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.301     6.863 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.039     7.902    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          1.195     9.221    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.345 r  sl_ctrl_0/cnt_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.345    sl_ctrl_0/cnt_0/next_count[1]
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.077    15.081    sl_ctrl_0/cnt_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.049ns (24.415%)  route 3.248ns (75.585%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.014     6.562    sl_ctrl_0/cnt_0/count[20]
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.301     6.863 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.039     7.902    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          1.195     9.221    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.146     9.367 r  sl_ctrl_0/cnt_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.367    sl_ctrl_0/cnt_0/next_count[3]
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.118    15.122    sl_ctrl_0/cnt_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 2.333ns (55.683%)  route 1.857ns (44.317%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.885     6.475    sl_ctrl_0/cnt_0/count[0]
    SLICE_X13Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.055 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.169    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.283    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.406    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.520    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  sl_ctrl_0/cnt_0/next_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.634    sl_ctrl_0/cnt_0/next_count0_carry__4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.968 r  sl_ctrl_0/cnt_0/next_count0_carry__5/O[1]
                         net (fo=1, routed)           0.963     8.931    sl_ctrl_0/cnt_0/data0[26]
    SLICE_X14Y25         LUT3 (Prop_lut3_I2_O)        0.331     9.262 r  sl_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.000     9.262    sl_ctrl_0/cnt_0/next_count[26]
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.118    15.117    sl_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.027ns (25.280%)  route 3.036ns (74.720%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.014     6.562    sl_ctrl_0/cnt_0/count[20]
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.301     6.863 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.039     7.902    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          0.983     9.009    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.133 r  sl_ctrl_0/cnt_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.133    sl_ctrl_0/cnt_0/next_count[2]
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.081    15.085    sl_ctrl_0/cnt_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.053ns (25.755%)  route 3.036ns (74.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.014     6.562    sl_ctrl_0/cnt_0/count[20]
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.301     6.863 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.039     7.902    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          0.983     9.009    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.150     9.159 r  sl_ctrl_0/cnt_0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.159    sl_ctrl_0/cnt_0/next_count[4]
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.118    15.122    sl_ctrl_0/cnt_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.027ns (25.534%)  route 2.995ns (74.466%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.014     6.562    sl_ctrl_0/cnt_0/count[20]
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.301     6.863 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.039     7.902    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          0.942     8.968    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X12Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  sl_ctrl_0/cnt_0/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.092    sl_ctrl_0/cnt_0/next_count[21]
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.079    15.114    sl_ctrl_0/cnt_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.056ns (26.067%)  route 2.995ns (73.933%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.014     6.562    sl_ctrl_0/cnt_0/count[20]
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.301     6.863 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.039     7.902    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          0.942     8.968    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X12Y25         LUT3 (Prop_lut3_I1_O)        0.153     9.121 r  sl_ctrl_0/cnt_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.121    sl_ctrl_0/cnt_0/next_count[23]
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[23]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.118    15.153    sl_ctrl_0/cnt_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.027ns (25.944%)  route 2.931ns (74.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.014     6.562    sl_ctrl_0/cnt_0/count[20]
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.301     6.863 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.039     7.902    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          0.879     8.905    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.029 r  sl_ctrl_0/cnt_0/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.029    sl_ctrl_0/cnt_0/next_count[11]
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.081    15.082    sl_ctrl_0/cnt_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.055ns (26.464%)  route 2.931ns (73.536%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.014     6.562    sl_ctrl_0/cnt_0/count[20]
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.301     6.863 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.039     7.902    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          0.879     8.905    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.152     9.057 r  sl_ctrl_0/cnt_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.057    sl_ctrl_0/cnt_0/next_count[9]
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.118    15.119    sl_ctrl_0/cnt_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 2.191ns (55.937%)  route 1.726ns (44.063%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.885     6.475    sl_ctrl_0/cnt_0/count[0]
    SLICE_X13Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.055 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.169    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.283    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.406    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.520    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[1]
                         net (fo=1, routed)           0.832     8.686    sl_ctrl_0/cnt_0/data0[22]
    SLICE_X14Y25         LUT3 (Prop_lut3_I2_O)        0.303     8.989 r  sl_ctrl_0/cnt_0/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.989    sl_ctrl_0/cnt_0/next_count[22]
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.077    15.076    sl_ctrl_0/cnt_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  6.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    db_0/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.094     1.698    db_0/DFF[0]
    SLICE_X13Y20         LUT5 (Prop_lut5_I1_O)        0.048     1.746 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.746    op_0/pb_one_pulse_reg_1
    SLICE_X13Y20         FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.825     1.952    op_0/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.107     1.560    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    db_0/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.094     1.698    db_0/DFF[0]
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.743 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.743    op_0/db_rst_n
    SLICE_X13Y20         FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.825     1.952    op_0/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.091     1.544    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.432%)  route 0.182ns (52.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    db_0/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.182     1.786    db_0/DFF[1]
    SLICE_X13Y20         FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.825     1.952    db_0/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.066     1.519    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.212ns (50.541%)  route 0.207ns (49.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.207     1.809    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.048     1.857 r  sl_ctrl_0/cnt_0/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.857    sl_ctrl_0/cnt_0/next_count[15]
    SLICE_X14Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.131     1.580    sl_ctrl_0/cnt_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.185%)  route 0.207ns (49.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.207     1.809    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  sl_ctrl_0/cnt_0/count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.854    sl_ctrl_0/cnt_0/next_count[13]
    SLICE_X14Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[13]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.120     1.569    sl_ctrl_0/cnt_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    db_0/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.181     1.786    db_0/DFF[0]
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.825     1.952    db_0/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.052     1.492    db_0/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    db_0/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  db_0/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  db_0/DFF_reg[2]/Q
                         net (fo=3, routed)           0.250     1.831    db_0/DFF[2]
    SLICE_X13Y20         FDRE                                         r  db_0/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.825     1.952    db_0/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  db_0/DFF_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.070     1.510    db_0/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.772%)  route 0.268ns (56.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.268     1.870    sl_ctrl_0/cnt_0/count[0]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.915 r  sl_ctrl_0/cnt_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    sl_ctrl_0/cnt_0/next_count[0]
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.121     1.558    sl_ctrl_0/cnt_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.207ns (41.324%)  route 0.294ns (58.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.294     1.895    sl_ctrl_0/cnt_0/count[0]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.043     1.938 r  sl_ctrl_0/cnt_0/count[16]_i_1/O
                         net (fo=1, routed)           0.000     1.938    sl_ctrl_0/cnt_0/next_count[16]
    SLICE_X12Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[16]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.131     1.580    sl_ctrl_0/cnt_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.558%)  route 0.294ns (58.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.294     1.895    sl_ctrl_0/cnt_0/count[0]
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  sl_ctrl_0/cnt_0/count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.940    sl_ctrl_0/cnt_0/next_count[14]
    SLICE_X12Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[14]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.120     1.569    sl_ctrl_0/cnt_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y20   db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y20   db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y20   op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y20   op_0/pb_one_pulse_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X15Y23   sl_ctrl_0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y23   sl_ctrl_0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y23   sl_ctrl_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   db_0/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   db_0/DFF_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   db_0/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   db_0/DFF_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   db_0/DFF_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   db_0/DFF_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   db_0/DFF_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   db_0/DFF_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   op_0/pb_debounced_delay_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   op_0/pb_debounced_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   db_0/DFF_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   db_0/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   db_0/DFF_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   db_0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   db_0/DFF_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   db_0/DFF_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   db_0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   op_0/pb_debounced_delay_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   op_0/pb_debounced_delay_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 1.574ns (22.233%)  route 5.506ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  data_in_IBUF[0]_inst/O
                         net (fo=1, routed)           4.707     6.157    sl_ctrl_0/data_in_IBUF[0]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.281 r  sl_ctrl_0/next_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.799     7.080    sl_ctrl_0/next_data__0[0]
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 1.572ns (22.428%)  route 5.438ns (77.572%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  data_in_IBUF[2]_inst/O
                         net (fo=1, routed)           4.624     6.073    sl_ctrl_0/data_in_IBUF[2]
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.197 r  sl_ctrl_0/next_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.813     7.010    sl_ctrl_0/next_data__0[2]
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 1.577ns (24.396%)  route 4.888ns (75.604%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  data_in_IBUF[1]_inst/O
                         net (fo=1, routed)           4.242     5.695    sl_ctrl_0/data_in_IBUF[1]
    SLICE_X14Y22         LUT6 (Prop_lut6_I3_O)        0.124     5.819 r  sl_ctrl_0/next_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.646     6.465    sl_ctrl_0/next_data__0[1]
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/next_start_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.657ns  (logic 1.588ns (43.428%)  route 2.069ns (56.572%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  request_IBUF_inst/O
                         net (fo=2, routed)           1.388     2.852    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.976 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.681     3.657    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/next_start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.593ns  (logic 1.566ns (43.586%)  route 2.027ns (56.414%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  valid_IBUF_inst/O
                         net (fo=5, routed)           2.027     3.469    sl_ctrl_0/cnt_0/valid_IBUF
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.593 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.593    sl_ctrl_0/cnt_0_n_0
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 1.588ns (46.482%)  route 1.828ns (53.518%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  valid_IBUF_inst/O
                         net (fo=5, routed)           1.828     3.270    sl_ctrl_0/valid_IBUF
    SLICE_X14Y23         LUT4 (Prop_lut4_I3_O)        0.146     3.416 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.416    sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.976ns  (logic 1.588ns (53.367%)  route 1.388ns (46.633%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  request_IBUF_inst/O
                         net (fo=2, routed)           1.388     2.852    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.976 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     2.976    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.277ns (30.730%)  route 0.625ns (69.270%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  request_IBUF_inst/O
                         net (fo=2, routed)           0.625     0.857    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.902 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     0.902    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.278ns (28.128%)  route 0.711ns (71.872%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  request_IBUF_inst/O
                         net (fo=2, routed)           0.711     0.943    sl_ctrl_0/request_IBUF
    SLICE_X14Y23         LUT4 (Prop_lut4_I0_O)        0.046     0.989 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.989    sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 0.255ns (23.668%)  route 0.823ns (76.332%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  valid_IBUF_inst/O
                         net (fo=5, routed)           0.823     1.033    sl_ctrl_0/cnt_0/valid_IBUF
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.078 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.078    sl_ctrl_0/cnt_0_n_0
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.109ns  (logic 0.255ns (22.993%)  route 0.854ns (77.007%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  valid_IBUF_inst/O
                         net (fo=5, routed)           0.589     0.799    sl_ctrl_0/valid_IBUF
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.844 r  sl_ctrl_0/next_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.265     1.109    sl_ctrl_0/next_data__0[0]
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/next_start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.188ns  (logic 0.277ns (23.329%)  route 0.911ns (76.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  request_IBUF_inst/O
                         net (fo=2, routed)           0.625     0.857    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.902 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.286     1.188    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/next_start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.259ns  (logic 0.255ns (20.267%)  route 1.004ns (79.733%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  valid_IBUF_inst/O
                         net (fo=5, routed)           0.738     0.948    sl_ctrl_0/valid_IBUF
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.993 r  sl_ctrl_0/next_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.265     1.259    sl_ctrl_0/next_data__0[2]
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.255ns (19.943%)  route 1.024ns (80.057%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  valid_IBUF_inst/O
                         net (fo=5, routed)           0.822     1.032    sl_ctrl_0/valid_IBUF
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.077 r  sl_ctrl_0/next_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.202     1.279    sl_ctrl_0/next_data__0[1]
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 4.341ns (50.792%)  route 4.206ns (49.208%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.552     5.073    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sl_ctrl_0/data_reg[0]/Q
                         net (fo=8, routed)           0.832     6.361    sl_ctrl_0/slave_data_o[0]
    SLICE_X15Y21         LUT3 (Prop_lut3_I0_O)        0.152     6.513 r  sl_ctrl_0/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.375     9.887    seven_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    13.621 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.621    seven_seg[6]
    U7                                                                r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 4.312ns (52.037%)  route 3.975ns (47.963%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.552     5.073    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  sl_ctrl_0/data_reg[2]/Q
                         net (fo=8, routed)           0.749     6.278    sl_ctrl_0/slave_data_o[2]
    SLICE_X15Y23         LUT3 (Prop_lut3_I1_O)        0.150     6.428 r  sl_ctrl_0/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.226     9.654    seven_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.360 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.360    seven_seg[5]
    V5                                                                r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.091ns  (logic 4.116ns (50.867%)  route 3.975ns (49.133%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.552     5.073    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sl_ctrl_0/data_reg[2]/Q
                         net (fo=8, routed)           0.971     6.500    sl_ctrl_0/slave_data_o[2]
    SLICE_X15Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.624 r  sl_ctrl_0/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.004     9.629    seven_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.164 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.164    seven_seg[3]
    V8                                                                r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.115ns (50.903%)  route 3.969ns (49.097%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.552     5.073    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  sl_ctrl_0/data_reg[0]/Q
                         net (fo=8, routed)           0.832     6.361    sl_ctrl_0/slave_data_o[0]
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  sl_ctrl_0/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.138     9.622    seven_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.158 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.158    seven_seg[2]
    U8                                                                r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.019ns  (logic 4.327ns (53.956%)  route 3.692ns (46.044%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.552     5.073    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sl_ctrl_0/data_reg[2]/Q
                         net (fo=8, routed)           0.971     6.500    sl_ctrl_0/slave_data_o[2]
    SLICE_X15Y23         LUT3 (Prop_lut3_I2_O)        0.152     6.652 r  sl_ctrl_0/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.721     9.373    seven_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    13.092 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.092    seven_seg[0]
    W7                                                                r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 4.109ns (51.298%)  route 3.901ns (48.702%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.552     5.073    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sl_ctrl_0/data_reg[2]/Q
                         net (fo=8, routed)           0.749     6.278    sl_ctrl_0/slave_data_o[2]
    SLICE_X15Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.402 r  sl_ctrl_0/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.152     9.555    seven_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.084 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.084    seven_seg[1]
    W6                                                                r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.992ns  (logic 4.100ns (51.298%)  route 3.892ns (48.702%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.552     5.073    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sl_ctrl_0/data_reg[0]/Q
                         net (fo=8, routed)           0.834     6.363    sl_ctrl_0/slave_data_o[0]
    SLICE_X15Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.487 r  sl_ctrl_0/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.059     9.546    seven_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.066 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.066    seven_seg[4]
    U5                                                                r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/notice_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            notice_slave
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.712ns  (logic 3.961ns (59.008%)  route 2.751ns (40.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.552     5.073    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/notice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sl_ctrl_0/notice_reg/Q
                         net (fo=1, routed)           2.751     8.281    notice_slave_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.786 r  notice_slave_OBUF_inst/O
                         net (fo=0)                   0.000    11.786    notice_slave
    U16                                                               r  notice_slave (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ack
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 3.987ns (63.065%)  route 2.335ns (36.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sl_ctrl_0/ack_reg/Q
                         net (fo=1, routed)           2.335     7.863    ack_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531    11.394 r  ack_OBUF_inst/O
                         net (fo=0)                   0.000    11.394    ack
    L17                                                               r  ack (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_start_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.609ns  (logic 1.027ns (22.283%)  route 3.582ns (77.717%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.014     6.562    sl_ctrl_0/cnt_0/count[20]
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.301     6.863 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.039     7.902    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          0.848     8.874    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.681     9.679    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/next_start_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.656%)  route 0.102ns (35.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sl_ctrl_0/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.102     1.680    sl_ctrl_0/cnt_0/next_notice__0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.725 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.725    sl_ctrl_0/cnt_0_n_0
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  sl_ctrl_0/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.121     1.700    sl_ctrl_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X14Y23         LUT4 (Prop_lut4_I1_O)        0.048     1.748 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  sl_ctrl_0/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.125     1.704    sl_ctrl_0/cnt_0/FSM_onehot_state_reg[1]
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     1.749    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_ack_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.141ns (35.955%)  route 0.251ns (64.045%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sl_ctrl_0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.251     1.829    sl_ctrl_0/next_ack__0
    SLICE_X15Y22         LDCE                                         r  sl_ctrl_0/next_ack_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_notice_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.141ns (31.009%)  route 0.314ns (68.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sl_ctrl_0/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.314     1.892    sl_ctrl_0/next_notice__0
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_notice_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.186ns (32.561%)  route 0.385ns (67.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  sl_ctrl_0/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.184     1.762    sl_ctrl_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  sl_ctrl_0/next_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.202     2.008    sl_ctrl_0/next_data__0[1]
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.186ns (31.186%)  route 0.410ns (68.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sl_ctrl_0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.145     1.723    sl_ctrl_0/next_ack__0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  sl_ctrl_0/next_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.265     2.034    sl_ctrl_0/next_data__0[0]
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.186ns (31.126%)  route 0.412ns (68.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  sl_ctrl_0/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.125     1.704    sl_ctrl_0/cnt_0/FSM_onehot_state_reg[1]
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.286     2.035    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y23         LDCE                                         r  sl_ctrl_0/next_start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.186ns (29.119%)  route 0.453ns (70.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  sl_ctrl_0/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.188     1.766    sl_ctrl_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  sl_ctrl_0/next_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.265     2.076    sl_ctrl_0/next_data__0[2]
    SLICE_X13Y23         LDCE                                         r  sl_ctrl_0/next_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ack
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.373ns (67.666%)  route 0.656ns (32.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sl_ctrl_0/ack_reg/Q
                         net (fo=1, routed)           0.656     2.234    ack_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     3.466 r  ack_OBUF_inst/O
                         net (fo=0)                   0.000     3.466    ack
    L17                                                               r  ack (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            db_0/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.837ns  (logic 1.454ns (51.240%)  route 1.383ns (48.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.383     2.837    db_0/D[0]
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.439     4.780    db_0/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[0]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.376ns  (logic 0.559ns (40.620%)  route 0.817ns (59.380%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[1]/G
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_data_reg[1]/Q
                         net (fo=1, routed)           0.817     1.376    sl_ctrl_0/next_data[1]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436     4.777    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[1]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.559ns (46.850%)  route 0.634ns (53.150%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[0]/G
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_data_reg[0]/Q
                         net (fo=1, routed)           0.634     1.193    sl_ctrl_0/next_data[0]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436     4.777    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[0]/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.625ns (52.672%)  route 0.562ns (47.328%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/G
    SLICE_X14Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.562     1.187    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X15Y23         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.559ns (49.461%)  route 0.571ns (50.539%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[2]/G
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_data_reg[2]/Q
                         net (fo=1, routed)           0.571     1.130    sl_ctrl_0/next_data[2]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436     4.777    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[2]/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.625ns (59.236%)  route 0.430ns (40.764%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/G
    SLICE_X14Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.430     1.055    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_ack_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.559ns (54.225%)  route 0.472ns (45.775%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  sl_ctrl_0/next_ack_reg/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_ack_reg/Q
                         net (fo=1, routed)           0.472     1.031    sl_ctrl_0/next_ack
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/ack_reg/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.004ns  (logic 0.625ns (62.241%)  route 0.379ns (37.759%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/G
    SLICE_X14Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.379     1.004    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_start_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.004ns  (logic 0.625ns (62.241%)  route 0.379ns (37.759%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_start_reg/G
    SLICE_X14Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sl_ctrl_0/next_start_reg/Q
                         net (fo=1, routed)           0.379     1.004    sl_ctrl_0/next_start
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/start_reg/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_notice_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.962ns  (logic 0.559ns (58.098%)  route 0.403ns (41.902%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_notice_reg/G
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_notice_reg/Q
                         net (fo=1, routed)           0.403     0.962    sl_ctrl_0/next_notice
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436     4.777    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/notice_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/G
    SLICE_X14Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.116     0.294    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_start_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_start_reg/G
    SLICE_X14Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sl_ctrl_0/next_start_reg/Q
                         net (fo=1, routed)           0.116     0.294    sl_ctrl_0/next_start
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/start_reg/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_notice_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.158ns (53.710%)  route 0.136ns (46.290%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_notice_reg/G
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_notice_reg/Q
                         net (fo=1, routed)           0.136     0.294    sl_ctrl_0/next_notice
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/notice_reg/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.178ns (56.669%)  route 0.136ns (43.331%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/G
    SLICE_X14Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.136     0.314    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_ack_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.783%)  route 0.166ns (51.217%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  sl_ctrl_0/next_ack_reg/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_ack_reg/Q
                         net (fo=1, routed)           0.166     0.324    sl_ctrl_0/next_ack
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/ack_reg/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.158ns (45.380%)  route 0.190ns (54.620%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[2]/G
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_data_reg[2]/Q
                         net (fo=1, routed)           0.190     0.348    sl_ctrl_0/next_data[2]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[2]/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.178ns (48.689%)  route 0.188ns (51.311%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/G
    SLICE_X14Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.188     0.366    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X15Y23         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.158ns (42.915%)  route 0.210ns (57.085%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[0]/G
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_data_reg[0]/Q
                         net (fo=1, routed)           0.210     0.368    sl_ctrl_0/next_data[0]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[0]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.158ns (36.307%)  route 0.277ns (63.693%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[1]/G
    SLICE_X13Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_data_reg[1]/Q
                         net (fo=1, routed)           0.277     0.435    sl_ctrl_0/next_data[1]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/data_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            db_0/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.222ns (27.114%)  route 0.596ns (72.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.596     0.818    db_0/D[0]
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.825     1.952    db_0/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[0]/C





