static int gen8_render_ring_flush ( struct drm_i915_gem_request * req , u32 mode ) { u32 flags ; u32 * cs ; cs = intel_ring_begin ( req , mode & EMIT_INVALIDATE ?12 : 6 ) ; flags = PIPE_CONTROL_CS_STALL ; if ( mode & EMIT_FLUSH ) { flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH ; flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH ; flags |= PIPE_CONTROL_DC_FLUSH_ENABLE ; flags |= PIPE_CONTROL_FLUSH_ENABLE ; } if ( mode & EMIT_INVALIDATE ) { flags |= PIPE_CONTROL_TLB_INVALIDATE ; flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE ; flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE ; flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE ; flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE ; flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE ; flags |= PIPE_CONTROL_QW_WRITE ; flags |= PIPE_CONTROL_GLOBAL_GTT_IVB ; cs = gen8_emit_pipe_control ( cs , PIPE_CONTROL_CS_STALL | PIPE_CONTROL_STALL_AT_SCOREBOARD , 0 ) ; } cs = gen8_emit_pipe_control ( cs , flags , i915_ggtt_offset ( req -> engine -> scratch ) + 2 * CACHELINE_BYTES ) ; intel_ring_advance ( req , cs ) ; return 0 ; } 