{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 12:03:55 2009 " "Info: Processing started: Tue May 12 12:03:55 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 6 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "hSyncOut " "Info: Detected ripple clock \"hSyncOut\" as buffer" {  } { { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "hSyncOut" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk25 " "Info: Detected ripple clock \"clk25\" as buffer" {  } { { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 62 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register vSyncCounter\[6\] register vSyncCounter\[6\] 276.78 MHz 3.613 ns Internal " "Info: Clock \"clk\" has Internal fmax of 276.78 MHz between source register \"vSyncCounter\[6\]\" and destination register \"vSyncCounter\[6\]\" (period= 3.613 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.349 ns + Longest register register " "Info: + Longest register to register delay is 3.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vSyncCounter\[6\] 1 REG LCFF_X32_Y34_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y34_N13; Fanout = 3; REG Node = 'vSyncCounter\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { vSyncCounter[6] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.534 ns) 1.027 ns syncGenerator~389 2 COMB LCCOMB_X32_Y34_N22 2 " "Info: 2: + IC(0.493 ns) + CELL(0.534 ns) = 1.027 ns; Loc. = LCCOMB_X32_Y34_N22; Fanout = 2; COMB Node = 'syncGenerator~389'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { vSyncCounter[6] syncGenerator~389 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 1.619 ns LessThan4~104 3 COMB LCCOMB_X32_Y34_N24 2 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 1.619 ns; Loc. = LCCOMB_X32_Y34_N24; Fanout = 2; COMB Node = 'LessThan4~104'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { syncGenerator~389 LessThan4~104 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 2.368 ns LessThan5~93 4 COMB LCCOMB_X32_Y34_N30 10 " "Info: 4: + IC(0.379 ns) + CELL(0.370 ns) = 2.368 ns; Loc. = LCCOMB_X32_Y34_N30; Fanout = 10; COMB Node = 'LessThan5~93'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { LessThan4~104 LessThan5~93 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.660 ns) 3.349 ns vSyncCounter\[6\] 5 REG LCFF_X32_Y34_N13 3 " "Info: 5: + IC(0.321 ns) + CELL(0.660 ns) = 3.349 ns; Loc. = LCFF_X32_Y34_N13; Fanout = 3; REG Node = 'vSyncCounter\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { LessThan5~93 vSyncCounter[6] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.770 ns ( 52.85 % ) " "Info: Total cell delay = 1.770 ns ( 52.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 47.15 % ) " "Info: Total interconnect delay = 1.579 ns ( 47.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { vSyncCounter[6] syncGenerator~389 LessThan4~104 LessThan5~93 vSyncCounter[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.349 ns" { vSyncCounter[6] {} syncGenerator~389 {} LessThan4~104 {} LessThan5~93 {} vSyncCounter[6] {} } { 0.000ns 0.493ns 0.386ns 0.379ns 0.321ns } { 0.000ns 0.534ns 0.206ns 0.370ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.763 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.753 ns) + CELL(0.970 ns) 4.833 ns clk25 2 REG LCFF_X31_Y34_N25 4 " "Info: 2: + IC(2.753 ns) + CELL(0.970 ns) = 4.833 ns; Loc. = LCFF_X31_Y34_N25; Fanout = 4; REG Node = 'clk25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.723 ns" { clk clk25 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.970 ns) 6.501 ns hSyncOut 3 REG LCFF_X30_Y34_N11 2 " "Info: 3: + IC(0.698 ns) + CELL(0.970 ns) = 6.501 ns; Loc. = LCFF_X30_Y34_N11; Fanout = 2; REG Node = 'hSyncOut'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { clk25 hSyncOut } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.000 ns) 7.893 ns hSyncOut~clkctrl 4 COMB CLKCTRL_G8 12 " "Info: 4: + IC(1.392 ns) + CELL(0.000 ns) = 7.893 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'hSyncOut~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { hSyncOut hSyncOut~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.666 ns) 9.763 ns vSyncCounter\[6\] 5 REG LCFF_X32_Y34_N13 3 " "Info: 5: + IC(1.204 ns) + CELL(0.666 ns) = 9.763 ns; Loc. = LCFF_X32_Y34_N13; Fanout = 3; REG Node = 'vSyncCounter\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { hSyncOut~clkctrl vSyncCounter[6] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.716 ns ( 38.06 % ) " "Info: Total cell delay = 3.716 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.047 ns ( 61.94 % ) " "Info: Total interconnect delay = 6.047 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.763 ns" { clk clk25 hSyncOut hSyncOut~clkctrl vSyncCounter[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.763 ns" { clk {} clk~combout {} clk25 {} hSyncOut {} hSyncOut~clkctrl {} vSyncCounter[6] {} } { 0.000ns 0.000ns 2.753ns 0.698ns 1.392ns 1.204ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.763 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.753 ns) + CELL(0.970 ns) 4.833 ns clk25 2 REG LCFF_X31_Y34_N25 4 " "Info: 2: + IC(2.753 ns) + CELL(0.970 ns) = 4.833 ns; Loc. = LCFF_X31_Y34_N25; Fanout = 4; REG Node = 'clk25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.723 ns" { clk clk25 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.970 ns) 6.501 ns hSyncOut 3 REG LCFF_X30_Y34_N11 2 " "Info: 3: + IC(0.698 ns) + CELL(0.970 ns) = 6.501 ns; Loc. = LCFF_X30_Y34_N11; Fanout = 2; REG Node = 'hSyncOut'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { clk25 hSyncOut } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.000 ns) 7.893 ns hSyncOut~clkctrl 4 COMB CLKCTRL_G8 12 " "Info: 4: + IC(1.392 ns) + CELL(0.000 ns) = 7.893 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'hSyncOut~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { hSyncOut hSyncOut~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.666 ns) 9.763 ns vSyncCounter\[6\] 5 REG LCFF_X32_Y34_N13 3 " "Info: 5: + IC(1.204 ns) + CELL(0.666 ns) = 9.763 ns; Loc. = LCFF_X32_Y34_N13; Fanout = 3; REG Node = 'vSyncCounter\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { hSyncOut~clkctrl vSyncCounter[6] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.716 ns ( 38.06 % ) " "Info: Total cell delay = 3.716 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.047 ns ( 61.94 % ) " "Info: Total interconnect delay = 6.047 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.763 ns" { clk clk25 hSyncOut hSyncOut~clkctrl vSyncCounter[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.763 ns" { clk {} clk~combout {} clk25 {} hSyncOut {} hSyncOut~clkctrl {} vSyncCounter[6] {} } { 0.000ns 0.000ns 2.753ns 0.698ns 1.392ns 1.204ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.763 ns" { clk clk25 hSyncOut hSyncOut~clkctrl vSyncCounter[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.763 ns" { clk {} clk~combout {} clk25 {} hSyncOut {} hSyncOut~clkctrl {} vSyncCounter[6] {} } { 0.000ns 0.000ns 2.753ns 0.698ns 1.392ns 1.204ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { vSyncCounter[6] syncGenerator~389 LessThan4~104 LessThan5~93 vSyncCounter[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.349 ns" { vSyncCounter[6] {} syncGenerator~389 {} LessThan4~104 {} LessThan5~93 {} vSyncCounter[6] {} } { 0.000ns 0.493ns 0.386ns 0.379ns 0.321ns } { 0.000ns 0.534ns 0.206ns 0.370ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.763 ns" { clk clk25 hSyncOut hSyncOut~clkctrl vSyncCounter[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.763 ns" { clk {} clk~combout {} clk25 {} hSyncOut {} hSyncOut~clkctrl {} vSyncCounter[6] {} } { 0.000ns 0.000ns 2.753ns 0.698ns 1.392ns 1.204ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "hSyncOut reset clk 3.452 ns register " "Info: tsu for register \"hSyncOut\" (data pin = \"reset\", clock pin = \"clk\") is 3.452 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.689 ns + Longest pin register " "Info: + Longest pin to register delay is 9.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns reset 1 PIN PIN_G26 25 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_G26; Fanout = 25; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.879 ns) + CELL(0.855 ns) 9.689 ns hSyncOut 2 REG LCFF_X30_Y34_N11 2 " "Info: 2: + IC(7.879 ns) + CELL(0.855 ns) = 9.689 ns; Loc. = LCFF_X30_Y34_N11; Fanout = 2; REG Node = 'hSyncOut'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.734 ns" { reset hSyncOut } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 18.68 % ) " "Info: Total cell delay = 1.810 ns ( 18.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.879 ns ( 81.32 % ) " "Info: Total interconnect delay = 7.879 ns ( 81.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { reset hSyncOut } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { reset {} reset~combout {} hSyncOut {} } { 0.000ns 0.000ns 7.879ns } { 0.000ns 0.955ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.197 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.753 ns) + CELL(0.970 ns) 4.833 ns clk25 2 REG LCFF_X31_Y34_N25 4 " "Info: 2: + IC(2.753 ns) + CELL(0.970 ns) = 4.833 ns; Loc. = LCFF_X31_Y34_N25; Fanout = 4; REG Node = 'clk25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.723 ns" { clk clk25 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.666 ns) 6.197 ns hSyncOut 3 REG LCFF_X30_Y34_N11 2 " "Info: 3: + IC(0.698 ns) + CELL(0.666 ns) = 6.197 ns; Loc. = LCFF_X30_Y34_N11; Fanout = 2; REG Node = 'hSyncOut'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { clk25 hSyncOut } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 44.31 % ) " "Info: Total cell delay = 2.746 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.451 ns ( 55.69 % ) " "Info: Total interconnect delay = 3.451 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { clk clk25 hSyncOut } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.197 ns" { clk {} clk~combout {} clk25 {} hSyncOut {} } { 0.000ns 0.000ns 2.753ns 0.698ns } { 0.000ns 1.110ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { reset hSyncOut } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { reset {} reset~combout {} hSyncOut {} } { 0.000ns 0.000ns 7.879ns } { 0.000ns 0.955ns 0.855ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { clk clk25 hSyncOut } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.197 ns" { clk {} clk~combout {} clk25 {} hSyncOut {} } { 0.000ns 0.000ns 2.753ns 0.698ns } { 0.000ns 1.110ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk green\[1\] hSyncCounter\[4\] 17.622 ns register " "Info: tco from clock \"clk\" to destination pin \"green\[1\]\" through register \"hSyncCounter\[4\]\" is 17.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.747 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.753 ns) + CELL(0.970 ns) 4.833 ns clk25 2 REG LCFF_X31_Y34_N25 4 " "Info: 2: + IC(2.753 ns) + CELL(0.970 ns) = 4.833 ns; Loc. = LCFF_X31_Y34_N25; Fanout = 4; REG Node = 'clk25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.723 ns" { clk clk25 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.000 ns) 5.877 ns clk25~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(1.044 ns) + CELL(0.000 ns) = 5.877 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'clk25~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.666 ns) 7.747 ns hSyncCounter\[4\] 4 REG LCFF_X30_Y34_N21 7 " "Info: 4: + IC(1.204 ns) + CELL(0.666 ns) = 7.747 ns; Loc. = LCFF_X30_Y34_N21; Fanout = 7; REG Node = 'hSyncCounter\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { clk25~clkctrl hSyncCounter[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 35.45 % ) " "Info: Total cell delay = 2.746 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.001 ns ( 64.55 % ) " "Info: Total interconnect delay = 5.001 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.747 ns" { clk clk25 clk25~clkctrl hSyncCounter[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.747 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} hSyncCounter[4] {} } { 0.000ns 0.000ns 2.753ns 1.044ns 1.204ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.571 ns + Longest register pin " "Info: + Longest register to pin delay is 9.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hSyncCounter\[4\] 1 REG LCFF_X30_Y34_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y34_N21; Fanout = 7; REG Node = 'hSyncCounter\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { hSyncCounter[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.535 ns) 1.695 ns color~483 2 COMB LCCOMB_X29_Y34_N16 1 " "Info: 2: + IC(1.160 ns) + CELL(0.535 ns) = 1.695 ns; Loc. = LCCOMB_X29_Y34_N16; Fanout = 1; COMB Node = 'color~483'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { hSyncCounter[4] color~483 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.646 ns) 2.743 ns color~484 3 COMB LCCOMB_X29_Y34_N26 4 " "Info: 3: + IC(0.402 ns) + CELL(0.646 ns) = 2.743 ns; Loc. = LCCOMB_X29_Y34_N26; Fanout = 4; COMB Node = 'color~484'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { color~483 color~484 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.589 ns) 3.721 ns color~492 4 COMB LCCOMB_X29_Y34_N18 2 " "Info: 4: + IC(0.389 ns) + CELL(0.589 ns) = 3.721 ns; Loc. = LCCOMB_X29_Y34_N18; Fanout = 2; COMB Node = 'color~492'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { color~484 color~492 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.615 ns) 4.706 ns green~142 5 COMB LCCOMB_X29_Y34_N28 10 " "Info: 5: + IC(0.370 ns) + CELL(0.615 ns) = 4.706 ns; Loc. = LCCOMB_X29_Y34_N28; Fanout = 10; COMB Node = 'green~142'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { color~492 green~142 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(3.236 ns) 9.571 ns green\[1\] 6 PIN PIN_A9 0 " "Info: 6: + IC(1.629 ns) + CELL(3.236 ns) = 9.571 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'green\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { green~142 green[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.621 ns ( 58.73 % ) " "Info: Total cell delay = 5.621 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.950 ns ( 41.27 % ) " "Info: Total interconnect delay = 3.950 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.571 ns" { hSyncCounter[4] color~483 color~484 color~492 green~142 green[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.571 ns" { hSyncCounter[4] {} color~483 {} color~484 {} color~492 {} green~142 {} green[1] {} } { 0.000ns 1.160ns 0.402ns 0.389ns 0.370ns 1.629ns } { 0.000ns 0.535ns 0.646ns 0.589ns 0.615ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.747 ns" { clk clk25 clk25~clkctrl hSyncCounter[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.747 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} hSyncCounter[4] {} } { 0.000ns 0.000ns 2.753ns 1.044ns 1.204ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.571 ns" { hSyncCounter[4] color~483 color~484 color~492 green~142 green[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.571 ns" { hSyncCounter[4] {} color~483 {} color~484 {} color~492 {} green~142 {} green[1] {} } { 0.000ns 1.160ns 0.402ns 0.389ns 0.370ns 1.629ns } { 0.000ns 0.535ns 0.646ns 0.589ns 0.615ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "vSyncOut reset clk 0.748 ns register " "Info: th for register \"vSyncOut\" (data pin = \"reset\", clock pin = \"clk\") is 0.748 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.763 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.753 ns) + CELL(0.970 ns) 4.833 ns clk25 2 REG LCFF_X31_Y34_N25 4 " "Info: 2: + IC(2.753 ns) + CELL(0.970 ns) = 4.833 ns; Loc. = LCFF_X31_Y34_N25; Fanout = 4; REG Node = 'clk25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.723 ns" { clk clk25 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.970 ns) 6.501 ns hSyncOut 3 REG LCFF_X30_Y34_N11 2 " "Info: 3: + IC(0.698 ns) + CELL(0.970 ns) = 6.501 ns; Loc. = LCFF_X30_Y34_N11; Fanout = 2; REG Node = 'hSyncOut'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { clk25 hSyncOut } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.000 ns) 7.893 ns hSyncOut~clkctrl 4 COMB CLKCTRL_G8 12 " "Info: 4: + IC(1.392 ns) + CELL(0.000 ns) = 7.893 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'hSyncOut~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { hSyncOut hSyncOut~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.666 ns) 9.763 ns vSyncOut 5 REG LCFF_X32_Y34_N21 1 " "Info: 5: + IC(1.204 ns) + CELL(0.666 ns) = 9.763 ns; Loc. = LCFF_X32_Y34_N21; Fanout = 1; REG Node = 'vSyncOut'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { hSyncOut~clkctrl vSyncOut } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.716 ns ( 38.06 % ) " "Info: Total cell delay = 3.716 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.047 ns ( 61.94 % ) " "Info: Total interconnect delay = 6.047 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.763 ns" { clk clk25 hSyncOut hSyncOut~clkctrl vSyncOut } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.763 ns" { clk {} clk~combout {} clk25 {} hSyncOut {} hSyncOut~clkctrl {} vSyncOut {} } { 0.000ns 0.000ns 2.753ns 0.698ns 1.392ns 1.204ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.321 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns reset 1 PIN PIN_G26 25 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_G26; Fanout = 25; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.511 ns) + CELL(0.855 ns) 9.321 ns vSyncOut 2 REG LCFF_X32_Y34_N21 1 " "Info: 2: + IC(7.511 ns) + CELL(0.855 ns) = 9.321 ns; Loc. = LCFF_X32_Y34_N21; Fanout = 1; REG Node = 'vSyncOut'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.366 ns" { reset vSyncOut } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/VDLA/VGA Øvelse/vga.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 19.42 % ) " "Info: Total cell delay = 1.810 ns ( 19.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.511 ns ( 80.58 % ) " "Info: Total interconnect delay = 7.511 ns ( 80.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.321 ns" { reset vSyncOut } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.321 ns" { reset {} reset~combout {} vSyncOut {} } { 0.000ns 0.000ns 7.511ns } { 0.000ns 0.955ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.763 ns" { clk clk25 hSyncOut hSyncOut~clkctrl vSyncOut } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.763 ns" { clk {} clk~combout {} clk25 {} hSyncOut {} hSyncOut~clkctrl {} vSyncOut {} } { 0.000ns 0.000ns 2.753ns 0.698ns 1.392ns 1.204ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.321 ns" { reset vSyncOut } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.321 ns" { reset {} reset~combout {} vSyncOut {} } { 0.000ns 0.000ns 7.511ns } { 0.000ns 0.955ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 12:03:56 2009 " "Info: Processing ended: Tue May 12 12:03:56 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
