// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_realfft_be_desc_HH_
#define _Loop_realfft_be_desc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_xfft2real_muldEe.h"
#include "hls_xfft2real_maceOg.h"
#include "hls_xfft2real_macfYi.h"
#include "Loop_realfft_be_dbkb.h"
#include "Loop_realfft_be_dcud.h"

namespace ap_rtl {

struct Loop_realfft_be_desc : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > dout_V_TDATA;
    sc_out< sc_logic > dout_V_TVALID;
    sc_in< sc_logic > dout_V_TREADY;
    sc_out< sc_lv<8> > descramble_buf_0_M_imag_V_address0;
    sc_out< sc_logic > descramble_buf_0_M_imag_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_0_M_imag_V_q0;
    sc_out< sc_lv<8> > descramble_buf_0_M_imag_V_address1;
    sc_out< sc_logic > descramble_buf_0_M_imag_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_0_M_imag_V_q1;
    sc_out< sc_lv<8> > descramble_buf_1_M_imag_V_address0;
    sc_out< sc_logic > descramble_buf_1_M_imag_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_1_M_imag_V_q0;
    sc_out< sc_lv<8> > descramble_buf_1_M_imag_V_address1;
    sc_out< sc_logic > descramble_buf_1_M_imag_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_1_M_imag_V_q1;
    sc_out< sc_lv<8> > descramble_buf_0_M_real_V_address0;
    sc_out< sc_logic > descramble_buf_0_M_real_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_0_M_real_V_q0;
    sc_out< sc_lv<8> > descramble_buf_0_M_real_V_address1;
    sc_out< sc_logic > descramble_buf_0_M_real_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_0_M_real_V_q1;
    sc_out< sc_lv<8> > descramble_buf_1_M_real_V_address0;
    sc_out< sc_logic > descramble_buf_1_M_real_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_1_M_real_V_q0;
    sc_out< sc_lv<8> > descramble_buf_1_M_real_V_address1;
    sc_out< sc_logic > descramble_buf_1_M_real_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_1_M_real_V_q1;


    // Module declarations
    Loop_realfft_be_desc(sc_module_name name);
    SC_HAS_PROCESS(Loop_realfft_be_desc);

    ~Loop_realfft_be_desc();

    sc_trace_file* mVcdFile;

    Loop_realfft_be_dbkb* twid_rom_0_U;
    Loop_realfft_be_dcud* twid_rom_1_U;
    hls_xfft2real_muldEe<1,3,16,16,31>* hls_xfft2real_muldEe_U8;
    hls_xfft2real_muldEe<1,3,16,16,31>* hls_xfft2real_muldEe_U9;
    hls_xfft2real_maceOg<1,3,16,16,31,31>* hls_xfft2real_maceOg_U10;
    hls_xfft2real_macfYi<1,3,16,16,31,31>* hls_xfft2real_macfYi_U11;
    regslice_both<32>* regslice_both_dout_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > twid_rom_0_address0;
    sc_signal< sc_logic > twid_rom_0_ce0;
    sc_signal< sc_lv<16> > twid_rom_0_q0;
    sc_signal< sc_lv<9> > twid_rom_1_address0;
    sc_signal< sc_logic > twid_rom_1_ce0;
    sc_signal< sc_lv<16> > twid_rom_1_q0;
    sc_signal< sc_logic > dout_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter10_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter11_reg;
    sc_signal< sc_lv<10> > i1_0_i_reg_217;
    sc_signal< sc_lv<10> > i1_0_i_reg_217_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > i1_0_i_reg_217_pp0_iter2_reg;
    sc_signal< sc_lv<10> > i1_0_i_reg_217_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln80_fu_247_p2;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln80_reg_658_pp0_iter9_reg;
    sc_signal< sc_lv<10> > i_fu_253_p2;
    sc_signal< sc_lv<10> > i_reg_662;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln101_fu_259_p2;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln101_reg_667_pp0_iter10_reg;
    sc_signal< sc_lv<8> > trunc_ln104_fu_271_p1;
    sc_signal< sc_lv<8> > trunc_ln104_reg_671;
    sc_signal< sc_lv<1> > tmp_3_reg_676;
    sc_signal< sc_lv<1> > tmp_3_reg_676_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_3_reg_676_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_3_reg_676_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln104_fu_283_p1;
    sc_signal< sc_lv<64> > zext_ln104_reg_682;
    sc_signal< sc_lv<16> > descramble_buf_0_M_7_reg_728;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > descramble_buf_1_M_7_reg_733;
    sc_signal< sc_lv<1> > icmp_ln99_fu_310_p2;
    sc_signal< sc_lv<1> > icmp_ln99_reg_738;
    sc_signal< sc_lv<16> > descramble_buf_0_M_1_reg_744;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<16> > descramble_buf_1_M_1_reg_749;
    sc_signal< sc_lv<16> > descramble_buf_0_M_3_reg_754;
    sc_signal< sc_lv<16> > descramble_buf_1_M_3_reg_759;
    sc_signal< sc_lv<16> > descramble_buf_0_M_6_reg_764;
    sc_signal< sc_lv<16> > descramble_buf_1_M_6_reg_769;
    sc_signal< sc_lv<16> > p_Val2_4_fu_321_p2;
    sc_signal< sc_lv<16> > p_Val2_4_reg_774;
    sc_signal< sc_lv<16> > p_Val2_s_fu_333_p3;
    sc_signal< sc_lv<16> > p_Val2_s_reg_779;
    sc_signal< sc_lv<16> > p_Val2_s_reg_779_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Val2_s_reg_779_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Val2_s_reg_779_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Val2_s_reg_779_pp0_iter8_reg;
    sc_signal< sc_lv<16> > p_Val2_1_fu_338_p3;
    sc_signal< sc_lv<16> > p_Val2_1_reg_785;
    sc_signal< sc_lv<16> > p_Val2_1_reg_785_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Val2_1_reg_785_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Val2_1_reg_785_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Val2_1_reg_785_pp0_iter8_reg;
    sc_signal< sc_lv<17> > ret_V_fu_359_p2;
    sc_signal< sc_lv<17> > ret_V_reg_791;
    sc_signal< sc_lv<17> > ret_V_reg_791_pp0_iter5_reg;
    sc_signal< sc_lv<17> > ret_V_reg_791_pp0_iter6_reg;
    sc_signal< sc_lv<17> > ret_V_reg_791_pp0_iter7_reg;
    sc_signal< sc_lv<17> > ret_V_reg_791_pp0_iter8_reg;
    sc_signal< sc_lv<17> > ret_V_reg_791_pp0_iter9_reg;
    sc_signal< sc_lv<17> > ret_V_3_fu_365_p2;
    sc_signal< sc_lv<17> > ret_V_3_reg_798;
    sc_signal< sc_lv<17> > ret_V_1_fu_375_p2;
    sc_signal< sc_lv<17> > ret_V_1_reg_803;
    sc_signal< sc_lv<17> > ret_V_1_reg_803_pp0_iter5_reg;
    sc_signal< sc_lv<17> > ret_V_1_reg_803_pp0_iter6_reg;
    sc_signal< sc_lv<17> > ret_V_1_reg_803_pp0_iter7_reg;
    sc_signal< sc_lv<17> > ret_V_1_reg_803_pp0_iter8_reg;
    sc_signal< sc_lv<17> > ret_V_1_reg_803_pp0_iter9_reg;
    sc_signal< sc_lv<17> > ret_V_2_fu_381_p2;
    sc_signal< sc_lv<17> > ret_V_2_reg_810;
    sc_signal< sc_lv<16> > trunc_ln1148_7_reg_815;
    sc_signal< sc_lv<1> > tmp_7_reg_820;
    sc_signal< sc_lv<1> > tmp_7_reg_820_pp0_iter5_reg;
    sc_signal< sc_lv<16> > trunc_ln1148_3_reg_825;
    sc_signal< sc_lv<16> > trunc_ln1148_3_reg_825_pp0_iter5_reg;
    sc_signal< sc_lv<16> > select_ln1148_fu_446_p3;
    sc_signal< sc_lv<16> > select_ln1148_reg_840;
    sc_signal< sc_lv<16> > trunc_ln1148_s_reg_845;
    sc_signal< sc_lv<16> > p_Val2_14_reg_850;
    sc_signal< sc_lv<16> > p_Val2_15_reg_855;
    sc_signal< sc_lv<16> > select_ln1148_2_fu_475_p3;
    sc_signal< sc_lv<16> > select_ln1148_2_reg_860;
    sc_signal< sc_lv<31> > sext_ln1118_fu_481_p1;
    sc_signal< sc_lv<31> > sext_ln1118_reg_865;
    sc_signal< sc_lv<31> > sext_ln1118_1_fu_484_p1;
    sc_signal< sc_lv<31> > sext_ln1118_2_fu_487_p1;
    sc_signal< sc_lv<31> > sext_ln1118_2_reg_877;
    sc_signal< sc_lv<31> > sext_ln1118_3_fu_490_p1;
    sc_signal< sc_lv<16> > trunc_ln1148_1_reg_889;
    sc_signal< sc_lv<16> > trunc_ln1148_4_reg_894;
    sc_signal< sc_lv<31> > grp_fu_634_p2;
    sc_signal< sc_lv<31> > mul_ln700_reg_899;
    sc_signal< sc_lv<31> > grp_fu_640_p2;
    sc_signal< sc_lv<31> > mul_ln1192_reg_904;
    sc_signal< sc_lv<16> > sub_ln1148_1_fu_531_p2;
    sc_signal< sc_lv<16> > sub_ln1148_1_reg_909;
    sc_signal< sc_lv<16> > sub_ln1148_3_fu_536_p2;
    sc_signal< sc_lv<16> > sub_ln1148_3_reg_914;
    sc_signal< sc_lv<31> > grp_fu_646_p3;
    sc_signal< sc_lv<31> > ret_V_4_reg_919;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<31> > grp_fu_652_p3;
    sc_signal< sc_lv<31> > ret_V_5_reg_924;
    sc_signal< sc_lv<16> > cdata_M_real_V_fu_541_p2;
    sc_signal< sc_lv<16> > cdata_M_real_V_reg_929;
    sc_signal< sc_lv<16> > sub_ln703_fu_545_p2;
    sc_signal< sc_lv<16> > sub_ln703_reg_934;
    sc_signal< sc_lv<16> > cdata_M_real_V_1_fu_613_p2;
    sc_signal< sc_lv<16> > cdata_M_real_V_1_reg_939;
    sc_signal< sc_lv<16> > add_ln703_1_fu_619_p2;
    sc_signal< sc_lv<16> > add_ln703_1_reg_944;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<10> > ap_phi_mux_i1_0_i_phi_fu_221_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_M_real_V_phi_fu_232_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter7_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter8_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter9_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter10_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter11_tmp_M_real_V_reg_229;
    sc_signal< sc_lv<16> > ap_phi_mux_cdata_M_imag_V_phi_fu_241_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter7_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter8_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter9_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter10_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter11_cdata_M_imag_V_reg_238;
    sc_signal< sc_lv<64> > zext_ln99_fu_292_p1;
    sc_signal< sc_lv<64> > zext_ln1265_fu_327_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<10> > sub_ln104_fu_265_p2;
    sc_signal< sc_lv<8> > trunc_ln99_fu_288_p1;
    sc_signal< sc_lv<2> > tmp_fu_300_p4;
    sc_signal< sc_lv<16> > p_Val2_2_fu_316_p3;
    sc_signal< sc_lv<16> > p_Val2_3_fu_343_p3;
    sc_signal< sc_lv<17> > lhs_V_fu_355_p1;
    sc_signal< sc_lv<17> > rhs_V_fu_348_p1;
    sc_signal< sc_lv<17> > lhs_V_4_fu_371_p1;
    sc_signal< sc_lv<17> > rhs_V_3_fu_352_p1;
    sc_signal< sc_lv<17> > r_V_fu_418_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_423_p3;
    sc_signal< sc_lv<16> > sub_ln1148_4_fu_431_p2;
    sc_signal< sc_lv<16> > trunc_ln1148_8_fu_436_p4;
    sc_signal< sc_lv<18> > zext_ln1148_2_fu_415_p1;
    sc_signal< sc_lv<18> > sub_ln1148_5_fu_454_p2;
    sc_signal< sc_lv<16> > sub_ln1148_6_fu_470_p2;
    sc_signal< sc_lv<18> > zext_ln1148_fu_493_p1;
    sc_signal< sc_lv<18> > sub_ln1148_fu_496_p2;
    sc_signal< sc_lv<18> > zext_ln1148_1_fu_512_p1;
    sc_signal< sc_lv<18> > sub_ln1148_2_fu_515_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_549_p3;
    sc_signal< sc_lv<16> > trunc_ln1148_2_fu_556_p4;
    sc_signal< sc_lv<1> > tmp_5_fu_572_p3;
    sc_signal< sc_lv<16> > trunc_ln1148_5_fu_579_p4;
    sc_signal< sc_lv<16> > f_M_real_V_fu_565_p3;
    sc_signal< sc_lv<16> > p_r_V_fu_595_p4;
    sc_signal< sc_lv<16> > f_M_imag_V_fu_588_p3;
    sc_signal< sc_lv<16> > p_Val2_13_fu_604_p4;
    sc_signal< sc_lv<16> > grp_fu_634_p1;
    sc_signal< sc_lv<16> > grp_fu_640_p0;
    sc_signal< sc_lv<16> > grp_fu_646_p0;
    sc_signal< sc_lv<16> > grp_fu_646_p1;
    sc_signal< sc_lv<16> > grp_fu_652_p0;
    sc_signal< sc_lv<16> > grp_fu_652_p1;
    sc_signal< sc_logic > grp_fu_634_ce;
    sc_signal< sc_logic > grp_fu_640_ce;
    sc_signal< sc_logic > grp_fu_646_ce;
    sc_signal< sc_logic > grp_fu_652_ce;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > regslice_both_dout_V_U_apdone_blk;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<32> > dout_V_TDATA_int;
    sc_signal< sc_logic > dout_V_TVALID_int;
    sc_signal< sc_logic > dout_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_dout_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln703_1_fu_619_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state15();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_io();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_cdata_M_imag_V_phi_fu_241_p4();
    void thread_ap_phi_mux_i1_0_i_phi_fu_221_p4();
    void thread_ap_phi_mux_tmp_M_real_V_phi_fu_232_p4();
    void thread_ap_phi_reg_pp0_iter0_cdata_M_imag_V_reg_238();
    void thread_ap_phi_reg_pp0_iter0_tmp_M_real_V_reg_229();
    void thread_ap_ready();
    void thread_cdata_M_real_V_1_fu_613_p2();
    void thread_cdata_M_real_V_fu_541_p2();
    void thread_descramble_buf_0_M_imag_V_address0();
    void thread_descramble_buf_0_M_imag_V_address1();
    void thread_descramble_buf_0_M_imag_V_ce0();
    void thread_descramble_buf_0_M_imag_V_ce1();
    void thread_descramble_buf_0_M_real_V_address0();
    void thread_descramble_buf_0_M_real_V_address1();
    void thread_descramble_buf_0_M_real_V_ce0();
    void thread_descramble_buf_0_M_real_V_ce1();
    void thread_descramble_buf_1_M_imag_V_address0();
    void thread_descramble_buf_1_M_imag_V_address1();
    void thread_descramble_buf_1_M_imag_V_ce0();
    void thread_descramble_buf_1_M_imag_V_ce1();
    void thread_descramble_buf_1_M_real_V_address0();
    void thread_descramble_buf_1_M_real_V_address1();
    void thread_descramble_buf_1_M_real_V_ce0();
    void thread_descramble_buf_1_M_real_V_ce1();
    void thread_dout_V_TDATA_blk_n();
    void thread_dout_V_TDATA_int();
    void thread_dout_V_TVALID();
    void thread_dout_V_TVALID_int();
    void thread_f_M_imag_V_fu_588_p3();
    void thread_f_M_real_V_fu_565_p3();
    void thread_grp_fu_634_ce();
    void thread_grp_fu_634_p1();
    void thread_grp_fu_640_ce();
    void thread_grp_fu_640_p0();
    void thread_grp_fu_646_ce();
    void thread_grp_fu_646_p0();
    void thread_grp_fu_646_p1();
    void thread_grp_fu_652_ce();
    void thread_grp_fu_652_p0();
    void thread_grp_fu_652_p1();
    void thread_i_fu_253_p2();
    void thread_icmp_ln101_fu_259_p2();
    void thread_icmp_ln80_fu_247_p2();
    void thread_icmp_ln99_fu_310_p2();
    void thread_lhs_V_4_fu_371_p1();
    void thread_lhs_V_fu_355_p1();
    void thread_p_Val2_13_fu_604_p4();
    void thread_p_Val2_1_fu_338_p3();
    void thread_p_Val2_2_fu_316_p3();
    void thread_p_Val2_3_fu_343_p3();
    void thread_p_Val2_4_fu_321_p2();
    void thread_p_Val2_s_fu_333_p3();
    void thread_p_r_V_fu_595_p4();
    void thread_r_V_fu_418_p2();
    void thread_ret_V_1_fu_375_p2();
    void thread_ret_V_2_fu_381_p2();
    void thread_ret_V_3_fu_365_p2();
    void thread_ret_V_fu_359_p2();
    void thread_rhs_V_3_fu_352_p1();
    void thread_rhs_V_fu_348_p1();
    void thread_select_ln1148_2_fu_475_p3();
    void thread_select_ln1148_fu_446_p3();
    void thread_sext_ln1118_1_fu_484_p1();
    void thread_sext_ln1118_2_fu_487_p1();
    void thread_sext_ln1118_3_fu_490_p1();
    void thread_sext_ln1118_fu_481_p1();
    void thread_sub_ln104_fu_265_p2();
    void thread_sub_ln1148_1_fu_531_p2();
    void thread_sub_ln1148_2_fu_515_p2();
    void thread_sub_ln1148_3_fu_536_p2();
    void thread_sub_ln1148_4_fu_431_p2();
    void thread_sub_ln1148_5_fu_454_p2();
    void thread_sub_ln1148_6_fu_470_p2();
    void thread_sub_ln1148_fu_496_p2();
    void thread_sub_ln703_fu_545_p2();
    void thread_tmp_4_fu_549_p3();
    void thread_tmp_5_fu_572_p3();
    void thread_tmp_6_fu_423_p3();
    void thread_tmp_fu_300_p4();
    void thread_trunc_ln104_fu_271_p1();
    void thread_trunc_ln1148_2_fu_556_p4();
    void thread_trunc_ln1148_5_fu_579_p4();
    void thread_trunc_ln1148_8_fu_436_p4();
    void thread_trunc_ln99_fu_288_p1();
    void thread_twid_rom_0_address0();
    void thread_twid_rom_0_ce0();
    void thread_twid_rom_1_address0();
    void thread_twid_rom_1_ce0();
    void thread_zext_ln104_fu_283_p1();
    void thread_zext_ln1148_1_fu_512_p1();
    void thread_zext_ln1148_2_fu_415_p1();
    void thread_zext_ln1148_fu_493_p1();
    void thread_zext_ln1265_fu_327_p1();
    void thread_zext_ln99_fu_292_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
