static void F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nT_1 V_2 = ( 1ULL << 40 ) - V_3 ;\r\nT_1 V_4 = V_5 ;\r\nF_2 ( 0 , F_3 ( V_6 ) ) ;\r\nV_1 = F_4 ( F_3 ( V_7 ) ) ;\r\n#if F_5 ( V_8 ) || F_5 ( V_9 )\r\nF_2 ( ( V_1 & ~ V_10 ) |\r\nF_6 ( 1 ) ,\r\nF_3 ( V_11 ) ) ;\r\nF_2 (\r\nV_12 |\r\nV_13 |\r\nF_6 ( 1 ) ,\r\nF_3 ( V_14 ) ) ;\r\n#else\r\nF_2 ( ( V_1 & ~ V_10 ) |\r\nV_12 |\r\nV_13 |\r\nF_6 ( 1 ) ,\r\nF_3 ( V_7 ) ) ;\r\n#endif\r\nF_2 ( V_2 , F_3 ( V_6 ) ) ;\r\nF_2 ( V_15 , F_3 ( V_16 ) ) ;\r\n#if 0 && F_5 ( V_17 )\r\ntb_options |= M_SCD_TRACE_CFG_FORCECNT;\r\n#endif\r\nF_2 ( V_4 , F_3 ( V_16 ) ) ;\r\nV_18 . V_19 = 1 ;\r\n}\r\nstatic T_2 F_7 ( int V_20 , void * V_21 )\r\n{\r\nint V_22 ;\r\nF_8 ( V_23 L_1 ) ;\r\nif ( V_18 . V_24 < V_25 ) {\r\nT_1 * V_26 = V_18 . V_27 [ V_18 . V_24 ++ ] ;\r\nF_2 ( V_28 ,\r\nF_3 ( V_16 ) ) ;\r\n__asm__ __volatile__ ("sync" : : : "memory");\r\nfor ( V_22 = 256 * 6 ; V_22 > 0 ; V_22 -= 6 ) {\r\nV_26 [ V_22 - 1 ] = F_4 ( F_3 ( V_29 ) ) ;\r\nV_26 [ V_22 - 2 ] = F_4 ( F_3 ( V_29 ) ) ;\r\nV_26 [ V_22 - 3 ] = F_4 ( F_3 ( V_29 ) ) ;\r\nV_26 [ V_22 - 4 ] = F_4 ( F_3 ( V_29 ) ) ;\r\nV_26 [ V_22 - 5 ] = F_4 ( F_3 ( V_29 ) ) ;\r\nV_26 [ V_22 - 6 ] = F_4 ( F_3 ( V_29 ) ) ;\r\n}\r\nif ( ! V_18 . V_30 ) {\r\nF_8 ( V_23 L_2 ) ;\r\nF_2 ( V_15 ,\r\nF_3 ( V_16 ) ) ;\r\nV_18 . V_19 = 0 ;\r\nF_9 ( & V_18 . V_31 ) ;\r\n} else {\r\nF_1 () ;\r\n}\r\n} else {\r\nF_8 ( V_23 L_3 ) ;\r\nF_2 ( V_15 , F_3 ( V_16 ) ) ;\r\nV_18 . V_19 = 0 ;\r\nif ( ! V_18 . V_30 )\r\nF_9 ( & V_18 . V_31 ) ;\r\nF_9 ( & V_18 . V_32 ) ;\r\n}\r\nreturn V_33 ;\r\n}\r\nstatic T_2 F_10 ( int V_20 , void * V_21 )\r\n{\r\nF_11 ( V_23 L_4 ) ;\r\nreturn V_34 ;\r\n}\r\nstatic int F_12 ( struct V_35 * V_36 )\r\n{\r\nT_1 V_1 ;\r\nint V_37 ;\r\nif ( F_13 ( & V_18 . V_30 , 1 ) )\r\nreturn - V_38 ;\r\nF_8 ( V_23 L_5 ) ;\r\nV_18 . V_24 = 0 ;\r\nV_36 -> V_39 = 0 ;\r\nV_37 = F_14 ( V_40 , F_7 , 0 ,\r\nV_23 L_6 , & V_18 ) ;\r\nif ( V_37 )\r\nreturn - V_38 ;\r\nV_1 = F_4 ( F_3 ( V_7 ) ) ;\r\nF_2 ( ( V_1 & ~ ( V_10 | V_12 ) ) |\r\nV_12 | V_13 | F_6 ( 1 ) ,\r\nF_3 ( V_7 ) ) ;\r\nif ( F_14 ( V_41 , F_10 , 0 , V_23 L_7 , & V_18 ) ) {\r\nF_15 ( V_40 , & V_18 ) ;\r\nreturn - V_38 ;\r\n}\r\n#if F_5 ( V_8 ) || F_5 ( V_9 )\r\nF_2 ( V_42 ,\r\nF_3 ( F_16 ( 0 , V_43 ) +\r\n( ( V_44 & 0x3f ) << 3 ) ) ) ;\r\n#else\r\nF_2 ( V_45 ,\r\nF_3 ( F_17 ( 0 , V_46 ) +\r\n( V_41 << 3 ) ) ) ;\r\n#endif\r\nF_2 ( 0 , F_3 ( V_47 ) ) ;\r\nF_2 ( 0 , F_3 ( V_48 ) ) ;\r\nF_2 ( 0 , F_3 ( V_49 ) ) ;\r\nF_2 ( 0 , F_3 ( V_50 ) ) ;\r\nF_2 ( 0 , F_3 ( V_51 ) ) ;\r\nF_2 ( 0 , F_3 ( V_52 ) ) ;\r\nF_2 ( 0 , F_3 ( V_53 ) ) ;\r\nF_2 ( 0 , F_3 ( V_54 ) ) ;\r\nF_2 ( 0 , F_3 ( V_55 ) ) ;\r\nF_2 ( 0 , F_3 ( V_56 ) ) ;\r\nF_2 ( 0 , F_3 ( V_57 ) ) ;\r\nF_2 ( 0 , F_3 ( V_58 ) ) ;\r\nF_2 ( V_59 , F_3 ( V_60 ) ) ;\r\nF_2 ( 0 , F_3 ( V_61 ) ) ;\r\nF_2 ( 0 , F_3 ( V_62 ) ) ;\r\nF_2 ( 0 , F_3 ( V_63 ) ) ;\r\nF_2 ( 0 , F_3 ( V_64 ) ) ;\r\nF_2 ( 0 , F_3 ( V_65 ) ) ;\r\nF_2 ( 0 , F_3 ( V_66 ) ) ;\r\nF_2 ( 0 , F_3 ( V_67 ) ) ;\r\nF_2 ( V_68 | 0x0fff ,\r\nF_3 ( V_69 ) ) ;\r\nF_2 ( V_70 | V_71 |\r\nV_72 ,\r\nF_3 ( V_73 ) ) ;\r\nF_2 ( 0 , F_3 ( V_74 ) ) ;\r\nF_2 ( 0 , F_3 ( V_75 ) ) ;\r\nF_2 ( 0 , F_3 ( V_76 ) ) ;\r\nF_2 ( 0 , F_3 ( V_77 ) ) ;\r\nF_2 ( 0 , F_3 ( V_78 ) ) ;\r\nF_2 ( 0 , F_3 ( V_79 ) ) ;\r\n#if F_5 ( V_8 ) || F_5 ( V_9 )\r\nF_2 ( 1ULL << ( V_44 & 0x3f ) ,\r\nF_3 ( F_16 ( 0 , V_80 ) ) ) ;\r\n#else\r\nF_2 ( 1ULL << V_41 ,\r\nF_3 ( F_17 ( 0 , V_81 ) ) ) ;\r\n#endif\r\nF_1 () ;\r\nF_8 ( V_23 L_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( void )\r\n{\r\nint V_37 = 0 ;\r\nF_8 ( V_23 L_9 ) ;\r\nif ( V_18 . V_30 ) {\r\nF_8 ( V_23 L_10 ) ;\r\nV_37 = F_19 ( V_18 . V_31 , ! V_18 . V_19 ) ;\r\nF_8 ( V_23 L_11 , V_37 ) ;\r\nif ( V_37 )\r\nreturn V_37 ;\r\nV_18 . V_30 = 0 ;\r\nF_15 ( V_40 , & V_18 ) ;\r\nF_15 ( V_41 , & V_18 ) ;\r\n}\r\nF_8 ( V_23 L_12 ) ;\r\nreturn V_37 ;\r\n}\r\nstatic int F_20 ( struct V_82 * V_82 , struct V_35 * V_36 )\r\n{\r\nint V_83 ;\r\nV_83 = F_21 ( V_82 ) ;\r\nif ( V_83 != 0 )\r\nreturn - V_84 ;\r\nif ( F_13 ( & V_18 . V_85 , V_86 ) != V_87 )\r\nreturn - V_38 ;\r\nmemset ( & V_18 , 0 , sizeof( struct V_88 ) ) ;\r\nV_18 . V_27 = F_22 ( V_89 ) ;\r\nif ( ! V_18 . V_27 ) {\r\nV_18 . V_85 = V_87 ;\r\nF_23 () ;\r\nreturn - V_90 ;\r\n}\r\nF_24 ( & V_18 . V_31 ) ;\r\nF_24 ( & V_18 . V_32 ) ;\r\nF_25 ( & V_18 . V_91 ) ;\r\nV_18 . V_85 = V_92 ;\r\nF_23 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_82 * V_82 , struct V_35 * V_36 )\r\n{\r\nint V_83 ;\r\nV_83 = F_21 ( V_82 ) ;\r\nif ( V_83 != 0 || V_18 . V_85 != V_87 )\r\nreturn - V_84 ;\r\nF_27 ( & V_18 . V_91 ) ;\r\nif ( V_18 . V_19 || V_18 . V_30 )\r\nF_18 () ;\r\nF_28 ( V_18 . V_27 ) ;\r\nV_18 . V_85 = V_87 ;\r\nF_23 () ;\r\nF_29 ( & V_18 . V_91 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_3 F_30 ( struct V_35 * V_36 , char * V_93 ,\r\nT_4 V_94 , T_5 * V_95 )\r\n{\r\nint V_96 , V_97 , V_98 , V_99 ;\r\nchar * V_100 ;\r\nint V_101 = 0 ;\r\nchar * V_102 = V_93 ;\r\nlong V_103 = * V_95 ;\r\nif ( ! F_31 ( V_104 , V_93 , V_94 ) )\r\nreturn - V_105 ;\r\nF_27 ( & V_18 . V_91 ) ;\r\nV_101 = 0 ;\r\nV_96 = V_103 / V_106 ;\r\nV_97 = V_103 % V_106 ;\r\nV_99 = V_106 - V_97 ;\r\nwhile ( V_94 && ( V_96 < V_18 . V_24 ) ) {\r\nint V_37 ;\r\nV_98 = V_94 < V_99 ? V_94 : V_99 ;\r\nV_100 = ( char * ) ( ( ( long ) V_18 . V_27 [ V_96 ] ) + V_97 ) ;\r\nV_37 = F_32 ( V_102 , V_100 , V_98 ) ;\r\nif ( V_37 ) {\r\n* V_95 = V_103 + V_98 - V_37 ;\r\nF_29 ( & V_18 . V_91 ) ;\r\nreturn V_37 ;\r\n}\r\nF_8 ( V_23 L_13 ,\r\nV_96 , V_98 ) ;\r\nV_94 -= V_98 ;\r\nV_99 -= V_98 ;\r\nif ( ! V_99 ) {\r\nV_96 ++ ;\r\nV_97 = 0 ;\r\nV_99 = V_106 ;\r\n} else {\r\nV_97 += V_98 ;\r\n}\r\nV_103 += V_98 ;\r\nV_102 += V_98 ;\r\nV_101 += V_98 ;\r\n}\r\n* V_95 = V_103 ;\r\nF_29 ( & V_18 . V_91 ) ;\r\nreturn V_101 ;\r\n}\r\nstatic long F_33 ( struct V_35 * V_36 ,\r\nunsigned int V_107 ,\r\nunsigned long V_108 )\r\n{\r\nint V_37 = 0 ;\r\nswitch ( V_107 ) {\r\ncase V_109 :\r\nF_27 ( & V_18 . V_91 ) ;\r\nV_37 = F_12 ( V_36 ) ;\r\nF_29 ( & V_18 . V_91 ) ;\r\nbreak;\r\ncase V_110 :\r\nF_27 ( & V_18 . V_91 ) ;\r\nV_37 = F_18 () ;\r\nF_29 ( & V_18 . V_91 ) ;\r\nbreak;\r\ncase V_111 : {\r\nV_37 = F_19 ( V_18 . V_32 , V_112 ) ;\r\nif ( V_37 )\r\nbreak;\r\nV_37 = F_34 ( V_112 , ( int * ) V_108 ) ;\r\nbreak;\r\n}\r\ndefault:\r\nV_37 = - V_113 ;\r\nbreak;\r\n}\r\nreturn V_37 ;\r\n}\r\nstatic int T_6 F_35 ( void )\r\n{\r\nstruct V_114 * V_115 ;\r\nstruct V_116 * V_117 ;\r\nint V_37 ;\r\nif ( F_36 ( V_118 , V_23 , & V_119 ) ) {\r\nF_11 (KERN_WARNING DEVNAME L_14 ,\r\nSBPROF_TB_MAJOR) ;\r\nreturn - V_120 ;\r\n}\r\nV_117 = F_37 ( V_121 , L_15 ) ;\r\nif ( F_38 ( V_117 ) ) {\r\nV_37 = F_39 ( V_117 ) ;\r\ngoto V_122;\r\n}\r\nV_123 = V_117 ;\r\nV_115 = F_40 ( V_117 , NULL , F_41 ( V_118 , 0 ) , NULL , L_16 ) ;\r\nif ( F_38 ( V_115 ) ) {\r\nV_37 = F_39 ( V_115 ) ;\r\ngoto V_124;\r\n}\r\nV_125 = V_115 ;\r\nV_18 . V_85 = V_87 ;\r\nF_23 () ;\r\nV_3 = V_126 * 10000LL ;\r\nF_42 ( V_23 L_17 ,\r\n( long long ) V_3 ) ;\r\nreturn 0 ;\r\nV_124:\r\nF_43 ( V_123 ) ;\r\nV_122:\r\nF_44 ( V_118 , V_23 ) ;\r\nreturn V_37 ;\r\n}\r\nstatic void T_7 F_45 ( void )\r\n{\r\nF_46 ( V_123 , F_41 ( V_118 , 0 ) ) ;\r\nF_44 ( V_118 , V_23 ) ;\r\nF_43 ( V_123 ) ;\r\n}
