// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_pp0_stage0_subdone;
wire   [9:0] exp_table_address0;
reg    exp_table_ce0;
wire   [17:0] exp_table_q0;
wire   [9:0] exp_table_address1;
reg    exp_table_ce1;
wire   [17:0] exp_table_q1;
wire   [9:0] exp_table_address2;
reg    exp_table_ce2;
wire   [17:0] exp_table_q2;
wire   [9:0] exp_table_address3;
reg    exp_table_ce3;
wire   [17:0] exp_table_q3;
wire   [9:0] exp_table_address4;
reg    exp_table_ce4;
wire   [17:0] exp_table_q4;
wire   [9:0] exp_table_address5;
reg    exp_table_ce5;
wire   [17:0] exp_table_q5;
wire   [9:0] exp_table_address6;
reg    exp_table_ce6;
wire   [17:0] exp_table_q6;
wire   [9:0] exp_table_address7;
reg    exp_table_ce7;
wire   [17:0] exp_table_q7;
wire   [9:0] exp_table_address8;
reg    exp_table_ce8;
wire   [17:0] exp_table_q8;
wire   [9:0] exp_table_address9;
reg    exp_table_ce9;
wire   [17:0] exp_table_q9;
wire   [9:0] exp_table_address10;
reg    exp_table_ce10;
wire   [17:0] exp_table_q10;
wire   [9:0] exp_table_address11;
reg    exp_table_ce11;
wire   [17:0] exp_table_q11;
wire   [9:0] exp_table_address12;
reg    exp_table_ce12;
wire   [17:0] exp_table_q12;
wire   [9:0] exp_table_address13;
reg    exp_table_ce13;
wire   [17:0] exp_table_q13;
wire   [9:0] exp_table_address14;
reg    exp_table_ce14;
wire   [17:0] exp_table_q14;
wire   [9:0] exp_table_address15;
reg    exp_table_ce15;
wire   [17:0] exp_table_q15;
wire   [9:0] invert_table_address0;
reg    invert_table_ce0;
wire   [17:0] invert_table_q0;
reg  signed [15:0] p_read_1_reg_2274;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] p_read_1_reg_2274_pp0_iter1_reg;
reg  signed [15:0] p_read_1_reg_2274_pp0_iter2_reg;
reg  signed [15:0] p_read_1_reg_2274_pp0_iter3_reg;
reg  signed [15:0] p_read_1_reg_2274_pp0_iter4_reg;
reg  signed [15:0] p_read_1_reg_2274_pp0_iter5_reg;
reg  signed [15:0] p_read_1_reg_2274_pp0_iter6_reg;
reg  signed [15:0] p_read_1_reg_2274_pp0_iter7_reg;
reg  signed [15:0] p_read_2_reg_2280;
reg  signed [15:0] p_read_2_reg_2280_pp0_iter1_reg;
reg  signed [15:0] p_read_2_reg_2280_pp0_iter2_reg;
reg  signed [15:0] p_read_2_reg_2280_pp0_iter3_reg;
reg  signed [15:0] p_read_2_reg_2280_pp0_iter4_reg;
reg  signed [15:0] p_read_2_reg_2280_pp0_iter5_reg;
reg  signed [15:0] p_read_2_reg_2280_pp0_iter6_reg;
reg  signed [15:0] p_read_2_reg_2280_pp0_iter7_reg;
reg  signed [15:0] p_read_3_reg_2286;
reg  signed [15:0] p_read_3_reg_2286_pp0_iter1_reg;
reg  signed [15:0] p_read_3_reg_2286_pp0_iter2_reg;
reg  signed [15:0] p_read_3_reg_2286_pp0_iter3_reg;
reg  signed [15:0] p_read_3_reg_2286_pp0_iter4_reg;
reg  signed [15:0] p_read_3_reg_2286_pp0_iter5_reg;
reg  signed [15:0] p_read_3_reg_2286_pp0_iter6_reg;
reg  signed [15:0] p_read_3_reg_2286_pp0_iter7_reg;
reg  signed [15:0] p_read_4_reg_2292;
reg  signed [15:0] p_read_4_reg_2292_pp0_iter1_reg;
reg  signed [15:0] p_read_4_reg_2292_pp0_iter2_reg;
reg  signed [15:0] p_read_4_reg_2292_pp0_iter3_reg;
reg  signed [15:0] p_read_4_reg_2292_pp0_iter4_reg;
reg  signed [15:0] p_read_4_reg_2292_pp0_iter5_reg;
reg  signed [15:0] p_read_4_reg_2292_pp0_iter6_reg;
reg  signed [15:0] p_read_4_reg_2292_pp0_iter7_reg;
reg  signed [15:0] p_read_5_reg_2298;
reg  signed [15:0] p_read_5_reg_2298_pp0_iter1_reg;
reg  signed [15:0] p_read_5_reg_2298_pp0_iter2_reg;
reg  signed [15:0] p_read_5_reg_2298_pp0_iter3_reg;
reg  signed [15:0] p_read_5_reg_2298_pp0_iter4_reg;
reg  signed [15:0] p_read_5_reg_2298_pp0_iter5_reg;
reg  signed [15:0] p_read_5_reg_2298_pp0_iter6_reg;
reg  signed [15:0] p_read_5_reg_2298_pp0_iter7_reg;
reg  signed [15:0] p_read_6_reg_2304;
reg  signed [15:0] p_read_6_reg_2304_pp0_iter1_reg;
reg  signed [15:0] p_read_6_reg_2304_pp0_iter2_reg;
reg  signed [15:0] p_read_6_reg_2304_pp0_iter3_reg;
reg  signed [15:0] p_read_6_reg_2304_pp0_iter4_reg;
reg  signed [15:0] p_read_6_reg_2304_pp0_iter5_reg;
reg  signed [15:0] p_read_6_reg_2304_pp0_iter6_reg;
reg  signed [15:0] p_read_6_reg_2304_pp0_iter7_reg;
reg  signed [15:0] p_read_7_reg_2310;
reg  signed [15:0] p_read_7_reg_2310_pp0_iter1_reg;
reg  signed [15:0] p_read_7_reg_2310_pp0_iter2_reg;
reg  signed [15:0] p_read_7_reg_2310_pp0_iter3_reg;
reg  signed [15:0] p_read_7_reg_2310_pp0_iter4_reg;
reg  signed [15:0] p_read_7_reg_2310_pp0_iter5_reg;
reg  signed [15:0] p_read_7_reg_2310_pp0_iter6_reg;
reg  signed [15:0] p_read_7_reg_2310_pp0_iter7_reg;
reg  signed [15:0] p_read_8_reg_2316;
reg  signed [15:0] p_read_8_reg_2316_pp0_iter1_reg;
reg  signed [15:0] p_read_8_reg_2316_pp0_iter2_reg;
reg  signed [15:0] p_read_8_reg_2316_pp0_iter3_reg;
reg  signed [15:0] p_read_8_reg_2316_pp0_iter4_reg;
reg  signed [15:0] p_read_8_reg_2316_pp0_iter5_reg;
reg  signed [15:0] p_read_8_reg_2316_pp0_iter6_reg;
reg  signed [15:0] p_read_8_reg_2316_pp0_iter7_reg;
reg  signed [15:0] p_read_9_reg_2322;
reg  signed [15:0] p_read_9_reg_2322_pp0_iter1_reg;
reg  signed [15:0] p_read_9_reg_2322_pp0_iter2_reg;
reg  signed [15:0] p_read_9_reg_2322_pp0_iter3_reg;
reg  signed [15:0] p_read_9_reg_2322_pp0_iter4_reg;
reg  signed [15:0] p_read_9_reg_2322_pp0_iter5_reg;
reg  signed [15:0] p_read_9_reg_2322_pp0_iter6_reg;
reg  signed [15:0] p_read_9_reg_2322_pp0_iter7_reg;
reg  signed [15:0] p_read_10_reg_2328;
reg  signed [15:0] p_read_10_reg_2328_pp0_iter1_reg;
reg  signed [15:0] p_read_10_reg_2328_pp0_iter2_reg;
reg  signed [15:0] p_read_10_reg_2328_pp0_iter3_reg;
reg  signed [15:0] p_read_10_reg_2328_pp0_iter4_reg;
reg  signed [15:0] p_read_10_reg_2328_pp0_iter5_reg;
reg  signed [15:0] p_read_10_reg_2328_pp0_iter6_reg;
reg  signed [15:0] p_read_10_reg_2328_pp0_iter7_reg;
reg  signed [15:0] p_read_11_reg_2334;
reg  signed [15:0] p_read_11_reg_2334_pp0_iter1_reg;
reg  signed [15:0] p_read_11_reg_2334_pp0_iter2_reg;
reg  signed [15:0] p_read_11_reg_2334_pp0_iter3_reg;
reg  signed [15:0] p_read_11_reg_2334_pp0_iter4_reg;
reg  signed [15:0] p_read_11_reg_2334_pp0_iter5_reg;
reg  signed [15:0] p_read_11_reg_2334_pp0_iter6_reg;
reg  signed [15:0] p_read_11_reg_2334_pp0_iter7_reg;
reg  signed [15:0] p_read_12_reg_2340;
reg  signed [15:0] p_read_12_reg_2340_pp0_iter1_reg;
reg  signed [15:0] p_read_12_reg_2340_pp0_iter2_reg;
reg  signed [15:0] p_read_12_reg_2340_pp0_iter3_reg;
reg  signed [15:0] p_read_12_reg_2340_pp0_iter4_reg;
reg  signed [15:0] p_read_12_reg_2340_pp0_iter5_reg;
reg  signed [15:0] p_read_12_reg_2340_pp0_iter6_reg;
reg  signed [15:0] p_read_12_reg_2340_pp0_iter7_reg;
reg  signed [15:0] p_read_13_reg_2346;
reg  signed [15:0] p_read_13_reg_2346_pp0_iter1_reg;
reg  signed [15:0] p_read_13_reg_2346_pp0_iter2_reg;
reg  signed [15:0] p_read_13_reg_2346_pp0_iter3_reg;
reg  signed [15:0] p_read_13_reg_2346_pp0_iter4_reg;
reg  signed [15:0] p_read_13_reg_2346_pp0_iter5_reg;
reg  signed [15:0] p_read_13_reg_2346_pp0_iter6_reg;
reg  signed [15:0] p_read_13_reg_2346_pp0_iter7_reg;
reg  signed [15:0] p_read_14_reg_2352;
reg  signed [15:0] p_read_14_reg_2352_pp0_iter1_reg;
reg  signed [15:0] p_read_14_reg_2352_pp0_iter2_reg;
reg  signed [15:0] p_read_14_reg_2352_pp0_iter3_reg;
reg  signed [15:0] p_read_14_reg_2352_pp0_iter4_reg;
reg  signed [15:0] p_read_14_reg_2352_pp0_iter5_reg;
reg  signed [15:0] p_read_14_reg_2352_pp0_iter6_reg;
reg  signed [15:0] p_read_14_reg_2352_pp0_iter7_reg;
reg  signed [15:0] p_read_15_reg_2358;
reg  signed [15:0] p_read_15_reg_2358_pp0_iter1_reg;
reg  signed [15:0] p_read_15_reg_2358_pp0_iter2_reg;
reg  signed [15:0] p_read_15_reg_2358_pp0_iter3_reg;
reg  signed [15:0] p_read_15_reg_2358_pp0_iter4_reg;
reg  signed [15:0] p_read_15_reg_2358_pp0_iter5_reg;
reg  signed [15:0] p_read_15_reg_2358_pp0_iter6_reg;
reg  signed [15:0] p_read_15_reg_2358_pp0_iter7_reg;
reg  signed [15:0] p_read16_reg_2364;
reg  signed [15:0] p_read16_reg_2364_pp0_iter1_reg;
reg  signed [15:0] p_read16_reg_2364_pp0_iter2_reg;
reg  signed [15:0] p_read16_reg_2364_pp0_iter3_reg;
reg  signed [15:0] p_read16_reg_2364_pp0_iter4_reg;
reg  signed [15:0] p_read16_reg_2364_pp0_iter5_reg;
reg  signed [15:0] p_read16_reg_2364_pp0_iter6_reg;
reg  signed [15:0] p_read16_reg_2364_pp0_iter7_reg;
wire   [0:0] icmp_ln1549_fu_380_p2;
reg   [0:0] icmp_ln1549_reg_2370;
wire   [0:0] icmp_ln1549_1_fu_386_p2;
reg   [0:0] icmp_ln1549_1_reg_2375;
wire   [0:0] icmp_ln1549_3_fu_392_p2;
reg   [0:0] icmp_ln1549_3_reg_2380;
wire   [0:0] icmp_ln1549_4_fu_398_p2;
reg   [0:0] icmp_ln1549_4_reg_2385;
wire   [0:0] icmp_ln1549_7_fu_404_p2;
reg   [0:0] icmp_ln1549_7_reg_2390;
wire   [0:0] icmp_ln1549_8_fu_410_p2;
reg   [0:0] icmp_ln1549_8_reg_2395;
wire   [0:0] icmp_ln1549_10_fu_416_p2;
reg   [0:0] icmp_ln1549_10_reg_2400;
wire   [0:0] icmp_ln1549_11_fu_422_p2;
reg   [0:0] icmp_ln1549_11_reg_2405;
wire   [15:0] select_ln65_fu_433_p3;
reg   [15:0] select_ln65_reg_2410;
reg   [15:0] select_ln65_reg_2410_pp0_iter2_reg;
wire   [15:0] select_ln65_1_fu_444_p3;
reg   [15:0] select_ln65_1_reg_2416;
reg   [15:0] select_ln65_1_reg_2416_pp0_iter2_reg;
wire   [15:0] select_ln65_3_fu_455_p3;
reg   [15:0] select_ln65_3_reg_2422;
reg   [15:0] select_ln65_3_reg_2422_pp0_iter2_reg;
wire   [15:0] select_ln65_4_fu_466_p3;
reg   [15:0] select_ln65_4_reg_2428;
reg   [15:0] select_ln65_4_reg_2428_pp0_iter2_reg;
wire   [15:0] select_ln65_7_fu_477_p3;
reg   [15:0] select_ln65_7_reg_2434;
reg   [15:0] select_ln65_7_reg_2434_pp0_iter2_reg;
wire   [15:0] select_ln65_8_fu_488_p3;
reg   [15:0] select_ln65_8_reg_2440;
reg   [15:0] select_ln65_8_reg_2440_pp0_iter2_reg;
wire   [15:0] select_ln65_10_fu_499_p3;
reg   [15:0] select_ln65_10_reg_2446;
reg   [15:0] select_ln65_10_reg_2446_pp0_iter2_reg;
wire   [15:0] select_ln65_11_fu_510_p3;
reg   [15:0] select_ln65_11_reg_2452;
reg   [15:0] select_ln65_11_reg_2452_pp0_iter2_reg;
wire   [0:0] icmp_ln1549_2_fu_516_p2;
reg   [0:0] icmp_ln1549_2_reg_2458;
wire   [0:0] icmp_ln1549_5_fu_520_p2;
reg   [0:0] icmp_ln1549_5_reg_2463;
wire   [0:0] icmp_ln1549_9_fu_524_p2;
reg   [0:0] icmp_ln1549_9_reg_2468;
wire   [0:0] icmp_ln1549_12_fu_528_p2;
reg   [0:0] icmp_ln1549_12_reg_2473;
wire   [15:0] select_ln65_2_fu_537_p3;
reg   [15:0] select_ln65_2_reg_2478;
reg   [15:0] select_ln65_2_reg_2478_pp0_iter4_reg;
wire   [15:0] select_ln65_5_fu_548_p3;
reg   [15:0] select_ln65_5_reg_2484;
reg   [15:0] select_ln65_5_reg_2484_pp0_iter4_reg;
wire   [15:0] select_ln65_9_fu_559_p3;
reg   [15:0] select_ln65_9_reg_2490;
reg   [15:0] select_ln65_9_reg_2490_pp0_iter4_reg;
wire   [15:0] select_ln65_12_fu_570_p3;
reg   [15:0] select_ln65_12_reg_2496;
reg   [15:0] select_ln65_12_reg_2496_pp0_iter4_reg;
wire   [0:0] icmp_ln1549_6_fu_576_p2;
reg   [0:0] icmp_ln1549_6_reg_2502;
wire   [0:0] icmp_ln1549_13_fu_580_p2;
reg   [0:0] icmp_ln1549_13_reg_2507;
wire   [15:0] select_ln65_6_fu_589_p3;
reg   [15:0] select_ln65_6_reg_2512;
reg   [15:0] select_ln65_6_reg_2512_pp0_iter6_reg;
wire   [15:0] select_ln65_13_fu_600_p3;
reg   [15:0] select_ln65_13_reg_2518;
reg   [15:0] select_ln65_13_reg_2518_pp0_iter6_reg;
wire   [0:0] icmp_ln1549_14_fu_606_p2;
reg   [0:0] icmp_ln1549_14_reg_2524;
wire   [15:0] x_max_V_fu_615_p3;
reg   [15:0] x_max_V_reg_2529;
wire   [9:0] y_fu_1330_p3;
reg   [9:0] y_reg_2534;
reg   [9:0] y_reg_2534_pp0_iter9_reg;
wire   [9:0] y_1_fu_1356_p3;
reg   [9:0] y_1_reg_2539;
reg   [9:0] y_1_reg_2539_pp0_iter9_reg;
wire   [9:0] y_2_fu_1382_p3;
reg   [9:0] y_2_reg_2544;
reg   [9:0] y_2_reg_2544_pp0_iter9_reg;
reg   [9:0] y_2_reg_2544_pp0_iter10_reg;
wire   [9:0] y_3_fu_1408_p3;
reg   [9:0] y_3_reg_2549;
reg   [9:0] y_3_reg_2549_pp0_iter9_reg;
reg   [9:0] y_3_reg_2549_pp0_iter10_reg;
wire   [9:0] y_4_fu_1434_p3;
reg   [9:0] y_4_reg_2554;
reg   [9:0] y_4_reg_2554_pp0_iter9_reg;
reg   [9:0] y_4_reg_2554_pp0_iter10_reg;
wire   [9:0] y_5_fu_1460_p3;
reg   [9:0] y_5_reg_2559;
reg   [9:0] y_5_reg_2559_pp0_iter9_reg;
reg   [9:0] y_5_reg_2559_pp0_iter10_reg;
wire   [9:0] y_6_fu_1486_p3;
reg   [9:0] y_6_reg_2564;
reg   [9:0] y_6_reg_2564_pp0_iter9_reg;
wire   [9:0] y_7_fu_1512_p3;
reg   [9:0] y_7_reg_2569;
reg   [9:0] y_7_reg_2569_pp0_iter9_reg;
wire   [9:0] y_8_fu_1538_p3;
reg   [9:0] y_8_reg_2574;
reg   [9:0] y_8_reg_2574_pp0_iter9_reg;
wire   [9:0] y_9_fu_1564_p3;
reg   [9:0] y_9_reg_2579;
reg   [9:0] y_9_reg_2579_pp0_iter9_reg;
wire   [9:0] y_10_fu_1590_p3;
reg   [9:0] y_10_reg_2584;
wire   [9:0] y_11_fu_1616_p3;
reg   [9:0] y_11_reg_2589;
wire   [9:0] y_12_fu_1642_p3;
reg   [9:0] y_12_reg_2594;
reg   [9:0] y_12_reg_2594_pp0_iter9_reg;
wire   [9:0] y_13_fu_1668_p3;
reg   [9:0] y_13_reg_2599;
reg   [9:0] y_13_reg_2599_pp0_iter9_reg;
wire   [9:0] y_14_fu_1694_p3;
reg   [9:0] y_14_reg_2604;
reg   [9:0] y_14_reg_2604_pp0_iter9_reg;
wire   [9:0] y_15_fu_1720_p3;
reg   [9:0] y_15_reg_2609;
reg   [9:0] y_15_reg_2609_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_10_reg_2654;
reg  signed [17:0] exp_res_V_10_reg_2654_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_10_reg_2654_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_10_reg_2654_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_10_reg_2654_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_10_reg_2654_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_10_reg_2654_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_11_reg_2660;
reg  signed [17:0] exp_res_V_11_reg_2660_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_11_reg_2660_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_11_reg_2660_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_11_reg_2660_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_11_reg_2660_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_11_reg_2660_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_0_reg_2686;
reg  signed [17:0] exp_res_V_0_reg_2686_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_0_reg_2686_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_0_reg_2686_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_0_reg_2686_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_0_reg_2686_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_1_reg_2692;
reg  signed [17:0] exp_res_V_1_reg_2692_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_1_reg_2692_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_1_reg_2692_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_1_reg_2692_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_1_reg_2692_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_6_reg_2718;
reg  signed [17:0] exp_res_V_6_reg_2718_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_6_reg_2718_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_6_reg_2718_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_6_reg_2718_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_6_reg_2718_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_7_reg_2724;
reg  signed [17:0] exp_res_V_7_reg_2724_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_7_reg_2724_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_7_reg_2724_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_7_reg_2724_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_7_reg_2724_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_8_reg_2730;
reg  signed [17:0] exp_res_V_8_reg_2730_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_8_reg_2730_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_8_reg_2730_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_8_reg_2730_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_8_reg_2730_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_9_reg_2736;
reg  signed [17:0] exp_res_V_9_reg_2736_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_9_reg_2736_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_9_reg_2736_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_9_reg_2736_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_9_reg_2736_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_12_reg_2742;
reg  signed [17:0] exp_res_V_12_reg_2742_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_12_reg_2742_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_12_reg_2742_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_12_reg_2742_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_12_reg_2742_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_13_reg_2748;
reg  signed [17:0] exp_res_V_13_reg_2748_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_13_reg_2748_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_13_reg_2748_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_13_reg_2748_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_13_reg_2748_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_14_reg_2754;
reg  signed [17:0] exp_res_V_14_reg_2754_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_14_reg_2754_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_14_reg_2754_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_14_reg_2754_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_14_reg_2754_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_15_reg_2760;
reg  signed [17:0] exp_res_V_15_reg_2760_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_15_reg_2760_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_15_reg_2760_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_15_reg_2760_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_15_reg_2760_pp0_iter16_reg;
wire   [17:0] add_ln712_11_fu_1792_p2;
reg   [17:0] add_ln712_11_reg_2766;
reg  signed [17:0] exp_res_V_2_reg_2771;
reg  signed [17:0] exp_res_V_2_reg_2771_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_2_reg_2771_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_2_reg_2771_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_2_reg_2771_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_3_reg_2777;
reg  signed [17:0] exp_res_V_3_reg_2777_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_3_reg_2777_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_3_reg_2777_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_3_reg_2777_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_4_reg_2783;
reg  signed [17:0] exp_res_V_4_reg_2783_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_4_reg_2783_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_4_reg_2783_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_4_reg_2783_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_5_reg_2789;
reg  signed [17:0] exp_res_V_5_reg_2789_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_5_reg_2789_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_5_reg_2789_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_5_reg_2789_pp0_iter16_reg;
wire   [17:0] add_ln712_1_fu_1796_p2;
reg   [17:0] add_ln712_1_reg_2795;
wire   [17:0] add_ln712_4_fu_1800_p2;
reg   [17:0] add_ln712_4_reg_2800;
wire   [17:0] add_ln712_7_fu_1804_p2;
reg   [17:0] add_ln712_7_reg_2805;
wire   [17:0] add_ln712_8_fu_1808_p2;
reg   [17:0] add_ln712_8_reg_2810;
wire   [17:0] add_ln712_12_fu_1816_p2;
reg   [17:0] add_ln712_12_reg_2815;
wire   [17:0] add_ln712_2_fu_1825_p2;
reg   [17:0] add_ln712_2_reg_2820;
wire   [17:0] add_ln712_5_fu_1834_p2;
reg   [17:0] add_ln712_5_reg_2825;
wire   [17:0] add_ln712_13_fu_1843_p2;
reg   [17:0] add_ln712_13_reg_2830;
reg   [9:0] y_16_reg_2835;
reg   [17:0] inv_exp_sum_V_reg_2845;
wire  signed [29:0] sext_ln1171_fu_1871_p1;
wire   [63:0] zext_ln255_10_fu_1728_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln255_11_fu_1732_p1;
wire   [63:0] zext_ln255_fu_1736_p1;
wire   [63:0] zext_ln255_1_fu_1740_p1;
wire   [63:0] zext_ln255_6_fu_1744_p1;
wire   [63:0] zext_ln255_7_fu_1748_p1;
wire   [63:0] zext_ln255_8_fu_1752_p1;
wire   [63:0] zext_ln255_9_fu_1756_p1;
wire   [63:0] zext_ln255_12_fu_1760_p1;
wire   [63:0] zext_ln255_13_fu_1764_p1;
wire   [63:0] zext_ln255_14_fu_1768_p1;
wire   [63:0] zext_ln255_15_fu_1772_p1;
wire   [63:0] zext_ln255_2_fu_1776_p1;
wire   [63:0] zext_ln255_3_fu_1780_p1;
wire   [63:0] zext_ln255_4_fu_1784_p1;
wire   [63:0] zext_ln255_5_fu_1788_p1;
wire   [63:0] zext_ln265_fu_1867_p1;
wire  signed [15:0] icmp_ln1549_fu_380_p0;
wire  signed [15:0] icmp_ln1549_fu_380_p1;
wire  signed [15:0] icmp_ln1549_1_fu_386_p0;
wire  signed [15:0] icmp_ln1549_1_fu_386_p1;
wire  signed [15:0] icmp_ln1549_3_fu_392_p0;
wire  signed [15:0] icmp_ln1549_3_fu_392_p1;
wire  signed [15:0] icmp_ln1549_4_fu_398_p0;
wire  signed [15:0] icmp_ln1549_4_fu_398_p1;
wire  signed [15:0] icmp_ln1549_7_fu_404_p0;
wire  signed [15:0] icmp_ln1549_7_fu_404_p1;
wire  signed [15:0] icmp_ln1549_8_fu_410_p0;
wire  signed [15:0] icmp_ln1549_8_fu_410_p1;
wire  signed [15:0] icmp_ln1549_10_fu_416_p0;
wire  signed [15:0] icmp_ln1549_10_fu_416_p1;
wire  signed [15:0] icmp_ln1549_11_fu_422_p0;
wire  signed [15:0] icmp_ln1549_11_fu_422_p1;
wire   [0:0] xor_ln1549_fu_428_p2;
wire   [0:0] xor_ln1549_1_fu_439_p2;
wire   [0:0] xor_ln1549_3_fu_450_p2;
wire   [0:0] xor_ln1549_4_fu_461_p2;
wire   [0:0] xor_ln1549_7_fu_472_p2;
wire   [0:0] xor_ln1549_8_fu_483_p2;
wire   [0:0] xor_ln1549_10_fu_494_p2;
wire   [0:0] xor_ln1549_11_fu_505_p2;
wire   [0:0] xor_ln1549_2_fu_532_p2;
wire   [0:0] xor_ln1549_5_fu_543_p2;
wire   [0:0] xor_ln1549_9_fu_554_p2;
wire   [0:0] xor_ln1549_12_fu_565_p2;
wire   [0:0] xor_ln1549_6_fu_584_p2;
wire   [0:0] xor_ln1549_13_fu_595_p2;
wire   [0:0] xor_ln1549_14_fu_610_p2;
wire  signed [16:0] sext_ln1246_fu_621_p1;
wire  signed [16:0] sext_ln1246_1_fu_624_p1;
wire   [16:0] ret_V_fu_627_p2;
wire   [0:0] p_Result_17_fu_633_p3;
wire   [0:0] p_Result_18_fu_641_p3;
wire   [0:0] xor_ln794_fu_649_p2;
wire  signed [16:0] sext_ln1246_2_fu_667_p1;
wire   [16:0] ret_V_1_fu_670_p2;
wire   [0:0] p_Result_19_fu_676_p3;
wire   [0:0] p_Result_20_fu_684_p3;
wire   [0:0] xor_ln794_1_fu_692_p2;
wire  signed [16:0] sext_ln1246_3_fu_710_p1;
wire   [16:0] ret_V_2_fu_713_p2;
wire   [0:0] p_Result_21_fu_719_p3;
wire   [0:0] p_Result_22_fu_727_p3;
wire   [0:0] xor_ln794_2_fu_735_p2;
wire  signed [16:0] sext_ln1246_4_fu_753_p1;
wire   [16:0] ret_V_3_fu_756_p2;
wire   [0:0] p_Result_23_fu_762_p3;
wire   [0:0] p_Result_24_fu_770_p3;
wire   [0:0] xor_ln794_3_fu_778_p2;
wire  signed [16:0] sext_ln1246_5_fu_796_p1;
wire   [16:0] ret_V_4_fu_799_p2;
wire   [0:0] p_Result_25_fu_805_p3;
wire   [0:0] p_Result_26_fu_813_p3;
wire   [0:0] xor_ln794_4_fu_821_p2;
wire  signed [16:0] sext_ln1246_6_fu_839_p1;
wire   [16:0] ret_V_5_fu_842_p2;
wire   [0:0] p_Result_27_fu_848_p3;
wire   [0:0] p_Result_28_fu_856_p3;
wire   [0:0] xor_ln794_5_fu_864_p2;
wire  signed [16:0] sext_ln1246_7_fu_882_p1;
wire   [16:0] ret_V_6_fu_885_p2;
wire   [0:0] p_Result_29_fu_891_p3;
wire   [0:0] p_Result_30_fu_899_p3;
wire   [0:0] xor_ln794_6_fu_907_p2;
wire  signed [16:0] sext_ln1246_8_fu_925_p1;
wire   [16:0] ret_V_7_fu_928_p2;
wire   [0:0] p_Result_31_fu_934_p3;
wire   [0:0] p_Result_32_fu_942_p3;
wire   [0:0] xor_ln794_7_fu_950_p2;
wire  signed [16:0] sext_ln1246_9_fu_968_p1;
wire   [16:0] ret_V_8_fu_971_p2;
wire   [0:0] p_Result_33_fu_977_p3;
wire   [0:0] p_Result_34_fu_985_p3;
wire   [0:0] xor_ln794_8_fu_993_p2;
wire  signed [16:0] sext_ln1246_10_fu_1011_p1;
wire   [16:0] ret_V_9_fu_1014_p2;
wire   [0:0] p_Result_35_fu_1020_p3;
wire   [0:0] p_Result_36_fu_1028_p3;
wire   [0:0] xor_ln794_9_fu_1036_p2;
wire  signed [16:0] sext_ln1246_11_fu_1054_p1;
wire   [16:0] ret_V_10_fu_1057_p2;
wire   [0:0] p_Result_37_fu_1063_p3;
wire   [0:0] p_Result_38_fu_1071_p3;
wire   [0:0] xor_ln794_10_fu_1079_p2;
wire  signed [16:0] sext_ln1246_12_fu_1097_p1;
wire   [16:0] ret_V_11_fu_1100_p2;
wire   [0:0] p_Result_39_fu_1106_p3;
wire   [0:0] p_Result_40_fu_1114_p3;
wire   [0:0] xor_ln794_11_fu_1122_p2;
wire  signed [16:0] sext_ln1246_13_fu_1140_p1;
wire   [16:0] ret_V_12_fu_1143_p2;
wire   [0:0] p_Result_41_fu_1149_p3;
wire   [0:0] p_Result_42_fu_1157_p3;
wire   [0:0] xor_ln794_12_fu_1165_p2;
wire  signed [16:0] sext_ln1246_14_fu_1183_p1;
wire   [16:0] ret_V_13_fu_1186_p2;
wire   [0:0] p_Result_43_fu_1192_p3;
wire   [0:0] p_Result_44_fu_1200_p3;
wire   [0:0] xor_ln794_13_fu_1208_p2;
wire  signed [16:0] sext_ln1246_15_fu_1226_p1;
wire   [16:0] ret_V_14_fu_1229_p2;
wire   [0:0] p_Result_45_fu_1235_p3;
wire   [0:0] p_Result_46_fu_1243_p3;
wire   [0:0] xor_ln794_14_fu_1251_p2;
wire  signed [16:0] sext_ln1246_16_fu_1269_p1;
wire   [16:0] ret_V_15_fu_1272_p2;
wire   [0:0] p_Result_47_fu_1278_p3;
wire   [0:0] p_Result_48_fu_1286_p3;
wire   [0:0] xor_ln794_15_fu_1294_p2;
wire   [0:0] overflow_fu_655_p2;
wire   [0:0] xor_ln340_fu_661_p2;
wire   [9:0] select_ln384_fu_1312_p3;
wire   [9:0] tmp_2_fu_1320_p4;
wire   [0:0] overflow_1_fu_698_p2;
wire   [0:0] xor_ln340_1_fu_704_p2;
wire   [9:0] select_ln384_1_fu_1338_p3;
wire   [9:0] tmp_3_fu_1346_p4;
wire   [0:0] overflow_2_fu_741_p2;
wire   [0:0] xor_ln340_2_fu_747_p2;
wire   [9:0] select_ln384_2_fu_1364_p3;
wire   [9:0] tmp_4_fu_1372_p4;
wire   [0:0] overflow_3_fu_784_p2;
wire   [0:0] xor_ln340_3_fu_790_p2;
wire   [9:0] select_ln384_3_fu_1390_p3;
wire   [9:0] tmp_5_fu_1398_p4;
wire   [0:0] overflow_4_fu_827_p2;
wire   [0:0] xor_ln340_4_fu_833_p2;
wire   [9:0] select_ln384_4_fu_1416_p3;
wire   [9:0] tmp_6_fu_1424_p4;
wire   [0:0] overflow_5_fu_870_p2;
wire   [0:0] xor_ln340_5_fu_876_p2;
wire   [9:0] select_ln384_5_fu_1442_p3;
wire   [9:0] tmp_7_fu_1450_p4;
wire   [0:0] overflow_6_fu_913_p2;
wire   [0:0] xor_ln340_6_fu_919_p2;
wire   [9:0] select_ln384_6_fu_1468_p3;
wire   [9:0] tmp_8_fu_1476_p4;
wire   [0:0] overflow_7_fu_956_p2;
wire   [0:0] xor_ln340_7_fu_962_p2;
wire   [9:0] select_ln384_7_fu_1494_p3;
wire   [9:0] tmp_9_fu_1502_p4;
wire   [0:0] overflow_8_fu_999_p2;
wire   [0:0] xor_ln340_8_fu_1005_p2;
wire   [9:0] select_ln384_8_fu_1520_p3;
wire   [9:0] tmp_s_fu_1528_p4;
wire   [0:0] overflow_9_fu_1042_p2;
wire   [0:0] xor_ln340_9_fu_1048_p2;
wire   [9:0] select_ln384_9_fu_1546_p3;
wire   [9:0] tmp_1_fu_1554_p4;
wire   [0:0] overflow_10_fu_1085_p2;
wire   [0:0] xor_ln340_10_fu_1091_p2;
wire   [9:0] select_ln384_10_fu_1572_p3;
wire   [9:0] tmp_10_fu_1580_p4;
wire   [0:0] overflow_11_fu_1128_p2;
wire   [0:0] xor_ln340_11_fu_1134_p2;
wire   [9:0] select_ln384_11_fu_1598_p3;
wire   [9:0] tmp_11_fu_1606_p4;
wire   [0:0] overflow_12_fu_1171_p2;
wire   [0:0] xor_ln340_12_fu_1177_p2;
wire   [9:0] select_ln384_12_fu_1624_p3;
wire   [9:0] tmp_12_fu_1632_p4;
wire   [0:0] overflow_13_fu_1214_p2;
wire   [0:0] xor_ln340_13_fu_1220_p2;
wire   [9:0] select_ln384_13_fu_1650_p3;
wire   [9:0] tmp_13_fu_1658_p4;
wire   [0:0] overflow_14_fu_1257_p2;
wire   [0:0] xor_ln340_14_fu_1263_p2;
wire   [9:0] select_ln384_14_fu_1676_p3;
wire   [9:0] tmp_14_fu_1684_p4;
wire   [0:0] overflow_15_fu_1300_p2;
wire   [0:0] xor_ln340_15_fu_1306_p2;
wire   [9:0] select_ln384_15_fu_1702_p3;
wire   [9:0] tmp_15_fu_1710_p4;
wire   [17:0] add_ln712_10_fu_1812_p2;
wire   [17:0] add_ln712_fu_1821_p2;
wire   [17:0] add_ln712_3_fu_1830_p2;
wire   [17:0] add_ln712_9_fu_1839_p2;
wire   [17:0] add_ln712_6_fu_1848_p2;
wire   [17:0] exp_sum_V_fu_1852_p2;
wire  signed [29:0] grp_fu_2162_p2;
wire  signed [29:0] grp_fu_2169_p2;
wire  signed [29:0] grp_fu_2176_p2;
wire  signed [29:0] grp_fu_2183_p2;
wire  signed [29:0] grp_fu_2190_p2;
wire  signed [29:0] grp_fu_2197_p2;
wire  signed [29:0] grp_fu_2204_p2;
wire  signed [29:0] grp_fu_2211_p2;
wire  signed [29:0] grp_fu_2218_p2;
wire  signed [29:0] grp_fu_2225_p2;
wire  signed [29:0] grp_fu_2232_p2;
wire  signed [29:0] grp_fu_2239_p2;
wire  signed [29:0] grp_fu_2246_p2;
wire  signed [29:0] grp_fu_2253_p2;
wire  signed [29:0] grp_fu_2260_p2;
wire  signed [29:0] grp_fu_2267_p2;
wire  signed [17:0] grp_fu_2162_p0;
wire  signed [17:0] grp_fu_2169_p0;
wire  signed [17:0] grp_fu_2176_p0;
wire  signed [17:0] grp_fu_2183_p0;
wire  signed [17:0] grp_fu_2190_p0;
wire  signed [17:0] grp_fu_2197_p0;
wire  signed [17:0] grp_fu_2204_p0;
wire  signed [17:0] grp_fu_2211_p0;
wire  signed [17:0] grp_fu_2218_p0;
wire  signed [17:0] grp_fu_2225_p0;
wire  signed [17:0] grp_fu_2232_p0;
wire  signed [17:0] grp_fu_2239_p1;
wire  signed [17:0] grp_fu_2246_p1;
wire  signed [17:0] grp_fu_2253_p1;
wire  signed [17:0] grp_fu_2260_p1;
wire  signed [17:0] grp_fu_2267_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to19;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
end

myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table_address0),
    .ce0(exp_table_ce0),
    .q0(exp_table_q0),
    .address1(exp_table_address1),
    .ce1(exp_table_ce1),
    .q1(exp_table_q1),
    .address2(exp_table_address2),
    .ce2(exp_table_ce2),
    .q2(exp_table_q2),
    .address3(exp_table_address3),
    .ce3(exp_table_ce3),
    .q3(exp_table_q3),
    .address4(exp_table_address4),
    .ce4(exp_table_ce4),
    .q4(exp_table_q4),
    .address5(exp_table_address5),
    .ce5(exp_table_ce5),
    .q5(exp_table_q5),
    .address6(exp_table_address6),
    .ce6(exp_table_ce6),
    .q6(exp_table_q6),
    .address7(exp_table_address7),
    .ce7(exp_table_ce7),
    .q7(exp_table_q7),
    .address8(exp_table_address8),
    .ce8(exp_table_ce8),
    .q8(exp_table_q8),
    .address9(exp_table_address9),
    .ce9(exp_table_ce9),
    .q9(exp_table_q9),
    .address10(exp_table_address10),
    .ce10(exp_table_ce10),
    .q10(exp_table_q10),
    .address11(exp_table_address11),
    .ce11(exp_table_ce11),
    .q11(exp_table_q11),
    .address12(exp_table_address12),
    .ce12(exp_table_ce12),
    .q12(exp_table_q12),
    .address13(exp_table_address13),
    .ce13(exp_table_ce13),
    .q13(exp_table_q13),
    .address14(exp_table_address14),
    .ce14(exp_table_ce14),
    .q14(exp_table_q14),
    .address15(exp_table_address15),
    .ce15(exp_table_ce15),
    .q15(exp_table_q15)
);

myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table_address0),
    .ce0(invert_table_ce0),
    .q0(invert_table_q0)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2162_p0),
    .din1(exp_res_V_0_reg_2686_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2162_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2169_p0),
    .din1(exp_res_V_1_reg_2692_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2169_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2176_p0),
    .din1(exp_res_V_2_reg_2771_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2176_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2183_p0),
    .din1(exp_res_V_3_reg_2777_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2183_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2190_p0),
    .din1(exp_res_V_4_reg_2783_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2190_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2197_p0),
    .din1(exp_res_V_5_reg_2789_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2197_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2204_p0),
    .din1(exp_res_V_6_reg_2718_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2204_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2211_p0),
    .din1(exp_res_V_7_reg_2724_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2211_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2218_p0),
    .din1(exp_res_V_8_reg_2730_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2218_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2225_p0),
    .din1(exp_res_V_9_reg_2736_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2225_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2232_p0),
    .din1(exp_res_V_10_reg_2654_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_2232_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_V_11_reg_2660_pp0_iter16_reg),
    .din1(grp_fu_2239_p1),
    .ce(1'b1),
    .dout(grp_fu_2239_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_V_12_reg_2742_pp0_iter16_reg),
    .din1(grp_fu_2246_p1),
    .ce(1'b1),
    .dout(grp_fu_2246_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_V_13_reg_2748_pp0_iter16_reg),
    .din1(grp_fu_2253_p1),
    .ce(1'b1),
    .dout(grp_fu_2253_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_V_14_reg_2754_pp0_iter16_reg),
    .din1(grp_fu_2260_p1),
    .ce(1'b1),
    .dout(grp_fu_2260_p2)
);

myproject_mul_mul_18s_18s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_mul_18s_18s_30_4_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_V_15_reg_2760_pp0_iter16_reg),
    .din1(grp_fu_2267_p1),
    .ce(1'b1),
    .dout(grp_fu_2267_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln712_11_reg_2766 <= add_ln712_11_fu_1792_p2;
        add_ln712_12_reg_2815 <= add_ln712_12_fu_1816_p2;
        add_ln712_13_reg_2830 <= add_ln712_13_fu_1843_p2;
        add_ln712_1_reg_2795 <= add_ln712_1_fu_1796_p2;
        add_ln712_2_reg_2820 <= add_ln712_2_fu_1825_p2;
        add_ln712_4_reg_2800 <= add_ln712_4_fu_1800_p2;
        add_ln712_5_reg_2825 <= add_ln712_5_fu_1834_p2;
        add_ln712_7_reg_2805 <= add_ln712_7_fu_1804_p2;
        add_ln712_8_reg_2810 <= add_ln712_8_fu_1808_p2;
        exp_res_V_0_reg_2686_pp0_iter12_reg <= exp_res_V_0_reg_2686;
        exp_res_V_0_reg_2686_pp0_iter13_reg <= exp_res_V_0_reg_2686_pp0_iter12_reg;
        exp_res_V_0_reg_2686_pp0_iter14_reg <= exp_res_V_0_reg_2686_pp0_iter13_reg;
        exp_res_V_0_reg_2686_pp0_iter15_reg <= exp_res_V_0_reg_2686_pp0_iter14_reg;
        exp_res_V_0_reg_2686_pp0_iter16_reg <= exp_res_V_0_reg_2686_pp0_iter15_reg;
        exp_res_V_10_reg_2654_pp0_iter11_reg <= exp_res_V_10_reg_2654;
        exp_res_V_10_reg_2654_pp0_iter12_reg <= exp_res_V_10_reg_2654_pp0_iter11_reg;
        exp_res_V_10_reg_2654_pp0_iter13_reg <= exp_res_V_10_reg_2654_pp0_iter12_reg;
        exp_res_V_10_reg_2654_pp0_iter14_reg <= exp_res_V_10_reg_2654_pp0_iter13_reg;
        exp_res_V_10_reg_2654_pp0_iter15_reg <= exp_res_V_10_reg_2654_pp0_iter14_reg;
        exp_res_V_10_reg_2654_pp0_iter16_reg <= exp_res_V_10_reg_2654_pp0_iter15_reg;
        exp_res_V_11_reg_2660_pp0_iter11_reg <= exp_res_V_11_reg_2660;
        exp_res_V_11_reg_2660_pp0_iter12_reg <= exp_res_V_11_reg_2660_pp0_iter11_reg;
        exp_res_V_11_reg_2660_pp0_iter13_reg <= exp_res_V_11_reg_2660_pp0_iter12_reg;
        exp_res_V_11_reg_2660_pp0_iter14_reg <= exp_res_V_11_reg_2660_pp0_iter13_reg;
        exp_res_V_11_reg_2660_pp0_iter15_reg <= exp_res_V_11_reg_2660_pp0_iter14_reg;
        exp_res_V_11_reg_2660_pp0_iter16_reg <= exp_res_V_11_reg_2660_pp0_iter15_reg;
        exp_res_V_12_reg_2742_pp0_iter12_reg <= exp_res_V_12_reg_2742;
        exp_res_V_12_reg_2742_pp0_iter13_reg <= exp_res_V_12_reg_2742_pp0_iter12_reg;
        exp_res_V_12_reg_2742_pp0_iter14_reg <= exp_res_V_12_reg_2742_pp0_iter13_reg;
        exp_res_V_12_reg_2742_pp0_iter15_reg <= exp_res_V_12_reg_2742_pp0_iter14_reg;
        exp_res_V_12_reg_2742_pp0_iter16_reg <= exp_res_V_12_reg_2742_pp0_iter15_reg;
        exp_res_V_13_reg_2748_pp0_iter12_reg <= exp_res_V_13_reg_2748;
        exp_res_V_13_reg_2748_pp0_iter13_reg <= exp_res_V_13_reg_2748_pp0_iter12_reg;
        exp_res_V_13_reg_2748_pp0_iter14_reg <= exp_res_V_13_reg_2748_pp0_iter13_reg;
        exp_res_V_13_reg_2748_pp0_iter15_reg <= exp_res_V_13_reg_2748_pp0_iter14_reg;
        exp_res_V_13_reg_2748_pp0_iter16_reg <= exp_res_V_13_reg_2748_pp0_iter15_reg;
        exp_res_V_14_reg_2754_pp0_iter12_reg <= exp_res_V_14_reg_2754;
        exp_res_V_14_reg_2754_pp0_iter13_reg <= exp_res_V_14_reg_2754_pp0_iter12_reg;
        exp_res_V_14_reg_2754_pp0_iter14_reg <= exp_res_V_14_reg_2754_pp0_iter13_reg;
        exp_res_V_14_reg_2754_pp0_iter15_reg <= exp_res_V_14_reg_2754_pp0_iter14_reg;
        exp_res_V_14_reg_2754_pp0_iter16_reg <= exp_res_V_14_reg_2754_pp0_iter15_reg;
        exp_res_V_15_reg_2760_pp0_iter12_reg <= exp_res_V_15_reg_2760;
        exp_res_V_15_reg_2760_pp0_iter13_reg <= exp_res_V_15_reg_2760_pp0_iter12_reg;
        exp_res_V_15_reg_2760_pp0_iter14_reg <= exp_res_V_15_reg_2760_pp0_iter13_reg;
        exp_res_V_15_reg_2760_pp0_iter15_reg <= exp_res_V_15_reg_2760_pp0_iter14_reg;
        exp_res_V_15_reg_2760_pp0_iter16_reg <= exp_res_V_15_reg_2760_pp0_iter15_reg;
        exp_res_V_1_reg_2692_pp0_iter12_reg <= exp_res_V_1_reg_2692;
        exp_res_V_1_reg_2692_pp0_iter13_reg <= exp_res_V_1_reg_2692_pp0_iter12_reg;
        exp_res_V_1_reg_2692_pp0_iter14_reg <= exp_res_V_1_reg_2692_pp0_iter13_reg;
        exp_res_V_1_reg_2692_pp0_iter15_reg <= exp_res_V_1_reg_2692_pp0_iter14_reg;
        exp_res_V_1_reg_2692_pp0_iter16_reg <= exp_res_V_1_reg_2692_pp0_iter15_reg;
        exp_res_V_2_reg_2771_pp0_iter13_reg <= exp_res_V_2_reg_2771;
        exp_res_V_2_reg_2771_pp0_iter14_reg <= exp_res_V_2_reg_2771_pp0_iter13_reg;
        exp_res_V_2_reg_2771_pp0_iter15_reg <= exp_res_V_2_reg_2771_pp0_iter14_reg;
        exp_res_V_2_reg_2771_pp0_iter16_reg <= exp_res_V_2_reg_2771_pp0_iter15_reg;
        exp_res_V_3_reg_2777_pp0_iter13_reg <= exp_res_V_3_reg_2777;
        exp_res_V_3_reg_2777_pp0_iter14_reg <= exp_res_V_3_reg_2777_pp0_iter13_reg;
        exp_res_V_3_reg_2777_pp0_iter15_reg <= exp_res_V_3_reg_2777_pp0_iter14_reg;
        exp_res_V_3_reg_2777_pp0_iter16_reg <= exp_res_V_3_reg_2777_pp0_iter15_reg;
        exp_res_V_4_reg_2783_pp0_iter13_reg <= exp_res_V_4_reg_2783;
        exp_res_V_4_reg_2783_pp0_iter14_reg <= exp_res_V_4_reg_2783_pp0_iter13_reg;
        exp_res_V_4_reg_2783_pp0_iter15_reg <= exp_res_V_4_reg_2783_pp0_iter14_reg;
        exp_res_V_4_reg_2783_pp0_iter16_reg <= exp_res_V_4_reg_2783_pp0_iter15_reg;
        exp_res_V_5_reg_2789_pp0_iter13_reg <= exp_res_V_5_reg_2789;
        exp_res_V_5_reg_2789_pp0_iter14_reg <= exp_res_V_5_reg_2789_pp0_iter13_reg;
        exp_res_V_5_reg_2789_pp0_iter15_reg <= exp_res_V_5_reg_2789_pp0_iter14_reg;
        exp_res_V_5_reg_2789_pp0_iter16_reg <= exp_res_V_5_reg_2789_pp0_iter15_reg;
        exp_res_V_6_reg_2718_pp0_iter12_reg <= exp_res_V_6_reg_2718;
        exp_res_V_6_reg_2718_pp0_iter13_reg <= exp_res_V_6_reg_2718_pp0_iter12_reg;
        exp_res_V_6_reg_2718_pp0_iter14_reg <= exp_res_V_6_reg_2718_pp0_iter13_reg;
        exp_res_V_6_reg_2718_pp0_iter15_reg <= exp_res_V_6_reg_2718_pp0_iter14_reg;
        exp_res_V_6_reg_2718_pp0_iter16_reg <= exp_res_V_6_reg_2718_pp0_iter15_reg;
        exp_res_V_7_reg_2724_pp0_iter12_reg <= exp_res_V_7_reg_2724;
        exp_res_V_7_reg_2724_pp0_iter13_reg <= exp_res_V_7_reg_2724_pp0_iter12_reg;
        exp_res_V_7_reg_2724_pp0_iter14_reg <= exp_res_V_7_reg_2724_pp0_iter13_reg;
        exp_res_V_7_reg_2724_pp0_iter15_reg <= exp_res_V_7_reg_2724_pp0_iter14_reg;
        exp_res_V_7_reg_2724_pp0_iter16_reg <= exp_res_V_7_reg_2724_pp0_iter15_reg;
        exp_res_V_8_reg_2730_pp0_iter12_reg <= exp_res_V_8_reg_2730;
        exp_res_V_8_reg_2730_pp0_iter13_reg <= exp_res_V_8_reg_2730_pp0_iter12_reg;
        exp_res_V_8_reg_2730_pp0_iter14_reg <= exp_res_V_8_reg_2730_pp0_iter13_reg;
        exp_res_V_8_reg_2730_pp0_iter15_reg <= exp_res_V_8_reg_2730_pp0_iter14_reg;
        exp_res_V_8_reg_2730_pp0_iter16_reg <= exp_res_V_8_reg_2730_pp0_iter15_reg;
        exp_res_V_9_reg_2736_pp0_iter12_reg <= exp_res_V_9_reg_2736;
        exp_res_V_9_reg_2736_pp0_iter13_reg <= exp_res_V_9_reg_2736_pp0_iter12_reg;
        exp_res_V_9_reg_2736_pp0_iter14_reg <= exp_res_V_9_reg_2736_pp0_iter13_reg;
        exp_res_V_9_reg_2736_pp0_iter15_reg <= exp_res_V_9_reg_2736_pp0_iter14_reg;
        exp_res_V_9_reg_2736_pp0_iter16_reg <= exp_res_V_9_reg_2736_pp0_iter15_reg;
        icmp_ln1549_12_reg_2473 <= icmp_ln1549_12_fu_528_p2;
        icmp_ln1549_13_reg_2507 <= icmp_ln1549_13_fu_580_p2;
        icmp_ln1549_14_reg_2524 <= icmp_ln1549_14_fu_606_p2;
        icmp_ln1549_2_reg_2458 <= icmp_ln1549_2_fu_516_p2;
        icmp_ln1549_5_reg_2463 <= icmp_ln1549_5_fu_520_p2;
        icmp_ln1549_6_reg_2502 <= icmp_ln1549_6_fu_576_p2;
        icmp_ln1549_9_reg_2468 <= icmp_ln1549_9_fu_524_p2;
        inv_exp_sum_V_reg_2845 <= invert_table_q0;
        p_read16_reg_2364_pp0_iter2_reg <= p_read16_reg_2364_pp0_iter1_reg;
        p_read16_reg_2364_pp0_iter3_reg <= p_read16_reg_2364_pp0_iter2_reg;
        p_read16_reg_2364_pp0_iter4_reg <= p_read16_reg_2364_pp0_iter3_reg;
        p_read16_reg_2364_pp0_iter5_reg <= p_read16_reg_2364_pp0_iter4_reg;
        p_read16_reg_2364_pp0_iter6_reg <= p_read16_reg_2364_pp0_iter5_reg;
        p_read16_reg_2364_pp0_iter7_reg <= p_read16_reg_2364_pp0_iter6_reg;
        p_read_10_reg_2328_pp0_iter2_reg <= p_read_10_reg_2328_pp0_iter1_reg;
        p_read_10_reg_2328_pp0_iter3_reg <= p_read_10_reg_2328_pp0_iter2_reg;
        p_read_10_reg_2328_pp0_iter4_reg <= p_read_10_reg_2328_pp0_iter3_reg;
        p_read_10_reg_2328_pp0_iter5_reg <= p_read_10_reg_2328_pp0_iter4_reg;
        p_read_10_reg_2328_pp0_iter6_reg <= p_read_10_reg_2328_pp0_iter5_reg;
        p_read_10_reg_2328_pp0_iter7_reg <= p_read_10_reg_2328_pp0_iter6_reg;
        p_read_11_reg_2334_pp0_iter2_reg <= p_read_11_reg_2334_pp0_iter1_reg;
        p_read_11_reg_2334_pp0_iter3_reg <= p_read_11_reg_2334_pp0_iter2_reg;
        p_read_11_reg_2334_pp0_iter4_reg <= p_read_11_reg_2334_pp0_iter3_reg;
        p_read_11_reg_2334_pp0_iter5_reg <= p_read_11_reg_2334_pp0_iter4_reg;
        p_read_11_reg_2334_pp0_iter6_reg <= p_read_11_reg_2334_pp0_iter5_reg;
        p_read_11_reg_2334_pp0_iter7_reg <= p_read_11_reg_2334_pp0_iter6_reg;
        p_read_12_reg_2340_pp0_iter2_reg <= p_read_12_reg_2340_pp0_iter1_reg;
        p_read_12_reg_2340_pp0_iter3_reg <= p_read_12_reg_2340_pp0_iter2_reg;
        p_read_12_reg_2340_pp0_iter4_reg <= p_read_12_reg_2340_pp0_iter3_reg;
        p_read_12_reg_2340_pp0_iter5_reg <= p_read_12_reg_2340_pp0_iter4_reg;
        p_read_12_reg_2340_pp0_iter6_reg <= p_read_12_reg_2340_pp0_iter5_reg;
        p_read_12_reg_2340_pp0_iter7_reg <= p_read_12_reg_2340_pp0_iter6_reg;
        p_read_13_reg_2346_pp0_iter2_reg <= p_read_13_reg_2346_pp0_iter1_reg;
        p_read_13_reg_2346_pp0_iter3_reg <= p_read_13_reg_2346_pp0_iter2_reg;
        p_read_13_reg_2346_pp0_iter4_reg <= p_read_13_reg_2346_pp0_iter3_reg;
        p_read_13_reg_2346_pp0_iter5_reg <= p_read_13_reg_2346_pp0_iter4_reg;
        p_read_13_reg_2346_pp0_iter6_reg <= p_read_13_reg_2346_pp0_iter5_reg;
        p_read_13_reg_2346_pp0_iter7_reg <= p_read_13_reg_2346_pp0_iter6_reg;
        p_read_14_reg_2352_pp0_iter2_reg <= p_read_14_reg_2352_pp0_iter1_reg;
        p_read_14_reg_2352_pp0_iter3_reg <= p_read_14_reg_2352_pp0_iter2_reg;
        p_read_14_reg_2352_pp0_iter4_reg <= p_read_14_reg_2352_pp0_iter3_reg;
        p_read_14_reg_2352_pp0_iter5_reg <= p_read_14_reg_2352_pp0_iter4_reg;
        p_read_14_reg_2352_pp0_iter6_reg <= p_read_14_reg_2352_pp0_iter5_reg;
        p_read_14_reg_2352_pp0_iter7_reg <= p_read_14_reg_2352_pp0_iter6_reg;
        p_read_15_reg_2358_pp0_iter2_reg <= p_read_15_reg_2358_pp0_iter1_reg;
        p_read_15_reg_2358_pp0_iter3_reg <= p_read_15_reg_2358_pp0_iter2_reg;
        p_read_15_reg_2358_pp0_iter4_reg <= p_read_15_reg_2358_pp0_iter3_reg;
        p_read_15_reg_2358_pp0_iter5_reg <= p_read_15_reg_2358_pp0_iter4_reg;
        p_read_15_reg_2358_pp0_iter6_reg <= p_read_15_reg_2358_pp0_iter5_reg;
        p_read_15_reg_2358_pp0_iter7_reg <= p_read_15_reg_2358_pp0_iter6_reg;
        p_read_1_reg_2274_pp0_iter2_reg <= p_read_1_reg_2274_pp0_iter1_reg;
        p_read_1_reg_2274_pp0_iter3_reg <= p_read_1_reg_2274_pp0_iter2_reg;
        p_read_1_reg_2274_pp0_iter4_reg <= p_read_1_reg_2274_pp0_iter3_reg;
        p_read_1_reg_2274_pp0_iter5_reg <= p_read_1_reg_2274_pp0_iter4_reg;
        p_read_1_reg_2274_pp0_iter6_reg <= p_read_1_reg_2274_pp0_iter5_reg;
        p_read_1_reg_2274_pp0_iter7_reg <= p_read_1_reg_2274_pp0_iter6_reg;
        p_read_2_reg_2280_pp0_iter2_reg <= p_read_2_reg_2280_pp0_iter1_reg;
        p_read_2_reg_2280_pp0_iter3_reg <= p_read_2_reg_2280_pp0_iter2_reg;
        p_read_2_reg_2280_pp0_iter4_reg <= p_read_2_reg_2280_pp0_iter3_reg;
        p_read_2_reg_2280_pp0_iter5_reg <= p_read_2_reg_2280_pp0_iter4_reg;
        p_read_2_reg_2280_pp0_iter6_reg <= p_read_2_reg_2280_pp0_iter5_reg;
        p_read_2_reg_2280_pp0_iter7_reg <= p_read_2_reg_2280_pp0_iter6_reg;
        p_read_3_reg_2286_pp0_iter2_reg <= p_read_3_reg_2286_pp0_iter1_reg;
        p_read_3_reg_2286_pp0_iter3_reg <= p_read_3_reg_2286_pp0_iter2_reg;
        p_read_3_reg_2286_pp0_iter4_reg <= p_read_3_reg_2286_pp0_iter3_reg;
        p_read_3_reg_2286_pp0_iter5_reg <= p_read_3_reg_2286_pp0_iter4_reg;
        p_read_3_reg_2286_pp0_iter6_reg <= p_read_3_reg_2286_pp0_iter5_reg;
        p_read_3_reg_2286_pp0_iter7_reg <= p_read_3_reg_2286_pp0_iter6_reg;
        p_read_4_reg_2292_pp0_iter2_reg <= p_read_4_reg_2292_pp0_iter1_reg;
        p_read_4_reg_2292_pp0_iter3_reg <= p_read_4_reg_2292_pp0_iter2_reg;
        p_read_4_reg_2292_pp0_iter4_reg <= p_read_4_reg_2292_pp0_iter3_reg;
        p_read_4_reg_2292_pp0_iter5_reg <= p_read_4_reg_2292_pp0_iter4_reg;
        p_read_4_reg_2292_pp0_iter6_reg <= p_read_4_reg_2292_pp0_iter5_reg;
        p_read_4_reg_2292_pp0_iter7_reg <= p_read_4_reg_2292_pp0_iter6_reg;
        p_read_5_reg_2298_pp0_iter2_reg <= p_read_5_reg_2298_pp0_iter1_reg;
        p_read_5_reg_2298_pp0_iter3_reg <= p_read_5_reg_2298_pp0_iter2_reg;
        p_read_5_reg_2298_pp0_iter4_reg <= p_read_5_reg_2298_pp0_iter3_reg;
        p_read_5_reg_2298_pp0_iter5_reg <= p_read_5_reg_2298_pp0_iter4_reg;
        p_read_5_reg_2298_pp0_iter6_reg <= p_read_5_reg_2298_pp0_iter5_reg;
        p_read_5_reg_2298_pp0_iter7_reg <= p_read_5_reg_2298_pp0_iter6_reg;
        p_read_6_reg_2304_pp0_iter2_reg <= p_read_6_reg_2304_pp0_iter1_reg;
        p_read_6_reg_2304_pp0_iter3_reg <= p_read_6_reg_2304_pp0_iter2_reg;
        p_read_6_reg_2304_pp0_iter4_reg <= p_read_6_reg_2304_pp0_iter3_reg;
        p_read_6_reg_2304_pp0_iter5_reg <= p_read_6_reg_2304_pp0_iter4_reg;
        p_read_6_reg_2304_pp0_iter6_reg <= p_read_6_reg_2304_pp0_iter5_reg;
        p_read_6_reg_2304_pp0_iter7_reg <= p_read_6_reg_2304_pp0_iter6_reg;
        p_read_7_reg_2310_pp0_iter2_reg <= p_read_7_reg_2310_pp0_iter1_reg;
        p_read_7_reg_2310_pp0_iter3_reg <= p_read_7_reg_2310_pp0_iter2_reg;
        p_read_7_reg_2310_pp0_iter4_reg <= p_read_7_reg_2310_pp0_iter3_reg;
        p_read_7_reg_2310_pp0_iter5_reg <= p_read_7_reg_2310_pp0_iter4_reg;
        p_read_7_reg_2310_pp0_iter6_reg <= p_read_7_reg_2310_pp0_iter5_reg;
        p_read_7_reg_2310_pp0_iter7_reg <= p_read_7_reg_2310_pp0_iter6_reg;
        p_read_8_reg_2316_pp0_iter2_reg <= p_read_8_reg_2316_pp0_iter1_reg;
        p_read_8_reg_2316_pp0_iter3_reg <= p_read_8_reg_2316_pp0_iter2_reg;
        p_read_8_reg_2316_pp0_iter4_reg <= p_read_8_reg_2316_pp0_iter3_reg;
        p_read_8_reg_2316_pp0_iter5_reg <= p_read_8_reg_2316_pp0_iter4_reg;
        p_read_8_reg_2316_pp0_iter6_reg <= p_read_8_reg_2316_pp0_iter5_reg;
        p_read_8_reg_2316_pp0_iter7_reg <= p_read_8_reg_2316_pp0_iter6_reg;
        p_read_9_reg_2322_pp0_iter2_reg <= p_read_9_reg_2322_pp0_iter1_reg;
        p_read_9_reg_2322_pp0_iter3_reg <= p_read_9_reg_2322_pp0_iter2_reg;
        p_read_9_reg_2322_pp0_iter4_reg <= p_read_9_reg_2322_pp0_iter3_reg;
        p_read_9_reg_2322_pp0_iter5_reg <= p_read_9_reg_2322_pp0_iter4_reg;
        p_read_9_reg_2322_pp0_iter6_reg <= p_read_9_reg_2322_pp0_iter5_reg;
        p_read_9_reg_2322_pp0_iter7_reg <= p_read_9_reg_2322_pp0_iter6_reg;
        select_ln65_10_reg_2446_pp0_iter2_reg <= select_ln65_10_reg_2446;
        select_ln65_11_reg_2452_pp0_iter2_reg <= select_ln65_11_reg_2452;
        select_ln65_12_reg_2496 <= select_ln65_12_fu_570_p3;
        select_ln65_12_reg_2496_pp0_iter4_reg <= select_ln65_12_reg_2496;
        select_ln65_13_reg_2518 <= select_ln65_13_fu_600_p3;
        select_ln65_13_reg_2518_pp0_iter6_reg <= select_ln65_13_reg_2518;
        select_ln65_1_reg_2416_pp0_iter2_reg <= select_ln65_1_reg_2416;
        select_ln65_2_reg_2478 <= select_ln65_2_fu_537_p3;
        select_ln65_2_reg_2478_pp0_iter4_reg <= select_ln65_2_reg_2478;
        select_ln65_3_reg_2422_pp0_iter2_reg <= select_ln65_3_reg_2422;
        select_ln65_4_reg_2428_pp0_iter2_reg <= select_ln65_4_reg_2428;
        select_ln65_5_reg_2484 <= select_ln65_5_fu_548_p3;
        select_ln65_5_reg_2484_pp0_iter4_reg <= select_ln65_5_reg_2484;
        select_ln65_6_reg_2512 <= select_ln65_6_fu_589_p3;
        select_ln65_6_reg_2512_pp0_iter6_reg <= select_ln65_6_reg_2512;
        select_ln65_7_reg_2434_pp0_iter2_reg <= select_ln65_7_reg_2434;
        select_ln65_8_reg_2440_pp0_iter2_reg <= select_ln65_8_reg_2440;
        select_ln65_9_reg_2490 <= select_ln65_9_fu_559_p3;
        select_ln65_9_reg_2490_pp0_iter4_reg <= select_ln65_9_reg_2490;
        select_ln65_reg_2410_pp0_iter2_reg <= select_ln65_reg_2410;
        x_max_V_reg_2529 <= x_max_V_fu_615_p3;
        y_10_reg_2584 <= y_10_fu_1590_p3;
        y_11_reg_2589 <= y_11_fu_1616_p3;
        y_12_reg_2594 <= y_12_fu_1642_p3;
        y_12_reg_2594_pp0_iter9_reg <= y_12_reg_2594;
        y_13_reg_2599 <= y_13_fu_1668_p3;
        y_13_reg_2599_pp0_iter9_reg <= y_13_reg_2599;
        y_14_reg_2604 <= y_14_fu_1694_p3;
        y_14_reg_2604_pp0_iter9_reg <= y_14_reg_2604;
        y_15_reg_2609 <= y_15_fu_1720_p3;
        y_15_reg_2609_pp0_iter9_reg <= y_15_reg_2609;
        y_16_reg_2835 <= {{exp_sum_V_fu_1852_p2[17:8]}};
        y_1_reg_2539 <= y_1_fu_1356_p3;
        y_1_reg_2539_pp0_iter9_reg <= y_1_reg_2539;
        y_2_reg_2544 <= y_2_fu_1382_p3;
        y_2_reg_2544_pp0_iter10_reg <= y_2_reg_2544_pp0_iter9_reg;
        y_2_reg_2544_pp0_iter9_reg <= y_2_reg_2544;
        y_3_reg_2549 <= y_3_fu_1408_p3;
        y_3_reg_2549_pp0_iter10_reg <= y_3_reg_2549_pp0_iter9_reg;
        y_3_reg_2549_pp0_iter9_reg <= y_3_reg_2549;
        y_4_reg_2554 <= y_4_fu_1434_p3;
        y_4_reg_2554_pp0_iter10_reg <= y_4_reg_2554_pp0_iter9_reg;
        y_4_reg_2554_pp0_iter9_reg <= y_4_reg_2554;
        y_5_reg_2559 <= y_5_fu_1460_p3;
        y_5_reg_2559_pp0_iter10_reg <= y_5_reg_2559_pp0_iter9_reg;
        y_5_reg_2559_pp0_iter9_reg <= y_5_reg_2559;
        y_6_reg_2564 <= y_6_fu_1486_p3;
        y_6_reg_2564_pp0_iter9_reg <= y_6_reg_2564;
        y_7_reg_2569 <= y_7_fu_1512_p3;
        y_7_reg_2569_pp0_iter9_reg <= y_7_reg_2569;
        y_8_reg_2574 <= y_8_fu_1538_p3;
        y_8_reg_2574_pp0_iter9_reg <= y_8_reg_2574;
        y_9_reg_2579 <= y_9_fu_1564_p3;
        y_9_reg_2579_pp0_iter9_reg <= y_9_reg_2579;
        y_reg_2534 <= y_fu_1330_p3;
        y_reg_2534_pp0_iter9_reg <= y_reg_2534;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_res_V_0_reg_2686 <= exp_table_q13;
        exp_res_V_12_reg_2742 <= exp_table_q7;
        exp_res_V_13_reg_2748 <= exp_table_q6;
        exp_res_V_14_reg_2754 <= exp_table_q5;
        exp_res_V_15_reg_2760 <= exp_table_q4;
        exp_res_V_1_reg_2692 <= exp_table_q12;
        exp_res_V_6_reg_2718 <= exp_table_q11;
        exp_res_V_7_reg_2724 <= exp_table_q10;
        exp_res_V_8_reg_2730 <= exp_table_q9;
        exp_res_V_9_reg_2736 <= exp_table_q8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_res_V_10_reg_2654 <= exp_table_q15;
        exp_res_V_11_reg_2660 <= exp_table_q14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_res_V_2_reg_2771 <= exp_table_q3;
        exp_res_V_3_reg_2777 <= exp_table_q2;
        exp_res_V_4_reg_2783 <= exp_table_q1;
        exp_res_V_5_reg_2789 <= exp_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1549_10_reg_2400 <= icmp_ln1549_10_fu_416_p2;
        icmp_ln1549_11_reg_2405 <= icmp_ln1549_11_fu_422_p2;
        icmp_ln1549_1_reg_2375 <= icmp_ln1549_1_fu_386_p2;
        icmp_ln1549_3_reg_2380 <= icmp_ln1549_3_fu_392_p2;
        icmp_ln1549_4_reg_2385 <= icmp_ln1549_4_fu_398_p2;
        icmp_ln1549_7_reg_2390 <= icmp_ln1549_7_fu_404_p2;
        icmp_ln1549_8_reg_2395 <= icmp_ln1549_8_fu_410_p2;
        icmp_ln1549_reg_2370 <= icmp_ln1549_fu_380_p2;
        p_read16_reg_2364 <= p_read;
        p_read16_reg_2364_pp0_iter1_reg <= p_read16_reg_2364;
        p_read_10_reg_2328 <= p_read6;
        p_read_10_reg_2328_pp0_iter1_reg <= p_read_10_reg_2328;
        p_read_11_reg_2334 <= p_read5;
        p_read_11_reg_2334_pp0_iter1_reg <= p_read_11_reg_2334;
        p_read_12_reg_2340 <= p_read4;
        p_read_12_reg_2340_pp0_iter1_reg <= p_read_12_reg_2340;
        p_read_13_reg_2346 <= p_read3;
        p_read_13_reg_2346_pp0_iter1_reg <= p_read_13_reg_2346;
        p_read_14_reg_2352 <= p_read2;
        p_read_14_reg_2352_pp0_iter1_reg <= p_read_14_reg_2352;
        p_read_15_reg_2358 <= p_read1;
        p_read_15_reg_2358_pp0_iter1_reg <= p_read_15_reg_2358;
        p_read_1_reg_2274 <= p_read15;
        p_read_1_reg_2274_pp0_iter1_reg <= p_read_1_reg_2274;
        p_read_2_reg_2280 <= p_read14;
        p_read_2_reg_2280_pp0_iter1_reg <= p_read_2_reg_2280;
        p_read_3_reg_2286 <= p_read13;
        p_read_3_reg_2286_pp0_iter1_reg <= p_read_3_reg_2286;
        p_read_4_reg_2292 <= p_read12;
        p_read_4_reg_2292_pp0_iter1_reg <= p_read_4_reg_2292;
        p_read_5_reg_2298 <= p_read11;
        p_read_5_reg_2298_pp0_iter1_reg <= p_read_5_reg_2298;
        p_read_6_reg_2304 <= p_read10;
        p_read_6_reg_2304_pp0_iter1_reg <= p_read_6_reg_2304;
        p_read_7_reg_2310 <= p_read9;
        p_read_7_reg_2310_pp0_iter1_reg <= p_read_7_reg_2310;
        p_read_8_reg_2316 <= p_read8;
        p_read_8_reg_2316_pp0_iter1_reg <= p_read_8_reg_2316;
        p_read_9_reg_2322 <= p_read7;
        p_read_9_reg_2322_pp0_iter1_reg <= p_read_9_reg_2322;
        select_ln65_10_reg_2446 <= select_ln65_10_fu_499_p3;
        select_ln65_11_reg_2452 <= select_ln65_11_fu_510_p3;
        select_ln65_1_reg_2416 <= select_ln65_1_fu_444_p3;
        select_ln65_3_reg_2422 <= select_ln65_3_fu_455_p3;
        select_ln65_4_reg_2428 <= select_ln65_4_fu_466_p3;
        select_ln65_7_reg_2434 <= select_ln65_7_fu_477_p3;
        select_ln65_8_reg_2440 <= select_ln65_8_fu_488_p3;
        select_ln65_reg_2410 <= select_ln65_fu_433_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to19 = 1'b1;
    end else begin
        ap_idle_pp0_0to19 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to19 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce0 = 1'b1;
    end else begin
        exp_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce1 = 1'b1;
    end else begin
        exp_table_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce10 = 1'b1;
    end else begin
        exp_table_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce11 = 1'b1;
    end else begin
        exp_table_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce12 = 1'b1;
    end else begin
        exp_table_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce13 = 1'b1;
    end else begin
        exp_table_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce14 = 1'b1;
    end else begin
        exp_table_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce15 = 1'b1;
    end else begin
        exp_table_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce2 = 1'b1;
    end else begin
        exp_table_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce3 = 1'b1;
    end else begin
        exp_table_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce4 = 1'b1;
    end else begin
        exp_table_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce5 = 1'b1;
    end else begin
        exp_table_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce6 = 1'b1;
    end else begin
        exp_table_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce7 = 1'b1;
    end else begin
        exp_table_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce8 = 1'b1;
    end else begin
        exp_table_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_table_ce9 = 1'b1;
    end else begin
        exp_table_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        invert_table_ce0 = 1'b1;
    end else begin
        invert_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln712_10_fu_1812_p2 = ($signed(exp_res_V_8_reg_2730) + $signed(exp_res_V_9_reg_2736));

assign add_ln712_11_fu_1792_p2 = ($signed(exp_res_V_10_reg_2654) + $signed(exp_res_V_11_reg_2660));

assign add_ln712_12_fu_1816_p2 = (add_ln712_11_reg_2766 + add_ln712_10_fu_1812_p2);

assign add_ln712_13_fu_1843_p2 = (add_ln712_12_reg_2815 + add_ln712_9_fu_1839_p2);

assign add_ln712_1_fu_1796_p2 = ($signed(exp_res_V_0_reg_2686) + $signed(exp_res_V_1_reg_2692));

assign add_ln712_2_fu_1825_p2 = (add_ln712_1_reg_2795 + add_ln712_fu_1821_p2);

assign add_ln712_3_fu_1830_p2 = ($signed(exp_res_V_4_reg_2783) + $signed(exp_res_V_5_reg_2789));

assign add_ln712_4_fu_1800_p2 = ($signed(exp_res_V_6_reg_2718) + $signed(exp_res_V_7_reg_2724));

assign add_ln712_5_fu_1834_p2 = (add_ln712_4_reg_2800 + add_ln712_3_fu_1830_p2);

assign add_ln712_6_fu_1848_p2 = (add_ln712_5_reg_2825 + add_ln712_2_reg_2820);

assign add_ln712_7_fu_1804_p2 = ($signed(exp_res_V_12_reg_2742) + $signed(exp_res_V_13_reg_2748));

assign add_ln712_8_fu_1808_p2 = ($signed(exp_res_V_14_reg_2754) + $signed(exp_res_V_15_reg_2760));

assign add_ln712_9_fu_1839_p2 = (add_ln712_8_reg_2810 + add_ln712_7_reg_2805);

assign add_ln712_fu_1821_p2 = ($signed(exp_res_V_3_reg_2777) + $signed(exp_res_V_2_reg_2771));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = {{grp_fu_2162_p2[29:14]}};

assign ap_return_1 = {{grp_fu_2169_p2[29:14]}};

assign ap_return_10 = {{grp_fu_2232_p2[29:14]}};

assign ap_return_11 = {{grp_fu_2239_p2[29:14]}};

assign ap_return_12 = {{grp_fu_2246_p2[29:14]}};

assign ap_return_13 = {{grp_fu_2253_p2[29:14]}};

assign ap_return_14 = {{grp_fu_2260_p2[29:14]}};

assign ap_return_15 = {{grp_fu_2267_p2[29:14]}};

assign ap_return_2 = {{grp_fu_2176_p2[29:14]}};

assign ap_return_3 = {{grp_fu_2183_p2[29:14]}};

assign ap_return_4 = {{grp_fu_2190_p2[29:14]}};

assign ap_return_5 = {{grp_fu_2197_p2[29:14]}};

assign ap_return_6 = {{grp_fu_2204_p2[29:14]}};

assign ap_return_7 = {{grp_fu_2211_p2[29:14]}};

assign ap_return_8 = {{grp_fu_2218_p2[29:14]}};

assign ap_return_9 = {{grp_fu_2225_p2[29:14]}};

assign exp_sum_V_fu_1852_p2 = (add_ln712_13_reg_2830 + add_ln712_6_fu_1848_p2);

assign exp_table_address0 = zext_ln255_5_fu_1788_p1;

assign exp_table_address1 = zext_ln255_4_fu_1784_p1;

assign exp_table_address10 = zext_ln255_7_fu_1748_p1;

assign exp_table_address11 = zext_ln255_6_fu_1744_p1;

assign exp_table_address12 = zext_ln255_1_fu_1740_p1;

assign exp_table_address13 = zext_ln255_fu_1736_p1;

assign exp_table_address14 = zext_ln255_11_fu_1732_p1;

assign exp_table_address15 = zext_ln255_10_fu_1728_p1;

assign exp_table_address2 = zext_ln255_3_fu_1780_p1;

assign exp_table_address3 = zext_ln255_2_fu_1776_p1;

assign exp_table_address4 = zext_ln255_15_fu_1772_p1;

assign exp_table_address5 = zext_ln255_14_fu_1768_p1;

assign exp_table_address6 = zext_ln255_13_fu_1764_p1;

assign exp_table_address7 = zext_ln255_12_fu_1760_p1;

assign exp_table_address8 = zext_ln255_9_fu_1756_p1;

assign exp_table_address9 = zext_ln255_8_fu_1752_p1;

assign grp_fu_2162_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2169_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2176_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2183_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2190_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2197_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2204_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2211_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2218_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2225_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2232_p0 = sext_ln1171_fu_1871_p1;

assign grp_fu_2239_p1 = sext_ln1171_fu_1871_p1;

assign grp_fu_2246_p1 = sext_ln1171_fu_1871_p1;

assign grp_fu_2253_p1 = sext_ln1171_fu_1871_p1;

assign grp_fu_2260_p1 = sext_ln1171_fu_1871_p1;

assign grp_fu_2267_p1 = sext_ln1171_fu_1871_p1;

assign icmp_ln1549_10_fu_416_p0 = p_read12;

assign icmp_ln1549_10_fu_416_p1 = p_read13;

assign icmp_ln1549_10_fu_416_p2 = (($signed(icmp_ln1549_10_fu_416_p0) < $signed(icmp_ln1549_10_fu_416_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_11_fu_422_p0 = p_read14;

assign icmp_ln1549_11_fu_422_p1 = p_read15;

assign icmp_ln1549_11_fu_422_p2 = (($signed(icmp_ln1549_11_fu_422_p0) < $signed(icmp_ln1549_11_fu_422_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_12_fu_528_p2 = (($signed(select_ln65_10_reg_2446) < $signed(select_ln65_11_reg_2452)) ? 1'b1 : 1'b0);

assign icmp_ln1549_13_fu_580_p2 = (($signed(select_ln65_9_reg_2490) < $signed(select_ln65_12_reg_2496)) ? 1'b1 : 1'b0);

assign icmp_ln1549_14_fu_606_p2 = (($signed(select_ln65_6_reg_2512) < $signed(select_ln65_13_reg_2518)) ? 1'b1 : 1'b0);

assign icmp_ln1549_1_fu_386_p0 = p_read2;

assign icmp_ln1549_1_fu_386_p1 = p_read3;

assign icmp_ln1549_1_fu_386_p2 = (($signed(icmp_ln1549_1_fu_386_p0) < $signed(icmp_ln1549_1_fu_386_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_2_fu_516_p2 = (($signed(select_ln65_reg_2410) < $signed(select_ln65_1_reg_2416)) ? 1'b1 : 1'b0);

assign icmp_ln1549_3_fu_392_p0 = p_read4;

assign icmp_ln1549_3_fu_392_p1 = p_read5;

assign icmp_ln1549_3_fu_392_p2 = (($signed(icmp_ln1549_3_fu_392_p0) < $signed(icmp_ln1549_3_fu_392_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_4_fu_398_p0 = p_read6;

assign icmp_ln1549_4_fu_398_p1 = p_read7;

assign icmp_ln1549_4_fu_398_p2 = (($signed(icmp_ln1549_4_fu_398_p0) < $signed(icmp_ln1549_4_fu_398_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_5_fu_520_p2 = (($signed(select_ln65_3_reg_2422) < $signed(select_ln65_4_reg_2428)) ? 1'b1 : 1'b0);

assign icmp_ln1549_6_fu_576_p2 = (($signed(select_ln65_2_reg_2478) < $signed(select_ln65_5_reg_2484)) ? 1'b1 : 1'b0);

assign icmp_ln1549_7_fu_404_p0 = p_read8;

assign icmp_ln1549_7_fu_404_p1 = p_read9;

assign icmp_ln1549_7_fu_404_p2 = (($signed(icmp_ln1549_7_fu_404_p0) < $signed(icmp_ln1549_7_fu_404_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_8_fu_410_p0 = p_read10;

assign icmp_ln1549_8_fu_410_p1 = p_read11;

assign icmp_ln1549_8_fu_410_p2 = (($signed(icmp_ln1549_8_fu_410_p0) < $signed(icmp_ln1549_8_fu_410_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_9_fu_524_p2 = (($signed(select_ln65_7_reg_2434) < $signed(select_ln65_8_reg_2440)) ? 1'b1 : 1'b0);

assign icmp_ln1549_fu_380_p0 = p_read;

assign icmp_ln1549_fu_380_p1 = p_read1;

assign icmp_ln1549_fu_380_p2 = (($signed(icmp_ln1549_fu_380_p0) < $signed(icmp_ln1549_fu_380_p1)) ? 1'b1 : 1'b0);

assign invert_table_address0 = zext_ln265_fu_1867_p1;

assign overflow_10_fu_1085_p2 = (xor_ln794_10_fu_1079_p2 & p_Result_38_fu_1071_p3);

assign overflow_11_fu_1128_p2 = (xor_ln794_11_fu_1122_p2 & p_Result_40_fu_1114_p3);

assign overflow_12_fu_1171_p2 = (xor_ln794_12_fu_1165_p2 & p_Result_42_fu_1157_p3);

assign overflow_13_fu_1214_p2 = (xor_ln794_13_fu_1208_p2 & p_Result_44_fu_1200_p3);

assign overflow_14_fu_1257_p2 = (xor_ln794_14_fu_1251_p2 & p_Result_46_fu_1243_p3);

assign overflow_15_fu_1300_p2 = (xor_ln794_15_fu_1294_p2 & p_Result_48_fu_1286_p3);

assign overflow_1_fu_698_p2 = (xor_ln794_1_fu_692_p2 & p_Result_20_fu_684_p3);

assign overflow_2_fu_741_p2 = (xor_ln794_2_fu_735_p2 & p_Result_22_fu_727_p3);

assign overflow_3_fu_784_p2 = (xor_ln794_3_fu_778_p2 & p_Result_24_fu_770_p3);

assign overflow_4_fu_827_p2 = (xor_ln794_4_fu_821_p2 & p_Result_26_fu_813_p3);

assign overflow_5_fu_870_p2 = (xor_ln794_5_fu_864_p2 & p_Result_28_fu_856_p3);

assign overflow_6_fu_913_p2 = (xor_ln794_6_fu_907_p2 & p_Result_30_fu_899_p3);

assign overflow_7_fu_956_p2 = (xor_ln794_7_fu_950_p2 & p_Result_32_fu_942_p3);

assign overflow_8_fu_999_p2 = (xor_ln794_8_fu_993_p2 & p_Result_34_fu_985_p3);

assign overflow_9_fu_1042_p2 = (xor_ln794_9_fu_1036_p2 & p_Result_36_fu_1028_p3);

assign overflow_fu_655_p2 = (xor_ln794_fu_649_p2 & p_Result_18_fu_641_p3);

assign p_Result_17_fu_633_p3 = ret_V_fu_627_p2[32'd16];

assign p_Result_18_fu_641_p3 = ret_V_fu_627_p2[32'd15];

assign p_Result_19_fu_676_p3 = ret_V_1_fu_670_p2[32'd16];

assign p_Result_20_fu_684_p3 = ret_V_1_fu_670_p2[32'd15];

assign p_Result_21_fu_719_p3 = ret_V_2_fu_713_p2[32'd16];

assign p_Result_22_fu_727_p3 = ret_V_2_fu_713_p2[32'd15];

assign p_Result_23_fu_762_p3 = ret_V_3_fu_756_p2[32'd16];

assign p_Result_24_fu_770_p3 = ret_V_3_fu_756_p2[32'd15];

assign p_Result_25_fu_805_p3 = ret_V_4_fu_799_p2[32'd16];

assign p_Result_26_fu_813_p3 = ret_V_4_fu_799_p2[32'd15];

assign p_Result_27_fu_848_p3 = ret_V_5_fu_842_p2[32'd16];

assign p_Result_28_fu_856_p3 = ret_V_5_fu_842_p2[32'd15];

assign p_Result_29_fu_891_p3 = ret_V_6_fu_885_p2[32'd16];

assign p_Result_30_fu_899_p3 = ret_V_6_fu_885_p2[32'd15];

assign p_Result_31_fu_934_p3 = ret_V_7_fu_928_p2[32'd16];

assign p_Result_32_fu_942_p3 = ret_V_7_fu_928_p2[32'd15];

assign p_Result_33_fu_977_p3 = ret_V_8_fu_971_p2[32'd16];

assign p_Result_34_fu_985_p3 = ret_V_8_fu_971_p2[32'd15];

assign p_Result_35_fu_1020_p3 = ret_V_9_fu_1014_p2[32'd16];

assign p_Result_36_fu_1028_p3 = ret_V_9_fu_1014_p2[32'd15];

assign p_Result_37_fu_1063_p3 = ret_V_10_fu_1057_p2[32'd16];

assign p_Result_38_fu_1071_p3 = ret_V_10_fu_1057_p2[32'd15];

assign p_Result_39_fu_1106_p3 = ret_V_11_fu_1100_p2[32'd16];

assign p_Result_40_fu_1114_p3 = ret_V_11_fu_1100_p2[32'd15];

assign p_Result_41_fu_1149_p3 = ret_V_12_fu_1143_p2[32'd16];

assign p_Result_42_fu_1157_p3 = ret_V_12_fu_1143_p2[32'd15];

assign p_Result_43_fu_1192_p3 = ret_V_13_fu_1186_p2[32'd16];

assign p_Result_44_fu_1200_p3 = ret_V_13_fu_1186_p2[32'd15];

assign p_Result_45_fu_1235_p3 = ret_V_14_fu_1229_p2[32'd16];

assign p_Result_46_fu_1243_p3 = ret_V_14_fu_1229_p2[32'd15];

assign p_Result_47_fu_1278_p3 = ret_V_15_fu_1272_p2[32'd16];

assign p_Result_48_fu_1286_p3 = ret_V_15_fu_1272_p2[32'd15];

assign ret_V_10_fu_1057_p2 = ($signed(sext_ln1246_11_fu_1054_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_11_fu_1100_p2 = ($signed(sext_ln1246_12_fu_1097_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_12_fu_1143_p2 = ($signed(sext_ln1246_13_fu_1140_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_13_fu_1186_p2 = ($signed(sext_ln1246_14_fu_1183_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_14_fu_1229_p2 = ($signed(sext_ln1246_15_fu_1226_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_15_fu_1272_p2 = ($signed(sext_ln1246_16_fu_1269_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_1_fu_670_p2 = ($signed(sext_ln1246_2_fu_667_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_2_fu_713_p2 = ($signed(sext_ln1246_3_fu_710_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_3_fu_756_p2 = ($signed(sext_ln1246_4_fu_753_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_4_fu_799_p2 = ($signed(sext_ln1246_5_fu_796_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_5_fu_842_p2 = ($signed(sext_ln1246_6_fu_839_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_6_fu_885_p2 = ($signed(sext_ln1246_7_fu_882_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_7_fu_928_p2 = ($signed(sext_ln1246_8_fu_925_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_8_fu_971_p2 = ($signed(sext_ln1246_9_fu_968_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_9_fu_1014_p2 = ($signed(sext_ln1246_10_fu_1011_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign ret_V_fu_627_p2 = ($signed(sext_ln1246_fu_621_p1) - $signed(sext_ln1246_1_fu_624_p1));

assign select_ln384_10_fu_1572_p3 = ((overflow_10_fu_1085_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_11_fu_1598_p3 = ((overflow_11_fu_1128_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_12_fu_1624_p3 = ((overflow_12_fu_1171_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_13_fu_1650_p3 = ((overflow_13_fu_1214_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_14_fu_1676_p3 = ((overflow_14_fu_1257_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_15_fu_1702_p3 = ((overflow_15_fu_1300_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_1_fu_1338_p3 = ((overflow_1_fu_698_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_2_fu_1364_p3 = ((overflow_2_fu_741_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_3_fu_1390_p3 = ((overflow_3_fu_784_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_4_fu_1416_p3 = ((overflow_4_fu_827_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_5_fu_1442_p3 = ((overflow_5_fu_870_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_6_fu_1468_p3 = ((overflow_6_fu_913_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_7_fu_1494_p3 = ((overflow_7_fu_956_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_8_fu_1520_p3 = ((overflow_8_fu_999_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_9_fu_1546_p3 = ((overflow_9_fu_1042_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_fu_1312_p3 = ((overflow_fu_655_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln65_10_fu_499_p3 = ((xor_ln1549_10_fu_494_p2[0:0] == 1'b1) ? p_read_4_reg_2292 : p_read_3_reg_2286);

assign select_ln65_11_fu_510_p3 = ((xor_ln1549_11_fu_505_p2[0:0] == 1'b1) ? p_read_2_reg_2280 : p_read_1_reg_2274);

assign select_ln65_12_fu_570_p3 = ((xor_ln1549_12_fu_565_p2[0:0] == 1'b1) ? select_ln65_10_reg_2446_pp0_iter2_reg : select_ln65_11_reg_2452_pp0_iter2_reg);

assign select_ln65_13_fu_600_p3 = ((xor_ln1549_13_fu_595_p2[0:0] == 1'b1) ? select_ln65_9_reg_2490_pp0_iter4_reg : select_ln65_12_reg_2496_pp0_iter4_reg);

assign select_ln65_1_fu_444_p3 = ((xor_ln1549_1_fu_439_p2[0:0] == 1'b1) ? p_read_14_reg_2352 : p_read_13_reg_2346);

assign select_ln65_2_fu_537_p3 = ((xor_ln1549_2_fu_532_p2[0:0] == 1'b1) ? select_ln65_reg_2410_pp0_iter2_reg : select_ln65_1_reg_2416_pp0_iter2_reg);

assign select_ln65_3_fu_455_p3 = ((xor_ln1549_3_fu_450_p2[0:0] == 1'b1) ? p_read_12_reg_2340 : p_read_11_reg_2334);

assign select_ln65_4_fu_466_p3 = ((xor_ln1549_4_fu_461_p2[0:0] == 1'b1) ? p_read_10_reg_2328 : p_read_9_reg_2322);

assign select_ln65_5_fu_548_p3 = ((xor_ln1549_5_fu_543_p2[0:0] == 1'b1) ? select_ln65_3_reg_2422_pp0_iter2_reg : select_ln65_4_reg_2428_pp0_iter2_reg);

assign select_ln65_6_fu_589_p3 = ((xor_ln1549_6_fu_584_p2[0:0] == 1'b1) ? select_ln65_2_reg_2478_pp0_iter4_reg : select_ln65_5_reg_2484_pp0_iter4_reg);

assign select_ln65_7_fu_477_p3 = ((xor_ln1549_7_fu_472_p2[0:0] == 1'b1) ? p_read_8_reg_2316 : p_read_7_reg_2310);

assign select_ln65_8_fu_488_p3 = ((xor_ln1549_8_fu_483_p2[0:0] == 1'b1) ? p_read_6_reg_2304 : p_read_5_reg_2298);

assign select_ln65_9_fu_559_p3 = ((xor_ln1549_9_fu_554_p2[0:0] == 1'b1) ? select_ln65_7_reg_2434_pp0_iter2_reg : select_ln65_8_reg_2440_pp0_iter2_reg);

assign select_ln65_fu_433_p3 = ((xor_ln1549_fu_428_p2[0:0] == 1'b1) ? p_read16_reg_2364 : p_read_15_reg_2358);

assign sext_ln1171_fu_1871_p1 = $signed(inv_exp_sum_V_reg_2845);

assign sext_ln1246_10_fu_1011_p1 = p_read_7_reg_2310_pp0_iter7_reg;

assign sext_ln1246_11_fu_1054_p1 = p_read_6_reg_2304_pp0_iter7_reg;

assign sext_ln1246_12_fu_1097_p1 = p_read_5_reg_2298_pp0_iter7_reg;

assign sext_ln1246_13_fu_1140_p1 = p_read_4_reg_2292_pp0_iter7_reg;

assign sext_ln1246_14_fu_1183_p1 = p_read_3_reg_2286_pp0_iter7_reg;

assign sext_ln1246_15_fu_1226_p1 = p_read_2_reg_2280_pp0_iter7_reg;

assign sext_ln1246_16_fu_1269_p1 = p_read_1_reg_2274_pp0_iter7_reg;

assign sext_ln1246_1_fu_624_p1 = $signed(x_max_V_reg_2529);

assign sext_ln1246_2_fu_667_p1 = p_read_15_reg_2358_pp0_iter7_reg;

assign sext_ln1246_3_fu_710_p1 = p_read_14_reg_2352_pp0_iter7_reg;

assign sext_ln1246_4_fu_753_p1 = p_read_13_reg_2346_pp0_iter7_reg;

assign sext_ln1246_5_fu_796_p1 = p_read_12_reg_2340_pp0_iter7_reg;

assign sext_ln1246_6_fu_839_p1 = p_read_11_reg_2334_pp0_iter7_reg;

assign sext_ln1246_7_fu_882_p1 = p_read_10_reg_2328_pp0_iter7_reg;

assign sext_ln1246_8_fu_925_p1 = p_read_9_reg_2322_pp0_iter7_reg;

assign sext_ln1246_9_fu_968_p1 = p_read_8_reg_2316_pp0_iter7_reg;

assign sext_ln1246_fu_621_p1 = p_read16_reg_2364_pp0_iter7_reg;

assign tmp_10_fu_1580_p4 = {{ret_V_10_fu_1057_p2[15:6]}};

assign tmp_11_fu_1606_p4 = {{ret_V_11_fu_1100_p2[15:6]}};

assign tmp_12_fu_1632_p4 = {{ret_V_12_fu_1143_p2[15:6]}};

assign tmp_13_fu_1658_p4 = {{ret_V_13_fu_1186_p2[15:6]}};

assign tmp_14_fu_1684_p4 = {{ret_V_14_fu_1229_p2[15:6]}};

assign tmp_15_fu_1710_p4 = {{ret_V_15_fu_1272_p2[15:6]}};

assign tmp_1_fu_1554_p4 = {{ret_V_9_fu_1014_p2[15:6]}};

assign tmp_2_fu_1320_p4 = {{ret_V_fu_627_p2[15:6]}};

assign tmp_3_fu_1346_p4 = {{ret_V_1_fu_670_p2[15:6]}};

assign tmp_4_fu_1372_p4 = {{ret_V_2_fu_713_p2[15:6]}};

assign tmp_5_fu_1398_p4 = {{ret_V_3_fu_756_p2[15:6]}};

assign tmp_6_fu_1424_p4 = {{ret_V_4_fu_799_p2[15:6]}};

assign tmp_7_fu_1450_p4 = {{ret_V_5_fu_842_p2[15:6]}};

assign tmp_8_fu_1476_p4 = {{ret_V_6_fu_885_p2[15:6]}};

assign tmp_9_fu_1502_p4 = {{ret_V_7_fu_928_p2[15:6]}};

assign tmp_s_fu_1528_p4 = {{ret_V_8_fu_971_p2[15:6]}};

assign x_max_V_fu_615_p3 = ((xor_ln1549_14_fu_610_p2[0:0] == 1'b1) ? select_ln65_6_reg_2512_pp0_iter6_reg : select_ln65_13_reg_2518_pp0_iter6_reg);

assign xor_ln1549_10_fu_494_p2 = (icmp_ln1549_10_reg_2400 ^ 1'd1);

assign xor_ln1549_11_fu_505_p2 = (icmp_ln1549_11_reg_2405 ^ 1'd1);

assign xor_ln1549_12_fu_565_p2 = (icmp_ln1549_12_reg_2473 ^ 1'd1);

assign xor_ln1549_13_fu_595_p2 = (icmp_ln1549_13_reg_2507 ^ 1'd1);

assign xor_ln1549_14_fu_610_p2 = (icmp_ln1549_14_reg_2524 ^ 1'd1);

assign xor_ln1549_1_fu_439_p2 = (icmp_ln1549_1_reg_2375 ^ 1'd1);

assign xor_ln1549_2_fu_532_p2 = (icmp_ln1549_2_reg_2458 ^ 1'd1);

assign xor_ln1549_3_fu_450_p2 = (icmp_ln1549_3_reg_2380 ^ 1'd1);

assign xor_ln1549_4_fu_461_p2 = (icmp_ln1549_4_reg_2385 ^ 1'd1);

assign xor_ln1549_5_fu_543_p2 = (icmp_ln1549_5_reg_2463 ^ 1'd1);

assign xor_ln1549_6_fu_584_p2 = (icmp_ln1549_6_reg_2502 ^ 1'd1);

assign xor_ln1549_7_fu_472_p2 = (icmp_ln1549_7_reg_2390 ^ 1'd1);

assign xor_ln1549_8_fu_483_p2 = (icmp_ln1549_8_reg_2395 ^ 1'd1);

assign xor_ln1549_9_fu_554_p2 = (icmp_ln1549_9_reg_2468 ^ 1'd1);

assign xor_ln1549_fu_428_p2 = (icmp_ln1549_reg_2370 ^ 1'd1);

assign xor_ln340_10_fu_1091_p2 = (p_Result_38_fu_1071_p3 ^ p_Result_37_fu_1063_p3);

assign xor_ln340_11_fu_1134_p2 = (p_Result_40_fu_1114_p3 ^ p_Result_39_fu_1106_p3);

assign xor_ln340_12_fu_1177_p2 = (p_Result_42_fu_1157_p3 ^ p_Result_41_fu_1149_p3);

assign xor_ln340_13_fu_1220_p2 = (p_Result_44_fu_1200_p3 ^ p_Result_43_fu_1192_p3);

assign xor_ln340_14_fu_1263_p2 = (p_Result_46_fu_1243_p3 ^ p_Result_45_fu_1235_p3);

assign xor_ln340_15_fu_1306_p2 = (p_Result_48_fu_1286_p3 ^ p_Result_47_fu_1278_p3);

assign xor_ln340_1_fu_704_p2 = (p_Result_20_fu_684_p3 ^ p_Result_19_fu_676_p3);

assign xor_ln340_2_fu_747_p2 = (p_Result_22_fu_727_p3 ^ p_Result_21_fu_719_p3);

assign xor_ln340_3_fu_790_p2 = (p_Result_24_fu_770_p3 ^ p_Result_23_fu_762_p3);

assign xor_ln340_4_fu_833_p2 = (p_Result_26_fu_813_p3 ^ p_Result_25_fu_805_p3);

assign xor_ln340_5_fu_876_p2 = (p_Result_28_fu_856_p3 ^ p_Result_27_fu_848_p3);

assign xor_ln340_6_fu_919_p2 = (p_Result_30_fu_899_p3 ^ p_Result_29_fu_891_p3);

assign xor_ln340_7_fu_962_p2 = (p_Result_32_fu_942_p3 ^ p_Result_31_fu_934_p3);

assign xor_ln340_8_fu_1005_p2 = (p_Result_34_fu_985_p3 ^ p_Result_33_fu_977_p3);

assign xor_ln340_9_fu_1048_p2 = (p_Result_36_fu_1028_p3 ^ p_Result_35_fu_1020_p3);

assign xor_ln340_fu_661_p2 = (p_Result_18_fu_641_p3 ^ p_Result_17_fu_633_p3);

assign xor_ln794_10_fu_1079_p2 = (p_Result_37_fu_1063_p3 ^ 1'd1);

assign xor_ln794_11_fu_1122_p2 = (p_Result_39_fu_1106_p3 ^ 1'd1);

assign xor_ln794_12_fu_1165_p2 = (p_Result_41_fu_1149_p3 ^ 1'd1);

assign xor_ln794_13_fu_1208_p2 = (p_Result_43_fu_1192_p3 ^ 1'd1);

assign xor_ln794_14_fu_1251_p2 = (p_Result_45_fu_1235_p3 ^ 1'd1);

assign xor_ln794_15_fu_1294_p2 = (p_Result_47_fu_1278_p3 ^ 1'd1);

assign xor_ln794_1_fu_692_p2 = (p_Result_19_fu_676_p3 ^ 1'd1);

assign xor_ln794_2_fu_735_p2 = (p_Result_21_fu_719_p3 ^ 1'd1);

assign xor_ln794_3_fu_778_p2 = (p_Result_23_fu_762_p3 ^ 1'd1);

assign xor_ln794_4_fu_821_p2 = (p_Result_25_fu_805_p3 ^ 1'd1);

assign xor_ln794_5_fu_864_p2 = (p_Result_27_fu_848_p3 ^ 1'd1);

assign xor_ln794_6_fu_907_p2 = (p_Result_29_fu_891_p3 ^ 1'd1);

assign xor_ln794_7_fu_950_p2 = (p_Result_31_fu_934_p3 ^ 1'd1);

assign xor_ln794_8_fu_993_p2 = (p_Result_33_fu_977_p3 ^ 1'd1);

assign xor_ln794_9_fu_1036_p2 = (p_Result_35_fu_1020_p3 ^ 1'd1);

assign xor_ln794_fu_649_p2 = (p_Result_17_fu_633_p3 ^ 1'd1);

assign y_10_fu_1590_p3 = ((xor_ln340_10_fu_1091_p2[0:0] == 1'b1) ? select_ln384_10_fu_1572_p3 : tmp_10_fu_1580_p4);

assign y_11_fu_1616_p3 = ((xor_ln340_11_fu_1134_p2[0:0] == 1'b1) ? select_ln384_11_fu_1598_p3 : tmp_11_fu_1606_p4);

assign y_12_fu_1642_p3 = ((xor_ln340_12_fu_1177_p2[0:0] == 1'b1) ? select_ln384_12_fu_1624_p3 : tmp_12_fu_1632_p4);

assign y_13_fu_1668_p3 = ((xor_ln340_13_fu_1220_p2[0:0] == 1'b1) ? select_ln384_13_fu_1650_p3 : tmp_13_fu_1658_p4);

assign y_14_fu_1694_p3 = ((xor_ln340_14_fu_1263_p2[0:0] == 1'b1) ? select_ln384_14_fu_1676_p3 : tmp_14_fu_1684_p4);

assign y_15_fu_1720_p3 = ((xor_ln340_15_fu_1306_p2[0:0] == 1'b1) ? select_ln384_15_fu_1702_p3 : tmp_15_fu_1710_p4);

assign y_1_fu_1356_p3 = ((xor_ln340_1_fu_704_p2[0:0] == 1'b1) ? select_ln384_1_fu_1338_p3 : tmp_3_fu_1346_p4);

assign y_2_fu_1382_p3 = ((xor_ln340_2_fu_747_p2[0:0] == 1'b1) ? select_ln384_2_fu_1364_p3 : tmp_4_fu_1372_p4);

assign y_3_fu_1408_p3 = ((xor_ln340_3_fu_790_p2[0:0] == 1'b1) ? select_ln384_3_fu_1390_p3 : tmp_5_fu_1398_p4);

assign y_4_fu_1434_p3 = ((xor_ln340_4_fu_833_p2[0:0] == 1'b1) ? select_ln384_4_fu_1416_p3 : tmp_6_fu_1424_p4);

assign y_5_fu_1460_p3 = ((xor_ln340_5_fu_876_p2[0:0] == 1'b1) ? select_ln384_5_fu_1442_p3 : tmp_7_fu_1450_p4);

assign y_6_fu_1486_p3 = ((xor_ln340_6_fu_919_p2[0:0] == 1'b1) ? select_ln384_6_fu_1468_p3 : tmp_8_fu_1476_p4);

assign y_7_fu_1512_p3 = ((xor_ln340_7_fu_962_p2[0:0] == 1'b1) ? select_ln384_7_fu_1494_p3 : tmp_9_fu_1502_p4);

assign y_8_fu_1538_p3 = ((xor_ln340_8_fu_1005_p2[0:0] == 1'b1) ? select_ln384_8_fu_1520_p3 : tmp_s_fu_1528_p4);

assign y_9_fu_1564_p3 = ((xor_ln340_9_fu_1048_p2[0:0] == 1'b1) ? select_ln384_9_fu_1546_p3 : tmp_1_fu_1554_p4);

assign y_fu_1330_p3 = ((xor_ln340_fu_661_p2[0:0] == 1'b1) ? select_ln384_fu_1312_p3 : tmp_2_fu_1320_p4);

assign zext_ln255_10_fu_1728_p1 = y_10_reg_2584;

assign zext_ln255_11_fu_1732_p1 = y_11_reg_2589;

assign zext_ln255_12_fu_1760_p1 = y_12_reg_2594_pp0_iter9_reg;

assign zext_ln255_13_fu_1764_p1 = y_13_reg_2599_pp0_iter9_reg;

assign zext_ln255_14_fu_1768_p1 = y_14_reg_2604_pp0_iter9_reg;

assign zext_ln255_15_fu_1772_p1 = y_15_reg_2609_pp0_iter9_reg;

assign zext_ln255_1_fu_1740_p1 = y_1_reg_2539_pp0_iter9_reg;

assign zext_ln255_2_fu_1776_p1 = y_2_reg_2544_pp0_iter10_reg;

assign zext_ln255_3_fu_1780_p1 = y_3_reg_2549_pp0_iter10_reg;

assign zext_ln255_4_fu_1784_p1 = y_4_reg_2554_pp0_iter10_reg;

assign zext_ln255_5_fu_1788_p1 = y_5_reg_2559_pp0_iter10_reg;

assign zext_ln255_6_fu_1744_p1 = y_6_reg_2564_pp0_iter9_reg;

assign zext_ln255_7_fu_1748_p1 = y_7_reg_2569_pp0_iter9_reg;

assign zext_ln255_8_fu_1752_p1 = y_8_reg_2574_pp0_iter9_reg;

assign zext_ln255_9_fu_1756_p1 = y_9_reg_2579_pp0_iter9_reg;

assign zext_ln255_fu_1736_p1 = y_reg_2534_pp0_iter9_reg;

assign zext_ln265_fu_1867_p1 = y_16_reg_2835;

endmodule //myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s
