# Generated by vmake version 2.1

# Define path to each library
LIB_AURORA_2BYTE = ./aurora_2byte
LIB_AURORA_4BYTE1LANE = ./aurora_4byte1lane
LIB_AURORA_4BYTE2LANE = ./aurora_4byte2lane
LIB_AURORA_8BYTE = ./aurora_8byte
LIB_UNISIM = /usr/local/fpga/xilinx91/vhdl/mti_se/unisim
LIB_STD = /usr/local/fpga/modeltechdir/Modeltech62g/linux/../std
LIB_IEEE = /usr/local/fpga/modeltechdir/Modeltech62g/linux/../ieee
LIB_WORK = ./work

# Define path to each design unit
AURORA_2BYTE-aurora_2bytes_1lane = $(LIB_AURORA_2BYTE)/aurora_2bytes_1lane/_primary.dat
AURORA_4BYTE1LANE-aurora_4bytes_1lane = $(LIB_AURORA_4BYTE1LANE)/aurora_4bytes_1lane/_primary.dat
AURORA_4BYTE2LANE-aurora_4bytes_2lanes = $(LIB_AURORA_4BYTE2LANE)/aurora_4bytes_2lanes/_primary.dat
AURORA_8BYTE-aurora_8bytes_2lanes = $(LIB_AURORA_8BYTE)/aurora_8bytes_2lanes/_primary.dat
UNISIM-vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
IEEE-std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE-std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
IEEE-std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
WORK-testbench-behavioral = $(LIB_WORK)/testbench/behavioral.dat
WORK-testbench = $(LIB_WORK)/testbench/_primary.dat
WORK-sof_eof_generator-behavioral = $(LIB_WORK)/sof_eof_generator/behavioral.dat
WORK-sof_eof_generator = $(LIB_WORK)/sof_eof_generator/_primary.dat
WORK-rio_aurora_module_conf = $(LIB_WORK)/rio_aurora_module_conf/_primary.dat
WORK-rio_aurora_module-mapped = $(LIB_WORK)/rio_aurora_module/mapped.dat
WORK-rio_aurora_module = $(LIB_WORK)/rio_aurora_module/_primary.dat
WORK-reg32bit-full = $(LIB_WORK)/reg32bit/full.dat
WORK-reg32bit = $(LIB_WORK)/reg32bit/_primary.dat
WORK-plx_sim-behavioral = $(LIB_WORK)/plx_sim/behavioral.dat
WORK-plx_sim = $(LIB_WORK)/plx_sim/_primary.dat
WORK-plx_oper-body = $(LIB_WORK)/plx_oper/body.dat
WORK-plx_oper = $(LIB_WORK)/plx_oper/_primary.dat
WORK-math_pack-body = $(LIB_WORK)/math_pack/body.dat
WORK-math_pack = $(LIB_WORK)/math_pack/_primary.dat
WORK-local_bus-full = $(LIB_WORK)/local_bus/full.dat
WORK-local_bus = $(LIB_WORK)/local_bus/_primary.dat
WORK-lbconn_reg-behavioral = $(LIB_WORK)/lbconn_reg/behavioral.dat
WORK-lbconn_reg = $(LIB_WORK)/lbconn_reg/_primary.dat
WORK-lbconn_mem-behavioral = $(LIB_WORK)/lbconn_mem/behavioral.dat
WORK-lbconn_mem = $(LIB_WORK)/lbconn_mem/_primary.dat
WORK-lb_ifc-behavioral = $(LIB_WORK)/lb_ifc/behavioral.dat
WORK-lb_ifc = $(LIB_WORK)/lb_ifc/_primary.dat
WORK-lb_connect-full = $(LIB_WORK)/lb_connect/full.dat
WORK-lb_connect = $(LIB_WORK)/lb_connect/_primary.dat
WORK-lb_bridge-behavioral = $(LIB_WORK)/lb_bridge/behavioral.dat
WORK-lb_bridge = $(LIB_WORK)/lb_bridge/_primary.dat
WORK-lb_async_fsmb-behavioral = $(LIB_WORK)/lb_async_fsmb/behavioral.dat
WORK-lb_async_fsmb = $(LIB_WORK)/lb_async_fsmb/_primary.dat
WORK-lb_async_fsma-behavioral = $(LIB_WORK)/lb_async_fsma/behavioral.dat
WORK-lb_async_fsma = $(LIB_WORK)/lb_async_fsma/_primary.dat
WORK-lb_async-behavioral = $(LIB_WORK)/lb_async/behavioral.dat
WORK-lb_async = $(LIB_WORK)/lb_async/_primary.dat
WORK-id_comp_lb-id_comp_lb_arch = $(LIB_WORK)/id_comp_lb/id_comp_lb_arch.dat
WORK-id_comp_lb = $(LIB_WORK)/id_comp_lb/_primary.dat
WORK-id_comp-full = $(LIB_WORK)/id_comp/full.dat
WORK-id_comp = $(LIB_WORK)/id_comp/_primary.dat
WORK-fpga_u5-behavioral = $(LIB_WORK)/fpga_u5/behavioral.dat
WORK-fpga_u5 = $(LIB_WORK)/fpga_u5/_primary.dat
WORK-fl_pkg-body = $(LIB_WORK)/fl_pkg/body.dat
WORK-fl_pkg = $(LIB_WORK)/fl_pkg/_primary.dat
WORK-fc_transmitter-behavioral = $(LIB_WORK)/fc_transmitter/behavioral.dat
WORK-fc_transmitter = $(LIB_WORK)/fc_transmitter/_primary.dat
WORK-fc_receiver-behavioral = $(LIB_WORK)/fc_receiver/behavioral.dat
WORK-fc_receiver = $(LIB_WORK)/fc_receiver/_primary.dat
WORK-dp_bmem_bram-dp_bmem_bram_arch = $(LIB_WORK)/dp_bmem_bram/dp_bmem_bram_arch.dat
WORK-dp_bmem_bram = $(LIB_WORK)/dp_bmem_bram/_primary.dat
WORK-dp_bmem_be-full = $(LIB_WORK)/dp_bmem_be/full.dat
WORK-dp_bmem_be = $(LIB_WORK)/dp_bmem_be/_primary.dat
WORK-dp_bmem-dp_bmem_arch = $(LIB_WORK)/dp_bmem/dp_bmem_arch.dat
WORK-dp_bmem = $(LIB_WORK)/dp_bmem/_primary.dat
WORK-cnt_types = $(LIB_WORK)/cnt_types/_primary.dat
WORK-cnt-full = $(LIB_WORK)/cnt/full.dat
WORK-cnt = $(LIB_WORK)/cnt/_primary.dat
WORK-clkgen_rio-behavioral = $(LIB_WORK)/clkgen_rio/behavioral.dat
WORK-clkgen_rio = $(LIB_WORK)/clkgen_rio/_primary.dat
WORK-clkgen_50_div-behavioral = $(LIB_WORK)/clkgen_50_div/behavioral.dat
WORK-clkgen_50_div = $(LIB_WORK)/clkgen_50_div/_primary.dat
WORK-clk_gen-full = $(LIB_WORK)/clk_gen/full.dat
WORK-clk_gen = $(LIB_WORK)/clk_gen/_primary.dat
WORK-c6x_constants-body = $(LIB_WORK)/c6x_constants/body.dat
WORK-c6x_constants = $(LIB_WORK)/c6x_constants/_primary.dat
WORK-c6x_addr_space-body = $(LIB_WORK)/c6x_addr_space/body.dat
WORK-c6x_addr_space = $(LIB_WORK)/c6x_addr_space/_primary.dat
WORK-buf_ctrl_fsm-behavioral = $(LIB_WORK)/buf_ctrl_fsm/behavioral.dat
WORK-buf_ctrl_fsm = $(LIB_WORK)/buf_ctrl_fsm/_primary.dat
WORK-bmem_func-body = $(LIB_WORK)/bmem_func/body.dat
WORK-bmem_func = $(LIB_WORK)/bmem_func/_primary.dat
WORK-aurora_8bytes_2lanes_standard_cc_module-rtl = $(LIB_WORK)/aurora_8bytes_2lanes_standard_cc_module/rtl.dat
WORK-aurora_8bytes_2lanes_standard_cc_module = $(LIB_WORK)/aurora_8bytes_2lanes_standard_cc_module/_primary.dat
WORK-aurfc_test-behavioral = $(LIB_WORK)/aurfc_test/behavioral.dat
WORK-aurfc_test = $(LIB_WORK)/aurfc_test/_primary.dat
WORK-aurfc_fl64-full = $(LIB_WORK)/aurfc_fl64/full.dat
WORK-aurfc_fl64 = $(LIB_WORK)/aurfc_fl64/_primary.dat
WORK-aurfc-behavioral = $(LIB_WORK)/aurfc/behavioral.dat
WORK-aurfc = $(LIB_WORK)/aurfc/_primary.dat
WORK-asfifo_bram_release-behavioral = $(LIB_WORK)/asfifo_bram_release/behavioral.dat
WORK-asfifo_bram_release = $(LIB_WORK)/asfifo_bram_release/_primary.dat
WORK-asfifo_bram-behavioral = $(LIB_WORK)/asfifo_bram/behavioral.dat
WORK-asfifo_bram = $(LIB_WORK)/asfifo_bram/_primary.dat
WORK-adc2lb_50mhz-adc2lb_50mhz = $(LIB_WORK)/adc2lb_50mhz/adc2lb_50mhz.dat
WORK-adc2lb_50mhz = $(LIB_WORK)/adc2lb_50mhz/_primary.dat
WORK-adc2lb_100mhz-adc2lb_100mhz = $(LIB_WORK)/adc2lb_100mhz/adc2lb_100mhz.dat
WORK-adc2lb_100mhz = $(LIB_WORK)/adc2lb_100mhz/_primary.dat
WORK-adc2lb-full = $(LIB_WORK)/adc2lb/full.dat
WORK-adc2lb = $(LIB_WORK)/adc2lb/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK-testbench-behavioral) \
    $(WORK-testbench) \
    $(WORK-sof_eof_generator-behavioral) \
    $(WORK-sof_eof_generator) \
    $(WORK-rio_aurora_module_conf) \
    $(WORK-rio_aurora_module-mapped) \
    $(WORK-rio_aurora_module) \
    $(WORK-reg32bit-full) \
    $(WORK-reg32bit) \
    $(WORK-plx_sim-behavioral) \
    $(WORK-plx_sim) \
    $(WORK-plx_oper-body) \
    $(WORK-plx_oper) \
    $(WORK-math_pack-body) \
    $(WORK-math_pack) \
    $(WORK-local_bus-full) \
    $(WORK-local_bus) \
    $(WORK-lbconn_reg-behavioral) \
    $(WORK-lbconn_reg) \
    $(WORK-lbconn_mem-behavioral) \
    $(WORK-lbconn_mem) \
    $(WORK-lb_ifc-behavioral) \
    $(WORK-lb_ifc) \
    $(WORK-lb_connect-full) \
    $(WORK-lb_connect) \
    $(WORK-lb_bridge-behavioral) \
    $(WORK-lb_bridge) \
    $(WORK-lb_async_fsmb-behavioral) \
    $(WORK-lb_async_fsmb) \
    $(WORK-lb_async_fsma-behavioral) \
    $(WORK-lb_async_fsma) \
    $(WORK-lb_async-behavioral) \
    $(WORK-lb_async) \
    $(WORK-id_comp_lb-id_comp_lb_arch) \
    $(WORK-id_comp_lb) \
    $(WORK-id_comp-full) \
    $(WORK-id_comp) \
    $(WORK-fpga_u5-behavioral) \
    $(WORK-fpga_u5) \
    $(WORK-fl_pkg-body) \
    $(WORK-fl_pkg) \
    $(WORK-fc_transmitter-behavioral) \
    $(WORK-fc_transmitter) \
    $(WORK-fc_receiver-behavioral) \
    $(WORK-fc_receiver) \
    $(WORK-dp_bmem_bram-dp_bmem_bram_arch) \
    $(WORK-dp_bmem_bram) \
    $(WORK-dp_bmem_be-full) \
    $(WORK-dp_bmem_be) \
    $(WORK-dp_bmem-dp_bmem_arch) \
    $(WORK-dp_bmem) \
    $(WORK-cnt_types) \
    $(WORK-cnt-full) \
    $(WORK-cnt) \
    $(WORK-clkgen_rio-behavioral) \
    $(WORK-clkgen_rio) \
    $(WORK-clkgen_50_div-behavioral) \
    $(WORK-clkgen_50_div) \
    $(WORK-clk_gen-full) \
    $(WORK-clk_gen) \
    $(WORK-c6x_constants-body) \
    $(WORK-c6x_constants) \
    $(WORK-c6x_addr_space-body) \
    $(WORK-c6x_addr_space) \
    $(WORK-buf_ctrl_fsm-behavioral) \
    $(WORK-buf_ctrl_fsm) \
    $(WORK-bmem_func-body) \
    $(WORK-bmem_func) \
    $(WORK-aurora_8bytes_2lanes_standard_cc_module-rtl) \
    $(WORK-aurora_8bytes_2lanes_standard_cc_module) \
    $(WORK-aurfc_test-behavioral) \
    $(WORK-aurfc_test) \
    $(WORK-aurfc_fl64-full) \
    $(WORK-aurfc_fl64) \
    $(WORK-aurfc-behavioral) \
    $(WORK-aurfc) \
    $(WORK-asfifo_bram_release-behavioral) \
    $(WORK-asfifo_bram_release) \
    $(WORK-asfifo_bram-behavioral) \
    $(WORK-asfifo_bram) \
    $(WORK-adc2lb_50mhz-adc2lb_50mhz) \
    $(WORK-adc2lb_50mhz) \
    $(WORK-adc2lb_100mhz-adc2lb_100mhz) \
    $(WORK-adc2lb_100mhz) \
    $(WORK-adc2lb-full) \
    $(WORK-adc2lb)

$(WORK-adc2lb) : ../../../../../../units/lb/comp/adc2lb/adc2lb_ent.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/adc2lb/adc2lb_ent.vhd

$(WORK-adc2lb-full) : ../../../../../../units/lb/comp/adc2lb/adc2lb.vhd \
		$(WORK-adc2lb_100mhz) \
		$(WORK-adc2lb_50mhz) \
		$(WORK-adc2lb) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/adc2lb/adc2lb.vhd

$(WORK-adc2lb_100mhz) \
$(WORK-adc2lb_100mhz-adc2lb_100mhz) : ../../../../../../units/lb/comp/adc2lb/adc2lb_100mhz.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/adc2lb/adc2lb_100mhz.vhd

$(WORK-adc2lb_50mhz) \
$(WORK-adc2lb_50mhz-adc2lb_50mhz) : ../../../../../../units/lb/comp/adc2lb/adc2lb_50mhz.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/adc2lb/adc2lb_50mhz.vhd

$(WORK-asfifo_bram) \
$(WORK-asfifo_bram-behavioral) : ../../../../../../units/common/asfifo_bram/asfifo_bram.vhd \
		$(WORK-cnt) \
		$(WORK-dp_bmem) \
		$(UNISIM-vcomponents) \
		$(WORK-cnt_types) \
		$(WORK-bmem_func) \
		$(WORK-math_pack) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/asfifo_bram/asfifo_bram.vhd

$(WORK-asfifo_bram_release) \
$(WORK-asfifo_bram_release-behavioral) : ../../../../../../units/common/asfifo_bram/asfifo_bram_release.vhd \
		$(WORK-cnt) \
		$(WORK-dp_bmem) \
		$(UNISIM-vcomponents) \
		$(WORK-cnt_types) \
		$(WORK-bmem_func) \
		$(WORK-math_pack) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/asfifo_bram/asfifo_bram_release.vhd

$(WORK-aurfc) : ../../../../../../units/rio/aurfc/aurfc_ent.vhd \
		$(WORK-math_pack) \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/aurfc_ent.vhd

$(WORK-aurfc-behavioral) : ../../../../../../units/rio/aurfc/aurfc.vhd \
		$(WORK-aurfc) \
		$(WORK-math_pack) \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/aurfc.vhd

$(WORK-aurfc_fl64) \
$(WORK-aurfc_fl64-full) : ../../../../../../units/rio/aurfc/top/aurfc_fl64.vhd \
		$(UNISIM-vcomponents) \
		$(WORK-aurfc) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(WORK-fl_pkg) \
		$(WORK-math_pack) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/top/aurfc_fl64.vhd

$(WORK-aurfc_test) \
$(WORK-aurfc_test-behavioral) : ../../../../../../units/rio/aurfc/test/aurfc_test.vhd \
		$(WORK-dp_bmem) \
		$(WORK-adc2lb) \
		$(WORK-lbconn_mem) \
		$(WORK-bmem_func) \
		$(WORK-math_pack) \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/test/aurfc_test.vhd

$(WORK-aurora_8bytes_2lanes_standard_cc_module) \
$(WORK-aurora_8bytes_2lanes_standard_cc_module-rtl) : ../../../../../../units/rio/aurfc/comp/aurora_8bytes_2lanes_standard_cc_module.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/comp/aurora_8bytes_2lanes_standard_cc_module.vhd

$(WORK-bmem_func) \
$(WORK-bmem_func-body) : ../../../../../../units/common/dp_bmem/bmem_func.vhd \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(WORK-math_pack) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_bmem/bmem_func.vhd

$(WORK-buf_ctrl_fsm) \
$(WORK-buf_ctrl_fsm-behavioral) : ../../../../../../units/rio/aurfc/comp/buf_ctrl_fsm.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/comp/buf_ctrl_fsm.vhd

$(WORK-c6x_addr_space) \
$(WORK-c6x_addr_space-body) : ../../../../../../units/rio/aurfc/test/pkg/c6_addr_space.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/test/pkg/c6_addr_space.vhd

$(WORK-c6x_constants) \
$(WORK-c6x_constants-body) : ../../../../../../units/rio/aurfc/test/pkg/c6_consts.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/test/pkg/c6_consts.vhd

$(WORK-clk_gen) \
$(WORK-clk_gen-full) : ../../../../../../tests/comp/clk_gen/clk_gen.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../tests/comp/clk_gen/clk_gen.vhd

$(WORK-clkgen_50_div) \
$(WORK-clkgen_50_div-behavioral) : ../../../../../../units/rio/clkgen/clkgen_50_div.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/clkgen/clkgen_50_div.vhd

$(WORK-clkgen_rio) : ../../../../../../units/rio/clkgen/clkgen_rio_ent.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/clkgen/clkgen_rio_ent.vhd

$(WORK-clkgen_rio-behavioral) : ../../../../../../units/rio/clkgen/clkgen_50_shift.vhd \
		$(WORK-clkgen_rio) \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/clkgen/clkgen_50_shift.vhd

$(WORK-cnt) \
$(WORK-cnt-full) : ../../../../../../units/common/cnt/cnt.vhd \
		$(UNISIM-vcomponents) \
		$(WORK-cnt_types) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/cnt/cnt.vhd

$(WORK-cnt_types) : ../../../../../../units/common/cnt/cnt_types.vhd
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/cnt/cnt_types.vhd

$(WORK-dp_bmem) \
$(WORK-dp_bmem-dp_bmem_arch) : ../../../../../../units/common/dp_bmem/dp_bmem.vhd \
		$(UNISIM-vcomponents) \
		$(WORK-bmem_func) \
		$(WORK-math_pack) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_bmem/dp_bmem.vhd

$(WORK-dp_bmem_be) \
$(WORK-dp_bmem_be-full) : ../../../../../../units/common/dp_bmem/dp_bmem_be.vhd \
		$(UNISIM-vcomponents) \
		$(WORK-dp_bmem) \
		$(WORK-bmem_func) \
		$(WORK-math_pack) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_bmem/dp_bmem_be.vhd

$(WORK-dp_bmem_bram) \
$(WORK-dp_bmem_bram-dp_bmem_bram_arch) : ../../../../../../units/common/dp_bmem/dp_bmem_bram.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(WORK-math_pack) \
		$(WORK-bmem_func) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_bmem/dp_bmem_bram.vhd

$(WORK-fc_receiver) \
$(WORK-fc_receiver-behavioral) : ../../../../../../units/rio/aurfc/comp/receiver.vhd \
		$(WORK-math_pack) \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/comp/receiver.vhd

$(WORK-fc_transmitter) \
$(WORK-fc_transmitter-behavioral) : ../../../../../../units/rio/aurfc/comp/transmitter.vhd \
		$(WORK-math_pack) \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/comp/transmitter.vhd

$(WORK-fl_pkg) \
$(WORK-fl_pkg-body) : ../../../../../../units/fl_tools/pkg/fl_pkg.vhd \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/fl_tools/pkg/fl_pkg.vhd

$(WORK-fpga_u5) : ../../../../../../units/rio/aurfc/test/combo6x/sim/top_level_ent.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/test/combo6x/sim/top_level_ent.vhd

$(WORK-fpga_u5-behavioral) : ../../../../../../units/rio/aurfc/test/combo6x/c6x_top.vhd \
		$(WORK-local_bus) \
		$(WORK-fpga_u5) \
		$(WORK-math_pack) \
		$(UNISIM-vcomponents) \
		$(WORK-c6x_constants) \
		$(WORK-c6x_addr_space) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/test/combo6x/c6x_top.vhd

$(WORK-id_comp) \
$(WORK-id_comp-full) : ../../../../../../units/common/id/id.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/id/id.vhd

$(WORK-id_comp_lb) \
$(WORK-id_comp_lb-id_comp_lb_arch) : ../../../../../../units/common/id/id_lb.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/id/id_lb.vhd

$(WORK-lb_async) \
$(WORK-lb_async-behavioral) : ../../../../../../units/lb/comp/lb_async/lb_async.vhd \
		$(WORK-lb_async_fsma) \
		$(WORK-lb_async_fsmb) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/lb_async/lb_async.vhd

$(WORK-lb_async_fsma) \
$(WORK-lb_async_fsma-behavioral) : ../../../../../../units/lb/comp/lb_async/lb_async_fsma.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/lb_async/lb_async_fsma.vhd

$(WORK-lb_async_fsmb) \
$(WORK-lb_async_fsmb-behavioral) : ../../../../../../units/lb/comp/lb_async/lb_async_fsmb.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/lb_async/lb_async_fsmb.vhd

$(WORK-lb_bridge) \
$(WORK-lb_bridge-behavioral) : ../../../../../../units/lb/lb_bridge.vhd \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lb_bridge.vhd

$(WORK-lb_connect) \
$(WORK-lb_connect-full) : ../../../../../../units/lb/lb_connect.vhd \
		$(WORK-adc2lb) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(WORK-lbconn_mem) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lb_connect.vhd

$(WORK-lb_ifc) \
$(WORK-lb_ifc-behavioral) : ../../../../../../units/lb/lb_ifc.vhd \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lb_ifc.vhd

$(WORK-lbconn_mem) \
$(WORK-lbconn_mem-behavioral) : ../../../../../../units/lb/lbconn_mem.vhd \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lbconn_mem.vhd

$(WORK-lbconn_reg) \
$(WORK-lbconn_reg-behavioral) : ../../../../../../units/lb/lbconn_reg.vhd \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lbconn_reg.vhd

$(WORK-local_bus) \
$(WORK-local_bus-full) : ../../../../../../units/lb/local_bus.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/local_bus.vhd

$(WORK-math_pack) \
$(WORK-math_pack-body) : ../../../../../../units/common/pkg/math_pack.vhd \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/pkg/math_pack.vhd

$(WORK-plx_oper) \
$(WORK-plx_oper-body) : ../../../../../../models/plx_9054/plx_oper.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../models/plx_9054/plx_oper.vhd

$(WORK-plx_sim) \
$(WORK-plx_sim-behavioral) : ../../../../../../models/plx_9054/plx_sim.vhd \
		$(WORK-plx_oper) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../models/plx_9054/plx_sim.vhd

$(WORK-reg32bit) \
$(WORK-reg32bit-full) : ../../../../../../units/common/id/reg32bit.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/id/reg32bit.vhd

$(WORK-rio_aurora_module) : ../../../../../../units/external/ip_cores/aurora/rio_aurora_module_ent.vhd \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(WORK-math_pack) \
		$(UNISIM-vcomponents) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/external/ip_cores/aurora/rio_aurora_module_ent.vhd

$(WORK-rio_aurora_module-mapped) \
$(WORK-rio_aurora_module_conf) : ../../../../../../units/external/ip_cores/aurora/rio_aurora_module.vhd \
		$(AURORA_8BYTE-aurora_8bytes_2lanes) \
		$(AURORA_4BYTE2LANE-aurora_4bytes_2lanes) \
		$(AURORA_4BYTE1LANE-aurora_4bytes_1lane) \
		$(AURORA_2BYTE-aurora_2bytes_1lane) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_unsigned) \
		$(WORK-math_pack) \
		$(UNISIM-vcomponents) \
		$(IEEE-std_logic_1164) \
		$(WORK-rio_aurora_module)
	$(VCOM) -93 -explicit -work work ../../../../../../units/external/ip_cores/aurora/rio_aurora_module.vhd

$(WORK-sof_eof_generator) \
$(WORK-sof_eof_generator-behavioral) : ../../../../../../units/rio/aurfc/../comp/sof_eof_generator.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/aurfc/../comp/sof_eof_generator.vhd

$(WORK-testbench) \
$(WORK-testbench-behavioral) : top_level_tb.vhd \
		$(WORK-plx_sim) \
		$(WORK-fpga_u5) \
		$(WORK-c6x_constants) \
		$(WORK-c6x_addr_space) \
		$(WORK-plx_oper) \
		$(IEEE-numeric_std) \
		$(STD-textio) \
		$(IEEE-std_logic_textio) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -93 -explicit -work work top_level_tb.vhd

