\hypertarget{group___c_m_s_i_s___n_v_i_c}{\section{Nested Vectored Interrupt Controller (N\-V\-I\-C)}
\label{group___c_m_s_i_s___n_v_i_c}\index{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}}
}


Type definitions for the N\-V\-I\-C Registers.  


\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_n_v_i_c___type}{N\-V\-I\-C\-\_\-\-Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}~0\-U
\item 
\#define \hyperlink{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}~(0x1\-F\-F\-U\-L /$\ast$$<$$<$ N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos$\ast$/)
\item 
\#define \hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}~0\-U
\item 
\#define \hyperlink{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}~(0x1\-F\-F\-U\-L /$\ast$$<$$<$ N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos$\ast$/)
\item 
\#define \hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}~0\-U
\item 
\#define \hyperlink{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}~(0x1\-F\-F\-U\-L /$\ast$$<$$<$ N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos$\ast$/)
\item 
\#define \hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}~0\-U
\item 
\#define \hyperlink{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}~(0x1\-F\-F\-U\-L /$\ast$$<$$<$ N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos$\ast$/)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Type definitions for the N\-V\-I\-C Registers. 

\subsection{Macro Definition Documentation}
\hypertarget{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{\index{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}!N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}}
\index{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}}
\subsubsection[{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk~(0x1\-F\-F\-U\-L /$\ast$$<$$<$ N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos$\ast$/)}}\label{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}
S\-T\-I\-R\-: I\-N\-T\-L\-I\-N\-E\-S\-N\-U\-M Mask \hypertarget{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{\index{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}!N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}}
\index{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}}
\subsubsection[{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk~(0x1\-F\-F\-U\-L /$\ast$$<$$<$ N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos$\ast$/)}}\label{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}
S\-T\-I\-R\-: I\-N\-T\-L\-I\-N\-E\-S\-N\-U\-M Mask \hypertarget{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{\index{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}!N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}}
\index{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}}
\subsubsection[{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk~(0x1\-F\-F\-U\-L /$\ast$$<$$<$ N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos$\ast$/)}}\label{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}
S\-T\-I\-R\-: I\-N\-T\-L\-I\-N\-E\-S\-N\-U\-M Mask \hypertarget{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{\index{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}!N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}}
\index{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}}
\subsubsection[{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Msk~(0x1\-F\-F\-U\-L /$\ast$$<$$<$ N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos$\ast$/)}}\label{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}
S\-T\-I\-R\-: I\-N\-T\-L\-I\-N\-E\-S\-N\-U\-M Mask \hypertarget{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{\index{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}!N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}}
\index{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}}
\subsubsection[{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos~0\-U}}\label{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}
S\-T\-I\-R\-: I\-N\-T\-L\-I\-N\-E\-S\-N\-U\-M Position \hypertarget{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{\index{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}!N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}}
\index{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}}
\subsubsection[{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos~0\-U}}\label{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}
S\-T\-I\-R\-: I\-N\-T\-L\-I\-N\-E\-S\-N\-U\-M Position \hypertarget{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{\index{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}!N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}}
\index{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}}
\subsubsection[{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos~0\-U}}\label{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}
S\-T\-I\-R\-: I\-N\-T\-L\-I\-N\-E\-S\-N\-U\-M Position \hypertarget{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{\index{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}!N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}}
\index{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos@{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}}
\subsubsection[{N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\-V\-I\-C\-\_\-\-S\-T\-I\-R\-\_\-\-I\-N\-T\-I\-D\-\_\-\-Pos~0\-U}}\label{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}
S\-T\-I\-R\-: I\-N\-T\-L\-I\-N\-E\-S\-N\-U\-M Position 