
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)
                         IC Compiler-AG (TM)

        Version H-2013.03-ICC-SP2 for RHEL64 -- May 28, 2013

Zroute is the default router for ICC, ICC-PC, ICC-DP and ICC-AG in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2013 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc_setup.tcl 
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_setup/icc_setup.tcl

##########################################################################################
# Variables for IC Compiler Reference Methodology, IC Compiler Design Planning Reference 
# Methodology, and IC Compiler Hierarchical Reference Methodology 
# Script: icc_setup.tcl
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
# Sourcing the common variables
source -echo ./rm_setup/common_setup.tcl 
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_setup/common_setup.tcl

##########################################################################################
# Variables common to all reference methodology scripts
# Script: common_setup.tcl
# Version: H-2013.03 (April 15, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
set DESIGN_NAME                   "picorv32"  ;#  The name of the top-level design
set DESIGN_REF_DATA_PATH          "~/DA_VLSI_PD"  ;#  Absolute path prefix variable for library/design data.
#  Use this variable to prefix the common absolute path  
#  to the common variables defined below.
#  Absolute paths are mandatory for hierarchical 
#  reference methodology flow.
set DESIGN_INSTANCE			"testbench.uut"	;#  The Design Instance Name for read_saif
##########################################################################################
# Hierarchical Flow Design Variables
##########################################################################################
set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
##########################################################################################
# Library Setup Variables
##########################################################################################
# For the following variables, use a blank space to separate multiple entries.
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
set DESIGN_REF_PATH		  "/js1/songch/SAED32_EDK/lib"
set DESIGN_REF_NLDMA_PATH          "${DESIGN_REF_PATH}/stdcell_rvt"
set DESIGN_REF_NLDMB_PATH          "${DESIGN_REF_PATH}/stdcell_lvt"
set DESIGN_REF_NLDMC_PATH          "${DESIGN_REF_PATH}/stdcell_hvt"
set DESIGN_REF_RAMSA_PATH          "${DESIGN_REF_PATH}/sram"
set DESIGN_REF_RAMSB_PATH          "${DESIGN_REF_PATH}/sram_lp"
set DESIGN_REF_PLL_PATH           "${DESIGN_REF_PATH}/pll"
set DESIGN_REF_PADSA_PATH          "${DESIGN_REF_PATH}/io_std"
set DESIGN_REF_PADSB_PATH          "${DESIGN_REF_PATH}/io_sp"
set DESIGN_REF_TECH_PATH          "/js1/songch/SAED32_EDK/references/orca/dc/models"
#set ADDITIONAL_SEARCH_PATH        ""  ;#  Additional search path to be added to the default search path
set ADDITIONAL_SEARCH_PATH      "         ${DESIGN_REF_NLDMA_PATH}/db_nldm         ${DESIGN_REF_NLDMB_PATH}/db_nldm         ${DESIGN_REF_NLDMC_PATH}/db_nldm         ${DESIGN_REF_RAMSA_PATH}/db_nldm         ${DESIGN_REF_RAMSB_PATH}/db_nldm 	${DESIGN_REF_PLL_PATH}/db_nldm 	${DESIGN_REF_PADSA_PATH}/db_nldm 	${DESIGN_REF_PADSB_PATH}/db_nldm 	${DESIGN_REF_DATA_PATH}/results 	${DESIGN_REF_TECH_PATH}         ${DESIGN_REF_DATA_PATH}/verilog         /js1/songch/SAED32_EDK/references/orca/icc/models 	"
set TARGET_LIBRARY_FILES          "saed32rvt_tt1p05v125c.db saed32hvt_tt1p05v125c.db saed32lvt_tt1p05v125c.db" ;#  Target technology logical libraries
set ADDITIONAL_LINK_LIB_FILES     ""  ;#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
set MIN_LIBRARY_FILES             ""  ;#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
#set MW_REFERENCE_LIB_DIRS         ""  ;#  Milkyway reference libraries (include IC Compiler ILMs here)
set MW_REFERENCE_LIB_DIRS  " 	${DESIGN_REF_NLDMA_PATH}/milkyway/saed32nm_rvt_1p9m 	${DESIGN_REF_NLDMB_PATH}/milkyway/saed32nm_lvt_1p9m 	${DESIGN_REF_NLDMC_PATH}/milkyway/saed32nm_hvt_1p9m 	"
set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the Milkyway reference libs
#set TECH_FILE                     ""  ;#  Milkyway technology file
#set MAP_FILE                      ""  ;#  Mapping file for TLUplus
#set TLUPLUS_MAX_FILE              ""  ;#  Max TLUplus file
#set TLUPLUS_MIN_FILE              ""  ;#  Min TLUplus file
set TECH_FILE        "/js1/songch/SAED32_EDK/references/orca/icc/ref/tech/saed32nm_1p9m_mw.tf"
set MAP_FILE         "/js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_tf_itf_tluplus.map"
set TLUPLUS_MAX_FILE "/js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmax.tluplus"
set TLUPLUS_MIN_FILE "/js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmin.tluplus"
set MW_POWER_NET                "VDD" ;#
set MW_POWER_PORT               "VDD" ;#
set MW_GROUND_NET               "VSS" ;#
set MW_GROUND_PORT              "VSS" ;#
set MIN_ROUTING_LAYER            "M1"   ;# Min routing layer
set MAX_ROUTING_LAYER            "M8"   ;# Max routing layer
set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use
##########################################################################################
# Multivoltage Common Variables
#
# Define the following multivoltage common variables for the reference methodology scripts 
# for multivoltage flows. 
# Use as few or as many of the following definitions as needed by your design.
##########################################################################################
set PD1                          ""           ;# Name of power domain/voltage area  1
set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
set MW_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
set PD2                          ""           ;# Name of power domain/voltage area  2
set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
set MW_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
set PD3                          ""           ;# Name of power domain/voltage area  3
set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
set MW_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
set PD4                          ""           ;# Name of power domain/voltage area  4
set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
set MW_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_setup/common_setup.tcl

###############################
## Flow Variables
###############################
set ICC_INIT_DESIGN_INPUT         "DDC"         ;# VERILOG|DDC|MW; specify the type of starting point;
;# if "VERILOG" is specified, you should also specify a valid $ICC_IN_VERILOG_NETLIST_FILE
;# if "DDC" is specified, you should also specify a valid $ICC_IN_DDC_FILE 
;# if "MW" is specified, you should also specify a valid $ICC_INPUT_CEL
set POWER_OPTIMIZATION            TRUE         ;# TRUE|FALSE; set TRUE to enable power optimization (-power option) for the core commands such as place_opt, clock_opt, 
;# route_opt, and focal_opt. If $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT below is also specified, 
;# leakage power optimization is focused on lvt cell reduction; otherwise focused on leakage power reduction.
set ICC_PLACE_LOW_POWER_PLACEMENT FALSE	       ;# TRUE|FALSE; set TRUE to enable low power placement for place_opt; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT ""  ;# script for customized set_multi_vth_constraints constraints. effective only when $POWER_OPTIMIZATION is set to TRUE;
;# specify to make leakage power optimization focused on lvt cell reduction; 
;# refer to rm_icc_scripts/multi_vth_constraint.example as an example.	   
set DFT                           FALSE	       ;# TRUE|FALSE; set TRUE to enable scan reordering flow and add -optimize_dft option to place_opt and clock_opt commands;
;# if set TRUE, you should also provide a valid $ICC_IN_SCAN_DEF_FILE
set ICC_TIE_CELL_FLOW             FALSE        ;# TRUE|FALSE, set TRUE if you want TIE-CELLS to be used during optimizations instead of TIE-nets
set ICC_DBL_VIA                   TRUE         ;# TRUE|FALSE; set TRUE to enable redundant via insertion; more options in "Chipfinishing and Metal Fill Variables" section
set ICC_FIX_ANTENNA               FALSE        ;# TRUE|FALSE: set TRUE to enable antenna fixing; more options in "Chipfinishing Variables" section
set ADD_FILLER_CELL               FALSE        ;# TRUE|FALSE; set TRUE to enable std cells filler insertion; more options in "Chipfinishing Variables" section
set ICC_REDUCE_CRITICAL_AREA      TRUE         ;# TRUE|FALSE; set TRUE to enable detail route wire spreading
set ICC_CREATE_MODEL              FALSE        ;# TRUE|FALSE; set TRUE to create block abstraction (or ILM) and FRAM view (at block level)
set ICC_CREATE_BLOCK_ABSTRACTION  TRUE	       ;# TRUE|FALSE; set TRUE to create block abstraction, set to FALSE to create ILM (at block level)
set ADD_METAL_FILL                "ICC"        
;# HERCULES : signoff_metal_fill using Hercules
;# ICV : signoff_metal_fill using IC Validator
set SIGNOFF_DRC_ENGINE	"ICV"		       ;# ICV|HERCULES; signoff_drc using ICV or Hercules; more options in "Metal fill and Signoff DRC Variables" section
set ICC_REPORTING_EFFORT          "MED"        ;# OFF|LOW|MED; if set to OFF, no reporting is done; if set to LOW, report_qor/report_constraints/report_power are skipped,
;# additionally, report_timing is skipped in clock_opt_cts
set ICC_SANITY_CHECK              FALSE        ;# TRUE|FALSE, set TRUE to perform check_physical_design
set ICC_ENABLE_CHECKPOINT	  FALSE	       ;# TRUE|FALSE, set TRUE to perform checkpoint strategy for optimization commands 
;# ensure there is enough disk space before enabling this feature. refer to the set_checkpoint_strategy man page for details.
###############################
## General Variables
###############################
set ICC_INPUT_CEL                 "${DESIGN_NAME}_DCT" ;# starting CEL for flow with a Milkyway CEL input which can be the final CEL from Design Compiler Topographical 
set PNET_METAL_LIST               ""           	;# List of metals in the design to be used for (partial) pnet options
set PNET_METAL_LIST_COMPLETE	  ""	       	;# List of metals in the design to be used for (complete) pnet options
set ICC_IN_DONT_USE_FILE          "$LIBRARY_DONT_USE_FILE" ;# script with library modifications for dont_use; default to $LIBRARY_DONT_USE_FILE in common_setup.tcl 
set ICC_FIX_HOLD_PREFER_CELLS     ""           	;# Syntax: library/cell_name - Example: slow/DLY1X1 slow/DLY1X4
set ICC_MAX_AREA                  ""           	;# max_area value used during area optimization
set AREA_CRITICAL_RANGE_PRE_CTS   ""           	;# area critical range use during area optimization during place_opt
set AREA_CRITICAL_RANGE_POST_CTS  ""           	;# area critical range use during area optimization during post-CTS optimization 
set AREA_CRITICAL_RANGE_POST_RT   ""           	;# area critical range use during area optimization during route_opt
set POWER_CRITICAL_RANGE_PRE_CTS  ""           	;# power critical range use during area optimization during place_opt
set POWER_CRITICAL_RANGE_POST_CTS ""           	;# power critical range use during area optimization during post-CTS optimization 
set POWER_CRITICAL_RANGE_POST_RT  ""           	;# power critical range use during area optimization during route_opt
set ICC_NUM_CPUS                  1            	;# number of cpus for distributed processing
;# specify a number greater than 1 to enable it for classic router based route_opt and insert_redundant_via commands
set ICC_NUM_CORES                 1            	;# number of cores on the local host for multicore support; 
;# specify a number greater than 1 to enable it for the core commands
set PLACE_OPT_EFFORT 		  "medium"      ;# low|medium|high; choose effort level for place_opt command
set PLACE_OPT_TRADEOFF_TIMING_FOR_POWER_AREA FALSE ;# TRUE|FALSE; set TRUE to enable timing, power and area tradeoff optimization for place_opt command.
;# It only works for medium effort place_opt with -power option
set ROUTE_OPT_EFFORT 		  "medium"      ;# low|medium|high; choose effort level for route_opt command
set PLACE_OPT_CONGESTION_DRIVEN	  TRUE          ;# TRUE|FALSE; set TRUE to enable congestion removal during place_opt command (place_opt_icc step) and 
;# clock_opt -only_psyn command (clock_opt_psyn_icc step) 
set PLACE_OPT_PREROUTE_FOCALOPT_LAYER_OPTIMIZATION FALSE 
;# TRUE|FALSE; set TRUE to perform layer optimization (preroute_focal_opt -layer_optimization) 
;# on existing buffer trees after place_opt command (place_opt_icc step)
set CLOCK_OPT_PSYN_PREROUTE_FOCALOPT_LAYER_OPTIMIZATION FALSE 
;# TRUE|FALSE; set TRUE to perform layer optimization (preroute_focal_opt -layer_optimization) 
;# on existing buffer trees after clock_opt -only_psyn command (clock_opt_psyn_icc step)
set ICC_CREATE_GR_PNG             FALSE  	;# TRUE|FALSE; set TRUE to create a global route congestion map snapshot in PNG format at the end of route_icc step
set ICC_WRITE_FULL_CHIP_VERILOG   FALSE		;# TRUE|FALSE; set TRUE for write_verilog in outputs_icc.tcl to write out module definitions for soft macros 
if {![info exists MW_POWER_NET]} {
set MW_POWER_NET 		  "VDD"
}
if {![info exists MW_POWER_PORT]} {
set MW_POWER_PORT                 "VDD"
}
if {![info exists MW_GROUND_NET]} {
set MW_GROUND_NET                 "VSS"
}
if {![info exists MW_GROUND_PORT]} { 
set MW_GROUND_PORT                "VSS"
}
###############################
## Cellname Variables
###############################
set ICC_FLOORPLAN_CEL            "init_design_icc"
set ICC_PLACE_OPT_CEL            "place_opt_icc"
set ICC_CLOCK_OPT_CTS_CEL        "clock_opt_cts_icc"
set ICC_CLOCK_OPT_PSYN_CEL       "clock_opt_psyn_icc"
set ICC_CLOCK_OPT_ROUTE_CEL      "clock_opt_route_icc"
set ICC_ROUTE_CEL                "route_icc"
set ICC_ROUTE_OPT_CEL            "route_opt_icc"
set ICC_CHIP_FINISH_CEL          "chip_finish_icc"
set ICC_METAL_FILL_CEL           "metal_fill_icc"
set ICC_ECO_STARTING_CEL	 $ICC_METAL_FILL_CEL         ;# CEL to run ECO on (contains original pre-tape-out database)
set ICC_ECO_CEL             	 "eco_icc"                   ;# CEL after running the ECO (contains new ECO netlist)
set ICC_FOCAL_OPT_STARTING_CEL	 $ICC_CHIP_FINISH_CEL        ;# CEL to run focal_opt on
set ICC_FOCAL_OPT_CEL       	 "focal_opt_icc"             ;# CEL after running focal_opt
set ICC_FLOORPLAN_ODL_CEL	 "init_design_odl" 
set ICC_DP_CREATE_PLANGROUPS_CEL "create_plangroups_dp" 
set ICC_DP_CREATE_ODL_CEL	 "create_odl_dp" 
set ICC_DP_ROUTEABILITY_ON_PLANGROUPS_CEL "routeability_on_plangroups_dp"
set ICC_DP_PIN_ASSIGNMENT_BUDGETING_CEL	 "pin_assignment_budgeting_dp"
set ICC_DP_COMMIT_CEL		 "commit_dp"
############################################################
## Customized Constraint Script for Core Commands (Optional)
############################################################ 
set CUSTOM_INIT_DESIGN_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced before the read_def command;
;# review init_design_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_PLACE_OPT_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the place_opt core command;
;# review place_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_PLACE_OPT_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right after the place_opt core command;
;# review place_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_CTS_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the clock_opt -only_cts core command;
;# review clock_opt_cts_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_CTS_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right after the clock_opt -only_cts core command;
;# review clock_opt_cts_icc script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_PSYN_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the clock_opt -only_psyn core command;
;# review clock_opt_psyn_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_PSYN_POST_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced right after the clock_opt -only_psyn core command;
;# review clock_opt_psyn_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_ROUTE_PRE_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced before the route_group -all_clock_nets command;
;# review clock_opt_route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_ROUTE_PRE_CTO_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced before the optimize_clock_tree command;
;# review clock_opt_route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_ROUTE_POST_CTO_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced after the optimize_clock_tree command;
;# review clock_opt_route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_PRE_SCRIPT ""			;# An optional Tcl file; if specified, will be sourced before the route_opt -initial_route_only command;
;# review route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_POST_SCRIPT ""			;# An optional Tcl file; if specified, will be sourced after the route_opt -initial_route_only command;
;# review route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_OPT_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the route_opt core command;
;# review route_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_OPT_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right after the route_opt core command;
;# review route_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_FOCAL_OPT_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced before the focal_opt core commands;
;# review focal_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_FOCAL_OPT_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced after the focal_opt core commands;
;# review focal_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CHIP_FINISH_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced before the route_opt -inc -size_only command;
;# review chip_finish_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
###############################
## Floorplan Input Variables          		    
###############################
set ICC_FLOORPLAN_INPUT           	"CREATE"   ;# DEF | FP_FILE | CREATE | USER_FILE | SKIP; "DEF" reads $ICC_IN_DEF_FILE; "FP_FILE" reads ICC_IN_FLOORPLAN_FILE;
;# "CREATE" uses create_floorplan command; "USER_FILE" sources $ICC_IN_FLOORPLAN_USER_FILE; 
;# "SKIP" skips floorplanning section
set ICC_IN_DEF_FILE		  	""	;# Complete floorplan file in DEF format
set ICC_IN_FLOORPLAN_FILE	  	""	;# Complete floorplan file generated by write_floorplan 
set ICC_IN_FLOORPLAN_USER_FILE	  	""	;# Complete floorplan file generated by user; This file will simply be sourced.
set ICC_IN_PIN_PAD_PHYSICAL_CONSTRAINTS_FILE ""	;# I/O constraint file generated by write_pin_pad_physical_constraints which contains pin or pad information
;# applied prior to create_floorplan command   
set ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE "" ;# a file to include physical-only cell creation commands to be sourced
;# e.g. create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
set ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE "" ;# a file to include physical-only cell connection commands to be sourced
;# e.g. derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT -cells {vdd1left vdd1right vdd1top vdd1bottom}
set ICC_PHYSICAL_CONSTRAINTS_FILE 	""	;# script to add incremental floorplan constraints which will be sourced after read_def, read_floorplan, or floorplan creation
set CUSTOM_CONNECT_PG_NETS_SCRIPT 	""      ;# script for customized derive_pg_connection commands which replaces the default derive_pg_connection commands in the scripts   
###############################
## Timing Variables
###############################
set ICC_APPLY_RM_DERATING               FALSE 	;# TRUE|FALSE; when set to FALSE, the derating is assumed to be set in the SDC
set ICC_LATE_DERATING_FACTOR	        1.01 	;# Late derating factor, used for both data and clock 
set ICC_EARLY_DERATING_FACTOR	        0.99 	;# Early derating factor, used for both data and clock 
set ICC_APPLY_RM_UNCERTAINTY_PRECTS     FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_PRECTS
set ICC_APPLY_RM_UNCERTAINTY_POSTCTS    FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_POSTCTS
set ICC_UNCERTAINTY_PRECTS_FILE         ""   	;# Pre-cts uncertainty file used during place_opt
set ICC_UNCERTAINTY_POSTCTS_FILE        ""   	;# Post-cts uncertainty file used during post-CTS optimization and route_opt
set ICC_MAX_TRANSITION                  ""   	;# max_transition value set on the design
set ICC_CRITICAL_RANGE                  ""   	;# critical_range set on the design; default = 50% of each clock period
set ICC_MAX_FANOUT                      ""   	;# max_fanout value set on the design
set ICC_FULL_ARNOLDI                    FALSE	;# TRUE|FALSE; when set to TRUE, will enable full-Arnoldi, i.e. no net filtering
set ICC_IN_AOCV_TABLE_FILE		""	;# A file containing advanced on-chip variation (OCV) derate factor tables written out by PrimeTime's write_binary_aocvm command 
;# If specified, it will be read right before clock_opt -only_psyn command at clock_opt_psyn_icc step and AOCV analysis will be enabled
#######################################
## Clock Tree Synthesis (CTS) Variables
#######################################
set ICC_CTS_RULE_NAME		"iccrm_clock_double_spacing" ;# specify the name of a clock nondefault routing rule that you have defined (for ex, in common_cts_settings_icc.tcl); 
;# it will be associated with set_clock_tree_options -routing_rule  
;# If ICC_CTS_RULE_NAME is set to iccrm_clock_double_spacing, double spacings will be applied to all layers
set ICC_CTS_LAYER_LIST		""		;# clock tree layers, usually M3 and above; e.g. set ICC_CTS_LAYER_LIST "M3 M4 M5"
set ICC_CTS_REF_LIST		""		;# cells for CTS; a space-deliminated list: cell1 cell2 
set ICC_CTS_REF_DEL_INS_ONLY	""		;# cells for CTS delay insertion; a space-deliminated list: cell1 cell2
set ICC_CTS_REF_SIZING_ONLY	""		;# cells for CTS sizing only; a space-deliminated list: cell1 cell2 
set ICC_CTS_SHIELD_RULE_NAME	""		;# specify clock shielding rule name; requires $ICC_CTS_SHIELD_SPACINGS, $ICC_CTS_SHIELD_WIDTHS to be also specified    
set ICC_CTS_SHIELD_SPACINGS	""		;# specify clock shielding spacing associated with shielding rule; a list of layer name and spacing pairs
set ICC_CTS_SHIELD_WIDTHS	""		;# specify clock shielding width associated with shielding rule: a list of layer name and width pair
set ICC_CTS_SHIELD_CLK_NAMES	""		;# optionally specify a subset of clock names to apply the clock shielding rule: $ICC_CTS_SHIELD_RULE_NAME;
;# if not specified, $ICC_CTS_SHIELD_RULE_NAME will be applied to all clock nets 
set ICC_CTS_INTERCLOCK_BALANCING	FALSE	;# TRUE|FALSE; set TRUE to enable -inter_clock_balance for "clock_opt -only_cts" at clock_opt_cts_icc task;
;# specify $ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE to set the options  
set ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE	"" ;# an optional file which contains set_inter_clock_delay_options commands
set ICC_CTS_UPDATE_LATENCY	FALSE		;# set TRUE to perform clock latency update post CTS
set ICC_CTS_LATENCY_OPTIONS_FILE	""	;# an optional file which specifies the latency adjustment options
set ICC_CTS_LOW_POWER_PLACEMENT	FALSE	        ;# TRUE|FALSE; set TRUE to enable low power placement for CTS; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_CLOCK_GATE_MERGE	FALSE		;# TRUE|FALSE; set TRUE to enable clock gate merging for CTS for power reduction; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_CLOCK_GATE_SPLIT	FALSE		;# TRUE|FALSE; set TRUE to enable clock gate splitting for CTS for reducing enable pin violations; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_SELF_GATING		FALSE		;# TRUE|FALSE; set TRUE to insert XOR self-gating logic during clock tree synthesis before clock tree construction
;# An optional gate-level SAIF file ($ICC_IN_SAIF_FILE) is recommended in order to provide clock activity information
set ICC_IN_SAIF_FILE            "$DESIGN_NAME.saif" ;# An optional gate-level SAIF file for low power placement ($ICC_CTS_LOW_POWER_PLACEMENT) and self-gating ($ICC_CTS_SELF_GATING)
set ICC_SAIF_INSTANCE_NAME      $DESIGN_NAME	;# the instance in the SAIF file containing switching activity
set ICC_POST_CLOCK_ROUTE_CTO	FALSE  	       	;# set TRUE if to perform post route clock tree optimization after clock routing at clock_opt_route_icc step
#########################################
## Routing and Chipfinishing Variables
#########################################
## end cap cells 
set ICC_H_CAP_CEL                  ""           ;# defines the horizontal CAP CELL library cell 
set ICC_V_CAP_CEL                  ""           ;# defines the vertical CAP CELL library cell (for the Well Proximity Effect)
## redundant via insertion (ICC_DBL_VIA) options
set ICC_DBL_VIA_FLOW_EFFORT      LOW            ;# LOW|MED|HIGH  - MED enables concurrent soft-rule redundant via insertion
;# HIGH runs another redundant via, timing driven, after chipfinishing
set ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT ""         ;# script to define the redundant via definitions
set ICC_DBL_VIA_DURING_INITIAL_ROUTING TRUE	;# TRUE|FALSE - TRUE enables automatic redundant via insertion after detail route change of "route_opt -initial"
;# FALSE runs insert_zrt_redundant_vias after "route_opt -initial"
## antenna fixing (ICC_FIX_ANTENNA) options
set ANTENNA_RULES_FILE           ""             ;# defines the antenna rules
set ICC_USE_DIODES               FALSE          ;# TRUE|FALSE; control variable to allow diodes to be inserted both by the 
;# insert_port_protection_diodes command as well as the router
set ICC_ROUTING_DIODES           ""             ;# space separated list of diode names
set ICC_PORT_PROTECTION_DIODE    ""             ;# diode name for insert_port_protection_diodes
;# Format = library_name/diode_name
set ICC_PORT_PROTECTION_DIODE_EXCLUDE_PORTS ""  ;# a list of ports to be excluded by insert_port_protection_diodes
## filler cell insertion (ADD_FILLER_CELL) options
set FILLER_CELL_METAL            ""             ;# space separated list of filler cells with metals
set FILLER_CELL                  ""             ;# space separated list of filler cells 
## signal em
set ICC_FIX_SIGNAL_EM		 FALSE		;# TRUE|FALSE; set TRUE to enable signal em fixing; please uncomment the section and follow instruction in chip_finish_icc.tcl 
###############################
## Emulation TLUplus Files
###############################
## Note : emulated metal fill mau not correlate well with real metal fill, especially for advanced technology nodes.
#  Please use it for reference only.
set TLUPLUS_MAX_EMULATION_FILE         ""  	;#  Max TLUplus file
set TLUPLUS_MIN_EMULATION_FILE         ""  	;#  Min TLUplus file
###############################
## check_signoff_correlation  Variables
###############################
set PT_DIR ""                          		;# path to PrimeTime bin directory
set PT_SDC_FILE ""                     		;# optional file in case PrimeTime has a different SDC that what is available in the IC Compiler database
set STARRC_DIR ""                      		;# path to StarRC bin directory
set STARRC_MAX_NXTGRD ""               		;# MAX NXTGRD file
set STARRC_MIN_NXTGRD ""               		;# MIN NXTGRD file
set STARRC_MAP_FILE "$MAP_FILE"        		;# NXTGRD mapping file, defaults to TLUPlus mapping file, but could be different
set ICC_SIGNOFF_OPT_CHECK_CORRELATION_PREROUTE_SCRIPT "" ;# a file to be sourced to run check_signoff_correlation at end of place_opt_icc step; 
;# example - rm_icc_scripts/signoff_opt_check_correlation_preroute_icc.example.tcl
set ICC_SIGNOFF_OPT_CHECK_CORRELATION_POSTROUTE_SCRIPT "" ;# a file to be sourced to run at check_signoff_correlation end of route_opt_icc step; 
;# example - rm_icc_scripts/signoff_opt_check_correlation_postroute_icc.example.tcl
#######################################
## Metal fill and Signoff DRC Variables
#######################################
## For Hercules - ensure environment variable HERCULES_HOME_DIR is set and that Hercules is included in the same path where the IC Compiler shell is executed from
## For IC Validator metal Fill - ensure environment variable PRIMEYIELD_HOME_DIR is set and that IC Validator is included in the same path where the IC Compiler shell is executed from
## For IC Validator DRC - ensure environment variable ICV_HOME_DIR is set and that IC Validator is included in the same path where the IC Compiler shell is executed from
set SIGNOFF_FILL_RUNSET ""             		;# IC Validator or Hercules runset for signoff_metal_fill command
set SIGNOFF_DRC_RUNSET  ""             		;# IC Validator or Hercules runset for signoff_drc command
set SIGNOFF_MAPFILE     ""             		;# IC Validator|Hercules mapping file for signoff_metal_fill and signoff_drc commands
## Options for signoff_metal_fill command using ICV engine in metal_fill_icc.tcl
set SIGNOFF_METAL_FILL_TIMING_DRIVEN FALSE  	;# TRUE|FALSE : set this to TRUE to enable timing driven for IC Validator metal fill 	
set TIMING_PRESERVE_SLACK_SETUP	"0.1"  		;# float : setup slack threshold for timing driven ICV metal fill; default 0.1
;# also used by wire_spreading/widening in chip_finishi_icc.tcl
set TIMING_PRESERVE_SLACK_HOLD "0"     		;# float : hold slack threshold for wire_spreading/widening in chip_finishi_icc.tcl; default 0
## Options for insert_metal_fill command using ICC engine in metal_fill_icc.tcl
set ICC_METAL_FILL_SPACE           2            ;# space amount used during the IC Compiler insert_metal_fill command
set ICC_METAL_FILL_TIMING_DRIVEN  TRUE          ;# enables timing driven metal fill for the IC Compiler insert_metal_fill command
###############################
## focal_opt Variables
###############################
set ICC_FOCAL_OPT_HOLD_VIOLS     "all"          ;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all hold violations
set ICC_FOCAL_OPT_SETUP_VIOLS    ""          	;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all setup violations
set ICC_FOCAL_OPT_DRC_NET_VIOLS  "all"          ;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all DRC net violations
set ICC_FOCAL_OPT_DRC_PIN_VIOLS  ""             ;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all DRC pin violations
set ICC_FOCAL_OPT_XTALK_VIOLS    ""             ;# filename - blank to skip; filename to fix crosstalk violations from a file
###############################
## ECO Flow Variables
###############################
set ICC_ECO_FLOW		"NONE" 	;# NONE|UNCONSTRAINED|FREEZE_SILICON
;# UNCONSTRAINED : NO spare cell insertion ; cells can be added (pre tapeout)
;# FREEZE_SILICON : spare cell insertion/freeze silicon ECO
set ICC_SPARE_CELL_FILE         ""     	;# Tcl script to insert the spare cells, e.g. :
;# insert_spare_cells -lib_cell {INV8 DFF1} -cell_name spares -num_instances 300
set ICC_ECO_FILE                ""     	;# a verilog netlist or Tcl file containing ECO changes - specify the file name and type of file using ICC_ECO_FLOW_TYPE
set ICC_ECO_FLOW_TYPE		"verilog" ;# verilog | pt_drc_setup_fixing_tcl | pt_hold_fixing_tcl - specify type of ECO file for UNCONSTRAINED ICC_ECO_FLOW;
;# depending on the value specified, the commands used to read ECO file and place ECO cells vary;
;# specify verilog if you provide a functional eco file for ICC_ECO_FILE;
;# specify pt_drc_setup_fixing_tcl if you provide a change file generated by the PrimeTime fix_eco_drc or fix_eco_timing -setup commands;
;# specify pt_hold_fixing_tcl if you provide a change file generated by the PrimeTime fix_eco_timing -hold command
set ICC_ECO_METAL_FILL_MODE	"early_stage" ;# early_stage | signoff_stage; only ICV is supported;
;# specify early stage to use ICV DRC based metal fill trimming (faster);
;# specify signoff_stage to perform complete ICV metal fill purge, ADR and metal fill insertion  
########################################################################################################################
############                        IC COMPILER DESIGN PLANNING SPECIFIC                         #######################   
############(variables for IC Compiler Design Planning and IC Compiler Hierarchical Reference Methodologies)  ##########
########################################################################################################################
########################################################################################################################
## Common variables (applied to both IC Compiler Design Planning and IC Compiler Hierarchical Reference Methodologies )
########################################################################################################################
set ICC_DP_VERBOSE_REPORTING		FALSE		;# TRUE|FALSE; generate additional reports before placement
set ICC_DP_SET_HFNS_AS_IDEAL_THRESHOLD	""		;# integer; specify a threshold to set nets with fanout larger than it as ideal nets
set ICC_DP_SET_MIXED_AS_IDEAL		TRUE		;# TRUE|FALSE; set mixed clock/signal paths as ideal nets
set ICC_DP_FIX_MACRO_LIST		""		;# ""|skip|"a_list_of_macros"; unfix all macros OR skip fix OR fix specified macros before placement
set CUSTOM_ICC_DP_PLACE_CONSTRAINT_SCRIPT ""            ;# Put your set_keepout_margin and fp_set_macro_placement_constraint in this file 
set CUSTOM_ICC_DP_PREROUTE_STD_CELL_SCRIPT ""		;# File to perform customized preroute_standard_cell commands
## PNS and PNA control variables
set CUSTOM_ICC_DP_PNS_CONSTRAINT_SCRIPT ""              ;# File to add PNS constraints which is loaded before running PNS
set PNS_POWER_NETS         		"${MW_POWER_NET} ${MW_GROUND_NET}" ;# Target nets for PNS; syntax is "your_power_net your_ground_net" 
set PNS_POWER_BUDGET       		1000          	;# Unit in milliWatts; default is 1000
set PNS_VOLTAGE_SUPPLY     		1.5           	;# Unit in Volts; default is 1.5
set PNS_VIRTUAL_RAIL_LAYER 		""              ;# Specify the metal layer you want to use as virtual rail
set PNS_OUTPUT_DIR         		"./pna_output"  ;# Output directory for PNS and PNA output files
set PNA_EXTRACTION_TEMPERATURE		""		;# Float; set the wire extraction temperature for PNA. Optional.
set PNA_EXTRACTION_CORNER		""		;# min|max; set the parasitic corner for RC extraction for PNA. Optional.
###############################################################
## IC Compiler Hierarchical Reference Methodology Variables
###############################################################
set ICC_DP_PLAN_GROUPS		"$HIERARCHICAL_CELLS"	;# full module names from which plan groups will be created
;#   space deliminated list: "top/A top/B top/C"
;# default to $HIERARCHICAL_CELLS from common_setup.tcl if using Design Compiler Topographical
set ICC_DP_PLANGROUP_FILE               ""              ;# floorplan file containing plan group creation and location which should be the output of write_floorplan
set ICC_DP_ALLOW_FEEDTHROUGH	        FALSE		;# TRUE|FALSE; allow feedthrough creation during pin assignment 
set CUSTOM_ICC_DP_PNS_SCRIPT 		""              ;# customized PNS script; replacing PNS section in scripts; for template based PNS, this is required
set CUSTOM_ICC_DP_PNA_SCRIPT 		""              ;# customized PNA script; replacing PNA section in scripts
## DFT-aware hierarchical design planning variables 
set ICC_DP_DFT_FLOW			FALSE		;# TRUE|FALSE; enable DFT-aware hierarchical design planning flow; requires ICC_IN_FULL_CHIP_SCANDEF_FILE
set ICC_IN_FULL_CHIP_SCANDEF_FILE "$DESIGN_NAME.mapped.expanded.scandef"		
;# full-chip SCANDEF file for DFT-aware hierarchical design planning flow (see $ICC_DP_DFT_FLOW)
;# used only in hierarchical design planning phase; not used or needed for block level implementations and top level assembly 
set BUDGETING_SDC_OUTPUT_DIR            "./sdc"         ;# budgeting SDC output directory; default is "./sdc"
## ODL flow variables
set ICC_DP_ODL_HOST_OPTION 	""			;# lsf|grd|samehost|list_of_hosts; this controls the set_host_options value for create_on_demand_netlist
;# if either lsf or grd is specified, you must also specify $ICC_DP_ODL_HOST_OPTION_SUBMIT_OPTIONS 
;# if list_of_hosts is specified, you must also specify $ICC_DP_ODL_HOST_OPTION_HOSTS_LIST 
set ICC_DP_ODL_HOST_OPTION_SUBMIT_OPTIONS {}		;# controls the value of -submit_option option for set_host_options for create_on_demand_netlist command. 
;# If ICC_DP_ODL_HOST_OPTION is set to lsf, 
;# then lsf specific submit options should be specified, for example, 
;# {-q bnormal -R "rusage\[mem=12000\]\cputype==emt64 cpuspeed==EMT3000 qsc==e"}
set ICC_DP_ODL_HOST_OPTION_HOSTS_LIST	""              ;# a list of hosts on which to perform create_on_demand_netlist
## TIO and block abstraction variables
set ICC_BLOCK_ABSTRACTIONS_LIST		""		;# a list of all the block abstractions used in the design if $ICC_CREATE_BLOCK_ABSTRACTION is set to TRUE;
;# if left empty, the list will be auto set to include all soft macros in the design if you are following HRM step-by-step 
set ICC_TIO_BLOCK_LIST			$ICC_BLOCK_ABSTRACTIONS_LIST
;# a list of names of block abstractions that are to be optimized by transparent interface optimization (TIO) at route_opt_icc;
;# you can change it to a subset of block abstractions before route_opt_icc starts  
set ICC_TIO_OPTIMIZE_BLOCK_INTERFACE    TRUE            ;# TRUE|FALSE; set TRUE for TIO to optimize interface logic
set ICC_TIO_OPTIMIZE_MIM_BLOCK_INTERFACE FALSE          ;# TRUE|FALSE; set TRUE for TIO to optimize inside MIM blocks; set true only when you are opening MIM blocks for TIO
set ICC_TIO_OPTIMIZE_SHARED_LOGIC       FALSE           ;# TRUE|FALSE; set TRUE for TIO to optimize shared logic; requires $ICC_TIO_OPTIMIZE_BLOCK_INTERFACE to be also enabled
set ICC_TIO_HOST_OPTION 		""		;# lsf|grd|samehost|list_of_hosts; this controls the set_host_options value for TIO
;# if either lsf or grd is specified, you must also specify $ICC_TIO_HOST_OPTION_SUBMIT_OPTIONS 
;# if list_of_hosts is specified, you must also specify $ICC_TIO_HOST_OPTION_HOSTS_LIST
;# Please note that if $ICC_TIO_OPTIMIZE_BLOCK_INTERFACE is set to TRUE and $ICC_TIO_BLOCK_LIST is not empty,
;# which are both default for HRM, you should also specify a valid value for $ICC_TIO_HOST_OPTION
set ICC_TIO_HOST_OPTION_SUBMIT_OPTIONS {}		;# controls the value of -submit_option option for set_host_options for TIO 
;# If $ICC_TIO_HOST_OPTION is set to lsf, 
;# then lsf specific submit options should be specified and vice versa, for example, 
;# {-q bnormal -R "rusage\[mem=12000\]\cputype==emt64 cpuspeed==EMT3000 qsc==e"}
set ICC_TIO_HOST_OPTION_HOSTS_LIST	""              ;# a list of hosts on which to perform automatic block update during TIO
set ICC_TIO_WRITE_ECO_FILE              FALSE		;# TRUE|FALSE; set TRUE for TIO to write out an ECO file to TIO_eco_changes directory
set ICC_IMPLEMENTATION_PHASE		default         ;# default|block|top; set it to block or top to disable tasks such as Milkyway design library creation,
;# importing of black boxes, scenario creation, voltage area creation, and power switch creation, etc 
;# in init_design_icc.tcl which should have been completed during design planning phase and should be skipped during 
;# block and top level implementation phases; also set it to top to enable TIO at route_opt_icc task;
;# if you are following IC Compiler Hierarchical RM step-by-step, please do not change this;
;# it will be automatically set to block or top for block or top level designs, respectively
set MW_SOFT_MACRO_LIBS                  ""       	;# a list containing paths to all block libraries; they will be added as reference libraries of the top level library
;# if you are following IC Compiler Hierarchical RM step-by-step, please do not change this;
;# it will be automatically set to include all block libraries in the design for top level implementation
###############################################################################
## IC Compiler Design Planning Reference Methodology (Flat) Variables
###############################################################################
## explore mode: flow control variables
set ICC_DP_EXPLORE_MODE			TRUE		;# TRUE|FALSE; turn on exploration mode
set ICC_DP_EXPLORE_STYLE		default		;# valid options are: default | placement_only | no_pns_pna | no_ipo
;# default: place -> PNS/PNA -> in-place optimization -> final groute, snapshot, QoR, timing, and outputs 
;# placement_only: skips pns/pna and in-place optimization from default | no_pns_pna: skips pna/pns from default 
;# | no_ipo: skips in-place optimization from default 
set ICC_DP_EXPLORE_SAVE_CEL_EACH_STEP 	FALSE		;# TRUE|FALSE; save 3 additional CEL after placement, in-place optimization, and PNS in explore mode (requires more disk space)
set ICC_DP_EXPLORE_REPORTING_EACH_STEP	FALSE		;# TRUE|FALSE; generate QoR snapshot and timing report after each step (longer run time)
set ICC_DP_EXPLORE_USE_GLOBAL_ROUTE 	FALSE		
set ICC_DP_EXPLORE_SAVE_CEL_AFTER_GROUTE TRUE		;# TRUE|FALSE; save 2 additional CEL after global route: one after placement and one at the end
set ICC_DP_EXPLORE_CUSTOM_PG_SCRIPT	""		;# string; script to be loaded to create customized PG straps after placement in explore mode; 
;# valid only if ICC_DP_EXPLORE_STYLE is placement_only or no_pns_pna
## explore mode: additional PNS control variables
set PNS_TARGET_VOLTAGE_DROP     	250	        ;# Unit in milliVolts. Tool default is 10% of PNS_POWER_BUDGET
set PNS_BLOCK_MODE         		FALSE           ;# TRUE|FALSE; specify if the design is block or top level; It turns on correspondant options in PNS and PNA
set PNS_PAD_MASTERS        		""		;# Only for top level design with power pads. Specify cell masters for power pads, e.g. "pv0i.FRAM pv0a.FRAM"
set PNS_PAD_INSTANCE_FILE  		""              ;# Only for top level design with power pads. Specify the file with a list of power pad instances
set PNS_PAD_MASTER_FILE    		""		;# Only for top level design with power pads. Specify the file with a list of power pad masters
## Please provide only one of PNS_PAD_MASTERS, OR PNS_PAD_INSTANCE_FILE, OR PNS_PAD_MASTER_FILE 
#####################################################################################################################################
## NO NEED TO CHANGE THE FOLLOWING IF Design Compiler Reference Metholodgy IS USED PRIOR TO IC Compiler Reference Methodology
#####################################################################################################################################
set ICC_IN_VERILOG_NETLIST_FILE "$DESIGN_NAME.mapped.v" ;#1 to n verilog input files, spaced by blanks
set ICC_IN_SDC_FILE             "$DESIGN_NAME.mapped.sdc"
set ICC_IN_DDC_FILE             "$DESIGN_NAME.mapped.ddc"
set ICC_IN_UPF_FILE             "$DESIGN_NAME.mapped.upf"
set ICC_IN_SCAN_DEF_FILE        "$DESIGN_NAME.mapped.scandef" 			;# default from Design Compiler Reference Metholodgy is $DESIGN_NAME.mapped.scandef
set MW_DESIGN_LIBRARY           "${DESIGN_NAME}_LIB"    ;# Milkyway design library
set COPY_FROM_MW_DESIGN_LIBRARY ""			;# specify a milkyway design library if you want reference methodology to copy it as MW_DESIGN_LIBRARY
;# only applies if ICC_INIT_DESIGN_INPUT is set to Milkyway
set REPORTS_DIR                 "reports"               ;# Directory to write reports.
set RESULTS_DIR                 "results"               ;# Directory to write output data files
set SOURCE_DIR 			$RESULTS_DIR		;# Source directory for analysis tasks such as FM and MVRC
set REPORTS_DIR_INIT_DESIGN                     $REPORTS_DIR
set REPORTS_DIR_PLACE_OPT                       $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_CTS                   $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_PSYN                  $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_ROUTE                 $REPORTS_DIR
set REPORTS_DIR_ROUTE                           $REPORTS_DIR
set REPORTS_DIR_ROUTE_OPT                       $REPORTS_DIR
set REPORTS_DIR_CHIP_FINISH                     $REPORTS_DIR
set REPORTS_DIR_ECO                        	$REPORTS_DIR
set REPORTS_DIR_FOCAL_OPT                       $REPORTS_DIR
set REPORTS_DIR_SIGNOFF_OPT                     $REPORTS_DIR
set REPORTS_DIR_METAL_FILL                      $REPORTS_DIR
set REPORTS_DIR_DP            			$REPORTS_DIR
set REPORTS_DIR_DP_CREATE_PLANGROUPS		$REPORTS_DIR
set REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS   $REPORTS_DIR
set REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING     $REPORTS_DIR
set REPORTS_DIR_DP_COMMIT                       $REPORTS_DIR
set REPORTS_DIR_DP_PREPARE_BLOCK                $REPORTS_DIR
set REPORTS_DIR_FORMALITY			$REPORTS_DIR
if { ! [file exists $REPORTS_DIR_INIT_DESIGN] } { file mkdir $REPORTS_DIR_INIT_DESIGN }
if { ! [file exists $REPORTS_DIR_PLACE_OPT] } { file mkdir $REPORTS_DIR_PLACE_OPT }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_CTS] } { file mkdir $REPORTS_DIR_CLOCK_OPT_CTS }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_PSYN] } { file mkdir $REPORTS_DIR_CLOCK_OPT_PSYN }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_ROUTE] } { file mkdir $REPORTS_DIR_CLOCK_OPT_ROUTE }
if { ! [file exists $REPORTS_DIR_ROUTE] } { file mkdir $REPORTS_DIR_ROUTE }
if { ! [file exists $REPORTS_DIR_ROUTE_OPT] } { file mkdir $REPORTS_DIR_ROUTE_OPT }
if { ! [file exists $REPORTS_DIR_CHIP_FINISH] } { file mkdir $REPORTS_DIR_CHIP_FINISH }
if { ! [file exists $REPORTS_DIR_ECO] } { file mkdir $REPORTS_DIR_ECO }
if { ! [file exists $REPORTS_DIR_FOCAL_OPT] } { file mkdir $REPORTS_DIR_FOCAL_OPT }
if { ! [file exists $REPORTS_DIR_SIGNOFF_OPT] } { file mkdir $REPORTS_DIR_SIGNOFF_OPT }
if { ! [file exists $REPORTS_DIR_METAL_FILL] } { file mkdir $REPORTS_DIR_METAL_FILL }
if { ! [file exists $REPORTS_DIR_DP] } { file mkdir $REPORTS_DIR_DP }
if { ! [file exists $REPORTS_DIR_DP_CREATE_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_CREATE_PLANGROUPS }
if { ! [file exists $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS }
if { ! [file exists $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING] } { file mkdir $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING }
if { ! [file exists $REPORTS_DIR_DP_COMMIT] } { file mkdir $REPORTS_DIR_DP_COMMIT }
if { ! [file exists $REPORTS_DIR_DP_PREPARE_BLOCK] } { file mkdir $REPORTS_DIR_DP_PREPARE_BLOCK }
if { ! [file exists $REPORTS_DIR_FORMALITY] } { file mkdir $REPORTS_DIR_FORMALITY }
## Logical libraries
set_app_var search_path	". ./rm_icc_scripts ./rm_icc_zrt_scripts ./rm_icc_dp_scripts ./$RESULTS_DIR $ADDITIONAL_SEARCH_PATH $search_path" 
if {$synopsys_program_name != "mvrc"} {
  set_app_var target_library	"$TARGET_LIBRARY_FILES"
  set_app_var link_library	"* $TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
} else {
  set_app_var link_library	"$TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
}
if { ! [file exists $RESULTS_DIR] } {
  file mkdir $RESULTS_DIR
}
if { ! [file exists $REPORTS_DIR] } {
  file mkdir $REPORTS_DIR
}
if {$synopsys_program_name == "icc_shell"} {

## Min/Max library relationships
#  For "set_operating_conditions -analysis_type on_chip_variation", it is not recommended if only -max is specified.
#  Only use it if both -max and -min of set_operating_conditions are specified and point to two different libraries
#  and are characterized to model OCV effects of the same corner.
if {$MIN_LIBRARY_FILES != "" } {
  foreach {max_library min_library} $MIN_LIBRARY_FILES {
    set_min_library $max_library -min_version $min_library
  }
}

## Reference libraries
if { ![file exists [which $MW_REFERENCE_CONTROL_FILE]]} {
 if {[file exists $MW_DESIGN_LIBRARY/lib]} {
   set_mw_lib_reference $MW_DESIGN_LIBRARY -mw_reference_library "$MW_REFERENCE_LIB_DIRS $MW_SOFT_MACRO_LIBS"
 }
}

## PD4 is not always used
if {![info exists PD4]} {set PD4 ""}

## Avoiding too many messages
set_message_info -id PSYN-040 -limit 10 ;# Dont_touch for fixed cells
set_message_info -id PSYN-087 -limit 10 ;# Port inherits its location from pad pin
set_message_info -id LINT-8   -limit 10 ;# input port is unloaded

set_app_var check_error_list "$check_error_list LINK-5 PSYN-375"

}

------------------- Internal Reference Library Settings -----------------

Library    /bks2/PB17061127/DA_VLSI_PD/picorv32_LIB
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m


------------------- Control File Reference Library Settings -----------

Library    /bks2/PB17061127/DA_VLSI_PD/picorv32_LIB
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m
-------------------------------------------------------------------------

if {$synopsys_program_name == "fm_shell"} {
set_app_var sh_new_variable_message false
} 
#################################################################################
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_setup/icc_setup.tcl

############################################
## route_opt_icc: Post Route optimization ##
############################################
open_mw_lib $MW_DESIGN_LIBRARY
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
	pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     MRPIN        |	MRDL9PIN	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA5         |	M8
	Mask Name      via5         |	metal8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA6         |	VIA8
	Mask Name      via6         |	via8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA7         |	M9
	Mask Name      via7         |	metal9	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA8         |	CO
	Mask Name      via8         |	polyCont	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA1         |	M6
	Mask Name      via1         |	metal6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA2         |	VIA6
	Mask Name      via2         |	via6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA3         |	M7
	Mask Name      via3         |	metal7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA4         |	VIA7
	Mask Name      via4         |	via7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M7           |	M4
	Mask Name      metal7       |	metal4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M8           |	VIA4
	Mask Name      metal8       |	via4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M9           |	M5
	Mask Name      metal9       |	metal5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     CO           |	VIA5
	Mask Name      polyCont     |	via5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M3           |	M2
	Mask Name      metal3       |	metal2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M4           |	VIA2
	Mask Name      metal4       |	via2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M5           |	M3
	Mask Name      metal5       |	metal3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M6           |	VIA3
	Mask Name      metal6       |	via3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M2           |	VIA1
	Mask Name      metal2       |	via1	 (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
	pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     MRPIN        |	MRDL9PIN	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA5         |	M8
	Mask Name      via5         |	metal8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA6         |	VIA8
	Mask Name      via6         |	via8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA7         |	M9
	Mask Name      via7         |	metal9	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA8         |	CO
	Mask Name      via8         |	polyCont	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA1         |	M6
	Mask Name      via1         |	metal6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA2         |	VIA6
	Mask Name      via2         |	via6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA3         |	M7
	Mask Name      via3         |	metal7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA4         |	VIA7
	Mask Name      via4         |	via7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M7           |	M4
	Mask Name      metal7       |	metal4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M8           |	VIA4
	Mask Name      metal8       |	via4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M9           |	M5
	Mask Name      metal9       |	metal5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     CO           |	VIA5
	Mask Name      polyCont     |	via5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M3           |	M2
	Mask Name      metal3       |	metal2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M4           |	VIA2
	Mask Name      metal4       |	via2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M5           |	M3
	Mask Name      metal5       |	metal3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M6           |	VIA3
	Mask Name      metal6       |	via3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M2           |	VIA1
	Mask Name      metal2       |	via1	 (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
	pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     MRPIN        |	MRDL9PIN	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA5         |	M8
	Mask Name      via5         |	metal8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA6         |	VIA8
	Mask Name      via6         |	via8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA7         |	M9
	Mask Name      via7         |	metal9	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA8         |	CO
	Mask Name      via8         |	polyCont	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA1         |	M6
	Mask Name      via1         |	metal6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA2         |	VIA6
	Mask Name      via2         |	via6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA3         |	M7
	Mask Name      via3         |	metal7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA4         |	VIA7
	Mask Name      via4         |	via7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M7           |	M4
	Mask Name      metal7       |	metal4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M8           |	VIA4
	Mask Name      metal8       |	via4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M9           |	M5
	Mask Name      metal9       |	metal5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     CO           |	VIA5
	Mask Name      polyCont     |	via5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M3           |	M2
	Mask Name      metal3       |	metal2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M4           |	VIA2
	Mask Name      metal4       |	via2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M5           |	M3
	Mask Name      metal5       |	metal3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M6           |	VIA3
	Mask Name      metal6       |	via3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M2           |	VIA1
	Mask Name      metal2       |	via1	 (MWLIBP-319)
{picorv32_LIB}
redirect /dev/null "remove_mw_cel -version_kept 0 ${ICC_ROUTE_OPT_CEL}"
copy_mw_cel -from $ICC_ROUTE_CEL -to $ICC_ROUTE_OPT_CEL
1
## TIO setup for route_opt command
if {$ICC_IMPLEMENTATION_PHASE == "top" && $ICC_CREATE_BLOCK_ABSTRACTION} {
  ## Copy block CELs to current library for interface optimization, 
  #  if ICC_TIO_OPTIMIZE_BLOCK_INTERFACE is enabled, ICC_TIO_BLOCK_LIST not empty, and host options are specified 
  if {$ICC_TIO_OPTIMIZE_BLOCK_INTERFACE && $ICC_TIO_BLOCK_LIST != "" && $ICC_TIO_HOST_OPTION != ""} {
    foreach block $ICC_TIO_BLOCK_LIST {
    copy_mw_cel -from_lib ../$block/lib_$block -from $block 
    }
  }
}
open_mw_cel $ICC_ROUTE_OPT_CEL
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Information: Opened "route_opt_icc.CEL;1" from "/bks2/PB17061127/DA_VLSI_PD/picorv32_LIB" library. (MWUI-068)
{route_opt_icc}
source -echo common_optimization_settings_icc.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_optimization_settings_icc.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
## Optimization Common Session Options - set in all sessions
## In H-2013.03, default settings for set_delay_calculation_options are 
#  -preroute elmore -routed_clock arnoldi -postroute arnoldi
#  To change the preroute settings to AWE and AWE effort : 
#  set_delay_calculation_options -preroute awe ;# elmore|awe, default elmore
#  set_delay_calculation_options -awe_effort high ;# low|medium|high, default medium
#   To change arnoldi effort to high, set ICC_FULL_ARNOLDI to TRUE  :
if {$ICC_FULL_ARNOLDI} {
  set_delay_calculation_options -arnoldi_effort high
}
## To save the library cell derate settings to the design, uncomment the following variable setting
#  set_app_var timing_save_library_derate true
## General Optimization
set_host_options -max_cores $ICC_NUM_CORES
set_app_var timing_enable_multiple_clocks_per_reg true 
Loading db file '/js1/songch/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v125c.db'
Loading db file '/js1/songch/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_tt1p05v125c.db'
Loading db file '/js1/songch/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_tt1p05v125c.db'
Loading db file '/soft1/synopsys/iccompiler/H-2013.03-SP2/libraries/syn/gtech.db'
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32rvt_tt1p05v125c.db, saed32hvt_tt1p05v125c.db, saed32lvt_tt1p05v125c.db}. (MWDC-290)

  Linking design 'picorv32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  picorv32                    route_opt_icc.CEL
  saed32rvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v125c.db
  saed32hvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_tt1p05v125c.db
  saed32lvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_tt1p05v125c.db

Load global CTS reference options from NID to stack
set_fix_multiple_port_nets -all -buffer_constants  
if {$ICC_TIE_CELL_FLOW} {
  set_auto_disable_drc_nets -constant false
} else {
  set_auto_disable_drc_nets -constant true
} 
## Evaluate whether you library and design requires timing_use_enhanced_capacitance_modeling or not. Also only needed for OCV
#	set_app_var timing_use_enhanced_capacitance_modeling true 
#       PT default - libraries with capacitance ranges (also see Solvnet 021686)
## Set dont use cells
#  Examples, big drivers (EM issues), very weak drivers, delay cells, clock cells
if {[file exists [which $ICC_IN_DONT_USE_FILE]] } { 
  source -echo  $ICC_IN_DONT_USE_FILE 
} 
## Fix hard macro locations
if {[all_macro_cells] != "" } { 
  set_dont_touch_placement [all_macro_cells]  
}
## Set the buffering strategy for optimization
#  IC Compiler default is -effort none (the command is not enabled)
#  If the command is used without -effort option, then -effort medium is used.
#  Use the command with -effort high typically results in better reduction in buffer/inverter counts.
#  The command only works with preroute optimization, place_opt and clock_opt.
# 	set_buffer_opt_strategy -effort high
if {$ICC_MAX_AREA != ""} {
     set_max_area $ICC_MAX_AREA
   }
## Set Area Critical Range
#  Typical value: 10 percent of critical clock period
if {$AREA_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_PRE_CTS} 
## Set Power Critical Range
#  Typical value: 9 percent of critical clock period
if {$POWER_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_PRE_CTS} 
## Script for customized set_multi_vth_constraints constraints. Effective only when $POWER_OPTIMIZATION is set to TRUE.
#  Specify to make leakage power optimization focused on lvt cell reduction. Refer to rm_icc_scripts/multi_vth_constraint.example as an example.
if {[file exists [which $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT]] } { 
        source -echo  $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT 
}
## End of Common Optimization Session Options
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_optimization_settings_icc.tcl

source -echo common_placement_settings_icc.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_placement_settings_icc.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
# Placement Common Session Options - set in all sessions
## Set Min/Max Routing Layers
if { $MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
if { $MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
## Set PNET Options to control cel placement around P/G straps 
if {$PNET_METAL_LIST != "" || $PNET_METAL_LIST_COMPLETE != "" } {
	remove_pnet_options

	if {$PNET_METAL_LIST_COMPLETE != "" } {
		set_pnet_options -complete $PNET_METAL_LIST_COMPLETE -see_object {all_types}
	}

	if {$PNET_METAL_LIST != "" } {
		set_pnet_options -partial $PNET_METAL_LIST -see_object {all_types} 
	}
	
	report_pnet_options
}
## It is recommended to use the tool's default setting;
## in case it needs to be changed ( e.g. for low utlization designs), use the command below :
# set_congestion_options -max_util 0.85
## set placer_enable_enhanced_soft_blockages true
#  Use this variable to force placement in place_opt, psynopt & refine_placement to leave
#  existing cells on soft blockage.
#  This allows the placer to move cells out of soft blockage to maintain density, 
#  but does not sweep everything out, as is done by default.
## For 20nm and below, to enable Zroute global router for DPT requirement regardless of congestion, 
#  please set the following : 
# 	set_app_var placer_congestion_effort medium             ;#force Zroute GR for congestion if on 
# 	set_app_var placer_show_zroutegr_output true            ;#force Zroute GR info to place_opt log
set_app_var enable_recovery_removal_arcs true
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_placement_settings_icc.tcl

source -echo common_post_cts_timing_settings.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_post_cts_timing_settings.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
## Enabling CRPR - CRPR is usually used with timing derate (bc_wc) and with OCV
set_app_var timing_remove_clock_reconvergence_pessimism true 
#set_app_var case_analysis_sequential_propagation never
## Set Area Critical Range
## Typical value: 5 percent of critical clock period
if {$AREA_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_POST_CTS}
## Set Power Critical Range
## Typical value: 5 percent of critical clock period
if {$POWER_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_POST_CTS}
## Hold fixing cells
if { $ICC_FIX_HOLD_PREFER_CELLS != ""} {
    remove_attribute [get_lib_cells $ICC_FIX_HOLD_PREFER_CELLS] dont_touch
    set_prefer -min [get_lib_cells $ICC_FIX_HOLD_PREFER_CELLS]
    set_fix_hold_options -preferred_buffer
    # Optionally add -effort high to reduce hold buffer count and improve min delay fixing QoR
}
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_post_cts_timing_settings.tcl

## Load the route and si settings
source -echo common_route_si_settings_zrt_icc.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_zrt_scripts/common_route_si_settings_zrt_icc.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
#########################################
#       TIMING ANALYSIS OPTIONS         #
#########################################
## By default, Xtalk Delta Delay is enabled for all flows
set_si_options -delta_delay true                 -route_xtalk_prevention true                -route_xtalk_prevention_threshold 0.25 	       -analysis_effort medium
Information: Existing back annotation will be deleted.   (UID-1006)
Information: Min delta delay is on by default. (SI-140)
## By default, -route_xtalk_prevention true enables xtalk prevention for global route and track assignment,
#  to disable xtalk prevention for global route, uncomment the following command :
#  set_route_zrt_global_options -crosstalk_driven false
## For the QoR flow, we also enable min_delta_delay
set_si_options -min_delta_delay true 
#########################################
#    MAX_TRAN FIXING                    #
#########################################
## From 2006.06-SP4 onwards, route_opt will NOT fix nor report Delta Max 
## Tran violations.  Hence all max_tran violations exclude the portion 
## that is introduced by Xtalk.
## If you want to change this behavior, and fix max_transition violations 
## including these caused by Xtalk, please use the switch -max_transition_mode
## in set_si_options. Keep in mind that you can expect a runtime hit of up 
## to 2x in DRC fixing during route_opt.
# set_si_options -delta_delay true #                -route_xtalk_prevention true #                -route_xtalk_prevention_threshold 0.25 #		 -analysis_effort medium 
#                -max_transition_mode total_slew
#########################################
#      ADVANCED TIMING FEATURES         #
#########################################
## if static noise (aka glitches) needs to be reduced, please use the following with additional options :
# set_si_options -delta_delay true #                -route_xtalk_prevention true #                -route_xtalk_prevention_threshold 0.25 #		 -analysis_effort medium 
#                -static_noise true #                -static_noise_threshold_above_low 0.35 #                -static_noise_threshold_below_high 0.35
# if {$ICC_FULL_ARNOLDI} {
# 	set_delay_calculation_options -postroute arnoldi -arnoldi_effort high
# } else {
# 	set_delay_calculation_options -postroute arnoldi
# }
## if you want to enable Timing Windows during XDD calculation, please use :
#  set_si_options -timing_window true
########################################
#          ZROUTE OPTIONS              #
########################################
## Default search and repair loop setting for route_opt -initial_route is 10. 
#  Use 40 to improve DRC convergence for aggressive range rules which are more prevalent at newer technology nodes such as 28nm and below.
#  set_route_opt_strategy -search_repair_loop 40 
# For designs with process nodes 40nm and above, it is recommended to uncomment the line below
# to disable the check min area and length for cell pins feature (default is true):
# set_route_zrt_detail_options -check_pin_min_area_min_length false
## Zroute global route specific options can be set by the following command
#  set_route_zrt_global_options 
## Zroute track assign specific options can be set by the following command
#  set_route_zrt_track_options 
## Zroute detail route specific options can be set by the following command
#  set_route_zrt_detail_options
########################################
#   route_opt and focal_opt OPTIONS
########################################
## Set Area Critical Range
## Typical value: 3-4 percent of critical clock period
if {$AREA_CRITICAL_RANGE_POST_RT != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_POST_RT}
## Set Power Critical Range
## Typical value: 3-4 percent of critical clock period
if {$POWER_CRITICAL_RANGE_POST_RT != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_POST_RT}
set_app_var routeopt_skip_report_qor true  ;##default is false - set to skip second report_qor in route_opt
## To enable port punching mode for route_opt and focal_opt to open additional bufferable area in a net that is difficult
#  to fix with buffer insertion due to a consistency mismatch between the logical and physical hierarchy.
#  Currently it works only with multi-threading. 
#  	if {$ICC_NUM_CORES > 1} {set_route_opt_strategy -enable_port_punching TRUE}
########################################
#       ROUTE_OPT CROSSTALK OPTIONS    #
########################################
## 2010.03 control for xtalk reduction - values shown are just examples and not recommendations 
#  set_route_opt_zrt_crosstalk_options -effort_level medium                                ;# low|medium|high - default low 
#  set_route_opt_zrt_crosstalk_options -setup true                                         ;# default true 
#  set_route_opt_zrt_crosstalk_options -hold true                                          ;# default false 
#  set_route_opt_zrt_crosstalk_options -transition true                                    ;# default false 
#             										   ;# needs:  set_si_options -max_transition_mode total_slew
#  set_route_opt_zrt_crosstalk_options -static_noise true                                  ;# default false 
#             										   ;# needs:  set_si_options -static_noise true 
########################################
#       REDUNDANT VIA INSERTION        #
########################################
if {$ICC_DBL_VIA } {
  ## Customize the following as needed - if nothing is provided, Zroute will select from those available
  #  define_zrt_redundant_vias         #-from_via "<from_via_list>"         #-to_via "<to_via_list>"         #-to_via_x_size "<list_of_via_x_sizes>"         #-to_via_y_size "<list_of_via_y_sizes>"         #-to_via_weights "<list_of_via_weights>"
        ##example: -from_via "VIA45 VIA45 VIA12A" -to_via "VIA45f VIA45 VIA12f" -to_via_x_size "1 1 1" -to_via_y_size "2 2 2" -to_via_weights "10 6 4"

  ## Speficy a customized file 
  if {[file exists [which $ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT]]} {
    source -echo $ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT
  }
 
  if {$ICC_DBL_VIA_FLOW_EFFORT == "HIGH"} {
    # set_route_zrt_common_options -eco_route_concurrent_redundant_via_mode reserve_space
    # set_route_zrt_common_options -eco_route_concurrent_redundant_via_effort_level low  ;# default is low
  }
}
######################################
#           ANTENNA FIXING           #
######################################
if {$ICC_FIX_ANTENNA } {
  
  if {[file exists [which $ANTENNA_RULES_FILE]]} {
       set_route_zrt_detail_options -antenna true
       source -echo $ANTENNA_RULES_FILE
   } else {
       echo "RM-Info : Antenna rules file does not exist"
       echo "RM-Info : Turning off antenna fixing"
       set_route_zrt_detail_options -antenna false
   }
} else {
       echo "RM-Info : Turning off antenna fixing"
       set_route_zrt_detail_options -antenna false
}
RM-Info : Turning off antenna fixing
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_zrt_scripts/common_route_si_settings_zrt_icc.tcl

##############################
## RP : Relative Placement  ##     
##############################
## Ensuring that the RP cells are not changed during route_opt
#set_rp_group_options [all_rp_groups] -route_opt_option fixed_placement
#set_rp_group_options [all_rp_groups] -route_opt_option "size_only"
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
## start the post route optimization
set_app_var compile_instance_name_prefix icc_route_opt
icc_route_opt
update_timing
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

  Loading design 'picorv32'


Warning: Port 'pcpi_wr' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[31]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[30]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[29]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[28]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[27]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[26]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[25]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[24]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[23]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[22]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[21]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[20]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[19]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[18]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[17]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[16]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[15]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[14]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[13]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[12]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[11]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[10]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[9]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_wait' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_ready' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
1
# This is to ensure timing is current before xtalk fixing (not required beyond E-2010.12-SP1 release)
if {$ICC_SANITY_CHECK} {
	check_physical_design -stage pre_route_opt -no_display -output check_physical_design.pre_route_opt
}
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
if {$ICC_ENABLE_CHECKPOINT} {
echo "RM-Info : Please ensure there's enough disk space before enabling the set_checkpoint_strategy feature."
set_checkpoint_strategy -enable -overwrite
# The -overwrite option is used by default. Remove it if needed.
}
# To enable cell pre-sizing as a first step in route_opt crosstalk reduction,
# set the following variable to TRUE (default is FALSE):
# set_app_var routeopt_xtalk_reduction_cell_sizing TRUE
if {[file exists [which $CUSTOM_ROUTE_OPT_PRE_SCRIPT]]} {
echo "RM-Info: Sourcing [which $CUSTOM_ROUTE_OPT_PRE_SCRIPT]"
source $CUSTOM_ROUTE_OPT_PRE_SCRIPT
}
########################################
#   TIO setup for route_opt command
########################################
if {$ICC_IMPLEMENTATION_PHASE == "top" && $ICC_CREATE_BLOCK_ABSTRACTION} {
source -echo common_route_opt_tio_settings_icc.tcl
}
########################################
#   route_opt core command
########################################
## For running route_opt with filler cells placed :
#  The filler cells must be of type std_filler.
#  This is done by marking the std filler cells with gdsStdFillerCell during library dataprep.
#  If you see the following message when filler cells are inserted prior to route_opt,
#  then that means they are not marked properly :
#     WARNING : cell <xxx> is not of std filler cell subtype
## To enable verbose output for information related to route_opt operations, set the following.
#  See man page for complete details. Here's an example :
#  	set_app_var routeopt_verbose 31
set route_opt_cmd "route_opt -skip_initial_route -effort $ROUTE_OPT_EFFORT -xtalk_reduction" 
route_opt -skip_initial_route -effort medium -xtalk_reduction
## route_opt -power performs both power aware optimization (PAO, for ex, replacing LVT with HVT cells), 
#  and power recovery (PR, for ex, at the end of route_opt, recovering power by sizing).
#  If only PAO is desired and not PR, please do the following:
#  1. set_route_opt_strategy -power_aware_optimization true
#  2. comment out the line below (-power is not needed)
if {$POWER_OPTIMIZATION} {lappend route_opt_cmd -power}
route_opt -skip_initial_route -effort medium -xtalk_reduction -power
echo $route_opt_cmd
route_opt -skip_initial_route -effort medium -xtalk_reduction -power
eval $route_opt_cmd
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : leakage
ROPT:    Skip Initial Route                    : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
ROPT:    Skipping Initial Route             Sun Dec 13 20:41:46 2020
 
****************************************
Report : qor
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:41:46 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          1.92
  Critical Path Slack:           0.01
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9006
  Buf/Inv Cell Count:             866
  CT Buf/Inv Cell Count:           18
  Combinational Cell Count:      7108
  Sequential Cell Count:         1898
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    19022.932712
  Noncombinational Area: 12550.647674
  Buf/Inv Area:           2193.516893
  Macro/Black Box Area:      0.000000
  Net Area:              10988.726227
  Net XLength        :      119528.54
  Net YLength        :      153600.44
  -----------------------------------
  Cell Area:             31573.580386
  Design Area:           42562.306613
  Net Length        :       273128.97


  Design Rules
  -----------------------------------
  Total Number of Nets:          9512
  Nets With Violations:            73
  Max Trans Violations:             8
  Max Cap Violations:              73
  -----------------------------------


  Hostname: mgt

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.71
  Logic Optimization:                 20.92
  Mapping Optimization:               40.46
  -----------------------------------------
  Overall Compile Time:              124.75
  Overall Compile Wall Clock Time:   130.27

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 73
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Sun Dec 13 20:41:46 2020

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Sun Dec 13 20:41:46 2020
Too few nets violating (0) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Sun Dec 13 20:41:46 2020
 
****************************************
Report : qor
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:41:46 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          1.92
  Critical Path Slack:           0.01
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9006
  Buf/Inv Cell Count:             866
  CT Buf/Inv Cell Count:           18
  Combinational Cell Count:      7108
  Sequential Cell Count:         1898
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    19022.932712
  Noncombinational Area: 12550.647674
  Buf/Inv Area:           2193.516893
  Macro/Black Box Area:      0.000000
  Net Area:              10988.726227
  Net XLength        :      119528.54
  Net YLength        :      153600.44
  -----------------------------------
  Cell Area:             31573.580386
  Design Area:           42562.306613
  Net Length        :       273128.97


  Design Rules
  -----------------------------------
  Total Number of Nets:          9512
  Nets With Violations:            73
  Max Trans Violations:             8
  Max Cap Violations:              73
  -----------------------------------


  Hostname: mgt

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.71
  Logic Optimization:                 20.92
  Mapping Optimization:               40.46
  -----------------------------------------
  Overall Compile Time:              124.75
  Overall Compile Wall Clock Time:   130.27

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 73
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Sun Dec 13 20:41:46 2020

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'picorv32'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_tt1p05v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


Warning: Port 'pcpi_wr' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[31]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[30]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[29]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[28]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[27]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[26]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[25]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[24]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[23]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[22]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[21]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[20]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[19]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[18]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[17]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[16]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[15]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[14]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[13]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[12]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[11]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[10]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[9]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_wait' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_ready' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 73
  Total moveable cell area: 31407.7
  Total fixed cell area: 164.7
  Total physical cell area: 31572.3
  Core area: (30000 30000 242800 242344)


  Beginning On-Route Optimization 
  --------------------------------

Information: The target library  has 3 Vth group. VT classification is based on threshold_voltage_group and the estimated accuracy is 100%. (ROPT-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Leakage Power Optimization
  -------------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:02   31573.6      0.00       0.0      94.3                           3185129472.0000      0.00

  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:03   31575.6      0.00       0.0      93.4 reg_pc[19]                3185222656.0000      0.00
    0:00:03   31577.6      0.00       0.0      92.7 reg_pc[8]                 3185316096.0000      0.00
    0:00:03   31579.7      0.00       0.0      92.3 reg_pc[3]                 3185409280.0000      0.00
    0:00:03   31581.7      0.00       0.0      92.0 timer[12]                 3185502464.0000      0.00
    0:00:03   31583.7      0.00       0.0      91.7 reg_next_pc[16]           3185595904.0000      0.00
    0:00:03   31585.8      0.00       0.0      91.5 decoded_imm[30]           3185689088.0000      0.00
    0:00:03   31587.8      0.00       0.0      91.3 reg_next_pc[17]           3185782272.0000      0.00
    0:00:03   31589.8      0.00       0.0      91.2 reg_pc[16]                3185875456.0000      0.00

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:03   31594.4      0.00       0.0      75.8 n11462                    3188434944.0000      0.00
    0:00:03   31595.7      0.00       0.0      67.7 n11177                    3189213184.0000      0.00
    0:00:03   31597.7      0.00       0.0      66.6 n11510                    3190505216.0000      0.00
    0:00:03   31601.5      0.00       0.0      62.9 n8380                     3199595008.0000      0.00
    0:00:03   31602.8      0.00       0.0      59.6 n11586                    3200373248.0000      0.00
    0:00:03   31603.6      0.00       0.0      56.4 n5724                     3200514816.0000      0.00
    0:00:04   31607.4      0.00       0.0      53.5 n6215                     3209604864.0000      0.00
    0:00:04   31611.2      0.00       0.0      50.5 n5535                     3218694912.0000      0.00
    0:00:04   31615.0      0.00       0.0      47.7 n6381                     3227784704.0000      0.00
    0:00:04   31618.8      0.00       0.0      44.8 n12561                    3236874752.0000      0.00
    0:00:04   31622.6      0.00       0.0      42.3 n4920                     3245964800.0000      0.00
    0:00:04   31624.7      0.00       0.0      42.0 n11535                    3247256832.0000      0.00
    0:00:04   31628.5      0.00       0.0      39.5 n6213                     3256346880.0000      0.00
    0:00:04   31628.7      0.00       0.0      37.3 n5129                     3256392448.0000      0.00
    0:00:04   31632.5      0.00       0.0      35.6 n8540                     3265482240.0000      0.00
    0:00:04   31633.1      0.00       0.0      34.1 n11219                    3266132480.0000      0.00
    0:00:04   31634.3      0.00       0.0      32.6 n12176                    3266910464.0000      0.00
    0:00:04   31638.1      0.00       0.0      31.1 n5537                     3276000512.0000      0.00
    0:00:04   31638.6      0.00       0.0      29.8 n12603                    3276650496.0000      0.00
    0:00:04   31644.7      0.00       0.0      28.7 n11534                    3279437312.0000      0.00
    0:00:04   31645.5      0.00       0.0      27.6 n11423                    3279870720.0000      0.00
    0:00:04   31647.8      0.00       0.0      26.5 n11544                    3281135872.0000      0.00
    0:00:04   31648.3      0.00       0.0      25.5 n12246                    3281358080.0000      0.00
    0:00:05   31649.1      0.00       0.0      24.5 n11680                    3281791488.0000      0.00
    0:00:05   31650.3      0.00       0.0      23.5 mem_la_addr[23]           3282569728.0000      0.00
    0:00:05   31650.8      0.00       0.0      22.5 n9966                     3282791680.0000      0.00
    0:00:05   31651.3      0.00       0.0      21.6 n12138                    3283013888.0000      0.00
    0:00:05   31652.6      0.00       0.0      20.7 n12258                    3283104000.0000      0.00
    0:00:05   31653.9      0.00       0.0      19.8 n11358                    3283881984.0000      0.00
    0:00:05   31657.7      0.00       0.0      19.1 n12128                    3292972032.0000      0.00
    0:00:05   31659.7      0.00       0.0      18.4 n11888                    3295201024.0000      0.00
    0:00:05   31660.2      0.00       0.0      17.6 n7357                     3295297024.0000      0.00
    0:00:05   31662.3      0.00       0.0      16.9 n12332                    3297526016.0000      0.00
    0:00:05   31666.9      0.00       0.0      16.2 n11671                    3300085504.0000      0.00
    0:00:05   31667.4      0.00       0.0      15.5 n12127                    3300307712.0000      0.00
    0:00:05   31667.9      0.00       0.0      14.8 n12143                    3300529664.0000      0.00
    0:00:05   31668.4      0.00       0.0      14.2 n7540                     3300751872.0000      0.00
    0:00:05   31668.9      0.00       0.0      13.6 n12145                    3300973824.0000      0.00
    0:00:05   31672.7      0.00       0.0      13.0 n9348                     3310063872.0000      0.00
    0:00:05   31673.0      0.00       0.0      12.5 n10265                    3310166272.0000      0.00
    0:00:05   31675.0      0.00       0.0      12.0 n11898                    3312395264.0000      0.00
    0:00:05   31677.0      0.00       0.0      11.6 n11885                    3314624256.0000      0.00
    0:00:05   31679.1      0.00       0.0      11.2 n11883                    3316853504.0000      0.00
    0:00:05   31679.3      0.00       0.0      10.8 N561                      3316883968.0000      0.00
    0:00:05   31683.1      0.00       0.0      10.4 n10441                    3325973760.0000      0.00
    0:00:06   31684.4      0.00       0.0      10.1 mem_la_addr[22]           3326752000.0000      0.00
    0:00:06   31684.6      0.00       0.0       9.8 n7027                     3326782464.0000      0.00
    0:00:06   31685.1      0.00       0.0       9.5 n12186                    3327004672.0000      0.00
    0:00:06   31685.4      0.00       0.0       9.2 n10405                    3327050240.0000      0.00
    0:00:06   31685.9      0.00       0.0       8.9 n12133                    3327272448.0000      0.00
    0:00:06   31689.7      0.00       0.0       8.6 n7704                     3336362240.0000      0.00
    0:00:06   31690.2      0.00       0.0       8.4 n6857                     3336524800.0000      0.00
    0:00:06   31694.0      0.00       0.0       8.1 n8337                     3345614848.0000      0.00
    0:00:06   31696.1      0.00       0.0       7.9 n11863                    3347843840.0000      0.00
    0:00:06   31696.6      0.00       0.0       7.7 n12606                    3348493824.0000      0.00
    0:00:06   31697.3      0.00       0.0       7.6 n11185                    3348927232.0000      0.00
    0:00:06   31698.4      0.00       0.0       7.4 n11503                    3349537792.0000      0.00
    0:00:06   31698.6      0.00       0.0       7.3 n10269                    3349583360.0000      0.00
    0:00:06   31700.7      0.00       0.0       7.2 n9785                     3351984896.0000      0.00
    0:00:06   31700.7      0.00       0.0       7.2 n9785                     3351984896.0000      0.00
    0:00:06   31701.2      0.00       0.0       7.0 n8690                     3352139008.0000      0.00
    0:00:06   31705.0      0.00       0.0       7.0 n12123                    3361229056.0000      0.00
    0:00:06   31705.7      0.00       0.0       6.9 n11426                    3361662464.0000      0.00
    0:00:06   31706.5      0.00       0.0       6.8 n10657                    3362095872.0000      0.00
    0:00:06   31707.0      0.00       0.0       6.7 n12125                    3362318080.0000      0.00
    0:00:06   31711.6      0.00       0.0       6.7 n11694                    3364877312.0000      0.00
    0:00:06   31711.8      0.00       0.0       6.7 n5755                     3364923136.0000      0.00

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 127 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : picorv32
  Version: H-2013.03-ICC-SP2
  Date   : Sun Dec 13 20:41:53 2020
****************************************
Std cell utilization: 70.18%  (124779/(177800-0))
(Non-fixed + Fixed)
Std cell utilization: 70.07%  (124131/(177800-648))
(Non-fixed only)
Chip area:            177800   sites, bbox (30.00 30.00 242.80 242.34) um
Std cell area:        124779   sites, (non-fixed:124131 fixed:648)
                      9037     cells, (non-fixed:9019   fixed:18)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      648      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       76 
Avg. std cell width:  2.01 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 127)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : picorv32
  Version: H-2013.03-ICC-SP2
  Date   : Sun Dec 13 20:41:53 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 141 (out of 9019) illegal cells need to be legalized.
Legalizing 141 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : picorv32
  Version: H-2013.03-ICC-SP2
  Date   : Sun Dec 13 20:41:53 2020
****************************************

avg cell displacement:    0.421 um ( 0.25 row height)
max cell displacement:    1.779 um ( 1.06 row height)
std deviation:            0.368 um ( 0.22 row height)
number of cell moved:       153 cells (out of 9019 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 127 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(272800,272344). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(272800,272344). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Split 31 nets of total 31 nets.
Updating the database ...
ROPT:    Optimization Stage 1 Done             Sun Dec 13 20:41:55 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Stage 1 Eco Route             Sun Dec 13 20:41:56 2020

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   31  Alloctr   33  Proc    0 
[ECO: Extraction] Total (MB): Used   31  Alloctr   34  Proc  800 
Num of eco nets = 9504
Num of open eco nets = 286
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   32  Alloctr   34  Proc    0 
[ECO: Init] Total (MB): Used   32  Alloctr   35  Proc  800 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   34  Alloctr   37  Proc  800 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,272.80,272.34)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   38  Alloctr   41  Proc  800 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 9506
Number of nets to route  = 287
Number of single or zero port nets = 35
272 nets are partially connected,
 of which 272 are detail routed and 0 are global routed.
9184 nets are fully connected,
 of which 9184 are detail routed and 0 are global routed.
4 nets have non-default rule iccrm_clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   41  Alloctr   42  Proc  800 
Average gCell capacity  6.37	 on layer (1)	 M1
Average gCell capacity  10.19	 on layer (2)	 M2
Average gCell capacity  10.20	 on layer (3)	 M3
Average gCell capacity  10.20	 on layer (4)	 M4
Average gCell capacity  10.17	 on layer (5)	 M5
Average gCell capacity  10.20	 on layer (6)	 M6
Average gCell capacity  10.20	 on layer (7)	 M7
Average gCell capacity  10.20	 on layer (8)	 M8
Average gCell capacity  0.95	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 12.86	 on layer (1)	 M1
Average number of tracks per gCell 10.21	 on layer (2)	 M2
Average number of tracks per gCell 10.21	 on layer (3)	 M3
Average number of tracks per gCell 10.21	 on layer (4)	 M4
Average number of tracks per gCell 10.19	 on layer (5)	 M5
Average number of tracks per gCell 10.21	 on layer (6)	 M6
Average number of tracks per gCell 10.21	 on layer (7)	 M7
Average number of tracks per gCell 10.21	 on layer (8)	 M8
Average number of tracks per gCell 0.98	 on layer (9)	 M9
Average number of tracks per gCell 0.37	 on layer (10)	 MRDL
Number of gCells = 265690
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   41  Alloctr   43  Proc  800 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   41  Alloctr   43  Proc  800 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   41  Alloctr   43  Proc  801 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   41  Alloctr   43  Proc  801 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2617 Max = 13 GRCs =  1569 (2.92%)
Initial. H routing: Overflow =    19 Max = 1 (GRCs = 17) GRCs =    21 (0.08%)
Initial. V routing: Overflow =  2598 Max = 13 (GRCs =  3) GRCs =  1548 (5.76%)
Initial. M1         Overflow =    19 Max = 1 (GRCs = 17) GRCs =    21 (0.08%)
Initial. M2         Overflow =   641 Max = 13 (GRCs =  1) GRCs =   337 (1.25%)
Initial. M3         Overflow =  1941 Max = 13 (GRCs =  2) GRCs =  1199 (4.46%)
Initial. M4         Overflow =    14 Max = 2 (GRCs =  4) GRCs =    11 (0.04%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       92.9 4.35 1.40 0.52 0.13 0.23 0.06 0.00 0.00 0.00 0.32 0.00 0.00 0.06
M2       41.4 32.5 2.54 17.7 0.61 2.50 0.75 0.14 0.02 0.00 0.65 0.49 0.35 0.20
M3       59.2 26.6 0.91 4.23 0.06 0.15 0.03 0.00 0.00 0.00 6.59 1.34 0.35 0.43
M4       51.7 31.9 2.32 12.2 0.34 1.02 0.23 0.06 0.01 0.00 0.04 0.02 0.01 0.00
M5       27.4 27.8 1.60 21.0 2.25 9.87 6.01 2.74 0.89 0.30 0.05 0.00 0.00 0.00
M6       59.6 28.6 1.63 8.48 0.30 0.88 0.23 0.12 0.00 0.00 0.00 0.00 0.00 0.00
M7       88.3 11.4 0.03 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M8       93.7 6.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.41 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.1 18.9 1.16 7.17 0.41 1.63 0.82 0.34 0.10 0.03 0.90 0.21 0.08 0.08


Initial. Total Wire Length = 565.90
Initial. Layer M1 wire length = 45.88
Initial. Layer M2 wire length = 192.79
Initial. Layer M3 wire length = 166.13
Initial. Layer M4 wire length = 40.02
Initial. Layer M5 wire length = 121.08
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 461
Initial. Via VIA12SQ_C count = 192
Initial. Via VIA23SQ count = 104
Initial. Via VIA34SQ count = 85
Initial. Via VIA45SQ_C count = 80
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ count = 0
Initial. Via VIA78SQ count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   41  Alloctr   43  Proc  801 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2605 Max = 20 GRCs =  1562 (2.90%)
phase1. H routing: Overflow =    19 Max = 2 (GRCs =  1) GRCs =    20 (0.07%)
phase1. V routing: Overflow =  2586 Max = 20 (GRCs =  1) GRCs =  1542 (5.73%)
phase1. M1         Overflow =    19 Max = 2 (GRCs =  1) GRCs =    20 (0.07%)
phase1. M2         Overflow =   634 Max = 13 (GRCs =  1) GRCs =   336 (1.25%)
phase1. M3         Overflow =  1936 Max = 20 (GRCs =  1) GRCs =  1194 (4.44%)
phase1. M4         Overflow =    14 Max = 2 (GRCs =  4) GRCs =    11 (0.04%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       92.9 4.35 1.40 0.52 0.13 0.23 0.06 0.00 0.00 0.00 0.32 0.00 0.00 0.06
M2       41.6 32.6 2.54 17.6 0.60 2.45 0.68 0.14 0.02 0.00 0.67 0.48 0.36 0.20
M3       59.4 26.6 0.89 4.11 0.06 0.14 0.03 0.00 0.00 0.02 6.57 1.35 0.34 0.42
M4       51.8 32.0 2.31 12.1 0.33 1.01 0.23 0.06 0.01 0.00 0.04 0.02 0.01 0.00
M5       27.4 27.9 1.64 21.1 2.27 9.86 5.89 2.68 0.84 0.29 0.05 0.00 0.00 0.00
M6       59.6 28.7 1.64 8.45 0.30 0.87 0.23 0.12 0.00 0.00 0.00 0.00 0.00 0.00
M7       88.3 11.4 0.03 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M8       93.7 6.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.41 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.2 18.9 1.16 7.13 0.41 1.62 0.80 0.34 0.10 0.04 0.90 0.21 0.08 0.07


phase1. Total Wire Length = 563.67
phase1. Layer M1 wire length = 43.50
phase1. Layer M2 wire length = 181.99
phase1. Layer M3 wire length = 172.14
phase1. Layer M4 wire length = 41.90
phase1. Layer M5 wire length = 121.97
phase1. Layer M6 wire length = 2.17
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 484
phase1. Via VIA12SQ_C count = 192
phase1. Via VIA23SQ count = 113
phase1. Via VIA34SQ count = 91
phase1. Via VIA45SQ_C count = 86
phase1. Via VIA56SQ_C count = 2
phase1. Via VIA67SQ count = 0
phase1. Via VIA78SQ count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   41  Alloctr   43  Proc  801 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2600 Max = 20 GRCs =  1559 (2.90%)
phase2. H routing: Overflow =    17 Max = 1 (GRCs = 15) GRCs =    19 (0.07%)
phase2. V routing: Overflow =  2583 Max = 20 (GRCs =  1) GRCs =  1540 (5.73%)
phase2. M1         Overflow =    17 Max = 1 (GRCs = 15) GRCs =    19 (0.07%)
phase2. M2         Overflow =   634 Max = 13 (GRCs =  1) GRCs =   334 (1.24%)
phase2. M3         Overflow =  1933 Max = 20 (GRCs =  1) GRCs =  1194 (4.44%)
phase2. M4         Overflow =    14 Max = 2 (GRCs =  4) GRCs =    11 (0.04%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       92.9 4.35 1.39 0.52 0.13 0.23 0.06 0.00 0.00 0.00 0.32 0.00 0.00 0.05
M2       41.6 32.6 2.53 17.5 0.60 2.45 0.68 0.14 0.02 0.01 0.66 0.48 0.36 0.20
M3       59.4 26.5 0.88 4.11 0.06 0.14 0.03 0.00 0.00 0.02 6.58 1.35 0.33 0.42
M4       51.8 32.0 2.31 12.1 0.33 1.01 0.23 0.06 0.01 0.00 0.04 0.02 0.01 0.00
M5       27.4 27.9 1.64 21.0 2.27 9.84 5.88 2.68 0.84 0.29 0.05 0.00 0.00 0.00
M6       59.6 28.7 1.64 8.45 0.30 0.87 0.23 0.12 0.00 0.00 0.00 0.00 0.00 0.00
M7       88.3 11.4 0.03 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M8       93.7 6.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.41 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.2 18.9 1.16 7.13 0.41 1.62 0.79 0.34 0.10 0.04 0.90 0.21 0.08 0.07


phase2. Total Wire Length = 559.08
phase2. Layer M1 wire length = 39.51
phase2. Layer M2 wire length = 178.67
phase2. Layer M3 wire length = 174.31
phase2. Layer M4 wire length = 44.61
phase2. Layer M5 wire length = 121.97
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 482
phase2. Via VIA12SQ_C count = 190
phase2. Via VIA23SQ count = 114
phase2. Via VIA34SQ count = 92
phase2. Via VIA45SQ_C count = 86
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ count = 0
phase2. Via VIA78SQ count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    5  Alloctr    4  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   41  Alloctr   43  Proc  801 

Congestion utilization per direction:
Average vertical track utilization   =  8.87 %
Peak    vertical track utilization   = 67.74 %
Average horizontal track utilization = 15.71 %
Peak    horizontal track utilization = 90.91 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   41  Alloctr   43  Proc  801 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    6  Alloctr    5  Proc    0 
[GR: Done] Total (MB): Used   41  Alloctr   43  Proc  801 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   39  Proc  801 
[ECO: GR] Elapsed real time: 0:00:03 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: GR] Stage (MB): Used   36  Alloctr   38  Proc    0 
[ECO: GR] Total (MB): Used   36  Alloctr   39  Proc  801 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   36  Alloctr   38  Proc  801 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 945 of 1742


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used   15  Alloctr   13  Proc   22 
[Track Assign: Iteration 0] Total (MB): Used   49  Alloctr   50  Proc  823 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used   15  Alloctr   13  Proc   25 
[Track Assign: Iteration 1] Total (MB): Used   49  Alloctr   50  Proc  827 

Number of wires with overlap after iteration 1 = 610 of 1403


Wire length and via report:
---------------------------
Number of M1 wires: 451 		  : 0
Number of M2 wires: 496 		 VIA12SQ_C: 519
Number of M3 wires: 304 		 VIA23SQ: 486
Number of M4 wires: 56 		 VIA34SQ: 171
Number of M5 wires: 95 		 VIA45SQ_C: 139
Number of M6 wires: 1 		 VIA56SQ_C: 2
Number of M7 wires: 0 		 VIA67SQ: 0
Number of M8 wires: 0 		 VIA78SQ: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 1403 		 vias: 1317

Total M1 wire length: 70.3
Total M2 wire length: 164.6
Total M3 wire length: 286.8
Total M4 wire length: 108.7
Total M5 wire length: 136.9
Total M6 wire length: 3.6
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 770.9

Longest M1 wire length: 3.0
Longest M2 wire length: 6.2
Longest M3 wire length: 11.0
Longest M4 wire length: 13.3
Longest M5 wire length: 19.0
Longest M6 wire length: 3.6
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   25 
[Track Assign: Done] Total (MB): Used   34  Alloctr   37  Proc  827 
[ECO: CDR] Elapsed real time: 0:00:06 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: CDR] Stage (MB): Used   34  Alloctr   36  Proc   26 
[ECO: CDR] Total (MB): Used   34  Alloctr   37  Proc  827 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	1
Checked	15/81 Partitions, Violations =	129
Checked	18/81 Partitions, Violations =	194
Checked	21/81 Partitions, Violations =	205
Checked	24/81 Partitions, Violations =	680
Checked	27/81 Partitions, Violations =	717
Checked	30/81 Partitions, Violations =	754
Checked	33/81 Partitions, Violations =	1141
Checked	36/81 Partitions, Violations =	1604
Checked	39/81 Partitions, Violations =	1607
Checked	42/81 Partitions, Violations =	2182
Checked	45/81 Partitions, Violations =	2357
Checked	48/81 Partitions, Violations =	2357
Checked	51/81 Partitions, Violations =	2761
Checked	54/81 Partitions, Violations =	2860
Checked	57/81 Partitions, Violations =	2907
Checked	60/81 Partitions, Violations =	3189
Checked	63/81 Partitions, Violations =	3450
Checked	66/81 Partitions, Violations =	3450
Checked	69/81 Partitions, Violations =	3451
Checked	72/81 Partitions, Violations =	3451
Checked	75/81 Partitions, Violations =	3451
Checked	78/81 Partitions, Violations =	3451
Checked	81/81 Partitions, Violations =	3451

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3451

[DRC CHECK] Elapsed real time: 0:00:04 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   37  Alloctr   40  Proc  827 

Total Wire Length =                    267247 micron
Total Number of Contacts =             116338
Total Number of Wires =                91101
Total Number of PtConns =              22075
Total Number of Routable Wires =       91101
Total Routable Wire Length =           264690 micron
	Layer                 M1 :      12993 micron
	Layer                 M2 :      52104 micron
	Layer                 M3 :      24563 micron
	Layer                 M4 :      36059 micron
	Layer                 M5 :      94668 micron
	Layer                 M6 :      35234 micron
	Layer                 M7 :       7458 micron
	Layer                 M8 :       4003 micron
	Layer                 M9 :        166 micron
	Layer               MRDL :          0 micron
	Via     VIA89_C(rot)_1x2 :         10
	Via       VIA89(rot)_1x2 :          3
	Via       VIA78BAR1(rot) :          1
	Via     VIA78SQ(rot)_1x2 :        146
	Via     VIA78SQ(rot)_2x1 :          3
	Via       VIA67BAR1(rot) :          1
	Via     VIA67SQ(rot)_1x2 :        381
	Via     VIA67SQ(rot)_2x1 :          6
	Via            VIA56SQ_C :         51
	Via          VIA56SQ_2x1 :       5494
	Via     VIA56SQ(rot)_1x2 :         11
	Via     VIA56SQ(rot)_2x1 :          2
	Via        VIA56SQ_C_1x2 :        148
	Via        VIA56SQ_C_2x1 :        104
	Via       VIA45SQ_C(rot) :        293
	Via         VIA45SQ(rot) :          1
	Via     VIA45SQ(rot)_2x1 :       4379
	Via          VIA45SQ_1x2 :          7
	Via          VIA45SQ_2x1 :         47
	Via     VIA45SQ(rot)_1x2 :      17408
	Via   VIA45SQ_C(rot)_2x1 :         97
	Via        VIA45SQ_C_2x1 :         21
	Via   VIA45SQ_C(rot)_1x2 :         87
	Via         VIA34SQ(rot) :        176
	Via       VIA34BAR1(rot) :          1
	Via     VIA34SQ(rot)_1x2 :      22544
	Via          VIA34SQ_2x1 :          5
	Via          VIA34SQ_1x2 :         18
	Via     VIA34SQ(rot)_2x1 :        125
	Via   VIA34SQ_C(rot)_1x2 :          9
	Via        VIA34SQ_C_2x1 :          6
	Via        VIA34SQ_C_1x2 :          5
	Via   VIA34SQ_C(rot)_2x1 :          3
	Via              VIA23SQ :          2
	Via         VIA23SQ(rot) :        438
	Via       VIA23BAR1(rot) :          1
	Via     VIA23SQ(rot)_1x2 :      26813
	Via          VIA23SQ_2x1 :          5
	Via          VIA23SQ_1x2 :         68
	Via     VIA23SQ(rot)_2x1 :        229
	Via   VIA23SQ_C(rot)_1x2 :         35
	Via        VIA23SQ_C_2x1 :         17
	Via        VIA23SQ_C_1x2 :         66
	Via   VIA23SQ_C(rot)_2x1 :         18
	Via            VIA12SQ_C :       2652
	Via       VIA12SQ_C(rot) :        517
	Via          VIA12BAR1_C :          1
	Via              VIA12SQ :          9
	Via         VIA12SQ(rot) :         67
	Via       VIA12BAR1(rot) :          2
	Via        VIA12SQ_C_2x1 :       4192
	Via   VIA12SQ_C(rot)_1x2 :         69
	Via   VIA12SQ_C(rot)_2x1 :        120
	Via        VIA12SQ_C_1x2 :      10883
	Via     VIA12SQ(rot)_2x1 :       6728
	Via          VIA12SQ_1x2 :        164
	Via          VIA12SQ_2x1 :       9530
	Via     VIA12SQ(rot)_1x2 :       2119

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.38% (112125 / 116338 vias)
 
    Layer VIA1       = 91.23% (33805  / 37053   vias)
        Weight 1     = 91.23% (33805   vias)
        Un-optimized =  8.77% (3248    vias)
    Layer VIA2       = 98.41% (27251  / 27692   vias)
        Weight 1     = 98.41% (27251   vias)
        Un-optimized =  1.59% (441     vias)
    Layer VIA3       = 99.23% (22715  / 22892   vias)
        Weight 1     = 99.23% (22715   vias)
        Un-optimized =  0.77% (177     vias)
    Layer VIA4       = 98.68% (22046  / 22340   vias)
        Weight 1     = 98.68% (22046   vias)
        Un-optimized =  1.32% (294     vias)
    Layer VIA5       = 99.12% (5759   / 5810    vias)
        Weight 1     = 99.12% (5759    vias)
        Un-optimized =  0.88% (51      vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
        Weight 1     = 99.74% (387     vias)
        Un-optimized =  0.26% (1       vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
        Weight 1     = 99.33% (149     vias)
        Un-optimized =  0.67% (1       vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.38% (112125 / 116338 vias)
 
    Layer VIA1       = 91.23% (33805  / 37053   vias)
    Layer VIA2       = 98.41% (27251  / 27692   vias)
    Layer VIA3       = 99.23% (22715  / 22892   vias)
    Layer VIA4       = 98.68% (22046  / 22340   vias)
    Layer VIA5       = 99.12% (5759   / 5810    vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
 
Total number of nets = 9506, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/80 Partitions, Violations =	3263
Routed	2/80 Partitions, Violations =	2967
Routed	3/80 Partitions, Violations =	2897
Routed	4/80 Partitions, Violations =	2745
Routed	5/80 Partitions, Violations =	2644
Routed	6/80 Partitions, Violations =	2384
Routed	7/80 Partitions, Violations =	2315
Routed	8/80 Partitions, Violations =	2248
Routed	9/80 Partitions, Violations =	2081
Routed	10/80 Partitions, Violations =	2006
Routed	11/80 Partitions, Violations =	1878
Routed	12/80 Partitions, Violations =	1814
Routed	13/80 Partitions, Violations =	1669
Routed	14/80 Partitions, Violations =	1598
Routed	15/80 Partitions, Violations =	1534
Routed	16/80 Partitions, Violations =	1448
Routed	17/80 Partitions, Violations =	1321
Routed	18/80 Partitions, Violations =	1285
Routed	19/80 Partitions, Violations =	1248
Routed	20/80 Partitions, Violations =	1204
Routed	21/80 Partitions, Violations =	1164
Routed	22/80 Partitions, Violations =	1048
Routed	23/80 Partitions, Violations =	903
Routed	24/80 Partitions, Violations =	820
Routed	25/80 Partitions, Violations =	768
Routed	26/80 Partitions, Violations =	721
Routed	27/80 Partitions, Violations =	685
Routed	28/80 Partitions, Violations =	620
Routed	29/80 Partitions, Violations =	586
Routed	30/80 Partitions, Violations =	526
Routed	31/80 Partitions, Violations =	481
Routed	32/80 Partitions, Violations =	465
Routed	33/80 Partitions, Violations =	399
Routed	34/80 Partitions, Violations =	362
Routed	35/80 Partitions, Violations =	346
Routed	36/80 Partitions, Violations =	324
Routed	37/80 Partitions, Violations =	278
Routed	38/80 Partitions, Violations =	249
Routed	39/80 Partitions, Violations =	249
Routed	40/80 Partitions, Violations =	238
Routed	41/80 Partitions, Violations =	227
Routed	42/80 Partitions, Violations =	219
Routed	43/80 Partitions, Violations =	194
Routed	44/80 Partitions, Violations =	189
Routed	45/80 Partitions, Violations =	179
Routed	46/80 Partitions, Violations =	167
Routed	47/80 Partitions, Violations =	164
Routed	48/80 Partitions, Violations =	161
Routed	49/80 Partitions, Violations =	147
Routed	50/80 Partitions, Violations =	138
Routed	51/80 Partitions, Violations =	133
Routed	52/80 Partitions, Violations =	124
Routed	53/80 Partitions, Violations =	124
Routed	54/80 Partitions, Violations =	122
Routed	55/80 Partitions, Violations =	121
Routed	56/80 Partitions, Violations =	112
Routed	57/80 Partitions, Violations =	91
Routed	58/80 Partitions, Violations =	74
Routed	59/80 Partitions, Violations =	72
Routed	60/80 Partitions, Violations =	56
Routed	61/80 Partitions, Violations =	56
Routed	62/80 Partitions, Violations =	55
Routed	63/80 Partitions, Violations =	52
Routed	64/80 Partitions, Violations =	46
Routed	65/80 Partitions, Violations =	39
Routed	66/80 Partitions, Violations =	34
Routed	67/80 Partitions, Violations =	29
Routed	68/80 Partitions, Violations =	25
Routed	69/80 Partitions, Violations =	25
Routed	70/80 Partitions, Violations =	23
Routed	71/80 Partitions, Violations =	23
Routed	72/80 Partitions, Violations =	21
Routed	73/80 Partitions, Violations =	20
Routed	74/80 Partitions, Violations =	19
Routed	75/80 Partitions, Violations =	18
Routed	76/80 Partitions, Violations =	17
Routed	77/80 Partitions, Violations =	15
Routed	78/80 Partitions, Violations =	14
Routed	79/80 Partitions, Violations =	13
Routed	80/80 Partitions, Violations =	12

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	12
	Same net spacing : 3
	Less than minimum area : 2
	Internal-only types : 7

[Iter 0] Elapsed real time: 0:00:09 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used    2  Alloctr    2  Proc    4 
[Iter 0] Total (MB): Used   37  Alloctr   40  Proc  832 

End DR iteration 0 with 80 parts

Start DR iteration 1: non-uniform partition
Routed	1/8 Partitions, Violations =	9
Routed	2/8 Partitions, Violations =	6
Routed	3/8 Partitions, Violations =	5
Routed	4/8 Partitions, Violations =	4
Routed	5/8 Partitions, Violations =	3
Routed	6/8 Partitions, Violations =	2
Routed	7/8 Partitions, Violations =	1
Routed	8/8 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used    2  Alloctr    2  Proc    4 
[Iter 1] Total (MB): Used   37  Alloctr   40  Proc  832 

End DR iteration 1 with 8 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    267233 micron
Total Number of Contacts =             116022
Total Number of Wires =                91135
Total Number of PtConns =              22462
Total Number of Routable Wires =       91135
Total Routable Wire Length =           264604 micron
	Layer                 M1 :      12941 micron
	Layer                 M2 :      52075 micron
	Layer                 M3 :      24435 micron
	Layer                 M4 :      36058 micron
	Layer                 M5 :      94730 micron
	Layer                 M6 :      35372 micron
	Layer                 M7 :       7452 micron
	Layer                 M8 :       4003 micron
	Layer                 M9 :        166 micron
	Layer               MRDL :          0 micron
	Via     VIA89_C(rot)_1x2 :         10
	Via       VIA89(rot)_1x2 :          3
	Via       VIA78BAR1(rot) :          2
	Via     VIA78SQ(rot)_1x2 :        145
	Via     VIA78SQ(rot)_2x1 :          3
	Via         VIA67SQ(rot) :          2
	Via       VIA67BAR1(rot) :          2
	Via     VIA67SQ(rot)_1x2 :        378
	Via     VIA67SQ(rot)_2x1 :          6
	Via            VIA56SQ_C :        116
	Via          VIA56SQ_2x1 :       5467
	Via     VIA56SQ(rot)_1x2 :         11
	Via     VIA56SQ(rot)_2x1 :          2
	Via        VIA56SQ_C_1x2 :        148
	Via        VIA56SQ_C_2x1 :        103
	Via       VIA45SQ_C(rot) :        435
	Via         VIA45SQ(rot) :          1
	Via     VIA45SQ(rot)_2x1 :       4353
	Via          VIA45SQ_1x2 :          7
	Via          VIA45SQ_2x1 :         47
	Via     VIA45SQ(rot)_1x2 :      17294
	Via   VIA45SQ_C(rot)_2x1 :         97
	Via        VIA45SQ_C_2x1 :         20
	Via   VIA45SQ_C(rot)_1x2 :         87
	Via         VIA34SQ(rot) :        322
	Via       VIA34BAR1(rot) :          1
	Via     VIA34SQ(rot)_1x2 :      22368
	Via          VIA34SQ_2x1 :          5
	Via          VIA34SQ_1x2 :         18
	Via     VIA34SQ(rot)_2x1 :        126
	Via   VIA34SQ_C(rot)_1x2 :          9
	Via        VIA34SQ_C_2x1 :          6
	Via        VIA34SQ_C_1x2 :          5
	Via   VIA34SQ_C(rot)_2x1 :          3
	Via              VIA23SQ :          7
	Via         VIA23SQ(rot) :        535
	Via       VIA23BAR1(rot) :          1
	Via     VIA23SQ(rot)_1x2 :      26576
	Via          VIA23SQ_2x1 :          5
	Via          VIA23SQ_1x2 :         68
	Via     VIA23SQ(rot)_2x1 :        228
	Via   VIA23SQ_C(rot)_1x2 :         35
	Via        VIA23SQ_C_2x1 :         17
	Via        VIA23SQ_C_1x2 :         66
	Via   VIA23SQ_C(rot)_2x1 :         17
	Via            VIA12SQ_C :       2883
	Via       VIA12SQ_C(rot) :        533
	Via          VIA12BAR1_C :          1
	Via              VIA12SQ :         12
	Via         VIA12SQ(rot) :         70
	Via            VIA12BAR1 :          2
	Via       VIA12BAR1(rot) :          2
	Via        VIA12SQ_C_2x1 :       4166
	Via   VIA12SQ_C(rot)_1x2 :         75
	Via   VIA12SQ_C(rot)_2x1 :        122
	Via        VIA12SQ_C_1x2 :      10735
	Via     VIA12SQ(rot)_2x1 :       6667
	Via          VIA12SQ_1x2 :        167
	Via          VIA12SQ_2x1 :       9329
	Via     VIA12SQ(rot)_1x2 :       2101

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.75% (111095 / 116022 vias)
 
    Layer VIA1       = 90.50% (33362  / 36865   vias)
        Weight 1     = 90.50% (33362   vias)
        Un-optimized =  9.50% (3503    vias)
    Layer VIA2       = 98.03% (27012  / 27555   vias)
        Weight 1     = 98.03% (27012   vias)
        Un-optimized =  1.97% (543     vias)
    Layer VIA3       = 98.59% (22540  / 22863   vias)
        Weight 1     = 98.59% (22540   vias)
        Un-optimized =  1.41% (323     vias)
    Layer VIA4       = 98.05% (21905  / 22341   vias)
        Weight 1     = 98.05% (21905   vias)
        Un-optimized =  1.95% (436     vias)
    Layer VIA5       = 98.02% (5731   / 5847    vias)
        Weight 1     = 98.02% (5731    vias)
        Un-optimized =  1.98% (116     vias)
    Layer VIA6       = 98.97% (384    / 388     vias)
        Weight 1     = 98.97% (384     vias)
        Un-optimized =  1.03% (4       vias)
    Layer VIA7       = 98.67% (148    / 150     vias)
        Weight 1     = 98.67% (148     vias)
        Un-optimized =  1.33% (2       vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 95.75% (111095 / 116022 vias)
 
    Layer VIA1       = 90.50% (33362  / 36865   vias)
    Layer VIA2       = 98.03% (27012  / 27555   vias)
    Layer VIA3       = 98.59% (22540  / 22863   vias)
    Layer VIA4       = 98.05% (21905  / 22341   vias)
    Layer VIA5       = 98.02% (5731   / 5847    vias)
    Layer VIA6       = 98.97% (384    / 388     vias)
    Layer VIA7       = 98.67% (148    / 150     vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Dr init] Stage (MB): Used    1  Alloctr    1  Proc    4 
[Dr init] Total (MB): Used   36  Alloctr   39  Proc  832 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   36  Alloctr   39  Proc  832 
[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DR] Total (MB): Used   34  Alloctr   38  Proc  832 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DR: Done] Total (MB): Used   34  Alloctr   38  Proc  832 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    267233 micron
Total Number of Contacts =             116022
Total Number of Wires =                91135
Total Number of PtConns =              22462
Total Number of Routable Wires =       91135
Total Routable Wire Length =           264604 micron
	Layer                 M1 :      12941 micron
	Layer                 M2 :      52075 micron
	Layer                 M3 :      24435 micron
	Layer                 M4 :      36058 micron
	Layer                 M5 :      94730 micron
	Layer                 M6 :      35372 micron
	Layer                 M7 :       7452 micron
	Layer                 M8 :       4003 micron
	Layer                 M9 :        166 micron
	Layer               MRDL :          0 micron
	Via     VIA89_C(rot)_1x2 :         10
	Via       VIA89(rot)_1x2 :          3
	Via       VIA78BAR1(rot) :          2
	Via     VIA78SQ(rot)_1x2 :        145
	Via     VIA78SQ(rot)_2x1 :          3
	Via         VIA67SQ(rot) :          2
	Via       VIA67BAR1(rot) :          2
	Via     VIA67SQ(rot)_1x2 :        378
	Via     VIA67SQ(rot)_2x1 :          6
	Via            VIA56SQ_C :        116
	Via          VIA56SQ_2x1 :       5467
	Via     VIA56SQ(rot)_1x2 :         11
	Via     VIA56SQ(rot)_2x1 :          2
	Via        VIA56SQ_C_1x2 :        148
	Via        VIA56SQ_C_2x1 :        103
	Via       VIA45SQ_C(rot) :        435
	Via         VIA45SQ(rot) :          1
	Via     VIA45SQ(rot)_2x1 :       4353
	Via          VIA45SQ_1x2 :          7
	Via          VIA45SQ_2x1 :         47
	Via     VIA45SQ(rot)_1x2 :      17294
	Via   VIA45SQ_C(rot)_2x1 :         97
	Via        VIA45SQ_C_2x1 :         20
	Via   VIA45SQ_C(rot)_1x2 :         87
	Via         VIA34SQ(rot) :        322
	Via       VIA34BAR1(rot) :          1
	Via     VIA34SQ(rot)_1x2 :      22368
	Via          VIA34SQ_2x1 :          5
	Via          VIA34SQ_1x2 :         18
	Via     VIA34SQ(rot)_2x1 :        126
	Via   VIA34SQ_C(rot)_1x2 :          9
	Via        VIA34SQ_C_2x1 :          6
	Via        VIA34SQ_C_1x2 :          5
	Via   VIA34SQ_C(rot)_2x1 :          3
	Via              VIA23SQ :          7
	Via         VIA23SQ(rot) :        535
	Via       VIA23BAR1(rot) :          1
	Via     VIA23SQ(rot)_1x2 :      26576
	Via          VIA23SQ_2x1 :          5
	Via          VIA23SQ_1x2 :         68
	Via     VIA23SQ(rot)_2x1 :        228
	Via   VIA23SQ_C(rot)_1x2 :         35
	Via        VIA23SQ_C_2x1 :         17
	Via        VIA23SQ_C_1x2 :         66
	Via   VIA23SQ_C(rot)_2x1 :         17
	Via            VIA12SQ_C :       2883
	Via       VIA12SQ_C(rot) :        533
	Via          VIA12BAR1_C :          1
	Via              VIA12SQ :         12
	Via         VIA12SQ(rot) :         70
	Via            VIA12BAR1 :          2
	Via       VIA12BAR1(rot) :          2
	Via        VIA12SQ_C_2x1 :       4166
	Via   VIA12SQ_C(rot)_1x2 :         75
	Via   VIA12SQ_C(rot)_2x1 :        122
	Via        VIA12SQ_C_1x2 :      10735
	Via     VIA12SQ(rot)_2x1 :       6667
	Via          VIA12SQ_1x2 :        167
	Via          VIA12SQ_2x1 :       9329
	Via     VIA12SQ(rot)_1x2 :       2101

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.75% (111095 / 116022 vias)
 
    Layer VIA1       = 90.50% (33362  / 36865   vias)
        Weight 1     = 90.50% (33362   vias)
        Un-optimized =  9.50% (3503    vias)
    Layer VIA2       = 98.03% (27012  / 27555   vias)
        Weight 1     = 98.03% (27012   vias)
        Un-optimized =  1.97% (543     vias)
    Layer VIA3       = 98.59% (22540  / 22863   vias)
        Weight 1     = 98.59% (22540   vias)
        Un-optimized =  1.41% (323     vias)
    Layer VIA4       = 98.05% (21905  / 22341   vias)
        Weight 1     = 98.05% (21905   vias)
        Un-optimized =  1.95% (436     vias)
    Layer VIA5       = 98.02% (5731   / 5847    vias)
        Weight 1     = 98.02% (5731    vias)
        Un-optimized =  1.98% (116     vias)
    Layer VIA6       = 98.97% (384    / 388     vias)
        Weight 1     = 98.97% (384     vias)
        Un-optimized =  1.03% (4       vias)
    Layer VIA7       = 98.67% (148    / 150     vias)
        Weight 1     = 98.67% (148     vias)
        Un-optimized =  1.33% (2       vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 95.75% (111095 / 116022 vias)
 
    Layer VIA1       = 90.50% (33362  / 36865   vias)
    Layer VIA2       = 98.03% (27012  / 27555   vias)
    Layer VIA3       = 98.59% (22540  / 22863   vias)
    Layer VIA4       = 98.05% (21905  / 22341   vias)
    Layer VIA5       = 98.02% (5731   / 5847    vias)
    Layer VIA6       = 98.97% (384    / 388     vias)
    Layer VIA7       = 98.67% (148    / 150     vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
 

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Dr init] Total (MB): Used   35  Alloctr   38  Proc  832 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23SQ_C(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

  VIA23BAR1_C    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

  VIA23BAR2_C    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23LG_C    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23LG_C(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

     VIA23SQ    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

     VIA23SQ(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23BAR1    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23BAR1(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23BAR2    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23BAR2(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

     VIA23LG    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

     VIA23LG(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA34SQ_C    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34SQ_C(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

  VIA34BAR1_C    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

  VIA34BAR2_C    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34LG_C    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34LG_C(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

     VIA34SQ    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

     VIA34SQ(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34BAR1    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34BAR1(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34BAR2    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34BAR2(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

     VIA34LG    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

     VIA34LG(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA45SQ_C    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45SQ_C(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

  VIA45BAR1_C    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

  VIA45BAR2_C    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45LG_C    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45LG_C(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

     VIA45SQ    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

     VIA45SQ(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45BAR1    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45BAR1(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45BAR2    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45BAR2(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

     VIA45LG    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

     VIA45LG(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA56SQ_C    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67SQ_C(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

  VIA67BAR1_C    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

  VIA67BAR2_C    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67LG_C    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67LG_C(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

     VIA67SQ    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

     VIA67SQ(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67BAR1    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67BAR1(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67BAR2    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67BAR2(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

     VIA67LG    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

     VIA67LG(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA78SQ_C    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78SQ_C(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

  VIA78BAR1_C    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

  VIA78BAR2_C    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78LG_C    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78LG_C(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA78SQ    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA78SQ(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78BAR1    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78BAR1(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78BAR2    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78BAR2(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA78LG    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA78LG(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA89_C    ->  VIA89_1x2(r) VIA89_C_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                    VIA89_2x1(r) VIA89_C_2x1(r) VIA89_C_2x1     VIA89_2x1   

     VIA89_C(r) ->  VIA89_1x2(r) VIA89_C_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                    VIA89_2x1(r) VIA89_C_2x1(r) VIA89_C_2x1     VIA89_2x1   

       VIA89    ->  VIA89_1x2(r) VIA89_C_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                    VIA89_2x1(r) VIA89_C_2x1(r) VIA89_C_2x1     VIA89_2x1   

       VIA89(r) ->  VIA89_1x2(r) VIA89_C_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                    VIA89_2x1(r) VIA89_C_2x1(r) VIA89_C_2x1     VIA89_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



	There were 2113 out of 33484 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    2  Alloctr    1  Proc    0 
[Technology Processing] Total (MB): Used   37  Alloctr   39  Proc  832 

Begin Redundant via insertion ...

Routed	1/27 Partitions, Violations =	0
Routed	2/27 Partitions, Violations =	2
Routed	3/27 Partitions, Violations =	2
Routed	4/27 Partitions, Violations =	2
Routed	5/27 Partitions, Violations =	2
Routed	6/27 Partitions, Violations =	2
Routed	7/27 Partitions, Violations =	2
Routed	8/27 Partitions, Violations =	2
Routed	9/27 Partitions, Violations =	2
Routed	10/27 Partitions, Violations =	2
Routed	11/27 Partitions, Violations =	2
Routed	12/27 Partitions, Violations =	2
Routed	13/27 Partitions, Violations =	2
Routed	14/27 Partitions, Violations =	2
Routed	15/27 Partitions, Violations =	2
Routed	16/27 Partitions, Violations =	2
Routed	17/27 Partitions, Violations =	2
Routed	18/27 Partitions, Violations =	2
Routed	19/27 Partitions, Violations =	2
Routed	20/27 Partitions, Violations =	2
Routed	21/27 Partitions, Violations =	2
Routed	22/27 Partitions, Violations =	2
Routed	23/27 Partitions, Violations =	2
Routed	24/27 Partitions, Violations =	2
Routed	25/27 Partitions, Violations =	2
Routed	26/27 Partitions, Violations =	2
Routed	27/27 Partitions, Violations =	2

RedundantVia finished with 2 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Less than minimum area : 2


Total Wire Length =                    267146 micron
Total Number of Contacts =             116017
Total Number of Wires =                91036
Total Number of PtConns =              22148
Total Number of Routable Wires =       91036
Total Routable Wire Length =           264581 micron
	Layer                 M1 :      12933 micron
	Layer                 M2 :      52044 micron
	Layer                 M3 :      24418 micron
	Layer                 M4 :      36032 micron
	Layer                 M5 :      94726 micron
	Layer                 M6 :      35372 micron
	Layer                 M7 :       7452 micron
	Layer                 M8 :       4003 micron
	Layer                 M9 :        166 micron
	Layer               MRDL :          0 micron
	Via     VIA89_C(rot)_1x2 :         10
	Via       VIA89(rot)_1x2 :          3
	Via       VIA78BAR1(rot) :          1
	Via     VIA78SQ(rot)_1x2 :        146
	Via     VIA78SQ(rot)_2x1 :          3
	Via       VIA67BAR1(rot) :          1
	Via     VIA67SQ(rot)_1x2 :        381
	Via     VIA67SQ(rot)_2x1 :          6
	Via            VIA56SQ_C :         50
	Via          VIA56SQ_2x1 :       5528
	Via     VIA56SQ(rot)_1x2 :         11
	Via     VIA56SQ(rot)_2x1 :          3
	Via        VIA56SQ_C_1x2 :        150
	Via        VIA56SQ_C_2x1 :        105
	Via       VIA45SQ_C(rot) :        158
	Via         VIA45SQ(rot) :          1
	Via     VIA45SQ(rot)_2x1 :       4402
	Via          VIA45SQ_1x2 :          7
	Via          VIA45SQ_2x1 :         47
	Via     VIA45SQ(rot)_1x2 :      17502
	Via   VIA45SQ_C(rot)_2x1 :        102
	Via        VIA45SQ_C_2x1 :         20
	Via   VIA45SQ_C(rot)_1x2 :        102
	Via         VIA34SQ(rot) :         15
	Via       VIA34BAR1(rot) :          1
	Via     VIA34SQ(rot)_1x2 :      22659
	Via          VIA34SQ_2x1 :          5
	Via          VIA34SQ_1x2 :         19
	Via     VIA34SQ(rot)_2x1 :        141
	Via   VIA34SQ_C(rot)_1x2 :          9
	Via        VIA34SQ_C_2x1 :          6
	Via        VIA34SQ_C_1x2 :          5
	Via   VIA34SQ_C(rot)_2x1 :          3
	Via              VIA23SQ :          2
	Via         VIA23SQ(rot) :         36
	Via       VIA23BAR1(rot) :          1
	Via     VIA23SQ(rot)_1x2 :      27008
	Via          VIA23SQ_2x1 :          5
	Via          VIA23SQ_1x2 :         92
	Via     VIA23SQ(rot)_2x1 :        256
	Via   VIA23SQ_C(rot)_1x2 :         36
	Via        VIA23SQ_C_2x1 :         18
	Via        VIA23SQ_C_1x2 :         78
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via            VIA12SQ_C :       2303
	Via       VIA12SQ_C(rot) :        485
	Via          VIA12BAR1_C :          1
	Via              VIA12SQ :          9
	Via         VIA12SQ(rot) :         65
	Via            VIA12BAR1 :          1
	Via       VIA12BAR1(rot) :          2
	Via        VIA12SQ_C_2x1 :       4237
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :        135
	Via        VIA12SQ_C_1x2 :      10936
	Via     VIA12SQ(rot)_2x1 :       6751
	Via          VIA12SQ_1x2 :        175
	Via          VIA12SQ_2x1 :       9552
	Via     VIA12SQ(rot)_1x2 :       2132

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.30% (112885 / 116017 vias)
 
    Layer VIA1       = 92.23% (33998  / 36864   vias)
        Weight 1     = 92.23% (33998   vias)
        Un-optimized =  7.77% (2866    vias)
    Layer VIA2       = 99.86% (27512  / 27551   vias)
        Weight 1     = 99.86% (27512   vias)
        Un-optimized =  0.14% (39      vias)
    Layer VIA3       = 99.93% (22847  / 22863   vias)
        Weight 1     = 99.93% (22847   vias)
        Un-optimized =  0.07% (16      vias)
    Layer VIA4       = 99.29% (22182  / 22341   vias)
        Weight 1     = 99.29% (22182   vias)
        Un-optimized =  0.71% (159     vias)
    Layer VIA5       = 99.14% (5797   / 5847    vias)
        Weight 1     = 99.14% (5797    vias)
        Un-optimized =  0.86% (50      vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
        Weight 1     = 99.74% (387     vias)
        Un-optimized =  0.26% (1       vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
        Weight 1     = 99.33% (149     vias)
        Un-optimized =  0.67% (1       vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.30% (112885 / 116017 vias)
 
    Layer VIA1       = 92.23% (33998  / 36864   vias)
    Layer VIA2       = 99.86% (27512  / 27551   vias)
    Layer VIA3       = 99.93% (22847  / 22863   vias)
    Layer VIA4       = 99.29% (22182  / 22341   vias)
    Layer VIA5       = 99.14% (5797   / 5847    vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used    3  Alloctr    2  Proc    0 
[RedundantVia] Total (MB): Used   38  Alloctr   40  Proc  832 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:11 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    4 
[Dr init] Total (MB): Used   38  Alloctr   40  Proc  832 
Total number of nets = 9506, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:11 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used    4  Alloctr    3  Proc    4 
[Iter 1] Total (MB): Used   39  Alloctr   41  Proc  832 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:11 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR] Stage (MB): Used    2  Alloctr    1  Proc    4 
[DR] Total (MB): Used   37  Alloctr   39  Proc  832 

Nets that have been changed:
Net 1 = clk_G1B2I2
Net 2 = clk_G1B2I3
Net 3 = clk_G1B2I6
Net 4 = clk_G1B2I8
Net 5 = clk_G1B2I9
Net 6 = clk_G1B2I10
Net 7 = clk_G1B2I14
Net 8 = clk_G1B2I15
Net 9 = clk_G1B1I2
Net 10 = n12603
Net 11 = n12632
Net 12 = n12633
Net 13 = n12634
Net 14 = n12635
Net 15 = n12636
Net 16 = n12637
Net 17 = n12638
Net 18 = n12639
Net 19 = n12640
Net 20 = n12246
Net 21 = n12258
Net 22 = n12259
Net 23 = n12265
Net 24 = n12332
Net 25 = n12561
Net 26 = n12641
Net 27 = n12642
Net 28 = n12643
Net 29 = n12172
Net 30 = n12176
Net 31 = n12187
Net 32 = n12123
Net 33 = n12125
Net 34 = n12127
Net 35 = n12128
Net 36 = n12130
Net 37 = n12138
Net 38 = n12143
Net 39 = n12144
Net 40 = n12145
Net 41 = n12146
Net 42 = n12162
Net 43 = n12163
Net 44 = n12115
Net 45 = n12119
Net 46 = n11970
Net 47 = n11982
Net 48 = n11929
Net 49 = n11930
Net 50 = n11938
Net 51 = n11881
Net 52 = n11883
Net 53 = n11885
Net 54 = n11887
Net 55 = n11888
Net 56 = n11898
Net 57 = n11901
Net 58 = n11902
Net 59 = n11911
Net 60 = n11916
Net 61 = n11840
Net 62 = n11859
Net 63 = n11863
Net 64 = n11865
Net 65 = n11868
Net 66 = n11870
Net 67 = n11878
Net 68 = n11835
Net 69 = n11680
Net 70 = n11682
Net 71 = n11686
Net 72 = n11691
Net 73 = n11704
Net 74 = n11706
Net 75 = n11708
Net 76 = n11643
Net 77 = n11654
Net 78 = n11656
Net 79 = n11668
Net 80 = n11598
Net 81 = n11603
Net 82 = n11619
Net 83 = n11623
Net 84 = n11521
Net 85 = n11527
Net 86 = n11528
Net 87 = n11534
Net 88 = n11541
Net 89 = n11542
Net 90 = n11546
Net 91 = n11548
Net 92 = n11550
Net 93 = n11587
Net 94 = n11590
Net 95 = n11485
Net 96 = n11501
Net 97 = n11504
Net 98 = n11505
Net 99 = n11512
Net 100 = n11516
.... and 413 other nets
Total number of changed nets = 513 (out of 9506)

[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    1  Alloctr    0  Proc    4 
[DR: Done] Total (MB): Used   36  Alloctr   38  Proc  832 
[ECO: DR] Elapsed real time: 0:00:17 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[ECO: DR] Stage (MB): Used   35  Alloctr   37  Proc   31 
[ECO: DR] Total (MB): Used   36  Alloctr   38  Proc  832 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    267147 micron
Total Number of Contacts =             116017
Total Number of Wires =                91036
Total Number of PtConns =              22150
Total Number of Routable Wires =       91036
Total Routable Wire Length =           264581 micron
	Layer                 M1 :      12933 micron
	Layer                 M2 :      52045 micron
	Layer                 M3 :      24418 micron
	Layer                 M4 :      36032 micron
	Layer                 M5 :      94726 micron
	Layer                 M6 :      35372 micron
	Layer                 M7 :       7452 micron
	Layer                 M8 :       4003 micron
	Layer                 M9 :        166 micron
	Layer               MRDL :          0 micron
	Via     VIA89_C(rot)_1x2 :         10
	Via       VIA89(rot)_1x2 :          3
	Via       VIA78BAR1(rot) :          1
	Via     VIA78SQ(rot)_1x2 :        146
	Via     VIA78SQ(rot)_2x1 :          3
	Via       VIA67BAR1(rot) :          1
	Via     VIA67SQ(rot)_1x2 :        381
	Via     VIA67SQ(rot)_2x1 :          6
	Via            VIA56SQ_C :         50
	Via          VIA56SQ_2x1 :       5528
	Via     VIA56SQ(rot)_1x2 :         11
	Via     VIA56SQ(rot)_2x1 :          3
	Via        VIA56SQ_C_1x2 :        150
	Via        VIA56SQ_C_2x1 :        105
	Via       VIA45SQ_C(rot) :        158
	Via         VIA45SQ(rot) :          1
	Via     VIA45SQ(rot)_2x1 :       4402
	Via          VIA45SQ_1x2 :          7
	Via          VIA45SQ_2x1 :         47
	Via     VIA45SQ(rot)_1x2 :      17502
	Via   VIA45SQ_C(rot)_2x1 :        102
	Via        VIA45SQ_C_2x1 :         20
	Via   VIA45SQ_C(rot)_1x2 :        102
	Via         VIA34SQ(rot) :         15
	Via       VIA34BAR1(rot) :          1
	Via     VIA34SQ(rot)_1x2 :      22659
	Via          VIA34SQ_2x1 :          5
	Via          VIA34SQ_1x2 :         19
	Via     VIA34SQ(rot)_2x1 :        141
	Via   VIA34SQ_C(rot)_1x2 :          9
	Via        VIA34SQ_C_2x1 :          6
	Via        VIA34SQ_C_1x2 :          5
	Via   VIA34SQ_C(rot)_2x1 :          3
	Via              VIA23SQ :          2
	Via         VIA23SQ(rot) :         36
	Via       VIA23BAR1(rot) :          1
	Via     VIA23SQ(rot)_1x2 :      27008
	Via          VIA23SQ_2x1 :          5
	Via          VIA23SQ_1x2 :         92
	Via     VIA23SQ(rot)_2x1 :        256
	Via   VIA23SQ_C(rot)_1x2 :         36
	Via        VIA23SQ_C_2x1 :         18
	Via        VIA23SQ_C_1x2 :         78
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via            VIA12SQ_C :       2303
	Via       VIA12SQ_C(rot) :        485
	Via          VIA12BAR1_C :          1
	Via              VIA12SQ :          9
	Via         VIA12SQ(rot) :         65
	Via            VIA12BAR1 :          1
	Via       VIA12BAR1(rot) :          2
	Via        VIA12SQ_C_2x1 :       4237
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :        135
	Via        VIA12SQ_C_1x2 :      10936
	Via     VIA12SQ(rot)_2x1 :       6751
	Via          VIA12SQ_1x2 :        175
	Via          VIA12SQ_2x1 :       9552
	Via     VIA12SQ(rot)_1x2 :       2132

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.30% (112885 / 116017 vias)
 
    Layer VIA1       = 92.23% (33998  / 36864   vias)
        Weight 1     = 92.23% (33998   vias)
        Un-optimized =  7.77% (2866    vias)
    Layer VIA2       = 99.86% (27512  / 27551   vias)
        Weight 1     = 99.86% (27512   vias)
        Un-optimized =  0.14% (39      vias)
    Layer VIA3       = 99.93% (22847  / 22863   vias)
        Weight 1     = 99.93% (22847   vias)
        Un-optimized =  0.07% (16      vias)
    Layer VIA4       = 99.29% (22182  / 22341   vias)
        Weight 1     = 99.29% (22182   vias)
        Un-optimized =  0.71% (159     vias)
    Layer VIA5       = 99.14% (5797   / 5847    vias)
        Weight 1     = 99.14% (5797    vias)
        Un-optimized =  0.86% (50      vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
        Weight 1     = 99.74% (387     vias)
        Un-optimized =  0.26% (1       vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
        Weight 1     = 99.33% (149     vias)
        Un-optimized =  0.67% (1       vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.30% (112885 / 116017 vias)
 
    Layer VIA1       = 92.23% (33998  / 36864   vias)
    Layer VIA2       = 99.86% (27512  / 27551   vias)
    Layer VIA3       = 99.93% (22847  / 22863   vias)
    Layer VIA4       = 99.29% (22182  / 22341   vias)
    Layer VIA5       = 99.14% (5797   / 5847    vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
 

Total number of nets = 9506
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    267147 micron
Total Number of Contacts =             116017
Total Number of Wires =                91036
Total Number of PtConns =              22150
Total Number of Routable Wires =       91036
Total Routable Wire Length =           264581 micron
	Layer                 M1 :      12933 micron
	Layer                 M2 :      52045 micron
	Layer                 M3 :      24418 micron
	Layer                 M4 :      36032 micron
	Layer                 M5 :      94726 micron
	Layer                 M6 :      35372 micron
	Layer                 M7 :       7452 micron
	Layer                 M8 :       4003 micron
	Layer                 M9 :        166 micron
	Layer               MRDL :          0 micron
	Via     VIA89_C(rot)_1x2 :         10
	Via       VIA89(rot)_1x2 :          3
	Via       VIA78BAR1(rot) :          1
	Via     VIA78SQ(rot)_1x2 :        146
	Via     VIA78SQ(rot)_2x1 :          3
	Via       VIA67BAR1(rot) :          1
	Via     VIA67SQ(rot)_1x2 :        381
	Via     VIA67SQ(rot)_2x1 :          6
	Via            VIA56SQ_C :         50
	Via          VIA56SQ_2x1 :       5528
	Via     VIA56SQ(rot)_1x2 :         11
	Via     VIA56SQ(rot)_2x1 :          3
	Via        VIA56SQ_C_1x2 :        150
	Via        VIA56SQ_C_2x1 :        105
	Via       VIA45SQ_C(rot) :        158
	Via         VIA45SQ(rot) :          1
	Via     VIA45SQ(rot)_2x1 :       4402
	Via          VIA45SQ_1x2 :          7
	Via          VIA45SQ_2x1 :         47
	Via     VIA45SQ(rot)_1x2 :      17502
	Via   VIA45SQ_C(rot)_2x1 :        102
	Via        VIA45SQ_C_2x1 :         20
	Via   VIA45SQ_C(rot)_1x2 :        102
	Via         VIA34SQ(rot) :         15
	Via       VIA34BAR1(rot) :          1
	Via     VIA34SQ(rot)_1x2 :      22659
	Via          VIA34SQ_2x1 :          5
	Via          VIA34SQ_1x2 :         19
	Via     VIA34SQ(rot)_2x1 :        141
	Via   VIA34SQ_C(rot)_1x2 :          9
	Via        VIA34SQ_C_2x1 :          6
	Via        VIA34SQ_C_1x2 :          5
	Via   VIA34SQ_C(rot)_2x1 :          3
	Via              VIA23SQ :          2
	Via         VIA23SQ(rot) :         36
	Via       VIA23BAR1(rot) :          1
	Via     VIA23SQ(rot)_1x2 :      27008
	Via          VIA23SQ_2x1 :          5
	Via          VIA23SQ_1x2 :         92
	Via     VIA23SQ(rot)_2x1 :        256
	Via   VIA23SQ_C(rot)_1x2 :         36
	Via        VIA23SQ_C_2x1 :         18
	Via        VIA23SQ_C_1x2 :         78
	Via   VIA23SQ_C(rot)_2x1 :         19
	Via            VIA12SQ_C :       2303
	Via       VIA12SQ_C(rot) :        485
	Via          VIA12BAR1_C :          1
	Via              VIA12SQ :          9
	Via         VIA12SQ(rot) :         65
	Via            VIA12BAR1 :          1
	Via       VIA12BAR1(rot) :          2
	Via        VIA12SQ_C_2x1 :       4237
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :        135
	Via        VIA12SQ_C_1x2 :      10936
	Via     VIA12SQ(rot)_2x1 :       6751
	Via          VIA12SQ_1x2 :        175
	Via          VIA12SQ_2x1 :       9552
	Via     VIA12SQ(rot)_1x2 :       2132

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.30% (112885 / 116017 vias)
 
    Layer VIA1       = 92.23% (33998  / 36864   vias)
        Weight 1     = 92.23% (33998   vias)
        Un-optimized =  7.77% (2866    vias)
    Layer VIA2       = 99.86% (27512  / 27551   vias)
        Weight 1     = 99.86% (27512   vias)
        Un-optimized =  0.14% (39      vias)
    Layer VIA3       = 99.93% (22847  / 22863   vias)
        Weight 1     = 99.93% (22847   vias)
        Un-optimized =  0.07% (16      vias)
    Layer VIA4       = 99.29% (22182  / 22341   vias)
        Weight 1     = 99.29% (22182   vias)
        Un-optimized =  0.71% (159     vias)
    Layer VIA5       = 99.14% (5797   / 5847    vias)
        Weight 1     = 99.14% (5797    vias)
        Un-optimized =  0.86% (50      vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
        Weight 1     = 99.74% (387     vias)
        Un-optimized =  0.26% (1       vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
        Weight 1     = 99.33% (149     vias)
        Un-optimized =  0.67% (1       vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.30% (112885 / 116017 vias)
 
    Layer VIA1       = 92.23% (33998  / 36864   vias)
    Layer VIA2       = 99.86% (27512  / 27551   vias)
    Layer VIA3       = 99.93% (22847  / 22863   vias)
    Layer VIA4       = 99.29% (22182  / 22341   vias)
    Layer VIA5       = 99.14% (5797   / 5847    vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 513 nets
[ECO: End] Elapsed real time: 0:00:17 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   31 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc  832 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Sun Dec 13 20:42:14 2020
Skip Report QoR
1
if {[file exists [which $CUSTOM_ROUTE_OPT_POST_SCRIPT]]} {
echo "RM-Info: Sourcing [which $CUSTOM_ROUTE_OPT_POST_SCRIPT]"
source $CUSTOM_ROUTE_OPT_POST_SCRIPT
}
if {$ICC_ENABLE_CHECKPOINT} {set_checkpoint_strategy -disable}
########################################
#   Additional route_opt practices
########################################
## To further improve QoR after the initial "route_opt -skip_initial" : 
#	route_opt -incremental
## For final overall optimization while limiting disturbances to the design :
#	route_opt -incremental -size_only
## For the G-2012.06 based recommended postroute design closure flow, 
#  refer to SolvNet #034130
## To use the scenario compression feature, try the following :
#	open_mw_cel, etc 
#	compress_scenario
#	route_opt -skip_initial_route -effort $ROUTE_OPT_EFFORT -xtalk_reduction -power
#	route_opt -incremental ;# more run time benefit when multiple route_opt commands are used
#	uncompress_scenario
#	route_opt -incremental -size_only ;# to recover final QoR
## To limit route_opt to specific optimizations :
#	route_opt -incremental -only_xtalk_reduction : only xtalk reduction 
#	route_opt -incremental -only_hold_time : only hold fixing 
#	route_opt -incremental -(only_)wire_size : runs wire sizing which fixes timing by applying NDR's from define_routing_rule
## To prioritize max tran fixing :
#  By default, route_opt prioritizes max delay cost over max design rule costs (e.g. max tran). 
#  To set higher priority for DRC fixing, set the following variable.
#  Note that this variable only works with the -only_design_rule option.
#  set_app_var routeopt_drc_over_timing true
#  	route_opt -incremental -only_design_rule
## To run size only but still allowing buffers to be inserted for hold fixing :
#  set_app_var routeopt_allow_min_buffer_with_size_only true
########################################
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
########################################
#           CONNECT P/G                #
########################################
## Connect Power & Ground for non-MV and MV-mode
if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
   echo "RM-Info: Sourcing [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]"
   source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT
 } else {
    derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT 
    if {!$ICC_TIE_CELL_FLOW} {derive_pg_connection -power_net $MW_POWER_NET -ground_net $MW_GROUND_NET -tie}
   }
Information: connected 31 power ports and 31 ground ports
reconnected total 0 tie highs and 0 tie lows
1
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
if {$ICC_REPORTING_EFFORT == "MED" } {
 redirect -tee -file $REPORTS_DIR_ROUTE_OPT/$ICC_ROUTE_OPT_CEL.qor {report_qor}
 redirect -tee -file $REPORTS_DIR_ROUTE_OPT/$ICC_ROUTE_OPT_CEL.qor -append {report_qor -summary}
 # redirect -tee -file $REPORTS_DIR_PLACE_OPT/$ICC_ROUTE_OPT_CEL.qor -append {report_timing_histogram -range_maximum 0}
 # redirect -tee -file $REPORTS_DIR_PLACE_OPT/$ICC_ROUTE_OPT_CEL.qor -append {report_timing_histogram -range_minimum 0}
 redirect -file $REPORTS_DIR_ROUTE_OPT/$ICC_ROUTE_OPT_CEL.con {report_constraints}
}

  Loading design 'picorv32'


Warning: Port 'pcpi_wr' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[31]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[30]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[29]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[28]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[27]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[26]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[25]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[24]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[23]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[22]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[21]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[20]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[19]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[18]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[17]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[16]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[15]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[14]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[13]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[12]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[11]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[10]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[9]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_wait' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_ready' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:42:35 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          1.91
  Critical Path Slack:           0.02
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9037
  Buf/Inv Cell Count:             897
  CT Buf/Inv Cell Count:           18
  Combinational Cell Count:      7139
  Sequential Cell Count:         1898
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    19161.187051
  Noncombinational Area: 12550.647674
  Buf/Inv Area:           2321.351329
  Macro/Black Box Area:      0.000000
  Net Area:              10993.972732
  Net XLength        :      119630.52
  Net YLength        :      153712.78
  -----------------------------------
  Cell Area:             31711.834724
  Design Area:           42705.807457
  Net Length        :       273343.31


  Design Rules
  -----------------------------------
  Total Number of Nets:          9543
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: mgt

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.71
  Logic Optimization:                 20.92
  Mapping Optimization:               44.56
  -----------------------------------------
  Overall Compile Time:              130.14
  Overall Compile Wall Clock Time:   135.71

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 1
  Total moveable cell area: 31545.9
  Total fixed cell area: 164.7
  Total physical cell area: 31710.6
  Core area: (30000 30000 242800 242344)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
1
if {$ICC_REPORTING_EFFORT != "OFF" } {
     redirect -tee -file $REPORTS_DIR_ROUTE_OPT/$ICC_ROUTE_OPT_CEL.clock_tree {report_clock_tree -nosplit -summary}     ;# global skew report
     redirect -file $REPORTS_DIR_ROUTE_OPT/$ICC_ROUTE_OPT_CEL.clock_timing {report_clock_timing -nosplit -type skew} ;# local skew report
}
 
****************************************
Report : clock tree
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:42:35 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  1830      18        18        0.0111    0.0736      1            164.6853
1
if {$ICC_REPORTING_EFFORT != "OFF" } {
 redirect -file $REPORTS_DIR_ROUTE_OPT/$ICC_ROUTE_OPT_CEL.max.tim {report_timing -nosplit -crosstalk_delta -capacitance -transition_time -input_pins -nets -delay max}
 redirect -file $REPORTS_DIR_ROUTE_OPT/$ICC_ROUTE_OPT_CEL.min.tim {report_timing -nosplit -crosstalk_delta -capacitance -transition_time -input_pins -nets -delay min}
}
if {$ICC_REPORTING_EFFORT == "MED" && $POWER_OPTIMIZATION } {
 redirect -file $REPORTS_DIR_ROUTE_OPT/$ICC_ROUTE_OPT_CEL.power {report_power -nosplit}
}
## Uncomment if you want detailed routing violation report with or without antenna info
# if {$ICC_FIX_ANTENNA} {
#    verify_zrt_route -antenna true ;
# } else {
#    verify_zrt_route -antenna false ;
#   }
save_mw_cel -as $ICC_ROUTE_OPT_CEL
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named route_opt_icc. (UIG-5)
1
if {$ICC_REPORTING_EFFORT != "OFF" } {
 create_qor_snapshot -clock_tree -name $ICC_ROUTE_OPT_CEL
 redirect -file $REPORTS_DIR_ROUTE_OPT/$ICC_ROUTE_OPT_CEL.qor_snapshot.rpt {report_qor_snapshot -no_display}
}
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (route_opt_icc)
Design          : picorv32
Version         : H-2013.03-ICC-SP2
Date            : Sun Dec 13 20:42:38 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: N/A
Voltage unit    : 1 Volt
Power unit      : N/A
Location        : /bks2/PB17061127/DA_VLSI_PD/snapshot
***********************************************
No. of scenario = 1
--------------------------------------------------
WNS of each timing group:                
--------------------------------------------------
--------------------------------------------------
Setup WNS:                                   0.019 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                    0.000  
Hold TNS:                                    0.000  
Number of hold violations:                       0  
Number of max trans violations:                  0  
Number of max cap violations:                    1  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                        31712
Cell count:                                   9037
Buf/inv cell count:                            897
Std cell utilization:                       70.18%
CPU/ELAPSE(hr):                          0.02/0.03
Mem(Mb):                                       410
Host name:                                     mgt
--------------------------------------------------
Histogram:           
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Global Skew Report:                  CT Buf    Period 
--------------------------------------------------
clk                  0.011/0.074      18      2.0000 
--------------------------------------------------
Worst Skew                 0.011 
Worst Delay                0.074 
Max Transitions                0 
Max Caps                       1 
Max Fanouts                    0 
--------------------------------------------------
Snapshot (route_opt_icc) is created and stored under "/bks2/PB17061127/DA_VLSI_PD/snapshot" directory
if {[file exists [which $ICC_SIGNOFF_OPT_CHECK_CORRELATION_POSTROUTE_SCRIPT]]} { 
  source $ICC_SIGNOFF_OPT_CHECK_CORRELATION_POSTROUTE_SCRIPT 
}
exit

Thank you...
Exit IC Compiler!
