[Files List]
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/textio.vhd=S
C:\Aldec\Active-HDL-Student-Edition\vlib\ieee/src/std_logic_1164.vhdl=S
C:\Aldec\Active-HDL-Student-Edition\vlib\ieee/src/std_logic_1164-body.vhdl=S
C:\Users\emily\Git\ece443_project1\Workspace #2\full_adder_workspace\full_adder/src/half_adder.vhd=S
C:\Users\emily\Git\ece443_project1\Workspace #2\full_adder_workspace\full_adder/src/Full_Adder.vhd=S
C:\Users\emily\Git\ece443_project1\Workspace #2\full_adder_workspace\full_adder/src/TestBench/full_adder_TB.vhd=S
