<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1698499.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1698499.v</a>
defines: 
time_elapsed: 0.012s
ram usage: 11192 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests -e sysSimpleTest <a href="../../../../third_party/tests/ivtest/ivltests/pr1698499.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1698499.v</a>
warning: unsupported: system task `$display`; ignored
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/pr1698499.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1698499.v:10</a>:7-24:
   | 
   |       $display(&#34;reset&#34;);
   |       ^^^^^^^^^^^^^^^^^ 

warning: unsupported: system task `$display`; ignored
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/pr1698499.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1698499.v:13</a>:7-29:
   | 
   |       $display(&#34;reset done&#34;);
   |       ^^^^^^^^^^^^^^^^^^^^^^ 

warning: unsupported: system task `$display`; ignored
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/pr1698499.v.html#l-118" target="file-frame">third_party/tests/ivtest/ivltests/pr1698499.v:118</a>:2-211:
   | 
   |     $display(&#34;OK:  %0d * %0d + %0d == %0d&#34;,
   |     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

warning: unsupported: system task `$display`; ignored
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/pr1698499.v.html#l-125" target="file-frame">third_party/tests/ivtest/ivltests/pr1698499.v:125</a>:2-211:
   | 
   |     $display(&#34;BAD: %0d * %0d + %0d != %0d&#34;,
   |     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

error: unknown system task `$finish`
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/pr1698499.v.html#l-130" target="file-frame">third_party/tests/ivtest/ivltests/pr1698499.v:130</a>:16-30:
   | 
   |     if (RST_N) $finish(32&#39;d0);
   |                ^^^^^^^^^^^^^^ 

proc %sysSimpleTest.initial.63.0 () -&gt; (i1$ %CLK, i1$ %RST_N) {
0:
    %1 = const i32 0
    wait %2 for %1
2:
    %3 = const i1 0
    %4 = const time 0s 1e
    drv i1$ %RST_N, %3, %4
    %5 = const i32 1
    wait %6 for %5
6:
    %7 = const i1 1
    %8 = const time 0s 1e
    drv i1$ %CLK, %7, %8
    %9 = const i32 1
    wait %10 for %9
10:
    %11 = const i1 1
    %12 = const time 0s 1e
    drv i1$ %RST_N, %11, %12
    halt
}

proc %sysSimpleTest.always.92.0 () -&gt; (i1$ %CLK) {
0:
    %1 = const i32 5
    wait %2 for %1
2:
    %3 = const i1 0
    %4 = const time 0s 1e
    drv i1$ %CLK, %3, %4
    %5 = const i32 5
    wait %6 for %5
6:
    %7 = const i1 1
    %8 = const time 0s 1e
    drv i1$ %CLK, %7, %8
    br %0
}

proc %sysSimpleTest.always.400.0 (i1$ %CLK, i1$ %RST_N, i99$ %y\24D_IN, i1$ %y\24EN, i99$ %z\24D_IN, i1$ %z\24EN) -&gt; (i99$ %y, i99$ %z) {
init:
    %CLK.prb = prb i1$ %CLK
    wait %check, %CLK
check:
    %CLK.prb1 = prb i1$ %CLK
    %0 = const i1 0
    %1 = eq i1 %CLK.prb, %0
    %2 = neq i1 %CLK.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %RST_N.prb = prb i1$ %RST_N
    %3 = neq i1 %RST_N.prb, %0
    %4 = not i1 %3
    %5 = neq i1 %4, %0
    %6 = const time 0s 1d
    br %5, %if_false, %if_true
if_true:
    %7 = const i99 633825295477508599080653296050
    drv i99$ %y, %7, %6
    %8 = const i99 662372300238342615234
    drv i99$ %z, %8, %6
    br %init
if_false:
    %y\24EN.prb = prb i1$ %y\24EN
    %9 = neq i1 %y\24EN.prb, %0
    br %9, %if_exit, %if_true1
if_true1:
    %y\24D_IN.prb = prb i99$ %y\24D_IN
    drv i99$ %y, %y\24D_IN.prb, %6
    br %if_exit
if_exit:
    %z\24EN.prb = prb i1$ %z\24EN
    %10 = neq i1 %z\24EN.prb, %0
    br %10, %init, %if_true2
if_true2:
    %z\24D_IN.prb = prb i99$ %z\24D_IN
    drv i99$ %z, %z\24D_IN.prb, %6
    br %init
}

proc %sysSimpleTest.initial.423.0 () -&gt; (i99$ %y, i99$ %z) {
0:
    %1 = const i99 211275100038038233582783867562
    %2 = const time 0s 1e
    drv i99$ %y, %1, %2
    drv i99$ %z, %1, %2
    halt
}

proc %sysSimpleTest.always.555.0 (i1$ %CLK, i1$ %RST_N, i1$ %z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d22) -&gt; () {
init:
    %CLK.prb = prb i1$ %CLK
    wait %check, %CLK
check:
    %CLK.prb1 = prb i1$ %CLK
    %0 = const i1 0
    %1 = neq i1 %CLK.prb, %0
    %2 = eq i1 %CLK.prb1, %0
    %negedge = and i1 %2, %1
    br %negedge, %init, %event
event:
    %3 = const i32 0
    wait %4 for %3
4:
    %RST_N.prb = prb i1$ %RST_N
    %5 = const i1 0
    %6 = neq i1 %RST_N.prb, %5
    br %6, %if_exit, %if_true
if_true:
    br %if_exit
if_exit:
    br %6, %init, %if_true1
if_true1:
    br %init
}

entity @sysSimpleTest () -&gt; () {
    %0 = const i1 0
    %CLK = sig i1 %0
    %RST_N = sig i1 %0
    %1 = const i99 0
    %y = sig i99 %1
    %y\24D_IN = sig i99 %1
    %y\24EN = sig i1 %0
    %z = sig i99 %1
    %z\24D_IN = sig i99 %1
    %z\24EN = sig i1 %0
    %IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29 = sig i99 %1
    %IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28 = sig i99 %1
    %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30 = sig i99 %1
    %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31 = sig i99 %1
    %x__h201 = sig i99 %1
    %y__h141 = sig i99 %1
    %z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d17 = sig i99 %1
    %y_SLT_0___d33 = sig i1 %0
    %z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d22 = sig i1 %0
    %z_SLT_0___d32 = sig i1 %0
    %2 = const time 0s 1e
    drv i99$ %y\24D_IN, %1, %2
    drv i1$ %y\24EN, %0, %2
    drv i1$ %z\24EN, %0, %2
    drv i99$ %z\24D_IN, %1, %2
    %y_SLT_0___d33.prb = prb i1$ %y_SLT_0___d33
    %3 = neq i1 %y_SLT_0___d33.prb, %0
    %z_SLT_0___d32.prb = prb i1$ %z_SLT_0___d32
    %4 = neq i1 %z_SLT_0___d32.prb, %0
    %5 = not i1 %4
    %6 = neq i1 %5, %0
    %7 = and i1 %3, %6
    %8 = neq i1 %7, %0
    %9 = not i1 %3
    %10 = neq i1 %9, %0
    %11 = and i1 %10, %4
    %12 = neq i1 %11, %0
    %13 = or i1 %8, %12
    %14 = neq i1 %13, %0
    %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30.prb = prb i99$ %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30
    %15 = neg i99 %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30.prb
    %16 = [i99 %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30.prb, %15]
    %17 = mux [2 x i99] %16, i1 %14
    drv i99$ %IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29, %17, %2
    %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31.prb = prb i99$ %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31
    %18 = neg i99 %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31.prb
    %19 = [i99 %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31.prb, %18]
    %20 = mux [2 x i99] %19, i1 %3
    drv i99$ %IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28, %20, %2
    %x__h201.prb = prb i99$ %x__h201
    %y__h141.prb = prb i99$ %y__h141
    %21 = udiv i99 %x__h201.prb, %y__h141.prb
    drv i99$ %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30, %21, %2
    %22 = umod i99 %x__h201.prb, %y__h141.prb
    drv i99$ %IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31, %22, %2
    %y.prb = prb i99$ %y
    %23 = neg i99 %y.prb
    %24 = [i99 %y.prb, %23]
    %25 = mux [2 x i99] %24, i1 %3
    drv i99$ %x__h201, %25, %2
    %26 = const i99 316912650057057350374175801344
    %27 = xor i99 %y.prb, %26
    %28 = ult i99 %27, %26
    drv i1$ %y_SLT_0___d33, %28, %2
    %z.prb = prb i99$ %z
    %29 = neg i99 %z.prb
    %30 = [i99 %z.prb, %29]
    %31 = mux [2 x i99] %30, i1 %4
    drv i99$ %y__h141, %31, %2
    %IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29.prb = prb i99$ %IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29
    %32 = umul i99 %z.prb, %IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29.prb
    drv i99$ %z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d17, %32, %2
    %z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d17.prb = prb i99$ %z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d17
    %IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28.prb = prb i99$ %IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28
    %33 = add i99 %z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d17.prb, %IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28.prb
    %34 = eq i99 %33, %y.prb
    drv i1$ %z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d22, %34, %2
    %35 = xor i99 %z.prb, %26
    %36 = ult i99 %35, %26
    drv i1$ %z_SLT_0___d32, %36, %2
    inst %sysSimpleTest.initial.63.0 () -&gt; (i1$ %CLK, i1$ %RST_N)
    inst %sysSimpleTest.always.92.0 () -&gt; (i1$ %CLK)
    inst %sysSimpleTest.always.400.0 (i1$ %CLK, i1$ %RST_N, i99$ %y\24D_IN, i1$ %y\24EN, i99$ %z\24D_IN, i1$ %z\24EN) -&gt; (i99$ %y, i99$ %z)
    inst %sysSimpleTest.initial.423.0 () -&gt; (i99$ %y, i99$ %z)
    inst %sysSimpleTest.always.555.0 (i1$ %CLK, i1$ %RST_N, i1$ %z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d22) -&gt; ()
}

</pre>
</body>