// Seed: 3523173075
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    inout id_3,
    output supply1 id_4,
    output id_5
);
  type_13(
      1, id_4[1], "", 1'b0
  );
  initial id_3 <= id_3;
  logic id_6;
  logic id_7;
  rpmos (id_6, 1, 0);
  logic id_8;
  logic id_9;
  integer id_10 (
      .id_0(""),
      .id_1(1),
      .id_2(1)
  );
  type_16(
      id_1, id_7, !1'b0, 1
  );
  type_2 id_11 = id_10;
endmodule
