// Seed: 4224758514
module module_0 (
    input supply0 id_0,
    input wand id_1
);
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    input wire id_4,
    input wor id_5,
    output wor id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wand id_11,
    input wand id_12,
    input supply0 id_13,
    output tri1 id_14,
    input wire id_15,
    input wor id_16,
    input wire id_17,
    input tri0 id_18,
    input supply1 id_19,
    input wand id_20
);
  xor primCall (
      id_6, id_9, id_10, id_5, id_18, id_11, id_0, id_16, id_17, id_4, id_3, id_2, id_12, id_20
  );
  module_0 modCall_1 (
      id_20,
      id_15
  );
  assign modCall_1.type_0 = 0;
endmodule
