# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RISCV_run_msim_rtl_systemverilog.do
# if ![file isdirectory RISCV_iputf_libs] {
# 	file mkdir RISCV_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main_sim/PLL_Main.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:16 on May 31,2018
# vlog -reportprogress 300 D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main_sim/PLL_Main.vo 
# -- Compiling module PLL_Main
# 
# Top level modules:
# 	PLL_Main
# End time: 13:12:16 on May 31,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo {D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:16 on May 31,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo" D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.vo 
# ** Error: (vlog-7) Failed to open design unit file "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.vo" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 13:12:16 on May 31,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./RISCV_run_msim_rtl_systemverilog.do line 19
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo {D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.vo}"
vsim work.PLL_Main
# vsim work.PLL_Main 
# Start time: 13:15:41 on May 31,2018
# Loading work.PLL_Main
# ** Error: (vsim-3033) D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main_sim/PLL_Main.vo(55): Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /PLL_Main File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main_sim/PLL_Main.vo
#         Searched libraries:
#             D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/modelsim/rtl_work
# Error loading design
# End time: 13:15:42 on May 31,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
