// Seed: 2460028225
module module_0 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7,
    output tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri id_12,
    output wor id_13,
    output supply1 id_14
);
  assign id_12 = id_9;
  parameter id_16 = 1 == 1;
  wire id_17;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output wor id_2,
    input supply1 id_3,
    output wor id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_4,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
