# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica_3.srcs/sources_1/new/sum_1bit.vhd" \
"../../../../practica_3.srcs/sources_1/new/sum_res_4bits.vhd" \
"../../../../practica_3.srcs/sim_1/new/t_sum_res_4bits.vhd" \

# Do not sort compile order
nosort
