Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:38:41 2021
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: dut_sram_write_address_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_210 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  dut_sram_write_address_reg[0]/CK (DFFR_X2)            0.0000     0.0000 r
  dut_sram_write_address_reg[0]/QN (DFFR_X2)            0.0594     0.0594 f
  R_210/D (DFFR_X1)                                     0.0000     0.0594 f
  data arrival time                                                0.0594

  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  clock uncertainty                                     0.0500     0.0500
  R_210/CK (DFFR_X1)                                    0.0000     0.0500 r
  library hold time                                     0.0020     0.0520
  data required time                                               0.0520
  --------------------------------------------------------------------------
  data required time                                               0.0520
  data arrival time                                               -0.0594
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0074


1
