<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2012</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/pact2012">PACT 2012:
Minneapolis, MN, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/pact2012">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/pact2012">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/pact2012">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/pact2012">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p><ul>
</ul>

 

<h2>Keynote address</h2>
 

<ul>
</ul>



<h2>Power</h2>
 

<ul>
<li id="HeirmanSCHE12"><a href="http://dblp.dagstuhl.de/pers/hc/h/Heirman:Wim">Wim Heirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarkar:Souradip">Souradip Sarkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carlson:Trevor_E=">Trevor E. Carlson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hur:Ibrahim">Ibrahim Hur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>:<br /><b>Power-aware multi-core simulation for early design stage hardware/software co-optimization.</b> 3-12<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370820"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HeirmanSCHE12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HeirmanSCHE12.xml">XML</a></small></small></li>
<li id="MaW12"><a href="http://dblp.dagstuhl.de/pers/hc/m/Ma:Kai">Kai Ma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Xiaorui">Xiaorui Wang</a>:<br /><b>PGCapping: exploiting power gating for power capping and core lifetime balancing in CMPs.</b> 13-22<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370821"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MaW12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MaW12.xml">XML</a></small></small></li>
<li id="LiuLHRSL12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Cong">Cong Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Jian">Jian Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Wei">Wei Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rubio:Juan">Juan Rubio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Speight:Evan">Evan Speight</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Xiaozhu">Xiaozhu Lin</a>:<br /><b>Power-efficient time-sensitive mapping in heterogeneous systems.</b> 23-32<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370822"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiuLHRSL12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiuLHRSL12.xml">XML</a></small></small></li>
</ul>



<h2>Runtime</h2>
 

<ul>
<li id="PaiGT12"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pai:Sreepathi">Sreepathi Pai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:R=">R. Govindarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thazhuthaveetil:Matthew_J=">Matthew J. Thazhuthaveetil</a>:<br /><b>Fast and efficient automatic memory management for GPUs using compiler-assisted runtime coherence scheme.</b> 33-42<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370824"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PaiGT12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PaiGT12.xml">XML</a></small></small></li>
<li id="TalbotDH12"><a href="http://dblp.dagstuhl.de/pers/hc/t/Talbot:Justin">Justin Talbot</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/DeVito:Zachary">Zachary DeVito</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hanrahan:Pat">Pat Hanrahan</a>:<br /><b>Riposte: a trace-driven compiler and parallel VM for vector code in R.</b> 43-52<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370825"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/TalbotDH12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/TalbotDH12.xml">XML</a></small></small></li>
<li id="SchneiderHGW12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Schneider:Scott">Scott Schneider</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hirzel:Martin">Martin Hirzel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gedik:Bugra">Bugra Gedik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Kun=Lung">Kun-Lung Wu</a>:<br /><b>Auto-parallelizing stateful distributed streaming applications.</b> 53-64<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370826"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SchneiderHGW12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SchneiderHGW12.xml">XML</a></small></small></li>
</ul>



<h2>NoC</h2>
 

<ul>
<li id="SharifiMSKD12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sharifi:Akbar">Akbar Sharifi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mishra:Asit_K=">Asit K. Mishra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srikantaiah:Shekhar">Shekhar Srikantaiah</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>PEPON: performance-aware hierarchical power budgeting for NoC based multicores.</b> 65-74<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370828"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SharifiMSKD12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SharifiMSKD12.xml">XML</a></small></small></li>
<li id="DreslinskiMSDPSBSM12"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dreslinski:Ronald_G=">Ronald G. Dreslinski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Manville:Thomas">Thomas Manville</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sewell:Korey">Korey Sewell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Reetuparna">Reetuparna Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pinckney:Nathaniel_Ross">Nathaniel Ross Pinckney</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Satpathy:Sudhir">Sudhir Satpathy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blaauw:David">David Blaauw</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sylvester:Dennis">Dennis Sylvester</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>XPoint cache: scaling existing bus-based coherence protocols for 2D and 3D many-core systems.</b> 75-86<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370829"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DreslinskiMSDPSBSM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DreslinskiMSDPSBSM12.xml">XML</a></small></small></li>
<li id="WangKYK12"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Lei">Lei Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Poornachandran">Poornachandran Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yum:Ki_Hwan">Ki Hwan Yum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim_0001:Eun_Jung">Eun Jung Kim</a>:<br /><b>APCR: an adaptive physical channel regulator for on-chip interconnects.</b> 87-96<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370830"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WangKYK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WangKYK12.xml">XML</a></small></small></li>
</ul>



<h2>Scheduling and runtime</h2>
 

<ul>
<li id="BurceaSM12"><a href="http://dblp.dagstuhl.de/pers/hc/b/Burcea:Ioana">Ioana Burcea</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Soares:Livio">Livio Soares</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>Pointy: a hybrid pointer prefetcher for managed runtime systems.</b> 97-106<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370832"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BurceaSM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BurceaSM12.xml">XML</a></small></small></li>
<li id="SasakiTIN12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sasaki:Hiroshi">Hiroshi Sasaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tanimoto:Teruo">Teruo Tanimoto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Inoue:Koji">Koji Inoue</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakamura:Hiroshi">Hiroshi Nakamura</a>:<br /><b>Scalability-based manycore partitioning.</b> 107-116<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370833"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SasakiTIN12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SasakiTIN12.xml">XML</a></small></small></li>
<li id="SudanSBI12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sudan:Kshitij">Kshitij Sudan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Sadagopan">Sadagopan Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravi">Ravi Iyer</a>:<br /><b>Optimizing datacenter power with memory system levers for guaranteed quality-of-service.</b> 117-126<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370834"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SudanSBI12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SudanSBI12.xml">XML</a></small></small></li>
</ul>



<h2>Best papers</h2>
 

<ul>
<li id="WangGWAOBSM12"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Amy">Amy Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gaudet:Matthew">Matthew Gaudet</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Peng">Peng Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amaral:Jos=eacute=_Nelson">Jos&#233; Nelson Amaral</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ohmacht:Martin">Martin Ohmacht</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barton:Christopher">Christopher Barton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Silvera:Ra=uacute=l">Ra&#250;l Silvera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Michael:Maged_M=">Maged M. Michael</a>:<br /><b>Evaluation of blue Gene/Q hardware support for transactional memories.</b> 127-136<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370836"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WangGWAOBSM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WangGWAOBSM12.xml">XML</a></small></small></li>
<li id="JimenezGCBBO12"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Victor">Victor Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gioiosa:Roberto">Roberto Gioiosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Connell:Francis_P=">Francis P. O'Connell</a>:<br /><b>Making data prefetch smarter: adaptive prefetching on POWER7.</b> 137-146<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370837"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JimenezGCBBO12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JimenezGCBBO12.xml">XML</a></small></small></li>
<li id="RaneB12"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rane:Ashay">Ashay Rane</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Browne:James">James Browne</a>:<br /><b>Enhancing performance optimization of multicore chips and multichip nodes with data structure metrics.</b> 147-156<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370838"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RaneB12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RaneB12.xml">XML</a></small></small></li>
</ul>



<h2>Keynote address</h2>
 

<ul>
</ul>



<h2>Transactional memory</h2>
 

<ul>
<li id="GottschlichHPS12"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gottschlich:Justin_Emile">Justin Emile Gottschlich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Herlihy:Maurice">Maurice Herlihy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pokam:Gilles">Gilles Pokam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Siek:Jeremy_G=">Jeremy G. Siek</a>:<br /><b>Visualizing transactional memory.</b> 159-170<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370842"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GottschlichHPS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GottschlichHPS12.xml">XML</a></small></small></li>
<li id="DalessandroS12"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dalessandro:Luke">Luke Dalessandro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>:<br /><b>Sandboxing transactional memory.</b> 171-180<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370843"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DalessandroS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DalessandroS12.xml">XML</a></small></small></li>
<li id="NegiACUS12"><a href="http://dblp.dagstuhl.de/pers/hc/n/Negi:Anurag">Anurag Negi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Armejach:Adri=agrave=">Adri&#224; Armejach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Unsal:Osman_S=">Osman S. Unsal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>Transactional prefetching: narrowing the window of contention in hardware transactional memory.</b> 181-190<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370844"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NegiACUS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NegiACUS12.xml">XML</a></small></small></li>
</ul>



<h2>Debugging and error detection</h2>
 

<ul>
<li id="TanF12"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tan:Jingweijia">Jingweijia Tan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fu:Xin">Xin Fu</a>:<br /><b>RISE: improving the streaming processors reliability against soft errors in gpgpus.</b> 191-200<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370846"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/TanF12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/TanF12.xml">XML</a></small></small></li>
<li id="GoodsteinCGKM12"><a href="http://dblp.dagstuhl.de/pers/hc/g/Goodstein:Michelle_L=">Michelle L. Goodstein</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Shimin">Shimin Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gibbons:Phillip_B=">Phillip B. Gibbons</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozuch:Michael_A=">Michael A. Kozuch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>:<br /><b>Chrysalis analysis: incorporating synchronization arcs in dataflow-analysis-based parallel monitoring.</b> 201-212<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370847"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GoodsteinCGKM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GoodsteinCGKM12.xml">XML</a></small></small></li>
<li id="LagunaASBG12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Laguna:Ignacio">Ignacio Laguna</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Dong_H=">Dong H. Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Supinski:Bronis_R=_de">Bronis R. de Supinski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bagchi:Saurabh">Saurabh Bagchi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gamblin:Todd">Todd Gamblin</a>:<br /><b>Probabilistic diagnosis of performance faults in large-scale parallel applications.</b> 213-222<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370848"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LagunaASBG12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LagunaASBG12.xml">XML</a></small></small></li>
</ul>



<h2>Keynote address</h2>
 

<ul>
</ul>



<h2>Multicore and mMultithread</h2>
 

<ul>
<li id="LiMJ12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li_0009:Yong">Yong Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Melhem:Rami_G=">Rami G. Melhem</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jones:Alex_K=">Alex K. Jones</a>:<br /><b>Practically private: enabling high performance CMPs through compiler-assisted data classification.</b> 231-240<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370852"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiMJ12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiMJ12.xml">XML</a></small></small></li>
<li id="RosK12"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ros:Alberto">Alberto Ros</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaxiras:Stefanos">Stefanos Kaxiras</a>:<br /><b>Complexity-effective multicore coherence.</b> 241-252<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370853"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RosK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RosK12.xml">XML</a></small></small></li>
<li id="HuangCCZBC12"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Yongbing">Yongbing Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cui:Zehan">Zehan Cui</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Licheng">Licheng Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Wenli">Wenli Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bao:Yungang">Yungang Bao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Mingyu">Mingyu Chen</a>:<br /><b>HaLock: hardware-assisted lock contention detection in multithreaded applications.</b> 253-262<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370854"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HuangCCZBC12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HuangCCZBC12.xml">XML</a></small></small></li>
</ul>



<h2>Optimization</h2>
 

<ul>
<li id="HoeflerS12"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hoefler:Torsten">Torsten Hoefler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schneider:Timo">Timo Schneider</a>:<br /><b>Runtime detection and optimization of collective communication patterns.</b> 263-272<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370856"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HoeflerS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HoeflerS12.xml">XML</a></small></small></li>
<li id="KamruzzamanST12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kamruzzaman:Md">Md Kamruzzaman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Swanson:Steven">Steven Swanson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>:<br /><b>Coalition threading: combining traditional andnon-traditional parallelism to maximize scalability.</b> 273-282<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370857"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KamruzzamanST12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KamruzzamanST12.xml">XML</a></small></small></li>
<li id="YangXMRZ12"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Yi">Yi Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xiang:Ping">Ping Xiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mantor:Mike">Mike Mantor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rubin:Norm">Norm Rubin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Huiyang">Huiyang Zhou</a>:<br /><b>Shared memory multiplexing: a novel way to improve GPGPU throughput.</b> 283-292<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370858"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/YangXMRZ12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/YangXMRZ12.xml">XML</a></small></small></li>
</ul>



<h2>Memory system (I)</h2>
 

<ul>
<li id="ChaudhuriGBSN12"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chaudhuri:Mainak">Mainak Chaudhuri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gaur:Jayesh">Jayesh Gaur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bashyam:Nithiyanandan">Nithiyanandan Bashyam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Subramoney:Sreenivas">Sreenivas Subramoney</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nuzman:Joseph">Joseph Nuzman</a>:<br /><b>Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches.</b> 293-304<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370860"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChaudhuriGBSN12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChaudhuriGBSN12.xml">XML</a></small></small></li>
<li id="SandbergBH12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sandberg:Andreas">Andreas Sandberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Black=Schaffer:David">David Black-Schaffer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hagersten:Erik">Erik Hagersten</a>:<br /><b>Efficient techniques for predicting cache sharing and throughput.</b> 305-314<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370861"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SandbergBH12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SandbergBH12.xml">XML</a></small></small></li>
<li id="LiTXLC12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Lingda">Lingda Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tong:Dong">Dong Tong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xie:Zichao">Zichao Xie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Junlin">Junlin Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cheng:Xu">Xu Cheng</a>:<br /><b>Optimal bypass monitor for high performance last-level caches.</b> 315-324<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370862"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiTXLC12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiTXLC12.xml">XML</a></small></small></li>
</ul>



<h2>Hybrid systems</h2>
 

<ul>
<li id="SathishaSK12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sathisha:Vijay">Vijay Sathisha</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schulte:Michael_J=">Michael J. Schulte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>:<br /><b>Lossless and lossy memory I/O link compression for improving performance of GPGPU workloads.</b> 325-334<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370864"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SathishaSK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SathishaSK12.xml">XML</a></small></small></li>
<li id="UbalJMSK12"><a href="http://dblp.dagstuhl.de/pers/hc/u/Ubal:Rafael">Rafael Ubal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jang:Byunghyun">Byunghyun Jang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mistry:Perhaad">Perhaad Mistry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schaa:Dana">Dana Schaa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaeli:David_R=">David R. Kaeli</a>:<br /><b>Multi2Sim: a simulation framework for CPU-GPU computing.</b> 335-344<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370865"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/UbalJMSK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/UbalJMSK12.xml">XML</a></small></small></li>
<li id="GharaibehCSR12"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gharaibeh:Abdullah">Abdullah Gharaibeh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Costa:Lauro_Beltr=atilde=o">Lauro Beltr&#227;o Costa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Santos=Neto:Elizeu">Elizeu Santos-Neto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ripeanu:Matei">Matei Ripeanu</a>:<br /><b>A yoke of oxen and a thousand chickens for heavy lifting graph processing.</b> 345-354<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370866"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GharaibehCSR12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GharaibehCSR12.xml">XML</a></small></small></li>
</ul>



<h2>Memory system (II)</h2>
 

<ul>
<li id="SeshadriMKM12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seshadri:Vivek">Vivek Seshadri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozuch:Michael_A=">Michael A. Kozuch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>:<br /><b>The evicted-address filter: a unified mechanism to address both cache pollution and thrashing.</b> 355-366<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370868"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SeshadriMKM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SeshadriMKM12.xml">XML</a></small></small></li>
<li id="LiuCXBCW12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Lei">Lei Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cui:Zehan">Zehan Cui</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xing:Mingjie">Mingjie Xing</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bao:Yungang">Yungang Bao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Mingyu">Mingyu Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Chengyong">Chengyong Wu</a>:<br /><b>A software memory partition approach for eliminating bank-level interference in multicore systems.</b> 367-376<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370869"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiuCXBCW12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiuCXBCW12.xml">XML</a></small></small></li>
<li id="PekhimenkoSMGKM12"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pekhimenko:Gennady">Gennady Pekhimenko</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seshadri:Vivek">Vivek Seshadri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gibbons:Phillip_B=">Phillip B. Gibbons</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozuch:Michael_A=">Michael A. Kozuch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>:<br /><b>Base-delta-immediate compression: practical data compression for on-chip caches.</b> 377-388<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370870"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PekhimenkoSMGKM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PekhimenkoSMGKM12.xml">XML</a></small></small></li>
</ul>



<h2>Accelerators</h2>
 

<ul>
<li id="KrishnaHLTV12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Krishna:Anil">Anil Krishna</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Heil:Timothy">Timothy Heil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lindberg:Nicholas">Nicholas Lindberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Toussi:Farnaz">Farnaz Toussi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/VanderWiel:Steven">Steven VanderWiel</a>:<br /><b>Hardware acceleration in the IBM PowerEN processor: architecture and performance.</b> 389-400<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370872"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KrishnaHLTV12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KrishnaHLTV12.xml">XML</a></small></small></li>
<li id="WangSSSK12"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Hao">Hao Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sathish:Vijay">Vijay Sathish</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Ripudaman">Ripudaman Singh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schulte:Michael_J=">Michael J. Schulte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>:<br /><b>Workload and power budget partitioning for single-chip heterogeneous processors.</b> 401-410<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370873"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WangSSSK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WangSSSK12.xml">XML</a></small></small></li>
<li id="SukhwaniMTDIBDA12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sukhwani:Bharat">Bharat Sukhwani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Min:Hong">Hong Min</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thoennes:Mathew">Mathew Thoennes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dube:Parijat">Parijat Dube</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Balakrishna">Balakrishna Iyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brezzo:Bernard">Bernard Brezzo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dillenberger:Donna">Donna Dillenberger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asaad:Sameh_W=">Sameh W. Asaad</a>:<br /><b>Database analytics acceleration using FPGAs.</b> 411-420<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370874"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SukhwaniMTDIBDA12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SukhwaniMTDIBDA12.xml">XML</a></small></small></li>
</ul>



<h2>PACT poster papers</h2>
 

<ul>
<li id="LiBGP12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Cheng">Cheng Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Browning:Mark">Mark Browning</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gratz:Paul_V=">Paul V. Gratz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Palermo:Samuel">Samuel Palermo</a>:<br /><b>LumiNOC: a power-efficient, high-performance, photonic network-on-chip for future parallel architectures.</b> 421-422<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370876"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiBGP12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiBGP12.xml">XML</a></small></small></li>
<li id="LeeLTWSBYK12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jong=Hyuk">Jong-Hyuk Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Ziyi">Ziyi Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tian:Xiaonan">Xiaonan Tian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Woo:Dong_Hyuk">Dong Hyuk Woo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shi:Weidong">Weidong Shi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Boumber:Dainis">Dainis Boumber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yan_0001:Yonghong">Yonghong Yan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kwon:Kyeong=An">Kyeong-An Kwon</a>:<br /><b>Acceleration of bulk memory operations in a heterogeneous multicore architecture.</b> 423-424<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370877"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeLTWSBYK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeLTWSBYK12.xml">XML</a></small></small></li>
<li id="GoswamiLVSL12"><a href="http://dblp.dagstuhl.de/pers/hc/g/Goswami:Nilanjan">Nilanjan Goswami</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Zhongqi">Zhongqi Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Verma:Ajit">Ajit Verma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shankar:Ramkumar">Ramkumar Shankar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Tao">Tao Li</a>:<br /><b>Integrating nanophotonics in GPU microarchitecture.</b> 425-426<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370878"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GoswamiLVSL12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GoswamiLVSL12.xml">XML</a></small></small></li>
<li id="SartoriK12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sartori:John">John Sartori</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>:<br /><b>Branch and data herding: reducing control and memory divergence for error-tolerant GPU applications.</b> 427-428<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370879"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SartoriK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SartoriK12.xml">XML</a></small></small></li>
<li id="CuiYX012"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cui:Huimin">Huimin Cui</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yi:Qing">Qing Yi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xue:Jingling">Jingling Xue</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng_0002:Xiaobing">Xiaobing Feng</a>:<br /><b>Layout-oblivious optimization for matrix computations.</b> 429-430<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370880"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CuiYX012.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CuiYX012.xml">XML</a></small></small></li>
<li id="EsterieGFLR12"><a href="http://dblp.dagstuhl.de/pers/hc/e/Esterie:Pierre">Pierre Esterie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gaunard:Mathias">Mathias Gaunard</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falcou:Joel">Joel Falcou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Laprest=eacute=:Jean=Thierry">Jean-Thierry Laprest&#233;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rozoy:Brigitte">Brigitte Rozoy</a>:<br /><b>Boost.SIMD: generic programming for portable SIMDization.</b> 431-432<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370881"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/EsterieGFLR12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/EsterieGFLR12.xml">XML</a></small></small></li>
<li id="ZhaoWS12"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Zhijia">Zhijia Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Bo">Bo Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Xipeng">Xipeng Shen</a>:<br /><b>Speculative parallelization needs rigor: probabilistic analysis for optimal speculation of finite-state machine applications.</b> 433-434<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370882"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhaoWS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhaoWS12.xml">XML</a></small></small></li>
<li id="GajinovSUHAC12"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gajinov:Vladimir">Vladimir Gajinov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stipic:Srdjan">Srdjan Stipic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Unsal:Osman_S=">Osman S. Unsal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Harris:Tim">Tim Harris</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>:<br /><b>Supporting stateful tasks in a dataflow graph.</b> 435-436<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370883"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GajinovSUHAC12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GajinovSUHAC12.xml">XML</a></small></small></li>
<li id="CollinsFL12"><a href="http://dblp.dagstuhl.de/pers/hc/c/Collins:Alexander">Alexander Collins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fensch:Christian">Christian Fensch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Leather:Hugh">Hugh Leather</a>:<br /><b>MaSiF: machine learning guided auto-tuning of parallel skeletons.</b> 437-438<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370884"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CollinsFL12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CollinsFL12.xml">XML</a></small></small></li>
<li id="ZhaoCD12"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Lihang">Lihang Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Woojin">Woojin Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Draper:Jeffrey_T=">Jeffrey T. Draper</a>:<br /><b>TMNOC: a case of HTM and NoC co-design for increased energy efficiency and concurrency.</b> 439-440<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370885"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhaoCD12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhaoCD12.xml">XML</a></small></small></li>
<li id="NachiappanMKSMD12"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nachiappan:Nachiappan_Chidambaram">Nachiappan Chidambaram Nachiappan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mishra:Asit_K=">Asit K. Mishra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>Application-aware prefetch prioritization in on-chip networks.</b> 441-442<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370886"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NachiappanMKSMD12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NachiappanMKSMD12.xml">XML</a></small></small></li>
<li id="ZebchukCSM12"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zebchuk:Jason">Jason Zebchuk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cain:Harold_W=">Harold W. Cain</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Vijayalakshmi">Vijayalakshmi Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>ReCaP: a region-based cure for the common cold cache.</b> 443-444<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370887"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZebchukCSM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZebchukCSM12.xml">XML</a></small></small></li>
<li id="GilaniKS12"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gilani:Syed_Zohaib">Syed Zohaib Gilani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schulte:Michael_J=">Michael J. Schulte</a>:<br /><b>Power-efficient computing for compute-intensive GPGPU applications.</b> 445-446<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370888"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GilaniKS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GilaniKS12.xml">XML</a></small></small></li>
<li id="DingKZK12"><a href="http://dblp.dagstuhl.de/pers/hc/d/Ding:Wei">Wei Ding</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Yuanrui">Yuanrui Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kultursay:Emre">Emre Kultursay</a>:<br /><b>Off-chip access localization for NoC-based multicores.</b> 447-448<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370889"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DingKZK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DingKZK12.xml">XML</a></small></small></li>
<li id="XiangYMRZ12"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xiang:Ping">Ping Xiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Yi">Yi Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mantor:Mike">Mike Mantor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rubin:Norm">Norm Rubin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Huiyang">Huiyang Zhou</a>:<br /><b>Many-thread aware instruction-level parallelism: architecting shader cores for GPU computing.</b> 449-450<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370890"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/XiangYMRZ12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/XiangYMRZ12.xml">XML</a></small></small></li>
<li id="VallsRSGD12"><a href="http://dblp.dagstuhl.de/pers/hc/v/Valls:Joan_J=">Joan J. Valls</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ros:Alberto">Alberto Ros</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sahuquillo:Julio">Julio Sahuquillo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/G=oacute=mez:Mar=iacute=a_Engracia">Mar&#237;a Engracia G&#243;mez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>PS-Dir: a scalable two-level directory cache.</b> 451-452<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370891"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/VallsRSGD12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/VallsRSGD12.xml">XML</a></small></small></li>
<li id="ZakkakCPBN12"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zakkak:Foivos_S=">Foivos S. Zakkak</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chasapis:Dimitrios">Dimitrios Chasapis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pratikakis:Polyvios">Polyvios Pratikakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bilas:Angelos">Angelos Bilas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nikolopoulos:Dimitrios_S=">Dimitrios S. Nikolopoulos</a>:<br /><b>Inference and declaration of independence: impact on deterministic task parallelism.</b> 453-454<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370892"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZakkakCPBN12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZakkakCPBN12.xml">XML</a></small></small></li>
<li id="DasAMKA12"><a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Reetuparna">Reetuparna Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ausavarungnirun:Rachata">Rachata Ausavarungnirun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Akhilesh">Akhilesh Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Azimi:Mani">Mani Azimi</a>:<br /><b>Application-to-core mapping policies to reduce memory interference in multi-core systems.</b> 455-456<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370893"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DasAMKA12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DasAMKA12.xml">XML</a></small></small></li>
<li id="EklovNBH12"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eklov:David">David Eklov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nikoleris:Nikos">Nikos Nikoleris</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Black=Schaffer:David">David Black-Schaffer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hagersten:Erik">Erik Hagersten</a>:<br /><b>Bandwidth bandit: quantitative characterization of memory contention.</b> 457-458<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370894"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/EklovNBH12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/EklovNBH12.xml">XML</a></small></small></li>
<li id="KumarMG12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Alejandro">Alejandro Mart&#237;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Speculative dynamic vectorization for HW/SW co-designed processors.</b> 459-460<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370895"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KumarMG12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KumarMG12.xml">XML</a></small></small></li>
<li id="RenALMPS12"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ren:Bin">Bin Ren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agrawal:Gagan">Gagan Agrawal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Larus:James_R=">James R. Larus</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mytkowicz:Todd">Todd Mytkowicz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Poutanen:Tomi">Tomi Poutanen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schulte:Wolfram">Wolfram Schulte</a>:<br /><b>Fine-grained parallel traversals of irregular data structures.</b> 461-462<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370896"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RenALMPS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RenALMPS12.xml">XML</a></small></small></li>
<li id="BulucFGKLOW12"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bulu=ccedil=:Aydin">Aydin Bulu&#231;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fox:Armando">Armando Fox</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gilbert:John_R=">John R. Gilbert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kamil:Shoaib">Shoaib Kamil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lugowski:Adam">Adam Lugowski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Oliker:Leonid">Leonid Oliker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Williams:Samuel">Samuel Williams</a>:<br /><b>High-performance analysis of filtered semantic graphs.</b> 463-464<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370897"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BulucFGKLOW12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BulucFGKLOW12.xml">XML</a></small></small></li>
<li id="SundararajanJT12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sundararajan:Karthik_T=">Karthik T. Sundararajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jones:Timothy_M=">Timothy M. Jones</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Topham:Nigel_P=">Nigel P. Topham</a>:<br /><b>Energy-efficient cache partitioning for future CMPs.</b> 465-466<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370898"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SundararajanJT12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SundararajanJT12.xml">XML</a></small></small></li>
<li id="FletcherHKD12"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fletcher:Christopher_W=">Christopher W. Fletcher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Harding:Rachael">Rachael Harding</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khan:Omer">Omer Khan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Devadas:Srinivas">Srinivas Devadas</a>:<br /><b>A low-overhead dynamic optimization framework for multicores.</b> 467-468<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370899"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/FletcherHKD12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/FletcherHKD12.xml">XML</a></small></small></li>
<li id="ChenH012"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Congming">Congming Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huo:Wei">Wei Huo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng_0002:Xiaobing">Xiaobing Feng</a>:<br /><b>Making it practical and effective: fast and precise may-happen-in-parallel analysis.</b> 469-470<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370900"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChenH012.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChenH012.xml">XML</a></small></small></li>
</ul>



<h2>ACM SRC abstracts</h2>
 

<ul>
<li id="ChoiZD12"><a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Woojin">Woojin Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Lihang">Lihang Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Draper:Jeff">Jeff Draper</a>:<br /><b>Mileage-based contention management in transactional memory.</b> 471-472<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370902"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChoiZD12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChoiZD12.xml">XML</a></small></small></li>
<li id="SongC12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Song:Shuaiwen">Shuaiwen Song</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cameron:Kirk_W=">Kirk W. Cameron</a>:<br /><b>System-level power-performance efficiency modeling for emergent GPU architectures.</b> 473-474<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370903"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SongC12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SongC12.xml">XML</a></small></small></li>
<li id="GaudetA12"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gaudet:Matthew">Matthew Gaudet</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amaral:Jos=eacute=_Nelson">Jos&#233; Nelson Amaral</a>:<br /><b>Transactional event profiling in a best-effort hardware transactional memory system.</b> 475-476<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370904"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GaudetA12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GaudetA12.xml">XML</a></small></small></li>
<li id="PylaV12"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pyla:Hari_K=">Hari K. Pyla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Varadarajan:Srinidhi">Srinidhi Varadarajan</a>:<br /><b>Transparent runtime deadlock elimination.</b> 477-478<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370905"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PylaV12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PylaV12.xml">XML</a></small></small></li>
<li id="LiGL12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Peng">Peng Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gomez:Kevin">Kevin Gomez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lilja:David_J=">David J. Lilja</a>:<br /><b>Design of a storage processing unit.</b> 479-480<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370906"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiGL12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiGL12.xml">XML</a></small></small></li>
<li id="KWM12"><a href="http://dblp.dagstuhl.de/pers/hc/k/K:Raghavendra">Raghavendra K</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Warrier:Tripti">Tripti Warrier</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutyam:Madhu">Madhu Mutyam</a>:<br /><b>SkipCache: miss-rate aware cache management.</b> 481-482<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370907"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KWM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KWM12.xml">XML</a></small></small></li>
<li id="Bhattacharyya12"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bhattacharyya:Arnamoy">Arnamoy Bhattacharyya</a>:<br /><b>Using combined profiling to decide when thread level speculation is profitable.</b> 483-484<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370908"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Bhattacharyya12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Bhattacharyya12.xml">XML</a></small></small></li>
<li id="PandaB12"><a href="http://dblp.dagstuhl.de/pers/hc/p/Panda:Biswabandan">Biswabandan Panda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balachandran:Shankar">Shankar Balachandran</a>:<br /><b>Hardware prefetchers for emerging parallel applications.</b> 485-486<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370909"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PandaB12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PandaB12.xml">XML</a></small></small></li>
<li id="CoutinhoC12"><a href="http://dblp.dagstuhl.de/pers/hc/c/Coutinho:F=aacute=bio">F&#225;bio Coutinho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carvalho:Lu=iacute=s_Alfredo_V=_de">Lu&#237;s Alfredo V. de Carvalho</a>:<br /><b>Strategies based on green policies to the grid resource allocation.</b> 487-488<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370910"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CoutinhoC12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CoutinhoC12.xml">XML</a></small></small></li>
<li id="PekhimenkoMM12"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pekhimenko:Gennady">Gennady Pekhimenko</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>Linearly compressed pages: a main memory compression framework with low complexity and low latency.</b> 489-490<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370911"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PekhimenkoMM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PekhimenkoMM12.xml">XML</a></small></small></li>
<li id="Liu12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Cong">Cong Liu</a>:<br /><b>Energy-efficient workload mapping in heterogeneous systems with multiple types of resources.</b> 491-492<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370912"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Liu12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Liu12.xml">XML</a></small></small></li>
<li id="SawalhaB12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sawalha:Lina">Lina Sawalha</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barnes:Ronald_D=">Ronald D. Barnes</a>:<br /><b>Phase-based scheduling and thread migration for heterogeneous multicore processors.</b> 493-494<br /><small><a href="http://doi.acm.org/10.1145/2370816.2370913"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SawalhaB12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SawalhaB12.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
