
oc-modbus-slave-controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d74  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  08008f18  08008f18  00009f18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800940c  0800940c  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800940c  0800940c  0000a40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009414  08009414  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009414  08009414  0000a414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009418  08009418  0000a418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800941c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000447c  200001d8  080095f4  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004654  080095f4  0000b654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a7b  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034cb  00000000  00000000  00021c83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c0  00000000  00000000  00025150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001109  00000000  00000000  00026710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000197c5  00000000  00000000  00027819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017f3c  00000000  00000000  00040fde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b0f5  00000000  00000000  00058f1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f400f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d3c  00000000  00000000  000f4054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000fad90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008efc 	.word	0x08008efc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008efc 	.word	0x08008efc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4a07      	ldr	r2, [pc, #28]	@ (8000f10 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ef4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	4a06      	ldr	r2, [pc, #24]	@ (8000f14 <vApplicationGetIdleTaskMemory+0x30>)
 8000efa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2280      	movs	r2, #128	@ 0x80
 8000f00:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f02:	bf00      	nop
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	200001f4 	.word	0x200001f4
 8000f14:	20000248 	.word	0x20000248

08000f18 <UART_print>:
 * It solvs the problem of not being able to print to terminal once t
 * the RTOS starts creating tasks, queues etc...
 *
 * @param message char buffer to print
 */
void UART_print(const char* msg) {
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	const char* p = msg;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	60fb      	str	r3, [r7, #12]

	while(*p) {
 8000f24:	e00e      	b.n	8000f44 <UART_print+0x2c>
		while(!(huart1.Instance->SR & USART_SR_TXE)); 	// wait until TX buffer is empty
 8000f26:	bf00      	nop
 8000f28:	4b10      	ldr	r3, [pc, #64]	@ (8000f6c <UART_print+0x54>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d0f8      	beq.n	8000f28 <UART_print+0x10>
		huart1.Instance->DR = (*p++ & 0xFF);			// write next character
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	1c5a      	adds	r2, r3, #1
 8000f3a:	60fa      	str	r2, [r7, #12]
 8000f3c:	781a      	ldrb	r2, [r3, #0]
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <UART_print+0x54>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
	while(*p) {
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d1ec      	bne.n	8000f26 <UART_print+0xe>
	}

	//HAL_UART_Transmit(&huart1,(uint8_t*)message , strlen(message), HAL_MAX_DELAY);

	while(!(huart1.Instance->SR & USART_SR_TC)); 		// wait for last byte to fully transmit
 8000f4c:	bf00      	nop
 8000f4e:	4b07      	ldr	r3, [pc, #28]	@ (8000f6c <UART_print+0x54>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d0f8      	beq.n	8000f4e <UART_print+0x36>
}
 8000f5c:	bf00      	nop
 8000f5e:	bf00      	nop
 8000f60:	3714      	adds	r7, #20
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	2000059c 	.word	0x2000059c

08000f70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f70:	b5b0      	push	{r4, r5, r7, lr}
 8000f72:	b09c      	sub	sp, #112	@ 0x70
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f76:	f000 fd8b 	bl	8001a90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7a:	f000 f899 	bl	80010b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f7e:	f000 f979 	bl	8001274 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f82:	f000 f923 	bl	80011cc <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000f86:	f000 f8f3 	bl	8001170 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000f8a:	f000 f949 	bl	8001220 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // enable IDLE LINE INTERRUPT for UART2 that is connected to MAX485 module
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, modbus_rx_message, MODBUS_MSG_MAX_SIZE);
 8000f8e:	22ff      	movs	r2, #255	@ 0xff
 8000f90:	4938      	ldr	r1, [pc, #224]	@ (8001074 <main+0x104>)
 8000f92:	4839      	ldr	r0, [pc, #228]	@ (8001078 <main+0x108>)
 8000f94:	f002 f9f3 	bl	800337e <HAL_UARTEx_ReceiveToIdle_IT>
  //HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, MSG_LEN);

  UART_print("=======MODBUS SLAVE DEVICE======= \r\n");
 8000f98:	4838      	ldr	r0, [pc, #224]	@ (800107c <main+0x10c>)
 8000f9a:	f7ff ffbd 	bl	8000f18 <UART_print>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  modbus_queue_handle = xQueueCreate(5, sizeof(ModBus_type_t)); // todo: check for successful creation
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000fa4:	2005      	movs	r0, #5
 8000fa6:	f003 fb4f 	bl	8004648 <xQueueGenericCreate>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a34      	ldr	r2, [pc, #208]	@ (8001080 <main+0x110>)
 8000fae:	6013      	str	r3, [r2, #0]

  if(modbus_queue_handle != NULL) {
 8000fb0:	4b33      	ldr	r3, [pc, #204]	@ (8001080 <main+0x110>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d007      	beq.n	8000fc8 <main+0x58>
	  //UART_print("MODBUS queue created OK");
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS queue created OK\r\n", strlen("MODBUS queue created OK\r\n"), HAL_MAX_DELAY);
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fbc:	2219      	movs	r2, #25
 8000fbe:	4931      	ldr	r1, [pc, #196]	@ (8001084 <main+0x114>)
 8000fc0:	4831      	ldr	r0, [pc, #196]	@ (8001088 <main+0x118>)
 8000fc2:	f002 f951 	bl	8003268 <HAL_UART_Transmit>
 8000fc6:	e006      	b.n	8000fd6 <main+0x66>
  } else {
	  //UART_print("MODBUS queue failed to create");
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS queue failed to create\r\n", strlen("MODBUS queue failed to create\r\n"), HAL_MAX_DELAY);
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fcc:	221f      	movs	r2, #31
 8000fce:	492f      	ldr	r1, [pc, #188]	@ (800108c <main+0x11c>)
 8000fd0:	482d      	ldr	r0, [pc, #180]	@ (8001088 <main+0x118>)
 8000fd2:	f002 f949 	bl	8003268 <HAL_UART_Transmit>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000fd6:	4b2e      	ldr	r3, [pc, #184]	@ (8001090 <main+0x120>)
 8000fd8:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000fdc:	461d      	mov	r5, r3
 8000fde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fe0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fe2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fe6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000fea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f003 f9aa 	bl	800434a <osThreadCreate>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	4a26      	ldr	r2, [pc, #152]	@ (8001094 <main+0x124>)
 8000ffa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  osThreadDef(get_device_diagnostics, x_task_get_device_diagnostics, osPriorityIdle + 3, 0, 128); // task to get the device parameters
 8000ffc:	4b26      	ldr	r3, [pc, #152]	@ (8001098 <main+0x128>)
 8000ffe:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001002:	461d      	mov	r5, r3
 8001004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001008:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800100c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_get_device_diagnostics_handle = osThreadCreate(osThread(get_device_diagnostics), NULL);
 8001010:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001014:	2100      	movs	r1, #0
 8001016:	4618      	mov	r0, r3
 8001018:	f003 f997 	bl	800434a <osThreadCreate>
 800101c:	4603      	mov	r3, r0
 800101e:	4a1f      	ldr	r2, [pc, #124]	@ (800109c <main+0x12c>)
 8001020:	6013      	str	r3, [r2, #0]

  osThreadDef(print_to_terminal, x_task_print_to_terminal, osPriorityNormal, 0, 128); // task to print to UART if using UART debug
 8001022:	4b1f      	ldr	r3, [pc, #124]	@ (80010a0 <main+0x130>)
 8001024:	f107 041c 	add.w	r4, r7, #28
 8001028:	461d      	mov	r5, r3
 800102a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800102c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800102e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001032:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_print_to_terminal_handle = osThreadCreate(osThread(print_to_terminal), NULL);
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f003 f984 	bl	800434a <osThreadCreate>
 8001042:	4603      	mov	r3, r0
 8001044:	4a17      	ldr	r2, [pc, #92]	@ (80010a4 <main+0x134>)
 8001046:	6013      	str	r3, [r2, #0]


  osThreadDef(receive_modbus, x_task_receive_modbus, osPriorityNormal, 0, 128); // task to receive MODBUS data
 8001048:	4b17      	ldr	r3, [pc, #92]	@ (80010a8 <main+0x138>)
 800104a:	463c      	mov	r4, r7
 800104c:	461d      	mov	r5, r3
 800104e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001050:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001052:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001056:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_receive_modbus_handle = osThreadCreate(osThread(receive_modbus), NULL);
 800105a:	463b      	mov	r3, r7
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f003 f973 	bl	800434a <osThreadCreate>
 8001064:	4603      	mov	r3, r0
 8001066:	4a11      	ldr	r2, [pc, #68]	@ (80010ac <main+0x13c>)
 8001068:	6013      	str	r3, [r2, #0]
  // todo -> check successful task creation

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800106a:	f003 f967 	bl	800433c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800106e:	bf00      	nop
 8001070:	e7fd      	b.n	800106e <main+0xfe>
 8001072:	bf00      	nop
 8001074:	20000448 	.word	0x20000448
 8001078:	200005e4 	.word	0x200005e4
 800107c:	08008f18 	.word	0x08008f18
 8001080:	2000063c 	.word	0x2000063c
 8001084:	08008f40 	.word	0x08008f40
 8001088:	2000059c 	.word	0x2000059c
 800108c:	08008f5c 	.word	0x08008f5c
 8001090:	08008f88 	.word	0x08008f88
 8001094:	2000062c 	.word	0x2000062c
 8001098:	08008fbc 	.word	0x08008fbc
 800109c:	20000630 	.word	0x20000630
 80010a0:	08008fec 	.word	0x08008fec
 80010a4:	20000634 	.word	0x20000634
 80010a8:	08009018 	.word	0x08009018
 80010ac:	20000638 	.word	0x20000638

080010b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b094      	sub	sp, #80	@ 0x50
 80010b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010b6:	f107 0320 	add.w	r3, r7, #32
 80010ba:	2230      	movs	r2, #48	@ 0x30
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f005 fe4f 	bl	8006d62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d4:	2300      	movs	r3, #0
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	4b23      	ldr	r3, [pc, #140]	@ (8001168 <SystemClock_Config+0xb8>)
 80010da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010dc:	4a22      	ldr	r2, [pc, #136]	@ (8001168 <SystemClock_Config+0xb8>)
 80010de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e4:	4b20      	ldr	r3, [pc, #128]	@ (8001168 <SystemClock_Config+0xb8>)
 80010e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ec:	60bb      	str	r3, [r7, #8]
 80010ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010f0:	2300      	movs	r3, #0
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	4b1d      	ldr	r3, [pc, #116]	@ (800116c <SystemClock_Config+0xbc>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010fc:	4a1b      	ldr	r2, [pc, #108]	@ (800116c <SystemClock_Config+0xbc>)
 80010fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b19      	ldr	r3, [pc, #100]	@ (800116c <SystemClock_Config+0xbc>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001110:	2302      	movs	r3, #2
 8001112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001114:	2301      	movs	r3, #1
 8001116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001118:	2310      	movs	r3, #16
 800111a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800111c:	2300      	movs	r3, #0
 800111e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001120:	f107 0320 	add.w	r3, r7, #32
 8001124:	4618      	mov	r0, r3
 8001126:	f001 f957 	bl	80023d8 <HAL_RCC_OscConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001130:	f000 fa0c 	bl	800154c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001134:	230f      	movs	r3, #15
 8001136:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001138:	2300      	movs	r3, #0
 800113a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001140:	2300      	movs	r3, #0
 8001142:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f001 fbba 	bl	80028c8 <HAL_RCC_ClockConfig>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800115a:	f000 f9f7 	bl	800154c <Error_Handler>
  }
}
 800115e:	bf00      	nop
 8001160:	3750      	adds	r7, #80	@ 0x50
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40023800 	.word	0x40023800
 800116c:	40007000 	.word	0x40007000

08001170 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001174:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <MX_I2C1_Init+0x50>)
 8001176:	4a13      	ldr	r2, [pc, #76]	@ (80011c4 <MX_I2C1_Init+0x54>)
 8001178:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800117a:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <MX_I2C1_Init+0x50>)
 800117c:	4a12      	ldr	r2, [pc, #72]	@ (80011c8 <MX_I2C1_Init+0x58>)
 800117e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001180:	4b0f      	ldr	r3, [pc, #60]	@ (80011c0 <MX_I2C1_Init+0x50>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001186:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <MX_I2C1_Init+0x50>)
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800118c:	4b0c      	ldr	r3, [pc, #48]	@ (80011c0 <MX_I2C1_Init+0x50>)
 800118e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001192:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001194:	4b0a      	ldr	r3, [pc, #40]	@ (80011c0 <MX_I2C1_Init+0x50>)
 8001196:	2200      	movs	r2, #0
 8001198:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800119a:	4b09      	ldr	r3, [pc, #36]	@ (80011c0 <MX_I2C1_Init+0x50>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011a0:	4b07      	ldr	r3, [pc, #28]	@ (80011c0 <MX_I2C1_Init+0x50>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011a6:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <MX_I2C1_Init+0x50>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ac:	4804      	ldr	r0, [pc, #16]	@ (80011c0 <MX_I2C1_Init+0x50>)
 80011ae:	f000 ffcf 	bl	8002150 <HAL_I2C_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011b8:	f000 f9c8 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000548 	.word	0x20000548
 80011c4:	40005400 	.word	0x40005400
 80011c8:	000186a0 	.word	0x000186a0

080011cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011d0:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011d2:	4a12      	ldr	r2, [pc, #72]	@ (800121c <MX_USART1_UART_Init+0x50>)
 80011d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011d6:	4b10      	ldr	r3, [pc, #64]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011de:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011f0:	4b09      	ldr	r3, [pc, #36]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011f2:	220c      	movs	r2, #12
 80011f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f6:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001202:	4805      	ldr	r0, [pc, #20]	@ (8001218 <MX_USART1_UART_Init+0x4c>)
 8001204:	f001 ffe0 	bl	80031c8 <HAL_UART_Init>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800120e:	f000 f99d 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000059c 	.word	0x2000059c
 800121c:	40011000 	.word	0x40011000

08001220 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001224:	4b11      	ldr	r3, [pc, #68]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001226:	4a12      	ldr	r2, [pc, #72]	@ (8001270 <MX_USART2_UART_Init+0x50>)
 8001228:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 800122c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001230:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b0c      	ldr	r3, [pc, #48]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800123e:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b09      	ldr	r3, [pc, #36]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b08      	ldr	r3, [pc, #32]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b06      	ldr	r3, [pc, #24]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001256:	4805      	ldr	r0, [pc, #20]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001258:	f001 ffb6 	bl	80031c8 <HAL_UART_Init>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001262:	f000 f973 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	200005e4 	.word	0x200005e4
 8001270:	40004400 	.word	0x40004400

08001274 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08a      	sub	sp, #40	@ 0x28
 8001278:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]
 8001286:	60da      	str	r2, [r3, #12]
 8001288:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
 800128e:	4b31      	ldr	r3, [pc, #196]	@ (8001354 <MX_GPIO_Init+0xe0>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a30      	ldr	r2, [pc, #192]	@ (8001354 <MX_GPIO_Init+0xe0>)
 8001294:	f043 0304 	orr.w	r3, r3, #4
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b2e      	ldr	r3, [pc, #184]	@ (8001354 <MX_GPIO_Init+0xe0>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0304 	and.w	r3, r3, #4
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	4a29      	ldr	r2, [pc, #164]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b6:	4b27      	ldr	r3, [pc, #156]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	4b23      	ldr	r3, [pc, #140]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	4a22      	ldr	r2, [pc, #136]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d2:	4b20      	ldr	r3, [pc, #128]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012e8:	f043 0302 	orr.w	r3, r3, #2
 80012ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ee:	4b19      	ldr	r3, [pc, #100]	@ (8001354 <MX_GPIO_Init+0xe0>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	f003 0302 	and.w	r3, r3, #2
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(user_led_GPIO_Port, user_led_Pin, GPIO_PIN_RESET);
 80012fa:	2200      	movs	r2, #0
 80012fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001300:	4815      	ldr	r0, [pc, #84]	@ (8001358 <MX_GPIO_Init+0xe4>)
 8001302:	f000 ff0b 	bl	800211c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_RE_PIN_GPIO_Port, DE_RE_PIN_Pin, GPIO_PIN_RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	2110      	movs	r1, #16
 800130a:	4814      	ldr	r0, [pc, #80]	@ (800135c <MX_GPIO_Init+0xe8>)
 800130c:	f000 ff06 	bl	800211c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : user_led_Pin */
  GPIO_InitStruct.Pin = user_led_Pin;
 8001310:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001314:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001316:	2301      	movs	r3, #1
 8001318:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131e:	2300      	movs	r3, #0
 8001320:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(user_led_GPIO_Port, &GPIO_InitStruct);
 8001322:	f107 0314 	add.w	r3, r7, #20
 8001326:	4619      	mov	r1, r3
 8001328:	480b      	ldr	r0, [pc, #44]	@ (8001358 <MX_GPIO_Init+0xe4>)
 800132a:	f000 fd73 	bl	8001e14 <HAL_GPIO_Init>

  /*Configure GPIO pin : DE_RE_PIN_Pin */
  GPIO_InitStruct.Pin = DE_RE_PIN_Pin;
 800132e:	2310      	movs	r3, #16
 8001330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	2301      	movs	r3, #1
 8001334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DE_RE_PIN_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	4619      	mov	r1, r3
 8001344:	4805      	ldr	r0, [pc, #20]	@ (800135c <MX_GPIO_Init+0xe8>)
 8001346:	f000 fd65 	bl	8001e14 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800134a:	bf00      	nop
 800134c:	3728      	adds	r7, #40	@ 0x28
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800
 8001358:	40020800 	.word	0x40020800
 800135c:	40020000 	.word	0x40020000

08001360 <x_task_get_device_diagnostics>:
 * @fn void x_task_get_device_diagnostics(const void*)
 * @brief Get the device diagnostics values (see firmware docs for more info)
 *
 * @param args parameter to the task
 */
void x_task_get_device_diagnostics(void const* args) {
 8001360:	b5b0      	push	{r4, r5, r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af04      	add	r7, sp, #16
 8001366:	6078      	str	r0, [r7, #4]


	for(;;) {
		diagnostics.chip_parameters.uid[0] = HAL_GetUIDw0();		// read the chip's UID
 8001368:	f000 fbd4 	bl	8001b14 <HAL_GetUIDw0>
 800136c:	4603      	mov	r3, r0
 800136e:	4a1b      	ldr	r2, [pc, #108]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 8001370:	6013      	str	r3, [r2, #0]
		diagnostics.chip_parameters.uid[0] = HAL_GetUIDw0();
 8001372:	f000 fbcf 	bl	8001b14 <HAL_GetUIDw0>
 8001376:	4603      	mov	r3, r0
 8001378:	4a18      	ldr	r2, [pc, #96]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 800137a:	6013      	str	r3, [r2, #0]
		diagnostics.chip_parameters.uid[2] = HAL_GetUIDw0();        // todo: create a 96 bit struct for this (64 bit + 32 bit)
 800137c:	f000 fbca 	bl	8001b14 <HAL_GetUIDw0>
 8001380:	4603      	mov	r3, r0
 8001382:	4a16      	ldr	r2, [pc, #88]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 8001384:	6093      	str	r3, [r2, #8]

		uint32_t core_freq = HAL_RCC_GetHCLKFreq();					// read the HCLK frequency. todo: read PCLK low freq speed
 8001386:	f001 fc4b 	bl	8002c20 <HAL_RCC_GetHCLKFreq>
 800138a:	60f8      	str	r0, [r7, #12]
		diagnostics.chip_parameters.core_frequency = core_freq;
 800138c:	4a13      	ldr	r2, [pc, #76]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	6113      	str	r3, [r2, #16]

		diagnostics.free_heap_size = xPortGetFreeHeapSize();			// free heap size at the time this function is called
 8001392:	f004 fe95 	bl	80060c0 <xPortGetFreeHeapSize>
 8001396:	4603      	mov	r3, r0
 8001398:	4a10      	ldr	r2, [pc, #64]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 800139a:	61d3      	str	r3, [r2, #28]
		diagnostics.minimum_ever_free_heap_size = xPortGetMinimumEverFreeHeapSize();
 800139c:	f004 fe9c 	bl	80060d8 <xPortGetMinimumEverFreeHeapSize>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4a0e      	ldr	r2, [pc, #56]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013a4:	6213      	str	r3, [r2, #32]

		sprintf(uart_tx_buffer,   // package uart message
 80013a6:	4b0d      	ldr	r3, [pc, #52]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013a8:	681c      	ldr	r4, [r3, #0]
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013ac:	685d      	ldr	r5, [r3, #4]
 80013ae:	4b0b      	ldr	r3, [pc, #44]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	4a0a      	ldr	r2, [pc, #40]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013b4:	6912      	ldr	r2, [r2, #16]
 80013b6:	4909      	ldr	r1, [pc, #36]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013b8:	69c9      	ldr	r1, [r1, #28]
 80013ba:	4808      	ldr	r0, [pc, #32]	@ (80013dc <x_task_get_device_diagnostics+0x7c>)
 80013bc:	6a00      	ldr	r0, [r0, #32]
 80013be:	9003      	str	r0, [sp, #12]
 80013c0:	9102      	str	r1, [sp, #8]
 80013c2:	9201      	str	r2, [sp, #4]
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	462b      	mov	r3, r5
 80013c8:	4622      	mov	r2, r4
 80013ca:	4905      	ldr	r1, [pc, #20]	@ (80013e0 <x_task_get_device_diagnostics+0x80>)
 80013cc:	4805      	ldr	r0, [pc, #20]	@ (80013e4 <x_task_get_device_diagnostics+0x84>)
 80013ce:	f005 fc63 	bl	8006c98 <siprintf>
				diagnostics.chip_parameters.core_frequency,
				diagnostics.free_heap_size,
				diagnostics.minimum_ever_free_heap_size
		);

		vTaskDelay(pdMS_TO_TICKS(10));
 80013d2:	200a      	movs	r0, #10
 80013d4:	f003 fda2 	bl	8004f1c <vTaskDelay>
	for(;;) {
 80013d8:	bf00      	nop
 80013da:	e7c5      	b.n	8001368 <x_task_get_device_diagnostics+0x8>
 80013dc:	20000640 	.word	0x20000640
 80013e0:	08009034 	.word	0x08009034
 80013e4:	20000664 	.word	0x20000664

080013e8 <x_task_print_to_terminal>:
 * @fn void x_task_print_to_terminal(const void*)
 * @brief This task prints data to terminal
 *
 * @param arguments
 */
void x_task_print_to_terminal(void const* arguments ) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]

	for(;;) {
		// todo: use event group to queue peek here
		// use mutex to prevent writing to the uart tx buffer while the buffer is printing
		//UART_print(uart_tx_buffer);
		vTaskDelay(pdMS_TO_TICKS(5)); 	// prevent task starvation
 80013f0:	2005      	movs	r0, #5
 80013f2:	f003 fd93 	bl	8004f1c <vTaskDelay>
 80013f6:	e7fb      	b.n	80013f0 <x_task_print_to_terminal+0x8>

080013f8 <send_modbus_data_to_UART1>:
}

/**
 * @brief send MODBUS message to UART1 for debugging
 */
void send_modbus_data_to_UART1(char* msg) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	// enable transmit
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(  (char*) msg), 500);
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7fe ff3d 	bl	8000280 <strlen>
 8001406:	4603      	mov	r3, r0
 8001408:	b29a      	uxth	r2, r3
 800140a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800140e:	6879      	ldr	r1, [r7, #4]
 8001410:	4803      	ldr	r0, [pc, #12]	@ (8001420 <send_modbus_data_to_UART1+0x28>)
 8001412:	f001 ff29 	bl	8003268 <HAL_UART_Transmit>

}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	2000059c 	.word	0x2000059c

08001424 <x_task_receive_modbus>:


/**
 * @brief THis task receives modbus data from the master and parses it
 */
void x_task_receive_modbus(void const* argument) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b0c4      	sub	sp, #272	@ 0x110
 8001428:	af00      	add	r7, sp, #0
 800142a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800142e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001432:	6018      	str	r0, [r3, #0]
	ModBus_type_t modbus_message;

	for(;;) {
		// todo: use queue PEEK
		if(xQueueReceive(modbus_queue_handle, &modbus_message, portMAX_DELAY) == pdTRUE) {
 8001434:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <x_task_receive_modbus+0x3c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f107 010c 	add.w	r1, r7, #12
 800143c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001440:	4618      	mov	r0, r3
 8001442:	f003 f9f9 	bl	8004838 <xQueueReceive>
 8001446:	4603      	mov	r3, r0
 8001448:	2b01      	cmp	r3, #1
 800144a:	d1f3      	bne.n	8001434 <x_task_receive_modbus+0x10>
			// debug via USART1
			send_modbus_data_to_UART1( (char*) modbus_message.data);
 800144c:	f107 030c 	add.w	r3, r7, #12
 8001450:	3302      	adds	r3, #2
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ffd0 	bl	80013f8 <send_modbus_data_to_UART1>
			vTaskDelay(pdMS_TO_TICKS(5));
 8001458:	2005      	movs	r0, #5
 800145a:	f003 fd5f 	bl	8004f1c <vTaskDelay>
		if(xQueueReceive(modbus_queue_handle, &modbus_message, portMAX_DELAY) == pdTRUE) {
 800145e:	e7e9      	b.n	8001434 <x_task_receive_modbus+0x10>
 8001460:	2000063c 	.word	0x2000063c

08001464 <HAL_UARTEx_RxEventCallback>:


/**
 * @brief Callback called when IDLE is detected or we a re done receiving MODBUS Message
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b0c4      	sub	sp, #272	@ 0x110
 8001468:	af00      	add	r7, sp, #0
 800146a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800146e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001472:	6018      	str	r0, [r3, #0]
 8001474:	460a      	mov	r2, r1
 8001476:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800147a:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 800147e:	801a      	strh	r2, [r3, #0]

	if(huart->Instance == USART2) { 			  // MAX485 is connected to USART2
 8001480:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001484:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a1d      	ldr	r2, [pc, #116]	@ (8001504 <HAL_UARTEx_RxEventCallback+0xa0>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d132      	bne.n	80014f8 <HAL_UARTEx_RxEventCallback+0x94>

		ModBus_type_t msg;
		msg.len = Size; 						   // whatever length that has been received
 8001492:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001496:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800149a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800149e:	f5a2 7287 	sub.w	r2, r2, #270	@ 0x10e
 80014a2:	8812      	ldrh	r2, [r2, #0]
 80014a4:	801a      	strh	r2, [r3, #0]
		memcpy(msg.data, modbus_rx_message, Size); // copy to MODBUS data field
 80014a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014aa:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 80014ae:	881a      	ldrh	r2, [r3, #0]
 80014b0:	f107 0308 	add.w	r3, r7, #8
 80014b4:	3302      	adds	r3, #2
 80014b6:	4914      	ldr	r1, [pc, #80]	@ (8001508 <HAL_UARTEx_RxEventCallback+0xa4>)
 80014b8:	4618      	mov	r0, r3
 80014ba:	f005 fcd2 	bl	8006e62 <memcpy>

		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80014be:	2300      	movs	r3, #0
 80014c0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
		xQueueSendFromISR(modbus_queue_handle, &msg, &xHigherPriorityTaskWoken);
 80014c4:	4b11      	ldr	r3, [pc, #68]	@ (800150c <HAL_UARTEx_RxEventCallback+0xa8>)
 80014c6:	6818      	ldr	r0, [r3, #0]
 80014c8:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 80014cc:	f107 0108 	add.w	r1, r7, #8
 80014d0:	2300      	movs	r3, #0
 80014d2:	f003 f913 	bl	80046fc <xQueueGenericSendFromISR>

		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);	// if task waiting for modbus has a higher priority, it will ranm(pre-empt a lower priroty task)
 80014d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d007      	beq.n	80014ee <HAL_UARTEx_RxEventCallback+0x8a>
 80014de:	4b0c      	ldr	r3, [pc, #48]	@ (8001510 <HAL_UARTEx_RxEventCallback+0xac>)
 80014e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	f3bf 8f4f 	dsb	sy
 80014ea:	f3bf 8f6f 	isb	sy

		//send_modbus_data_to_UART1( (char*) modbus_rx_message);

		// restart the RECEIVE TO idle interrupt
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, (uint8_t*) modbus_rx_message, MODBUS_MSG_MAX_SIZE);
 80014ee:	22ff      	movs	r2, #255	@ 0xff
 80014f0:	4905      	ldr	r1, [pc, #20]	@ (8001508 <HAL_UARTEx_RxEventCallback+0xa4>)
 80014f2:	4808      	ldr	r0, [pc, #32]	@ (8001514 <HAL_UARTEx_RxEventCallback+0xb0>)
 80014f4:	f001 ff43 	bl	800337e <HAL_UARTEx_ReceiveToIdle_IT>

	}

}
 80014f8:	bf00      	nop
 80014fa:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40004400 	.word	0x40004400
 8001508:	20000448 	.word	0x20000448
 800150c:	2000063c 	.word	0x2000063c
 8001510:	e000ed04 	.word	0xe000ed04
 8001514:	200005e4 	.word	0x200005e4

08001518 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001520:	2001      	movs	r0, #1
 8001522:	f002 ff5e 	bl	80043e2 <osDelay>
 8001526:	e7fb      	b.n	8001520 <StartDefaultTask+0x8>

08001528 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a04      	ldr	r2, [pc, #16]	@ (8001548 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d101      	bne.n	800153e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800153a:	f000 facb 	bl	8001ad4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40010000 	.word	0x40010000

0800154c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001550:	b672      	cpsid	i
}
 8001552:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <Error_Handler+0x8>

08001558 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	607b      	str	r3, [r7, #4]
 8001562:	4b12      	ldr	r3, [pc, #72]	@ (80015ac <HAL_MspInit+0x54>)
 8001564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001566:	4a11      	ldr	r2, [pc, #68]	@ (80015ac <HAL_MspInit+0x54>)
 8001568:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156c:	6453      	str	r3, [r2, #68]	@ 0x44
 800156e:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <HAL_MspInit+0x54>)
 8001570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001572:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	603b      	str	r3, [r7, #0]
 800157e:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <HAL_MspInit+0x54>)
 8001580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001582:	4a0a      	ldr	r2, [pc, #40]	@ (80015ac <HAL_MspInit+0x54>)
 8001584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001588:	6413      	str	r3, [r2, #64]	@ 0x40
 800158a:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <HAL_MspInit+0x54>)
 800158c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001592:	603b      	str	r3, [r7, #0]
 8001594:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001596:	2200      	movs	r2, #0
 8001598:	210f      	movs	r1, #15
 800159a:	f06f 0001 	mvn.w	r0, #1
 800159e:	f000 fb7d 	bl	8001c9c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40023800 	.word	0x40023800

080015b0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08a      	sub	sp, #40	@ 0x28
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a19      	ldr	r2, [pc, #100]	@ (8001634 <HAL_I2C_MspInit+0x84>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d12b      	bne.n	800162a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	4b18      	ldr	r3, [pc, #96]	@ (8001638 <HAL_I2C_MspInit+0x88>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a17      	ldr	r2, [pc, #92]	@ (8001638 <HAL_I2C_MspInit+0x88>)
 80015dc:	f043 0302 	orr.w	r3, r3, #2
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b15      	ldr	r3, [pc, #84]	@ (8001638 <HAL_I2C_MspInit+0x88>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015ee:	23c0      	movs	r3, #192	@ 0xc0
 80015f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f2:	2312      	movs	r3, #18
 80015f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fa:	2303      	movs	r3, #3
 80015fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015fe:	2304      	movs	r3, #4
 8001600:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	4619      	mov	r1, r3
 8001608:	480c      	ldr	r0, [pc, #48]	@ (800163c <HAL_I2C_MspInit+0x8c>)
 800160a:	f000 fc03 	bl	8001e14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <HAL_I2C_MspInit+0x88>)
 8001614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001616:	4a08      	ldr	r2, [pc, #32]	@ (8001638 <HAL_I2C_MspInit+0x88>)
 8001618:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800161c:	6413      	str	r3, [r2, #64]	@ 0x40
 800161e:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <HAL_I2C_MspInit+0x88>)
 8001620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001622:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800162a:	bf00      	nop
 800162c:	3728      	adds	r7, #40	@ 0x28
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40005400 	.word	0x40005400
 8001638:	40023800 	.word	0x40023800
 800163c:	40020400 	.word	0x40020400

08001640 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08c      	sub	sp, #48	@ 0x30
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001648:	f107 031c 	add.w	r3, r7, #28
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a36      	ldr	r2, [pc, #216]	@ (8001738 <HAL_UART_MspInit+0xf8>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d12d      	bne.n	80016be <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	61bb      	str	r3, [r7, #24]
 8001666:	4b35      	ldr	r3, [pc, #212]	@ (800173c <HAL_UART_MspInit+0xfc>)
 8001668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166a:	4a34      	ldr	r2, [pc, #208]	@ (800173c <HAL_UART_MspInit+0xfc>)
 800166c:	f043 0310 	orr.w	r3, r3, #16
 8001670:	6453      	str	r3, [r2, #68]	@ 0x44
 8001672:	4b32      	ldr	r3, [pc, #200]	@ (800173c <HAL_UART_MspInit+0xfc>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001676:	f003 0310 	and.w	r3, r3, #16
 800167a:	61bb      	str	r3, [r7, #24]
 800167c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
 8001682:	4b2e      	ldr	r3, [pc, #184]	@ (800173c <HAL_UART_MspInit+0xfc>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	4a2d      	ldr	r2, [pc, #180]	@ (800173c <HAL_UART_MspInit+0xfc>)
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	6313      	str	r3, [r2, #48]	@ 0x30
 800168e:	4b2b      	ldr	r3, [pc, #172]	@ (800173c <HAL_UART_MspInit+0xfc>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800169a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800169e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a0:	2302      	movs	r3, #2
 80016a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a8:	2303      	movs	r3, #3
 80016aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016ac:	2307      	movs	r3, #7
 80016ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b0:	f107 031c 	add.w	r3, r7, #28
 80016b4:	4619      	mov	r1, r3
 80016b6:	4822      	ldr	r0, [pc, #136]	@ (8001740 <HAL_UART_MspInit+0x100>)
 80016b8:	f000 fbac 	bl	8001e14 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80016bc:	e038      	b.n	8001730 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a20      	ldr	r2, [pc, #128]	@ (8001744 <HAL_UART_MspInit+0x104>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d133      	bne.n	8001730 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80016c8:	2300      	movs	r3, #0
 80016ca:	613b      	str	r3, [r7, #16]
 80016cc:	4b1b      	ldr	r3, [pc, #108]	@ (800173c <HAL_UART_MspInit+0xfc>)
 80016ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d0:	4a1a      	ldr	r2, [pc, #104]	@ (800173c <HAL_UART_MspInit+0xfc>)
 80016d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80016d8:	4b18      	ldr	r3, [pc, #96]	@ (800173c <HAL_UART_MspInit+0xfc>)
 80016da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	4b14      	ldr	r3, [pc, #80]	@ (800173c <HAL_UART_MspInit+0xfc>)
 80016ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ec:	4a13      	ldr	r2, [pc, #76]	@ (800173c <HAL_UART_MspInit+0xfc>)
 80016ee:	f043 0301 	orr.w	r3, r3, #1
 80016f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f4:	4b11      	ldr	r3, [pc, #68]	@ (800173c <HAL_UART_MspInit+0xfc>)
 80016f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f8:	f003 0301 	and.w	r3, r3, #1
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001700:	230c      	movs	r3, #12
 8001702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001704:	2302      	movs	r3, #2
 8001706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170c:	2303      	movs	r3, #3
 800170e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001710:	2307      	movs	r3, #7
 8001712:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001714:	f107 031c 	add.w	r3, r7, #28
 8001718:	4619      	mov	r1, r3
 800171a:	4809      	ldr	r0, [pc, #36]	@ (8001740 <HAL_UART_MspInit+0x100>)
 800171c:	f000 fb7a 	bl	8001e14 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001720:	2200      	movs	r2, #0
 8001722:	2105      	movs	r1, #5
 8001724:	2026      	movs	r0, #38	@ 0x26
 8001726:	f000 fab9 	bl	8001c9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800172a:	2026      	movs	r0, #38	@ 0x26
 800172c:	f000 fad2 	bl	8001cd4 <HAL_NVIC_EnableIRQ>
}
 8001730:	bf00      	nop
 8001732:	3730      	adds	r7, #48	@ 0x30
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40011000 	.word	0x40011000
 800173c:	40023800 	.word	0x40023800
 8001740:	40020000 	.word	0x40020000
 8001744:	40004400 	.word	0x40004400

08001748 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08c      	sub	sp, #48	@ 0x30
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001750:	2300      	movs	r3, #0
 8001752:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001754:	2300      	movs	r3, #0
 8001756:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001758:	2300      	movs	r3, #0
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	4b2e      	ldr	r3, [pc, #184]	@ (8001818 <HAL_InitTick+0xd0>)
 800175e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001760:	4a2d      	ldr	r2, [pc, #180]	@ (8001818 <HAL_InitTick+0xd0>)
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	6453      	str	r3, [r2, #68]	@ 0x44
 8001768:	4b2b      	ldr	r3, [pc, #172]	@ (8001818 <HAL_InitTick+0xd0>)
 800176a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176c:	f003 0301 	and.w	r3, r3, #1
 8001770:	60bb      	str	r3, [r7, #8]
 8001772:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001774:	f107 020c 	add.w	r2, r7, #12
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	4611      	mov	r1, r2
 800177e:	4618      	mov	r0, r3
 8001780:	f001 fa82 	bl	8002c88 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001784:	f001 fa6c 	bl	8002c60 <HAL_RCC_GetPCLK2Freq>
 8001788:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800178a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800178c:	4a23      	ldr	r2, [pc, #140]	@ (800181c <HAL_InitTick+0xd4>)
 800178e:	fba2 2303 	umull	r2, r3, r2, r3
 8001792:	0c9b      	lsrs	r3, r3, #18
 8001794:	3b01      	subs	r3, #1
 8001796:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001798:	4b21      	ldr	r3, [pc, #132]	@ (8001820 <HAL_InitTick+0xd8>)
 800179a:	4a22      	ldr	r2, [pc, #136]	@ (8001824 <HAL_InitTick+0xdc>)
 800179c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800179e:	4b20      	ldr	r3, [pc, #128]	@ (8001820 <HAL_InitTick+0xd8>)
 80017a0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017a4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80017a6:	4a1e      	ldr	r2, [pc, #120]	@ (8001820 <HAL_InitTick+0xd8>)
 80017a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017aa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80017ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001820 <HAL_InitTick+0xd8>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <HAL_InitTick+0xd8>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b8:	4b19      	ldr	r3, [pc, #100]	@ (8001820 <HAL_InitTick+0xd8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80017be:	4818      	ldr	r0, [pc, #96]	@ (8001820 <HAL_InitTick+0xd8>)
 80017c0:	f001 fa94 	bl	8002cec <HAL_TIM_Base_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80017ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d11b      	bne.n	800180a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80017d2:	4813      	ldr	r0, [pc, #76]	@ (8001820 <HAL_InitTick+0xd8>)
 80017d4:	f001 fae4 	bl	8002da0 <HAL_TIM_Base_Start_IT>
 80017d8:	4603      	mov	r3, r0
 80017da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80017de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d111      	bne.n	800180a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80017e6:	2019      	movs	r0, #25
 80017e8:	f000 fa74 	bl	8001cd4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2b0f      	cmp	r3, #15
 80017f0:	d808      	bhi.n	8001804 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80017f2:	2200      	movs	r2, #0
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	2019      	movs	r0, #25
 80017f8:	f000 fa50 	bl	8001c9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <HAL_InitTick+0xe0>)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6013      	str	r3, [r2, #0]
 8001802:	e002      	b.n	800180a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800180a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800180e:	4618      	mov	r0, r3
 8001810:	3730      	adds	r7, #48	@ 0x30
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40023800 	.word	0x40023800
 800181c:	431bde83 	.word	0x431bde83
 8001820:	20000764 	.word	0x20000764
 8001824:	40010000 	.word	0x40010000
 8001828:	20000004 	.word	0x20000004

0800182c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <NMI_Handler+0x4>

08001834 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <HardFault_Handler+0x4>

0800183c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <MemManage_Handler+0x4>

08001844 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <BusFault_Handler+0x4>

0800184c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <UsageFault_Handler+0x4>

08001854 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001868:	4802      	ldr	r0, [pc, #8]	@ (8001874 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800186a:	f001 fafb 	bl	8002e64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000764 	.word	0x20000764

08001878 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800187c:	4802      	ldr	r0, [pc, #8]	@ (8001888 <USART2_IRQHandler+0x10>)
 800187e:	f001 fddb 	bl	8003438 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200005e4 	.word	0x200005e4

0800188c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  return 1;
 8001890:	2301      	movs	r3, #1
}
 8001892:	4618      	mov	r0, r3
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <_kill>:

int _kill(int pid, int sig)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018a6:	f005 faaf 	bl	8006e08 <__errno>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2216      	movs	r2, #22
 80018ae:	601a      	str	r2, [r3, #0]
  return -1;
 80018b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <_exit>:

void _exit (int status)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7ff ffe7 	bl	800189c <_kill>
  while (1) {}    /* Make sure we hang here */
 80018ce:	bf00      	nop
 80018d0:	e7fd      	b.n	80018ce <_exit+0x12>

080018d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b086      	sub	sp, #24
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	e00a      	b.n	80018fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018e4:	f3af 8000 	nop.w
 80018e8:	4601      	mov	r1, r0
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	1c5a      	adds	r2, r3, #1
 80018ee:	60ba      	str	r2, [r7, #8]
 80018f0:	b2ca      	uxtb	r2, r1
 80018f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	3301      	adds	r3, #1
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	429a      	cmp	r2, r3
 8001900:	dbf0      	blt.n	80018e4 <_read+0x12>
  }

  return len;
 8001902:	687b      	ldr	r3, [r7, #4]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3718      	adds	r7, #24
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	e009      	b.n	8001932 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	1c5a      	adds	r2, r3, #1
 8001922:	60ba      	str	r2, [r7, #8]
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	3301      	adds	r3, #1
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	429a      	cmp	r2, r3
 8001938:	dbf1      	blt.n	800191e <_write+0x12>
  }
  return len;
 800193a:	687b      	ldr	r3, [r7, #4]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <_close>:

int _close(int file)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800194c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001950:	4618      	mov	r0, r3
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800196c:	605a      	str	r2, [r3, #4]
  return 0;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <_isatty>:

int _isatty(int file)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001984:	2301      	movs	r3, #1
}
 8001986:	4618      	mov	r0, r3
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001992:	b480      	push	{r7}
 8001994:	b085      	sub	sp, #20
 8001996:	af00      	add	r7, sp, #0
 8001998:	60f8      	str	r0, [r7, #12]
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800199e:	2300      	movs	r3, #0
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019b4:	4a14      	ldr	r2, [pc, #80]	@ (8001a08 <_sbrk+0x5c>)
 80019b6:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <_sbrk+0x60>)
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019c0:	4b13      	ldr	r3, [pc, #76]	@ (8001a10 <_sbrk+0x64>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d102      	bne.n	80019ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019c8:	4b11      	ldr	r3, [pc, #68]	@ (8001a10 <_sbrk+0x64>)
 80019ca:	4a12      	ldr	r2, [pc, #72]	@ (8001a14 <_sbrk+0x68>)
 80019cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ce:	4b10      	ldr	r3, [pc, #64]	@ (8001a10 <_sbrk+0x64>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4413      	add	r3, r2
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d207      	bcs.n	80019ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019dc:	f005 fa14 	bl	8006e08 <__errno>
 80019e0:	4603      	mov	r3, r0
 80019e2:	220c      	movs	r2, #12
 80019e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019ea:	e009      	b.n	8001a00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019ec:	4b08      	ldr	r3, [pc, #32]	@ (8001a10 <_sbrk+0x64>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019f2:	4b07      	ldr	r3, [pc, #28]	@ (8001a10 <_sbrk+0x64>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4413      	add	r3, r2
 80019fa:	4a05      	ldr	r2, [pc, #20]	@ (8001a10 <_sbrk+0x64>)
 80019fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019fe:	68fb      	ldr	r3, [r7, #12]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20010000 	.word	0x20010000
 8001a0c:	00000400 	.word	0x00000400
 8001a10:	200007ac 	.word	0x200007ac
 8001a14:	20004658 	.word	0x20004658

08001a18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a1c:	4b06      	ldr	r3, [pc, #24]	@ (8001a38 <SystemInit+0x20>)
 8001a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a22:	4a05      	ldr	r2, [pc, #20]	@ (8001a38 <SystemInit+0x20>)
 8001a24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	e000ed00 	.word	0xe000ed00

08001a3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a74 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a40:	f7ff ffea 	bl	8001a18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a44:	480c      	ldr	r0, [pc, #48]	@ (8001a78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a46:	490d      	ldr	r1, [pc, #52]	@ (8001a7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a48:	4a0d      	ldr	r2, [pc, #52]	@ (8001a80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a4c:	e002      	b.n	8001a54 <LoopCopyDataInit>

08001a4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a52:	3304      	adds	r3, #4

08001a54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a58:	d3f9      	bcc.n	8001a4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a5c:	4c0a      	ldr	r4, [pc, #40]	@ (8001a88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a60:	e001      	b.n	8001a66 <LoopFillZerobss>

08001a62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a64:	3204      	adds	r2, #4

08001a66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a68:	d3fb      	bcc.n	8001a62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a6a:	f005 f9d3 	bl	8006e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a6e:	f7ff fa7f 	bl	8000f70 <main>
  bx  lr    
 8001a72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a74:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001a78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a7c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001a80:	0800941c 	.word	0x0800941c
  ldr r2, =_sbss
 8001a84:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001a88:	20004654 	.word	0x20004654

08001a8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a8c:	e7fe      	b.n	8001a8c <ADC_IRQHandler>
	...

08001a90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a94:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad0 <HAL_Init+0x40>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad0 <HAL_Init+0x40>)
 8001a9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad0 <HAL_Init+0x40>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad0 <HAL_Init+0x40>)
 8001aa6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aaa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aac:	4b08      	ldr	r3, [pc, #32]	@ (8001ad0 <HAL_Init+0x40>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a07      	ldr	r2, [pc, #28]	@ (8001ad0 <HAL_Init+0x40>)
 8001ab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ab8:	2003      	movs	r0, #3
 8001aba:	f000 f8e4 	bl	8001c86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001abe:	200f      	movs	r0, #15
 8001ac0:	f7ff fe42 	bl	8001748 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ac4:	f7ff fd48 	bl	8001558 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40023c00 	.word	0x40023c00

08001ad4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ad8:	4b06      	ldr	r3, [pc, #24]	@ (8001af4 <HAL_IncTick+0x20>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	461a      	mov	r2, r3
 8001ade:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <HAL_IncTick+0x24>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	4a04      	ldr	r2, [pc, #16]	@ (8001af8 <HAL_IncTick+0x24>)
 8001ae6:	6013      	str	r3, [r2, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	20000008 	.word	0x20000008
 8001af8:	200007b0 	.word	0x200007b0

08001afc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  return uwTick;
 8001b00:	4b03      	ldr	r3, [pc, #12]	@ (8001b10 <HAL_GetTick+0x14>)
 8001b02:	681b      	ldr	r3, [r3, #0]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	200007b0 	.word	0x200007b0

08001b14 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8001b18:	4b03      	ldr	r3, [pc, #12]	@ (8001b28 <HAL_GetUIDw0+0x14>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	1fff7a10 	.word	0x1fff7a10

08001b2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <__NVIC_SetPriorityGrouping+0x44>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b48:	4013      	ands	r3, r2
 8001b4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5e:	4a04      	ldr	r2, [pc, #16]	@ (8001b70 <__NVIC_SetPriorityGrouping+0x44>)
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	60d3      	str	r3, [r2, #12]
}
 8001b64:	bf00      	nop
 8001b66:	3714      	adds	r7, #20
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000ed00 	.word	0xe000ed00

08001b74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b78:	4b04      	ldr	r3, [pc, #16]	@ (8001b8c <__NVIC_GetPriorityGrouping+0x18>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	0a1b      	lsrs	r3, r3, #8
 8001b7e:	f003 0307 	and.w	r3, r3, #7
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	db0b      	blt.n	8001bba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	f003 021f 	and.w	r2, r3, #31
 8001ba8:	4907      	ldr	r1, [pc, #28]	@ (8001bc8 <__NVIC_EnableIRQ+0x38>)
 8001baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bae:	095b      	lsrs	r3, r3, #5
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bba:	bf00      	nop
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000e100 	.word	0xe000e100

08001bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	6039      	str	r1, [r7, #0]
 8001bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	db0a      	blt.n	8001bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	490c      	ldr	r1, [pc, #48]	@ (8001c18 <__NVIC_SetPriority+0x4c>)
 8001be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bea:	0112      	lsls	r2, r2, #4
 8001bec:	b2d2      	uxtb	r2, r2
 8001bee:	440b      	add	r3, r1
 8001bf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf4:	e00a      	b.n	8001c0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	b2da      	uxtb	r2, r3
 8001bfa:	4908      	ldr	r1, [pc, #32]	@ (8001c1c <__NVIC_SetPriority+0x50>)
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	f003 030f 	and.w	r3, r3, #15
 8001c02:	3b04      	subs	r3, #4
 8001c04:	0112      	lsls	r2, r2, #4
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	440b      	add	r3, r1
 8001c0a:	761a      	strb	r2, [r3, #24]
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	e000e100 	.word	0xe000e100
 8001c1c:	e000ed00 	.word	0xe000ed00

08001c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b089      	sub	sp, #36	@ 0x24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	f1c3 0307 	rsb	r3, r3, #7
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	bf28      	it	cs
 8001c3e:	2304      	movcs	r3, #4
 8001c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	3304      	adds	r3, #4
 8001c46:	2b06      	cmp	r3, #6
 8001c48:	d902      	bls.n	8001c50 <NVIC_EncodePriority+0x30>
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	3b03      	subs	r3, #3
 8001c4e:	e000      	b.n	8001c52 <NVIC_EncodePriority+0x32>
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	43da      	mvns	r2, r3
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	401a      	ands	r2, r3
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c68:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c72:	43d9      	mvns	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c78:	4313      	orrs	r3, r2
         );
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3724      	adds	r7, #36	@ 0x24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ff4c 	bl	8001b2c <__NVIC_SetPriorityGrouping>
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cae:	f7ff ff61 	bl	8001b74 <__NVIC_GetPriorityGrouping>
 8001cb2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	68b9      	ldr	r1, [r7, #8]
 8001cb8:	6978      	ldr	r0, [r7, #20]
 8001cba:	f7ff ffb1 	bl	8001c20 <NVIC_EncodePriority>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff ff80 	bl	8001bcc <__NVIC_SetPriority>
}
 8001ccc:	bf00      	nop
 8001cce:	3718      	adds	r7, #24
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff ff54 	bl	8001b90 <__NVIC_EnableIRQ>
}
 8001ce8:	bf00      	nop
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001cfe:	f7ff fefd 	bl	8001afc <HAL_GetTick>
 8001d02:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d008      	beq.n	8001d22 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2280      	movs	r2, #128	@ 0x80
 8001d14:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e052      	b.n	8001dc8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f022 0216 	bic.w	r2, r2, #22
 8001d30:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	695a      	ldr	r2, [r3, #20]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d40:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d103      	bne.n	8001d52 <HAL_DMA_Abort+0x62>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d007      	beq.n	8001d62 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 0208 	bic.w	r2, r2, #8
 8001d60:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f022 0201 	bic.w	r2, r2, #1
 8001d70:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d72:	e013      	b.n	8001d9c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d74:	f7ff fec2 	bl	8001afc <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b05      	cmp	r3, #5
 8001d80:	d90c      	bls.n	8001d9c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2220      	movs	r2, #32
 8001d86:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e015      	b.n	8001dc8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1e4      	bne.n	8001d74 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dae:	223f      	movs	r2, #63	@ 0x3f
 8001db0:	409a      	lsls	r2, r3
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3710      	adds	r7, #16
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d004      	beq.n	8001dee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2280      	movs	r2, #128	@ 0x80
 8001de8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e00c      	b.n	8001e08 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2205      	movs	r2, #5
 8001df2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f022 0201 	bic.w	r2, r2, #1
 8001e04:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e06:	2300      	movs	r3, #0
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b089      	sub	sp, #36	@ 0x24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e22:	2300      	movs	r3, #0
 8001e24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e26:	2300      	movs	r3, #0
 8001e28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61fb      	str	r3, [r7, #28]
 8001e2e:	e159      	b.n	80020e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e30:	2201      	movs	r2, #1
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	4013      	ands	r3, r2
 8001e42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	f040 8148 	bne.w	80020de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d005      	beq.n	8001e66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d130      	bne.n	8001ec8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	2203      	movs	r2, #3
 8001e72:	fa02 f303 	lsl.w	r3, r2, r3
 8001e76:	43db      	mvns	r3, r3
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	68da      	ldr	r2, [r3, #12]
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	69ba      	ldr	r2, [r7, #24]
 8001e94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	091b      	lsrs	r3, r3, #4
 8001eb2:	f003 0201 	and.w	r2, r3, #1
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f003 0303 	and.w	r3, r3, #3
 8001ed0:	2b03      	cmp	r3, #3
 8001ed2:	d017      	beq.n	8001f04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	2203      	movs	r2, #3
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	69ba      	ldr	r2, [r7, #24]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 0303 	and.w	r3, r3, #3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d123      	bne.n	8001f58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	08da      	lsrs	r2, r3, #3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3208      	adds	r2, #8
 8001f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	f003 0307 	and.w	r3, r3, #7
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	220f      	movs	r2, #15
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	69ba      	ldr	r2, [r7, #24]
 8001f30:	4013      	ands	r3, r2
 8001f32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	691a      	ldr	r2, [r3, #16]
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	08da      	lsrs	r2, r3, #3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	3208      	adds	r2, #8
 8001f52:	69b9      	ldr	r1, [r7, #24]
 8001f54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	2203      	movs	r2, #3
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f003 0203 	and.w	r2, r3, #3
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f000 80a2 	beq.w	80020de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60fb      	str	r3, [r7, #12]
 8001f9e:	4b57      	ldr	r3, [pc, #348]	@ (80020fc <HAL_GPIO_Init+0x2e8>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa2:	4a56      	ldr	r2, [pc, #344]	@ (80020fc <HAL_GPIO_Init+0x2e8>)
 8001fa4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001faa:	4b54      	ldr	r3, [pc, #336]	@ (80020fc <HAL_GPIO_Init+0x2e8>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fb2:	60fb      	str	r3, [r7, #12]
 8001fb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fb6:	4a52      	ldr	r2, [pc, #328]	@ (8002100 <HAL_GPIO_Init+0x2ec>)
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	089b      	lsrs	r3, r3, #2
 8001fbc:	3302      	adds	r3, #2
 8001fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	f003 0303 	and.w	r3, r3, #3
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	220f      	movs	r2, #15
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a49      	ldr	r2, [pc, #292]	@ (8002104 <HAL_GPIO_Init+0x2f0>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d019      	beq.n	8002016 <HAL_GPIO_Init+0x202>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a48      	ldr	r2, [pc, #288]	@ (8002108 <HAL_GPIO_Init+0x2f4>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d013      	beq.n	8002012 <HAL_GPIO_Init+0x1fe>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a47      	ldr	r2, [pc, #284]	@ (800210c <HAL_GPIO_Init+0x2f8>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d00d      	beq.n	800200e <HAL_GPIO_Init+0x1fa>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a46      	ldr	r2, [pc, #280]	@ (8002110 <HAL_GPIO_Init+0x2fc>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d007      	beq.n	800200a <HAL_GPIO_Init+0x1f6>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a45      	ldr	r2, [pc, #276]	@ (8002114 <HAL_GPIO_Init+0x300>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d101      	bne.n	8002006 <HAL_GPIO_Init+0x1f2>
 8002002:	2304      	movs	r3, #4
 8002004:	e008      	b.n	8002018 <HAL_GPIO_Init+0x204>
 8002006:	2307      	movs	r3, #7
 8002008:	e006      	b.n	8002018 <HAL_GPIO_Init+0x204>
 800200a:	2303      	movs	r3, #3
 800200c:	e004      	b.n	8002018 <HAL_GPIO_Init+0x204>
 800200e:	2302      	movs	r3, #2
 8002010:	e002      	b.n	8002018 <HAL_GPIO_Init+0x204>
 8002012:	2301      	movs	r3, #1
 8002014:	e000      	b.n	8002018 <HAL_GPIO_Init+0x204>
 8002016:	2300      	movs	r3, #0
 8002018:	69fa      	ldr	r2, [r7, #28]
 800201a:	f002 0203 	and.w	r2, r2, #3
 800201e:	0092      	lsls	r2, r2, #2
 8002020:	4093      	lsls	r3, r2
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	4313      	orrs	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002028:	4935      	ldr	r1, [pc, #212]	@ (8002100 <HAL_GPIO_Init+0x2ec>)
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	089b      	lsrs	r3, r3, #2
 800202e:	3302      	adds	r3, #2
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002036:	4b38      	ldr	r3, [pc, #224]	@ (8002118 <HAL_GPIO_Init+0x304>)
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	43db      	mvns	r3, r3
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	4013      	ands	r3, r2
 8002044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800205a:	4a2f      	ldr	r2, [pc, #188]	@ (8002118 <HAL_GPIO_Init+0x304>)
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002060:	4b2d      	ldr	r3, [pc, #180]	@ (8002118 <HAL_GPIO_Init+0x304>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	43db      	mvns	r3, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	4013      	ands	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d003      	beq.n	8002084 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	4313      	orrs	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002084:	4a24      	ldr	r2, [pc, #144]	@ (8002118 <HAL_GPIO_Init+0x304>)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800208a:	4b23      	ldr	r3, [pc, #140]	@ (8002118 <HAL_GPIO_Init+0x304>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	43db      	mvns	r3, r3
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	4013      	ands	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002118 <HAL_GPIO_Init+0x304>)
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020b4:	4b18      	ldr	r3, [pc, #96]	@ (8002118 <HAL_GPIO_Init+0x304>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	43db      	mvns	r3, r3
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	4013      	ands	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020d8:	4a0f      	ldr	r2, [pc, #60]	@ (8002118 <HAL_GPIO_Init+0x304>)
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3301      	adds	r3, #1
 80020e2:	61fb      	str	r3, [r7, #28]
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	2b0f      	cmp	r3, #15
 80020e8:	f67f aea2 	bls.w	8001e30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020ec:	bf00      	nop
 80020ee:	bf00      	nop
 80020f0:	3724      	adds	r7, #36	@ 0x24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40023800 	.word	0x40023800
 8002100:	40013800 	.word	0x40013800
 8002104:	40020000 	.word	0x40020000
 8002108:	40020400 	.word	0x40020400
 800210c:	40020800 	.word	0x40020800
 8002110:	40020c00 	.word	0x40020c00
 8002114:	40021000 	.word	0x40021000
 8002118:	40013c00 	.word	0x40013c00

0800211c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	460b      	mov	r3, r1
 8002126:	807b      	strh	r3, [r7, #2]
 8002128:	4613      	mov	r3, r2
 800212a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800212c:	787b      	ldrb	r3, [r7, #1]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d003      	beq.n	800213a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002132:	887a      	ldrh	r2, [r7, #2]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002138:	e003      	b.n	8002142 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800213a:	887b      	ldrh	r3, [r7, #2]
 800213c:	041a      	lsls	r2, r3, #16
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	619a      	str	r2, [r3, #24]
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
	...

08002150 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e12b      	b.n	80023ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b00      	cmp	r3, #0
 800216c:	d106      	bne.n	800217c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff fa1a 	bl	80015b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2224      	movs	r2, #36	@ 0x24
 8002180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f022 0201 	bic.w	r2, r2, #1
 8002192:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80021b4:	f000 fd40 	bl	8002c38 <HAL_RCC_GetPCLK1Freq>
 80021b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	4a81      	ldr	r2, [pc, #516]	@ (80023c4 <HAL_I2C_Init+0x274>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d807      	bhi.n	80021d4 <HAL_I2C_Init+0x84>
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4a80      	ldr	r2, [pc, #512]	@ (80023c8 <HAL_I2C_Init+0x278>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	bf94      	ite	ls
 80021cc:	2301      	movls	r3, #1
 80021ce:	2300      	movhi	r3, #0
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	e006      	b.n	80021e2 <HAL_I2C_Init+0x92>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4a7d      	ldr	r2, [pc, #500]	@ (80023cc <HAL_I2C_Init+0x27c>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	bf94      	ite	ls
 80021dc:	2301      	movls	r3, #1
 80021de:	2300      	movhi	r3, #0
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e0e7      	b.n	80023ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	4a78      	ldr	r2, [pc, #480]	@ (80023d0 <HAL_I2C_Init+0x280>)
 80021ee:	fba2 2303 	umull	r2, r3, r2, r3
 80021f2:	0c9b      	lsrs	r3, r3, #18
 80021f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68ba      	ldr	r2, [r7, #8]
 8002206:	430a      	orrs	r2, r1
 8002208:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	4a6a      	ldr	r2, [pc, #424]	@ (80023c4 <HAL_I2C_Init+0x274>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d802      	bhi.n	8002224 <HAL_I2C_Init+0xd4>
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	3301      	adds	r3, #1
 8002222:	e009      	b.n	8002238 <HAL_I2C_Init+0xe8>
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800222a:	fb02 f303 	mul.w	r3, r2, r3
 800222e:	4a69      	ldr	r2, [pc, #420]	@ (80023d4 <HAL_I2C_Init+0x284>)
 8002230:	fba2 2303 	umull	r2, r3, r2, r3
 8002234:	099b      	lsrs	r3, r3, #6
 8002236:	3301      	adds	r3, #1
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	6812      	ldr	r2, [r2, #0]
 800223c:	430b      	orrs	r3, r1
 800223e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800224a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	495c      	ldr	r1, [pc, #368]	@ (80023c4 <HAL_I2C_Init+0x274>)
 8002254:	428b      	cmp	r3, r1
 8002256:	d819      	bhi.n	800228c <HAL_I2C_Init+0x13c>
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	1e59      	subs	r1, r3, #1
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	fbb1 f3f3 	udiv	r3, r1, r3
 8002266:	1c59      	adds	r1, r3, #1
 8002268:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800226c:	400b      	ands	r3, r1
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00a      	beq.n	8002288 <HAL_I2C_Init+0x138>
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	1e59      	subs	r1, r3, #1
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002280:	3301      	adds	r3, #1
 8002282:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002286:	e051      	b.n	800232c <HAL_I2C_Init+0x1dc>
 8002288:	2304      	movs	r3, #4
 800228a:	e04f      	b.n	800232c <HAL_I2C_Init+0x1dc>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d111      	bne.n	80022b8 <HAL_I2C_Init+0x168>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	1e58      	subs	r0, r3, #1
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6859      	ldr	r1, [r3, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	440b      	add	r3, r1
 80022a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80022a6:	3301      	adds	r3, #1
 80022a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	bf0c      	ite	eq
 80022b0:	2301      	moveq	r3, #1
 80022b2:	2300      	movne	r3, #0
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	e012      	b.n	80022de <HAL_I2C_Init+0x18e>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	1e58      	subs	r0, r3, #1
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6859      	ldr	r1, [r3, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	440b      	add	r3, r1
 80022c6:	0099      	lsls	r1, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80022ce:	3301      	adds	r3, #1
 80022d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	bf0c      	ite	eq
 80022d8:	2301      	moveq	r3, #1
 80022da:	2300      	movne	r3, #0
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_I2C_Init+0x196>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e022      	b.n	800232c <HAL_I2C_Init+0x1dc>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10e      	bne.n	800230c <HAL_I2C_Init+0x1bc>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	1e58      	subs	r0, r3, #1
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6859      	ldr	r1, [r3, #4]
 80022f6:	460b      	mov	r3, r1
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	440b      	add	r3, r1
 80022fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002300:	3301      	adds	r3, #1
 8002302:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002306:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800230a:	e00f      	b.n	800232c <HAL_I2C_Init+0x1dc>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	1e58      	subs	r0, r3, #1
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6859      	ldr	r1, [r3, #4]
 8002314:	460b      	mov	r3, r1
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	440b      	add	r3, r1
 800231a:	0099      	lsls	r1, r3, #2
 800231c:	440b      	add	r3, r1
 800231e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002322:	3301      	adds	r3, #1
 8002324:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002328:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	6809      	ldr	r1, [r1, #0]
 8002330:	4313      	orrs	r3, r2
 8002332:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	69da      	ldr	r2, [r3, #28]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a1b      	ldr	r3, [r3, #32]
 8002346:	431a      	orrs	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	430a      	orrs	r2, r1
 800234e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800235a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	6911      	ldr	r1, [r2, #16]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	68d2      	ldr	r2, [r2, #12]
 8002366:	4311      	orrs	r1, r2
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	6812      	ldr	r2, [r2, #0]
 800236c:	430b      	orrs	r3, r1
 800236e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	695a      	ldr	r2, [r3, #20]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	431a      	orrs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	430a      	orrs	r2, r1
 800238a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f042 0201 	orr.w	r2, r2, #1
 800239a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2220      	movs	r2, #32
 80023a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	000186a0 	.word	0x000186a0
 80023c8:	001e847f 	.word	0x001e847f
 80023cc:	003d08ff 	.word	0x003d08ff
 80023d0:	431bde83 	.word	0x431bde83
 80023d4:	10624dd3 	.word	0x10624dd3

080023d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e267      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d075      	beq.n	80024e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023f6:	4b88      	ldr	r3, [pc, #544]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 030c 	and.w	r3, r3, #12
 80023fe:	2b04      	cmp	r3, #4
 8002400:	d00c      	beq.n	800241c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002402:	4b85      	ldr	r3, [pc, #532]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800240a:	2b08      	cmp	r3, #8
 800240c:	d112      	bne.n	8002434 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800240e:	4b82      	ldr	r3, [pc, #520]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002416:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800241a:	d10b      	bne.n	8002434 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800241c:	4b7e      	ldr	r3, [pc, #504]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d05b      	beq.n	80024e0 <HAL_RCC_OscConfig+0x108>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d157      	bne.n	80024e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e242      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800243c:	d106      	bne.n	800244c <HAL_RCC_OscConfig+0x74>
 800243e:	4b76      	ldr	r3, [pc, #472]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a75      	ldr	r2, [pc, #468]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002444:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	e01d      	b.n	8002488 <HAL_RCC_OscConfig+0xb0>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002454:	d10c      	bne.n	8002470 <HAL_RCC_OscConfig+0x98>
 8002456:	4b70      	ldr	r3, [pc, #448]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a6f      	ldr	r2, [pc, #444]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 800245c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	4b6d      	ldr	r3, [pc, #436]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a6c      	ldr	r2, [pc, #432]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	e00b      	b.n	8002488 <HAL_RCC_OscConfig+0xb0>
 8002470:	4b69      	ldr	r3, [pc, #420]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a68      	ldr	r2, [pc, #416]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002476:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800247a:	6013      	str	r3, [r2, #0]
 800247c:	4b66      	ldr	r3, [pc, #408]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a65      	ldr	r2, [pc, #404]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002482:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002486:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d013      	beq.n	80024b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002490:	f7ff fb34 	bl	8001afc <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002498:	f7ff fb30 	bl	8001afc <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b64      	cmp	r3, #100	@ 0x64
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e207      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024aa:	4b5b      	ldr	r3, [pc, #364]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0f0      	beq.n	8002498 <HAL_RCC_OscConfig+0xc0>
 80024b6:	e014      	b.n	80024e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b8:	f7ff fb20 	bl	8001afc <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024c0:	f7ff fb1c 	bl	8001afc <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b64      	cmp	r3, #100	@ 0x64
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e1f3      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024d2:	4b51      	ldr	r3, [pc, #324]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f0      	bne.n	80024c0 <HAL_RCC_OscConfig+0xe8>
 80024de:	e000      	b.n	80024e2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d063      	beq.n	80025b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024ee:	4b4a      	ldr	r3, [pc, #296]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 030c 	and.w	r3, r3, #12
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00b      	beq.n	8002512 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024fa:	4b47      	ldr	r3, [pc, #284]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002502:	2b08      	cmp	r3, #8
 8002504:	d11c      	bne.n	8002540 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002506:	4b44      	ldr	r3, [pc, #272]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d116      	bne.n	8002540 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002512:	4b41      	ldr	r3, [pc, #260]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d005      	beq.n	800252a <HAL_RCC_OscConfig+0x152>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d001      	beq.n	800252a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e1c7      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800252a:	4b3b      	ldr	r3, [pc, #236]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	4937      	ldr	r1, [pc, #220]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 800253a:	4313      	orrs	r3, r2
 800253c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800253e:	e03a      	b.n	80025b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d020      	beq.n	800258a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002548:	4b34      	ldr	r3, [pc, #208]	@ (800261c <HAL_RCC_OscConfig+0x244>)
 800254a:	2201      	movs	r2, #1
 800254c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254e:	f7ff fad5 	bl	8001afc <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002554:	e008      	b.n	8002568 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002556:	f7ff fad1 	bl	8001afc <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e1a8      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002568:	4b2b      	ldr	r3, [pc, #172]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0f0      	beq.n	8002556 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002574:	4b28      	ldr	r3, [pc, #160]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	4925      	ldr	r1, [pc, #148]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 8002584:	4313      	orrs	r3, r2
 8002586:	600b      	str	r3, [r1, #0]
 8002588:	e015      	b.n	80025b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800258a:	4b24      	ldr	r3, [pc, #144]	@ (800261c <HAL_RCC_OscConfig+0x244>)
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002590:	f7ff fab4 	bl	8001afc <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002596:	e008      	b.n	80025aa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002598:	f7ff fab0 	bl	8001afc <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e187      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1f0      	bne.n	8002598 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0308 	and.w	r3, r3, #8
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d036      	beq.n	8002630 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d016      	beq.n	80025f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ca:	4b15      	ldr	r3, [pc, #84]	@ (8002620 <HAL_RCC_OscConfig+0x248>)
 80025cc:	2201      	movs	r2, #1
 80025ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d0:	f7ff fa94 	bl	8001afc <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025d8:	f7ff fa90 	bl	8001afc <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e167      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002618 <HAL_RCC_OscConfig+0x240>)
 80025ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d0f0      	beq.n	80025d8 <HAL_RCC_OscConfig+0x200>
 80025f6:	e01b      	b.n	8002630 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025f8:	4b09      	ldr	r3, [pc, #36]	@ (8002620 <HAL_RCC_OscConfig+0x248>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025fe:	f7ff fa7d 	bl	8001afc <HAL_GetTick>
 8002602:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002604:	e00e      	b.n	8002624 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002606:	f7ff fa79 	bl	8001afc <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	2b02      	cmp	r3, #2
 8002612:	d907      	bls.n	8002624 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e150      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
 8002618:	40023800 	.word	0x40023800
 800261c:	42470000 	.word	0x42470000
 8002620:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002624:	4b88      	ldr	r3, [pc, #544]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002628:	f003 0302 	and.w	r3, r3, #2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1ea      	bne.n	8002606 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0304 	and.w	r3, r3, #4
 8002638:	2b00      	cmp	r3, #0
 800263a:	f000 8097 	beq.w	800276c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800263e:	2300      	movs	r3, #0
 8002640:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002642:	4b81      	ldr	r3, [pc, #516]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d10f      	bne.n	800266e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	60bb      	str	r3, [r7, #8]
 8002652:	4b7d      	ldr	r3, [pc, #500]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002656:	4a7c      	ldr	r2, [pc, #496]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800265c:	6413      	str	r3, [r2, #64]	@ 0x40
 800265e:	4b7a      	ldr	r3, [pc, #488]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002666:	60bb      	str	r3, [r7, #8]
 8002668:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800266a:	2301      	movs	r3, #1
 800266c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800266e:	4b77      	ldr	r3, [pc, #476]	@ (800284c <HAL_RCC_OscConfig+0x474>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002676:	2b00      	cmp	r3, #0
 8002678:	d118      	bne.n	80026ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800267a:	4b74      	ldr	r3, [pc, #464]	@ (800284c <HAL_RCC_OscConfig+0x474>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a73      	ldr	r2, [pc, #460]	@ (800284c <HAL_RCC_OscConfig+0x474>)
 8002680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002686:	f7ff fa39 	bl	8001afc <HAL_GetTick>
 800268a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800268e:	f7ff fa35 	bl	8001afc <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e10c      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a0:	4b6a      	ldr	r3, [pc, #424]	@ (800284c <HAL_RCC_OscConfig+0x474>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0f0      	beq.n	800268e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d106      	bne.n	80026c2 <HAL_RCC_OscConfig+0x2ea>
 80026b4:	4b64      	ldr	r3, [pc, #400]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b8:	4a63      	ldr	r2, [pc, #396]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	6713      	str	r3, [r2, #112]	@ 0x70
 80026c0:	e01c      	b.n	80026fc <HAL_RCC_OscConfig+0x324>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	2b05      	cmp	r3, #5
 80026c8:	d10c      	bne.n	80026e4 <HAL_RCC_OscConfig+0x30c>
 80026ca:	4b5f      	ldr	r3, [pc, #380]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ce:	4a5e      	ldr	r2, [pc, #376]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026d0:	f043 0304 	orr.w	r3, r3, #4
 80026d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80026d6:	4b5c      	ldr	r3, [pc, #368]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026da:	4a5b      	ldr	r2, [pc, #364]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026dc:	f043 0301 	orr.w	r3, r3, #1
 80026e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80026e2:	e00b      	b.n	80026fc <HAL_RCC_OscConfig+0x324>
 80026e4:	4b58      	ldr	r3, [pc, #352]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026e8:	4a57      	ldr	r2, [pc, #348]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026ea:	f023 0301 	bic.w	r3, r3, #1
 80026ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80026f0:	4b55      	ldr	r3, [pc, #340]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026f4:	4a54      	ldr	r2, [pc, #336]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80026f6:	f023 0304 	bic.w	r3, r3, #4
 80026fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d015      	beq.n	8002730 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002704:	f7ff f9fa 	bl	8001afc <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800270a:	e00a      	b.n	8002722 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800270c:	f7ff f9f6 	bl	8001afc <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800271a:	4293      	cmp	r3, r2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e0cb      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002722:	4b49      	ldr	r3, [pc, #292]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d0ee      	beq.n	800270c <HAL_RCC_OscConfig+0x334>
 800272e:	e014      	b.n	800275a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002730:	f7ff f9e4 	bl	8001afc <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002736:	e00a      	b.n	800274e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002738:	f7ff f9e0 	bl	8001afc <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002746:	4293      	cmp	r3, r2
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e0b5      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800274e:	4b3e      	ldr	r3, [pc, #248]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1ee      	bne.n	8002738 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800275a:	7dfb      	ldrb	r3, [r7, #23]
 800275c:	2b01      	cmp	r3, #1
 800275e:	d105      	bne.n	800276c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002760:	4b39      	ldr	r3, [pc, #228]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002764:	4a38      	ldr	r2, [pc, #224]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002766:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800276a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	2b00      	cmp	r3, #0
 8002772:	f000 80a1 	beq.w	80028b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002776:	4b34      	ldr	r3, [pc, #208]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 030c 	and.w	r3, r3, #12
 800277e:	2b08      	cmp	r3, #8
 8002780:	d05c      	beq.n	800283c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	2b02      	cmp	r3, #2
 8002788:	d141      	bne.n	800280e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800278a:	4b31      	ldr	r3, [pc, #196]	@ (8002850 <HAL_RCC_OscConfig+0x478>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002790:	f7ff f9b4 	bl	8001afc <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002798:	f7ff f9b0 	bl	8001afc <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e087      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027aa:	4b27      	ldr	r3, [pc, #156]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f0      	bne.n	8002798 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69da      	ldr	r2, [r3, #28]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	431a      	orrs	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c4:	019b      	lsls	r3, r3, #6
 80027c6:	431a      	orrs	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027cc:	085b      	lsrs	r3, r3, #1
 80027ce:	3b01      	subs	r3, #1
 80027d0:	041b      	lsls	r3, r3, #16
 80027d2:	431a      	orrs	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d8:	061b      	lsls	r3, r3, #24
 80027da:	491b      	ldr	r1, [pc, #108]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002850 <HAL_RCC_OscConfig+0x478>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e6:	f7ff f989 	bl	8001afc <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ee:	f7ff f985 	bl	8001afc <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e05c      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d0f0      	beq.n	80027ee <HAL_RCC_OscConfig+0x416>
 800280c:	e054      	b.n	80028b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800280e:	4b10      	ldr	r3, [pc, #64]	@ (8002850 <HAL_RCC_OscConfig+0x478>)
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002814:	f7ff f972 	bl	8001afc <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281c:	f7ff f96e 	bl	8001afc <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e045      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800282e:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <HAL_RCC_OscConfig+0x470>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1f0      	bne.n	800281c <HAL_RCC_OscConfig+0x444>
 800283a:	e03d      	b.n	80028b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d107      	bne.n	8002854 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e038      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
 8002848:	40023800 	.word	0x40023800
 800284c:	40007000 	.word	0x40007000
 8002850:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002854:	4b1b      	ldr	r3, [pc, #108]	@ (80028c4 <HAL_RCC_OscConfig+0x4ec>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d028      	beq.n	80028b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800286c:	429a      	cmp	r2, r3
 800286e:	d121      	bne.n	80028b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800287a:	429a      	cmp	r2, r3
 800287c:	d11a      	bne.n	80028b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002884:	4013      	ands	r3, r2
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800288a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800288c:	4293      	cmp	r3, r2
 800288e:	d111      	bne.n	80028b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289a:	085b      	lsrs	r3, r3, #1
 800289c:	3b01      	subs	r3, #1
 800289e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d107      	bne.n	80028b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d001      	beq.n	80028b8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e000      	b.n	80028ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3718      	adds	r7, #24
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40023800 	.word	0x40023800

080028c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d101      	bne.n	80028dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e0cc      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028dc:	4b68      	ldr	r3, [pc, #416]	@ (8002a80 <HAL_RCC_ClockConfig+0x1b8>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0307 	and.w	r3, r3, #7
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d90c      	bls.n	8002904 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ea:	4b65      	ldr	r3, [pc, #404]	@ (8002a80 <HAL_RCC_ClockConfig+0x1b8>)
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	b2d2      	uxtb	r2, r2
 80028f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028f2:	4b63      	ldr	r3, [pc, #396]	@ (8002a80 <HAL_RCC_ClockConfig+0x1b8>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	683a      	ldr	r2, [r7, #0]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d001      	beq.n	8002904 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e0b8      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d020      	beq.n	8002952 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800291c:	4b59      	ldr	r3, [pc, #356]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	4a58      	ldr	r2, [pc, #352]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002922:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002926:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0308 	and.w	r3, r3, #8
 8002930:	2b00      	cmp	r3, #0
 8002932:	d005      	beq.n	8002940 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002934:	4b53      	ldr	r3, [pc, #332]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	4a52      	ldr	r2, [pc, #328]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 800293a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800293e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002940:	4b50      	ldr	r3, [pc, #320]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	494d      	ldr	r1, [pc, #308]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 800294e:	4313      	orrs	r3, r2
 8002950:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	2b00      	cmp	r3, #0
 800295c:	d044      	beq.n	80029e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d107      	bne.n	8002976 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002966:	4b47      	ldr	r3, [pc, #284]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d119      	bne.n	80029a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e07f      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	2b02      	cmp	r3, #2
 800297c:	d003      	beq.n	8002986 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002982:	2b03      	cmp	r3, #3
 8002984:	d107      	bne.n	8002996 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002986:	4b3f      	ldr	r3, [pc, #252]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d109      	bne.n	80029a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e06f      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002996:	4b3b      	ldr	r3, [pc, #236]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e067      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029a6:	4b37      	ldr	r3, [pc, #220]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f023 0203 	bic.w	r2, r3, #3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	4934      	ldr	r1, [pc, #208]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029b8:	f7ff f8a0 	bl	8001afc <HAL_GetTick>
 80029bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029be:	e00a      	b.n	80029d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c0:	f7ff f89c 	bl	8001afc <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e04f      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 020c 	and.w	r2, r3, #12
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d1eb      	bne.n	80029c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029e8:	4b25      	ldr	r3, [pc, #148]	@ (8002a80 <HAL_RCC_ClockConfig+0x1b8>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d20c      	bcs.n	8002a10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029f6:	4b22      	ldr	r3, [pc, #136]	@ (8002a80 <HAL_RCC_ClockConfig+0x1b8>)
 80029f8:	683a      	ldr	r2, [r7, #0]
 80029fa:	b2d2      	uxtb	r2, r2
 80029fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029fe:	4b20      	ldr	r3, [pc, #128]	@ (8002a80 <HAL_RCC_ClockConfig+0x1b8>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d001      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e032      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d008      	beq.n	8002a2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a1c:	4b19      	ldr	r3, [pc, #100]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	4916      	ldr	r1, [pc, #88]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0308 	and.w	r3, r3, #8
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d009      	beq.n	8002a4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a3a:	4b12      	ldr	r3, [pc, #72]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	490e      	ldr	r1, [pc, #56]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a4e:	f000 f821 	bl	8002a94 <HAL_RCC_GetSysClockFreq>
 8002a52:	4602      	mov	r2, r0
 8002a54:	4b0b      	ldr	r3, [pc, #44]	@ (8002a84 <HAL_RCC_ClockConfig+0x1bc>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	091b      	lsrs	r3, r3, #4
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	490a      	ldr	r1, [pc, #40]	@ (8002a88 <HAL_RCC_ClockConfig+0x1c0>)
 8002a60:	5ccb      	ldrb	r3, [r1, r3]
 8002a62:	fa22 f303 	lsr.w	r3, r2, r3
 8002a66:	4a09      	ldr	r2, [pc, #36]	@ (8002a8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002a6a:	4b09      	ldr	r3, [pc, #36]	@ (8002a90 <HAL_RCC_ClockConfig+0x1c8>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7fe fe6a 	bl	8001748 <HAL_InitTick>

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40023c00 	.word	0x40023c00
 8002a84:	40023800 	.word	0x40023800
 8002a88:	0800907c 	.word	0x0800907c
 8002a8c:	20000000 	.word	0x20000000
 8002a90:	20000004 	.word	0x20000004

08002a94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a98:	b090      	sub	sp, #64	@ 0x40
 8002a9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002aac:	4b59      	ldr	r3, [pc, #356]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 030c 	and.w	r3, r3, #12
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d00d      	beq.n	8002ad4 <HAL_RCC_GetSysClockFreq+0x40>
 8002ab8:	2b08      	cmp	r3, #8
 8002aba:	f200 80a1 	bhi.w	8002c00 <HAL_RCC_GetSysClockFreq+0x16c>
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d002      	beq.n	8002ac8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ac2:	2b04      	cmp	r3, #4
 8002ac4:	d003      	beq.n	8002ace <HAL_RCC_GetSysClockFreq+0x3a>
 8002ac6:	e09b      	b.n	8002c00 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ac8:	4b53      	ldr	r3, [pc, #332]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0x184>)
 8002aca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002acc:	e09b      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ace:	4b53      	ldr	r3, [pc, #332]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x188>)
 8002ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ad2:	e098      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ad4:	4b4f      	ldr	r3, [pc, #316]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002adc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ade:	4b4d      	ldr	r3, [pc, #308]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d028      	beq.n	8002b3c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aea:	4b4a      	ldr	r3, [pc, #296]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	099b      	lsrs	r3, r3, #6
 8002af0:	2200      	movs	r2, #0
 8002af2:	623b      	str	r3, [r7, #32]
 8002af4:	627a      	str	r2, [r7, #36]	@ 0x24
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002afc:	2100      	movs	r1, #0
 8002afe:	4b47      	ldr	r3, [pc, #284]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x188>)
 8002b00:	fb03 f201 	mul.w	r2, r3, r1
 8002b04:	2300      	movs	r3, #0
 8002b06:	fb00 f303 	mul.w	r3, r0, r3
 8002b0a:	4413      	add	r3, r2
 8002b0c:	4a43      	ldr	r2, [pc, #268]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x188>)
 8002b0e:	fba0 1202 	umull	r1, r2, r0, r2
 8002b12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b14:	460a      	mov	r2, r1
 8002b16:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b1a:	4413      	add	r3, r2
 8002b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b20:	2200      	movs	r2, #0
 8002b22:	61bb      	str	r3, [r7, #24]
 8002b24:	61fa      	str	r2, [r7, #28]
 8002b26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b2a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002b2e:	f7fe f843 	bl	8000bb8 <__aeabi_uldivmod>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	4613      	mov	r3, r2
 8002b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b3a:	e053      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b3c:	4b35      	ldr	r3, [pc, #212]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	099b      	lsrs	r3, r3, #6
 8002b42:	2200      	movs	r2, #0
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	617a      	str	r2, [r7, #20]
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002b4e:	f04f 0b00 	mov.w	fp, #0
 8002b52:	4652      	mov	r2, sl
 8002b54:	465b      	mov	r3, fp
 8002b56:	f04f 0000 	mov.w	r0, #0
 8002b5a:	f04f 0100 	mov.w	r1, #0
 8002b5e:	0159      	lsls	r1, r3, #5
 8002b60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b64:	0150      	lsls	r0, r2, #5
 8002b66:	4602      	mov	r2, r0
 8002b68:	460b      	mov	r3, r1
 8002b6a:	ebb2 080a 	subs.w	r8, r2, sl
 8002b6e:	eb63 090b 	sbc.w	r9, r3, fp
 8002b72:	f04f 0200 	mov.w	r2, #0
 8002b76:	f04f 0300 	mov.w	r3, #0
 8002b7a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002b7e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002b82:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002b86:	ebb2 0408 	subs.w	r4, r2, r8
 8002b8a:	eb63 0509 	sbc.w	r5, r3, r9
 8002b8e:	f04f 0200 	mov.w	r2, #0
 8002b92:	f04f 0300 	mov.w	r3, #0
 8002b96:	00eb      	lsls	r3, r5, #3
 8002b98:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b9c:	00e2      	lsls	r2, r4, #3
 8002b9e:	4614      	mov	r4, r2
 8002ba0:	461d      	mov	r5, r3
 8002ba2:	eb14 030a 	adds.w	r3, r4, sl
 8002ba6:	603b      	str	r3, [r7, #0]
 8002ba8:	eb45 030b 	adc.w	r3, r5, fp
 8002bac:	607b      	str	r3, [r7, #4]
 8002bae:	f04f 0200 	mov.w	r2, #0
 8002bb2:	f04f 0300 	mov.w	r3, #0
 8002bb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bba:	4629      	mov	r1, r5
 8002bbc:	028b      	lsls	r3, r1, #10
 8002bbe:	4621      	mov	r1, r4
 8002bc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bc4:	4621      	mov	r1, r4
 8002bc6:	028a      	lsls	r2, r1, #10
 8002bc8:	4610      	mov	r0, r2
 8002bca:	4619      	mov	r1, r3
 8002bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bce:	2200      	movs	r2, #0
 8002bd0:	60bb      	str	r3, [r7, #8]
 8002bd2:	60fa      	str	r2, [r7, #12]
 8002bd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bd8:	f7fd ffee 	bl	8000bb8 <__aeabi_uldivmod>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	460b      	mov	r3, r1
 8002be0:	4613      	mov	r3, r2
 8002be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002be4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	0c1b      	lsrs	r3, r3, #16
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	3301      	adds	r3, #1
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002bf4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002bfe:	e002      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c00:	4b05      	ldr	r3, [pc, #20]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c02:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3740      	adds	r7, #64	@ 0x40
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c12:	bf00      	nop
 8002c14:	40023800 	.word	0x40023800
 8002c18:	00f42400 	.word	0x00f42400
 8002c1c:	017d7840 	.word	0x017d7840

08002c20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c24:	4b03      	ldr	r3, [pc, #12]	@ (8002c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c26:	681b      	ldr	r3, [r3, #0]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	20000000 	.word	0x20000000

08002c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c3c:	f7ff fff0 	bl	8002c20 <HAL_RCC_GetHCLKFreq>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4b05      	ldr	r3, [pc, #20]	@ (8002c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	0a9b      	lsrs	r3, r3, #10
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	4903      	ldr	r1, [pc, #12]	@ (8002c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c4e:	5ccb      	ldrb	r3, [r1, r3]
 8002c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	0800908c 	.word	0x0800908c

08002c60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c64:	f7ff ffdc 	bl	8002c20 <HAL_RCC_GetHCLKFreq>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	4b05      	ldr	r3, [pc, #20]	@ (8002c80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	0b5b      	lsrs	r3, r3, #13
 8002c70:	f003 0307 	and.w	r3, r3, #7
 8002c74:	4903      	ldr	r1, [pc, #12]	@ (8002c84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c76:	5ccb      	ldrb	r3, [r1, r3]
 8002c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40023800 	.word	0x40023800
 8002c84:	0800908c 	.word	0x0800908c

08002c88 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	220f      	movs	r2, #15
 8002c96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c98:	4b12      	ldr	r3, [pc, #72]	@ (8002ce4 <HAL_RCC_GetClockConfig+0x5c>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 0203 	and.w	r2, r3, #3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce4 <HAL_RCC_GetClockConfig+0x5c>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce4 <HAL_RCC_GetClockConfig+0x5c>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002cbc:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <HAL_RCC_GetClockConfig+0x5c>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	08db      	lsrs	r3, r3, #3
 8002cc2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002cca:	4b07      	ldr	r3, [pc, #28]	@ (8002ce8 <HAL_RCC_GetClockConfig+0x60>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0207 	and.w	r2, r3, #7
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	601a      	str	r2, [r3, #0]
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40023c00 	.word	0x40023c00

08002cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e041      	b.n	8002d82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 f839 	bl	8002d8a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3304      	adds	r3, #4
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	f000 f9b2 	bl	8003094 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
	...

08002da0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d001      	beq.n	8002db8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e044      	b.n	8002e42 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2202      	movs	r2, #2
 8002dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0201 	orr.w	r2, r2, #1
 8002dce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a1e      	ldr	r2, [pc, #120]	@ (8002e50 <HAL_TIM_Base_Start_IT+0xb0>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d018      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x6c>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002de2:	d013      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x6c>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a1a      	ldr	r2, [pc, #104]	@ (8002e54 <HAL_TIM_Base_Start_IT+0xb4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d00e      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x6c>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a19      	ldr	r2, [pc, #100]	@ (8002e58 <HAL_TIM_Base_Start_IT+0xb8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d009      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x6c>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a17      	ldr	r2, [pc, #92]	@ (8002e5c <HAL_TIM_Base_Start_IT+0xbc>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d004      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x6c>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a16      	ldr	r2, [pc, #88]	@ (8002e60 <HAL_TIM_Base_Start_IT+0xc0>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d111      	bne.n	8002e30 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2b06      	cmp	r3, #6
 8002e1c:	d010      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f042 0201 	orr.w	r2, r2, #1
 8002e2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e2e:	e007      	b.n	8002e40 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f042 0201 	orr.w	r2, r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3714      	adds	r7, #20
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	40010000 	.word	0x40010000
 8002e54:	40000400 	.word	0x40000400
 8002e58:	40000800 	.word	0x40000800
 8002e5c:	40000c00 	.word	0x40000c00
 8002e60:	40014000 	.word	0x40014000

08002e64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d020      	beq.n	8002ec8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d01b      	beq.n	8002ec8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f06f 0202 	mvn.w	r2, #2
 8002e98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 f8d2 	bl	8003058 <HAL_TIM_IC_CaptureCallback>
 8002eb4:	e005      	b.n	8002ec2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 f8c4 	bl	8003044 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f000 f8d5 	bl	800306c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	f003 0304 	and.w	r3, r3, #4
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d020      	beq.n	8002f14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f003 0304 	and.w	r3, r3, #4
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d01b      	beq.n	8002f14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f06f 0204 	mvn.w	r2, #4
 8002ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2202      	movs	r2, #2
 8002eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f8ac 	bl	8003058 <HAL_TIM_IC_CaptureCallback>
 8002f00:	e005      	b.n	8002f0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f89e 	bl	8003044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f000 f8af 	bl	800306c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d020      	beq.n	8002f60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f003 0308 	and.w	r3, r3, #8
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d01b      	beq.n	8002f60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f06f 0208 	mvn.w	r2, #8
 8002f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2204      	movs	r2, #4
 8002f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	69db      	ldr	r3, [r3, #28]
 8002f3e:	f003 0303 	and.w	r3, r3, #3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f886 	bl	8003058 <HAL_TIM_IC_CaptureCallback>
 8002f4c:	e005      	b.n	8002f5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f878 	bl	8003044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f889 	bl	800306c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	f003 0310 	and.w	r3, r3, #16
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d020      	beq.n	8002fac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f003 0310 	and.w	r3, r3, #16
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d01b      	beq.n	8002fac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f06f 0210 	mvn.w	r2, #16
 8002f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2208      	movs	r2, #8
 8002f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 f860 	bl	8003058 <HAL_TIM_IC_CaptureCallback>
 8002f98:	e005      	b.n	8002fa6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 f852 	bl	8003044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 f863 	bl	800306c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d00c      	beq.n	8002fd0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f003 0301 	and.w	r3, r3, #1
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d007      	beq.n	8002fd0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f06f 0201 	mvn.w	r2, #1
 8002fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7fe faac 	bl	8001528 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00c      	beq.n	8002ff4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d007      	beq.n	8002ff4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f8e0 	bl	80031b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00c      	beq.n	8003018 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003004:	2b00      	cmp	r3, #0
 8003006:	d007      	beq.n	8003018 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 f834 	bl	8003080 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	f003 0320 	and.w	r3, r3, #32
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00c      	beq.n	800303c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f003 0320 	and.w	r3, r3, #32
 8003028:	2b00      	cmp	r3, #0
 800302a:	d007      	beq.n	800303c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f06f 0220 	mvn.w	r2, #32
 8003034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f8b2 	bl	80031a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800303c:	bf00      	nop
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003088:	bf00      	nop
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a37      	ldr	r2, [pc, #220]	@ (8003184 <TIM_Base_SetConfig+0xf0>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d00f      	beq.n	80030cc <TIM_Base_SetConfig+0x38>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030b2:	d00b      	beq.n	80030cc <TIM_Base_SetConfig+0x38>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a34      	ldr	r2, [pc, #208]	@ (8003188 <TIM_Base_SetConfig+0xf4>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d007      	beq.n	80030cc <TIM_Base_SetConfig+0x38>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a33      	ldr	r2, [pc, #204]	@ (800318c <TIM_Base_SetConfig+0xf8>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d003      	beq.n	80030cc <TIM_Base_SetConfig+0x38>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a32      	ldr	r2, [pc, #200]	@ (8003190 <TIM_Base_SetConfig+0xfc>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d108      	bne.n	80030de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	4313      	orrs	r3, r2
 80030dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a28      	ldr	r2, [pc, #160]	@ (8003184 <TIM_Base_SetConfig+0xf0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d01b      	beq.n	800311e <TIM_Base_SetConfig+0x8a>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030ec:	d017      	beq.n	800311e <TIM_Base_SetConfig+0x8a>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a25      	ldr	r2, [pc, #148]	@ (8003188 <TIM_Base_SetConfig+0xf4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d013      	beq.n	800311e <TIM_Base_SetConfig+0x8a>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a24      	ldr	r2, [pc, #144]	@ (800318c <TIM_Base_SetConfig+0xf8>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00f      	beq.n	800311e <TIM_Base_SetConfig+0x8a>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a23      	ldr	r2, [pc, #140]	@ (8003190 <TIM_Base_SetConfig+0xfc>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d00b      	beq.n	800311e <TIM_Base_SetConfig+0x8a>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a22      	ldr	r2, [pc, #136]	@ (8003194 <TIM_Base_SetConfig+0x100>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d007      	beq.n	800311e <TIM_Base_SetConfig+0x8a>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a21      	ldr	r2, [pc, #132]	@ (8003198 <TIM_Base_SetConfig+0x104>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d003      	beq.n	800311e <TIM_Base_SetConfig+0x8a>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a20      	ldr	r2, [pc, #128]	@ (800319c <TIM_Base_SetConfig+0x108>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d108      	bne.n	8003130 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	4313      	orrs	r3, r2
 800312e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	4313      	orrs	r3, r2
 800313c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a0c      	ldr	r2, [pc, #48]	@ (8003184 <TIM_Base_SetConfig+0xf0>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d103      	bne.n	800315e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	691a      	ldr	r2, [r3, #16]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f043 0204 	orr.w	r2, r3, #4
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2201      	movs	r2, #1
 800316e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	601a      	str	r2, [r3, #0]
}
 8003176:	bf00      	nop
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	40010000 	.word	0x40010000
 8003188:	40000400 	.word	0x40000400
 800318c:	40000800 	.word	0x40000800
 8003190:	40000c00 	.word	0x40000c00
 8003194:	40014000 	.word	0x40014000
 8003198:	40014400 	.word	0x40014400
 800319c:	40014800 	.word	0x40014800

080031a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e042      	b.n	8003260 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d106      	bne.n	80031f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7fe fa26 	bl	8001640 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2224      	movs	r2, #36	@ 0x24
 80031f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68da      	ldr	r2, [r3, #12]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800320a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 fe09 	bl	8003e24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	691a      	ldr	r2, [r3, #16]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003220:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	695a      	ldr	r2, [r3, #20]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003230:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68da      	ldr	r2, [r3, #12]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003240:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2220      	movs	r2, #32
 800324c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2220      	movs	r2, #32
 8003254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08a      	sub	sp, #40	@ 0x28
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	603b      	str	r3, [r7, #0]
 8003274:	4613      	mov	r3, r2
 8003276:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b20      	cmp	r3, #32
 8003286:	d175      	bne.n	8003374 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d002      	beq.n	8003294 <HAL_UART_Transmit+0x2c>
 800328e:	88fb      	ldrh	r3, [r7, #6]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e06e      	b.n	8003376 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2221      	movs	r2, #33	@ 0x21
 80032a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032a6:	f7fe fc29 	bl	8001afc <HAL_GetTick>
 80032aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	88fa      	ldrh	r2, [r7, #6]
 80032b0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	88fa      	ldrh	r2, [r7, #6]
 80032b6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032c0:	d108      	bne.n	80032d4 <HAL_UART_Transmit+0x6c>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d104      	bne.n	80032d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	61bb      	str	r3, [r7, #24]
 80032d2:	e003      	b.n	80032dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032d8:	2300      	movs	r3, #0
 80032da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032dc:	e02e      	b.n	800333c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	2200      	movs	r2, #0
 80032e6:	2180      	movs	r1, #128	@ 0x80
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f000 fb6d 	bl	80039c8 <UART_WaitOnFlagUntilTimeout>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d005      	beq.n	8003300 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e03a      	b.n	8003376 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10b      	bne.n	800331e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	881b      	ldrh	r3, [r3, #0]
 800330a:	461a      	mov	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003314:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	3302      	adds	r3, #2
 800331a:	61bb      	str	r3, [r7, #24]
 800331c:	e007      	b.n	800332e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	781a      	ldrb	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	3301      	adds	r3, #1
 800332c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003332:	b29b      	uxth	r3, r3
 8003334:	3b01      	subs	r3, #1
 8003336:	b29a      	uxth	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003340:	b29b      	uxth	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1cb      	bne.n	80032de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2200      	movs	r2, #0
 800334e:	2140      	movs	r1, #64	@ 0x40
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 fb39 	bl	80039c8 <UART_WaitOnFlagUntilTimeout>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d005      	beq.n	8003368 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2220      	movs	r2, #32
 8003360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e006      	b.n	8003376 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	e000      	b.n	8003376 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003374:	2302      	movs	r3, #2
  }
}
 8003376:	4618      	mov	r0, r3
 8003378:	3720      	adds	r7, #32
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b08c      	sub	sp, #48	@ 0x30
 8003382:	af00      	add	r7, sp, #0
 8003384:	60f8      	str	r0, [r7, #12]
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	4613      	mov	r3, r2
 800338a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b20      	cmp	r3, #32
 8003396:	d14a      	bne.n	800342e <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d002      	beq.n	80033a4 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800339e:	88fb      	ldrh	r3, [r7, #6]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e043      	b.n	8003430 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2201      	movs	r2, #1
 80033ac:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80033b4:	88fb      	ldrh	r3, [r7, #6]
 80033b6:	461a      	mov	r2, r3
 80033b8:	68b9      	ldr	r1, [r7, #8]
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f000 fb5d 	bl	8003a7a <UART_Start_Receive_IT>
 80033c0:	4603      	mov	r3, r0
 80033c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80033c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d12c      	bne.n	8003428 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d125      	bne.n	8003422 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033d6:	2300      	movs	r3, #0
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	613b      	str	r3, [r7, #16]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	613b      	str	r3, [r7, #16]
 80033ea:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	330c      	adds	r3, #12
 80033f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	e853 3f00 	ldrex	r3, [r3]
 80033fa:	617b      	str	r3, [r7, #20]
   return(result);
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	f043 0310 	orr.w	r3, r3, #16
 8003402:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	330c      	adds	r3, #12
 800340a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800340c:	627a      	str	r2, [r7, #36]	@ 0x24
 800340e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003410:	6a39      	ldr	r1, [r7, #32]
 8003412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003414:	e841 2300 	strex	r3, r2, [r1]
 8003418:	61fb      	str	r3, [r7, #28]
   return(result);
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d1e5      	bne.n	80033ec <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8003420:	e002      	b.n	8003428 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8003428:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800342c:	e000      	b.n	8003430 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800342e:	2302      	movs	r3, #2
  }
}
 8003430:	4618      	mov	r0, r3
 8003432:	3730      	adds	r7, #48	@ 0x30
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b0ba      	sub	sp, #232	@ 0xe8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800345e:	2300      	movs	r3, #0
 8003460:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003464:	2300      	movs	r3, #0
 8003466:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800346a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003476:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10f      	bne.n	800349e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800347e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003482:	f003 0320 	and.w	r3, r3, #32
 8003486:	2b00      	cmp	r3, #0
 8003488:	d009      	beq.n	800349e <HAL_UART_IRQHandler+0x66>
 800348a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800348e:	f003 0320 	and.w	r3, r3, #32
 8003492:	2b00      	cmp	r3, #0
 8003494:	d003      	beq.n	800349e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 fc05 	bl	8003ca6 <UART_Receive_IT>
      return;
 800349c:	e273      	b.n	8003986 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800349e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 80de 	beq.w	8003664 <HAL_UART_IRQHandler+0x22c>
 80034a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d106      	bne.n	80034c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034b8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 80d1 	beq.w	8003664 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00b      	beq.n	80034e6 <HAL_UART_IRQHandler+0xae>
 80034ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d005      	beq.n	80034e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034de:	f043 0201 	orr.w	r2, r3, #1
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034ea:	f003 0304 	and.w	r3, r3, #4
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00b      	beq.n	800350a <HAL_UART_IRQHandler+0xd2>
 80034f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d005      	beq.n	800350a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003502:	f043 0202 	orr.w	r2, r3, #2
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800350a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b00      	cmp	r3, #0
 8003514:	d00b      	beq.n	800352e <HAL_UART_IRQHandler+0xf6>
 8003516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b00      	cmp	r3, #0
 8003520:	d005      	beq.n	800352e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003526:	f043 0204 	orr.w	r2, r3, #4
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800352e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003532:	f003 0308 	and.w	r3, r3, #8
 8003536:	2b00      	cmp	r3, #0
 8003538:	d011      	beq.n	800355e <HAL_UART_IRQHandler+0x126>
 800353a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800353e:	f003 0320 	and.w	r3, r3, #32
 8003542:	2b00      	cmp	r3, #0
 8003544:	d105      	bne.n	8003552 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003546:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d005      	beq.n	800355e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003556:	f043 0208 	orr.w	r2, r3, #8
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003562:	2b00      	cmp	r3, #0
 8003564:	f000 820a 	beq.w	800397c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800356c:	f003 0320 	and.w	r3, r3, #32
 8003570:	2b00      	cmp	r3, #0
 8003572:	d008      	beq.n	8003586 <HAL_UART_IRQHandler+0x14e>
 8003574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b00      	cmp	r3, #0
 800357e:	d002      	beq.n	8003586 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 fb90 	bl	8003ca6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003590:	2b40      	cmp	r3, #64	@ 0x40
 8003592:	bf0c      	ite	eq
 8003594:	2301      	moveq	r3, #1
 8003596:	2300      	movne	r3, #0
 8003598:	b2db      	uxtb	r3, r3
 800359a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d103      	bne.n	80035b2 <HAL_UART_IRQHandler+0x17a>
 80035aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d04f      	beq.n	8003652 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 fa9b 	bl	8003aee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c2:	2b40      	cmp	r3, #64	@ 0x40
 80035c4:	d141      	bne.n	800364a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	3314      	adds	r3, #20
 80035cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80035d4:	e853 3f00 	ldrex	r3, [r3]
 80035d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80035dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80035e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	3314      	adds	r3, #20
 80035ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80035f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80035f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80035fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003602:	e841 2300 	strex	r3, r2, [r1]
 8003606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800360a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1d9      	bne.n	80035c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003616:	2b00      	cmp	r3, #0
 8003618:	d013      	beq.n	8003642 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800361e:	4a8a      	ldr	r2, [pc, #552]	@ (8003848 <HAL_UART_IRQHandler+0x410>)
 8003620:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003626:	4618      	mov	r0, r3
 8003628:	f7fe fbd2 	bl	8001dd0 <HAL_DMA_Abort_IT>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d016      	beq.n	8003660 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003636:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800363c:	4610      	mov	r0, r2
 800363e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003640:	e00e      	b.n	8003660 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 f9b6 	bl	80039b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003648:	e00a      	b.n	8003660 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f9b2 	bl	80039b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003650:	e006      	b.n	8003660 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 f9ae 	bl	80039b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800365e:	e18d      	b.n	800397c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003660:	bf00      	nop
    return;
 8003662:	e18b      	b.n	800397c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003668:	2b01      	cmp	r3, #1
 800366a:	f040 8167 	bne.w	800393c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800366e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003672:	f003 0310 	and.w	r3, r3, #16
 8003676:	2b00      	cmp	r3, #0
 8003678:	f000 8160 	beq.w	800393c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800367c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003680:	f003 0310 	and.w	r3, r3, #16
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 8159 	beq.w	800393c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800368a:	2300      	movs	r3, #0
 800368c:	60bb      	str	r3, [r7, #8]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	60bb      	str	r3, [r7, #8]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	60bb      	str	r3, [r7, #8]
 800369e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036aa:	2b40      	cmp	r3, #64	@ 0x40
 80036ac:	f040 80ce 	bne.w	800384c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80036bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 80a9 	beq.w	8003818 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80036ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80036ce:	429a      	cmp	r2, r3
 80036d0:	f080 80a2 	bcs.w	8003818 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80036da:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e0:	69db      	ldr	r3, [r3, #28]
 80036e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036e6:	f000 8088 	beq.w	80037fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	330c      	adds	r3, #12
 80036f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036f8:	e853 3f00 	ldrex	r3, [r3]
 80036fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003700:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003708:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	330c      	adds	r3, #12
 8003712:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003716:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800371a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800371e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003722:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003726:	e841 2300 	strex	r3, r2, [r1]
 800372a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800372e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1d9      	bne.n	80036ea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	3314      	adds	r3, #20
 800373c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003740:	e853 3f00 	ldrex	r3, [r3]
 8003744:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003746:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003748:	f023 0301 	bic.w	r3, r3, #1
 800374c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	3314      	adds	r3, #20
 8003756:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800375a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800375e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003760:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003762:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003766:	e841 2300 	strex	r3, r2, [r1]
 800376a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800376c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1e1      	bne.n	8003736 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	3314      	adds	r3, #20
 8003778:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800377a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800377c:	e853 3f00 	ldrex	r3, [r3]
 8003780:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003782:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003784:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	3314      	adds	r3, #20
 8003792:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003796:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003798:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800379c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800379e:	e841 2300 	strex	r3, r2, [r1]
 80037a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80037a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1e3      	bne.n	8003772 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2220      	movs	r2, #32
 80037ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	330c      	adds	r3, #12
 80037be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037c2:	e853 3f00 	ldrex	r3, [r3]
 80037c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80037c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037ca:	f023 0310 	bic.w	r3, r3, #16
 80037ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	330c      	adds	r3, #12
 80037d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80037dc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80037de:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80037e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80037e4:	e841 2300 	strex	r3, r2, [r1]
 80037e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80037ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1e3      	bne.n	80037b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7fe fa7b 	bl	8001cf0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2202      	movs	r2, #2
 80037fe:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003808:	b29b      	uxth	r3, r3
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	b29b      	uxth	r3, r3
 800380e:	4619      	mov	r1, r3
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f7fd fe27 	bl	8001464 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003816:	e0b3      	b.n	8003980 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800381c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003820:	429a      	cmp	r2, r3
 8003822:	f040 80ad 	bne.w	8003980 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800382a:	69db      	ldr	r3, [r3, #28]
 800382c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003830:	f040 80a6 	bne.w	8003980 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2202      	movs	r2, #2
 8003838:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800383e:	4619      	mov	r1, r3
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7fd fe0f 	bl	8001464 <HAL_UARTEx_RxEventCallback>
      return;
 8003846:	e09b      	b.n	8003980 <HAL_UART_IRQHandler+0x548>
 8003848:	08003bb5 	.word	0x08003bb5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003854:	b29b      	uxth	r3, r3
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003860:	b29b      	uxth	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 808e 	beq.w	8003984 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003868:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 8089 	beq.w	8003984 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	330c      	adds	r3, #12
 8003878:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800387a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387c:	e853 3f00 	ldrex	r3, [r3]
 8003880:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003884:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003888:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	330c      	adds	r3, #12
 8003892:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003896:	647a      	str	r2, [r7, #68]	@ 0x44
 8003898:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800389a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800389c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800389e:	e841 2300 	strex	r3, r2, [r1]
 80038a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80038a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d1e3      	bne.n	8003872 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	3314      	adds	r3, #20
 80038b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b4:	e853 3f00 	ldrex	r3, [r3]
 80038b8:	623b      	str	r3, [r7, #32]
   return(result);
 80038ba:	6a3b      	ldr	r3, [r7, #32]
 80038bc:	f023 0301 	bic.w	r3, r3, #1
 80038c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	3314      	adds	r3, #20
 80038ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80038ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80038d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80038d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038d6:	e841 2300 	strex	r3, r2, [r1]
 80038da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80038dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1e3      	bne.n	80038aa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	330c      	adds	r3, #12
 80038f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	e853 3f00 	ldrex	r3, [r3]
 80038fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f023 0310 	bic.w	r3, r3, #16
 8003906:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	330c      	adds	r3, #12
 8003910:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003914:	61fa      	str	r2, [r7, #28]
 8003916:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003918:	69b9      	ldr	r1, [r7, #24]
 800391a:	69fa      	ldr	r2, [r7, #28]
 800391c:	e841 2300 	strex	r3, r2, [r1]
 8003920:	617b      	str	r3, [r7, #20]
   return(result);
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1e3      	bne.n	80038f0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2202      	movs	r2, #2
 800392c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800392e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003932:	4619      	mov	r1, r3
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f7fd fd95 	bl	8001464 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800393a:	e023      	b.n	8003984 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800393c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003944:	2b00      	cmp	r3, #0
 8003946:	d009      	beq.n	800395c <HAL_UART_IRQHandler+0x524>
 8003948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800394c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f000 f93e 	bl	8003bd6 <UART_Transmit_IT>
    return;
 800395a:	e014      	b.n	8003986 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800395c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00e      	beq.n	8003986 <HAL_UART_IRQHandler+0x54e>
 8003968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800396c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003970:	2b00      	cmp	r3, #0
 8003972:	d008      	beq.n	8003986 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f97e 	bl	8003c76 <UART_EndTransmit_IT>
    return;
 800397a:	e004      	b.n	8003986 <HAL_UART_IRQHandler+0x54e>
    return;
 800397c:	bf00      	nop
 800397e:	e002      	b.n	8003986 <HAL_UART_IRQHandler+0x54e>
      return;
 8003980:	bf00      	nop
 8003982:	e000      	b.n	8003986 <HAL_UART_IRQHandler+0x54e>
      return;
 8003984:	bf00      	nop
  }
}
 8003986:	37e8      	adds	r7, #232	@ 0xe8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	603b      	str	r3, [r7, #0]
 80039d4:	4613      	mov	r3, r2
 80039d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039d8:	e03b      	b.n	8003a52 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039da:	6a3b      	ldr	r3, [r7, #32]
 80039dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039e0:	d037      	beq.n	8003a52 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039e2:	f7fe f88b 	bl	8001afc <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	6a3a      	ldr	r2, [r7, #32]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d302      	bcc.n	80039f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80039f2:	6a3b      	ldr	r3, [r7, #32]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d101      	bne.n	80039fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e03a      	b.n	8003a72 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	f003 0304 	and.w	r3, r3, #4
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d023      	beq.n	8003a52 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	2b80      	cmp	r3, #128	@ 0x80
 8003a0e:	d020      	beq.n	8003a52 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	2b40      	cmp	r3, #64	@ 0x40
 8003a14:	d01d      	beq.n	8003a52 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0308 	and.w	r3, r3, #8
 8003a20:	2b08      	cmp	r3, #8
 8003a22:	d116      	bne.n	8003a52 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 f857 	bl	8003aee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2208      	movs	r2, #8
 8003a44:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e00f      	b.n	8003a72 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	bf0c      	ite	eq
 8003a62:	2301      	moveq	r3, #1
 8003a64:	2300      	movne	r3, #0
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	461a      	mov	r2, r3
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d0b4      	beq.n	80039da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	b085      	sub	sp, #20
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	60f8      	str	r0, [r7, #12]
 8003a82:	60b9      	str	r1, [r7, #8]
 8003a84:	4613      	mov	r3, r2
 8003a86:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	88fa      	ldrh	r2, [r7, #6]
 8003a92:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	88fa      	ldrh	r2, [r7, #6]
 8003a98:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2222      	movs	r2, #34	@ 0x22
 8003aa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d007      	beq.n	8003ac0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	68da      	ldr	r2, [r3, #12]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003abe:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	695a      	ldr	r2, [r3, #20]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0201 	orr.w	r2, r2, #1
 8003ace:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	68da      	ldr	r2, [r3, #12]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f042 0220 	orr.w	r2, r2, #32
 8003ade:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b095      	sub	sp, #84	@ 0x54
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	330c      	adds	r3, #12
 8003afc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b00:	e853 3f00 	ldrex	r3, [r3]
 8003b04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	330c      	adds	r3, #12
 8003b14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b16:	643a      	str	r2, [r7, #64]	@ 0x40
 8003b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b1e:	e841 2300 	strex	r3, r2, [r1]
 8003b22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1e5      	bne.n	8003af6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	3314      	adds	r3, #20
 8003b30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b32:	6a3b      	ldr	r3, [r7, #32]
 8003b34:	e853 3f00 	ldrex	r3, [r3]
 8003b38:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	f023 0301 	bic.w	r3, r3, #1
 8003b40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	3314      	adds	r3, #20
 8003b48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b52:	e841 2300 	strex	r3, r2, [r1]
 8003b56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1e5      	bne.n	8003b2a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d119      	bne.n	8003b9a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	330c      	adds	r3, #12
 8003b6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	e853 3f00 	ldrex	r3, [r3]
 8003b74:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	f023 0310 	bic.w	r3, r3, #16
 8003b7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	330c      	adds	r3, #12
 8003b84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b86:	61ba      	str	r2, [r7, #24]
 8003b88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8a:	6979      	ldr	r1, [r7, #20]
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	e841 2300 	strex	r3, r2, [r1]
 8003b92:	613b      	str	r3, [r7, #16]
   return(result);
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1e5      	bne.n	8003b66 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ba8:	bf00      	nop
 8003baa:	3754      	adds	r7, #84	@ 0x54
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f7ff fef3 	bl	80039b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bce:	bf00      	nop
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003bd6:	b480      	push	{r7}
 8003bd8:	b085      	sub	sp, #20
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2b21      	cmp	r3, #33	@ 0x21
 8003be8:	d13e      	bne.n	8003c68 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bf2:	d114      	bne.n	8003c1e <UART_Transmit_IT+0x48>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d110      	bne.n	8003c1e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a1b      	ldr	r3, [r3, #32]
 8003c00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	881b      	ldrh	r3, [r3, #0]
 8003c06:	461a      	mov	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c10:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	1c9a      	adds	r2, r3, #2
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	621a      	str	r2, [r3, #32]
 8003c1c:	e008      	b.n	8003c30 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	1c59      	adds	r1, r3, #1
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	6211      	str	r1, [r2, #32]
 8003c28:	781a      	ldrb	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d10f      	bne.n	8003c64 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68da      	ldr	r2, [r3, #12]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c52:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68da      	ldr	r2, [r3, #12]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c62:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c64:	2300      	movs	r3, #0
 8003c66:	e000      	b.n	8003c6a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c68:	2302      	movs	r3, #2
  }
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr

08003c76 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b082      	sub	sp, #8
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	68da      	ldr	r2, [r3, #12]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c8c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2220      	movs	r2, #32
 8003c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f7ff fe78 	bl	800398c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3708      	adds	r7, #8
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b08c      	sub	sp, #48	@ 0x30
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b22      	cmp	r3, #34	@ 0x22
 8003cc0:	f040 80aa 	bne.w	8003e18 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ccc:	d115      	bne.n	8003cfa <UART_Receive_IT+0x54>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d111      	bne.n	8003cfa <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cda:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf2:	1c9a      	adds	r2, r3, #2
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	629a      	str	r2, [r3, #40]	@ 0x28
 8003cf8:	e024      	b.n	8003d44 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d08:	d007      	beq.n	8003d1a <UART_Receive_IT+0x74>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10a      	bne.n	8003d28 <UART_Receive_IT+0x82>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d106      	bne.n	8003d28 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	b2da      	uxtb	r2, r3
 8003d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d24:	701a      	strb	r2, [r3, #0]
 8003d26:	e008      	b.n	8003d3a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d34:	b2da      	uxtb	r2, r3
 8003d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d38:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3e:	1c5a      	adds	r2, r3, #1
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	4619      	mov	r1, r3
 8003d52:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d15d      	bne.n	8003e14 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0220 	bic.w	r2, r2, #32
 8003d66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68da      	ldr	r2, [r3, #12]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	695a      	ldr	r2, [r3, #20]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 0201 	bic.w	r2, r2, #1
 8003d86:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d135      	bne.n	8003e0a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	330c      	adds	r3, #12
 8003daa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	e853 3f00 	ldrex	r3, [r3]
 8003db2:	613b      	str	r3, [r7, #16]
   return(result);
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	f023 0310 	bic.w	r3, r3, #16
 8003dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	330c      	adds	r3, #12
 8003dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc4:	623a      	str	r2, [r7, #32]
 8003dc6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc8:	69f9      	ldr	r1, [r7, #28]
 8003dca:	6a3a      	ldr	r2, [r7, #32]
 8003dcc:	e841 2300 	strex	r3, r2, [r1]
 8003dd0:	61bb      	str	r3, [r7, #24]
   return(result);
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e5      	bne.n	8003da4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0310 	and.w	r3, r3, #16
 8003de2:	2b10      	cmp	r3, #16
 8003de4:	d10a      	bne.n	8003dfc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003de6:	2300      	movs	r3, #0
 8003de8:	60fb      	str	r3, [r7, #12]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	60fb      	str	r3, [r7, #12]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	60fb      	str	r3, [r7, #12]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e00:	4619      	mov	r1, r3
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f7fd fb2e 	bl	8001464 <HAL_UARTEx_RxEventCallback>
 8003e08:	e002      	b.n	8003e10 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f7ff fdc8 	bl	80039a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	e002      	b.n	8003e1a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	e000      	b.n	8003e1a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003e18:	2302      	movs	r3, #2
  }
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3730      	adds	r7, #48	@ 0x30
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e28:	b0c0      	sub	sp, #256	@ 0x100
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e40:	68d9      	ldr	r1, [r3, #12]
 8003e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	ea40 0301 	orr.w	r3, r0, r1
 8003e4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	431a      	orrs	r2, r3
 8003e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003e7c:	f021 010c 	bic.w	r1, r1, #12
 8003e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003e8a:	430b      	orrs	r3, r1
 8003e8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e9e:	6999      	ldr	r1, [r3, #24]
 8003ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	ea40 0301 	orr.w	r3, r0, r1
 8003eaa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	4b8f      	ldr	r3, [pc, #572]	@ (80040f0 <UART_SetConfig+0x2cc>)
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d005      	beq.n	8003ec4 <UART_SetConfig+0xa0>
 8003eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	4b8d      	ldr	r3, [pc, #564]	@ (80040f4 <UART_SetConfig+0x2d0>)
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d104      	bne.n	8003ece <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ec4:	f7fe fecc 	bl	8002c60 <HAL_RCC_GetPCLK2Freq>
 8003ec8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003ecc:	e003      	b.n	8003ed6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ece:	f7fe feb3 	bl	8002c38 <HAL_RCC_GetPCLK1Freq>
 8003ed2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eda:	69db      	ldr	r3, [r3, #28]
 8003edc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ee0:	f040 810c 	bne.w	80040fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ee4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003eee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003ef2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003ef6:	4622      	mov	r2, r4
 8003ef8:	462b      	mov	r3, r5
 8003efa:	1891      	adds	r1, r2, r2
 8003efc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003efe:	415b      	adcs	r3, r3
 8003f00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f06:	4621      	mov	r1, r4
 8003f08:	eb12 0801 	adds.w	r8, r2, r1
 8003f0c:	4629      	mov	r1, r5
 8003f0e:	eb43 0901 	adc.w	r9, r3, r1
 8003f12:	f04f 0200 	mov.w	r2, #0
 8003f16:	f04f 0300 	mov.w	r3, #0
 8003f1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f26:	4690      	mov	r8, r2
 8003f28:	4699      	mov	r9, r3
 8003f2a:	4623      	mov	r3, r4
 8003f2c:	eb18 0303 	adds.w	r3, r8, r3
 8003f30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003f34:	462b      	mov	r3, r5
 8003f36:	eb49 0303 	adc.w	r3, r9, r3
 8003f3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f4a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003f4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f52:	460b      	mov	r3, r1
 8003f54:	18db      	adds	r3, r3, r3
 8003f56:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f58:	4613      	mov	r3, r2
 8003f5a:	eb42 0303 	adc.w	r3, r2, r3
 8003f5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003f64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003f68:	f7fc fe26 	bl	8000bb8 <__aeabi_uldivmod>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	460b      	mov	r3, r1
 8003f70:	4b61      	ldr	r3, [pc, #388]	@ (80040f8 <UART_SetConfig+0x2d4>)
 8003f72:	fba3 2302 	umull	r2, r3, r3, r2
 8003f76:	095b      	lsrs	r3, r3, #5
 8003f78:	011c      	lsls	r4, r3, #4
 8003f7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f84:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003f88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003f8c:	4642      	mov	r2, r8
 8003f8e:	464b      	mov	r3, r9
 8003f90:	1891      	adds	r1, r2, r2
 8003f92:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003f94:	415b      	adcs	r3, r3
 8003f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f9c:	4641      	mov	r1, r8
 8003f9e:	eb12 0a01 	adds.w	sl, r2, r1
 8003fa2:	4649      	mov	r1, r9
 8003fa4:	eb43 0b01 	adc.w	fp, r3, r1
 8003fa8:	f04f 0200 	mov.w	r2, #0
 8003fac:	f04f 0300 	mov.w	r3, #0
 8003fb0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fb4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fbc:	4692      	mov	sl, r2
 8003fbe:	469b      	mov	fp, r3
 8003fc0:	4643      	mov	r3, r8
 8003fc2:	eb1a 0303 	adds.w	r3, sl, r3
 8003fc6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003fca:	464b      	mov	r3, r9
 8003fcc:	eb4b 0303 	adc.w	r3, fp, r3
 8003fd0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fe0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003fe4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	18db      	adds	r3, r3, r3
 8003fec:	643b      	str	r3, [r7, #64]	@ 0x40
 8003fee:	4613      	mov	r3, r2
 8003ff0:	eb42 0303 	adc.w	r3, r2, r3
 8003ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ff6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003ffa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003ffe:	f7fc fddb 	bl	8000bb8 <__aeabi_uldivmod>
 8004002:	4602      	mov	r2, r0
 8004004:	460b      	mov	r3, r1
 8004006:	4611      	mov	r1, r2
 8004008:	4b3b      	ldr	r3, [pc, #236]	@ (80040f8 <UART_SetConfig+0x2d4>)
 800400a:	fba3 2301 	umull	r2, r3, r3, r1
 800400e:	095b      	lsrs	r3, r3, #5
 8004010:	2264      	movs	r2, #100	@ 0x64
 8004012:	fb02 f303 	mul.w	r3, r2, r3
 8004016:	1acb      	subs	r3, r1, r3
 8004018:	00db      	lsls	r3, r3, #3
 800401a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800401e:	4b36      	ldr	r3, [pc, #216]	@ (80040f8 <UART_SetConfig+0x2d4>)
 8004020:	fba3 2302 	umull	r2, r3, r3, r2
 8004024:	095b      	lsrs	r3, r3, #5
 8004026:	005b      	lsls	r3, r3, #1
 8004028:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800402c:	441c      	add	r4, r3
 800402e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004032:	2200      	movs	r2, #0
 8004034:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004038:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800403c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004040:	4642      	mov	r2, r8
 8004042:	464b      	mov	r3, r9
 8004044:	1891      	adds	r1, r2, r2
 8004046:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004048:	415b      	adcs	r3, r3
 800404a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800404c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004050:	4641      	mov	r1, r8
 8004052:	1851      	adds	r1, r2, r1
 8004054:	6339      	str	r1, [r7, #48]	@ 0x30
 8004056:	4649      	mov	r1, r9
 8004058:	414b      	adcs	r3, r1
 800405a:	637b      	str	r3, [r7, #52]	@ 0x34
 800405c:	f04f 0200 	mov.w	r2, #0
 8004060:	f04f 0300 	mov.w	r3, #0
 8004064:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004068:	4659      	mov	r1, fp
 800406a:	00cb      	lsls	r3, r1, #3
 800406c:	4651      	mov	r1, sl
 800406e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004072:	4651      	mov	r1, sl
 8004074:	00ca      	lsls	r2, r1, #3
 8004076:	4610      	mov	r0, r2
 8004078:	4619      	mov	r1, r3
 800407a:	4603      	mov	r3, r0
 800407c:	4642      	mov	r2, r8
 800407e:	189b      	adds	r3, r3, r2
 8004080:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004084:	464b      	mov	r3, r9
 8004086:	460a      	mov	r2, r1
 8004088:	eb42 0303 	adc.w	r3, r2, r3
 800408c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800409c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80040a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80040a4:	460b      	mov	r3, r1
 80040a6:	18db      	adds	r3, r3, r3
 80040a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040aa:	4613      	mov	r3, r2
 80040ac:	eb42 0303 	adc.w	r3, r2, r3
 80040b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80040ba:	f7fc fd7d 	bl	8000bb8 <__aeabi_uldivmod>
 80040be:	4602      	mov	r2, r0
 80040c0:	460b      	mov	r3, r1
 80040c2:	4b0d      	ldr	r3, [pc, #52]	@ (80040f8 <UART_SetConfig+0x2d4>)
 80040c4:	fba3 1302 	umull	r1, r3, r3, r2
 80040c8:	095b      	lsrs	r3, r3, #5
 80040ca:	2164      	movs	r1, #100	@ 0x64
 80040cc:	fb01 f303 	mul.w	r3, r1, r3
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	3332      	adds	r3, #50	@ 0x32
 80040d6:	4a08      	ldr	r2, [pc, #32]	@ (80040f8 <UART_SetConfig+0x2d4>)
 80040d8:	fba2 2303 	umull	r2, r3, r2, r3
 80040dc:	095b      	lsrs	r3, r3, #5
 80040de:	f003 0207 	and.w	r2, r3, #7
 80040e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4422      	add	r2, r4
 80040ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040ec:	e106      	b.n	80042fc <UART_SetConfig+0x4d8>
 80040ee:	bf00      	nop
 80040f0:	40011000 	.word	0x40011000
 80040f4:	40011400 	.word	0x40011400
 80040f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004100:	2200      	movs	r2, #0
 8004102:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004106:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800410a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800410e:	4642      	mov	r2, r8
 8004110:	464b      	mov	r3, r9
 8004112:	1891      	adds	r1, r2, r2
 8004114:	6239      	str	r1, [r7, #32]
 8004116:	415b      	adcs	r3, r3
 8004118:	627b      	str	r3, [r7, #36]	@ 0x24
 800411a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800411e:	4641      	mov	r1, r8
 8004120:	1854      	adds	r4, r2, r1
 8004122:	4649      	mov	r1, r9
 8004124:	eb43 0501 	adc.w	r5, r3, r1
 8004128:	f04f 0200 	mov.w	r2, #0
 800412c:	f04f 0300 	mov.w	r3, #0
 8004130:	00eb      	lsls	r3, r5, #3
 8004132:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004136:	00e2      	lsls	r2, r4, #3
 8004138:	4614      	mov	r4, r2
 800413a:	461d      	mov	r5, r3
 800413c:	4643      	mov	r3, r8
 800413e:	18e3      	adds	r3, r4, r3
 8004140:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004144:	464b      	mov	r3, r9
 8004146:	eb45 0303 	adc.w	r3, r5, r3
 800414a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800414e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800415a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	f04f 0300 	mov.w	r3, #0
 8004166:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800416a:	4629      	mov	r1, r5
 800416c:	008b      	lsls	r3, r1, #2
 800416e:	4621      	mov	r1, r4
 8004170:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004174:	4621      	mov	r1, r4
 8004176:	008a      	lsls	r2, r1, #2
 8004178:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800417c:	f7fc fd1c 	bl	8000bb8 <__aeabi_uldivmod>
 8004180:	4602      	mov	r2, r0
 8004182:	460b      	mov	r3, r1
 8004184:	4b60      	ldr	r3, [pc, #384]	@ (8004308 <UART_SetConfig+0x4e4>)
 8004186:	fba3 2302 	umull	r2, r3, r3, r2
 800418a:	095b      	lsrs	r3, r3, #5
 800418c:	011c      	lsls	r4, r3, #4
 800418e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004192:	2200      	movs	r2, #0
 8004194:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004198:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800419c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80041a0:	4642      	mov	r2, r8
 80041a2:	464b      	mov	r3, r9
 80041a4:	1891      	adds	r1, r2, r2
 80041a6:	61b9      	str	r1, [r7, #24]
 80041a8:	415b      	adcs	r3, r3
 80041aa:	61fb      	str	r3, [r7, #28]
 80041ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041b0:	4641      	mov	r1, r8
 80041b2:	1851      	adds	r1, r2, r1
 80041b4:	6139      	str	r1, [r7, #16]
 80041b6:	4649      	mov	r1, r9
 80041b8:	414b      	adcs	r3, r1
 80041ba:	617b      	str	r3, [r7, #20]
 80041bc:	f04f 0200 	mov.w	r2, #0
 80041c0:	f04f 0300 	mov.w	r3, #0
 80041c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041c8:	4659      	mov	r1, fp
 80041ca:	00cb      	lsls	r3, r1, #3
 80041cc:	4651      	mov	r1, sl
 80041ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041d2:	4651      	mov	r1, sl
 80041d4:	00ca      	lsls	r2, r1, #3
 80041d6:	4610      	mov	r0, r2
 80041d8:	4619      	mov	r1, r3
 80041da:	4603      	mov	r3, r0
 80041dc:	4642      	mov	r2, r8
 80041de:	189b      	adds	r3, r3, r2
 80041e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041e4:	464b      	mov	r3, r9
 80041e6:	460a      	mov	r2, r1
 80041e8:	eb42 0303 	adc.w	r3, r2, r3
 80041ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80041fc:	f04f 0200 	mov.w	r2, #0
 8004200:	f04f 0300 	mov.w	r3, #0
 8004204:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004208:	4649      	mov	r1, r9
 800420a:	008b      	lsls	r3, r1, #2
 800420c:	4641      	mov	r1, r8
 800420e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004212:	4641      	mov	r1, r8
 8004214:	008a      	lsls	r2, r1, #2
 8004216:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800421a:	f7fc fccd 	bl	8000bb8 <__aeabi_uldivmod>
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	4611      	mov	r1, r2
 8004224:	4b38      	ldr	r3, [pc, #224]	@ (8004308 <UART_SetConfig+0x4e4>)
 8004226:	fba3 2301 	umull	r2, r3, r3, r1
 800422a:	095b      	lsrs	r3, r3, #5
 800422c:	2264      	movs	r2, #100	@ 0x64
 800422e:	fb02 f303 	mul.w	r3, r2, r3
 8004232:	1acb      	subs	r3, r1, r3
 8004234:	011b      	lsls	r3, r3, #4
 8004236:	3332      	adds	r3, #50	@ 0x32
 8004238:	4a33      	ldr	r2, [pc, #204]	@ (8004308 <UART_SetConfig+0x4e4>)
 800423a:	fba2 2303 	umull	r2, r3, r2, r3
 800423e:	095b      	lsrs	r3, r3, #5
 8004240:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004244:	441c      	add	r4, r3
 8004246:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800424a:	2200      	movs	r2, #0
 800424c:	673b      	str	r3, [r7, #112]	@ 0x70
 800424e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004250:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004254:	4642      	mov	r2, r8
 8004256:	464b      	mov	r3, r9
 8004258:	1891      	adds	r1, r2, r2
 800425a:	60b9      	str	r1, [r7, #8]
 800425c:	415b      	adcs	r3, r3
 800425e:	60fb      	str	r3, [r7, #12]
 8004260:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004264:	4641      	mov	r1, r8
 8004266:	1851      	adds	r1, r2, r1
 8004268:	6039      	str	r1, [r7, #0]
 800426a:	4649      	mov	r1, r9
 800426c:	414b      	adcs	r3, r1
 800426e:	607b      	str	r3, [r7, #4]
 8004270:	f04f 0200 	mov.w	r2, #0
 8004274:	f04f 0300 	mov.w	r3, #0
 8004278:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800427c:	4659      	mov	r1, fp
 800427e:	00cb      	lsls	r3, r1, #3
 8004280:	4651      	mov	r1, sl
 8004282:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004286:	4651      	mov	r1, sl
 8004288:	00ca      	lsls	r2, r1, #3
 800428a:	4610      	mov	r0, r2
 800428c:	4619      	mov	r1, r3
 800428e:	4603      	mov	r3, r0
 8004290:	4642      	mov	r2, r8
 8004292:	189b      	adds	r3, r3, r2
 8004294:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004296:	464b      	mov	r3, r9
 8004298:	460a      	mov	r2, r1
 800429a:	eb42 0303 	adc.w	r3, r2, r3
 800429e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80042a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80042aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	f04f 0300 	mov.w	r3, #0
 80042b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80042b8:	4649      	mov	r1, r9
 80042ba:	008b      	lsls	r3, r1, #2
 80042bc:	4641      	mov	r1, r8
 80042be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042c2:	4641      	mov	r1, r8
 80042c4:	008a      	lsls	r2, r1, #2
 80042c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80042ca:	f7fc fc75 	bl	8000bb8 <__aeabi_uldivmod>
 80042ce:	4602      	mov	r2, r0
 80042d0:	460b      	mov	r3, r1
 80042d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004308 <UART_SetConfig+0x4e4>)
 80042d4:	fba3 1302 	umull	r1, r3, r3, r2
 80042d8:	095b      	lsrs	r3, r3, #5
 80042da:	2164      	movs	r1, #100	@ 0x64
 80042dc:	fb01 f303 	mul.w	r3, r1, r3
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	3332      	adds	r3, #50	@ 0x32
 80042e6:	4a08      	ldr	r2, [pc, #32]	@ (8004308 <UART_SetConfig+0x4e4>)
 80042e8:	fba2 2303 	umull	r2, r3, r2, r3
 80042ec:	095b      	lsrs	r3, r3, #5
 80042ee:	f003 020f 	and.w	r2, r3, #15
 80042f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4422      	add	r2, r4
 80042fa:	609a      	str	r2, [r3, #8]
}
 80042fc:	bf00      	nop
 80042fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004302:	46bd      	mov	sp, r7
 8004304:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004308:	51eb851f 	.word	0x51eb851f

0800430c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	4603      	mov	r3, r0
 8004314:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004316:	2300      	movs	r3, #0
 8004318:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800431a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800431e:	2b84      	cmp	r3, #132	@ 0x84
 8004320:	d005      	beq.n	800432e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004322:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	4413      	add	r3, r2
 800432a:	3303      	adds	r3, #3
 800432c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800432e:	68fb      	ldr	r3, [r7, #12]
}
 8004330:	4618      	mov	r0, r3
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004340:	f000 fe22 	bl	8004f88 <vTaskStartScheduler>
  
  return osOK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	bd80      	pop	{r7, pc}

0800434a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800434a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800434c:	b089      	sub	sp, #36	@ 0x24
 800434e:	af04      	add	r7, sp, #16
 8004350:	6078      	str	r0, [r7, #4]
 8004352:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d020      	beq.n	800439e <osThreadCreate+0x54>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d01c      	beq.n	800439e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685c      	ldr	r4, [r3, #4]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	691e      	ldr	r6, [r3, #16]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004376:	4618      	mov	r0, r3
 8004378:	f7ff ffc8 	bl	800430c <makeFreeRtosPriority>
 800437c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004386:	9202      	str	r2, [sp, #8]
 8004388:	9301      	str	r3, [sp, #4]
 800438a:	9100      	str	r1, [sp, #0]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	4632      	mov	r2, r6
 8004390:	4629      	mov	r1, r5
 8004392:	4620      	mov	r0, r4
 8004394:	f000 fc2a 	bl	8004bec <xTaskCreateStatic>
 8004398:	4603      	mov	r3, r0
 800439a:	60fb      	str	r3, [r7, #12]
 800439c:	e01c      	b.n	80043d8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685c      	ldr	r4, [r3, #4]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80043aa:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7ff ffaa 	bl	800430c <makeFreeRtosPriority>
 80043b8:	4602      	mov	r2, r0
 80043ba:	f107 030c 	add.w	r3, r7, #12
 80043be:	9301      	str	r3, [sp, #4]
 80043c0:	9200      	str	r2, [sp, #0]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	4632      	mov	r2, r6
 80043c6:	4629      	mov	r1, r5
 80043c8:	4620      	mov	r0, r4
 80043ca:	f000 fc6f 	bl	8004cac <xTaskCreate>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d001      	beq.n	80043d8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80043d4:	2300      	movs	r3, #0
 80043d6:	e000      	b.n	80043da <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80043d8:	68fb      	ldr	r3, [r7, #12]
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3714      	adds	r7, #20
 80043de:	46bd      	mov	sp, r7
 80043e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080043e2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b084      	sub	sp, #16
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d001      	beq.n	80043f8 <osDelay+0x16>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	e000      	b.n	80043fa <osDelay+0x18>
 80043f8:	2301      	movs	r3, #1
 80043fa:	4618      	mov	r0, r3
 80043fc:	f000 fd8e 	bl	8004f1c <vTaskDelay>
  
  return osOK;
 8004400:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004402:	4618      	mov	r0, r3
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800440a:	b480      	push	{r7}
 800440c:	b083      	sub	sp, #12
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f103 0208 	add.w	r2, r3, #8
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004422:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f103 0208 	add.w	r2, r3, #8
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f103 0208 	add.w	r2, r3, #8
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800443e:	bf00      	nop
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800444a:	b480      	push	{r7}
 800444c:	b083      	sub	sp, #12
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	689a      	ldr	r2, [r3, #8]
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	1c5a      	adds	r2, r3, #1
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	601a      	str	r2, [r3, #0]
}
 80044a0:	bf00      	nop
 80044a2:	3714      	adds	r7, #20
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044c2:	d103      	bne.n	80044cc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	691b      	ldr	r3, [r3, #16]
 80044c8:	60fb      	str	r3, [r7, #12]
 80044ca:	e00c      	b.n	80044e6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	3308      	adds	r3, #8
 80044d0:	60fb      	str	r3, [r7, #12]
 80044d2:	e002      	b.n	80044da <vListInsert+0x2e>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	60fb      	str	r3, [r7, #12]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d2f6      	bcs.n	80044d4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	683a      	ldr	r2, [r7, #0]
 80044f4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	601a      	str	r2, [r3, #0]
}
 8004512:	bf00      	nop
 8004514:	3714      	adds	r7, #20
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr

0800451e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800451e:	b480      	push	{r7}
 8004520:	b085      	sub	sp, #20
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6892      	ldr	r2, [r2, #8]
 8004534:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6852      	ldr	r2, [r2, #4]
 800453e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	429a      	cmp	r2, r3
 8004548:	d103      	bne.n	8004552 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	689a      	ldr	r2, [r3, #8]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	1e5a      	subs	r2, r3, #1
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10b      	bne.n	80045a0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800458c:	f383 8811 	msr	BASEPRI, r3
 8004590:	f3bf 8f6f 	isb	sy
 8004594:	f3bf 8f4f 	dsb	sy
 8004598:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800459a:	bf00      	nop
 800459c:	bf00      	nop
 800459e:	e7fd      	b.n	800459c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80045a0:	f001 fb3a 	bl	8005c18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ac:	68f9      	ldr	r1, [r7, #12]
 80045ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80045b0:	fb01 f303 	mul.w	r3, r1, r3
 80045b4:	441a      	add	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045d0:	3b01      	subs	r3, #1
 80045d2:	68f9      	ldr	r1, [r7, #12]
 80045d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80045d6:	fb01 f303 	mul.w	r3, r1, r3
 80045da:	441a      	add	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	22ff      	movs	r2, #255	@ 0xff
 80045e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	22ff      	movs	r2, #255	@ 0xff
 80045ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d114      	bne.n	8004620 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d01a      	beq.n	8004634 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	3310      	adds	r3, #16
 8004602:	4618      	mov	r0, r3
 8004604:	f000 ff0a 	bl	800541c <xTaskRemoveFromEventList>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d012      	beq.n	8004634 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800460e:	4b0d      	ldr	r3, [pc, #52]	@ (8004644 <xQueueGenericReset+0xd0>)
 8004610:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004614:	601a      	str	r2, [r3, #0]
 8004616:	f3bf 8f4f 	dsb	sy
 800461a:	f3bf 8f6f 	isb	sy
 800461e:	e009      	b.n	8004634 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	3310      	adds	r3, #16
 8004624:	4618      	mov	r0, r3
 8004626:	f7ff fef0 	bl	800440a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	3324      	adds	r3, #36	@ 0x24
 800462e:	4618      	mov	r0, r3
 8004630:	f7ff feeb 	bl	800440a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004634:	f001 fb22 	bl	8005c7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004638:	2301      	movs	r3, #1
}
 800463a:	4618      	mov	r0, r3
 800463c:	3710      	adds	r7, #16
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	e000ed04 	.word	0xe000ed04

08004648 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004648:	b580      	push	{r7, lr}
 800464a:	b08a      	sub	sp, #40	@ 0x28
 800464c:	af02      	add	r7, sp, #8
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	4613      	mov	r3, r2
 8004654:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10b      	bne.n	8004674 <xQueueGenericCreate+0x2c>
	__asm volatile
 800465c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004660:	f383 8811 	msr	BASEPRI, r3
 8004664:	f3bf 8f6f 	isb	sy
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	613b      	str	r3, [r7, #16]
}
 800466e:	bf00      	nop
 8004670:	bf00      	nop
 8004672:	e7fd      	b.n	8004670 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	68ba      	ldr	r2, [r7, #8]
 8004678:	fb02 f303 	mul.w	r3, r2, r3
 800467c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	3348      	adds	r3, #72	@ 0x48
 8004682:	4618      	mov	r0, r3
 8004684:	f001 fbea 	bl	8005e5c <pvPortMalloc>
 8004688:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d011      	beq.n	80046b4 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	3348      	adds	r3, #72	@ 0x48
 8004698:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80046a2:	79fa      	ldrb	r2, [r7, #7]
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	4613      	mov	r3, r2
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	68b9      	ldr	r1, [r7, #8]
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 f805 	bl	80046be <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80046b4:	69bb      	ldr	r3, [r7, #24]
	}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3720      	adds	r7, #32
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b084      	sub	sp, #16
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	60f8      	str	r0, [r7, #12]
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	607a      	str	r2, [r7, #4]
 80046ca:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d103      	bne.n	80046da <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	e002      	b.n	80046e0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80046ec:	2101      	movs	r1, #1
 80046ee:	69b8      	ldr	r0, [r7, #24]
 80046f0:	f7ff ff40 	bl	8004574 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80046f4:	bf00      	nop
 80046f6:	3710      	adds	r7, #16
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b090      	sub	sp, #64	@ 0x40
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
 8004708:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800470e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10b      	bne.n	800472c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004718:	f383 8811 	msr	BASEPRI, r3
 800471c:	f3bf 8f6f 	isb	sy
 8004720:	f3bf 8f4f 	dsb	sy
 8004724:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004726:	bf00      	nop
 8004728:	bf00      	nop
 800472a:	e7fd      	b.n	8004728 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d103      	bne.n	800473a <xQueueGenericSendFromISR+0x3e>
 8004732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <xQueueGenericSendFromISR+0x42>
 800473a:	2301      	movs	r3, #1
 800473c:	e000      	b.n	8004740 <xQueueGenericSendFromISR+0x44>
 800473e:	2300      	movs	r3, #0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10b      	bne.n	800475c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004748:	f383 8811 	msr	BASEPRI, r3
 800474c:	f3bf 8f6f 	isb	sy
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004756:	bf00      	nop
 8004758:	bf00      	nop
 800475a:	e7fd      	b.n	8004758 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	2b02      	cmp	r3, #2
 8004760:	d103      	bne.n	800476a <xQueueGenericSendFromISR+0x6e>
 8004762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004766:	2b01      	cmp	r3, #1
 8004768:	d101      	bne.n	800476e <xQueueGenericSendFromISR+0x72>
 800476a:	2301      	movs	r3, #1
 800476c:	e000      	b.n	8004770 <xQueueGenericSendFromISR+0x74>
 800476e:	2300      	movs	r3, #0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10b      	bne.n	800478c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	623b      	str	r3, [r7, #32]
}
 8004786:	bf00      	nop
 8004788:	bf00      	nop
 800478a:	e7fd      	b.n	8004788 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800478c:	f001 fb24 	bl	8005dd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004790:	f3ef 8211 	mrs	r2, BASEPRI
 8004794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004798:	f383 8811 	msr	BASEPRI, r3
 800479c:	f3bf 8f6f 	isb	sy
 80047a0:	f3bf 8f4f 	dsb	sy
 80047a4:	61fa      	str	r2, [r7, #28]
 80047a6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80047a8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80047aa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d302      	bcc.n	80047be <xQueueGenericSendFromISR+0xc2>
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d12f      	bne.n	800481e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80047be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	68b9      	ldr	r1, [r7, #8]
 80047d2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80047d4:	f000 f912 	bl	80049fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80047d8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80047dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047e0:	d112      	bne.n	8004808 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d016      	beq.n	8004818 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ec:	3324      	adds	r3, #36	@ 0x24
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fe14 	bl	800541c <xTaskRemoveFromEventList>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00e      	beq.n	8004818 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00b      	beq.n	8004818 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	601a      	str	r2, [r3, #0]
 8004806:	e007      	b.n	8004818 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004808:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800480c:	3301      	adds	r3, #1
 800480e:	b2db      	uxtb	r3, r3
 8004810:	b25a      	sxtb	r2, r3
 8004812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004814:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004818:	2301      	movs	r3, #1
 800481a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800481c:	e001      	b.n	8004822 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800481e:	2300      	movs	r3, #0
 8004820:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004824:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800482c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800482e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004830:	4618      	mov	r0, r3
 8004832:	3740      	adds	r7, #64	@ 0x40
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b08c      	sub	sp, #48	@ 0x30
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004844:	2300      	movs	r3, #0
 8004846:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800484c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800484e:	2b00      	cmp	r3, #0
 8004850:	d10b      	bne.n	800486a <xQueueReceive+0x32>
	__asm volatile
 8004852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004856:	f383 8811 	msr	BASEPRI, r3
 800485a:	f3bf 8f6f 	isb	sy
 800485e:	f3bf 8f4f 	dsb	sy
 8004862:	623b      	str	r3, [r7, #32]
}
 8004864:	bf00      	nop
 8004866:	bf00      	nop
 8004868:	e7fd      	b.n	8004866 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d103      	bne.n	8004878 <xQueueReceive+0x40>
 8004870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004874:	2b00      	cmp	r3, #0
 8004876:	d101      	bne.n	800487c <xQueueReceive+0x44>
 8004878:	2301      	movs	r3, #1
 800487a:	e000      	b.n	800487e <xQueueReceive+0x46>
 800487c:	2300      	movs	r3, #0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d10b      	bne.n	800489a <xQueueReceive+0x62>
	__asm volatile
 8004882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004886:	f383 8811 	msr	BASEPRI, r3
 800488a:	f3bf 8f6f 	isb	sy
 800488e:	f3bf 8f4f 	dsb	sy
 8004892:	61fb      	str	r3, [r7, #28]
}
 8004894:	bf00      	nop
 8004896:	bf00      	nop
 8004898:	e7fd      	b.n	8004896 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800489a:	f000 ff7f 	bl	800579c <xTaskGetSchedulerState>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d102      	bne.n	80048aa <xQueueReceive+0x72>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <xQueueReceive+0x76>
 80048aa:	2301      	movs	r3, #1
 80048ac:	e000      	b.n	80048b0 <xQueueReceive+0x78>
 80048ae:	2300      	movs	r3, #0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10b      	bne.n	80048cc <xQueueReceive+0x94>
	__asm volatile
 80048b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	61bb      	str	r3, [r7, #24]
}
 80048c6:	bf00      	nop
 80048c8:	bf00      	nop
 80048ca:	e7fd      	b.n	80048c8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048cc:	f001 f9a4 	bl	8005c18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d01f      	beq.n	800491c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80048dc:	68b9      	ldr	r1, [r7, #8]
 80048de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048e0:	f000 f8f6 	bl	8004ad0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80048e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e6:	1e5a      	subs	r2, r3, #1
 80048e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ea:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80048ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00f      	beq.n	8004914 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f6:	3310      	adds	r3, #16
 80048f8:	4618      	mov	r0, r3
 80048fa:	f000 fd8f 	bl	800541c <xTaskRemoveFromEventList>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d007      	beq.n	8004914 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004904:	4b3c      	ldr	r3, [pc, #240]	@ (80049f8 <xQueueReceive+0x1c0>)
 8004906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	f3bf 8f4f 	dsb	sy
 8004910:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004914:	f001 f9b2 	bl	8005c7c <vPortExitCritical>
				return pdPASS;
 8004918:	2301      	movs	r3, #1
 800491a:	e069      	b.n	80049f0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d103      	bne.n	800492a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004922:	f001 f9ab 	bl	8005c7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004926:	2300      	movs	r3, #0
 8004928:	e062      	b.n	80049f0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800492a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492c:	2b00      	cmp	r3, #0
 800492e:	d106      	bne.n	800493e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004930:	f107 0310 	add.w	r3, r7, #16
 8004934:	4618      	mov	r0, r3
 8004936:	f000 fdd5 	bl	80054e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800493a:	2301      	movs	r3, #1
 800493c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800493e:	f001 f99d 	bl	8005c7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004942:	f000 fb83 	bl	800504c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004946:	f001 f967 	bl	8005c18 <vPortEnterCritical>
 800494a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004950:	b25b      	sxtb	r3, r3
 8004952:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004956:	d103      	bne.n	8004960 <xQueueReceive+0x128>
 8004958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495a:	2200      	movs	r2, #0
 800495c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004962:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004966:	b25b      	sxtb	r3, r3
 8004968:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800496c:	d103      	bne.n	8004976 <xQueueReceive+0x13e>
 800496e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004970:	2200      	movs	r2, #0
 8004972:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004976:	f001 f981 	bl	8005c7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800497a:	1d3a      	adds	r2, r7, #4
 800497c:	f107 0310 	add.w	r3, r7, #16
 8004980:	4611      	mov	r1, r2
 8004982:	4618      	mov	r0, r3
 8004984:	f000 fdc4 	bl	8005510 <xTaskCheckForTimeOut>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d123      	bne.n	80049d6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800498e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004990:	f000 f916 	bl	8004bc0 <prvIsQueueEmpty>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d017      	beq.n	80049ca <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800499a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800499c:	3324      	adds	r3, #36	@ 0x24
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	4611      	mov	r1, r2
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 fd14 	bl	80053d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80049a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049aa:	f000 f8b7 	bl	8004b1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80049ae:	f000 fb5b 	bl	8005068 <xTaskResumeAll>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d189      	bne.n	80048cc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80049b8:	4b0f      	ldr	r3, [pc, #60]	@ (80049f8 <xQueueReceive+0x1c0>)
 80049ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	f3bf 8f4f 	dsb	sy
 80049c4:	f3bf 8f6f 	isb	sy
 80049c8:	e780      	b.n	80048cc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80049ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049cc:	f000 f8a6 	bl	8004b1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049d0:	f000 fb4a 	bl	8005068 <xTaskResumeAll>
 80049d4:	e77a      	b.n	80048cc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80049d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049d8:	f000 f8a0 	bl	8004b1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049dc:	f000 fb44 	bl	8005068 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80049e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049e2:	f000 f8ed 	bl	8004bc0 <prvIsQueueEmpty>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f43f af6f 	beq.w	80048cc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80049ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3730      	adds	r7, #48	@ 0x30
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	e000ed04 	.word	0xe000ed04

080049fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a10:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d10d      	bne.n	8004a36 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d14d      	bne.n	8004abe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f000 fed6 	bl	80057d8 <xTaskPriorityDisinherit>
 8004a2c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	609a      	str	r2, [r3, #8]
 8004a34:	e043      	b.n	8004abe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d119      	bne.n	8004a70 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6858      	ldr	r0, [r3, #4]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a44:	461a      	mov	r2, r3
 8004a46:	68b9      	ldr	r1, [r7, #8]
 8004a48:	f002 fa0b 	bl	8006e62 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a54:	441a      	add	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d32b      	bcc.n	8004abe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	605a      	str	r2, [r3, #4]
 8004a6e:	e026      	b.n	8004abe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	68d8      	ldr	r0, [r3, #12]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a78:	461a      	mov	r2, r3
 8004a7a:	68b9      	ldr	r1, [r7, #8]
 8004a7c:	f002 f9f1 	bl	8006e62 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	68da      	ldr	r2, [r3, #12]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a88:	425b      	negs	r3, r3
 8004a8a:	441a      	add	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	68da      	ldr	r2, [r3, #12]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d207      	bcs.n	8004aac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	689a      	ldr	r2, [r3, #8]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa4:	425b      	negs	r3, r3
 8004aa6:	441a      	add	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d105      	bne.n	8004abe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d002      	beq.n	8004abe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	3b01      	subs	r3, #1
 8004abc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1c5a      	adds	r2, r3, #1
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004ac6:	697b      	ldr	r3, [r7, #20]
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3718      	adds	r7, #24
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d018      	beq.n	8004b14 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	68da      	ldr	r2, [r3, #12]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aea:	441a      	add	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	68da      	ldr	r2, [r3, #12]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d303      	bcc.n	8004b04 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68d9      	ldr	r1, [r3, #12]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	6838      	ldr	r0, [r7, #0]
 8004b10:	f002 f9a7 	bl	8006e62 <memcpy>
	}
}
 8004b14:	bf00      	nop
 8004b16:	3708      	adds	r7, #8
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004b24:	f001 f878 	bl	8005c18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b2e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b30:	e011      	b.n	8004b56 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d012      	beq.n	8004b60 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	3324      	adds	r3, #36	@ 0x24
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f000 fc6c 	bl	800541c <xTaskRemoveFromEventList>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b4a:	f000 fd45 	bl	80055d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b4e:	7bfb      	ldrb	r3, [r7, #15]
 8004b50:	3b01      	subs	r3, #1
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	dce9      	bgt.n	8004b32 <prvUnlockQueue+0x16>
 8004b5e:	e000      	b.n	8004b62 <prvUnlockQueue+0x46>
					break;
 8004b60:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	22ff      	movs	r2, #255	@ 0xff
 8004b66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004b6a:	f001 f887 	bl	8005c7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b6e:	f001 f853 	bl	8005c18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b78:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b7a:	e011      	b.n	8004ba0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d012      	beq.n	8004baa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	3310      	adds	r3, #16
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f000 fc47 	bl	800541c <xTaskRemoveFromEventList>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d001      	beq.n	8004b98 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b94:	f000 fd20 	bl	80055d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b98:	7bbb      	ldrb	r3, [r7, #14]
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ba0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	dce9      	bgt.n	8004b7c <prvUnlockQueue+0x60>
 8004ba8:	e000      	b.n	8004bac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004baa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	22ff      	movs	r2, #255	@ 0xff
 8004bb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004bb4:	f001 f862 	bl	8005c7c <vPortExitCritical>
}
 8004bb8:	bf00      	nop
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bc8:	f001 f826 	bl	8005c18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d102      	bne.n	8004bda <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	60fb      	str	r3, [r7, #12]
 8004bd8:	e001      	b.n	8004bde <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004bde:	f001 f84d 	bl	8005c7c <vPortExitCritical>

	return xReturn;
 8004be2:	68fb      	ldr	r3, [r7, #12]
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3710      	adds	r7, #16
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b08e      	sub	sp, #56	@ 0x38
 8004bf0:	af04      	add	r7, sp, #16
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	607a      	str	r2, [r7, #4]
 8004bf8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d10b      	bne.n	8004c18 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c04:	f383 8811 	msr	BASEPRI, r3
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	623b      	str	r3, [r7, #32]
}
 8004c12:	bf00      	nop
 8004c14:	bf00      	nop
 8004c16:	e7fd      	b.n	8004c14 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10b      	bne.n	8004c36 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c22:	f383 8811 	msr	BASEPRI, r3
 8004c26:	f3bf 8f6f 	isb	sy
 8004c2a:	f3bf 8f4f 	dsb	sy
 8004c2e:	61fb      	str	r3, [r7, #28]
}
 8004c30:	bf00      	nop
 8004c32:	bf00      	nop
 8004c34:	e7fd      	b.n	8004c32 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004c36:	2354      	movs	r3, #84	@ 0x54
 8004c38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	2b54      	cmp	r3, #84	@ 0x54
 8004c3e:	d00b      	beq.n	8004c58 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c44:	f383 8811 	msr	BASEPRI, r3
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	61bb      	str	r3, [r7, #24]
}
 8004c52:	bf00      	nop
 8004c54:	bf00      	nop
 8004c56:	e7fd      	b.n	8004c54 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004c58:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d01e      	beq.n	8004c9e <xTaskCreateStatic+0xb2>
 8004c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d01b      	beq.n	8004c9e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c68:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c6e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004c78:	2300      	movs	r3, #0
 8004c7a:	9303      	str	r3, [sp, #12]
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7e:	9302      	str	r3, [sp, #8]
 8004c80:	f107 0314 	add.w	r3, r7, #20
 8004c84:	9301      	str	r3, [sp, #4]
 8004c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c88:	9300      	str	r3, [sp, #0]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	68b9      	ldr	r1, [r7, #8]
 8004c90:	68f8      	ldr	r0, [r7, #12]
 8004c92:	f000 f850 	bl	8004d36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c96:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004c98:	f000 f8d6 	bl	8004e48 <prvAddNewTaskToReadyList>
 8004c9c:	e001      	b.n	8004ca2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004ca2:	697b      	ldr	r3, [r7, #20]
	}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3728      	adds	r7, #40	@ 0x28
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b08c      	sub	sp, #48	@ 0x30
 8004cb0:	af04      	add	r7, sp, #16
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	603b      	str	r3, [r7, #0]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004cbc:	88fb      	ldrh	r3, [r7, #6]
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f001 f8cb 	bl	8005e5c <pvPortMalloc>
 8004cc6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00e      	beq.n	8004cec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004cce:	2054      	movs	r0, #84	@ 0x54
 8004cd0:	f001 f8c4 	bl	8005e5c <pvPortMalloc>
 8004cd4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ce2:	e005      	b.n	8004cf0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004ce4:	6978      	ldr	r0, [r7, #20]
 8004ce6:	f001 f987 	bl	8005ff8 <vPortFree>
 8004cea:	e001      	b.n	8004cf0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004cec:	2300      	movs	r3, #0
 8004cee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d017      	beq.n	8004d26 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004cfe:	88fa      	ldrh	r2, [r7, #6]
 8004d00:	2300      	movs	r3, #0
 8004d02:	9303      	str	r3, [sp, #12]
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	9302      	str	r3, [sp, #8]
 8004d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d0a:	9301      	str	r3, [sp, #4]
 8004d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d0e:	9300      	str	r3, [sp, #0]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	68b9      	ldr	r1, [r7, #8]
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 f80e 	bl	8004d36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d1a:	69f8      	ldr	r0, [r7, #28]
 8004d1c:	f000 f894 	bl	8004e48 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d20:	2301      	movs	r3, #1
 8004d22:	61bb      	str	r3, [r7, #24]
 8004d24:	e002      	b.n	8004d2c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d2a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d2c:	69bb      	ldr	r3, [r7, #24]
	}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3720      	adds	r7, #32
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b088      	sub	sp, #32
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	60f8      	str	r0, [r7, #12]
 8004d3e:	60b9      	str	r1, [r7, #8]
 8004d40:	607a      	str	r2, [r7, #4]
 8004d42:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	4413      	add	r3, r2
 8004d54:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	f023 0307 	bic.w	r3, r3, #7
 8004d5c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	f003 0307 	and.w	r3, r3, #7
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00b      	beq.n	8004d80 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6c:	f383 8811 	msr	BASEPRI, r3
 8004d70:	f3bf 8f6f 	isb	sy
 8004d74:	f3bf 8f4f 	dsb	sy
 8004d78:	617b      	str	r3, [r7, #20]
}
 8004d7a:	bf00      	nop
 8004d7c:	bf00      	nop
 8004d7e:	e7fd      	b.n	8004d7c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d01f      	beq.n	8004dc6 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d86:	2300      	movs	r3, #0
 8004d88:	61fb      	str	r3, [r7, #28]
 8004d8a:	e012      	b.n	8004db2 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	4413      	add	r3, r2
 8004d92:	7819      	ldrb	r1, [r3, #0]
 8004d94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	4413      	add	r3, r2
 8004d9a:	3334      	adds	r3, #52	@ 0x34
 8004d9c:	460a      	mov	r2, r1
 8004d9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	4413      	add	r3, r2
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d006      	beq.n	8004dba <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	3301      	adds	r3, #1
 8004db0:	61fb      	str	r3, [r7, #28]
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	2b0f      	cmp	r3, #15
 8004db6:	d9e9      	bls.n	8004d8c <prvInitialiseNewTask+0x56>
 8004db8:	e000      	b.n	8004dbc <prvInitialiseNewTask+0x86>
			{
				break;
 8004dba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004dc4:	e003      	b.n	8004dce <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd0:	2b06      	cmp	r3, #6
 8004dd2:	d901      	bls.n	8004dd8 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004dd4:	2306      	movs	r3, #6
 8004dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004de2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de6:	2200      	movs	r2, #0
 8004de8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dec:	3304      	adds	r3, #4
 8004dee:	4618      	mov	r0, r3
 8004df0:	f7ff fb2b 	bl	800444a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df6:	3318      	adds	r3, #24
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7ff fb26 	bl	800444a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e06:	f1c3 0207 	rsb	r2, r3, #7
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e12:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e16:	2200      	movs	r2, #0
 8004e18:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	68f9      	ldr	r1, [r7, #12]
 8004e26:	69b8      	ldr	r0, [r7, #24]
 8004e28:	f000 fdc4 	bl	80059b4 <pxPortInitialiseStack>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e30:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d002      	beq.n	8004e3e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e3e:	bf00      	nop
 8004e40:	3720      	adds	r7, #32
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
	...

08004e48 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004e50:	f000 fee2 	bl	8005c18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004e54:	4b2a      	ldr	r3, [pc, #168]	@ (8004f00 <prvAddNewTaskToReadyList+0xb8>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	4a29      	ldr	r2, [pc, #164]	@ (8004f00 <prvAddNewTaskToReadyList+0xb8>)
 8004e5c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004e5e:	4b29      	ldr	r3, [pc, #164]	@ (8004f04 <prvAddNewTaskToReadyList+0xbc>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d109      	bne.n	8004e7a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004e66:	4a27      	ldr	r2, [pc, #156]	@ (8004f04 <prvAddNewTaskToReadyList+0xbc>)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004e6c:	4b24      	ldr	r3, [pc, #144]	@ (8004f00 <prvAddNewTaskToReadyList+0xb8>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d110      	bne.n	8004e96 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004e74:	f000 fbd4 	bl	8005620 <prvInitialiseTaskLists>
 8004e78:	e00d      	b.n	8004e96 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004e7a:	4b23      	ldr	r3, [pc, #140]	@ (8004f08 <prvAddNewTaskToReadyList+0xc0>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d109      	bne.n	8004e96 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004e82:	4b20      	ldr	r3, [pc, #128]	@ (8004f04 <prvAddNewTaskToReadyList+0xbc>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d802      	bhi.n	8004e96 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004e90:	4a1c      	ldr	r2, [pc, #112]	@ (8004f04 <prvAddNewTaskToReadyList+0xbc>)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004e96:	4b1d      	ldr	r3, [pc, #116]	@ (8004f0c <prvAddNewTaskToReadyList+0xc4>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8004f0c <prvAddNewTaskToReadyList+0xc4>)
 8004e9e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	409a      	lsls	r2, r3
 8004ea8:	4b19      	ldr	r3, [pc, #100]	@ (8004f10 <prvAddNewTaskToReadyList+0xc8>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	4a18      	ldr	r2, [pc, #96]	@ (8004f10 <prvAddNewTaskToReadyList+0xc8>)
 8004eb0:	6013      	str	r3, [r2, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	4413      	add	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	4a15      	ldr	r2, [pc, #84]	@ (8004f14 <prvAddNewTaskToReadyList+0xcc>)
 8004ec0:	441a      	add	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	3304      	adds	r3, #4
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	4610      	mov	r0, r2
 8004eca:	f7ff facb 	bl	8004464 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004ece:	f000 fed5 	bl	8005c7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f08 <prvAddNewTaskToReadyList+0xc0>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00e      	beq.n	8004ef8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004eda:	4b0a      	ldr	r3, [pc, #40]	@ (8004f04 <prvAddNewTaskToReadyList+0xbc>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d207      	bcs.n	8004ef8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8004f18 <prvAddNewTaskToReadyList+0xd0>)
 8004eea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	f3bf 8f4f 	dsb	sy
 8004ef4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ef8:	bf00      	nop
 8004efa:	3708      	adds	r7, #8
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	200008b4 	.word	0x200008b4
 8004f04:	200007b4 	.word	0x200007b4
 8004f08:	200008c0 	.word	0x200008c0
 8004f0c:	200008d0 	.word	0x200008d0
 8004f10:	200008bc 	.word	0x200008bc
 8004f14:	200007b8 	.word	0x200007b8
 8004f18:	e000ed04 	.word	0xe000ed04

08004f1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004f24:	2300      	movs	r3, #0
 8004f26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d018      	beq.n	8004f60 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004f2e:	4b14      	ldr	r3, [pc, #80]	@ (8004f80 <vTaskDelay+0x64>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00b      	beq.n	8004f4e <vTaskDelay+0x32>
	__asm volatile
 8004f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f3a:	f383 8811 	msr	BASEPRI, r3
 8004f3e:	f3bf 8f6f 	isb	sy
 8004f42:	f3bf 8f4f 	dsb	sy
 8004f46:	60bb      	str	r3, [r7, #8]
}
 8004f48:	bf00      	nop
 8004f4a:	bf00      	nop
 8004f4c:	e7fd      	b.n	8004f4a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004f4e:	f000 f87d 	bl	800504c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004f52:	2100      	movs	r1, #0
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 fcc7 	bl	80058e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004f5a:	f000 f885 	bl	8005068 <xTaskResumeAll>
 8004f5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d107      	bne.n	8004f76 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004f66:	4b07      	ldr	r3, [pc, #28]	@ (8004f84 <vTaskDelay+0x68>)
 8004f68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f6c:	601a      	str	r2, [r3, #0]
 8004f6e:	f3bf 8f4f 	dsb	sy
 8004f72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004f76:	bf00      	nop
 8004f78:	3710      	adds	r7, #16
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	200008dc 	.word	0x200008dc
 8004f84:	e000ed04 	.word	0xe000ed04

08004f88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b08a      	sub	sp, #40	@ 0x28
 8004f8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004f92:	2300      	movs	r3, #0
 8004f94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004f96:	463a      	mov	r2, r7
 8004f98:	1d39      	adds	r1, r7, #4
 8004f9a:	f107 0308 	add.w	r3, r7, #8
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7fb ffa0 	bl	8000ee4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004fa4:	6839      	ldr	r1, [r7, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	9202      	str	r2, [sp, #8]
 8004fac:	9301      	str	r3, [sp, #4]
 8004fae:	2300      	movs	r3, #0
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	460a      	mov	r2, r1
 8004fb6:	491f      	ldr	r1, [pc, #124]	@ (8005034 <vTaskStartScheduler+0xac>)
 8004fb8:	481f      	ldr	r0, [pc, #124]	@ (8005038 <vTaskStartScheduler+0xb0>)
 8004fba:	f7ff fe17 	bl	8004bec <xTaskCreateStatic>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800503c <vTaskStartScheduler+0xb4>)
 8004fc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800503c <vTaskStartScheduler+0xb4>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d002      	beq.n	8004fd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	617b      	str	r3, [r7, #20]
 8004fd0:	e001      	b.n	8004fd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d116      	bne.n	800500a <vTaskStartScheduler+0x82>
	__asm volatile
 8004fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe0:	f383 8811 	msr	BASEPRI, r3
 8004fe4:	f3bf 8f6f 	isb	sy
 8004fe8:	f3bf 8f4f 	dsb	sy
 8004fec:	613b      	str	r3, [r7, #16]
}
 8004fee:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004ff0:	4b13      	ldr	r3, [pc, #76]	@ (8005040 <vTaskStartScheduler+0xb8>)
 8004ff2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ff6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004ff8:	4b12      	ldr	r3, [pc, #72]	@ (8005044 <vTaskStartScheduler+0xbc>)
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ffe:	4b12      	ldr	r3, [pc, #72]	@ (8005048 <vTaskStartScheduler+0xc0>)
 8005000:	2200      	movs	r2, #0
 8005002:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005004:	f000 fd64 	bl	8005ad0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005008:	e00f      	b.n	800502a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005010:	d10b      	bne.n	800502a <vTaskStartScheduler+0xa2>
	__asm volatile
 8005012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005016:	f383 8811 	msr	BASEPRI, r3
 800501a:	f3bf 8f6f 	isb	sy
 800501e:	f3bf 8f4f 	dsb	sy
 8005022:	60fb      	str	r3, [r7, #12]
}
 8005024:	bf00      	nop
 8005026:	bf00      	nop
 8005028:	e7fd      	b.n	8005026 <vTaskStartScheduler+0x9e>
}
 800502a:	bf00      	nop
 800502c:	3718      	adds	r7, #24
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	08009074 	.word	0x08009074
 8005038:	080055f1 	.word	0x080055f1
 800503c:	200008d8 	.word	0x200008d8
 8005040:	200008d4 	.word	0x200008d4
 8005044:	200008c0 	.word	0x200008c0
 8005048:	200008b8 	.word	0x200008b8

0800504c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800504c:	b480      	push	{r7}
 800504e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005050:	4b04      	ldr	r3, [pc, #16]	@ (8005064 <vTaskSuspendAll+0x18>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	3301      	adds	r3, #1
 8005056:	4a03      	ldr	r2, [pc, #12]	@ (8005064 <vTaskSuspendAll+0x18>)
 8005058:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800505a:	bf00      	nop
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr
 8005064:	200008dc 	.word	0x200008dc

08005068 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800506e:	2300      	movs	r3, #0
 8005070:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005072:	2300      	movs	r3, #0
 8005074:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005076:	4b42      	ldr	r3, [pc, #264]	@ (8005180 <xTaskResumeAll+0x118>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10b      	bne.n	8005096 <xTaskResumeAll+0x2e>
	__asm volatile
 800507e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	603b      	str	r3, [r7, #0]
}
 8005090:	bf00      	nop
 8005092:	bf00      	nop
 8005094:	e7fd      	b.n	8005092 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005096:	f000 fdbf 	bl	8005c18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800509a:	4b39      	ldr	r3, [pc, #228]	@ (8005180 <xTaskResumeAll+0x118>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	3b01      	subs	r3, #1
 80050a0:	4a37      	ldr	r2, [pc, #220]	@ (8005180 <xTaskResumeAll+0x118>)
 80050a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050a4:	4b36      	ldr	r3, [pc, #216]	@ (8005180 <xTaskResumeAll+0x118>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d161      	bne.n	8005170 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80050ac:	4b35      	ldr	r3, [pc, #212]	@ (8005184 <xTaskResumeAll+0x11c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d05d      	beq.n	8005170 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050b4:	e02e      	b.n	8005114 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050b6:	4b34      	ldr	r3, [pc, #208]	@ (8005188 <xTaskResumeAll+0x120>)
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	3318      	adds	r3, #24
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7ff fa2b 	bl	800451e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	3304      	adds	r3, #4
 80050cc:	4618      	mov	r0, r3
 80050ce:	f7ff fa26 	bl	800451e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d6:	2201      	movs	r2, #1
 80050d8:	409a      	lsls	r2, r3
 80050da:	4b2c      	ldr	r3, [pc, #176]	@ (800518c <xTaskResumeAll+0x124>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4313      	orrs	r3, r2
 80050e0:	4a2a      	ldr	r2, [pc, #168]	@ (800518c <xTaskResumeAll+0x124>)
 80050e2:	6013      	str	r3, [r2, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050e8:	4613      	mov	r3, r2
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	4413      	add	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4a27      	ldr	r2, [pc, #156]	@ (8005190 <xTaskResumeAll+0x128>)
 80050f2:	441a      	add	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	3304      	adds	r3, #4
 80050f8:	4619      	mov	r1, r3
 80050fa:	4610      	mov	r0, r2
 80050fc:	f7ff f9b2 	bl	8004464 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005104:	4b23      	ldr	r3, [pc, #140]	@ (8005194 <xTaskResumeAll+0x12c>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510a:	429a      	cmp	r2, r3
 800510c:	d302      	bcc.n	8005114 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800510e:	4b22      	ldr	r3, [pc, #136]	@ (8005198 <xTaskResumeAll+0x130>)
 8005110:	2201      	movs	r2, #1
 8005112:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005114:	4b1c      	ldr	r3, [pc, #112]	@ (8005188 <xTaskResumeAll+0x120>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1cc      	bne.n	80050b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005122:	f000 fb1b 	bl	800575c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005126:	4b1d      	ldr	r3, [pc, #116]	@ (800519c <xTaskResumeAll+0x134>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d010      	beq.n	8005154 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005132:	f000 f837 	bl	80051a4 <xTaskIncrementTick>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800513c:	4b16      	ldr	r3, [pc, #88]	@ (8005198 <xTaskResumeAll+0x130>)
 800513e:	2201      	movs	r2, #1
 8005140:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3b01      	subs	r3, #1
 8005146:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1f1      	bne.n	8005132 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800514e:	4b13      	ldr	r3, [pc, #76]	@ (800519c <xTaskResumeAll+0x134>)
 8005150:	2200      	movs	r2, #0
 8005152:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005154:	4b10      	ldr	r3, [pc, #64]	@ (8005198 <xTaskResumeAll+0x130>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d009      	beq.n	8005170 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800515c:	2301      	movs	r3, #1
 800515e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005160:	4b0f      	ldr	r3, [pc, #60]	@ (80051a0 <xTaskResumeAll+0x138>)
 8005162:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005166:	601a      	str	r2, [r3, #0]
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005170:	f000 fd84 	bl	8005c7c <vPortExitCritical>

	return xAlreadyYielded;
 8005174:	68bb      	ldr	r3, [r7, #8]
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	200008dc 	.word	0x200008dc
 8005184:	200008b4 	.word	0x200008b4
 8005188:	20000874 	.word	0x20000874
 800518c:	200008bc 	.word	0x200008bc
 8005190:	200007b8 	.word	0x200007b8
 8005194:	200007b4 	.word	0x200007b4
 8005198:	200008c8 	.word	0x200008c8
 800519c:	200008c4 	.word	0x200008c4
 80051a0:	e000ed04 	.word	0xe000ed04

080051a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051ae:	4b4f      	ldr	r3, [pc, #316]	@ (80052ec <xTaskIncrementTick+0x148>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f040 808f 	bne.w	80052d6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051b8:	4b4d      	ldr	r3, [pc, #308]	@ (80052f0 <xTaskIncrementTick+0x14c>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	3301      	adds	r3, #1
 80051be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80051c0:	4a4b      	ldr	r2, [pc, #300]	@ (80052f0 <xTaskIncrementTick+0x14c>)
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d121      	bne.n	8005210 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80051cc:	4b49      	ldr	r3, [pc, #292]	@ (80052f4 <xTaskIncrementTick+0x150>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00b      	beq.n	80051ee <xTaskIncrementTick+0x4a>
	__asm volatile
 80051d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051da:	f383 8811 	msr	BASEPRI, r3
 80051de:	f3bf 8f6f 	isb	sy
 80051e2:	f3bf 8f4f 	dsb	sy
 80051e6:	603b      	str	r3, [r7, #0]
}
 80051e8:	bf00      	nop
 80051ea:	bf00      	nop
 80051ec:	e7fd      	b.n	80051ea <xTaskIncrementTick+0x46>
 80051ee:	4b41      	ldr	r3, [pc, #260]	@ (80052f4 <xTaskIncrementTick+0x150>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	60fb      	str	r3, [r7, #12]
 80051f4:	4b40      	ldr	r3, [pc, #256]	@ (80052f8 <xTaskIncrementTick+0x154>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a3e      	ldr	r2, [pc, #248]	@ (80052f4 <xTaskIncrementTick+0x150>)
 80051fa:	6013      	str	r3, [r2, #0]
 80051fc:	4a3e      	ldr	r2, [pc, #248]	@ (80052f8 <xTaskIncrementTick+0x154>)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6013      	str	r3, [r2, #0]
 8005202:	4b3e      	ldr	r3, [pc, #248]	@ (80052fc <xTaskIncrementTick+0x158>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	3301      	adds	r3, #1
 8005208:	4a3c      	ldr	r2, [pc, #240]	@ (80052fc <xTaskIncrementTick+0x158>)
 800520a:	6013      	str	r3, [r2, #0]
 800520c:	f000 faa6 	bl	800575c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005210:	4b3b      	ldr	r3, [pc, #236]	@ (8005300 <xTaskIncrementTick+0x15c>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	429a      	cmp	r2, r3
 8005218:	d348      	bcc.n	80052ac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800521a:	4b36      	ldr	r3, [pc, #216]	@ (80052f4 <xTaskIncrementTick+0x150>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d104      	bne.n	800522e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005224:	4b36      	ldr	r3, [pc, #216]	@ (8005300 <xTaskIncrementTick+0x15c>)
 8005226:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800522a:	601a      	str	r2, [r3, #0]
					break;
 800522c:	e03e      	b.n	80052ac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800522e:	4b31      	ldr	r3, [pc, #196]	@ (80052f4 <xTaskIncrementTick+0x150>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800523e:	693a      	ldr	r2, [r7, #16]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	429a      	cmp	r2, r3
 8005244:	d203      	bcs.n	800524e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005246:	4a2e      	ldr	r2, [pc, #184]	@ (8005300 <xTaskIncrementTick+0x15c>)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800524c:	e02e      	b.n	80052ac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	3304      	adds	r3, #4
 8005252:	4618      	mov	r0, r3
 8005254:	f7ff f963 	bl	800451e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800525c:	2b00      	cmp	r3, #0
 800525e:	d004      	beq.n	800526a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	3318      	adds	r3, #24
 8005264:	4618      	mov	r0, r3
 8005266:	f7ff f95a 	bl	800451e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526e:	2201      	movs	r2, #1
 8005270:	409a      	lsls	r2, r3
 8005272:	4b24      	ldr	r3, [pc, #144]	@ (8005304 <xTaskIncrementTick+0x160>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4313      	orrs	r3, r2
 8005278:	4a22      	ldr	r2, [pc, #136]	@ (8005304 <xTaskIncrementTick+0x160>)
 800527a:	6013      	str	r3, [r2, #0]
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005280:	4613      	mov	r3, r2
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	4413      	add	r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4a1f      	ldr	r2, [pc, #124]	@ (8005308 <xTaskIncrementTick+0x164>)
 800528a:	441a      	add	r2, r3
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	3304      	adds	r3, #4
 8005290:	4619      	mov	r1, r3
 8005292:	4610      	mov	r0, r2
 8005294:	f7ff f8e6 	bl	8004464 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800529c:	4b1b      	ldr	r3, [pc, #108]	@ (800530c <xTaskIncrementTick+0x168>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d3b9      	bcc.n	800521a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80052a6:	2301      	movs	r3, #1
 80052a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052aa:	e7b6      	b.n	800521a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80052ac:	4b17      	ldr	r3, [pc, #92]	@ (800530c <xTaskIncrementTick+0x168>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052b2:	4915      	ldr	r1, [pc, #84]	@ (8005308 <xTaskIncrementTick+0x164>)
 80052b4:	4613      	mov	r3, r2
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	4413      	add	r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	440b      	add	r3, r1
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d901      	bls.n	80052c8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80052c4:	2301      	movs	r3, #1
 80052c6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80052c8:	4b11      	ldr	r3, [pc, #68]	@ (8005310 <xTaskIncrementTick+0x16c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d007      	beq.n	80052e0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80052d0:	2301      	movs	r3, #1
 80052d2:	617b      	str	r3, [r7, #20]
 80052d4:	e004      	b.n	80052e0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80052d6:	4b0f      	ldr	r3, [pc, #60]	@ (8005314 <xTaskIncrementTick+0x170>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	3301      	adds	r3, #1
 80052dc:	4a0d      	ldr	r2, [pc, #52]	@ (8005314 <xTaskIncrementTick+0x170>)
 80052de:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80052e0:	697b      	ldr	r3, [r7, #20]
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3718      	adds	r7, #24
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	200008dc 	.word	0x200008dc
 80052f0:	200008b8 	.word	0x200008b8
 80052f4:	2000086c 	.word	0x2000086c
 80052f8:	20000870 	.word	0x20000870
 80052fc:	200008cc 	.word	0x200008cc
 8005300:	200008d4 	.word	0x200008d4
 8005304:	200008bc 	.word	0x200008bc
 8005308:	200007b8 	.word	0x200007b8
 800530c:	200007b4 	.word	0x200007b4
 8005310:	200008c8 	.word	0x200008c8
 8005314:	200008c4 	.word	0x200008c4

08005318 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005318:	b480      	push	{r7}
 800531a:	b087      	sub	sp, #28
 800531c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800531e:	4b27      	ldr	r3, [pc, #156]	@ (80053bc <vTaskSwitchContext+0xa4>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d003      	beq.n	800532e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005326:	4b26      	ldr	r3, [pc, #152]	@ (80053c0 <vTaskSwitchContext+0xa8>)
 8005328:	2201      	movs	r2, #1
 800532a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800532c:	e040      	b.n	80053b0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800532e:	4b24      	ldr	r3, [pc, #144]	@ (80053c0 <vTaskSwitchContext+0xa8>)
 8005330:	2200      	movs	r2, #0
 8005332:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005334:	4b23      	ldr	r3, [pc, #140]	@ (80053c4 <vTaskSwitchContext+0xac>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	fab3 f383 	clz	r3, r3
 8005340:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005342:	7afb      	ldrb	r3, [r7, #11]
 8005344:	f1c3 031f 	rsb	r3, r3, #31
 8005348:	617b      	str	r3, [r7, #20]
 800534a:	491f      	ldr	r1, [pc, #124]	@ (80053c8 <vTaskSwitchContext+0xb0>)
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	4613      	mov	r3, r2
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	4413      	add	r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	440b      	add	r3, r1
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10b      	bne.n	8005376 <vTaskSwitchContext+0x5e>
	__asm volatile
 800535e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005362:	f383 8811 	msr	BASEPRI, r3
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	f3bf 8f4f 	dsb	sy
 800536e:	607b      	str	r3, [r7, #4]
}
 8005370:	bf00      	nop
 8005372:	bf00      	nop
 8005374:	e7fd      	b.n	8005372 <vTaskSwitchContext+0x5a>
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	4613      	mov	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	4a11      	ldr	r2, [pc, #68]	@ (80053c8 <vTaskSwitchContext+0xb0>)
 8005382:	4413      	add	r3, r2
 8005384:	613b      	str	r3, [r7, #16]
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	605a      	str	r2, [r3, #4]
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	3308      	adds	r3, #8
 8005398:	429a      	cmp	r2, r3
 800539a:	d104      	bne.n	80053a6 <vTaskSwitchContext+0x8e>
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	605a      	str	r2, [r3, #4]
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4a07      	ldr	r2, [pc, #28]	@ (80053cc <vTaskSwitchContext+0xb4>)
 80053ae:	6013      	str	r3, [r2, #0]
}
 80053b0:	bf00      	nop
 80053b2:	371c      	adds	r7, #28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	200008dc 	.word	0x200008dc
 80053c0:	200008c8 	.word	0x200008c8
 80053c4:	200008bc 	.word	0x200008bc
 80053c8:	200007b8 	.word	0x200007b8
 80053cc:	200007b4 	.word	0x200007b4

080053d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d10b      	bne.n	80053f8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80053e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e4:	f383 8811 	msr	BASEPRI, r3
 80053e8:	f3bf 8f6f 	isb	sy
 80053ec:	f3bf 8f4f 	dsb	sy
 80053f0:	60fb      	str	r3, [r7, #12]
}
 80053f2:	bf00      	nop
 80053f4:	bf00      	nop
 80053f6:	e7fd      	b.n	80053f4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80053f8:	4b07      	ldr	r3, [pc, #28]	@ (8005418 <vTaskPlaceOnEventList+0x48>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	3318      	adds	r3, #24
 80053fe:	4619      	mov	r1, r3
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f7ff f853 	bl	80044ac <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005406:	2101      	movs	r1, #1
 8005408:	6838      	ldr	r0, [r7, #0]
 800540a:	f000 fa6d 	bl	80058e8 <prvAddCurrentTaskToDelayedList>
}
 800540e:	bf00      	nop
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	200007b4 	.word	0x200007b4

0800541c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10b      	bne.n	800544a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005436:	f383 8811 	msr	BASEPRI, r3
 800543a:	f3bf 8f6f 	isb	sy
 800543e:	f3bf 8f4f 	dsb	sy
 8005442:	60fb      	str	r3, [r7, #12]
}
 8005444:	bf00      	nop
 8005446:	bf00      	nop
 8005448:	e7fd      	b.n	8005446 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	3318      	adds	r3, #24
 800544e:	4618      	mov	r0, r3
 8005450:	f7ff f865 	bl	800451e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005454:	4b1d      	ldr	r3, [pc, #116]	@ (80054cc <xTaskRemoveFromEventList+0xb0>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d11c      	bne.n	8005496 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	3304      	adds	r3, #4
 8005460:	4618      	mov	r0, r3
 8005462:	f7ff f85c 	bl	800451e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546a:	2201      	movs	r2, #1
 800546c:	409a      	lsls	r2, r3
 800546e:	4b18      	ldr	r3, [pc, #96]	@ (80054d0 <xTaskRemoveFromEventList+0xb4>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4313      	orrs	r3, r2
 8005474:	4a16      	ldr	r2, [pc, #88]	@ (80054d0 <xTaskRemoveFromEventList+0xb4>)
 8005476:	6013      	str	r3, [r2, #0]
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800547c:	4613      	mov	r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	4413      	add	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4a13      	ldr	r2, [pc, #76]	@ (80054d4 <xTaskRemoveFromEventList+0xb8>)
 8005486:	441a      	add	r2, r3
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	3304      	adds	r3, #4
 800548c:	4619      	mov	r1, r3
 800548e:	4610      	mov	r0, r2
 8005490:	f7fe ffe8 	bl	8004464 <vListInsertEnd>
 8005494:	e005      	b.n	80054a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	3318      	adds	r3, #24
 800549a:	4619      	mov	r1, r3
 800549c:	480e      	ldr	r0, [pc, #56]	@ (80054d8 <xTaskRemoveFromEventList+0xbc>)
 800549e:	f7fe ffe1 	bl	8004464 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054a6:	4b0d      	ldr	r3, [pc, #52]	@ (80054dc <xTaskRemoveFromEventList+0xc0>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d905      	bls.n	80054bc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80054b0:	2301      	movs	r3, #1
 80054b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80054b4:	4b0a      	ldr	r3, [pc, #40]	@ (80054e0 <xTaskRemoveFromEventList+0xc4>)
 80054b6:	2201      	movs	r2, #1
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	e001      	b.n	80054c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80054bc:	2300      	movs	r3, #0
 80054be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80054c0:	697b      	ldr	r3, [r7, #20]
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3718      	adds	r7, #24
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	200008dc 	.word	0x200008dc
 80054d0:	200008bc 	.word	0x200008bc
 80054d4:	200007b8 	.word	0x200007b8
 80054d8:	20000874 	.word	0x20000874
 80054dc:	200007b4 	.word	0x200007b4
 80054e0:	200008c8 	.word	0x200008c8

080054e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80054ec:	4b06      	ldr	r3, [pc, #24]	@ (8005508 <vTaskInternalSetTimeOutState+0x24>)
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80054f4:	4b05      	ldr	r3, [pc, #20]	@ (800550c <vTaskInternalSetTimeOutState+0x28>)
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	605a      	str	r2, [r3, #4]
}
 80054fc:	bf00      	nop
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr
 8005508:	200008cc 	.word	0x200008cc
 800550c:	200008b8 	.word	0x200008b8

08005510 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b088      	sub	sp, #32
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10b      	bne.n	8005538 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	613b      	str	r3, [r7, #16]
}
 8005532:	bf00      	nop
 8005534:	bf00      	nop
 8005536:	e7fd      	b.n	8005534 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10b      	bne.n	8005556 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800553e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005542:	f383 8811 	msr	BASEPRI, r3
 8005546:	f3bf 8f6f 	isb	sy
 800554a:	f3bf 8f4f 	dsb	sy
 800554e:	60fb      	str	r3, [r7, #12]
}
 8005550:	bf00      	nop
 8005552:	bf00      	nop
 8005554:	e7fd      	b.n	8005552 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005556:	f000 fb5f 	bl	8005c18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800555a:	4b1d      	ldr	r3, [pc, #116]	@ (80055d0 <xTaskCheckForTimeOut+0xc0>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	69ba      	ldr	r2, [r7, #24]
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005572:	d102      	bne.n	800557a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005574:	2300      	movs	r3, #0
 8005576:	61fb      	str	r3, [r7, #28]
 8005578:	e023      	b.n	80055c2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	4b15      	ldr	r3, [pc, #84]	@ (80055d4 <xTaskCheckForTimeOut+0xc4>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	429a      	cmp	r2, r3
 8005584:	d007      	beq.n	8005596 <xTaskCheckForTimeOut+0x86>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	69ba      	ldr	r2, [r7, #24]
 800558c:	429a      	cmp	r2, r3
 800558e:	d302      	bcc.n	8005596 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005590:	2301      	movs	r3, #1
 8005592:	61fb      	str	r3, [r7, #28]
 8005594:	e015      	b.n	80055c2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	697a      	ldr	r2, [r7, #20]
 800559c:	429a      	cmp	r2, r3
 800559e:	d20b      	bcs.n	80055b8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	1ad2      	subs	r2, r2, r3
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f7ff ff99 	bl	80054e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80055b2:	2300      	movs	r3, #0
 80055b4:	61fb      	str	r3, [r7, #28]
 80055b6:	e004      	b.n	80055c2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	2200      	movs	r2, #0
 80055bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80055be:	2301      	movs	r3, #1
 80055c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80055c2:	f000 fb5b 	bl	8005c7c <vPortExitCritical>

	return xReturn;
 80055c6:	69fb      	ldr	r3, [r7, #28]
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3720      	adds	r7, #32
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	200008b8 	.word	0x200008b8
 80055d4:	200008cc 	.word	0x200008cc

080055d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80055d8:	b480      	push	{r7}
 80055da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80055dc:	4b03      	ldr	r3, [pc, #12]	@ (80055ec <vTaskMissedYield+0x14>)
 80055de:	2201      	movs	r2, #1
 80055e0:	601a      	str	r2, [r3, #0]
}
 80055e2:	bf00      	nop
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr
 80055ec:	200008c8 	.word	0x200008c8

080055f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80055f8:	f000 f852 	bl	80056a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80055fc:	4b06      	ldr	r3, [pc, #24]	@ (8005618 <prvIdleTask+0x28>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d9f9      	bls.n	80055f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005604:	4b05      	ldr	r3, [pc, #20]	@ (800561c <prvIdleTask+0x2c>)
 8005606:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800560a:	601a      	str	r2, [r3, #0]
 800560c:	f3bf 8f4f 	dsb	sy
 8005610:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005614:	e7f0      	b.n	80055f8 <prvIdleTask+0x8>
 8005616:	bf00      	nop
 8005618:	200007b8 	.word	0x200007b8
 800561c:	e000ed04 	.word	0xe000ed04

08005620 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005626:	2300      	movs	r3, #0
 8005628:	607b      	str	r3, [r7, #4]
 800562a:	e00c      	b.n	8005646 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	4613      	mov	r3, r2
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	4413      	add	r3, r2
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	4a12      	ldr	r2, [pc, #72]	@ (8005680 <prvInitialiseTaskLists+0x60>)
 8005638:	4413      	add	r3, r2
 800563a:	4618      	mov	r0, r3
 800563c:	f7fe fee5 	bl	800440a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	3301      	adds	r3, #1
 8005644:	607b      	str	r3, [r7, #4]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2b06      	cmp	r3, #6
 800564a:	d9ef      	bls.n	800562c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800564c:	480d      	ldr	r0, [pc, #52]	@ (8005684 <prvInitialiseTaskLists+0x64>)
 800564e:	f7fe fedc 	bl	800440a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005652:	480d      	ldr	r0, [pc, #52]	@ (8005688 <prvInitialiseTaskLists+0x68>)
 8005654:	f7fe fed9 	bl	800440a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005658:	480c      	ldr	r0, [pc, #48]	@ (800568c <prvInitialiseTaskLists+0x6c>)
 800565a:	f7fe fed6 	bl	800440a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800565e:	480c      	ldr	r0, [pc, #48]	@ (8005690 <prvInitialiseTaskLists+0x70>)
 8005660:	f7fe fed3 	bl	800440a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005664:	480b      	ldr	r0, [pc, #44]	@ (8005694 <prvInitialiseTaskLists+0x74>)
 8005666:	f7fe fed0 	bl	800440a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800566a:	4b0b      	ldr	r3, [pc, #44]	@ (8005698 <prvInitialiseTaskLists+0x78>)
 800566c:	4a05      	ldr	r2, [pc, #20]	@ (8005684 <prvInitialiseTaskLists+0x64>)
 800566e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005670:	4b0a      	ldr	r3, [pc, #40]	@ (800569c <prvInitialiseTaskLists+0x7c>)
 8005672:	4a05      	ldr	r2, [pc, #20]	@ (8005688 <prvInitialiseTaskLists+0x68>)
 8005674:	601a      	str	r2, [r3, #0]
}
 8005676:	bf00      	nop
 8005678:	3708      	adds	r7, #8
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	200007b8 	.word	0x200007b8
 8005684:	20000844 	.word	0x20000844
 8005688:	20000858 	.word	0x20000858
 800568c:	20000874 	.word	0x20000874
 8005690:	20000888 	.word	0x20000888
 8005694:	200008a0 	.word	0x200008a0
 8005698:	2000086c 	.word	0x2000086c
 800569c:	20000870 	.word	0x20000870

080056a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056a6:	e019      	b.n	80056dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80056a8:	f000 fab6 	bl	8005c18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056ac:	4b10      	ldr	r3, [pc, #64]	@ (80056f0 <prvCheckTasksWaitingTermination+0x50>)
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	3304      	adds	r3, #4
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fe ff30 	bl	800451e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80056be:	4b0d      	ldr	r3, [pc, #52]	@ (80056f4 <prvCheckTasksWaitingTermination+0x54>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	3b01      	subs	r3, #1
 80056c4:	4a0b      	ldr	r2, [pc, #44]	@ (80056f4 <prvCheckTasksWaitingTermination+0x54>)
 80056c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80056c8:	4b0b      	ldr	r3, [pc, #44]	@ (80056f8 <prvCheckTasksWaitingTermination+0x58>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	3b01      	subs	r3, #1
 80056ce:	4a0a      	ldr	r2, [pc, #40]	@ (80056f8 <prvCheckTasksWaitingTermination+0x58>)
 80056d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80056d2:	f000 fad3 	bl	8005c7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f810 	bl	80056fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056dc:	4b06      	ldr	r3, [pc, #24]	@ (80056f8 <prvCheckTasksWaitingTermination+0x58>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1e1      	bne.n	80056a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80056e4:	bf00      	nop
 80056e6:	bf00      	nop
 80056e8:	3708      	adds	r7, #8
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	20000888 	.word	0x20000888
 80056f4:	200008b4 	.word	0x200008b4
 80056f8:	2000089c 	.word	0x2000089c

080056fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800570a:	2b00      	cmp	r3, #0
 800570c:	d108      	bne.n	8005720 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005712:	4618      	mov	r0, r3
 8005714:	f000 fc70 	bl	8005ff8 <vPortFree>
				vPortFree( pxTCB );
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 fc6d 	bl	8005ff8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800571e:	e019      	b.n	8005754 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005726:	2b01      	cmp	r3, #1
 8005728:	d103      	bne.n	8005732 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 fc64 	bl	8005ff8 <vPortFree>
	}
 8005730:	e010      	b.n	8005754 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005738:	2b02      	cmp	r3, #2
 800573a:	d00b      	beq.n	8005754 <prvDeleteTCB+0x58>
	__asm volatile
 800573c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005740:	f383 8811 	msr	BASEPRI, r3
 8005744:	f3bf 8f6f 	isb	sy
 8005748:	f3bf 8f4f 	dsb	sy
 800574c:	60fb      	str	r3, [r7, #12]
}
 800574e:	bf00      	nop
 8005750:	bf00      	nop
 8005752:	e7fd      	b.n	8005750 <prvDeleteTCB+0x54>
	}
 8005754:	bf00      	nop
 8005756:	3710      	adds	r7, #16
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005762:	4b0c      	ldr	r3, [pc, #48]	@ (8005794 <prvResetNextTaskUnblockTime+0x38>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d104      	bne.n	8005776 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800576c:	4b0a      	ldr	r3, [pc, #40]	@ (8005798 <prvResetNextTaskUnblockTime+0x3c>)
 800576e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005772:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005774:	e008      	b.n	8005788 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005776:	4b07      	ldr	r3, [pc, #28]	@ (8005794 <prvResetNextTaskUnblockTime+0x38>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	4a04      	ldr	r2, [pc, #16]	@ (8005798 <prvResetNextTaskUnblockTime+0x3c>)
 8005786:	6013      	str	r3, [r2, #0]
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr
 8005794:	2000086c 	.word	0x2000086c
 8005798:	200008d4 	.word	0x200008d4

0800579c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80057a2:	4b0b      	ldr	r3, [pc, #44]	@ (80057d0 <xTaskGetSchedulerState+0x34>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d102      	bne.n	80057b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80057aa:	2301      	movs	r3, #1
 80057ac:	607b      	str	r3, [r7, #4]
 80057ae:	e008      	b.n	80057c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057b0:	4b08      	ldr	r3, [pc, #32]	@ (80057d4 <xTaskGetSchedulerState+0x38>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d102      	bne.n	80057be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80057b8:	2302      	movs	r3, #2
 80057ba:	607b      	str	r3, [r7, #4]
 80057bc:	e001      	b.n	80057c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80057be:	2300      	movs	r3, #0
 80057c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80057c2:	687b      	ldr	r3, [r7, #4]
	}
 80057c4:	4618      	mov	r0, r3
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr
 80057d0:	200008c0 	.word	0x200008c0
 80057d4:	200008dc 	.word	0x200008dc

080057d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b086      	sub	sp, #24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80057e4:	2300      	movs	r3, #0
 80057e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d070      	beq.n	80058d0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80057ee:	4b3b      	ldr	r3, [pc, #236]	@ (80058dc <xTaskPriorityDisinherit+0x104>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	693a      	ldr	r2, [r7, #16]
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d00b      	beq.n	8005810 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80057f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057fc:	f383 8811 	msr	BASEPRI, r3
 8005800:	f3bf 8f6f 	isb	sy
 8005804:	f3bf 8f4f 	dsb	sy
 8005808:	60fb      	str	r3, [r7, #12]
}
 800580a:	bf00      	nop
 800580c:	bf00      	nop
 800580e:	e7fd      	b.n	800580c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10b      	bne.n	8005830 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800581c:	f383 8811 	msr	BASEPRI, r3
 8005820:	f3bf 8f6f 	isb	sy
 8005824:	f3bf 8f4f 	dsb	sy
 8005828:	60bb      	str	r3, [r7, #8]
}
 800582a:	bf00      	nop
 800582c:	bf00      	nop
 800582e:	e7fd      	b.n	800582c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005834:	1e5a      	subs	r2, r3, #1
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005842:	429a      	cmp	r2, r3
 8005844:	d044      	beq.n	80058d0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800584a:	2b00      	cmp	r3, #0
 800584c:	d140      	bne.n	80058d0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	3304      	adds	r3, #4
 8005852:	4618      	mov	r0, r3
 8005854:	f7fe fe63 	bl	800451e <uxListRemove>
 8005858:	4603      	mov	r3, r0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d115      	bne.n	800588a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005862:	491f      	ldr	r1, [pc, #124]	@ (80058e0 <xTaskPriorityDisinherit+0x108>)
 8005864:	4613      	mov	r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4413      	add	r3, r2
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	440b      	add	r3, r1
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d10a      	bne.n	800588a <xTaskPriorityDisinherit+0xb2>
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005878:	2201      	movs	r2, #1
 800587a:	fa02 f303 	lsl.w	r3, r2, r3
 800587e:	43da      	mvns	r2, r3
 8005880:	4b18      	ldr	r3, [pc, #96]	@ (80058e4 <xTaskPriorityDisinherit+0x10c>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4013      	ands	r3, r2
 8005886:	4a17      	ldr	r2, [pc, #92]	@ (80058e4 <xTaskPriorityDisinherit+0x10c>)
 8005888:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005896:	f1c3 0207 	rsb	r2, r3, #7
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a2:	2201      	movs	r2, #1
 80058a4:	409a      	lsls	r2, r3
 80058a6:	4b0f      	ldr	r3, [pc, #60]	@ (80058e4 <xTaskPriorityDisinherit+0x10c>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	4a0d      	ldr	r2, [pc, #52]	@ (80058e4 <xTaskPriorityDisinherit+0x10c>)
 80058ae:	6013      	str	r3, [r2, #0]
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058b4:	4613      	mov	r3, r2
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	4413      	add	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	4a08      	ldr	r2, [pc, #32]	@ (80058e0 <xTaskPriorityDisinherit+0x108>)
 80058be:	441a      	add	r2, r3
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	3304      	adds	r3, #4
 80058c4:	4619      	mov	r1, r3
 80058c6:	4610      	mov	r0, r2
 80058c8:	f7fe fdcc 	bl	8004464 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80058cc:	2301      	movs	r3, #1
 80058ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80058d0:	697b      	ldr	r3, [r7, #20]
	}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3718      	adds	r7, #24
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	200007b4 	.word	0x200007b4
 80058e0:	200007b8 	.word	0x200007b8
 80058e4:	200008bc 	.word	0x200008bc

080058e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80058f2:	4b29      	ldr	r3, [pc, #164]	@ (8005998 <prvAddCurrentTaskToDelayedList+0xb0>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058f8:	4b28      	ldr	r3, [pc, #160]	@ (800599c <prvAddCurrentTaskToDelayedList+0xb4>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3304      	adds	r3, #4
 80058fe:	4618      	mov	r0, r3
 8005900:	f7fe fe0d 	bl	800451e <uxListRemove>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10b      	bne.n	8005922 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800590a:	4b24      	ldr	r3, [pc, #144]	@ (800599c <prvAddCurrentTaskToDelayedList+0xb4>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005910:	2201      	movs	r2, #1
 8005912:	fa02 f303 	lsl.w	r3, r2, r3
 8005916:	43da      	mvns	r2, r3
 8005918:	4b21      	ldr	r3, [pc, #132]	@ (80059a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4013      	ands	r3, r2
 800591e:	4a20      	ldr	r2, [pc, #128]	@ (80059a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005920:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005928:	d10a      	bne.n	8005940 <prvAddCurrentTaskToDelayedList+0x58>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d007      	beq.n	8005940 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005930:	4b1a      	ldr	r3, [pc, #104]	@ (800599c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	3304      	adds	r3, #4
 8005936:	4619      	mov	r1, r3
 8005938:	481a      	ldr	r0, [pc, #104]	@ (80059a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800593a:	f7fe fd93 	bl	8004464 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800593e:	e026      	b.n	800598e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4413      	add	r3, r2
 8005946:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005948:	4b14      	ldr	r3, [pc, #80]	@ (800599c <prvAddCurrentTaskToDelayedList+0xb4>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	68ba      	ldr	r2, [r7, #8]
 800594e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005950:	68ba      	ldr	r2, [r7, #8]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	429a      	cmp	r2, r3
 8005956:	d209      	bcs.n	800596c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005958:	4b13      	ldr	r3, [pc, #76]	@ (80059a8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	4b0f      	ldr	r3, [pc, #60]	@ (800599c <prvAddCurrentTaskToDelayedList+0xb4>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	3304      	adds	r3, #4
 8005962:	4619      	mov	r1, r3
 8005964:	4610      	mov	r0, r2
 8005966:	f7fe fda1 	bl	80044ac <vListInsert>
}
 800596a:	e010      	b.n	800598e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800596c:	4b0f      	ldr	r3, [pc, #60]	@ (80059ac <prvAddCurrentTaskToDelayedList+0xc4>)
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	4b0a      	ldr	r3, [pc, #40]	@ (800599c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	3304      	adds	r3, #4
 8005976:	4619      	mov	r1, r3
 8005978:	4610      	mov	r0, r2
 800597a:	f7fe fd97 	bl	80044ac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800597e:	4b0c      	ldr	r3, [pc, #48]	@ (80059b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	429a      	cmp	r2, r3
 8005986:	d202      	bcs.n	800598e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005988:	4a09      	ldr	r2, [pc, #36]	@ (80059b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	6013      	str	r3, [r2, #0]
}
 800598e:	bf00      	nop
 8005990:	3710      	adds	r7, #16
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	200008b8 	.word	0x200008b8
 800599c:	200007b4 	.word	0x200007b4
 80059a0:	200008bc 	.word	0x200008bc
 80059a4:	200008a0 	.word	0x200008a0
 80059a8:	20000870 	.word	0x20000870
 80059ac:	2000086c 	.word	0x2000086c
 80059b0:	200008d4 	.word	0x200008d4

080059b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	3b04      	subs	r3, #4
 80059c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80059cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	3b04      	subs	r3, #4
 80059d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	f023 0201 	bic.w	r2, r3, #1
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	3b04      	subs	r3, #4
 80059e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80059e4:	4a0c      	ldr	r2, [pc, #48]	@ (8005a18 <pxPortInitialiseStack+0x64>)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	3b14      	subs	r3, #20
 80059ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	3b04      	subs	r3, #4
 80059fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f06f 0202 	mvn.w	r2, #2
 8005a02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	3b20      	subs	r3, #32
 8005a08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3714      	adds	r7, #20
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr
 8005a18:	08005a1d 	.word	0x08005a1d

08005a1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b085      	sub	sp, #20
 8005a20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005a22:	2300      	movs	r3, #0
 8005a24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005a26:	4b13      	ldr	r3, [pc, #76]	@ (8005a74 <prvTaskExitError+0x58>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a2e:	d00b      	beq.n	8005a48 <prvTaskExitError+0x2c>
	__asm volatile
 8005a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a34:	f383 8811 	msr	BASEPRI, r3
 8005a38:	f3bf 8f6f 	isb	sy
 8005a3c:	f3bf 8f4f 	dsb	sy
 8005a40:	60fb      	str	r3, [r7, #12]
}
 8005a42:	bf00      	nop
 8005a44:	bf00      	nop
 8005a46:	e7fd      	b.n	8005a44 <prvTaskExitError+0x28>
	__asm volatile
 8005a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a4c:	f383 8811 	msr	BASEPRI, r3
 8005a50:	f3bf 8f6f 	isb	sy
 8005a54:	f3bf 8f4f 	dsb	sy
 8005a58:	60bb      	str	r3, [r7, #8]
}
 8005a5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005a5c:	bf00      	nop
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d0fc      	beq.n	8005a5e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005a64:	bf00      	nop
 8005a66:	bf00      	nop
 8005a68:	3714      	adds	r7, #20
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	2000000c 	.word	0x2000000c
	...

08005a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005a80:	4b07      	ldr	r3, [pc, #28]	@ (8005aa0 <pxCurrentTCBConst2>)
 8005a82:	6819      	ldr	r1, [r3, #0]
 8005a84:	6808      	ldr	r0, [r1, #0]
 8005a86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8a:	f380 8809 	msr	PSP, r0
 8005a8e:	f3bf 8f6f 	isb	sy
 8005a92:	f04f 0000 	mov.w	r0, #0
 8005a96:	f380 8811 	msr	BASEPRI, r0
 8005a9a:	4770      	bx	lr
 8005a9c:	f3af 8000 	nop.w

08005aa0 <pxCurrentTCBConst2>:
 8005aa0:	200007b4 	.word	0x200007b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005aa4:	bf00      	nop
 8005aa6:	bf00      	nop

08005aa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005aa8:	4808      	ldr	r0, [pc, #32]	@ (8005acc <prvPortStartFirstTask+0x24>)
 8005aaa:	6800      	ldr	r0, [r0, #0]
 8005aac:	6800      	ldr	r0, [r0, #0]
 8005aae:	f380 8808 	msr	MSP, r0
 8005ab2:	f04f 0000 	mov.w	r0, #0
 8005ab6:	f380 8814 	msr	CONTROL, r0
 8005aba:	b662      	cpsie	i
 8005abc:	b661      	cpsie	f
 8005abe:	f3bf 8f4f 	dsb	sy
 8005ac2:	f3bf 8f6f 	isb	sy
 8005ac6:	df00      	svc	0
 8005ac8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005aca:	bf00      	nop
 8005acc:	e000ed08 	.word	0xe000ed08

08005ad0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005ad6:	4b47      	ldr	r3, [pc, #284]	@ (8005bf4 <xPortStartScheduler+0x124>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a47      	ldr	r2, [pc, #284]	@ (8005bf8 <xPortStartScheduler+0x128>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d10b      	bne.n	8005af8 <xPortStartScheduler+0x28>
	__asm volatile
 8005ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae4:	f383 8811 	msr	BASEPRI, r3
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	f3bf 8f4f 	dsb	sy
 8005af0:	60fb      	str	r3, [r7, #12]
}
 8005af2:	bf00      	nop
 8005af4:	bf00      	nop
 8005af6:	e7fd      	b.n	8005af4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005af8:	4b3e      	ldr	r3, [pc, #248]	@ (8005bf4 <xPortStartScheduler+0x124>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a3f      	ldr	r2, [pc, #252]	@ (8005bfc <xPortStartScheduler+0x12c>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d10b      	bne.n	8005b1a <xPortStartScheduler+0x4a>
	__asm volatile
 8005b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b06:	f383 8811 	msr	BASEPRI, r3
 8005b0a:	f3bf 8f6f 	isb	sy
 8005b0e:	f3bf 8f4f 	dsb	sy
 8005b12:	613b      	str	r3, [r7, #16]
}
 8005b14:	bf00      	nop
 8005b16:	bf00      	nop
 8005b18:	e7fd      	b.n	8005b16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005b1a:	4b39      	ldr	r3, [pc, #228]	@ (8005c00 <xPortStartScheduler+0x130>)
 8005b1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	22ff      	movs	r2, #255	@ 0xff
 8005b2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005b34:	78fb      	ldrb	r3, [r7, #3]
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005b3c:	b2da      	uxtb	r2, r3
 8005b3e:	4b31      	ldr	r3, [pc, #196]	@ (8005c04 <xPortStartScheduler+0x134>)
 8005b40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005b42:	4b31      	ldr	r3, [pc, #196]	@ (8005c08 <xPortStartScheduler+0x138>)
 8005b44:	2207      	movs	r2, #7
 8005b46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b48:	e009      	b.n	8005b5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8005c08 <xPortStartScheduler+0x138>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	4a2d      	ldr	r2, [pc, #180]	@ (8005c08 <xPortStartScheduler+0x138>)
 8005b52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005b54:	78fb      	ldrb	r3, [r7, #3]
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	005b      	lsls	r3, r3, #1
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b5e:	78fb      	ldrb	r3, [r7, #3]
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b66:	2b80      	cmp	r3, #128	@ 0x80
 8005b68:	d0ef      	beq.n	8005b4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005b6a:	4b27      	ldr	r3, [pc, #156]	@ (8005c08 <xPortStartScheduler+0x138>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f1c3 0307 	rsb	r3, r3, #7
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d00b      	beq.n	8005b8e <xPortStartScheduler+0xbe>
	__asm volatile
 8005b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7a:	f383 8811 	msr	BASEPRI, r3
 8005b7e:	f3bf 8f6f 	isb	sy
 8005b82:	f3bf 8f4f 	dsb	sy
 8005b86:	60bb      	str	r3, [r7, #8]
}
 8005b88:	bf00      	nop
 8005b8a:	bf00      	nop
 8005b8c:	e7fd      	b.n	8005b8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8005c08 <xPortStartScheduler+0x138>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	021b      	lsls	r3, r3, #8
 8005b94:	4a1c      	ldr	r2, [pc, #112]	@ (8005c08 <xPortStartScheduler+0x138>)
 8005b96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005b98:	4b1b      	ldr	r3, [pc, #108]	@ (8005c08 <xPortStartScheduler+0x138>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005ba0:	4a19      	ldr	r2, [pc, #100]	@ (8005c08 <xPortStartScheduler+0x138>)
 8005ba2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	b2da      	uxtb	r2, r3
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005bac:	4b17      	ldr	r3, [pc, #92]	@ (8005c0c <xPortStartScheduler+0x13c>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a16      	ldr	r2, [pc, #88]	@ (8005c0c <xPortStartScheduler+0x13c>)
 8005bb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005bb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005bb8:	4b14      	ldr	r3, [pc, #80]	@ (8005c0c <xPortStartScheduler+0x13c>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a13      	ldr	r2, [pc, #76]	@ (8005c0c <xPortStartScheduler+0x13c>)
 8005bbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005bc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005bc4:	f000 f8da 	bl	8005d7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005bc8:	4b11      	ldr	r3, [pc, #68]	@ (8005c10 <xPortStartScheduler+0x140>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005bce:	f000 f8f9 	bl	8005dc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005bd2:	4b10      	ldr	r3, [pc, #64]	@ (8005c14 <xPortStartScheduler+0x144>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a0f      	ldr	r2, [pc, #60]	@ (8005c14 <xPortStartScheduler+0x144>)
 8005bd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005bdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005bde:	f7ff ff63 	bl	8005aa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005be2:	f7ff fb99 	bl	8005318 <vTaskSwitchContext>
	prvTaskExitError();
 8005be6:	f7ff ff19 	bl	8005a1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3718      	adds	r7, #24
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	e000ed00 	.word	0xe000ed00
 8005bf8:	410fc271 	.word	0x410fc271
 8005bfc:	410fc270 	.word	0x410fc270
 8005c00:	e000e400 	.word	0xe000e400
 8005c04:	200008e0 	.word	0x200008e0
 8005c08:	200008e4 	.word	0x200008e4
 8005c0c:	e000ed20 	.word	0xe000ed20
 8005c10:	2000000c 	.word	0x2000000c
 8005c14:	e000ef34 	.word	0xe000ef34

08005c18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8005c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c22:	f383 8811 	msr	BASEPRI, r3
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	607b      	str	r3, [r7, #4]
}
 8005c30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005c32:	4b10      	ldr	r3, [pc, #64]	@ (8005c74 <vPortEnterCritical+0x5c>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	3301      	adds	r3, #1
 8005c38:	4a0e      	ldr	r2, [pc, #56]	@ (8005c74 <vPortEnterCritical+0x5c>)
 8005c3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8005c74 <vPortEnterCritical+0x5c>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d110      	bne.n	8005c66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005c44:	4b0c      	ldr	r3, [pc, #48]	@ (8005c78 <vPortEnterCritical+0x60>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00b      	beq.n	8005c66 <vPortEnterCritical+0x4e>
	__asm volatile
 8005c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c52:	f383 8811 	msr	BASEPRI, r3
 8005c56:	f3bf 8f6f 	isb	sy
 8005c5a:	f3bf 8f4f 	dsb	sy
 8005c5e:	603b      	str	r3, [r7, #0]
}
 8005c60:	bf00      	nop
 8005c62:	bf00      	nop
 8005c64:	e7fd      	b.n	8005c62 <vPortEnterCritical+0x4a>
	}
}
 8005c66:	bf00      	nop
 8005c68:	370c      	adds	r7, #12
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	2000000c 	.word	0x2000000c
 8005c78:	e000ed04 	.word	0xe000ed04

08005c7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005c82:	4b12      	ldr	r3, [pc, #72]	@ (8005ccc <vPortExitCritical+0x50>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10b      	bne.n	8005ca2 <vPortExitCritical+0x26>
	__asm volatile
 8005c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c8e:	f383 8811 	msr	BASEPRI, r3
 8005c92:	f3bf 8f6f 	isb	sy
 8005c96:	f3bf 8f4f 	dsb	sy
 8005c9a:	607b      	str	r3, [r7, #4]
}
 8005c9c:	bf00      	nop
 8005c9e:	bf00      	nop
 8005ca0:	e7fd      	b.n	8005c9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8005ccc <vPortExitCritical+0x50>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	4a08      	ldr	r2, [pc, #32]	@ (8005ccc <vPortExitCritical+0x50>)
 8005caa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005cac:	4b07      	ldr	r3, [pc, #28]	@ (8005ccc <vPortExitCritical+0x50>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d105      	bne.n	8005cc0 <vPortExitCritical+0x44>
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	f383 8811 	msr	BASEPRI, r3
}
 8005cbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005cc0:	bf00      	nop
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr
 8005ccc:	2000000c 	.word	0x2000000c

08005cd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005cd0:	f3ef 8009 	mrs	r0, PSP
 8005cd4:	f3bf 8f6f 	isb	sy
 8005cd8:	4b15      	ldr	r3, [pc, #84]	@ (8005d30 <pxCurrentTCBConst>)
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	f01e 0f10 	tst.w	lr, #16
 8005ce0:	bf08      	it	eq
 8005ce2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005ce6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cea:	6010      	str	r0, [r2, #0]
 8005cec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005cf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005cf4:	f380 8811 	msr	BASEPRI, r0
 8005cf8:	f3bf 8f4f 	dsb	sy
 8005cfc:	f3bf 8f6f 	isb	sy
 8005d00:	f7ff fb0a 	bl	8005318 <vTaskSwitchContext>
 8005d04:	f04f 0000 	mov.w	r0, #0
 8005d08:	f380 8811 	msr	BASEPRI, r0
 8005d0c:	bc09      	pop	{r0, r3}
 8005d0e:	6819      	ldr	r1, [r3, #0]
 8005d10:	6808      	ldr	r0, [r1, #0]
 8005d12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d16:	f01e 0f10 	tst.w	lr, #16
 8005d1a:	bf08      	it	eq
 8005d1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005d20:	f380 8809 	msr	PSP, r0
 8005d24:	f3bf 8f6f 	isb	sy
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	f3af 8000 	nop.w

08005d30 <pxCurrentTCBConst>:
 8005d30:	200007b4 	.word	0x200007b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005d34:	bf00      	nop
 8005d36:	bf00      	nop

08005d38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8005d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d42:	f383 8811 	msr	BASEPRI, r3
 8005d46:	f3bf 8f6f 	isb	sy
 8005d4a:	f3bf 8f4f 	dsb	sy
 8005d4e:	607b      	str	r3, [r7, #4]
}
 8005d50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005d52:	f7ff fa27 	bl	80051a4 <xTaskIncrementTick>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d003      	beq.n	8005d64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005d5c:	4b06      	ldr	r3, [pc, #24]	@ (8005d78 <SysTick_Handler+0x40>)
 8005d5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d62:	601a      	str	r2, [r3, #0]
 8005d64:	2300      	movs	r3, #0
 8005d66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	f383 8811 	msr	BASEPRI, r3
}
 8005d6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005d70:	bf00      	nop
 8005d72:	3708      	adds	r7, #8
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	e000ed04 	.word	0xe000ed04

08005d7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005d80:	4b0b      	ldr	r3, [pc, #44]	@ (8005db0 <vPortSetupTimerInterrupt+0x34>)
 8005d82:	2200      	movs	r2, #0
 8005d84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005d86:	4b0b      	ldr	r3, [pc, #44]	@ (8005db4 <vPortSetupTimerInterrupt+0x38>)
 8005d88:	2200      	movs	r2, #0
 8005d8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005db8 <vPortSetupTimerInterrupt+0x3c>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a0a      	ldr	r2, [pc, #40]	@ (8005dbc <vPortSetupTimerInterrupt+0x40>)
 8005d92:	fba2 2303 	umull	r2, r3, r2, r3
 8005d96:	099b      	lsrs	r3, r3, #6
 8005d98:	4a09      	ldr	r2, [pc, #36]	@ (8005dc0 <vPortSetupTimerInterrupt+0x44>)
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005d9e:	4b04      	ldr	r3, [pc, #16]	@ (8005db0 <vPortSetupTimerInterrupt+0x34>)
 8005da0:	2207      	movs	r2, #7
 8005da2:	601a      	str	r2, [r3, #0]
}
 8005da4:	bf00      	nop
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	e000e010 	.word	0xe000e010
 8005db4:	e000e018 	.word	0xe000e018
 8005db8:	20000000 	.word	0x20000000
 8005dbc:	10624dd3 	.word	0x10624dd3
 8005dc0:	e000e014 	.word	0xe000e014

08005dc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005dc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005dd4 <vPortEnableVFP+0x10>
 8005dc8:	6801      	ldr	r1, [r0, #0]
 8005dca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005dce:	6001      	str	r1, [r0, #0]
 8005dd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005dd2:	bf00      	nop
 8005dd4:	e000ed88 	.word	0xe000ed88

08005dd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005dde:	f3ef 8305 	mrs	r3, IPSR
 8005de2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2b0f      	cmp	r3, #15
 8005de8:	d915      	bls.n	8005e16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005dea:	4a18      	ldr	r2, [pc, #96]	@ (8005e4c <vPortValidateInterruptPriority+0x74>)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	4413      	add	r3, r2
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005df4:	4b16      	ldr	r3, [pc, #88]	@ (8005e50 <vPortValidateInterruptPriority+0x78>)
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	7afa      	ldrb	r2, [r7, #11]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d20b      	bcs.n	8005e16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	607b      	str	r3, [r7, #4]
}
 8005e10:	bf00      	nop
 8005e12:	bf00      	nop
 8005e14:	e7fd      	b.n	8005e12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005e16:	4b0f      	ldr	r3, [pc, #60]	@ (8005e54 <vPortValidateInterruptPriority+0x7c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8005e58 <vPortValidateInterruptPriority+0x80>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d90b      	bls.n	8005e3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e2a:	f383 8811 	msr	BASEPRI, r3
 8005e2e:	f3bf 8f6f 	isb	sy
 8005e32:	f3bf 8f4f 	dsb	sy
 8005e36:	603b      	str	r3, [r7, #0]
}
 8005e38:	bf00      	nop
 8005e3a:	bf00      	nop
 8005e3c:	e7fd      	b.n	8005e3a <vPortValidateInterruptPriority+0x62>
	}
 8005e3e:	bf00      	nop
 8005e40:	3714      	adds	r7, #20
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	e000e3f0 	.word	0xe000e3f0
 8005e50:	200008e0 	.word	0x200008e0
 8005e54:	e000ed0c 	.word	0xe000ed0c
 8005e58:	200008e4 	.word	0x200008e4

08005e5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b08a      	sub	sp, #40	@ 0x28
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005e64:	2300      	movs	r3, #0
 8005e66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005e68:	f7ff f8f0 	bl	800504c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005e6c:	4b5c      	ldr	r3, [pc, #368]	@ (8005fe0 <pvPortMalloc+0x184>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d101      	bne.n	8005e78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005e74:	f000 f93c 	bl	80060f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005e78:	4b5a      	ldr	r3, [pc, #360]	@ (8005fe4 <pvPortMalloc+0x188>)
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4013      	ands	r3, r2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f040 8095 	bne.w	8005fb0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d01e      	beq.n	8005eca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005e8c:	2208      	movs	r2, #8
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4413      	add	r3, r2
 8005e92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f003 0307 	and.w	r3, r3, #7
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d015      	beq.n	8005eca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f023 0307 	bic.w	r3, r3, #7
 8005ea4:	3308      	adds	r3, #8
 8005ea6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f003 0307 	and.w	r3, r3, #7
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00b      	beq.n	8005eca <pvPortMalloc+0x6e>
	__asm volatile
 8005eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb6:	f383 8811 	msr	BASEPRI, r3
 8005eba:	f3bf 8f6f 	isb	sy
 8005ebe:	f3bf 8f4f 	dsb	sy
 8005ec2:	617b      	str	r3, [r7, #20]
}
 8005ec4:	bf00      	nop
 8005ec6:	bf00      	nop
 8005ec8:	e7fd      	b.n	8005ec6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d06f      	beq.n	8005fb0 <pvPortMalloc+0x154>
 8005ed0:	4b45      	ldr	r3, [pc, #276]	@ (8005fe8 <pvPortMalloc+0x18c>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d86a      	bhi.n	8005fb0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005eda:	4b44      	ldr	r3, [pc, #272]	@ (8005fec <pvPortMalloc+0x190>)
 8005edc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005ede:	4b43      	ldr	r3, [pc, #268]	@ (8005fec <pvPortMalloc+0x190>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ee4:	e004      	b.n	8005ef0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d903      	bls.n	8005f02 <pvPortMalloc+0xa6>
 8005efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1f1      	bne.n	8005ee6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005f02:	4b37      	ldr	r3, [pc, #220]	@ (8005fe0 <pvPortMalloc+0x184>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d051      	beq.n	8005fb0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005f0c:	6a3b      	ldr	r3, [r7, #32]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2208      	movs	r2, #8
 8005f12:	4413      	add	r3, r2
 8005f14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	6a3b      	ldr	r3, [r7, #32]
 8005f1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	1ad2      	subs	r2, r2, r3
 8005f26:	2308      	movs	r3, #8
 8005f28:	005b      	lsls	r3, r3, #1
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d920      	bls.n	8005f70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4413      	add	r3, r2
 8005f34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	f003 0307 	and.w	r3, r3, #7
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d00b      	beq.n	8005f58 <pvPortMalloc+0xfc>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	613b      	str	r3, [r7, #16]
}
 8005f52:	bf00      	nop
 8005f54:	bf00      	nop
 8005f56:	e7fd      	b.n	8005f54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	1ad2      	subs	r2, r2, r3
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005f6a:	69b8      	ldr	r0, [r7, #24]
 8005f6c:	f000 f922 	bl	80061b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f70:	4b1d      	ldr	r3, [pc, #116]	@ (8005fe8 <pvPortMalloc+0x18c>)
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	4a1b      	ldr	r2, [pc, #108]	@ (8005fe8 <pvPortMalloc+0x18c>)
 8005f7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8005fe8 <pvPortMalloc+0x18c>)
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	4b1b      	ldr	r3, [pc, #108]	@ (8005ff0 <pvPortMalloc+0x194>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d203      	bcs.n	8005f92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005f8a:	4b17      	ldr	r3, [pc, #92]	@ (8005fe8 <pvPortMalloc+0x18c>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a18      	ldr	r2, [pc, #96]	@ (8005ff0 <pvPortMalloc+0x194>)
 8005f90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f94:	685a      	ldr	r2, [r3, #4]
 8005f96:	4b13      	ldr	r3, [pc, #76]	@ (8005fe4 <pvPortMalloc+0x188>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	431a      	orrs	r2, r3
 8005f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005fa6:	4b13      	ldr	r3, [pc, #76]	@ (8005ff4 <pvPortMalloc+0x198>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	3301      	adds	r3, #1
 8005fac:	4a11      	ldr	r2, [pc, #68]	@ (8005ff4 <pvPortMalloc+0x198>)
 8005fae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005fb0:	f7ff f85a 	bl	8005068 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	f003 0307 	and.w	r3, r3, #7
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d00b      	beq.n	8005fd6 <pvPortMalloc+0x17a>
	__asm volatile
 8005fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc2:	f383 8811 	msr	BASEPRI, r3
 8005fc6:	f3bf 8f6f 	isb	sy
 8005fca:	f3bf 8f4f 	dsb	sy
 8005fce:	60fb      	str	r3, [r7, #12]
}
 8005fd0:	bf00      	nop
 8005fd2:	bf00      	nop
 8005fd4:	e7fd      	b.n	8005fd2 <pvPortMalloc+0x176>
	return pvReturn;
 8005fd6:	69fb      	ldr	r3, [r7, #28]
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3728      	adds	r7, #40	@ 0x28
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	200044f0 	.word	0x200044f0
 8005fe4:	20004504 	.word	0x20004504
 8005fe8:	200044f4 	.word	0x200044f4
 8005fec:	200044e8 	.word	0x200044e8
 8005ff0:	200044f8 	.word	0x200044f8
 8005ff4:	200044fc 	.word	0x200044fc

08005ff8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b086      	sub	sp, #24
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d04f      	beq.n	80060aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800600a:	2308      	movs	r3, #8
 800600c:	425b      	negs	r3, r3
 800600e:	697a      	ldr	r2, [r7, #20]
 8006010:	4413      	add	r3, r2
 8006012:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	4b25      	ldr	r3, [pc, #148]	@ (80060b4 <vPortFree+0xbc>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4013      	ands	r3, r2
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10b      	bne.n	800603e <vPortFree+0x46>
	__asm volatile
 8006026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602a:	f383 8811 	msr	BASEPRI, r3
 800602e:	f3bf 8f6f 	isb	sy
 8006032:	f3bf 8f4f 	dsb	sy
 8006036:	60fb      	str	r3, [r7, #12]
}
 8006038:	bf00      	nop
 800603a:	bf00      	nop
 800603c:	e7fd      	b.n	800603a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00b      	beq.n	800605e <vPortFree+0x66>
	__asm volatile
 8006046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800604a:	f383 8811 	msr	BASEPRI, r3
 800604e:	f3bf 8f6f 	isb	sy
 8006052:	f3bf 8f4f 	dsb	sy
 8006056:	60bb      	str	r3, [r7, #8]
}
 8006058:	bf00      	nop
 800605a:	bf00      	nop
 800605c:	e7fd      	b.n	800605a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	4b14      	ldr	r3, [pc, #80]	@ (80060b4 <vPortFree+0xbc>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4013      	ands	r3, r2
 8006068:	2b00      	cmp	r3, #0
 800606a:	d01e      	beq.n	80060aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d11a      	bne.n	80060aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	4b0e      	ldr	r3, [pc, #56]	@ (80060b4 <vPortFree+0xbc>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	43db      	mvns	r3, r3
 800607e:	401a      	ands	r2, r3
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006084:	f7fe ffe2 	bl	800504c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	4b0a      	ldr	r3, [pc, #40]	@ (80060b8 <vPortFree+0xc0>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4413      	add	r3, r2
 8006092:	4a09      	ldr	r2, [pc, #36]	@ (80060b8 <vPortFree+0xc0>)
 8006094:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006096:	6938      	ldr	r0, [r7, #16]
 8006098:	f000 f88c 	bl	80061b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800609c:	4b07      	ldr	r3, [pc, #28]	@ (80060bc <vPortFree+0xc4>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	3301      	adds	r3, #1
 80060a2:	4a06      	ldr	r2, [pc, #24]	@ (80060bc <vPortFree+0xc4>)
 80060a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80060a6:	f7fe ffdf 	bl	8005068 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80060aa:	bf00      	nop
 80060ac:	3718      	adds	r7, #24
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	20004504 	.word	0x20004504
 80060b8:	200044f4 	.word	0x200044f4
 80060bc:	20004500 	.word	0x20004500

080060c0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80060c0:	b480      	push	{r7}
 80060c2:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 80060c4:	4b03      	ldr	r3, [pc, #12]	@ (80060d4 <xPortGetFreeHeapSize+0x14>)
 80060c6:	681b      	ldr	r3, [r3, #0]
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	200044f4 	.word	0x200044f4

080060d8 <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 80060d8:	b480      	push	{r7}
 80060da:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 80060dc:	4b03      	ldr	r3, [pc, #12]	@ (80060ec <xPortGetMinimumEverFreeHeapSize+0x14>)
 80060de:	681b      	ldr	r3, [r3, #0]
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	200044f8 	.word	0x200044f8

080060f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80060f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80060fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80060fc:	4b27      	ldr	r3, [pc, #156]	@ (800619c <prvHeapInit+0xac>)
 80060fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f003 0307 	and.w	r3, r3, #7
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00c      	beq.n	8006124 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	3307      	adds	r3, #7
 800610e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f023 0307 	bic.w	r3, r3, #7
 8006116:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006118:	68ba      	ldr	r2, [r7, #8]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	4a1f      	ldr	r2, [pc, #124]	@ (800619c <prvHeapInit+0xac>)
 8006120:	4413      	add	r3, r2
 8006122:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006128:	4a1d      	ldr	r2, [pc, #116]	@ (80061a0 <prvHeapInit+0xb0>)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800612e:	4b1c      	ldr	r3, [pc, #112]	@ (80061a0 <prvHeapInit+0xb0>)
 8006130:	2200      	movs	r2, #0
 8006132:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	4413      	add	r3, r2
 800613a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800613c:	2208      	movs	r2, #8
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	1a9b      	subs	r3, r3, r2
 8006142:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f023 0307 	bic.w	r3, r3, #7
 800614a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	4a15      	ldr	r2, [pc, #84]	@ (80061a4 <prvHeapInit+0xb4>)
 8006150:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006152:	4b14      	ldr	r3, [pc, #80]	@ (80061a4 <prvHeapInit+0xb4>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2200      	movs	r2, #0
 8006158:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800615a:	4b12      	ldr	r3, [pc, #72]	@ (80061a4 <prvHeapInit+0xb4>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2200      	movs	r2, #0
 8006160:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	1ad2      	subs	r2, r2, r3
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006170:	4b0c      	ldr	r3, [pc, #48]	@ (80061a4 <prvHeapInit+0xb4>)
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	4a0a      	ldr	r2, [pc, #40]	@ (80061a8 <prvHeapInit+0xb8>)
 800617e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	4a09      	ldr	r2, [pc, #36]	@ (80061ac <prvHeapInit+0xbc>)
 8006186:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006188:	4b09      	ldr	r3, [pc, #36]	@ (80061b0 <prvHeapInit+0xc0>)
 800618a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800618e:	601a      	str	r2, [r3, #0]
}
 8006190:	bf00      	nop
 8006192:	3714      	adds	r7, #20
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	200008e8 	.word	0x200008e8
 80061a0:	200044e8 	.word	0x200044e8
 80061a4:	200044f0 	.word	0x200044f0
 80061a8:	200044f8 	.word	0x200044f8
 80061ac:	200044f4 	.word	0x200044f4
 80061b0:	20004504 	.word	0x20004504

080061b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80061bc:	4b28      	ldr	r3, [pc, #160]	@ (8006260 <prvInsertBlockIntoFreeList+0xac>)
 80061be:	60fb      	str	r3, [r7, #12]
 80061c0:	e002      	b.n	80061c8 <prvInsertBlockIntoFreeList+0x14>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	60fb      	str	r3, [r7, #12]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d8f7      	bhi.n	80061c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	4413      	add	r3, r2
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d108      	bne.n	80061f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	685a      	ldr	r2, [r3, #4]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	441a      	add	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	68ba      	ldr	r2, [r7, #8]
 8006200:	441a      	add	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	429a      	cmp	r2, r3
 8006208:	d118      	bne.n	800623c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	4b15      	ldr	r3, [pc, #84]	@ (8006264 <prvInsertBlockIntoFreeList+0xb0>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	429a      	cmp	r2, r3
 8006214:	d00d      	beq.n	8006232 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685a      	ldr	r2, [r3, #4]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	441a      	add	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	601a      	str	r2, [r3, #0]
 8006230:	e008      	b.n	8006244 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006232:	4b0c      	ldr	r3, [pc, #48]	@ (8006264 <prvInsertBlockIntoFreeList+0xb0>)
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	e003      	b.n	8006244 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	429a      	cmp	r2, r3
 800624a:	d002      	beq.n	8006252 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006252:	bf00      	nop
 8006254:	3714      	adds	r7, #20
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	200044e8 	.word	0x200044e8
 8006264:	200044f0 	.word	0x200044f0

08006268 <__cvt>:
 8006268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800626c:	ec57 6b10 	vmov	r6, r7, d0
 8006270:	2f00      	cmp	r7, #0
 8006272:	460c      	mov	r4, r1
 8006274:	4619      	mov	r1, r3
 8006276:	463b      	mov	r3, r7
 8006278:	bfbb      	ittet	lt
 800627a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800627e:	461f      	movlt	r7, r3
 8006280:	2300      	movge	r3, #0
 8006282:	232d      	movlt	r3, #45	@ 0x2d
 8006284:	700b      	strb	r3, [r1, #0]
 8006286:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006288:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800628c:	4691      	mov	r9, r2
 800628e:	f023 0820 	bic.w	r8, r3, #32
 8006292:	bfbc      	itt	lt
 8006294:	4632      	movlt	r2, r6
 8006296:	4616      	movlt	r6, r2
 8006298:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800629c:	d005      	beq.n	80062aa <__cvt+0x42>
 800629e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80062a2:	d100      	bne.n	80062a6 <__cvt+0x3e>
 80062a4:	3401      	adds	r4, #1
 80062a6:	2102      	movs	r1, #2
 80062a8:	e000      	b.n	80062ac <__cvt+0x44>
 80062aa:	2103      	movs	r1, #3
 80062ac:	ab03      	add	r3, sp, #12
 80062ae:	9301      	str	r3, [sp, #4]
 80062b0:	ab02      	add	r3, sp, #8
 80062b2:	9300      	str	r3, [sp, #0]
 80062b4:	ec47 6b10 	vmov	d0, r6, r7
 80062b8:	4653      	mov	r3, sl
 80062ba:	4622      	mov	r2, r4
 80062bc:	f000 fe68 	bl	8006f90 <_dtoa_r>
 80062c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80062c4:	4605      	mov	r5, r0
 80062c6:	d119      	bne.n	80062fc <__cvt+0x94>
 80062c8:	f019 0f01 	tst.w	r9, #1
 80062cc:	d00e      	beq.n	80062ec <__cvt+0x84>
 80062ce:	eb00 0904 	add.w	r9, r0, r4
 80062d2:	2200      	movs	r2, #0
 80062d4:	2300      	movs	r3, #0
 80062d6:	4630      	mov	r0, r6
 80062d8:	4639      	mov	r1, r7
 80062da:	f7fa fbfd 	bl	8000ad8 <__aeabi_dcmpeq>
 80062de:	b108      	cbz	r0, 80062e4 <__cvt+0x7c>
 80062e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80062e4:	2230      	movs	r2, #48	@ 0x30
 80062e6:	9b03      	ldr	r3, [sp, #12]
 80062e8:	454b      	cmp	r3, r9
 80062ea:	d31e      	bcc.n	800632a <__cvt+0xc2>
 80062ec:	9b03      	ldr	r3, [sp, #12]
 80062ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062f0:	1b5b      	subs	r3, r3, r5
 80062f2:	4628      	mov	r0, r5
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	b004      	add	sp, #16
 80062f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006300:	eb00 0904 	add.w	r9, r0, r4
 8006304:	d1e5      	bne.n	80062d2 <__cvt+0x6a>
 8006306:	7803      	ldrb	r3, [r0, #0]
 8006308:	2b30      	cmp	r3, #48	@ 0x30
 800630a:	d10a      	bne.n	8006322 <__cvt+0xba>
 800630c:	2200      	movs	r2, #0
 800630e:	2300      	movs	r3, #0
 8006310:	4630      	mov	r0, r6
 8006312:	4639      	mov	r1, r7
 8006314:	f7fa fbe0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006318:	b918      	cbnz	r0, 8006322 <__cvt+0xba>
 800631a:	f1c4 0401 	rsb	r4, r4, #1
 800631e:	f8ca 4000 	str.w	r4, [sl]
 8006322:	f8da 3000 	ldr.w	r3, [sl]
 8006326:	4499      	add	r9, r3
 8006328:	e7d3      	b.n	80062d2 <__cvt+0x6a>
 800632a:	1c59      	adds	r1, r3, #1
 800632c:	9103      	str	r1, [sp, #12]
 800632e:	701a      	strb	r2, [r3, #0]
 8006330:	e7d9      	b.n	80062e6 <__cvt+0x7e>

08006332 <__exponent>:
 8006332:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006334:	2900      	cmp	r1, #0
 8006336:	bfba      	itte	lt
 8006338:	4249      	neglt	r1, r1
 800633a:	232d      	movlt	r3, #45	@ 0x2d
 800633c:	232b      	movge	r3, #43	@ 0x2b
 800633e:	2909      	cmp	r1, #9
 8006340:	7002      	strb	r2, [r0, #0]
 8006342:	7043      	strb	r3, [r0, #1]
 8006344:	dd29      	ble.n	800639a <__exponent+0x68>
 8006346:	f10d 0307 	add.w	r3, sp, #7
 800634a:	461d      	mov	r5, r3
 800634c:	270a      	movs	r7, #10
 800634e:	461a      	mov	r2, r3
 8006350:	fbb1 f6f7 	udiv	r6, r1, r7
 8006354:	fb07 1416 	mls	r4, r7, r6, r1
 8006358:	3430      	adds	r4, #48	@ 0x30
 800635a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800635e:	460c      	mov	r4, r1
 8006360:	2c63      	cmp	r4, #99	@ 0x63
 8006362:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006366:	4631      	mov	r1, r6
 8006368:	dcf1      	bgt.n	800634e <__exponent+0x1c>
 800636a:	3130      	adds	r1, #48	@ 0x30
 800636c:	1e94      	subs	r4, r2, #2
 800636e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006372:	1c41      	adds	r1, r0, #1
 8006374:	4623      	mov	r3, r4
 8006376:	42ab      	cmp	r3, r5
 8006378:	d30a      	bcc.n	8006390 <__exponent+0x5e>
 800637a:	f10d 0309 	add.w	r3, sp, #9
 800637e:	1a9b      	subs	r3, r3, r2
 8006380:	42ac      	cmp	r4, r5
 8006382:	bf88      	it	hi
 8006384:	2300      	movhi	r3, #0
 8006386:	3302      	adds	r3, #2
 8006388:	4403      	add	r3, r0
 800638a:	1a18      	subs	r0, r3, r0
 800638c:	b003      	add	sp, #12
 800638e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006390:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006394:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006398:	e7ed      	b.n	8006376 <__exponent+0x44>
 800639a:	2330      	movs	r3, #48	@ 0x30
 800639c:	3130      	adds	r1, #48	@ 0x30
 800639e:	7083      	strb	r3, [r0, #2]
 80063a0:	70c1      	strb	r1, [r0, #3]
 80063a2:	1d03      	adds	r3, r0, #4
 80063a4:	e7f1      	b.n	800638a <__exponent+0x58>
	...

080063a8 <_printf_float>:
 80063a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063ac:	b08d      	sub	sp, #52	@ 0x34
 80063ae:	460c      	mov	r4, r1
 80063b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80063b4:	4616      	mov	r6, r2
 80063b6:	461f      	mov	r7, r3
 80063b8:	4605      	mov	r5, r0
 80063ba:	f000 fcdb 	bl	8006d74 <_localeconv_r>
 80063be:	6803      	ldr	r3, [r0, #0]
 80063c0:	9304      	str	r3, [sp, #16]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7f9 ff5c 	bl	8000280 <strlen>
 80063c8:	2300      	movs	r3, #0
 80063ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80063cc:	f8d8 3000 	ldr.w	r3, [r8]
 80063d0:	9005      	str	r0, [sp, #20]
 80063d2:	3307      	adds	r3, #7
 80063d4:	f023 0307 	bic.w	r3, r3, #7
 80063d8:	f103 0208 	add.w	r2, r3, #8
 80063dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80063e0:	f8d4 b000 	ldr.w	fp, [r4]
 80063e4:	f8c8 2000 	str.w	r2, [r8]
 80063e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80063f0:	9307      	str	r3, [sp, #28]
 80063f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80063f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80063fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063fe:	4b9c      	ldr	r3, [pc, #624]	@ (8006670 <_printf_float+0x2c8>)
 8006400:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006404:	f7fa fb9a 	bl	8000b3c <__aeabi_dcmpun>
 8006408:	bb70      	cbnz	r0, 8006468 <_printf_float+0xc0>
 800640a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800640e:	4b98      	ldr	r3, [pc, #608]	@ (8006670 <_printf_float+0x2c8>)
 8006410:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006414:	f7fa fb74 	bl	8000b00 <__aeabi_dcmple>
 8006418:	bb30      	cbnz	r0, 8006468 <_printf_float+0xc0>
 800641a:	2200      	movs	r2, #0
 800641c:	2300      	movs	r3, #0
 800641e:	4640      	mov	r0, r8
 8006420:	4649      	mov	r1, r9
 8006422:	f7fa fb63 	bl	8000aec <__aeabi_dcmplt>
 8006426:	b110      	cbz	r0, 800642e <_printf_float+0x86>
 8006428:	232d      	movs	r3, #45	@ 0x2d
 800642a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800642e:	4a91      	ldr	r2, [pc, #580]	@ (8006674 <_printf_float+0x2cc>)
 8006430:	4b91      	ldr	r3, [pc, #580]	@ (8006678 <_printf_float+0x2d0>)
 8006432:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006436:	bf8c      	ite	hi
 8006438:	4690      	movhi	r8, r2
 800643a:	4698      	movls	r8, r3
 800643c:	2303      	movs	r3, #3
 800643e:	6123      	str	r3, [r4, #16]
 8006440:	f02b 0304 	bic.w	r3, fp, #4
 8006444:	6023      	str	r3, [r4, #0]
 8006446:	f04f 0900 	mov.w	r9, #0
 800644a:	9700      	str	r7, [sp, #0]
 800644c:	4633      	mov	r3, r6
 800644e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006450:	4621      	mov	r1, r4
 8006452:	4628      	mov	r0, r5
 8006454:	f000 f9d2 	bl	80067fc <_printf_common>
 8006458:	3001      	adds	r0, #1
 800645a:	f040 808d 	bne.w	8006578 <_printf_float+0x1d0>
 800645e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006462:	b00d      	add	sp, #52	@ 0x34
 8006464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006468:	4642      	mov	r2, r8
 800646a:	464b      	mov	r3, r9
 800646c:	4640      	mov	r0, r8
 800646e:	4649      	mov	r1, r9
 8006470:	f7fa fb64 	bl	8000b3c <__aeabi_dcmpun>
 8006474:	b140      	cbz	r0, 8006488 <_printf_float+0xe0>
 8006476:	464b      	mov	r3, r9
 8006478:	2b00      	cmp	r3, #0
 800647a:	bfbc      	itt	lt
 800647c:	232d      	movlt	r3, #45	@ 0x2d
 800647e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006482:	4a7e      	ldr	r2, [pc, #504]	@ (800667c <_printf_float+0x2d4>)
 8006484:	4b7e      	ldr	r3, [pc, #504]	@ (8006680 <_printf_float+0x2d8>)
 8006486:	e7d4      	b.n	8006432 <_printf_float+0x8a>
 8006488:	6863      	ldr	r3, [r4, #4]
 800648a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800648e:	9206      	str	r2, [sp, #24]
 8006490:	1c5a      	adds	r2, r3, #1
 8006492:	d13b      	bne.n	800650c <_printf_float+0x164>
 8006494:	2306      	movs	r3, #6
 8006496:	6063      	str	r3, [r4, #4]
 8006498:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800649c:	2300      	movs	r3, #0
 800649e:	6022      	str	r2, [r4, #0]
 80064a0:	9303      	str	r3, [sp, #12]
 80064a2:	ab0a      	add	r3, sp, #40	@ 0x28
 80064a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80064a8:	ab09      	add	r3, sp, #36	@ 0x24
 80064aa:	9300      	str	r3, [sp, #0]
 80064ac:	6861      	ldr	r1, [r4, #4]
 80064ae:	ec49 8b10 	vmov	d0, r8, r9
 80064b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80064b6:	4628      	mov	r0, r5
 80064b8:	f7ff fed6 	bl	8006268 <__cvt>
 80064bc:	9b06      	ldr	r3, [sp, #24]
 80064be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80064c0:	2b47      	cmp	r3, #71	@ 0x47
 80064c2:	4680      	mov	r8, r0
 80064c4:	d129      	bne.n	800651a <_printf_float+0x172>
 80064c6:	1cc8      	adds	r0, r1, #3
 80064c8:	db02      	blt.n	80064d0 <_printf_float+0x128>
 80064ca:	6863      	ldr	r3, [r4, #4]
 80064cc:	4299      	cmp	r1, r3
 80064ce:	dd41      	ble.n	8006554 <_printf_float+0x1ac>
 80064d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80064d4:	fa5f fa8a 	uxtb.w	sl, sl
 80064d8:	3901      	subs	r1, #1
 80064da:	4652      	mov	r2, sl
 80064dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80064e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80064e2:	f7ff ff26 	bl	8006332 <__exponent>
 80064e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80064e8:	1813      	adds	r3, r2, r0
 80064ea:	2a01      	cmp	r2, #1
 80064ec:	4681      	mov	r9, r0
 80064ee:	6123      	str	r3, [r4, #16]
 80064f0:	dc02      	bgt.n	80064f8 <_printf_float+0x150>
 80064f2:	6822      	ldr	r2, [r4, #0]
 80064f4:	07d2      	lsls	r2, r2, #31
 80064f6:	d501      	bpl.n	80064fc <_printf_float+0x154>
 80064f8:	3301      	adds	r3, #1
 80064fa:	6123      	str	r3, [r4, #16]
 80064fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006500:	2b00      	cmp	r3, #0
 8006502:	d0a2      	beq.n	800644a <_printf_float+0xa2>
 8006504:	232d      	movs	r3, #45	@ 0x2d
 8006506:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800650a:	e79e      	b.n	800644a <_printf_float+0xa2>
 800650c:	9a06      	ldr	r2, [sp, #24]
 800650e:	2a47      	cmp	r2, #71	@ 0x47
 8006510:	d1c2      	bne.n	8006498 <_printf_float+0xf0>
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1c0      	bne.n	8006498 <_printf_float+0xf0>
 8006516:	2301      	movs	r3, #1
 8006518:	e7bd      	b.n	8006496 <_printf_float+0xee>
 800651a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800651e:	d9db      	bls.n	80064d8 <_printf_float+0x130>
 8006520:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006524:	d118      	bne.n	8006558 <_printf_float+0x1b0>
 8006526:	2900      	cmp	r1, #0
 8006528:	6863      	ldr	r3, [r4, #4]
 800652a:	dd0b      	ble.n	8006544 <_printf_float+0x19c>
 800652c:	6121      	str	r1, [r4, #16]
 800652e:	b913      	cbnz	r3, 8006536 <_printf_float+0x18e>
 8006530:	6822      	ldr	r2, [r4, #0]
 8006532:	07d0      	lsls	r0, r2, #31
 8006534:	d502      	bpl.n	800653c <_printf_float+0x194>
 8006536:	3301      	adds	r3, #1
 8006538:	440b      	add	r3, r1
 800653a:	6123      	str	r3, [r4, #16]
 800653c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800653e:	f04f 0900 	mov.w	r9, #0
 8006542:	e7db      	b.n	80064fc <_printf_float+0x154>
 8006544:	b913      	cbnz	r3, 800654c <_printf_float+0x1a4>
 8006546:	6822      	ldr	r2, [r4, #0]
 8006548:	07d2      	lsls	r2, r2, #31
 800654a:	d501      	bpl.n	8006550 <_printf_float+0x1a8>
 800654c:	3302      	adds	r3, #2
 800654e:	e7f4      	b.n	800653a <_printf_float+0x192>
 8006550:	2301      	movs	r3, #1
 8006552:	e7f2      	b.n	800653a <_printf_float+0x192>
 8006554:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006558:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800655a:	4299      	cmp	r1, r3
 800655c:	db05      	blt.n	800656a <_printf_float+0x1c2>
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	6121      	str	r1, [r4, #16]
 8006562:	07d8      	lsls	r0, r3, #31
 8006564:	d5ea      	bpl.n	800653c <_printf_float+0x194>
 8006566:	1c4b      	adds	r3, r1, #1
 8006568:	e7e7      	b.n	800653a <_printf_float+0x192>
 800656a:	2900      	cmp	r1, #0
 800656c:	bfd4      	ite	le
 800656e:	f1c1 0202 	rsble	r2, r1, #2
 8006572:	2201      	movgt	r2, #1
 8006574:	4413      	add	r3, r2
 8006576:	e7e0      	b.n	800653a <_printf_float+0x192>
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	055a      	lsls	r2, r3, #21
 800657c:	d407      	bmi.n	800658e <_printf_float+0x1e6>
 800657e:	6923      	ldr	r3, [r4, #16]
 8006580:	4642      	mov	r2, r8
 8006582:	4631      	mov	r1, r6
 8006584:	4628      	mov	r0, r5
 8006586:	47b8      	blx	r7
 8006588:	3001      	adds	r0, #1
 800658a:	d12b      	bne.n	80065e4 <_printf_float+0x23c>
 800658c:	e767      	b.n	800645e <_printf_float+0xb6>
 800658e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006592:	f240 80dd 	bls.w	8006750 <_printf_float+0x3a8>
 8006596:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800659a:	2200      	movs	r2, #0
 800659c:	2300      	movs	r3, #0
 800659e:	f7fa fa9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80065a2:	2800      	cmp	r0, #0
 80065a4:	d033      	beq.n	800660e <_printf_float+0x266>
 80065a6:	4a37      	ldr	r2, [pc, #220]	@ (8006684 <_printf_float+0x2dc>)
 80065a8:	2301      	movs	r3, #1
 80065aa:	4631      	mov	r1, r6
 80065ac:	4628      	mov	r0, r5
 80065ae:	47b8      	blx	r7
 80065b0:	3001      	adds	r0, #1
 80065b2:	f43f af54 	beq.w	800645e <_printf_float+0xb6>
 80065b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80065ba:	4543      	cmp	r3, r8
 80065bc:	db02      	blt.n	80065c4 <_printf_float+0x21c>
 80065be:	6823      	ldr	r3, [r4, #0]
 80065c0:	07d8      	lsls	r0, r3, #31
 80065c2:	d50f      	bpl.n	80065e4 <_printf_float+0x23c>
 80065c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065c8:	4631      	mov	r1, r6
 80065ca:	4628      	mov	r0, r5
 80065cc:	47b8      	blx	r7
 80065ce:	3001      	adds	r0, #1
 80065d0:	f43f af45 	beq.w	800645e <_printf_float+0xb6>
 80065d4:	f04f 0900 	mov.w	r9, #0
 80065d8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80065dc:	f104 0a1a 	add.w	sl, r4, #26
 80065e0:	45c8      	cmp	r8, r9
 80065e2:	dc09      	bgt.n	80065f8 <_printf_float+0x250>
 80065e4:	6823      	ldr	r3, [r4, #0]
 80065e6:	079b      	lsls	r3, r3, #30
 80065e8:	f100 8103 	bmi.w	80067f2 <_printf_float+0x44a>
 80065ec:	68e0      	ldr	r0, [r4, #12]
 80065ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065f0:	4298      	cmp	r0, r3
 80065f2:	bfb8      	it	lt
 80065f4:	4618      	movlt	r0, r3
 80065f6:	e734      	b.n	8006462 <_printf_float+0xba>
 80065f8:	2301      	movs	r3, #1
 80065fa:	4652      	mov	r2, sl
 80065fc:	4631      	mov	r1, r6
 80065fe:	4628      	mov	r0, r5
 8006600:	47b8      	blx	r7
 8006602:	3001      	adds	r0, #1
 8006604:	f43f af2b 	beq.w	800645e <_printf_float+0xb6>
 8006608:	f109 0901 	add.w	r9, r9, #1
 800660c:	e7e8      	b.n	80065e0 <_printf_float+0x238>
 800660e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006610:	2b00      	cmp	r3, #0
 8006612:	dc39      	bgt.n	8006688 <_printf_float+0x2e0>
 8006614:	4a1b      	ldr	r2, [pc, #108]	@ (8006684 <_printf_float+0x2dc>)
 8006616:	2301      	movs	r3, #1
 8006618:	4631      	mov	r1, r6
 800661a:	4628      	mov	r0, r5
 800661c:	47b8      	blx	r7
 800661e:	3001      	adds	r0, #1
 8006620:	f43f af1d 	beq.w	800645e <_printf_float+0xb6>
 8006624:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006628:	ea59 0303 	orrs.w	r3, r9, r3
 800662c:	d102      	bne.n	8006634 <_printf_float+0x28c>
 800662e:	6823      	ldr	r3, [r4, #0]
 8006630:	07d9      	lsls	r1, r3, #31
 8006632:	d5d7      	bpl.n	80065e4 <_printf_float+0x23c>
 8006634:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006638:	4631      	mov	r1, r6
 800663a:	4628      	mov	r0, r5
 800663c:	47b8      	blx	r7
 800663e:	3001      	adds	r0, #1
 8006640:	f43f af0d 	beq.w	800645e <_printf_float+0xb6>
 8006644:	f04f 0a00 	mov.w	sl, #0
 8006648:	f104 0b1a 	add.w	fp, r4, #26
 800664c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800664e:	425b      	negs	r3, r3
 8006650:	4553      	cmp	r3, sl
 8006652:	dc01      	bgt.n	8006658 <_printf_float+0x2b0>
 8006654:	464b      	mov	r3, r9
 8006656:	e793      	b.n	8006580 <_printf_float+0x1d8>
 8006658:	2301      	movs	r3, #1
 800665a:	465a      	mov	r2, fp
 800665c:	4631      	mov	r1, r6
 800665e:	4628      	mov	r0, r5
 8006660:	47b8      	blx	r7
 8006662:	3001      	adds	r0, #1
 8006664:	f43f aefb 	beq.w	800645e <_printf_float+0xb6>
 8006668:	f10a 0a01 	add.w	sl, sl, #1
 800666c:	e7ee      	b.n	800664c <_printf_float+0x2a4>
 800666e:	bf00      	nop
 8006670:	7fefffff 	.word	0x7fefffff
 8006674:	08009098 	.word	0x08009098
 8006678:	08009094 	.word	0x08009094
 800667c:	080090a0 	.word	0x080090a0
 8006680:	0800909c 	.word	0x0800909c
 8006684:	080090a4 	.word	0x080090a4
 8006688:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800668a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800668e:	4553      	cmp	r3, sl
 8006690:	bfa8      	it	ge
 8006692:	4653      	movge	r3, sl
 8006694:	2b00      	cmp	r3, #0
 8006696:	4699      	mov	r9, r3
 8006698:	dc36      	bgt.n	8006708 <_printf_float+0x360>
 800669a:	f04f 0b00 	mov.w	fp, #0
 800669e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066a2:	f104 021a 	add.w	r2, r4, #26
 80066a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80066a8:	9306      	str	r3, [sp, #24]
 80066aa:	eba3 0309 	sub.w	r3, r3, r9
 80066ae:	455b      	cmp	r3, fp
 80066b0:	dc31      	bgt.n	8006716 <_printf_float+0x36e>
 80066b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066b4:	459a      	cmp	sl, r3
 80066b6:	dc3a      	bgt.n	800672e <_printf_float+0x386>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	07da      	lsls	r2, r3, #31
 80066bc:	d437      	bmi.n	800672e <_printf_float+0x386>
 80066be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c0:	ebaa 0903 	sub.w	r9, sl, r3
 80066c4:	9b06      	ldr	r3, [sp, #24]
 80066c6:	ebaa 0303 	sub.w	r3, sl, r3
 80066ca:	4599      	cmp	r9, r3
 80066cc:	bfa8      	it	ge
 80066ce:	4699      	movge	r9, r3
 80066d0:	f1b9 0f00 	cmp.w	r9, #0
 80066d4:	dc33      	bgt.n	800673e <_printf_float+0x396>
 80066d6:	f04f 0800 	mov.w	r8, #0
 80066da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066de:	f104 0b1a 	add.w	fp, r4, #26
 80066e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066e4:	ebaa 0303 	sub.w	r3, sl, r3
 80066e8:	eba3 0309 	sub.w	r3, r3, r9
 80066ec:	4543      	cmp	r3, r8
 80066ee:	f77f af79 	ble.w	80065e4 <_printf_float+0x23c>
 80066f2:	2301      	movs	r3, #1
 80066f4:	465a      	mov	r2, fp
 80066f6:	4631      	mov	r1, r6
 80066f8:	4628      	mov	r0, r5
 80066fa:	47b8      	blx	r7
 80066fc:	3001      	adds	r0, #1
 80066fe:	f43f aeae 	beq.w	800645e <_printf_float+0xb6>
 8006702:	f108 0801 	add.w	r8, r8, #1
 8006706:	e7ec      	b.n	80066e2 <_printf_float+0x33a>
 8006708:	4642      	mov	r2, r8
 800670a:	4631      	mov	r1, r6
 800670c:	4628      	mov	r0, r5
 800670e:	47b8      	blx	r7
 8006710:	3001      	adds	r0, #1
 8006712:	d1c2      	bne.n	800669a <_printf_float+0x2f2>
 8006714:	e6a3      	b.n	800645e <_printf_float+0xb6>
 8006716:	2301      	movs	r3, #1
 8006718:	4631      	mov	r1, r6
 800671a:	4628      	mov	r0, r5
 800671c:	9206      	str	r2, [sp, #24]
 800671e:	47b8      	blx	r7
 8006720:	3001      	adds	r0, #1
 8006722:	f43f ae9c 	beq.w	800645e <_printf_float+0xb6>
 8006726:	9a06      	ldr	r2, [sp, #24]
 8006728:	f10b 0b01 	add.w	fp, fp, #1
 800672c:	e7bb      	b.n	80066a6 <_printf_float+0x2fe>
 800672e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006732:	4631      	mov	r1, r6
 8006734:	4628      	mov	r0, r5
 8006736:	47b8      	blx	r7
 8006738:	3001      	adds	r0, #1
 800673a:	d1c0      	bne.n	80066be <_printf_float+0x316>
 800673c:	e68f      	b.n	800645e <_printf_float+0xb6>
 800673e:	9a06      	ldr	r2, [sp, #24]
 8006740:	464b      	mov	r3, r9
 8006742:	4442      	add	r2, r8
 8006744:	4631      	mov	r1, r6
 8006746:	4628      	mov	r0, r5
 8006748:	47b8      	blx	r7
 800674a:	3001      	adds	r0, #1
 800674c:	d1c3      	bne.n	80066d6 <_printf_float+0x32e>
 800674e:	e686      	b.n	800645e <_printf_float+0xb6>
 8006750:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006754:	f1ba 0f01 	cmp.w	sl, #1
 8006758:	dc01      	bgt.n	800675e <_printf_float+0x3b6>
 800675a:	07db      	lsls	r3, r3, #31
 800675c:	d536      	bpl.n	80067cc <_printf_float+0x424>
 800675e:	2301      	movs	r3, #1
 8006760:	4642      	mov	r2, r8
 8006762:	4631      	mov	r1, r6
 8006764:	4628      	mov	r0, r5
 8006766:	47b8      	blx	r7
 8006768:	3001      	adds	r0, #1
 800676a:	f43f ae78 	beq.w	800645e <_printf_float+0xb6>
 800676e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006772:	4631      	mov	r1, r6
 8006774:	4628      	mov	r0, r5
 8006776:	47b8      	blx	r7
 8006778:	3001      	adds	r0, #1
 800677a:	f43f ae70 	beq.w	800645e <_printf_float+0xb6>
 800677e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006782:	2200      	movs	r2, #0
 8006784:	2300      	movs	r3, #0
 8006786:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800678a:	f7fa f9a5 	bl	8000ad8 <__aeabi_dcmpeq>
 800678e:	b9c0      	cbnz	r0, 80067c2 <_printf_float+0x41a>
 8006790:	4653      	mov	r3, sl
 8006792:	f108 0201 	add.w	r2, r8, #1
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	47b8      	blx	r7
 800679c:	3001      	adds	r0, #1
 800679e:	d10c      	bne.n	80067ba <_printf_float+0x412>
 80067a0:	e65d      	b.n	800645e <_printf_float+0xb6>
 80067a2:	2301      	movs	r3, #1
 80067a4:	465a      	mov	r2, fp
 80067a6:	4631      	mov	r1, r6
 80067a8:	4628      	mov	r0, r5
 80067aa:	47b8      	blx	r7
 80067ac:	3001      	adds	r0, #1
 80067ae:	f43f ae56 	beq.w	800645e <_printf_float+0xb6>
 80067b2:	f108 0801 	add.w	r8, r8, #1
 80067b6:	45d0      	cmp	r8, sl
 80067b8:	dbf3      	blt.n	80067a2 <_printf_float+0x3fa>
 80067ba:	464b      	mov	r3, r9
 80067bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80067c0:	e6df      	b.n	8006582 <_printf_float+0x1da>
 80067c2:	f04f 0800 	mov.w	r8, #0
 80067c6:	f104 0b1a 	add.w	fp, r4, #26
 80067ca:	e7f4      	b.n	80067b6 <_printf_float+0x40e>
 80067cc:	2301      	movs	r3, #1
 80067ce:	4642      	mov	r2, r8
 80067d0:	e7e1      	b.n	8006796 <_printf_float+0x3ee>
 80067d2:	2301      	movs	r3, #1
 80067d4:	464a      	mov	r2, r9
 80067d6:	4631      	mov	r1, r6
 80067d8:	4628      	mov	r0, r5
 80067da:	47b8      	blx	r7
 80067dc:	3001      	adds	r0, #1
 80067de:	f43f ae3e 	beq.w	800645e <_printf_float+0xb6>
 80067e2:	f108 0801 	add.w	r8, r8, #1
 80067e6:	68e3      	ldr	r3, [r4, #12]
 80067e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80067ea:	1a5b      	subs	r3, r3, r1
 80067ec:	4543      	cmp	r3, r8
 80067ee:	dcf0      	bgt.n	80067d2 <_printf_float+0x42a>
 80067f0:	e6fc      	b.n	80065ec <_printf_float+0x244>
 80067f2:	f04f 0800 	mov.w	r8, #0
 80067f6:	f104 0919 	add.w	r9, r4, #25
 80067fa:	e7f4      	b.n	80067e6 <_printf_float+0x43e>

080067fc <_printf_common>:
 80067fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006800:	4616      	mov	r6, r2
 8006802:	4698      	mov	r8, r3
 8006804:	688a      	ldr	r2, [r1, #8]
 8006806:	690b      	ldr	r3, [r1, #16]
 8006808:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800680c:	4293      	cmp	r3, r2
 800680e:	bfb8      	it	lt
 8006810:	4613      	movlt	r3, r2
 8006812:	6033      	str	r3, [r6, #0]
 8006814:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006818:	4607      	mov	r7, r0
 800681a:	460c      	mov	r4, r1
 800681c:	b10a      	cbz	r2, 8006822 <_printf_common+0x26>
 800681e:	3301      	adds	r3, #1
 8006820:	6033      	str	r3, [r6, #0]
 8006822:	6823      	ldr	r3, [r4, #0]
 8006824:	0699      	lsls	r1, r3, #26
 8006826:	bf42      	ittt	mi
 8006828:	6833      	ldrmi	r3, [r6, #0]
 800682a:	3302      	addmi	r3, #2
 800682c:	6033      	strmi	r3, [r6, #0]
 800682e:	6825      	ldr	r5, [r4, #0]
 8006830:	f015 0506 	ands.w	r5, r5, #6
 8006834:	d106      	bne.n	8006844 <_printf_common+0x48>
 8006836:	f104 0a19 	add.w	sl, r4, #25
 800683a:	68e3      	ldr	r3, [r4, #12]
 800683c:	6832      	ldr	r2, [r6, #0]
 800683e:	1a9b      	subs	r3, r3, r2
 8006840:	42ab      	cmp	r3, r5
 8006842:	dc26      	bgt.n	8006892 <_printf_common+0x96>
 8006844:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006848:	6822      	ldr	r2, [r4, #0]
 800684a:	3b00      	subs	r3, #0
 800684c:	bf18      	it	ne
 800684e:	2301      	movne	r3, #1
 8006850:	0692      	lsls	r2, r2, #26
 8006852:	d42b      	bmi.n	80068ac <_printf_common+0xb0>
 8006854:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006858:	4641      	mov	r1, r8
 800685a:	4638      	mov	r0, r7
 800685c:	47c8      	blx	r9
 800685e:	3001      	adds	r0, #1
 8006860:	d01e      	beq.n	80068a0 <_printf_common+0xa4>
 8006862:	6823      	ldr	r3, [r4, #0]
 8006864:	6922      	ldr	r2, [r4, #16]
 8006866:	f003 0306 	and.w	r3, r3, #6
 800686a:	2b04      	cmp	r3, #4
 800686c:	bf02      	ittt	eq
 800686e:	68e5      	ldreq	r5, [r4, #12]
 8006870:	6833      	ldreq	r3, [r6, #0]
 8006872:	1aed      	subeq	r5, r5, r3
 8006874:	68a3      	ldr	r3, [r4, #8]
 8006876:	bf0c      	ite	eq
 8006878:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800687c:	2500      	movne	r5, #0
 800687e:	4293      	cmp	r3, r2
 8006880:	bfc4      	itt	gt
 8006882:	1a9b      	subgt	r3, r3, r2
 8006884:	18ed      	addgt	r5, r5, r3
 8006886:	2600      	movs	r6, #0
 8006888:	341a      	adds	r4, #26
 800688a:	42b5      	cmp	r5, r6
 800688c:	d11a      	bne.n	80068c4 <_printf_common+0xc8>
 800688e:	2000      	movs	r0, #0
 8006890:	e008      	b.n	80068a4 <_printf_common+0xa8>
 8006892:	2301      	movs	r3, #1
 8006894:	4652      	mov	r2, sl
 8006896:	4641      	mov	r1, r8
 8006898:	4638      	mov	r0, r7
 800689a:	47c8      	blx	r9
 800689c:	3001      	adds	r0, #1
 800689e:	d103      	bne.n	80068a8 <_printf_common+0xac>
 80068a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068a8:	3501      	adds	r5, #1
 80068aa:	e7c6      	b.n	800683a <_printf_common+0x3e>
 80068ac:	18e1      	adds	r1, r4, r3
 80068ae:	1c5a      	adds	r2, r3, #1
 80068b0:	2030      	movs	r0, #48	@ 0x30
 80068b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068b6:	4422      	add	r2, r4
 80068b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068c0:	3302      	adds	r3, #2
 80068c2:	e7c7      	b.n	8006854 <_printf_common+0x58>
 80068c4:	2301      	movs	r3, #1
 80068c6:	4622      	mov	r2, r4
 80068c8:	4641      	mov	r1, r8
 80068ca:	4638      	mov	r0, r7
 80068cc:	47c8      	blx	r9
 80068ce:	3001      	adds	r0, #1
 80068d0:	d0e6      	beq.n	80068a0 <_printf_common+0xa4>
 80068d2:	3601      	adds	r6, #1
 80068d4:	e7d9      	b.n	800688a <_printf_common+0x8e>
	...

080068d8 <_printf_i>:
 80068d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068dc:	7e0f      	ldrb	r7, [r1, #24]
 80068de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80068e0:	2f78      	cmp	r7, #120	@ 0x78
 80068e2:	4691      	mov	r9, r2
 80068e4:	4680      	mov	r8, r0
 80068e6:	460c      	mov	r4, r1
 80068e8:	469a      	mov	sl, r3
 80068ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80068ee:	d807      	bhi.n	8006900 <_printf_i+0x28>
 80068f0:	2f62      	cmp	r7, #98	@ 0x62
 80068f2:	d80a      	bhi.n	800690a <_printf_i+0x32>
 80068f4:	2f00      	cmp	r7, #0
 80068f6:	f000 80d1 	beq.w	8006a9c <_printf_i+0x1c4>
 80068fa:	2f58      	cmp	r7, #88	@ 0x58
 80068fc:	f000 80b8 	beq.w	8006a70 <_printf_i+0x198>
 8006900:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006904:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006908:	e03a      	b.n	8006980 <_printf_i+0xa8>
 800690a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800690e:	2b15      	cmp	r3, #21
 8006910:	d8f6      	bhi.n	8006900 <_printf_i+0x28>
 8006912:	a101      	add	r1, pc, #4	@ (adr r1, 8006918 <_printf_i+0x40>)
 8006914:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006918:	08006971 	.word	0x08006971
 800691c:	08006985 	.word	0x08006985
 8006920:	08006901 	.word	0x08006901
 8006924:	08006901 	.word	0x08006901
 8006928:	08006901 	.word	0x08006901
 800692c:	08006901 	.word	0x08006901
 8006930:	08006985 	.word	0x08006985
 8006934:	08006901 	.word	0x08006901
 8006938:	08006901 	.word	0x08006901
 800693c:	08006901 	.word	0x08006901
 8006940:	08006901 	.word	0x08006901
 8006944:	08006a83 	.word	0x08006a83
 8006948:	080069af 	.word	0x080069af
 800694c:	08006a3d 	.word	0x08006a3d
 8006950:	08006901 	.word	0x08006901
 8006954:	08006901 	.word	0x08006901
 8006958:	08006aa5 	.word	0x08006aa5
 800695c:	08006901 	.word	0x08006901
 8006960:	080069af 	.word	0x080069af
 8006964:	08006901 	.word	0x08006901
 8006968:	08006901 	.word	0x08006901
 800696c:	08006a45 	.word	0x08006a45
 8006970:	6833      	ldr	r3, [r6, #0]
 8006972:	1d1a      	adds	r2, r3, #4
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	6032      	str	r2, [r6, #0]
 8006978:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800697c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006980:	2301      	movs	r3, #1
 8006982:	e09c      	b.n	8006abe <_printf_i+0x1e6>
 8006984:	6833      	ldr	r3, [r6, #0]
 8006986:	6820      	ldr	r0, [r4, #0]
 8006988:	1d19      	adds	r1, r3, #4
 800698a:	6031      	str	r1, [r6, #0]
 800698c:	0606      	lsls	r6, r0, #24
 800698e:	d501      	bpl.n	8006994 <_printf_i+0xbc>
 8006990:	681d      	ldr	r5, [r3, #0]
 8006992:	e003      	b.n	800699c <_printf_i+0xc4>
 8006994:	0645      	lsls	r5, r0, #25
 8006996:	d5fb      	bpl.n	8006990 <_printf_i+0xb8>
 8006998:	f9b3 5000 	ldrsh.w	r5, [r3]
 800699c:	2d00      	cmp	r5, #0
 800699e:	da03      	bge.n	80069a8 <_printf_i+0xd0>
 80069a0:	232d      	movs	r3, #45	@ 0x2d
 80069a2:	426d      	negs	r5, r5
 80069a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069a8:	4858      	ldr	r0, [pc, #352]	@ (8006b0c <_printf_i+0x234>)
 80069aa:	230a      	movs	r3, #10
 80069ac:	e011      	b.n	80069d2 <_printf_i+0xfa>
 80069ae:	6821      	ldr	r1, [r4, #0]
 80069b0:	6833      	ldr	r3, [r6, #0]
 80069b2:	0608      	lsls	r0, r1, #24
 80069b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80069b8:	d402      	bmi.n	80069c0 <_printf_i+0xe8>
 80069ba:	0649      	lsls	r1, r1, #25
 80069bc:	bf48      	it	mi
 80069be:	b2ad      	uxthmi	r5, r5
 80069c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80069c2:	4852      	ldr	r0, [pc, #328]	@ (8006b0c <_printf_i+0x234>)
 80069c4:	6033      	str	r3, [r6, #0]
 80069c6:	bf14      	ite	ne
 80069c8:	230a      	movne	r3, #10
 80069ca:	2308      	moveq	r3, #8
 80069cc:	2100      	movs	r1, #0
 80069ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069d2:	6866      	ldr	r6, [r4, #4]
 80069d4:	60a6      	str	r6, [r4, #8]
 80069d6:	2e00      	cmp	r6, #0
 80069d8:	db05      	blt.n	80069e6 <_printf_i+0x10e>
 80069da:	6821      	ldr	r1, [r4, #0]
 80069dc:	432e      	orrs	r6, r5
 80069de:	f021 0104 	bic.w	r1, r1, #4
 80069e2:	6021      	str	r1, [r4, #0]
 80069e4:	d04b      	beq.n	8006a7e <_printf_i+0x1a6>
 80069e6:	4616      	mov	r6, r2
 80069e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80069ec:	fb03 5711 	mls	r7, r3, r1, r5
 80069f0:	5dc7      	ldrb	r7, [r0, r7]
 80069f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069f6:	462f      	mov	r7, r5
 80069f8:	42bb      	cmp	r3, r7
 80069fa:	460d      	mov	r5, r1
 80069fc:	d9f4      	bls.n	80069e8 <_printf_i+0x110>
 80069fe:	2b08      	cmp	r3, #8
 8006a00:	d10b      	bne.n	8006a1a <_printf_i+0x142>
 8006a02:	6823      	ldr	r3, [r4, #0]
 8006a04:	07df      	lsls	r7, r3, #31
 8006a06:	d508      	bpl.n	8006a1a <_printf_i+0x142>
 8006a08:	6923      	ldr	r3, [r4, #16]
 8006a0a:	6861      	ldr	r1, [r4, #4]
 8006a0c:	4299      	cmp	r1, r3
 8006a0e:	bfde      	ittt	le
 8006a10:	2330      	movle	r3, #48	@ 0x30
 8006a12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a16:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006a1a:	1b92      	subs	r2, r2, r6
 8006a1c:	6122      	str	r2, [r4, #16]
 8006a1e:	f8cd a000 	str.w	sl, [sp]
 8006a22:	464b      	mov	r3, r9
 8006a24:	aa03      	add	r2, sp, #12
 8006a26:	4621      	mov	r1, r4
 8006a28:	4640      	mov	r0, r8
 8006a2a:	f7ff fee7 	bl	80067fc <_printf_common>
 8006a2e:	3001      	adds	r0, #1
 8006a30:	d14a      	bne.n	8006ac8 <_printf_i+0x1f0>
 8006a32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a36:	b004      	add	sp, #16
 8006a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a3c:	6823      	ldr	r3, [r4, #0]
 8006a3e:	f043 0320 	orr.w	r3, r3, #32
 8006a42:	6023      	str	r3, [r4, #0]
 8006a44:	4832      	ldr	r0, [pc, #200]	@ (8006b10 <_printf_i+0x238>)
 8006a46:	2778      	movs	r7, #120	@ 0x78
 8006a48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a4c:	6823      	ldr	r3, [r4, #0]
 8006a4e:	6831      	ldr	r1, [r6, #0]
 8006a50:	061f      	lsls	r7, r3, #24
 8006a52:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a56:	d402      	bmi.n	8006a5e <_printf_i+0x186>
 8006a58:	065f      	lsls	r7, r3, #25
 8006a5a:	bf48      	it	mi
 8006a5c:	b2ad      	uxthmi	r5, r5
 8006a5e:	6031      	str	r1, [r6, #0]
 8006a60:	07d9      	lsls	r1, r3, #31
 8006a62:	bf44      	itt	mi
 8006a64:	f043 0320 	orrmi.w	r3, r3, #32
 8006a68:	6023      	strmi	r3, [r4, #0]
 8006a6a:	b11d      	cbz	r5, 8006a74 <_printf_i+0x19c>
 8006a6c:	2310      	movs	r3, #16
 8006a6e:	e7ad      	b.n	80069cc <_printf_i+0xf4>
 8006a70:	4826      	ldr	r0, [pc, #152]	@ (8006b0c <_printf_i+0x234>)
 8006a72:	e7e9      	b.n	8006a48 <_printf_i+0x170>
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	f023 0320 	bic.w	r3, r3, #32
 8006a7a:	6023      	str	r3, [r4, #0]
 8006a7c:	e7f6      	b.n	8006a6c <_printf_i+0x194>
 8006a7e:	4616      	mov	r6, r2
 8006a80:	e7bd      	b.n	80069fe <_printf_i+0x126>
 8006a82:	6833      	ldr	r3, [r6, #0]
 8006a84:	6825      	ldr	r5, [r4, #0]
 8006a86:	6961      	ldr	r1, [r4, #20]
 8006a88:	1d18      	adds	r0, r3, #4
 8006a8a:	6030      	str	r0, [r6, #0]
 8006a8c:	062e      	lsls	r6, r5, #24
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	d501      	bpl.n	8006a96 <_printf_i+0x1be>
 8006a92:	6019      	str	r1, [r3, #0]
 8006a94:	e002      	b.n	8006a9c <_printf_i+0x1c4>
 8006a96:	0668      	lsls	r0, r5, #25
 8006a98:	d5fb      	bpl.n	8006a92 <_printf_i+0x1ba>
 8006a9a:	8019      	strh	r1, [r3, #0]
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	6123      	str	r3, [r4, #16]
 8006aa0:	4616      	mov	r6, r2
 8006aa2:	e7bc      	b.n	8006a1e <_printf_i+0x146>
 8006aa4:	6833      	ldr	r3, [r6, #0]
 8006aa6:	1d1a      	adds	r2, r3, #4
 8006aa8:	6032      	str	r2, [r6, #0]
 8006aaa:	681e      	ldr	r6, [r3, #0]
 8006aac:	6862      	ldr	r2, [r4, #4]
 8006aae:	2100      	movs	r1, #0
 8006ab0:	4630      	mov	r0, r6
 8006ab2:	f7f9 fb95 	bl	80001e0 <memchr>
 8006ab6:	b108      	cbz	r0, 8006abc <_printf_i+0x1e4>
 8006ab8:	1b80      	subs	r0, r0, r6
 8006aba:	6060      	str	r0, [r4, #4]
 8006abc:	6863      	ldr	r3, [r4, #4]
 8006abe:	6123      	str	r3, [r4, #16]
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ac6:	e7aa      	b.n	8006a1e <_printf_i+0x146>
 8006ac8:	6923      	ldr	r3, [r4, #16]
 8006aca:	4632      	mov	r2, r6
 8006acc:	4649      	mov	r1, r9
 8006ace:	4640      	mov	r0, r8
 8006ad0:	47d0      	blx	sl
 8006ad2:	3001      	adds	r0, #1
 8006ad4:	d0ad      	beq.n	8006a32 <_printf_i+0x15a>
 8006ad6:	6823      	ldr	r3, [r4, #0]
 8006ad8:	079b      	lsls	r3, r3, #30
 8006ada:	d413      	bmi.n	8006b04 <_printf_i+0x22c>
 8006adc:	68e0      	ldr	r0, [r4, #12]
 8006ade:	9b03      	ldr	r3, [sp, #12]
 8006ae0:	4298      	cmp	r0, r3
 8006ae2:	bfb8      	it	lt
 8006ae4:	4618      	movlt	r0, r3
 8006ae6:	e7a6      	b.n	8006a36 <_printf_i+0x15e>
 8006ae8:	2301      	movs	r3, #1
 8006aea:	4632      	mov	r2, r6
 8006aec:	4649      	mov	r1, r9
 8006aee:	4640      	mov	r0, r8
 8006af0:	47d0      	blx	sl
 8006af2:	3001      	adds	r0, #1
 8006af4:	d09d      	beq.n	8006a32 <_printf_i+0x15a>
 8006af6:	3501      	adds	r5, #1
 8006af8:	68e3      	ldr	r3, [r4, #12]
 8006afa:	9903      	ldr	r1, [sp, #12]
 8006afc:	1a5b      	subs	r3, r3, r1
 8006afe:	42ab      	cmp	r3, r5
 8006b00:	dcf2      	bgt.n	8006ae8 <_printf_i+0x210>
 8006b02:	e7eb      	b.n	8006adc <_printf_i+0x204>
 8006b04:	2500      	movs	r5, #0
 8006b06:	f104 0619 	add.w	r6, r4, #25
 8006b0a:	e7f5      	b.n	8006af8 <_printf_i+0x220>
 8006b0c:	080090a6 	.word	0x080090a6
 8006b10:	080090b7 	.word	0x080090b7

08006b14 <std>:
 8006b14:	2300      	movs	r3, #0
 8006b16:	b510      	push	{r4, lr}
 8006b18:	4604      	mov	r4, r0
 8006b1a:	e9c0 3300 	strd	r3, r3, [r0]
 8006b1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b22:	6083      	str	r3, [r0, #8]
 8006b24:	8181      	strh	r1, [r0, #12]
 8006b26:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b28:	81c2      	strh	r2, [r0, #14]
 8006b2a:	6183      	str	r3, [r0, #24]
 8006b2c:	4619      	mov	r1, r3
 8006b2e:	2208      	movs	r2, #8
 8006b30:	305c      	adds	r0, #92	@ 0x5c
 8006b32:	f000 f916 	bl	8006d62 <memset>
 8006b36:	4b0d      	ldr	r3, [pc, #52]	@ (8006b6c <std+0x58>)
 8006b38:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b70 <std+0x5c>)
 8006b3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b74 <std+0x60>)
 8006b40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b42:	4b0d      	ldr	r3, [pc, #52]	@ (8006b78 <std+0x64>)
 8006b44:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b46:	4b0d      	ldr	r3, [pc, #52]	@ (8006b7c <std+0x68>)
 8006b48:	6224      	str	r4, [r4, #32]
 8006b4a:	429c      	cmp	r4, r3
 8006b4c:	d006      	beq.n	8006b5c <std+0x48>
 8006b4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b52:	4294      	cmp	r4, r2
 8006b54:	d002      	beq.n	8006b5c <std+0x48>
 8006b56:	33d0      	adds	r3, #208	@ 0xd0
 8006b58:	429c      	cmp	r4, r3
 8006b5a:	d105      	bne.n	8006b68 <std+0x54>
 8006b5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b64:	f000 b97a 	b.w	8006e5c <__retarget_lock_init_recursive>
 8006b68:	bd10      	pop	{r4, pc}
 8006b6a:	bf00      	nop
 8006b6c:	08006cdd 	.word	0x08006cdd
 8006b70:	08006cff 	.word	0x08006cff
 8006b74:	08006d37 	.word	0x08006d37
 8006b78:	08006d5b 	.word	0x08006d5b
 8006b7c:	20004508 	.word	0x20004508

08006b80 <stdio_exit_handler>:
 8006b80:	4a02      	ldr	r2, [pc, #8]	@ (8006b8c <stdio_exit_handler+0xc>)
 8006b82:	4903      	ldr	r1, [pc, #12]	@ (8006b90 <stdio_exit_handler+0x10>)
 8006b84:	4803      	ldr	r0, [pc, #12]	@ (8006b94 <stdio_exit_handler+0x14>)
 8006b86:	f000 b869 	b.w	8006c5c <_fwalk_sglue>
 8006b8a:	bf00      	nop
 8006b8c:	20000010 	.word	0x20000010
 8006b90:	080087dd 	.word	0x080087dd
 8006b94:	20000020 	.word	0x20000020

08006b98 <cleanup_stdio>:
 8006b98:	6841      	ldr	r1, [r0, #4]
 8006b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8006bcc <cleanup_stdio+0x34>)
 8006b9c:	4299      	cmp	r1, r3
 8006b9e:	b510      	push	{r4, lr}
 8006ba0:	4604      	mov	r4, r0
 8006ba2:	d001      	beq.n	8006ba8 <cleanup_stdio+0x10>
 8006ba4:	f001 fe1a 	bl	80087dc <_fflush_r>
 8006ba8:	68a1      	ldr	r1, [r4, #8]
 8006baa:	4b09      	ldr	r3, [pc, #36]	@ (8006bd0 <cleanup_stdio+0x38>)
 8006bac:	4299      	cmp	r1, r3
 8006bae:	d002      	beq.n	8006bb6 <cleanup_stdio+0x1e>
 8006bb0:	4620      	mov	r0, r4
 8006bb2:	f001 fe13 	bl	80087dc <_fflush_r>
 8006bb6:	68e1      	ldr	r1, [r4, #12]
 8006bb8:	4b06      	ldr	r3, [pc, #24]	@ (8006bd4 <cleanup_stdio+0x3c>)
 8006bba:	4299      	cmp	r1, r3
 8006bbc:	d004      	beq.n	8006bc8 <cleanup_stdio+0x30>
 8006bbe:	4620      	mov	r0, r4
 8006bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bc4:	f001 be0a 	b.w	80087dc <_fflush_r>
 8006bc8:	bd10      	pop	{r4, pc}
 8006bca:	bf00      	nop
 8006bcc:	20004508 	.word	0x20004508
 8006bd0:	20004570 	.word	0x20004570
 8006bd4:	200045d8 	.word	0x200045d8

08006bd8 <global_stdio_init.part.0>:
 8006bd8:	b510      	push	{r4, lr}
 8006bda:	4b0b      	ldr	r3, [pc, #44]	@ (8006c08 <global_stdio_init.part.0+0x30>)
 8006bdc:	4c0b      	ldr	r4, [pc, #44]	@ (8006c0c <global_stdio_init.part.0+0x34>)
 8006bde:	4a0c      	ldr	r2, [pc, #48]	@ (8006c10 <global_stdio_init.part.0+0x38>)
 8006be0:	601a      	str	r2, [r3, #0]
 8006be2:	4620      	mov	r0, r4
 8006be4:	2200      	movs	r2, #0
 8006be6:	2104      	movs	r1, #4
 8006be8:	f7ff ff94 	bl	8006b14 <std>
 8006bec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	2109      	movs	r1, #9
 8006bf4:	f7ff ff8e 	bl	8006b14 <std>
 8006bf8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bfc:	2202      	movs	r2, #2
 8006bfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c02:	2112      	movs	r1, #18
 8006c04:	f7ff bf86 	b.w	8006b14 <std>
 8006c08:	20004640 	.word	0x20004640
 8006c0c:	20004508 	.word	0x20004508
 8006c10:	08006b81 	.word	0x08006b81

08006c14 <__sfp_lock_acquire>:
 8006c14:	4801      	ldr	r0, [pc, #4]	@ (8006c1c <__sfp_lock_acquire+0x8>)
 8006c16:	f000 b922 	b.w	8006e5e <__retarget_lock_acquire_recursive>
 8006c1a:	bf00      	nop
 8006c1c:	20004649 	.word	0x20004649

08006c20 <__sfp_lock_release>:
 8006c20:	4801      	ldr	r0, [pc, #4]	@ (8006c28 <__sfp_lock_release+0x8>)
 8006c22:	f000 b91d 	b.w	8006e60 <__retarget_lock_release_recursive>
 8006c26:	bf00      	nop
 8006c28:	20004649 	.word	0x20004649

08006c2c <__sinit>:
 8006c2c:	b510      	push	{r4, lr}
 8006c2e:	4604      	mov	r4, r0
 8006c30:	f7ff fff0 	bl	8006c14 <__sfp_lock_acquire>
 8006c34:	6a23      	ldr	r3, [r4, #32]
 8006c36:	b11b      	cbz	r3, 8006c40 <__sinit+0x14>
 8006c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c3c:	f7ff bff0 	b.w	8006c20 <__sfp_lock_release>
 8006c40:	4b04      	ldr	r3, [pc, #16]	@ (8006c54 <__sinit+0x28>)
 8006c42:	6223      	str	r3, [r4, #32]
 8006c44:	4b04      	ldr	r3, [pc, #16]	@ (8006c58 <__sinit+0x2c>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d1f5      	bne.n	8006c38 <__sinit+0xc>
 8006c4c:	f7ff ffc4 	bl	8006bd8 <global_stdio_init.part.0>
 8006c50:	e7f2      	b.n	8006c38 <__sinit+0xc>
 8006c52:	bf00      	nop
 8006c54:	08006b99 	.word	0x08006b99
 8006c58:	20004640 	.word	0x20004640

08006c5c <_fwalk_sglue>:
 8006c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c60:	4607      	mov	r7, r0
 8006c62:	4688      	mov	r8, r1
 8006c64:	4614      	mov	r4, r2
 8006c66:	2600      	movs	r6, #0
 8006c68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c6c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c70:	d505      	bpl.n	8006c7e <_fwalk_sglue+0x22>
 8006c72:	6824      	ldr	r4, [r4, #0]
 8006c74:	2c00      	cmp	r4, #0
 8006c76:	d1f7      	bne.n	8006c68 <_fwalk_sglue+0xc>
 8006c78:	4630      	mov	r0, r6
 8006c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c7e:	89ab      	ldrh	r3, [r5, #12]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d907      	bls.n	8006c94 <_fwalk_sglue+0x38>
 8006c84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c88:	3301      	adds	r3, #1
 8006c8a:	d003      	beq.n	8006c94 <_fwalk_sglue+0x38>
 8006c8c:	4629      	mov	r1, r5
 8006c8e:	4638      	mov	r0, r7
 8006c90:	47c0      	blx	r8
 8006c92:	4306      	orrs	r6, r0
 8006c94:	3568      	adds	r5, #104	@ 0x68
 8006c96:	e7e9      	b.n	8006c6c <_fwalk_sglue+0x10>

08006c98 <siprintf>:
 8006c98:	b40e      	push	{r1, r2, r3}
 8006c9a:	b510      	push	{r4, lr}
 8006c9c:	b09d      	sub	sp, #116	@ 0x74
 8006c9e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006ca0:	9002      	str	r0, [sp, #8]
 8006ca2:	9006      	str	r0, [sp, #24]
 8006ca4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ca8:	480a      	ldr	r0, [pc, #40]	@ (8006cd4 <siprintf+0x3c>)
 8006caa:	9107      	str	r1, [sp, #28]
 8006cac:	9104      	str	r1, [sp, #16]
 8006cae:	490a      	ldr	r1, [pc, #40]	@ (8006cd8 <siprintf+0x40>)
 8006cb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cb4:	9105      	str	r1, [sp, #20]
 8006cb6:	2400      	movs	r4, #0
 8006cb8:	a902      	add	r1, sp, #8
 8006cba:	6800      	ldr	r0, [r0, #0]
 8006cbc:	9301      	str	r3, [sp, #4]
 8006cbe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006cc0:	f001 fc0c 	bl	80084dc <_svfiprintf_r>
 8006cc4:	9b02      	ldr	r3, [sp, #8]
 8006cc6:	701c      	strb	r4, [r3, #0]
 8006cc8:	b01d      	add	sp, #116	@ 0x74
 8006cca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cce:	b003      	add	sp, #12
 8006cd0:	4770      	bx	lr
 8006cd2:	bf00      	nop
 8006cd4:	2000001c 	.word	0x2000001c
 8006cd8:	ffff0208 	.word	0xffff0208

08006cdc <__sread>:
 8006cdc:	b510      	push	{r4, lr}
 8006cde:	460c      	mov	r4, r1
 8006ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ce4:	f000 f86c 	bl	8006dc0 <_read_r>
 8006ce8:	2800      	cmp	r0, #0
 8006cea:	bfab      	itete	ge
 8006cec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006cee:	89a3      	ldrhlt	r3, [r4, #12]
 8006cf0:	181b      	addge	r3, r3, r0
 8006cf2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006cf6:	bfac      	ite	ge
 8006cf8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006cfa:	81a3      	strhlt	r3, [r4, #12]
 8006cfc:	bd10      	pop	{r4, pc}

08006cfe <__swrite>:
 8006cfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d02:	461f      	mov	r7, r3
 8006d04:	898b      	ldrh	r3, [r1, #12]
 8006d06:	05db      	lsls	r3, r3, #23
 8006d08:	4605      	mov	r5, r0
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	4616      	mov	r6, r2
 8006d0e:	d505      	bpl.n	8006d1c <__swrite+0x1e>
 8006d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d14:	2302      	movs	r3, #2
 8006d16:	2200      	movs	r2, #0
 8006d18:	f000 f840 	bl	8006d9c <_lseek_r>
 8006d1c:	89a3      	ldrh	r3, [r4, #12]
 8006d1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d26:	81a3      	strh	r3, [r4, #12]
 8006d28:	4632      	mov	r2, r6
 8006d2a:	463b      	mov	r3, r7
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d32:	f000 b857 	b.w	8006de4 <_write_r>

08006d36 <__sseek>:
 8006d36:	b510      	push	{r4, lr}
 8006d38:	460c      	mov	r4, r1
 8006d3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d3e:	f000 f82d 	bl	8006d9c <_lseek_r>
 8006d42:	1c43      	adds	r3, r0, #1
 8006d44:	89a3      	ldrh	r3, [r4, #12]
 8006d46:	bf15      	itete	ne
 8006d48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006d4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d52:	81a3      	strheq	r3, [r4, #12]
 8006d54:	bf18      	it	ne
 8006d56:	81a3      	strhne	r3, [r4, #12]
 8006d58:	bd10      	pop	{r4, pc}

08006d5a <__sclose>:
 8006d5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d5e:	f000 b80d 	b.w	8006d7c <_close_r>

08006d62 <memset>:
 8006d62:	4402      	add	r2, r0
 8006d64:	4603      	mov	r3, r0
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d100      	bne.n	8006d6c <memset+0xa>
 8006d6a:	4770      	bx	lr
 8006d6c:	f803 1b01 	strb.w	r1, [r3], #1
 8006d70:	e7f9      	b.n	8006d66 <memset+0x4>
	...

08006d74 <_localeconv_r>:
 8006d74:	4800      	ldr	r0, [pc, #0]	@ (8006d78 <_localeconv_r+0x4>)
 8006d76:	4770      	bx	lr
 8006d78:	2000015c 	.word	0x2000015c

08006d7c <_close_r>:
 8006d7c:	b538      	push	{r3, r4, r5, lr}
 8006d7e:	4d06      	ldr	r5, [pc, #24]	@ (8006d98 <_close_r+0x1c>)
 8006d80:	2300      	movs	r3, #0
 8006d82:	4604      	mov	r4, r0
 8006d84:	4608      	mov	r0, r1
 8006d86:	602b      	str	r3, [r5, #0]
 8006d88:	f7fa fddc 	bl	8001944 <_close>
 8006d8c:	1c43      	adds	r3, r0, #1
 8006d8e:	d102      	bne.n	8006d96 <_close_r+0x1a>
 8006d90:	682b      	ldr	r3, [r5, #0]
 8006d92:	b103      	cbz	r3, 8006d96 <_close_r+0x1a>
 8006d94:	6023      	str	r3, [r4, #0]
 8006d96:	bd38      	pop	{r3, r4, r5, pc}
 8006d98:	20004644 	.word	0x20004644

08006d9c <_lseek_r>:
 8006d9c:	b538      	push	{r3, r4, r5, lr}
 8006d9e:	4d07      	ldr	r5, [pc, #28]	@ (8006dbc <_lseek_r+0x20>)
 8006da0:	4604      	mov	r4, r0
 8006da2:	4608      	mov	r0, r1
 8006da4:	4611      	mov	r1, r2
 8006da6:	2200      	movs	r2, #0
 8006da8:	602a      	str	r2, [r5, #0]
 8006daa:	461a      	mov	r2, r3
 8006dac:	f7fa fdf1 	bl	8001992 <_lseek>
 8006db0:	1c43      	adds	r3, r0, #1
 8006db2:	d102      	bne.n	8006dba <_lseek_r+0x1e>
 8006db4:	682b      	ldr	r3, [r5, #0]
 8006db6:	b103      	cbz	r3, 8006dba <_lseek_r+0x1e>
 8006db8:	6023      	str	r3, [r4, #0]
 8006dba:	bd38      	pop	{r3, r4, r5, pc}
 8006dbc:	20004644 	.word	0x20004644

08006dc0 <_read_r>:
 8006dc0:	b538      	push	{r3, r4, r5, lr}
 8006dc2:	4d07      	ldr	r5, [pc, #28]	@ (8006de0 <_read_r+0x20>)
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	4608      	mov	r0, r1
 8006dc8:	4611      	mov	r1, r2
 8006dca:	2200      	movs	r2, #0
 8006dcc:	602a      	str	r2, [r5, #0]
 8006dce:	461a      	mov	r2, r3
 8006dd0:	f7fa fd7f 	bl	80018d2 <_read>
 8006dd4:	1c43      	adds	r3, r0, #1
 8006dd6:	d102      	bne.n	8006dde <_read_r+0x1e>
 8006dd8:	682b      	ldr	r3, [r5, #0]
 8006dda:	b103      	cbz	r3, 8006dde <_read_r+0x1e>
 8006ddc:	6023      	str	r3, [r4, #0]
 8006dde:	bd38      	pop	{r3, r4, r5, pc}
 8006de0:	20004644 	.word	0x20004644

08006de4 <_write_r>:
 8006de4:	b538      	push	{r3, r4, r5, lr}
 8006de6:	4d07      	ldr	r5, [pc, #28]	@ (8006e04 <_write_r+0x20>)
 8006de8:	4604      	mov	r4, r0
 8006dea:	4608      	mov	r0, r1
 8006dec:	4611      	mov	r1, r2
 8006dee:	2200      	movs	r2, #0
 8006df0:	602a      	str	r2, [r5, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	f7fa fd8a 	bl	800190c <_write>
 8006df8:	1c43      	adds	r3, r0, #1
 8006dfa:	d102      	bne.n	8006e02 <_write_r+0x1e>
 8006dfc:	682b      	ldr	r3, [r5, #0]
 8006dfe:	b103      	cbz	r3, 8006e02 <_write_r+0x1e>
 8006e00:	6023      	str	r3, [r4, #0]
 8006e02:	bd38      	pop	{r3, r4, r5, pc}
 8006e04:	20004644 	.word	0x20004644

08006e08 <__errno>:
 8006e08:	4b01      	ldr	r3, [pc, #4]	@ (8006e10 <__errno+0x8>)
 8006e0a:	6818      	ldr	r0, [r3, #0]
 8006e0c:	4770      	bx	lr
 8006e0e:	bf00      	nop
 8006e10:	2000001c 	.word	0x2000001c

08006e14 <__libc_init_array>:
 8006e14:	b570      	push	{r4, r5, r6, lr}
 8006e16:	4d0d      	ldr	r5, [pc, #52]	@ (8006e4c <__libc_init_array+0x38>)
 8006e18:	4c0d      	ldr	r4, [pc, #52]	@ (8006e50 <__libc_init_array+0x3c>)
 8006e1a:	1b64      	subs	r4, r4, r5
 8006e1c:	10a4      	asrs	r4, r4, #2
 8006e1e:	2600      	movs	r6, #0
 8006e20:	42a6      	cmp	r6, r4
 8006e22:	d109      	bne.n	8006e38 <__libc_init_array+0x24>
 8006e24:	4d0b      	ldr	r5, [pc, #44]	@ (8006e54 <__libc_init_array+0x40>)
 8006e26:	4c0c      	ldr	r4, [pc, #48]	@ (8006e58 <__libc_init_array+0x44>)
 8006e28:	f002 f868 	bl	8008efc <_init>
 8006e2c:	1b64      	subs	r4, r4, r5
 8006e2e:	10a4      	asrs	r4, r4, #2
 8006e30:	2600      	movs	r6, #0
 8006e32:	42a6      	cmp	r6, r4
 8006e34:	d105      	bne.n	8006e42 <__libc_init_array+0x2e>
 8006e36:	bd70      	pop	{r4, r5, r6, pc}
 8006e38:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e3c:	4798      	blx	r3
 8006e3e:	3601      	adds	r6, #1
 8006e40:	e7ee      	b.n	8006e20 <__libc_init_array+0xc>
 8006e42:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e46:	4798      	blx	r3
 8006e48:	3601      	adds	r6, #1
 8006e4a:	e7f2      	b.n	8006e32 <__libc_init_array+0x1e>
 8006e4c:	08009414 	.word	0x08009414
 8006e50:	08009414 	.word	0x08009414
 8006e54:	08009414 	.word	0x08009414
 8006e58:	08009418 	.word	0x08009418

08006e5c <__retarget_lock_init_recursive>:
 8006e5c:	4770      	bx	lr

08006e5e <__retarget_lock_acquire_recursive>:
 8006e5e:	4770      	bx	lr

08006e60 <__retarget_lock_release_recursive>:
 8006e60:	4770      	bx	lr

08006e62 <memcpy>:
 8006e62:	440a      	add	r2, r1
 8006e64:	4291      	cmp	r1, r2
 8006e66:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006e6a:	d100      	bne.n	8006e6e <memcpy+0xc>
 8006e6c:	4770      	bx	lr
 8006e6e:	b510      	push	{r4, lr}
 8006e70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e78:	4291      	cmp	r1, r2
 8006e7a:	d1f9      	bne.n	8006e70 <memcpy+0xe>
 8006e7c:	bd10      	pop	{r4, pc}

08006e7e <quorem>:
 8006e7e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e82:	6903      	ldr	r3, [r0, #16]
 8006e84:	690c      	ldr	r4, [r1, #16]
 8006e86:	42a3      	cmp	r3, r4
 8006e88:	4607      	mov	r7, r0
 8006e8a:	db7e      	blt.n	8006f8a <quorem+0x10c>
 8006e8c:	3c01      	subs	r4, #1
 8006e8e:	f101 0814 	add.w	r8, r1, #20
 8006e92:	00a3      	lsls	r3, r4, #2
 8006e94:	f100 0514 	add.w	r5, r0, #20
 8006e98:	9300      	str	r3, [sp, #0]
 8006e9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e9e:	9301      	str	r3, [sp, #4]
 8006ea0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ea4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ea8:	3301      	adds	r3, #1
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006eb0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006eb4:	d32e      	bcc.n	8006f14 <quorem+0x96>
 8006eb6:	f04f 0a00 	mov.w	sl, #0
 8006eba:	46c4      	mov	ip, r8
 8006ebc:	46ae      	mov	lr, r5
 8006ebe:	46d3      	mov	fp, sl
 8006ec0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ec4:	b298      	uxth	r0, r3
 8006ec6:	fb06 a000 	mla	r0, r6, r0, sl
 8006eca:	0c02      	lsrs	r2, r0, #16
 8006ecc:	0c1b      	lsrs	r3, r3, #16
 8006ece:	fb06 2303 	mla	r3, r6, r3, r2
 8006ed2:	f8de 2000 	ldr.w	r2, [lr]
 8006ed6:	b280      	uxth	r0, r0
 8006ed8:	b292      	uxth	r2, r2
 8006eda:	1a12      	subs	r2, r2, r0
 8006edc:	445a      	add	r2, fp
 8006ede:	f8de 0000 	ldr.w	r0, [lr]
 8006ee2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006eec:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006ef0:	b292      	uxth	r2, r2
 8006ef2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006ef6:	45e1      	cmp	r9, ip
 8006ef8:	f84e 2b04 	str.w	r2, [lr], #4
 8006efc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006f00:	d2de      	bcs.n	8006ec0 <quorem+0x42>
 8006f02:	9b00      	ldr	r3, [sp, #0]
 8006f04:	58eb      	ldr	r3, [r5, r3]
 8006f06:	b92b      	cbnz	r3, 8006f14 <quorem+0x96>
 8006f08:	9b01      	ldr	r3, [sp, #4]
 8006f0a:	3b04      	subs	r3, #4
 8006f0c:	429d      	cmp	r5, r3
 8006f0e:	461a      	mov	r2, r3
 8006f10:	d32f      	bcc.n	8006f72 <quorem+0xf4>
 8006f12:	613c      	str	r4, [r7, #16]
 8006f14:	4638      	mov	r0, r7
 8006f16:	f001 f97d 	bl	8008214 <__mcmp>
 8006f1a:	2800      	cmp	r0, #0
 8006f1c:	db25      	blt.n	8006f6a <quorem+0xec>
 8006f1e:	4629      	mov	r1, r5
 8006f20:	2000      	movs	r0, #0
 8006f22:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f26:	f8d1 c000 	ldr.w	ip, [r1]
 8006f2a:	fa1f fe82 	uxth.w	lr, r2
 8006f2e:	fa1f f38c 	uxth.w	r3, ip
 8006f32:	eba3 030e 	sub.w	r3, r3, lr
 8006f36:	4403      	add	r3, r0
 8006f38:	0c12      	lsrs	r2, r2, #16
 8006f3a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006f3e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f48:	45c1      	cmp	r9, r8
 8006f4a:	f841 3b04 	str.w	r3, [r1], #4
 8006f4e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f52:	d2e6      	bcs.n	8006f22 <quorem+0xa4>
 8006f54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f5c:	b922      	cbnz	r2, 8006f68 <quorem+0xea>
 8006f5e:	3b04      	subs	r3, #4
 8006f60:	429d      	cmp	r5, r3
 8006f62:	461a      	mov	r2, r3
 8006f64:	d30b      	bcc.n	8006f7e <quorem+0x100>
 8006f66:	613c      	str	r4, [r7, #16]
 8006f68:	3601      	adds	r6, #1
 8006f6a:	4630      	mov	r0, r6
 8006f6c:	b003      	add	sp, #12
 8006f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f72:	6812      	ldr	r2, [r2, #0]
 8006f74:	3b04      	subs	r3, #4
 8006f76:	2a00      	cmp	r2, #0
 8006f78:	d1cb      	bne.n	8006f12 <quorem+0x94>
 8006f7a:	3c01      	subs	r4, #1
 8006f7c:	e7c6      	b.n	8006f0c <quorem+0x8e>
 8006f7e:	6812      	ldr	r2, [r2, #0]
 8006f80:	3b04      	subs	r3, #4
 8006f82:	2a00      	cmp	r2, #0
 8006f84:	d1ef      	bne.n	8006f66 <quorem+0xe8>
 8006f86:	3c01      	subs	r4, #1
 8006f88:	e7ea      	b.n	8006f60 <quorem+0xe2>
 8006f8a:	2000      	movs	r0, #0
 8006f8c:	e7ee      	b.n	8006f6c <quorem+0xee>
	...

08006f90 <_dtoa_r>:
 8006f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f94:	69c7      	ldr	r7, [r0, #28]
 8006f96:	b097      	sub	sp, #92	@ 0x5c
 8006f98:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006f9c:	ec55 4b10 	vmov	r4, r5, d0
 8006fa0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006fa2:	9107      	str	r1, [sp, #28]
 8006fa4:	4681      	mov	r9, r0
 8006fa6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006fa8:	9311      	str	r3, [sp, #68]	@ 0x44
 8006faa:	b97f      	cbnz	r7, 8006fcc <_dtoa_r+0x3c>
 8006fac:	2010      	movs	r0, #16
 8006fae:	f000 fe09 	bl	8007bc4 <malloc>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	f8c9 001c 	str.w	r0, [r9, #28]
 8006fb8:	b920      	cbnz	r0, 8006fc4 <_dtoa_r+0x34>
 8006fba:	4ba9      	ldr	r3, [pc, #676]	@ (8007260 <_dtoa_r+0x2d0>)
 8006fbc:	21ef      	movs	r1, #239	@ 0xef
 8006fbe:	48a9      	ldr	r0, [pc, #676]	@ (8007264 <_dtoa_r+0x2d4>)
 8006fc0:	f001 fc5e 	bl	8008880 <__assert_func>
 8006fc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006fc8:	6007      	str	r7, [r0, #0]
 8006fca:	60c7      	str	r7, [r0, #12]
 8006fcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006fd0:	6819      	ldr	r1, [r3, #0]
 8006fd2:	b159      	cbz	r1, 8006fec <_dtoa_r+0x5c>
 8006fd4:	685a      	ldr	r2, [r3, #4]
 8006fd6:	604a      	str	r2, [r1, #4]
 8006fd8:	2301      	movs	r3, #1
 8006fda:	4093      	lsls	r3, r2
 8006fdc:	608b      	str	r3, [r1, #8]
 8006fde:	4648      	mov	r0, r9
 8006fe0:	f000 fee6 	bl	8007db0 <_Bfree>
 8006fe4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	601a      	str	r2, [r3, #0]
 8006fec:	1e2b      	subs	r3, r5, #0
 8006fee:	bfb9      	ittee	lt
 8006ff0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006ff4:	9305      	strlt	r3, [sp, #20]
 8006ff6:	2300      	movge	r3, #0
 8006ff8:	6033      	strge	r3, [r6, #0]
 8006ffa:	9f05      	ldr	r7, [sp, #20]
 8006ffc:	4b9a      	ldr	r3, [pc, #616]	@ (8007268 <_dtoa_r+0x2d8>)
 8006ffe:	bfbc      	itt	lt
 8007000:	2201      	movlt	r2, #1
 8007002:	6032      	strlt	r2, [r6, #0]
 8007004:	43bb      	bics	r3, r7
 8007006:	d112      	bne.n	800702e <_dtoa_r+0x9e>
 8007008:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800700a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800700e:	6013      	str	r3, [r2, #0]
 8007010:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007014:	4323      	orrs	r3, r4
 8007016:	f000 855a 	beq.w	8007ace <_dtoa_r+0xb3e>
 800701a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800701c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800727c <_dtoa_r+0x2ec>
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 855c 	beq.w	8007ade <_dtoa_r+0xb4e>
 8007026:	f10a 0303 	add.w	r3, sl, #3
 800702a:	f000 bd56 	b.w	8007ada <_dtoa_r+0xb4a>
 800702e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007032:	2200      	movs	r2, #0
 8007034:	ec51 0b17 	vmov	r0, r1, d7
 8007038:	2300      	movs	r3, #0
 800703a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800703e:	f7f9 fd4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007042:	4680      	mov	r8, r0
 8007044:	b158      	cbz	r0, 800705e <_dtoa_r+0xce>
 8007046:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007048:	2301      	movs	r3, #1
 800704a:	6013      	str	r3, [r2, #0]
 800704c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800704e:	b113      	cbz	r3, 8007056 <_dtoa_r+0xc6>
 8007050:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007052:	4b86      	ldr	r3, [pc, #536]	@ (800726c <_dtoa_r+0x2dc>)
 8007054:	6013      	str	r3, [r2, #0]
 8007056:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007280 <_dtoa_r+0x2f0>
 800705a:	f000 bd40 	b.w	8007ade <_dtoa_r+0xb4e>
 800705e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007062:	aa14      	add	r2, sp, #80	@ 0x50
 8007064:	a915      	add	r1, sp, #84	@ 0x54
 8007066:	4648      	mov	r0, r9
 8007068:	f001 f984 	bl	8008374 <__d2b>
 800706c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007070:	9002      	str	r0, [sp, #8]
 8007072:	2e00      	cmp	r6, #0
 8007074:	d078      	beq.n	8007168 <_dtoa_r+0x1d8>
 8007076:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007078:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800707c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007080:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007084:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007088:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800708c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007090:	4619      	mov	r1, r3
 8007092:	2200      	movs	r2, #0
 8007094:	4b76      	ldr	r3, [pc, #472]	@ (8007270 <_dtoa_r+0x2e0>)
 8007096:	f7f9 f8ff 	bl	8000298 <__aeabi_dsub>
 800709a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007248 <_dtoa_r+0x2b8>)
 800709c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a0:	f7f9 fab2 	bl	8000608 <__aeabi_dmul>
 80070a4:	a36a      	add	r3, pc, #424	@ (adr r3, 8007250 <_dtoa_r+0x2c0>)
 80070a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070aa:	f7f9 f8f7 	bl	800029c <__adddf3>
 80070ae:	4604      	mov	r4, r0
 80070b0:	4630      	mov	r0, r6
 80070b2:	460d      	mov	r5, r1
 80070b4:	f7f9 fa3e 	bl	8000534 <__aeabi_i2d>
 80070b8:	a367      	add	r3, pc, #412	@ (adr r3, 8007258 <_dtoa_r+0x2c8>)
 80070ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070be:	f7f9 faa3 	bl	8000608 <__aeabi_dmul>
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4620      	mov	r0, r4
 80070c8:	4629      	mov	r1, r5
 80070ca:	f7f9 f8e7 	bl	800029c <__adddf3>
 80070ce:	4604      	mov	r4, r0
 80070d0:	460d      	mov	r5, r1
 80070d2:	f7f9 fd49 	bl	8000b68 <__aeabi_d2iz>
 80070d6:	2200      	movs	r2, #0
 80070d8:	4607      	mov	r7, r0
 80070da:	2300      	movs	r3, #0
 80070dc:	4620      	mov	r0, r4
 80070de:	4629      	mov	r1, r5
 80070e0:	f7f9 fd04 	bl	8000aec <__aeabi_dcmplt>
 80070e4:	b140      	cbz	r0, 80070f8 <_dtoa_r+0x168>
 80070e6:	4638      	mov	r0, r7
 80070e8:	f7f9 fa24 	bl	8000534 <__aeabi_i2d>
 80070ec:	4622      	mov	r2, r4
 80070ee:	462b      	mov	r3, r5
 80070f0:	f7f9 fcf2 	bl	8000ad8 <__aeabi_dcmpeq>
 80070f4:	b900      	cbnz	r0, 80070f8 <_dtoa_r+0x168>
 80070f6:	3f01      	subs	r7, #1
 80070f8:	2f16      	cmp	r7, #22
 80070fa:	d852      	bhi.n	80071a2 <_dtoa_r+0x212>
 80070fc:	4b5d      	ldr	r3, [pc, #372]	@ (8007274 <_dtoa_r+0x2e4>)
 80070fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007106:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800710a:	f7f9 fcef 	bl	8000aec <__aeabi_dcmplt>
 800710e:	2800      	cmp	r0, #0
 8007110:	d049      	beq.n	80071a6 <_dtoa_r+0x216>
 8007112:	3f01      	subs	r7, #1
 8007114:	2300      	movs	r3, #0
 8007116:	9310      	str	r3, [sp, #64]	@ 0x40
 8007118:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800711a:	1b9b      	subs	r3, r3, r6
 800711c:	1e5a      	subs	r2, r3, #1
 800711e:	bf45      	ittet	mi
 8007120:	f1c3 0301 	rsbmi	r3, r3, #1
 8007124:	9300      	strmi	r3, [sp, #0]
 8007126:	2300      	movpl	r3, #0
 8007128:	2300      	movmi	r3, #0
 800712a:	9206      	str	r2, [sp, #24]
 800712c:	bf54      	ite	pl
 800712e:	9300      	strpl	r3, [sp, #0]
 8007130:	9306      	strmi	r3, [sp, #24]
 8007132:	2f00      	cmp	r7, #0
 8007134:	db39      	blt.n	80071aa <_dtoa_r+0x21a>
 8007136:	9b06      	ldr	r3, [sp, #24]
 8007138:	970d      	str	r7, [sp, #52]	@ 0x34
 800713a:	443b      	add	r3, r7
 800713c:	9306      	str	r3, [sp, #24]
 800713e:	2300      	movs	r3, #0
 8007140:	9308      	str	r3, [sp, #32]
 8007142:	9b07      	ldr	r3, [sp, #28]
 8007144:	2b09      	cmp	r3, #9
 8007146:	d863      	bhi.n	8007210 <_dtoa_r+0x280>
 8007148:	2b05      	cmp	r3, #5
 800714a:	bfc4      	itt	gt
 800714c:	3b04      	subgt	r3, #4
 800714e:	9307      	strgt	r3, [sp, #28]
 8007150:	9b07      	ldr	r3, [sp, #28]
 8007152:	f1a3 0302 	sub.w	r3, r3, #2
 8007156:	bfcc      	ite	gt
 8007158:	2400      	movgt	r4, #0
 800715a:	2401      	movle	r4, #1
 800715c:	2b03      	cmp	r3, #3
 800715e:	d863      	bhi.n	8007228 <_dtoa_r+0x298>
 8007160:	e8df f003 	tbb	[pc, r3]
 8007164:	2b375452 	.word	0x2b375452
 8007168:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800716c:	441e      	add	r6, r3
 800716e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007172:	2b20      	cmp	r3, #32
 8007174:	bfc1      	itttt	gt
 8007176:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800717a:	409f      	lslgt	r7, r3
 800717c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007180:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007184:	bfd6      	itet	le
 8007186:	f1c3 0320 	rsble	r3, r3, #32
 800718a:	ea47 0003 	orrgt.w	r0, r7, r3
 800718e:	fa04 f003 	lslle.w	r0, r4, r3
 8007192:	f7f9 f9bf 	bl	8000514 <__aeabi_ui2d>
 8007196:	2201      	movs	r2, #1
 8007198:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800719c:	3e01      	subs	r6, #1
 800719e:	9212      	str	r2, [sp, #72]	@ 0x48
 80071a0:	e776      	b.n	8007090 <_dtoa_r+0x100>
 80071a2:	2301      	movs	r3, #1
 80071a4:	e7b7      	b.n	8007116 <_dtoa_r+0x186>
 80071a6:	9010      	str	r0, [sp, #64]	@ 0x40
 80071a8:	e7b6      	b.n	8007118 <_dtoa_r+0x188>
 80071aa:	9b00      	ldr	r3, [sp, #0]
 80071ac:	1bdb      	subs	r3, r3, r7
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	427b      	negs	r3, r7
 80071b2:	9308      	str	r3, [sp, #32]
 80071b4:	2300      	movs	r3, #0
 80071b6:	930d      	str	r3, [sp, #52]	@ 0x34
 80071b8:	e7c3      	b.n	8007142 <_dtoa_r+0x1b2>
 80071ba:	2301      	movs	r3, #1
 80071bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80071be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071c0:	eb07 0b03 	add.w	fp, r7, r3
 80071c4:	f10b 0301 	add.w	r3, fp, #1
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	9303      	str	r3, [sp, #12]
 80071cc:	bfb8      	it	lt
 80071ce:	2301      	movlt	r3, #1
 80071d0:	e006      	b.n	80071e0 <_dtoa_r+0x250>
 80071d2:	2301      	movs	r3, #1
 80071d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80071d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071d8:	2b00      	cmp	r3, #0
 80071da:	dd28      	ble.n	800722e <_dtoa_r+0x29e>
 80071dc:	469b      	mov	fp, r3
 80071de:	9303      	str	r3, [sp, #12]
 80071e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80071e4:	2100      	movs	r1, #0
 80071e6:	2204      	movs	r2, #4
 80071e8:	f102 0514 	add.w	r5, r2, #20
 80071ec:	429d      	cmp	r5, r3
 80071ee:	d926      	bls.n	800723e <_dtoa_r+0x2ae>
 80071f0:	6041      	str	r1, [r0, #4]
 80071f2:	4648      	mov	r0, r9
 80071f4:	f000 fd9c 	bl	8007d30 <_Balloc>
 80071f8:	4682      	mov	sl, r0
 80071fa:	2800      	cmp	r0, #0
 80071fc:	d142      	bne.n	8007284 <_dtoa_r+0x2f4>
 80071fe:	4b1e      	ldr	r3, [pc, #120]	@ (8007278 <_dtoa_r+0x2e8>)
 8007200:	4602      	mov	r2, r0
 8007202:	f240 11af 	movw	r1, #431	@ 0x1af
 8007206:	e6da      	b.n	8006fbe <_dtoa_r+0x2e>
 8007208:	2300      	movs	r3, #0
 800720a:	e7e3      	b.n	80071d4 <_dtoa_r+0x244>
 800720c:	2300      	movs	r3, #0
 800720e:	e7d5      	b.n	80071bc <_dtoa_r+0x22c>
 8007210:	2401      	movs	r4, #1
 8007212:	2300      	movs	r3, #0
 8007214:	9307      	str	r3, [sp, #28]
 8007216:	9409      	str	r4, [sp, #36]	@ 0x24
 8007218:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800721c:	2200      	movs	r2, #0
 800721e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007222:	2312      	movs	r3, #18
 8007224:	920c      	str	r2, [sp, #48]	@ 0x30
 8007226:	e7db      	b.n	80071e0 <_dtoa_r+0x250>
 8007228:	2301      	movs	r3, #1
 800722a:	9309      	str	r3, [sp, #36]	@ 0x24
 800722c:	e7f4      	b.n	8007218 <_dtoa_r+0x288>
 800722e:	f04f 0b01 	mov.w	fp, #1
 8007232:	f8cd b00c 	str.w	fp, [sp, #12]
 8007236:	465b      	mov	r3, fp
 8007238:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800723c:	e7d0      	b.n	80071e0 <_dtoa_r+0x250>
 800723e:	3101      	adds	r1, #1
 8007240:	0052      	lsls	r2, r2, #1
 8007242:	e7d1      	b.n	80071e8 <_dtoa_r+0x258>
 8007244:	f3af 8000 	nop.w
 8007248:	636f4361 	.word	0x636f4361
 800724c:	3fd287a7 	.word	0x3fd287a7
 8007250:	8b60c8b3 	.word	0x8b60c8b3
 8007254:	3fc68a28 	.word	0x3fc68a28
 8007258:	509f79fb 	.word	0x509f79fb
 800725c:	3fd34413 	.word	0x3fd34413
 8007260:	080090d5 	.word	0x080090d5
 8007264:	080090ec 	.word	0x080090ec
 8007268:	7ff00000 	.word	0x7ff00000
 800726c:	080090a5 	.word	0x080090a5
 8007270:	3ff80000 	.word	0x3ff80000
 8007274:	08009240 	.word	0x08009240
 8007278:	08009144 	.word	0x08009144
 800727c:	080090d1 	.word	0x080090d1
 8007280:	080090a4 	.word	0x080090a4
 8007284:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007288:	6018      	str	r0, [r3, #0]
 800728a:	9b03      	ldr	r3, [sp, #12]
 800728c:	2b0e      	cmp	r3, #14
 800728e:	f200 80a1 	bhi.w	80073d4 <_dtoa_r+0x444>
 8007292:	2c00      	cmp	r4, #0
 8007294:	f000 809e 	beq.w	80073d4 <_dtoa_r+0x444>
 8007298:	2f00      	cmp	r7, #0
 800729a:	dd33      	ble.n	8007304 <_dtoa_r+0x374>
 800729c:	4b9c      	ldr	r3, [pc, #624]	@ (8007510 <_dtoa_r+0x580>)
 800729e:	f007 020f 	and.w	r2, r7, #15
 80072a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072a6:	ed93 7b00 	vldr	d7, [r3]
 80072aa:	05f8      	lsls	r0, r7, #23
 80072ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80072b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80072b4:	d516      	bpl.n	80072e4 <_dtoa_r+0x354>
 80072b6:	4b97      	ldr	r3, [pc, #604]	@ (8007514 <_dtoa_r+0x584>)
 80072b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80072bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072c0:	f7f9 facc 	bl	800085c <__aeabi_ddiv>
 80072c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072c8:	f004 040f 	and.w	r4, r4, #15
 80072cc:	2603      	movs	r6, #3
 80072ce:	4d91      	ldr	r5, [pc, #580]	@ (8007514 <_dtoa_r+0x584>)
 80072d0:	b954      	cbnz	r4, 80072e8 <_dtoa_r+0x358>
 80072d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80072d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072da:	f7f9 fabf 	bl	800085c <__aeabi_ddiv>
 80072de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072e2:	e028      	b.n	8007336 <_dtoa_r+0x3a6>
 80072e4:	2602      	movs	r6, #2
 80072e6:	e7f2      	b.n	80072ce <_dtoa_r+0x33e>
 80072e8:	07e1      	lsls	r1, r4, #31
 80072ea:	d508      	bpl.n	80072fe <_dtoa_r+0x36e>
 80072ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80072f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80072f4:	f7f9 f988 	bl	8000608 <__aeabi_dmul>
 80072f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80072fc:	3601      	adds	r6, #1
 80072fe:	1064      	asrs	r4, r4, #1
 8007300:	3508      	adds	r5, #8
 8007302:	e7e5      	b.n	80072d0 <_dtoa_r+0x340>
 8007304:	f000 80af 	beq.w	8007466 <_dtoa_r+0x4d6>
 8007308:	427c      	negs	r4, r7
 800730a:	4b81      	ldr	r3, [pc, #516]	@ (8007510 <_dtoa_r+0x580>)
 800730c:	4d81      	ldr	r5, [pc, #516]	@ (8007514 <_dtoa_r+0x584>)
 800730e:	f004 020f 	and.w	r2, r4, #15
 8007312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800731e:	f7f9 f973 	bl	8000608 <__aeabi_dmul>
 8007322:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007326:	1124      	asrs	r4, r4, #4
 8007328:	2300      	movs	r3, #0
 800732a:	2602      	movs	r6, #2
 800732c:	2c00      	cmp	r4, #0
 800732e:	f040 808f 	bne.w	8007450 <_dtoa_r+0x4c0>
 8007332:	2b00      	cmp	r3, #0
 8007334:	d1d3      	bne.n	80072de <_dtoa_r+0x34e>
 8007336:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007338:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800733c:	2b00      	cmp	r3, #0
 800733e:	f000 8094 	beq.w	800746a <_dtoa_r+0x4da>
 8007342:	4b75      	ldr	r3, [pc, #468]	@ (8007518 <_dtoa_r+0x588>)
 8007344:	2200      	movs	r2, #0
 8007346:	4620      	mov	r0, r4
 8007348:	4629      	mov	r1, r5
 800734a:	f7f9 fbcf 	bl	8000aec <__aeabi_dcmplt>
 800734e:	2800      	cmp	r0, #0
 8007350:	f000 808b 	beq.w	800746a <_dtoa_r+0x4da>
 8007354:	9b03      	ldr	r3, [sp, #12]
 8007356:	2b00      	cmp	r3, #0
 8007358:	f000 8087 	beq.w	800746a <_dtoa_r+0x4da>
 800735c:	f1bb 0f00 	cmp.w	fp, #0
 8007360:	dd34      	ble.n	80073cc <_dtoa_r+0x43c>
 8007362:	4620      	mov	r0, r4
 8007364:	4b6d      	ldr	r3, [pc, #436]	@ (800751c <_dtoa_r+0x58c>)
 8007366:	2200      	movs	r2, #0
 8007368:	4629      	mov	r1, r5
 800736a:	f7f9 f94d 	bl	8000608 <__aeabi_dmul>
 800736e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007372:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007376:	3601      	adds	r6, #1
 8007378:	465c      	mov	r4, fp
 800737a:	4630      	mov	r0, r6
 800737c:	f7f9 f8da 	bl	8000534 <__aeabi_i2d>
 8007380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007384:	f7f9 f940 	bl	8000608 <__aeabi_dmul>
 8007388:	4b65      	ldr	r3, [pc, #404]	@ (8007520 <_dtoa_r+0x590>)
 800738a:	2200      	movs	r2, #0
 800738c:	f7f8 ff86 	bl	800029c <__adddf3>
 8007390:	4605      	mov	r5, r0
 8007392:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007396:	2c00      	cmp	r4, #0
 8007398:	d16a      	bne.n	8007470 <_dtoa_r+0x4e0>
 800739a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800739e:	4b61      	ldr	r3, [pc, #388]	@ (8007524 <_dtoa_r+0x594>)
 80073a0:	2200      	movs	r2, #0
 80073a2:	f7f8 ff79 	bl	8000298 <__aeabi_dsub>
 80073a6:	4602      	mov	r2, r0
 80073a8:	460b      	mov	r3, r1
 80073aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80073ae:	462a      	mov	r2, r5
 80073b0:	4633      	mov	r3, r6
 80073b2:	f7f9 fbb9 	bl	8000b28 <__aeabi_dcmpgt>
 80073b6:	2800      	cmp	r0, #0
 80073b8:	f040 8298 	bne.w	80078ec <_dtoa_r+0x95c>
 80073bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073c0:	462a      	mov	r2, r5
 80073c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80073c6:	f7f9 fb91 	bl	8000aec <__aeabi_dcmplt>
 80073ca:	bb38      	cbnz	r0, 800741c <_dtoa_r+0x48c>
 80073cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80073d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80073d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f2c0 8157 	blt.w	800768a <_dtoa_r+0x6fa>
 80073dc:	2f0e      	cmp	r7, #14
 80073de:	f300 8154 	bgt.w	800768a <_dtoa_r+0x6fa>
 80073e2:	4b4b      	ldr	r3, [pc, #300]	@ (8007510 <_dtoa_r+0x580>)
 80073e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80073e8:	ed93 7b00 	vldr	d7, [r3]
 80073ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	ed8d 7b00 	vstr	d7, [sp]
 80073f4:	f280 80e5 	bge.w	80075c2 <_dtoa_r+0x632>
 80073f8:	9b03      	ldr	r3, [sp, #12]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	f300 80e1 	bgt.w	80075c2 <_dtoa_r+0x632>
 8007400:	d10c      	bne.n	800741c <_dtoa_r+0x48c>
 8007402:	4b48      	ldr	r3, [pc, #288]	@ (8007524 <_dtoa_r+0x594>)
 8007404:	2200      	movs	r2, #0
 8007406:	ec51 0b17 	vmov	r0, r1, d7
 800740a:	f7f9 f8fd 	bl	8000608 <__aeabi_dmul>
 800740e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007412:	f7f9 fb7f 	bl	8000b14 <__aeabi_dcmpge>
 8007416:	2800      	cmp	r0, #0
 8007418:	f000 8266 	beq.w	80078e8 <_dtoa_r+0x958>
 800741c:	2400      	movs	r4, #0
 800741e:	4625      	mov	r5, r4
 8007420:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007422:	4656      	mov	r6, sl
 8007424:	ea6f 0803 	mvn.w	r8, r3
 8007428:	2700      	movs	r7, #0
 800742a:	4621      	mov	r1, r4
 800742c:	4648      	mov	r0, r9
 800742e:	f000 fcbf 	bl	8007db0 <_Bfree>
 8007432:	2d00      	cmp	r5, #0
 8007434:	f000 80bd 	beq.w	80075b2 <_dtoa_r+0x622>
 8007438:	b12f      	cbz	r7, 8007446 <_dtoa_r+0x4b6>
 800743a:	42af      	cmp	r7, r5
 800743c:	d003      	beq.n	8007446 <_dtoa_r+0x4b6>
 800743e:	4639      	mov	r1, r7
 8007440:	4648      	mov	r0, r9
 8007442:	f000 fcb5 	bl	8007db0 <_Bfree>
 8007446:	4629      	mov	r1, r5
 8007448:	4648      	mov	r0, r9
 800744a:	f000 fcb1 	bl	8007db0 <_Bfree>
 800744e:	e0b0      	b.n	80075b2 <_dtoa_r+0x622>
 8007450:	07e2      	lsls	r2, r4, #31
 8007452:	d505      	bpl.n	8007460 <_dtoa_r+0x4d0>
 8007454:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007458:	f7f9 f8d6 	bl	8000608 <__aeabi_dmul>
 800745c:	3601      	adds	r6, #1
 800745e:	2301      	movs	r3, #1
 8007460:	1064      	asrs	r4, r4, #1
 8007462:	3508      	adds	r5, #8
 8007464:	e762      	b.n	800732c <_dtoa_r+0x39c>
 8007466:	2602      	movs	r6, #2
 8007468:	e765      	b.n	8007336 <_dtoa_r+0x3a6>
 800746a:	9c03      	ldr	r4, [sp, #12]
 800746c:	46b8      	mov	r8, r7
 800746e:	e784      	b.n	800737a <_dtoa_r+0x3ea>
 8007470:	4b27      	ldr	r3, [pc, #156]	@ (8007510 <_dtoa_r+0x580>)
 8007472:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007474:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007478:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800747c:	4454      	add	r4, sl
 800747e:	2900      	cmp	r1, #0
 8007480:	d054      	beq.n	800752c <_dtoa_r+0x59c>
 8007482:	4929      	ldr	r1, [pc, #164]	@ (8007528 <_dtoa_r+0x598>)
 8007484:	2000      	movs	r0, #0
 8007486:	f7f9 f9e9 	bl	800085c <__aeabi_ddiv>
 800748a:	4633      	mov	r3, r6
 800748c:	462a      	mov	r2, r5
 800748e:	f7f8 ff03 	bl	8000298 <__aeabi_dsub>
 8007492:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007496:	4656      	mov	r6, sl
 8007498:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800749c:	f7f9 fb64 	bl	8000b68 <__aeabi_d2iz>
 80074a0:	4605      	mov	r5, r0
 80074a2:	f7f9 f847 	bl	8000534 <__aeabi_i2d>
 80074a6:	4602      	mov	r2, r0
 80074a8:	460b      	mov	r3, r1
 80074aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074ae:	f7f8 fef3 	bl	8000298 <__aeabi_dsub>
 80074b2:	3530      	adds	r5, #48	@ 0x30
 80074b4:	4602      	mov	r2, r0
 80074b6:	460b      	mov	r3, r1
 80074b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80074bc:	f806 5b01 	strb.w	r5, [r6], #1
 80074c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80074c4:	f7f9 fb12 	bl	8000aec <__aeabi_dcmplt>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	d172      	bne.n	80075b2 <_dtoa_r+0x622>
 80074cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074d0:	4911      	ldr	r1, [pc, #68]	@ (8007518 <_dtoa_r+0x588>)
 80074d2:	2000      	movs	r0, #0
 80074d4:	f7f8 fee0 	bl	8000298 <__aeabi_dsub>
 80074d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80074dc:	f7f9 fb06 	bl	8000aec <__aeabi_dcmplt>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	f040 80b4 	bne.w	800764e <_dtoa_r+0x6be>
 80074e6:	42a6      	cmp	r6, r4
 80074e8:	f43f af70 	beq.w	80073cc <_dtoa_r+0x43c>
 80074ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80074f0:	4b0a      	ldr	r3, [pc, #40]	@ (800751c <_dtoa_r+0x58c>)
 80074f2:	2200      	movs	r2, #0
 80074f4:	f7f9 f888 	bl	8000608 <__aeabi_dmul>
 80074f8:	4b08      	ldr	r3, [pc, #32]	@ (800751c <_dtoa_r+0x58c>)
 80074fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80074fe:	2200      	movs	r2, #0
 8007500:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007504:	f7f9 f880 	bl	8000608 <__aeabi_dmul>
 8007508:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800750c:	e7c4      	b.n	8007498 <_dtoa_r+0x508>
 800750e:	bf00      	nop
 8007510:	08009240 	.word	0x08009240
 8007514:	08009218 	.word	0x08009218
 8007518:	3ff00000 	.word	0x3ff00000
 800751c:	40240000 	.word	0x40240000
 8007520:	401c0000 	.word	0x401c0000
 8007524:	40140000 	.word	0x40140000
 8007528:	3fe00000 	.word	0x3fe00000
 800752c:	4631      	mov	r1, r6
 800752e:	4628      	mov	r0, r5
 8007530:	f7f9 f86a 	bl	8000608 <__aeabi_dmul>
 8007534:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007538:	9413      	str	r4, [sp, #76]	@ 0x4c
 800753a:	4656      	mov	r6, sl
 800753c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007540:	f7f9 fb12 	bl	8000b68 <__aeabi_d2iz>
 8007544:	4605      	mov	r5, r0
 8007546:	f7f8 fff5 	bl	8000534 <__aeabi_i2d>
 800754a:	4602      	mov	r2, r0
 800754c:	460b      	mov	r3, r1
 800754e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007552:	f7f8 fea1 	bl	8000298 <__aeabi_dsub>
 8007556:	3530      	adds	r5, #48	@ 0x30
 8007558:	f806 5b01 	strb.w	r5, [r6], #1
 800755c:	4602      	mov	r2, r0
 800755e:	460b      	mov	r3, r1
 8007560:	42a6      	cmp	r6, r4
 8007562:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007566:	f04f 0200 	mov.w	r2, #0
 800756a:	d124      	bne.n	80075b6 <_dtoa_r+0x626>
 800756c:	4baf      	ldr	r3, [pc, #700]	@ (800782c <_dtoa_r+0x89c>)
 800756e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007572:	f7f8 fe93 	bl	800029c <__adddf3>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800757e:	f7f9 fad3 	bl	8000b28 <__aeabi_dcmpgt>
 8007582:	2800      	cmp	r0, #0
 8007584:	d163      	bne.n	800764e <_dtoa_r+0x6be>
 8007586:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800758a:	49a8      	ldr	r1, [pc, #672]	@ (800782c <_dtoa_r+0x89c>)
 800758c:	2000      	movs	r0, #0
 800758e:	f7f8 fe83 	bl	8000298 <__aeabi_dsub>
 8007592:	4602      	mov	r2, r0
 8007594:	460b      	mov	r3, r1
 8007596:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800759a:	f7f9 faa7 	bl	8000aec <__aeabi_dcmplt>
 800759e:	2800      	cmp	r0, #0
 80075a0:	f43f af14 	beq.w	80073cc <_dtoa_r+0x43c>
 80075a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80075a6:	1e73      	subs	r3, r6, #1
 80075a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80075aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80075ae:	2b30      	cmp	r3, #48	@ 0x30
 80075b0:	d0f8      	beq.n	80075a4 <_dtoa_r+0x614>
 80075b2:	4647      	mov	r7, r8
 80075b4:	e03b      	b.n	800762e <_dtoa_r+0x69e>
 80075b6:	4b9e      	ldr	r3, [pc, #632]	@ (8007830 <_dtoa_r+0x8a0>)
 80075b8:	f7f9 f826 	bl	8000608 <__aeabi_dmul>
 80075bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075c0:	e7bc      	b.n	800753c <_dtoa_r+0x5ac>
 80075c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80075c6:	4656      	mov	r6, sl
 80075c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075cc:	4620      	mov	r0, r4
 80075ce:	4629      	mov	r1, r5
 80075d0:	f7f9 f944 	bl	800085c <__aeabi_ddiv>
 80075d4:	f7f9 fac8 	bl	8000b68 <__aeabi_d2iz>
 80075d8:	4680      	mov	r8, r0
 80075da:	f7f8 ffab 	bl	8000534 <__aeabi_i2d>
 80075de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075e2:	f7f9 f811 	bl	8000608 <__aeabi_dmul>
 80075e6:	4602      	mov	r2, r0
 80075e8:	460b      	mov	r3, r1
 80075ea:	4620      	mov	r0, r4
 80075ec:	4629      	mov	r1, r5
 80075ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80075f2:	f7f8 fe51 	bl	8000298 <__aeabi_dsub>
 80075f6:	f806 4b01 	strb.w	r4, [r6], #1
 80075fa:	9d03      	ldr	r5, [sp, #12]
 80075fc:	eba6 040a 	sub.w	r4, r6, sl
 8007600:	42a5      	cmp	r5, r4
 8007602:	4602      	mov	r2, r0
 8007604:	460b      	mov	r3, r1
 8007606:	d133      	bne.n	8007670 <_dtoa_r+0x6e0>
 8007608:	f7f8 fe48 	bl	800029c <__adddf3>
 800760c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007610:	4604      	mov	r4, r0
 8007612:	460d      	mov	r5, r1
 8007614:	f7f9 fa88 	bl	8000b28 <__aeabi_dcmpgt>
 8007618:	b9c0      	cbnz	r0, 800764c <_dtoa_r+0x6bc>
 800761a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800761e:	4620      	mov	r0, r4
 8007620:	4629      	mov	r1, r5
 8007622:	f7f9 fa59 	bl	8000ad8 <__aeabi_dcmpeq>
 8007626:	b110      	cbz	r0, 800762e <_dtoa_r+0x69e>
 8007628:	f018 0f01 	tst.w	r8, #1
 800762c:	d10e      	bne.n	800764c <_dtoa_r+0x6bc>
 800762e:	9902      	ldr	r1, [sp, #8]
 8007630:	4648      	mov	r0, r9
 8007632:	f000 fbbd 	bl	8007db0 <_Bfree>
 8007636:	2300      	movs	r3, #0
 8007638:	7033      	strb	r3, [r6, #0]
 800763a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800763c:	3701      	adds	r7, #1
 800763e:	601f      	str	r7, [r3, #0]
 8007640:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007642:	2b00      	cmp	r3, #0
 8007644:	f000 824b 	beq.w	8007ade <_dtoa_r+0xb4e>
 8007648:	601e      	str	r6, [r3, #0]
 800764a:	e248      	b.n	8007ade <_dtoa_r+0xb4e>
 800764c:	46b8      	mov	r8, r7
 800764e:	4633      	mov	r3, r6
 8007650:	461e      	mov	r6, r3
 8007652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007656:	2a39      	cmp	r2, #57	@ 0x39
 8007658:	d106      	bne.n	8007668 <_dtoa_r+0x6d8>
 800765a:	459a      	cmp	sl, r3
 800765c:	d1f8      	bne.n	8007650 <_dtoa_r+0x6c0>
 800765e:	2230      	movs	r2, #48	@ 0x30
 8007660:	f108 0801 	add.w	r8, r8, #1
 8007664:	f88a 2000 	strb.w	r2, [sl]
 8007668:	781a      	ldrb	r2, [r3, #0]
 800766a:	3201      	adds	r2, #1
 800766c:	701a      	strb	r2, [r3, #0]
 800766e:	e7a0      	b.n	80075b2 <_dtoa_r+0x622>
 8007670:	4b6f      	ldr	r3, [pc, #444]	@ (8007830 <_dtoa_r+0x8a0>)
 8007672:	2200      	movs	r2, #0
 8007674:	f7f8 ffc8 	bl	8000608 <__aeabi_dmul>
 8007678:	2200      	movs	r2, #0
 800767a:	2300      	movs	r3, #0
 800767c:	4604      	mov	r4, r0
 800767e:	460d      	mov	r5, r1
 8007680:	f7f9 fa2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007684:	2800      	cmp	r0, #0
 8007686:	d09f      	beq.n	80075c8 <_dtoa_r+0x638>
 8007688:	e7d1      	b.n	800762e <_dtoa_r+0x69e>
 800768a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800768c:	2a00      	cmp	r2, #0
 800768e:	f000 80ea 	beq.w	8007866 <_dtoa_r+0x8d6>
 8007692:	9a07      	ldr	r2, [sp, #28]
 8007694:	2a01      	cmp	r2, #1
 8007696:	f300 80cd 	bgt.w	8007834 <_dtoa_r+0x8a4>
 800769a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800769c:	2a00      	cmp	r2, #0
 800769e:	f000 80c1 	beq.w	8007824 <_dtoa_r+0x894>
 80076a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80076a6:	9c08      	ldr	r4, [sp, #32]
 80076a8:	9e00      	ldr	r6, [sp, #0]
 80076aa:	9a00      	ldr	r2, [sp, #0]
 80076ac:	441a      	add	r2, r3
 80076ae:	9200      	str	r2, [sp, #0]
 80076b0:	9a06      	ldr	r2, [sp, #24]
 80076b2:	2101      	movs	r1, #1
 80076b4:	441a      	add	r2, r3
 80076b6:	4648      	mov	r0, r9
 80076b8:	9206      	str	r2, [sp, #24]
 80076ba:	f000 fc2d 	bl	8007f18 <__i2b>
 80076be:	4605      	mov	r5, r0
 80076c0:	b166      	cbz	r6, 80076dc <_dtoa_r+0x74c>
 80076c2:	9b06      	ldr	r3, [sp, #24]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	dd09      	ble.n	80076dc <_dtoa_r+0x74c>
 80076c8:	42b3      	cmp	r3, r6
 80076ca:	9a00      	ldr	r2, [sp, #0]
 80076cc:	bfa8      	it	ge
 80076ce:	4633      	movge	r3, r6
 80076d0:	1ad2      	subs	r2, r2, r3
 80076d2:	9200      	str	r2, [sp, #0]
 80076d4:	9a06      	ldr	r2, [sp, #24]
 80076d6:	1af6      	subs	r6, r6, r3
 80076d8:	1ad3      	subs	r3, r2, r3
 80076da:	9306      	str	r3, [sp, #24]
 80076dc:	9b08      	ldr	r3, [sp, #32]
 80076de:	b30b      	cbz	r3, 8007724 <_dtoa_r+0x794>
 80076e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	f000 80c6 	beq.w	8007874 <_dtoa_r+0x8e4>
 80076e8:	2c00      	cmp	r4, #0
 80076ea:	f000 80c0 	beq.w	800786e <_dtoa_r+0x8de>
 80076ee:	4629      	mov	r1, r5
 80076f0:	4622      	mov	r2, r4
 80076f2:	4648      	mov	r0, r9
 80076f4:	f000 fcc8 	bl	8008088 <__pow5mult>
 80076f8:	9a02      	ldr	r2, [sp, #8]
 80076fa:	4601      	mov	r1, r0
 80076fc:	4605      	mov	r5, r0
 80076fe:	4648      	mov	r0, r9
 8007700:	f000 fc20 	bl	8007f44 <__multiply>
 8007704:	9902      	ldr	r1, [sp, #8]
 8007706:	4680      	mov	r8, r0
 8007708:	4648      	mov	r0, r9
 800770a:	f000 fb51 	bl	8007db0 <_Bfree>
 800770e:	9b08      	ldr	r3, [sp, #32]
 8007710:	1b1b      	subs	r3, r3, r4
 8007712:	9308      	str	r3, [sp, #32]
 8007714:	f000 80b1 	beq.w	800787a <_dtoa_r+0x8ea>
 8007718:	9a08      	ldr	r2, [sp, #32]
 800771a:	4641      	mov	r1, r8
 800771c:	4648      	mov	r0, r9
 800771e:	f000 fcb3 	bl	8008088 <__pow5mult>
 8007722:	9002      	str	r0, [sp, #8]
 8007724:	2101      	movs	r1, #1
 8007726:	4648      	mov	r0, r9
 8007728:	f000 fbf6 	bl	8007f18 <__i2b>
 800772c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800772e:	4604      	mov	r4, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	f000 81d8 	beq.w	8007ae6 <_dtoa_r+0xb56>
 8007736:	461a      	mov	r2, r3
 8007738:	4601      	mov	r1, r0
 800773a:	4648      	mov	r0, r9
 800773c:	f000 fca4 	bl	8008088 <__pow5mult>
 8007740:	9b07      	ldr	r3, [sp, #28]
 8007742:	2b01      	cmp	r3, #1
 8007744:	4604      	mov	r4, r0
 8007746:	f300 809f 	bgt.w	8007888 <_dtoa_r+0x8f8>
 800774a:	9b04      	ldr	r3, [sp, #16]
 800774c:	2b00      	cmp	r3, #0
 800774e:	f040 8097 	bne.w	8007880 <_dtoa_r+0x8f0>
 8007752:	9b05      	ldr	r3, [sp, #20]
 8007754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007758:	2b00      	cmp	r3, #0
 800775a:	f040 8093 	bne.w	8007884 <_dtoa_r+0x8f4>
 800775e:	9b05      	ldr	r3, [sp, #20]
 8007760:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007764:	0d1b      	lsrs	r3, r3, #20
 8007766:	051b      	lsls	r3, r3, #20
 8007768:	b133      	cbz	r3, 8007778 <_dtoa_r+0x7e8>
 800776a:	9b00      	ldr	r3, [sp, #0]
 800776c:	3301      	adds	r3, #1
 800776e:	9300      	str	r3, [sp, #0]
 8007770:	9b06      	ldr	r3, [sp, #24]
 8007772:	3301      	adds	r3, #1
 8007774:	9306      	str	r3, [sp, #24]
 8007776:	2301      	movs	r3, #1
 8007778:	9308      	str	r3, [sp, #32]
 800777a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800777c:	2b00      	cmp	r3, #0
 800777e:	f000 81b8 	beq.w	8007af2 <_dtoa_r+0xb62>
 8007782:	6923      	ldr	r3, [r4, #16]
 8007784:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007788:	6918      	ldr	r0, [r3, #16]
 800778a:	f000 fb79 	bl	8007e80 <__hi0bits>
 800778e:	f1c0 0020 	rsb	r0, r0, #32
 8007792:	9b06      	ldr	r3, [sp, #24]
 8007794:	4418      	add	r0, r3
 8007796:	f010 001f 	ands.w	r0, r0, #31
 800779a:	f000 8082 	beq.w	80078a2 <_dtoa_r+0x912>
 800779e:	f1c0 0320 	rsb	r3, r0, #32
 80077a2:	2b04      	cmp	r3, #4
 80077a4:	dd73      	ble.n	800788e <_dtoa_r+0x8fe>
 80077a6:	9b00      	ldr	r3, [sp, #0]
 80077a8:	f1c0 001c 	rsb	r0, r0, #28
 80077ac:	4403      	add	r3, r0
 80077ae:	9300      	str	r3, [sp, #0]
 80077b0:	9b06      	ldr	r3, [sp, #24]
 80077b2:	4403      	add	r3, r0
 80077b4:	4406      	add	r6, r0
 80077b6:	9306      	str	r3, [sp, #24]
 80077b8:	9b00      	ldr	r3, [sp, #0]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	dd05      	ble.n	80077ca <_dtoa_r+0x83a>
 80077be:	9902      	ldr	r1, [sp, #8]
 80077c0:	461a      	mov	r2, r3
 80077c2:	4648      	mov	r0, r9
 80077c4:	f000 fcba 	bl	800813c <__lshift>
 80077c8:	9002      	str	r0, [sp, #8]
 80077ca:	9b06      	ldr	r3, [sp, #24]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	dd05      	ble.n	80077dc <_dtoa_r+0x84c>
 80077d0:	4621      	mov	r1, r4
 80077d2:	461a      	mov	r2, r3
 80077d4:	4648      	mov	r0, r9
 80077d6:	f000 fcb1 	bl	800813c <__lshift>
 80077da:	4604      	mov	r4, r0
 80077dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d061      	beq.n	80078a6 <_dtoa_r+0x916>
 80077e2:	9802      	ldr	r0, [sp, #8]
 80077e4:	4621      	mov	r1, r4
 80077e6:	f000 fd15 	bl	8008214 <__mcmp>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	da5b      	bge.n	80078a6 <_dtoa_r+0x916>
 80077ee:	2300      	movs	r3, #0
 80077f0:	9902      	ldr	r1, [sp, #8]
 80077f2:	220a      	movs	r2, #10
 80077f4:	4648      	mov	r0, r9
 80077f6:	f000 fafd 	bl	8007df4 <__multadd>
 80077fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077fc:	9002      	str	r0, [sp, #8]
 80077fe:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007802:	2b00      	cmp	r3, #0
 8007804:	f000 8177 	beq.w	8007af6 <_dtoa_r+0xb66>
 8007808:	4629      	mov	r1, r5
 800780a:	2300      	movs	r3, #0
 800780c:	220a      	movs	r2, #10
 800780e:	4648      	mov	r0, r9
 8007810:	f000 faf0 	bl	8007df4 <__multadd>
 8007814:	f1bb 0f00 	cmp.w	fp, #0
 8007818:	4605      	mov	r5, r0
 800781a:	dc6f      	bgt.n	80078fc <_dtoa_r+0x96c>
 800781c:	9b07      	ldr	r3, [sp, #28]
 800781e:	2b02      	cmp	r3, #2
 8007820:	dc49      	bgt.n	80078b6 <_dtoa_r+0x926>
 8007822:	e06b      	b.n	80078fc <_dtoa_r+0x96c>
 8007824:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007826:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800782a:	e73c      	b.n	80076a6 <_dtoa_r+0x716>
 800782c:	3fe00000 	.word	0x3fe00000
 8007830:	40240000 	.word	0x40240000
 8007834:	9b03      	ldr	r3, [sp, #12]
 8007836:	1e5c      	subs	r4, r3, #1
 8007838:	9b08      	ldr	r3, [sp, #32]
 800783a:	42a3      	cmp	r3, r4
 800783c:	db09      	blt.n	8007852 <_dtoa_r+0x8c2>
 800783e:	1b1c      	subs	r4, r3, r4
 8007840:	9b03      	ldr	r3, [sp, #12]
 8007842:	2b00      	cmp	r3, #0
 8007844:	f6bf af30 	bge.w	80076a8 <_dtoa_r+0x718>
 8007848:	9b00      	ldr	r3, [sp, #0]
 800784a:	9a03      	ldr	r2, [sp, #12]
 800784c:	1a9e      	subs	r6, r3, r2
 800784e:	2300      	movs	r3, #0
 8007850:	e72b      	b.n	80076aa <_dtoa_r+0x71a>
 8007852:	9b08      	ldr	r3, [sp, #32]
 8007854:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007856:	9408      	str	r4, [sp, #32]
 8007858:	1ae3      	subs	r3, r4, r3
 800785a:	441a      	add	r2, r3
 800785c:	9e00      	ldr	r6, [sp, #0]
 800785e:	9b03      	ldr	r3, [sp, #12]
 8007860:	920d      	str	r2, [sp, #52]	@ 0x34
 8007862:	2400      	movs	r4, #0
 8007864:	e721      	b.n	80076aa <_dtoa_r+0x71a>
 8007866:	9c08      	ldr	r4, [sp, #32]
 8007868:	9e00      	ldr	r6, [sp, #0]
 800786a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800786c:	e728      	b.n	80076c0 <_dtoa_r+0x730>
 800786e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007872:	e751      	b.n	8007718 <_dtoa_r+0x788>
 8007874:	9a08      	ldr	r2, [sp, #32]
 8007876:	9902      	ldr	r1, [sp, #8]
 8007878:	e750      	b.n	800771c <_dtoa_r+0x78c>
 800787a:	f8cd 8008 	str.w	r8, [sp, #8]
 800787e:	e751      	b.n	8007724 <_dtoa_r+0x794>
 8007880:	2300      	movs	r3, #0
 8007882:	e779      	b.n	8007778 <_dtoa_r+0x7e8>
 8007884:	9b04      	ldr	r3, [sp, #16]
 8007886:	e777      	b.n	8007778 <_dtoa_r+0x7e8>
 8007888:	2300      	movs	r3, #0
 800788a:	9308      	str	r3, [sp, #32]
 800788c:	e779      	b.n	8007782 <_dtoa_r+0x7f2>
 800788e:	d093      	beq.n	80077b8 <_dtoa_r+0x828>
 8007890:	9a00      	ldr	r2, [sp, #0]
 8007892:	331c      	adds	r3, #28
 8007894:	441a      	add	r2, r3
 8007896:	9200      	str	r2, [sp, #0]
 8007898:	9a06      	ldr	r2, [sp, #24]
 800789a:	441a      	add	r2, r3
 800789c:	441e      	add	r6, r3
 800789e:	9206      	str	r2, [sp, #24]
 80078a0:	e78a      	b.n	80077b8 <_dtoa_r+0x828>
 80078a2:	4603      	mov	r3, r0
 80078a4:	e7f4      	b.n	8007890 <_dtoa_r+0x900>
 80078a6:	9b03      	ldr	r3, [sp, #12]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	46b8      	mov	r8, r7
 80078ac:	dc20      	bgt.n	80078f0 <_dtoa_r+0x960>
 80078ae:	469b      	mov	fp, r3
 80078b0:	9b07      	ldr	r3, [sp, #28]
 80078b2:	2b02      	cmp	r3, #2
 80078b4:	dd1e      	ble.n	80078f4 <_dtoa_r+0x964>
 80078b6:	f1bb 0f00 	cmp.w	fp, #0
 80078ba:	f47f adb1 	bne.w	8007420 <_dtoa_r+0x490>
 80078be:	4621      	mov	r1, r4
 80078c0:	465b      	mov	r3, fp
 80078c2:	2205      	movs	r2, #5
 80078c4:	4648      	mov	r0, r9
 80078c6:	f000 fa95 	bl	8007df4 <__multadd>
 80078ca:	4601      	mov	r1, r0
 80078cc:	4604      	mov	r4, r0
 80078ce:	9802      	ldr	r0, [sp, #8]
 80078d0:	f000 fca0 	bl	8008214 <__mcmp>
 80078d4:	2800      	cmp	r0, #0
 80078d6:	f77f ada3 	ble.w	8007420 <_dtoa_r+0x490>
 80078da:	4656      	mov	r6, sl
 80078dc:	2331      	movs	r3, #49	@ 0x31
 80078de:	f806 3b01 	strb.w	r3, [r6], #1
 80078e2:	f108 0801 	add.w	r8, r8, #1
 80078e6:	e59f      	b.n	8007428 <_dtoa_r+0x498>
 80078e8:	9c03      	ldr	r4, [sp, #12]
 80078ea:	46b8      	mov	r8, r7
 80078ec:	4625      	mov	r5, r4
 80078ee:	e7f4      	b.n	80078da <_dtoa_r+0x94a>
 80078f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80078f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	f000 8101 	beq.w	8007afe <_dtoa_r+0xb6e>
 80078fc:	2e00      	cmp	r6, #0
 80078fe:	dd05      	ble.n	800790c <_dtoa_r+0x97c>
 8007900:	4629      	mov	r1, r5
 8007902:	4632      	mov	r2, r6
 8007904:	4648      	mov	r0, r9
 8007906:	f000 fc19 	bl	800813c <__lshift>
 800790a:	4605      	mov	r5, r0
 800790c:	9b08      	ldr	r3, [sp, #32]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d05c      	beq.n	80079cc <_dtoa_r+0xa3c>
 8007912:	6869      	ldr	r1, [r5, #4]
 8007914:	4648      	mov	r0, r9
 8007916:	f000 fa0b 	bl	8007d30 <_Balloc>
 800791a:	4606      	mov	r6, r0
 800791c:	b928      	cbnz	r0, 800792a <_dtoa_r+0x99a>
 800791e:	4b82      	ldr	r3, [pc, #520]	@ (8007b28 <_dtoa_r+0xb98>)
 8007920:	4602      	mov	r2, r0
 8007922:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007926:	f7ff bb4a 	b.w	8006fbe <_dtoa_r+0x2e>
 800792a:	692a      	ldr	r2, [r5, #16]
 800792c:	3202      	adds	r2, #2
 800792e:	0092      	lsls	r2, r2, #2
 8007930:	f105 010c 	add.w	r1, r5, #12
 8007934:	300c      	adds	r0, #12
 8007936:	f7ff fa94 	bl	8006e62 <memcpy>
 800793a:	2201      	movs	r2, #1
 800793c:	4631      	mov	r1, r6
 800793e:	4648      	mov	r0, r9
 8007940:	f000 fbfc 	bl	800813c <__lshift>
 8007944:	f10a 0301 	add.w	r3, sl, #1
 8007948:	9300      	str	r3, [sp, #0]
 800794a:	eb0a 030b 	add.w	r3, sl, fp
 800794e:	9308      	str	r3, [sp, #32]
 8007950:	9b04      	ldr	r3, [sp, #16]
 8007952:	f003 0301 	and.w	r3, r3, #1
 8007956:	462f      	mov	r7, r5
 8007958:	9306      	str	r3, [sp, #24]
 800795a:	4605      	mov	r5, r0
 800795c:	9b00      	ldr	r3, [sp, #0]
 800795e:	9802      	ldr	r0, [sp, #8]
 8007960:	4621      	mov	r1, r4
 8007962:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8007966:	f7ff fa8a 	bl	8006e7e <quorem>
 800796a:	4603      	mov	r3, r0
 800796c:	3330      	adds	r3, #48	@ 0x30
 800796e:	9003      	str	r0, [sp, #12]
 8007970:	4639      	mov	r1, r7
 8007972:	9802      	ldr	r0, [sp, #8]
 8007974:	9309      	str	r3, [sp, #36]	@ 0x24
 8007976:	f000 fc4d 	bl	8008214 <__mcmp>
 800797a:	462a      	mov	r2, r5
 800797c:	9004      	str	r0, [sp, #16]
 800797e:	4621      	mov	r1, r4
 8007980:	4648      	mov	r0, r9
 8007982:	f000 fc63 	bl	800824c <__mdiff>
 8007986:	68c2      	ldr	r2, [r0, #12]
 8007988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800798a:	4606      	mov	r6, r0
 800798c:	bb02      	cbnz	r2, 80079d0 <_dtoa_r+0xa40>
 800798e:	4601      	mov	r1, r0
 8007990:	9802      	ldr	r0, [sp, #8]
 8007992:	f000 fc3f 	bl	8008214 <__mcmp>
 8007996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007998:	4602      	mov	r2, r0
 800799a:	4631      	mov	r1, r6
 800799c:	4648      	mov	r0, r9
 800799e:	920c      	str	r2, [sp, #48]	@ 0x30
 80079a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80079a2:	f000 fa05 	bl	8007db0 <_Bfree>
 80079a6:	9b07      	ldr	r3, [sp, #28]
 80079a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80079aa:	9e00      	ldr	r6, [sp, #0]
 80079ac:	ea42 0103 	orr.w	r1, r2, r3
 80079b0:	9b06      	ldr	r3, [sp, #24]
 80079b2:	4319      	orrs	r1, r3
 80079b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079b6:	d10d      	bne.n	80079d4 <_dtoa_r+0xa44>
 80079b8:	2b39      	cmp	r3, #57	@ 0x39
 80079ba:	d027      	beq.n	8007a0c <_dtoa_r+0xa7c>
 80079bc:	9a04      	ldr	r2, [sp, #16]
 80079be:	2a00      	cmp	r2, #0
 80079c0:	dd01      	ble.n	80079c6 <_dtoa_r+0xa36>
 80079c2:	9b03      	ldr	r3, [sp, #12]
 80079c4:	3331      	adds	r3, #49	@ 0x31
 80079c6:	f88b 3000 	strb.w	r3, [fp]
 80079ca:	e52e      	b.n	800742a <_dtoa_r+0x49a>
 80079cc:	4628      	mov	r0, r5
 80079ce:	e7b9      	b.n	8007944 <_dtoa_r+0x9b4>
 80079d0:	2201      	movs	r2, #1
 80079d2:	e7e2      	b.n	800799a <_dtoa_r+0xa0a>
 80079d4:	9904      	ldr	r1, [sp, #16]
 80079d6:	2900      	cmp	r1, #0
 80079d8:	db04      	blt.n	80079e4 <_dtoa_r+0xa54>
 80079da:	9807      	ldr	r0, [sp, #28]
 80079dc:	4301      	orrs	r1, r0
 80079de:	9806      	ldr	r0, [sp, #24]
 80079e0:	4301      	orrs	r1, r0
 80079e2:	d120      	bne.n	8007a26 <_dtoa_r+0xa96>
 80079e4:	2a00      	cmp	r2, #0
 80079e6:	ddee      	ble.n	80079c6 <_dtoa_r+0xa36>
 80079e8:	9902      	ldr	r1, [sp, #8]
 80079ea:	9300      	str	r3, [sp, #0]
 80079ec:	2201      	movs	r2, #1
 80079ee:	4648      	mov	r0, r9
 80079f0:	f000 fba4 	bl	800813c <__lshift>
 80079f4:	4621      	mov	r1, r4
 80079f6:	9002      	str	r0, [sp, #8]
 80079f8:	f000 fc0c 	bl	8008214 <__mcmp>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	9b00      	ldr	r3, [sp, #0]
 8007a00:	dc02      	bgt.n	8007a08 <_dtoa_r+0xa78>
 8007a02:	d1e0      	bne.n	80079c6 <_dtoa_r+0xa36>
 8007a04:	07da      	lsls	r2, r3, #31
 8007a06:	d5de      	bpl.n	80079c6 <_dtoa_r+0xa36>
 8007a08:	2b39      	cmp	r3, #57	@ 0x39
 8007a0a:	d1da      	bne.n	80079c2 <_dtoa_r+0xa32>
 8007a0c:	2339      	movs	r3, #57	@ 0x39
 8007a0e:	f88b 3000 	strb.w	r3, [fp]
 8007a12:	4633      	mov	r3, r6
 8007a14:	461e      	mov	r6, r3
 8007a16:	3b01      	subs	r3, #1
 8007a18:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007a1c:	2a39      	cmp	r2, #57	@ 0x39
 8007a1e:	d04e      	beq.n	8007abe <_dtoa_r+0xb2e>
 8007a20:	3201      	adds	r2, #1
 8007a22:	701a      	strb	r2, [r3, #0]
 8007a24:	e501      	b.n	800742a <_dtoa_r+0x49a>
 8007a26:	2a00      	cmp	r2, #0
 8007a28:	dd03      	ble.n	8007a32 <_dtoa_r+0xaa2>
 8007a2a:	2b39      	cmp	r3, #57	@ 0x39
 8007a2c:	d0ee      	beq.n	8007a0c <_dtoa_r+0xa7c>
 8007a2e:	3301      	adds	r3, #1
 8007a30:	e7c9      	b.n	80079c6 <_dtoa_r+0xa36>
 8007a32:	9a00      	ldr	r2, [sp, #0]
 8007a34:	9908      	ldr	r1, [sp, #32]
 8007a36:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007a3a:	428a      	cmp	r2, r1
 8007a3c:	d028      	beq.n	8007a90 <_dtoa_r+0xb00>
 8007a3e:	9902      	ldr	r1, [sp, #8]
 8007a40:	2300      	movs	r3, #0
 8007a42:	220a      	movs	r2, #10
 8007a44:	4648      	mov	r0, r9
 8007a46:	f000 f9d5 	bl	8007df4 <__multadd>
 8007a4a:	42af      	cmp	r7, r5
 8007a4c:	9002      	str	r0, [sp, #8]
 8007a4e:	f04f 0300 	mov.w	r3, #0
 8007a52:	f04f 020a 	mov.w	r2, #10
 8007a56:	4639      	mov	r1, r7
 8007a58:	4648      	mov	r0, r9
 8007a5a:	d107      	bne.n	8007a6c <_dtoa_r+0xadc>
 8007a5c:	f000 f9ca 	bl	8007df4 <__multadd>
 8007a60:	4607      	mov	r7, r0
 8007a62:	4605      	mov	r5, r0
 8007a64:	9b00      	ldr	r3, [sp, #0]
 8007a66:	3301      	adds	r3, #1
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	e777      	b.n	800795c <_dtoa_r+0x9cc>
 8007a6c:	f000 f9c2 	bl	8007df4 <__multadd>
 8007a70:	4629      	mov	r1, r5
 8007a72:	4607      	mov	r7, r0
 8007a74:	2300      	movs	r3, #0
 8007a76:	220a      	movs	r2, #10
 8007a78:	4648      	mov	r0, r9
 8007a7a:	f000 f9bb 	bl	8007df4 <__multadd>
 8007a7e:	4605      	mov	r5, r0
 8007a80:	e7f0      	b.n	8007a64 <_dtoa_r+0xad4>
 8007a82:	f1bb 0f00 	cmp.w	fp, #0
 8007a86:	bfcc      	ite	gt
 8007a88:	465e      	movgt	r6, fp
 8007a8a:	2601      	movle	r6, #1
 8007a8c:	4456      	add	r6, sl
 8007a8e:	2700      	movs	r7, #0
 8007a90:	9902      	ldr	r1, [sp, #8]
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	2201      	movs	r2, #1
 8007a96:	4648      	mov	r0, r9
 8007a98:	f000 fb50 	bl	800813c <__lshift>
 8007a9c:	4621      	mov	r1, r4
 8007a9e:	9002      	str	r0, [sp, #8]
 8007aa0:	f000 fbb8 	bl	8008214 <__mcmp>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	dcb4      	bgt.n	8007a12 <_dtoa_r+0xa82>
 8007aa8:	d102      	bne.n	8007ab0 <_dtoa_r+0xb20>
 8007aaa:	9b00      	ldr	r3, [sp, #0]
 8007aac:	07db      	lsls	r3, r3, #31
 8007aae:	d4b0      	bmi.n	8007a12 <_dtoa_r+0xa82>
 8007ab0:	4633      	mov	r3, r6
 8007ab2:	461e      	mov	r6, r3
 8007ab4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ab8:	2a30      	cmp	r2, #48	@ 0x30
 8007aba:	d0fa      	beq.n	8007ab2 <_dtoa_r+0xb22>
 8007abc:	e4b5      	b.n	800742a <_dtoa_r+0x49a>
 8007abe:	459a      	cmp	sl, r3
 8007ac0:	d1a8      	bne.n	8007a14 <_dtoa_r+0xa84>
 8007ac2:	2331      	movs	r3, #49	@ 0x31
 8007ac4:	f108 0801 	add.w	r8, r8, #1
 8007ac8:	f88a 3000 	strb.w	r3, [sl]
 8007acc:	e4ad      	b.n	800742a <_dtoa_r+0x49a>
 8007ace:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ad0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007b2c <_dtoa_r+0xb9c>
 8007ad4:	b11b      	cbz	r3, 8007ade <_dtoa_r+0xb4e>
 8007ad6:	f10a 0308 	add.w	r3, sl, #8
 8007ada:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007adc:	6013      	str	r3, [r2, #0]
 8007ade:	4650      	mov	r0, sl
 8007ae0:	b017      	add	sp, #92	@ 0x5c
 8007ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae6:	9b07      	ldr	r3, [sp, #28]
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	f77f ae2e 	ble.w	800774a <_dtoa_r+0x7ba>
 8007aee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007af0:	9308      	str	r3, [sp, #32]
 8007af2:	2001      	movs	r0, #1
 8007af4:	e64d      	b.n	8007792 <_dtoa_r+0x802>
 8007af6:	f1bb 0f00 	cmp.w	fp, #0
 8007afa:	f77f aed9 	ble.w	80078b0 <_dtoa_r+0x920>
 8007afe:	4656      	mov	r6, sl
 8007b00:	9802      	ldr	r0, [sp, #8]
 8007b02:	4621      	mov	r1, r4
 8007b04:	f7ff f9bb 	bl	8006e7e <quorem>
 8007b08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007b0c:	f806 3b01 	strb.w	r3, [r6], #1
 8007b10:	eba6 020a 	sub.w	r2, r6, sl
 8007b14:	4593      	cmp	fp, r2
 8007b16:	ddb4      	ble.n	8007a82 <_dtoa_r+0xaf2>
 8007b18:	9902      	ldr	r1, [sp, #8]
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	220a      	movs	r2, #10
 8007b1e:	4648      	mov	r0, r9
 8007b20:	f000 f968 	bl	8007df4 <__multadd>
 8007b24:	9002      	str	r0, [sp, #8]
 8007b26:	e7eb      	b.n	8007b00 <_dtoa_r+0xb70>
 8007b28:	08009144 	.word	0x08009144
 8007b2c:	080090c8 	.word	0x080090c8

08007b30 <_free_r>:
 8007b30:	b538      	push	{r3, r4, r5, lr}
 8007b32:	4605      	mov	r5, r0
 8007b34:	2900      	cmp	r1, #0
 8007b36:	d041      	beq.n	8007bbc <_free_r+0x8c>
 8007b38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b3c:	1f0c      	subs	r4, r1, #4
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	bfb8      	it	lt
 8007b42:	18e4      	addlt	r4, r4, r3
 8007b44:	f000 f8e8 	bl	8007d18 <__malloc_lock>
 8007b48:	4a1d      	ldr	r2, [pc, #116]	@ (8007bc0 <_free_r+0x90>)
 8007b4a:	6813      	ldr	r3, [r2, #0]
 8007b4c:	b933      	cbnz	r3, 8007b5c <_free_r+0x2c>
 8007b4e:	6063      	str	r3, [r4, #4]
 8007b50:	6014      	str	r4, [r2, #0]
 8007b52:	4628      	mov	r0, r5
 8007b54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b58:	f000 b8e4 	b.w	8007d24 <__malloc_unlock>
 8007b5c:	42a3      	cmp	r3, r4
 8007b5e:	d908      	bls.n	8007b72 <_free_r+0x42>
 8007b60:	6820      	ldr	r0, [r4, #0]
 8007b62:	1821      	adds	r1, r4, r0
 8007b64:	428b      	cmp	r3, r1
 8007b66:	bf01      	itttt	eq
 8007b68:	6819      	ldreq	r1, [r3, #0]
 8007b6a:	685b      	ldreq	r3, [r3, #4]
 8007b6c:	1809      	addeq	r1, r1, r0
 8007b6e:	6021      	streq	r1, [r4, #0]
 8007b70:	e7ed      	b.n	8007b4e <_free_r+0x1e>
 8007b72:	461a      	mov	r2, r3
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	b10b      	cbz	r3, 8007b7c <_free_r+0x4c>
 8007b78:	42a3      	cmp	r3, r4
 8007b7a:	d9fa      	bls.n	8007b72 <_free_r+0x42>
 8007b7c:	6811      	ldr	r1, [r2, #0]
 8007b7e:	1850      	adds	r0, r2, r1
 8007b80:	42a0      	cmp	r0, r4
 8007b82:	d10b      	bne.n	8007b9c <_free_r+0x6c>
 8007b84:	6820      	ldr	r0, [r4, #0]
 8007b86:	4401      	add	r1, r0
 8007b88:	1850      	adds	r0, r2, r1
 8007b8a:	4283      	cmp	r3, r0
 8007b8c:	6011      	str	r1, [r2, #0]
 8007b8e:	d1e0      	bne.n	8007b52 <_free_r+0x22>
 8007b90:	6818      	ldr	r0, [r3, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	6053      	str	r3, [r2, #4]
 8007b96:	4408      	add	r0, r1
 8007b98:	6010      	str	r0, [r2, #0]
 8007b9a:	e7da      	b.n	8007b52 <_free_r+0x22>
 8007b9c:	d902      	bls.n	8007ba4 <_free_r+0x74>
 8007b9e:	230c      	movs	r3, #12
 8007ba0:	602b      	str	r3, [r5, #0]
 8007ba2:	e7d6      	b.n	8007b52 <_free_r+0x22>
 8007ba4:	6820      	ldr	r0, [r4, #0]
 8007ba6:	1821      	adds	r1, r4, r0
 8007ba8:	428b      	cmp	r3, r1
 8007baa:	bf04      	itt	eq
 8007bac:	6819      	ldreq	r1, [r3, #0]
 8007bae:	685b      	ldreq	r3, [r3, #4]
 8007bb0:	6063      	str	r3, [r4, #4]
 8007bb2:	bf04      	itt	eq
 8007bb4:	1809      	addeq	r1, r1, r0
 8007bb6:	6021      	streq	r1, [r4, #0]
 8007bb8:	6054      	str	r4, [r2, #4]
 8007bba:	e7ca      	b.n	8007b52 <_free_r+0x22>
 8007bbc:	bd38      	pop	{r3, r4, r5, pc}
 8007bbe:	bf00      	nop
 8007bc0:	20004650 	.word	0x20004650

08007bc4 <malloc>:
 8007bc4:	4b02      	ldr	r3, [pc, #8]	@ (8007bd0 <malloc+0xc>)
 8007bc6:	4601      	mov	r1, r0
 8007bc8:	6818      	ldr	r0, [r3, #0]
 8007bca:	f000 b825 	b.w	8007c18 <_malloc_r>
 8007bce:	bf00      	nop
 8007bd0:	2000001c 	.word	0x2000001c

08007bd4 <sbrk_aligned>:
 8007bd4:	b570      	push	{r4, r5, r6, lr}
 8007bd6:	4e0f      	ldr	r6, [pc, #60]	@ (8007c14 <sbrk_aligned+0x40>)
 8007bd8:	460c      	mov	r4, r1
 8007bda:	6831      	ldr	r1, [r6, #0]
 8007bdc:	4605      	mov	r5, r0
 8007bde:	b911      	cbnz	r1, 8007be6 <sbrk_aligned+0x12>
 8007be0:	f000 fe3e 	bl	8008860 <_sbrk_r>
 8007be4:	6030      	str	r0, [r6, #0]
 8007be6:	4621      	mov	r1, r4
 8007be8:	4628      	mov	r0, r5
 8007bea:	f000 fe39 	bl	8008860 <_sbrk_r>
 8007bee:	1c43      	adds	r3, r0, #1
 8007bf0:	d103      	bne.n	8007bfa <sbrk_aligned+0x26>
 8007bf2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	bd70      	pop	{r4, r5, r6, pc}
 8007bfa:	1cc4      	adds	r4, r0, #3
 8007bfc:	f024 0403 	bic.w	r4, r4, #3
 8007c00:	42a0      	cmp	r0, r4
 8007c02:	d0f8      	beq.n	8007bf6 <sbrk_aligned+0x22>
 8007c04:	1a21      	subs	r1, r4, r0
 8007c06:	4628      	mov	r0, r5
 8007c08:	f000 fe2a 	bl	8008860 <_sbrk_r>
 8007c0c:	3001      	adds	r0, #1
 8007c0e:	d1f2      	bne.n	8007bf6 <sbrk_aligned+0x22>
 8007c10:	e7ef      	b.n	8007bf2 <sbrk_aligned+0x1e>
 8007c12:	bf00      	nop
 8007c14:	2000464c 	.word	0x2000464c

08007c18 <_malloc_r>:
 8007c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c1c:	1ccd      	adds	r5, r1, #3
 8007c1e:	f025 0503 	bic.w	r5, r5, #3
 8007c22:	3508      	adds	r5, #8
 8007c24:	2d0c      	cmp	r5, #12
 8007c26:	bf38      	it	cc
 8007c28:	250c      	movcc	r5, #12
 8007c2a:	2d00      	cmp	r5, #0
 8007c2c:	4606      	mov	r6, r0
 8007c2e:	db01      	blt.n	8007c34 <_malloc_r+0x1c>
 8007c30:	42a9      	cmp	r1, r5
 8007c32:	d904      	bls.n	8007c3e <_malloc_r+0x26>
 8007c34:	230c      	movs	r3, #12
 8007c36:	6033      	str	r3, [r6, #0]
 8007c38:	2000      	movs	r0, #0
 8007c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d14 <_malloc_r+0xfc>
 8007c42:	f000 f869 	bl	8007d18 <__malloc_lock>
 8007c46:	f8d8 3000 	ldr.w	r3, [r8]
 8007c4a:	461c      	mov	r4, r3
 8007c4c:	bb44      	cbnz	r4, 8007ca0 <_malloc_r+0x88>
 8007c4e:	4629      	mov	r1, r5
 8007c50:	4630      	mov	r0, r6
 8007c52:	f7ff ffbf 	bl	8007bd4 <sbrk_aligned>
 8007c56:	1c43      	adds	r3, r0, #1
 8007c58:	4604      	mov	r4, r0
 8007c5a:	d158      	bne.n	8007d0e <_malloc_r+0xf6>
 8007c5c:	f8d8 4000 	ldr.w	r4, [r8]
 8007c60:	4627      	mov	r7, r4
 8007c62:	2f00      	cmp	r7, #0
 8007c64:	d143      	bne.n	8007cee <_malloc_r+0xd6>
 8007c66:	2c00      	cmp	r4, #0
 8007c68:	d04b      	beq.n	8007d02 <_malloc_r+0xea>
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	4639      	mov	r1, r7
 8007c6e:	4630      	mov	r0, r6
 8007c70:	eb04 0903 	add.w	r9, r4, r3
 8007c74:	f000 fdf4 	bl	8008860 <_sbrk_r>
 8007c78:	4581      	cmp	r9, r0
 8007c7a:	d142      	bne.n	8007d02 <_malloc_r+0xea>
 8007c7c:	6821      	ldr	r1, [r4, #0]
 8007c7e:	1a6d      	subs	r5, r5, r1
 8007c80:	4629      	mov	r1, r5
 8007c82:	4630      	mov	r0, r6
 8007c84:	f7ff ffa6 	bl	8007bd4 <sbrk_aligned>
 8007c88:	3001      	adds	r0, #1
 8007c8a:	d03a      	beq.n	8007d02 <_malloc_r+0xea>
 8007c8c:	6823      	ldr	r3, [r4, #0]
 8007c8e:	442b      	add	r3, r5
 8007c90:	6023      	str	r3, [r4, #0]
 8007c92:	f8d8 3000 	ldr.w	r3, [r8]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	bb62      	cbnz	r2, 8007cf4 <_malloc_r+0xdc>
 8007c9a:	f8c8 7000 	str.w	r7, [r8]
 8007c9e:	e00f      	b.n	8007cc0 <_malloc_r+0xa8>
 8007ca0:	6822      	ldr	r2, [r4, #0]
 8007ca2:	1b52      	subs	r2, r2, r5
 8007ca4:	d420      	bmi.n	8007ce8 <_malloc_r+0xd0>
 8007ca6:	2a0b      	cmp	r2, #11
 8007ca8:	d917      	bls.n	8007cda <_malloc_r+0xc2>
 8007caa:	1961      	adds	r1, r4, r5
 8007cac:	42a3      	cmp	r3, r4
 8007cae:	6025      	str	r5, [r4, #0]
 8007cb0:	bf18      	it	ne
 8007cb2:	6059      	strne	r1, [r3, #4]
 8007cb4:	6863      	ldr	r3, [r4, #4]
 8007cb6:	bf08      	it	eq
 8007cb8:	f8c8 1000 	streq.w	r1, [r8]
 8007cbc:	5162      	str	r2, [r4, r5]
 8007cbe:	604b      	str	r3, [r1, #4]
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	f000 f82f 	bl	8007d24 <__malloc_unlock>
 8007cc6:	f104 000b 	add.w	r0, r4, #11
 8007cca:	1d23      	adds	r3, r4, #4
 8007ccc:	f020 0007 	bic.w	r0, r0, #7
 8007cd0:	1ac2      	subs	r2, r0, r3
 8007cd2:	bf1c      	itt	ne
 8007cd4:	1a1b      	subne	r3, r3, r0
 8007cd6:	50a3      	strne	r3, [r4, r2]
 8007cd8:	e7af      	b.n	8007c3a <_malloc_r+0x22>
 8007cda:	6862      	ldr	r2, [r4, #4]
 8007cdc:	42a3      	cmp	r3, r4
 8007cde:	bf0c      	ite	eq
 8007ce0:	f8c8 2000 	streq.w	r2, [r8]
 8007ce4:	605a      	strne	r2, [r3, #4]
 8007ce6:	e7eb      	b.n	8007cc0 <_malloc_r+0xa8>
 8007ce8:	4623      	mov	r3, r4
 8007cea:	6864      	ldr	r4, [r4, #4]
 8007cec:	e7ae      	b.n	8007c4c <_malloc_r+0x34>
 8007cee:	463c      	mov	r4, r7
 8007cf0:	687f      	ldr	r7, [r7, #4]
 8007cf2:	e7b6      	b.n	8007c62 <_malloc_r+0x4a>
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	42a3      	cmp	r3, r4
 8007cfa:	d1fb      	bne.n	8007cf4 <_malloc_r+0xdc>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	6053      	str	r3, [r2, #4]
 8007d00:	e7de      	b.n	8007cc0 <_malloc_r+0xa8>
 8007d02:	230c      	movs	r3, #12
 8007d04:	6033      	str	r3, [r6, #0]
 8007d06:	4630      	mov	r0, r6
 8007d08:	f000 f80c 	bl	8007d24 <__malloc_unlock>
 8007d0c:	e794      	b.n	8007c38 <_malloc_r+0x20>
 8007d0e:	6005      	str	r5, [r0, #0]
 8007d10:	e7d6      	b.n	8007cc0 <_malloc_r+0xa8>
 8007d12:	bf00      	nop
 8007d14:	20004650 	.word	0x20004650

08007d18 <__malloc_lock>:
 8007d18:	4801      	ldr	r0, [pc, #4]	@ (8007d20 <__malloc_lock+0x8>)
 8007d1a:	f7ff b8a0 	b.w	8006e5e <__retarget_lock_acquire_recursive>
 8007d1e:	bf00      	nop
 8007d20:	20004648 	.word	0x20004648

08007d24 <__malloc_unlock>:
 8007d24:	4801      	ldr	r0, [pc, #4]	@ (8007d2c <__malloc_unlock+0x8>)
 8007d26:	f7ff b89b 	b.w	8006e60 <__retarget_lock_release_recursive>
 8007d2a:	bf00      	nop
 8007d2c:	20004648 	.word	0x20004648

08007d30 <_Balloc>:
 8007d30:	b570      	push	{r4, r5, r6, lr}
 8007d32:	69c6      	ldr	r6, [r0, #28]
 8007d34:	4604      	mov	r4, r0
 8007d36:	460d      	mov	r5, r1
 8007d38:	b976      	cbnz	r6, 8007d58 <_Balloc+0x28>
 8007d3a:	2010      	movs	r0, #16
 8007d3c:	f7ff ff42 	bl	8007bc4 <malloc>
 8007d40:	4602      	mov	r2, r0
 8007d42:	61e0      	str	r0, [r4, #28]
 8007d44:	b920      	cbnz	r0, 8007d50 <_Balloc+0x20>
 8007d46:	4b18      	ldr	r3, [pc, #96]	@ (8007da8 <_Balloc+0x78>)
 8007d48:	4818      	ldr	r0, [pc, #96]	@ (8007dac <_Balloc+0x7c>)
 8007d4a:	216b      	movs	r1, #107	@ 0x6b
 8007d4c:	f000 fd98 	bl	8008880 <__assert_func>
 8007d50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d54:	6006      	str	r6, [r0, #0]
 8007d56:	60c6      	str	r6, [r0, #12]
 8007d58:	69e6      	ldr	r6, [r4, #28]
 8007d5a:	68f3      	ldr	r3, [r6, #12]
 8007d5c:	b183      	cbz	r3, 8007d80 <_Balloc+0x50>
 8007d5e:	69e3      	ldr	r3, [r4, #28]
 8007d60:	68db      	ldr	r3, [r3, #12]
 8007d62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d66:	b9b8      	cbnz	r0, 8007d98 <_Balloc+0x68>
 8007d68:	2101      	movs	r1, #1
 8007d6a:	fa01 f605 	lsl.w	r6, r1, r5
 8007d6e:	1d72      	adds	r2, r6, #5
 8007d70:	0092      	lsls	r2, r2, #2
 8007d72:	4620      	mov	r0, r4
 8007d74:	f000 fda2 	bl	80088bc <_calloc_r>
 8007d78:	b160      	cbz	r0, 8007d94 <_Balloc+0x64>
 8007d7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d7e:	e00e      	b.n	8007d9e <_Balloc+0x6e>
 8007d80:	2221      	movs	r2, #33	@ 0x21
 8007d82:	2104      	movs	r1, #4
 8007d84:	4620      	mov	r0, r4
 8007d86:	f000 fd99 	bl	80088bc <_calloc_r>
 8007d8a:	69e3      	ldr	r3, [r4, #28]
 8007d8c:	60f0      	str	r0, [r6, #12]
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1e4      	bne.n	8007d5e <_Balloc+0x2e>
 8007d94:	2000      	movs	r0, #0
 8007d96:	bd70      	pop	{r4, r5, r6, pc}
 8007d98:	6802      	ldr	r2, [r0, #0]
 8007d9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d9e:	2300      	movs	r3, #0
 8007da0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007da4:	e7f7      	b.n	8007d96 <_Balloc+0x66>
 8007da6:	bf00      	nop
 8007da8:	080090d5 	.word	0x080090d5
 8007dac:	08009155 	.word	0x08009155

08007db0 <_Bfree>:
 8007db0:	b570      	push	{r4, r5, r6, lr}
 8007db2:	69c6      	ldr	r6, [r0, #28]
 8007db4:	4605      	mov	r5, r0
 8007db6:	460c      	mov	r4, r1
 8007db8:	b976      	cbnz	r6, 8007dd8 <_Bfree+0x28>
 8007dba:	2010      	movs	r0, #16
 8007dbc:	f7ff ff02 	bl	8007bc4 <malloc>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	61e8      	str	r0, [r5, #28]
 8007dc4:	b920      	cbnz	r0, 8007dd0 <_Bfree+0x20>
 8007dc6:	4b09      	ldr	r3, [pc, #36]	@ (8007dec <_Bfree+0x3c>)
 8007dc8:	4809      	ldr	r0, [pc, #36]	@ (8007df0 <_Bfree+0x40>)
 8007dca:	218f      	movs	r1, #143	@ 0x8f
 8007dcc:	f000 fd58 	bl	8008880 <__assert_func>
 8007dd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dd4:	6006      	str	r6, [r0, #0]
 8007dd6:	60c6      	str	r6, [r0, #12]
 8007dd8:	b13c      	cbz	r4, 8007dea <_Bfree+0x3a>
 8007dda:	69eb      	ldr	r3, [r5, #28]
 8007ddc:	6862      	ldr	r2, [r4, #4]
 8007dde:	68db      	ldr	r3, [r3, #12]
 8007de0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007de4:	6021      	str	r1, [r4, #0]
 8007de6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007dea:	bd70      	pop	{r4, r5, r6, pc}
 8007dec:	080090d5 	.word	0x080090d5
 8007df0:	08009155 	.word	0x08009155

08007df4 <__multadd>:
 8007df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007df8:	690d      	ldr	r5, [r1, #16]
 8007dfa:	4607      	mov	r7, r0
 8007dfc:	460c      	mov	r4, r1
 8007dfe:	461e      	mov	r6, r3
 8007e00:	f101 0c14 	add.w	ip, r1, #20
 8007e04:	2000      	movs	r0, #0
 8007e06:	f8dc 3000 	ldr.w	r3, [ip]
 8007e0a:	b299      	uxth	r1, r3
 8007e0c:	fb02 6101 	mla	r1, r2, r1, r6
 8007e10:	0c1e      	lsrs	r6, r3, #16
 8007e12:	0c0b      	lsrs	r3, r1, #16
 8007e14:	fb02 3306 	mla	r3, r2, r6, r3
 8007e18:	b289      	uxth	r1, r1
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e20:	4285      	cmp	r5, r0
 8007e22:	f84c 1b04 	str.w	r1, [ip], #4
 8007e26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e2a:	dcec      	bgt.n	8007e06 <__multadd+0x12>
 8007e2c:	b30e      	cbz	r6, 8007e72 <__multadd+0x7e>
 8007e2e:	68a3      	ldr	r3, [r4, #8]
 8007e30:	42ab      	cmp	r3, r5
 8007e32:	dc19      	bgt.n	8007e68 <__multadd+0x74>
 8007e34:	6861      	ldr	r1, [r4, #4]
 8007e36:	4638      	mov	r0, r7
 8007e38:	3101      	adds	r1, #1
 8007e3a:	f7ff ff79 	bl	8007d30 <_Balloc>
 8007e3e:	4680      	mov	r8, r0
 8007e40:	b928      	cbnz	r0, 8007e4e <__multadd+0x5a>
 8007e42:	4602      	mov	r2, r0
 8007e44:	4b0c      	ldr	r3, [pc, #48]	@ (8007e78 <__multadd+0x84>)
 8007e46:	480d      	ldr	r0, [pc, #52]	@ (8007e7c <__multadd+0x88>)
 8007e48:	21ba      	movs	r1, #186	@ 0xba
 8007e4a:	f000 fd19 	bl	8008880 <__assert_func>
 8007e4e:	6922      	ldr	r2, [r4, #16]
 8007e50:	3202      	adds	r2, #2
 8007e52:	f104 010c 	add.w	r1, r4, #12
 8007e56:	0092      	lsls	r2, r2, #2
 8007e58:	300c      	adds	r0, #12
 8007e5a:	f7ff f802 	bl	8006e62 <memcpy>
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4638      	mov	r0, r7
 8007e62:	f7ff ffa5 	bl	8007db0 <_Bfree>
 8007e66:	4644      	mov	r4, r8
 8007e68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e6c:	3501      	adds	r5, #1
 8007e6e:	615e      	str	r6, [r3, #20]
 8007e70:	6125      	str	r5, [r4, #16]
 8007e72:	4620      	mov	r0, r4
 8007e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e78:	08009144 	.word	0x08009144
 8007e7c:	08009155 	.word	0x08009155

08007e80 <__hi0bits>:
 8007e80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007e84:	4603      	mov	r3, r0
 8007e86:	bf36      	itet	cc
 8007e88:	0403      	lslcc	r3, r0, #16
 8007e8a:	2000      	movcs	r0, #0
 8007e8c:	2010      	movcc	r0, #16
 8007e8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e92:	bf3c      	itt	cc
 8007e94:	021b      	lslcc	r3, r3, #8
 8007e96:	3008      	addcc	r0, #8
 8007e98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e9c:	bf3c      	itt	cc
 8007e9e:	011b      	lslcc	r3, r3, #4
 8007ea0:	3004      	addcc	r0, #4
 8007ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ea6:	bf3c      	itt	cc
 8007ea8:	009b      	lslcc	r3, r3, #2
 8007eaa:	3002      	addcc	r0, #2
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	db05      	blt.n	8007ebc <__hi0bits+0x3c>
 8007eb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007eb4:	f100 0001 	add.w	r0, r0, #1
 8007eb8:	bf08      	it	eq
 8007eba:	2020      	moveq	r0, #32
 8007ebc:	4770      	bx	lr

08007ebe <__lo0bits>:
 8007ebe:	6803      	ldr	r3, [r0, #0]
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	f013 0007 	ands.w	r0, r3, #7
 8007ec6:	d00b      	beq.n	8007ee0 <__lo0bits+0x22>
 8007ec8:	07d9      	lsls	r1, r3, #31
 8007eca:	d421      	bmi.n	8007f10 <__lo0bits+0x52>
 8007ecc:	0798      	lsls	r0, r3, #30
 8007ece:	bf49      	itett	mi
 8007ed0:	085b      	lsrmi	r3, r3, #1
 8007ed2:	089b      	lsrpl	r3, r3, #2
 8007ed4:	2001      	movmi	r0, #1
 8007ed6:	6013      	strmi	r3, [r2, #0]
 8007ed8:	bf5c      	itt	pl
 8007eda:	6013      	strpl	r3, [r2, #0]
 8007edc:	2002      	movpl	r0, #2
 8007ede:	4770      	bx	lr
 8007ee0:	b299      	uxth	r1, r3
 8007ee2:	b909      	cbnz	r1, 8007ee8 <__lo0bits+0x2a>
 8007ee4:	0c1b      	lsrs	r3, r3, #16
 8007ee6:	2010      	movs	r0, #16
 8007ee8:	b2d9      	uxtb	r1, r3
 8007eea:	b909      	cbnz	r1, 8007ef0 <__lo0bits+0x32>
 8007eec:	3008      	adds	r0, #8
 8007eee:	0a1b      	lsrs	r3, r3, #8
 8007ef0:	0719      	lsls	r1, r3, #28
 8007ef2:	bf04      	itt	eq
 8007ef4:	091b      	lsreq	r3, r3, #4
 8007ef6:	3004      	addeq	r0, #4
 8007ef8:	0799      	lsls	r1, r3, #30
 8007efa:	bf04      	itt	eq
 8007efc:	089b      	lsreq	r3, r3, #2
 8007efe:	3002      	addeq	r0, #2
 8007f00:	07d9      	lsls	r1, r3, #31
 8007f02:	d403      	bmi.n	8007f0c <__lo0bits+0x4e>
 8007f04:	085b      	lsrs	r3, r3, #1
 8007f06:	f100 0001 	add.w	r0, r0, #1
 8007f0a:	d003      	beq.n	8007f14 <__lo0bits+0x56>
 8007f0c:	6013      	str	r3, [r2, #0]
 8007f0e:	4770      	bx	lr
 8007f10:	2000      	movs	r0, #0
 8007f12:	4770      	bx	lr
 8007f14:	2020      	movs	r0, #32
 8007f16:	4770      	bx	lr

08007f18 <__i2b>:
 8007f18:	b510      	push	{r4, lr}
 8007f1a:	460c      	mov	r4, r1
 8007f1c:	2101      	movs	r1, #1
 8007f1e:	f7ff ff07 	bl	8007d30 <_Balloc>
 8007f22:	4602      	mov	r2, r0
 8007f24:	b928      	cbnz	r0, 8007f32 <__i2b+0x1a>
 8007f26:	4b05      	ldr	r3, [pc, #20]	@ (8007f3c <__i2b+0x24>)
 8007f28:	4805      	ldr	r0, [pc, #20]	@ (8007f40 <__i2b+0x28>)
 8007f2a:	f240 1145 	movw	r1, #325	@ 0x145
 8007f2e:	f000 fca7 	bl	8008880 <__assert_func>
 8007f32:	2301      	movs	r3, #1
 8007f34:	6144      	str	r4, [r0, #20]
 8007f36:	6103      	str	r3, [r0, #16]
 8007f38:	bd10      	pop	{r4, pc}
 8007f3a:	bf00      	nop
 8007f3c:	08009144 	.word	0x08009144
 8007f40:	08009155 	.word	0x08009155

08007f44 <__multiply>:
 8007f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f48:	4617      	mov	r7, r2
 8007f4a:	690a      	ldr	r2, [r1, #16]
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	bfa8      	it	ge
 8007f52:	463b      	movge	r3, r7
 8007f54:	4689      	mov	r9, r1
 8007f56:	bfa4      	itt	ge
 8007f58:	460f      	movge	r7, r1
 8007f5a:	4699      	movge	r9, r3
 8007f5c:	693d      	ldr	r5, [r7, #16]
 8007f5e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	6879      	ldr	r1, [r7, #4]
 8007f66:	eb05 060a 	add.w	r6, r5, sl
 8007f6a:	42b3      	cmp	r3, r6
 8007f6c:	b085      	sub	sp, #20
 8007f6e:	bfb8      	it	lt
 8007f70:	3101      	addlt	r1, #1
 8007f72:	f7ff fedd 	bl	8007d30 <_Balloc>
 8007f76:	b930      	cbnz	r0, 8007f86 <__multiply+0x42>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	4b41      	ldr	r3, [pc, #260]	@ (8008080 <__multiply+0x13c>)
 8007f7c:	4841      	ldr	r0, [pc, #260]	@ (8008084 <__multiply+0x140>)
 8007f7e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007f82:	f000 fc7d 	bl	8008880 <__assert_func>
 8007f86:	f100 0414 	add.w	r4, r0, #20
 8007f8a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007f8e:	4623      	mov	r3, r4
 8007f90:	2200      	movs	r2, #0
 8007f92:	4573      	cmp	r3, lr
 8007f94:	d320      	bcc.n	8007fd8 <__multiply+0x94>
 8007f96:	f107 0814 	add.w	r8, r7, #20
 8007f9a:	f109 0114 	add.w	r1, r9, #20
 8007f9e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007fa2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007fa6:	9302      	str	r3, [sp, #8]
 8007fa8:	1beb      	subs	r3, r5, r7
 8007faa:	3b15      	subs	r3, #21
 8007fac:	f023 0303 	bic.w	r3, r3, #3
 8007fb0:	3304      	adds	r3, #4
 8007fb2:	3715      	adds	r7, #21
 8007fb4:	42bd      	cmp	r5, r7
 8007fb6:	bf38      	it	cc
 8007fb8:	2304      	movcc	r3, #4
 8007fba:	9301      	str	r3, [sp, #4]
 8007fbc:	9b02      	ldr	r3, [sp, #8]
 8007fbe:	9103      	str	r1, [sp, #12]
 8007fc0:	428b      	cmp	r3, r1
 8007fc2:	d80c      	bhi.n	8007fde <__multiply+0x9a>
 8007fc4:	2e00      	cmp	r6, #0
 8007fc6:	dd03      	ble.n	8007fd0 <__multiply+0x8c>
 8007fc8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d055      	beq.n	800807c <__multiply+0x138>
 8007fd0:	6106      	str	r6, [r0, #16]
 8007fd2:	b005      	add	sp, #20
 8007fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fd8:	f843 2b04 	str.w	r2, [r3], #4
 8007fdc:	e7d9      	b.n	8007f92 <__multiply+0x4e>
 8007fde:	f8b1 a000 	ldrh.w	sl, [r1]
 8007fe2:	f1ba 0f00 	cmp.w	sl, #0
 8007fe6:	d01f      	beq.n	8008028 <__multiply+0xe4>
 8007fe8:	46c4      	mov	ip, r8
 8007fea:	46a1      	mov	r9, r4
 8007fec:	2700      	movs	r7, #0
 8007fee:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007ff2:	f8d9 3000 	ldr.w	r3, [r9]
 8007ff6:	fa1f fb82 	uxth.w	fp, r2
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	fb0a 330b 	mla	r3, sl, fp, r3
 8008000:	443b      	add	r3, r7
 8008002:	f8d9 7000 	ldr.w	r7, [r9]
 8008006:	0c12      	lsrs	r2, r2, #16
 8008008:	0c3f      	lsrs	r7, r7, #16
 800800a:	fb0a 7202 	mla	r2, sl, r2, r7
 800800e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008012:	b29b      	uxth	r3, r3
 8008014:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008018:	4565      	cmp	r5, ip
 800801a:	f849 3b04 	str.w	r3, [r9], #4
 800801e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008022:	d8e4      	bhi.n	8007fee <__multiply+0xaa>
 8008024:	9b01      	ldr	r3, [sp, #4]
 8008026:	50e7      	str	r7, [r4, r3]
 8008028:	9b03      	ldr	r3, [sp, #12]
 800802a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800802e:	3104      	adds	r1, #4
 8008030:	f1b9 0f00 	cmp.w	r9, #0
 8008034:	d020      	beq.n	8008078 <__multiply+0x134>
 8008036:	6823      	ldr	r3, [r4, #0]
 8008038:	4647      	mov	r7, r8
 800803a:	46a4      	mov	ip, r4
 800803c:	f04f 0a00 	mov.w	sl, #0
 8008040:	f8b7 b000 	ldrh.w	fp, [r7]
 8008044:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008048:	fb09 220b 	mla	r2, r9, fp, r2
 800804c:	4452      	add	r2, sl
 800804e:	b29b      	uxth	r3, r3
 8008050:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008054:	f84c 3b04 	str.w	r3, [ip], #4
 8008058:	f857 3b04 	ldr.w	r3, [r7], #4
 800805c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008060:	f8bc 3000 	ldrh.w	r3, [ip]
 8008064:	fb09 330a 	mla	r3, r9, sl, r3
 8008068:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800806c:	42bd      	cmp	r5, r7
 800806e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008072:	d8e5      	bhi.n	8008040 <__multiply+0xfc>
 8008074:	9a01      	ldr	r2, [sp, #4]
 8008076:	50a3      	str	r3, [r4, r2]
 8008078:	3404      	adds	r4, #4
 800807a:	e79f      	b.n	8007fbc <__multiply+0x78>
 800807c:	3e01      	subs	r6, #1
 800807e:	e7a1      	b.n	8007fc4 <__multiply+0x80>
 8008080:	08009144 	.word	0x08009144
 8008084:	08009155 	.word	0x08009155

08008088 <__pow5mult>:
 8008088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800808c:	4615      	mov	r5, r2
 800808e:	f012 0203 	ands.w	r2, r2, #3
 8008092:	4607      	mov	r7, r0
 8008094:	460e      	mov	r6, r1
 8008096:	d007      	beq.n	80080a8 <__pow5mult+0x20>
 8008098:	4c25      	ldr	r4, [pc, #148]	@ (8008130 <__pow5mult+0xa8>)
 800809a:	3a01      	subs	r2, #1
 800809c:	2300      	movs	r3, #0
 800809e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80080a2:	f7ff fea7 	bl	8007df4 <__multadd>
 80080a6:	4606      	mov	r6, r0
 80080a8:	10ad      	asrs	r5, r5, #2
 80080aa:	d03d      	beq.n	8008128 <__pow5mult+0xa0>
 80080ac:	69fc      	ldr	r4, [r7, #28]
 80080ae:	b97c      	cbnz	r4, 80080d0 <__pow5mult+0x48>
 80080b0:	2010      	movs	r0, #16
 80080b2:	f7ff fd87 	bl	8007bc4 <malloc>
 80080b6:	4602      	mov	r2, r0
 80080b8:	61f8      	str	r0, [r7, #28]
 80080ba:	b928      	cbnz	r0, 80080c8 <__pow5mult+0x40>
 80080bc:	4b1d      	ldr	r3, [pc, #116]	@ (8008134 <__pow5mult+0xac>)
 80080be:	481e      	ldr	r0, [pc, #120]	@ (8008138 <__pow5mult+0xb0>)
 80080c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80080c4:	f000 fbdc 	bl	8008880 <__assert_func>
 80080c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080cc:	6004      	str	r4, [r0, #0]
 80080ce:	60c4      	str	r4, [r0, #12]
 80080d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80080d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80080d8:	b94c      	cbnz	r4, 80080ee <__pow5mult+0x66>
 80080da:	f240 2171 	movw	r1, #625	@ 0x271
 80080de:	4638      	mov	r0, r7
 80080e0:	f7ff ff1a 	bl	8007f18 <__i2b>
 80080e4:	2300      	movs	r3, #0
 80080e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80080ea:	4604      	mov	r4, r0
 80080ec:	6003      	str	r3, [r0, #0]
 80080ee:	f04f 0900 	mov.w	r9, #0
 80080f2:	07eb      	lsls	r3, r5, #31
 80080f4:	d50a      	bpl.n	800810c <__pow5mult+0x84>
 80080f6:	4631      	mov	r1, r6
 80080f8:	4622      	mov	r2, r4
 80080fa:	4638      	mov	r0, r7
 80080fc:	f7ff ff22 	bl	8007f44 <__multiply>
 8008100:	4631      	mov	r1, r6
 8008102:	4680      	mov	r8, r0
 8008104:	4638      	mov	r0, r7
 8008106:	f7ff fe53 	bl	8007db0 <_Bfree>
 800810a:	4646      	mov	r6, r8
 800810c:	106d      	asrs	r5, r5, #1
 800810e:	d00b      	beq.n	8008128 <__pow5mult+0xa0>
 8008110:	6820      	ldr	r0, [r4, #0]
 8008112:	b938      	cbnz	r0, 8008124 <__pow5mult+0x9c>
 8008114:	4622      	mov	r2, r4
 8008116:	4621      	mov	r1, r4
 8008118:	4638      	mov	r0, r7
 800811a:	f7ff ff13 	bl	8007f44 <__multiply>
 800811e:	6020      	str	r0, [r4, #0]
 8008120:	f8c0 9000 	str.w	r9, [r0]
 8008124:	4604      	mov	r4, r0
 8008126:	e7e4      	b.n	80080f2 <__pow5mult+0x6a>
 8008128:	4630      	mov	r0, r6
 800812a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800812e:	bf00      	nop
 8008130:	08009208 	.word	0x08009208
 8008134:	080090d5 	.word	0x080090d5
 8008138:	08009155 	.word	0x08009155

0800813c <__lshift>:
 800813c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008140:	460c      	mov	r4, r1
 8008142:	6849      	ldr	r1, [r1, #4]
 8008144:	6923      	ldr	r3, [r4, #16]
 8008146:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800814a:	68a3      	ldr	r3, [r4, #8]
 800814c:	4607      	mov	r7, r0
 800814e:	4691      	mov	r9, r2
 8008150:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008154:	f108 0601 	add.w	r6, r8, #1
 8008158:	42b3      	cmp	r3, r6
 800815a:	db0b      	blt.n	8008174 <__lshift+0x38>
 800815c:	4638      	mov	r0, r7
 800815e:	f7ff fde7 	bl	8007d30 <_Balloc>
 8008162:	4605      	mov	r5, r0
 8008164:	b948      	cbnz	r0, 800817a <__lshift+0x3e>
 8008166:	4602      	mov	r2, r0
 8008168:	4b28      	ldr	r3, [pc, #160]	@ (800820c <__lshift+0xd0>)
 800816a:	4829      	ldr	r0, [pc, #164]	@ (8008210 <__lshift+0xd4>)
 800816c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008170:	f000 fb86 	bl	8008880 <__assert_func>
 8008174:	3101      	adds	r1, #1
 8008176:	005b      	lsls	r3, r3, #1
 8008178:	e7ee      	b.n	8008158 <__lshift+0x1c>
 800817a:	2300      	movs	r3, #0
 800817c:	f100 0114 	add.w	r1, r0, #20
 8008180:	f100 0210 	add.w	r2, r0, #16
 8008184:	4618      	mov	r0, r3
 8008186:	4553      	cmp	r3, sl
 8008188:	db33      	blt.n	80081f2 <__lshift+0xb6>
 800818a:	6920      	ldr	r0, [r4, #16]
 800818c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008190:	f104 0314 	add.w	r3, r4, #20
 8008194:	f019 091f 	ands.w	r9, r9, #31
 8008198:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800819c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80081a0:	d02b      	beq.n	80081fa <__lshift+0xbe>
 80081a2:	f1c9 0e20 	rsb	lr, r9, #32
 80081a6:	468a      	mov	sl, r1
 80081a8:	2200      	movs	r2, #0
 80081aa:	6818      	ldr	r0, [r3, #0]
 80081ac:	fa00 f009 	lsl.w	r0, r0, r9
 80081b0:	4310      	orrs	r0, r2
 80081b2:	f84a 0b04 	str.w	r0, [sl], #4
 80081b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ba:	459c      	cmp	ip, r3
 80081bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80081c0:	d8f3      	bhi.n	80081aa <__lshift+0x6e>
 80081c2:	ebac 0304 	sub.w	r3, ip, r4
 80081c6:	3b15      	subs	r3, #21
 80081c8:	f023 0303 	bic.w	r3, r3, #3
 80081cc:	3304      	adds	r3, #4
 80081ce:	f104 0015 	add.w	r0, r4, #21
 80081d2:	4560      	cmp	r0, ip
 80081d4:	bf88      	it	hi
 80081d6:	2304      	movhi	r3, #4
 80081d8:	50ca      	str	r2, [r1, r3]
 80081da:	b10a      	cbz	r2, 80081e0 <__lshift+0xa4>
 80081dc:	f108 0602 	add.w	r6, r8, #2
 80081e0:	3e01      	subs	r6, #1
 80081e2:	4638      	mov	r0, r7
 80081e4:	612e      	str	r6, [r5, #16]
 80081e6:	4621      	mov	r1, r4
 80081e8:	f7ff fde2 	bl	8007db0 <_Bfree>
 80081ec:	4628      	mov	r0, r5
 80081ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80081f6:	3301      	adds	r3, #1
 80081f8:	e7c5      	b.n	8008186 <__lshift+0x4a>
 80081fa:	3904      	subs	r1, #4
 80081fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008200:	f841 2f04 	str.w	r2, [r1, #4]!
 8008204:	459c      	cmp	ip, r3
 8008206:	d8f9      	bhi.n	80081fc <__lshift+0xc0>
 8008208:	e7ea      	b.n	80081e0 <__lshift+0xa4>
 800820a:	bf00      	nop
 800820c:	08009144 	.word	0x08009144
 8008210:	08009155 	.word	0x08009155

08008214 <__mcmp>:
 8008214:	690a      	ldr	r2, [r1, #16]
 8008216:	4603      	mov	r3, r0
 8008218:	6900      	ldr	r0, [r0, #16]
 800821a:	1a80      	subs	r0, r0, r2
 800821c:	b530      	push	{r4, r5, lr}
 800821e:	d10e      	bne.n	800823e <__mcmp+0x2a>
 8008220:	3314      	adds	r3, #20
 8008222:	3114      	adds	r1, #20
 8008224:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008228:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800822c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008230:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008234:	4295      	cmp	r5, r2
 8008236:	d003      	beq.n	8008240 <__mcmp+0x2c>
 8008238:	d205      	bcs.n	8008246 <__mcmp+0x32>
 800823a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800823e:	bd30      	pop	{r4, r5, pc}
 8008240:	42a3      	cmp	r3, r4
 8008242:	d3f3      	bcc.n	800822c <__mcmp+0x18>
 8008244:	e7fb      	b.n	800823e <__mcmp+0x2a>
 8008246:	2001      	movs	r0, #1
 8008248:	e7f9      	b.n	800823e <__mcmp+0x2a>
	...

0800824c <__mdiff>:
 800824c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008250:	4689      	mov	r9, r1
 8008252:	4606      	mov	r6, r0
 8008254:	4611      	mov	r1, r2
 8008256:	4648      	mov	r0, r9
 8008258:	4614      	mov	r4, r2
 800825a:	f7ff ffdb 	bl	8008214 <__mcmp>
 800825e:	1e05      	subs	r5, r0, #0
 8008260:	d112      	bne.n	8008288 <__mdiff+0x3c>
 8008262:	4629      	mov	r1, r5
 8008264:	4630      	mov	r0, r6
 8008266:	f7ff fd63 	bl	8007d30 <_Balloc>
 800826a:	4602      	mov	r2, r0
 800826c:	b928      	cbnz	r0, 800827a <__mdiff+0x2e>
 800826e:	4b3f      	ldr	r3, [pc, #252]	@ (800836c <__mdiff+0x120>)
 8008270:	f240 2137 	movw	r1, #567	@ 0x237
 8008274:	483e      	ldr	r0, [pc, #248]	@ (8008370 <__mdiff+0x124>)
 8008276:	f000 fb03 	bl	8008880 <__assert_func>
 800827a:	2301      	movs	r3, #1
 800827c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008280:	4610      	mov	r0, r2
 8008282:	b003      	add	sp, #12
 8008284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008288:	bfbc      	itt	lt
 800828a:	464b      	movlt	r3, r9
 800828c:	46a1      	movlt	r9, r4
 800828e:	4630      	mov	r0, r6
 8008290:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008294:	bfba      	itte	lt
 8008296:	461c      	movlt	r4, r3
 8008298:	2501      	movlt	r5, #1
 800829a:	2500      	movge	r5, #0
 800829c:	f7ff fd48 	bl	8007d30 <_Balloc>
 80082a0:	4602      	mov	r2, r0
 80082a2:	b918      	cbnz	r0, 80082ac <__mdiff+0x60>
 80082a4:	4b31      	ldr	r3, [pc, #196]	@ (800836c <__mdiff+0x120>)
 80082a6:	f240 2145 	movw	r1, #581	@ 0x245
 80082aa:	e7e3      	b.n	8008274 <__mdiff+0x28>
 80082ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80082b0:	6926      	ldr	r6, [r4, #16]
 80082b2:	60c5      	str	r5, [r0, #12]
 80082b4:	f109 0310 	add.w	r3, r9, #16
 80082b8:	f109 0514 	add.w	r5, r9, #20
 80082bc:	f104 0e14 	add.w	lr, r4, #20
 80082c0:	f100 0b14 	add.w	fp, r0, #20
 80082c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80082c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80082cc:	9301      	str	r3, [sp, #4]
 80082ce:	46d9      	mov	r9, fp
 80082d0:	f04f 0c00 	mov.w	ip, #0
 80082d4:	9b01      	ldr	r3, [sp, #4]
 80082d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80082da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80082de:	9301      	str	r3, [sp, #4]
 80082e0:	fa1f f38a 	uxth.w	r3, sl
 80082e4:	4619      	mov	r1, r3
 80082e6:	b283      	uxth	r3, r0
 80082e8:	1acb      	subs	r3, r1, r3
 80082ea:	0c00      	lsrs	r0, r0, #16
 80082ec:	4463      	add	r3, ip
 80082ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80082f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80082fc:	4576      	cmp	r6, lr
 80082fe:	f849 3b04 	str.w	r3, [r9], #4
 8008302:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008306:	d8e5      	bhi.n	80082d4 <__mdiff+0x88>
 8008308:	1b33      	subs	r3, r6, r4
 800830a:	3b15      	subs	r3, #21
 800830c:	f023 0303 	bic.w	r3, r3, #3
 8008310:	3415      	adds	r4, #21
 8008312:	3304      	adds	r3, #4
 8008314:	42a6      	cmp	r6, r4
 8008316:	bf38      	it	cc
 8008318:	2304      	movcc	r3, #4
 800831a:	441d      	add	r5, r3
 800831c:	445b      	add	r3, fp
 800831e:	461e      	mov	r6, r3
 8008320:	462c      	mov	r4, r5
 8008322:	4544      	cmp	r4, r8
 8008324:	d30e      	bcc.n	8008344 <__mdiff+0xf8>
 8008326:	f108 0103 	add.w	r1, r8, #3
 800832a:	1b49      	subs	r1, r1, r5
 800832c:	f021 0103 	bic.w	r1, r1, #3
 8008330:	3d03      	subs	r5, #3
 8008332:	45a8      	cmp	r8, r5
 8008334:	bf38      	it	cc
 8008336:	2100      	movcc	r1, #0
 8008338:	440b      	add	r3, r1
 800833a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800833e:	b191      	cbz	r1, 8008366 <__mdiff+0x11a>
 8008340:	6117      	str	r7, [r2, #16]
 8008342:	e79d      	b.n	8008280 <__mdiff+0x34>
 8008344:	f854 1b04 	ldr.w	r1, [r4], #4
 8008348:	46e6      	mov	lr, ip
 800834a:	0c08      	lsrs	r0, r1, #16
 800834c:	fa1c fc81 	uxtah	ip, ip, r1
 8008350:	4471      	add	r1, lr
 8008352:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008356:	b289      	uxth	r1, r1
 8008358:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800835c:	f846 1b04 	str.w	r1, [r6], #4
 8008360:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008364:	e7dd      	b.n	8008322 <__mdiff+0xd6>
 8008366:	3f01      	subs	r7, #1
 8008368:	e7e7      	b.n	800833a <__mdiff+0xee>
 800836a:	bf00      	nop
 800836c:	08009144 	.word	0x08009144
 8008370:	08009155 	.word	0x08009155

08008374 <__d2b>:
 8008374:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008378:	460f      	mov	r7, r1
 800837a:	2101      	movs	r1, #1
 800837c:	ec59 8b10 	vmov	r8, r9, d0
 8008380:	4616      	mov	r6, r2
 8008382:	f7ff fcd5 	bl	8007d30 <_Balloc>
 8008386:	4604      	mov	r4, r0
 8008388:	b930      	cbnz	r0, 8008398 <__d2b+0x24>
 800838a:	4602      	mov	r2, r0
 800838c:	4b23      	ldr	r3, [pc, #140]	@ (800841c <__d2b+0xa8>)
 800838e:	4824      	ldr	r0, [pc, #144]	@ (8008420 <__d2b+0xac>)
 8008390:	f240 310f 	movw	r1, #783	@ 0x30f
 8008394:	f000 fa74 	bl	8008880 <__assert_func>
 8008398:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800839c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083a0:	b10d      	cbz	r5, 80083a6 <__d2b+0x32>
 80083a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083a6:	9301      	str	r3, [sp, #4]
 80083a8:	f1b8 0300 	subs.w	r3, r8, #0
 80083ac:	d023      	beq.n	80083f6 <__d2b+0x82>
 80083ae:	4668      	mov	r0, sp
 80083b0:	9300      	str	r3, [sp, #0]
 80083b2:	f7ff fd84 	bl	8007ebe <__lo0bits>
 80083b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80083ba:	b1d0      	cbz	r0, 80083f2 <__d2b+0x7e>
 80083bc:	f1c0 0320 	rsb	r3, r0, #32
 80083c0:	fa02 f303 	lsl.w	r3, r2, r3
 80083c4:	430b      	orrs	r3, r1
 80083c6:	40c2      	lsrs	r2, r0
 80083c8:	6163      	str	r3, [r4, #20]
 80083ca:	9201      	str	r2, [sp, #4]
 80083cc:	9b01      	ldr	r3, [sp, #4]
 80083ce:	61a3      	str	r3, [r4, #24]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	bf0c      	ite	eq
 80083d4:	2201      	moveq	r2, #1
 80083d6:	2202      	movne	r2, #2
 80083d8:	6122      	str	r2, [r4, #16]
 80083da:	b1a5      	cbz	r5, 8008406 <__d2b+0x92>
 80083dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80083e0:	4405      	add	r5, r0
 80083e2:	603d      	str	r5, [r7, #0]
 80083e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80083e8:	6030      	str	r0, [r6, #0]
 80083ea:	4620      	mov	r0, r4
 80083ec:	b003      	add	sp, #12
 80083ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083f2:	6161      	str	r1, [r4, #20]
 80083f4:	e7ea      	b.n	80083cc <__d2b+0x58>
 80083f6:	a801      	add	r0, sp, #4
 80083f8:	f7ff fd61 	bl	8007ebe <__lo0bits>
 80083fc:	9b01      	ldr	r3, [sp, #4]
 80083fe:	6163      	str	r3, [r4, #20]
 8008400:	3020      	adds	r0, #32
 8008402:	2201      	movs	r2, #1
 8008404:	e7e8      	b.n	80083d8 <__d2b+0x64>
 8008406:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800840a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800840e:	6038      	str	r0, [r7, #0]
 8008410:	6918      	ldr	r0, [r3, #16]
 8008412:	f7ff fd35 	bl	8007e80 <__hi0bits>
 8008416:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800841a:	e7e5      	b.n	80083e8 <__d2b+0x74>
 800841c:	08009144 	.word	0x08009144
 8008420:	08009155 	.word	0x08009155

08008424 <__ssputs_r>:
 8008424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008428:	688e      	ldr	r6, [r1, #8]
 800842a:	461f      	mov	r7, r3
 800842c:	42be      	cmp	r6, r7
 800842e:	680b      	ldr	r3, [r1, #0]
 8008430:	4682      	mov	sl, r0
 8008432:	460c      	mov	r4, r1
 8008434:	4690      	mov	r8, r2
 8008436:	d82d      	bhi.n	8008494 <__ssputs_r+0x70>
 8008438:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800843c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008440:	d026      	beq.n	8008490 <__ssputs_r+0x6c>
 8008442:	6965      	ldr	r5, [r4, #20]
 8008444:	6909      	ldr	r1, [r1, #16]
 8008446:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800844a:	eba3 0901 	sub.w	r9, r3, r1
 800844e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008452:	1c7b      	adds	r3, r7, #1
 8008454:	444b      	add	r3, r9
 8008456:	106d      	asrs	r5, r5, #1
 8008458:	429d      	cmp	r5, r3
 800845a:	bf38      	it	cc
 800845c:	461d      	movcc	r5, r3
 800845e:	0553      	lsls	r3, r2, #21
 8008460:	d527      	bpl.n	80084b2 <__ssputs_r+0x8e>
 8008462:	4629      	mov	r1, r5
 8008464:	f7ff fbd8 	bl	8007c18 <_malloc_r>
 8008468:	4606      	mov	r6, r0
 800846a:	b360      	cbz	r0, 80084c6 <__ssputs_r+0xa2>
 800846c:	6921      	ldr	r1, [r4, #16]
 800846e:	464a      	mov	r2, r9
 8008470:	f7fe fcf7 	bl	8006e62 <memcpy>
 8008474:	89a3      	ldrh	r3, [r4, #12]
 8008476:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800847a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800847e:	81a3      	strh	r3, [r4, #12]
 8008480:	6126      	str	r6, [r4, #16]
 8008482:	6165      	str	r5, [r4, #20]
 8008484:	444e      	add	r6, r9
 8008486:	eba5 0509 	sub.w	r5, r5, r9
 800848a:	6026      	str	r6, [r4, #0]
 800848c:	60a5      	str	r5, [r4, #8]
 800848e:	463e      	mov	r6, r7
 8008490:	42be      	cmp	r6, r7
 8008492:	d900      	bls.n	8008496 <__ssputs_r+0x72>
 8008494:	463e      	mov	r6, r7
 8008496:	6820      	ldr	r0, [r4, #0]
 8008498:	4632      	mov	r2, r6
 800849a:	4641      	mov	r1, r8
 800849c:	f000 f9c6 	bl	800882c <memmove>
 80084a0:	68a3      	ldr	r3, [r4, #8]
 80084a2:	1b9b      	subs	r3, r3, r6
 80084a4:	60a3      	str	r3, [r4, #8]
 80084a6:	6823      	ldr	r3, [r4, #0]
 80084a8:	4433      	add	r3, r6
 80084aa:	6023      	str	r3, [r4, #0]
 80084ac:	2000      	movs	r0, #0
 80084ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084b2:	462a      	mov	r2, r5
 80084b4:	f000 fa28 	bl	8008908 <_realloc_r>
 80084b8:	4606      	mov	r6, r0
 80084ba:	2800      	cmp	r0, #0
 80084bc:	d1e0      	bne.n	8008480 <__ssputs_r+0x5c>
 80084be:	6921      	ldr	r1, [r4, #16]
 80084c0:	4650      	mov	r0, sl
 80084c2:	f7ff fb35 	bl	8007b30 <_free_r>
 80084c6:	230c      	movs	r3, #12
 80084c8:	f8ca 3000 	str.w	r3, [sl]
 80084cc:	89a3      	ldrh	r3, [r4, #12]
 80084ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084d2:	81a3      	strh	r3, [r4, #12]
 80084d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80084d8:	e7e9      	b.n	80084ae <__ssputs_r+0x8a>
	...

080084dc <_svfiprintf_r>:
 80084dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e0:	4698      	mov	r8, r3
 80084e2:	898b      	ldrh	r3, [r1, #12]
 80084e4:	061b      	lsls	r3, r3, #24
 80084e6:	b09d      	sub	sp, #116	@ 0x74
 80084e8:	4607      	mov	r7, r0
 80084ea:	460d      	mov	r5, r1
 80084ec:	4614      	mov	r4, r2
 80084ee:	d510      	bpl.n	8008512 <_svfiprintf_r+0x36>
 80084f0:	690b      	ldr	r3, [r1, #16]
 80084f2:	b973      	cbnz	r3, 8008512 <_svfiprintf_r+0x36>
 80084f4:	2140      	movs	r1, #64	@ 0x40
 80084f6:	f7ff fb8f 	bl	8007c18 <_malloc_r>
 80084fa:	6028      	str	r0, [r5, #0]
 80084fc:	6128      	str	r0, [r5, #16]
 80084fe:	b930      	cbnz	r0, 800850e <_svfiprintf_r+0x32>
 8008500:	230c      	movs	r3, #12
 8008502:	603b      	str	r3, [r7, #0]
 8008504:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008508:	b01d      	add	sp, #116	@ 0x74
 800850a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800850e:	2340      	movs	r3, #64	@ 0x40
 8008510:	616b      	str	r3, [r5, #20]
 8008512:	2300      	movs	r3, #0
 8008514:	9309      	str	r3, [sp, #36]	@ 0x24
 8008516:	2320      	movs	r3, #32
 8008518:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800851c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008520:	2330      	movs	r3, #48	@ 0x30
 8008522:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80086c0 <_svfiprintf_r+0x1e4>
 8008526:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800852a:	f04f 0901 	mov.w	r9, #1
 800852e:	4623      	mov	r3, r4
 8008530:	469a      	mov	sl, r3
 8008532:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008536:	b10a      	cbz	r2, 800853c <_svfiprintf_r+0x60>
 8008538:	2a25      	cmp	r2, #37	@ 0x25
 800853a:	d1f9      	bne.n	8008530 <_svfiprintf_r+0x54>
 800853c:	ebba 0b04 	subs.w	fp, sl, r4
 8008540:	d00b      	beq.n	800855a <_svfiprintf_r+0x7e>
 8008542:	465b      	mov	r3, fp
 8008544:	4622      	mov	r2, r4
 8008546:	4629      	mov	r1, r5
 8008548:	4638      	mov	r0, r7
 800854a:	f7ff ff6b 	bl	8008424 <__ssputs_r>
 800854e:	3001      	adds	r0, #1
 8008550:	f000 80a7 	beq.w	80086a2 <_svfiprintf_r+0x1c6>
 8008554:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008556:	445a      	add	r2, fp
 8008558:	9209      	str	r2, [sp, #36]	@ 0x24
 800855a:	f89a 3000 	ldrb.w	r3, [sl]
 800855e:	2b00      	cmp	r3, #0
 8008560:	f000 809f 	beq.w	80086a2 <_svfiprintf_r+0x1c6>
 8008564:	2300      	movs	r3, #0
 8008566:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800856a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800856e:	f10a 0a01 	add.w	sl, sl, #1
 8008572:	9304      	str	r3, [sp, #16]
 8008574:	9307      	str	r3, [sp, #28]
 8008576:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800857a:	931a      	str	r3, [sp, #104]	@ 0x68
 800857c:	4654      	mov	r4, sl
 800857e:	2205      	movs	r2, #5
 8008580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008584:	484e      	ldr	r0, [pc, #312]	@ (80086c0 <_svfiprintf_r+0x1e4>)
 8008586:	f7f7 fe2b 	bl	80001e0 <memchr>
 800858a:	9a04      	ldr	r2, [sp, #16]
 800858c:	b9d8      	cbnz	r0, 80085c6 <_svfiprintf_r+0xea>
 800858e:	06d0      	lsls	r0, r2, #27
 8008590:	bf44      	itt	mi
 8008592:	2320      	movmi	r3, #32
 8008594:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008598:	0711      	lsls	r1, r2, #28
 800859a:	bf44      	itt	mi
 800859c:	232b      	movmi	r3, #43	@ 0x2b
 800859e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085a2:	f89a 3000 	ldrb.w	r3, [sl]
 80085a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80085a8:	d015      	beq.n	80085d6 <_svfiprintf_r+0xfa>
 80085aa:	9a07      	ldr	r2, [sp, #28]
 80085ac:	4654      	mov	r4, sl
 80085ae:	2000      	movs	r0, #0
 80085b0:	f04f 0c0a 	mov.w	ip, #10
 80085b4:	4621      	mov	r1, r4
 80085b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085ba:	3b30      	subs	r3, #48	@ 0x30
 80085bc:	2b09      	cmp	r3, #9
 80085be:	d94b      	bls.n	8008658 <_svfiprintf_r+0x17c>
 80085c0:	b1b0      	cbz	r0, 80085f0 <_svfiprintf_r+0x114>
 80085c2:	9207      	str	r2, [sp, #28]
 80085c4:	e014      	b.n	80085f0 <_svfiprintf_r+0x114>
 80085c6:	eba0 0308 	sub.w	r3, r0, r8
 80085ca:	fa09 f303 	lsl.w	r3, r9, r3
 80085ce:	4313      	orrs	r3, r2
 80085d0:	9304      	str	r3, [sp, #16]
 80085d2:	46a2      	mov	sl, r4
 80085d4:	e7d2      	b.n	800857c <_svfiprintf_r+0xa0>
 80085d6:	9b03      	ldr	r3, [sp, #12]
 80085d8:	1d19      	adds	r1, r3, #4
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	9103      	str	r1, [sp, #12]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	bfbb      	ittet	lt
 80085e2:	425b      	neglt	r3, r3
 80085e4:	f042 0202 	orrlt.w	r2, r2, #2
 80085e8:	9307      	strge	r3, [sp, #28]
 80085ea:	9307      	strlt	r3, [sp, #28]
 80085ec:	bfb8      	it	lt
 80085ee:	9204      	strlt	r2, [sp, #16]
 80085f0:	7823      	ldrb	r3, [r4, #0]
 80085f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80085f4:	d10a      	bne.n	800860c <_svfiprintf_r+0x130>
 80085f6:	7863      	ldrb	r3, [r4, #1]
 80085f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80085fa:	d132      	bne.n	8008662 <_svfiprintf_r+0x186>
 80085fc:	9b03      	ldr	r3, [sp, #12]
 80085fe:	1d1a      	adds	r2, r3, #4
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	9203      	str	r2, [sp, #12]
 8008604:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008608:	3402      	adds	r4, #2
 800860a:	9305      	str	r3, [sp, #20]
 800860c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80086d0 <_svfiprintf_r+0x1f4>
 8008610:	7821      	ldrb	r1, [r4, #0]
 8008612:	2203      	movs	r2, #3
 8008614:	4650      	mov	r0, sl
 8008616:	f7f7 fde3 	bl	80001e0 <memchr>
 800861a:	b138      	cbz	r0, 800862c <_svfiprintf_r+0x150>
 800861c:	9b04      	ldr	r3, [sp, #16]
 800861e:	eba0 000a 	sub.w	r0, r0, sl
 8008622:	2240      	movs	r2, #64	@ 0x40
 8008624:	4082      	lsls	r2, r0
 8008626:	4313      	orrs	r3, r2
 8008628:	3401      	adds	r4, #1
 800862a:	9304      	str	r3, [sp, #16]
 800862c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008630:	4824      	ldr	r0, [pc, #144]	@ (80086c4 <_svfiprintf_r+0x1e8>)
 8008632:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008636:	2206      	movs	r2, #6
 8008638:	f7f7 fdd2 	bl	80001e0 <memchr>
 800863c:	2800      	cmp	r0, #0
 800863e:	d036      	beq.n	80086ae <_svfiprintf_r+0x1d2>
 8008640:	4b21      	ldr	r3, [pc, #132]	@ (80086c8 <_svfiprintf_r+0x1ec>)
 8008642:	bb1b      	cbnz	r3, 800868c <_svfiprintf_r+0x1b0>
 8008644:	9b03      	ldr	r3, [sp, #12]
 8008646:	3307      	adds	r3, #7
 8008648:	f023 0307 	bic.w	r3, r3, #7
 800864c:	3308      	adds	r3, #8
 800864e:	9303      	str	r3, [sp, #12]
 8008650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008652:	4433      	add	r3, r6
 8008654:	9309      	str	r3, [sp, #36]	@ 0x24
 8008656:	e76a      	b.n	800852e <_svfiprintf_r+0x52>
 8008658:	fb0c 3202 	mla	r2, ip, r2, r3
 800865c:	460c      	mov	r4, r1
 800865e:	2001      	movs	r0, #1
 8008660:	e7a8      	b.n	80085b4 <_svfiprintf_r+0xd8>
 8008662:	2300      	movs	r3, #0
 8008664:	3401      	adds	r4, #1
 8008666:	9305      	str	r3, [sp, #20]
 8008668:	4619      	mov	r1, r3
 800866a:	f04f 0c0a 	mov.w	ip, #10
 800866e:	4620      	mov	r0, r4
 8008670:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008674:	3a30      	subs	r2, #48	@ 0x30
 8008676:	2a09      	cmp	r2, #9
 8008678:	d903      	bls.n	8008682 <_svfiprintf_r+0x1a6>
 800867a:	2b00      	cmp	r3, #0
 800867c:	d0c6      	beq.n	800860c <_svfiprintf_r+0x130>
 800867e:	9105      	str	r1, [sp, #20]
 8008680:	e7c4      	b.n	800860c <_svfiprintf_r+0x130>
 8008682:	fb0c 2101 	mla	r1, ip, r1, r2
 8008686:	4604      	mov	r4, r0
 8008688:	2301      	movs	r3, #1
 800868a:	e7f0      	b.n	800866e <_svfiprintf_r+0x192>
 800868c:	ab03      	add	r3, sp, #12
 800868e:	9300      	str	r3, [sp, #0]
 8008690:	462a      	mov	r2, r5
 8008692:	4b0e      	ldr	r3, [pc, #56]	@ (80086cc <_svfiprintf_r+0x1f0>)
 8008694:	a904      	add	r1, sp, #16
 8008696:	4638      	mov	r0, r7
 8008698:	f7fd fe86 	bl	80063a8 <_printf_float>
 800869c:	1c42      	adds	r2, r0, #1
 800869e:	4606      	mov	r6, r0
 80086a0:	d1d6      	bne.n	8008650 <_svfiprintf_r+0x174>
 80086a2:	89ab      	ldrh	r3, [r5, #12]
 80086a4:	065b      	lsls	r3, r3, #25
 80086a6:	f53f af2d 	bmi.w	8008504 <_svfiprintf_r+0x28>
 80086aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086ac:	e72c      	b.n	8008508 <_svfiprintf_r+0x2c>
 80086ae:	ab03      	add	r3, sp, #12
 80086b0:	9300      	str	r3, [sp, #0]
 80086b2:	462a      	mov	r2, r5
 80086b4:	4b05      	ldr	r3, [pc, #20]	@ (80086cc <_svfiprintf_r+0x1f0>)
 80086b6:	a904      	add	r1, sp, #16
 80086b8:	4638      	mov	r0, r7
 80086ba:	f7fe f90d 	bl	80068d8 <_printf_i>
 80086be:	e7ed      	b.n	800869c <_svfiprintf_r+0x1c0>
 80086c0:	080091ae 	.word	0x080091ae
 80086c4:	080091b8 	.word	0x080091b8
 80086c8:	080063a9 	.word	0x080063a9
 80086cc:	08008425 	.word	0x08008425
 80086d0:	080091b4 	.word	0x080091b4

080086d4 <__sflush_r>:
 80086d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086dc:	0716      	lsls	r6, r2, #28
 80086de:	4605      	mov	r5, r0
 80086e0:	460c      	mov	r4, r1
 80086e2:	d454      	bmi.n	800878e <__sflush_r+0xba>
 80086e4:	684b      	ldr	r3, [r1, #4]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	dc02      	bgt.n	80086f0 <__sflush_r+0x1c>
 80086ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	dd48      	ble.n	8008782 <__sflush_r+0xae>
 80086f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086f2:	2e00      	cmp	r6, #0
 80086f4:	d045      	beq.n	8008782 <__sflush_r+0xae>
 80086f6:	2300      	movs	r3, #0
 80086f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80086fc:	682f      	ldr	r7, [r5, #0]
 80086fe:	6a21      	ldr	r1, [r4, #32]
 8008700:	602b      	str	r3, [r5, #0]
 8008702:	d030      	beq.n	8008766 <__sflush_r+0x92>
 8008704:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008706:	89a3      	ldrh	r3, [r4, #12]
 8008708:	0759      	lsls	r1, r3, #29
 800870a:	d505      	bpl.n	8008718 <__sflush_r+0x44>
 800870c:	6863      	ldr	r3, [r4, #4]
 800870e:	1ad2      	subs	r2, r2, r3
 8008710:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008712:	b10b      	cbz	r3, 8008718 <__sflush_r+0x44>
 8008714:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008716:	1ad2      	subs	r2, r2, r3
 8008718:	2300      	movs	r3, #0
 800871a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800871c:	6a21      	ldr	r1, [r4, #32]
 800871e:	4628      	mov	r0, r5
 8008720:	47b0      	blx	r6
 8008722:	1c43      	adds	r3, r0, #1
 8008724:	89a3      	ldrh	r3, [r4, #12]
 8008726:	d106      	bne.n	8008736 <__sflush_r+0x62>
 8008728:	6829      	ldr	r1, [r5, #0]
 800872a:	291d      	cmp	r1, #29
 800872c:	d82b      	bhi.n	8008786 <__sflush_r+0xb2>
 800872e:	4a2a      	ldr	r2, [pc, #168]	@ (80087d8 <__sflush_r+0x104>)
 8008730:	40ca      	lsrs	r2, r1
 8008732:	07d6      	lsls	r6, r2, #31
 8008734:	d527      	bpl.n	8008786 <__sflush_r+0xb2>
 8008736:	2200      	movs	r2, #0
 8008738:	6062      	str	r2, [r4, #4]
 800873a:	04d9      	lsls	r1, r3, #19
 800873c:	6922      	ldr	r2, [r4, #16]
 800873e:	6022      	str	r2, [r4, #0]
 8008740:	d504      	bpl.n	800874c <__sflush_r+0x78>
 8008742:	1c42      	adds	r2, r0, #1
 8008744:	d101      	bne.n	800874a <__sflush_r+0x76>
 8008746:	682b      	ldr	r3, [r5, #0]
 8008748:	b903      	cbnz	r3, 800874c <__sflush_r+0x78>
 800874a:	6560      	str	r0, [r4, #84]	@ 0x54
 800874c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800874e:	602f      	str	r7, [r5, #0]
 8008750:	b1b9      	cbz	r1, 8008782 <__sflush_r+0xae>
 8008752:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008756:	4299      	cmp	r1, r3
 8008758:	d002      	beq.n	8008760 <__sflush_r+0x8c>
 800875a:	4628      	mov	r0, r5
 800875c:	f7ff f9e8 	bl	8007b30 <_free_r>
 8008760:	2300      	movs	r3, #0
 8008762:	6363      	str	r3, [r4, #52]	@ 0x34
 8008764:	e00d      	b.n	8008782 <__sflush_r+0xae>
 8008766:	2301      	movs	r3, #1
 8008768:	4628      	mov	r0, r5
 800876a:	47b0      	blx	r6
 800876c:	4602      	mov	r2, r0
 800876e:	1c50      	adds	r0, r2, #1
 8008770:	d1c9      	bne.n	8008706 <__sflush_r+0x32>
 8008772:	682b      	ldr	r3, [r5, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d0c6      	beq.n	8008706 <__sflush_r+0x32>
 8008778:	2b1d      	cmp	r3, #29
 800877a:	d001      	beq.n	8008780 <__sflush_r+0xac>
 800877c:	2b16      	cmp	r3, #22
 800877e:	d11e      	bne.n	80087be <__sflush_r+0xea>
 8008780:	602f      	str	r7, [r5, #0]
 8008782:	2000      	movs	r0, #0
 8008784:	e022      	b.n	80087cc <__sflush_r+0xf8>
 8008786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800878a:	b21b      	sxth	r3, r3
 800878c:	e01b      	b.n	80087c6 <__sflush_r+0xf2>
 800878e:	690f      	ldr	r7, [r1, #16]
 8008790:	2f00      	cmp	r7, #0
 8008792:	d0f6      	beq.n	8008782 <__sflush_r+0xae>
 8008794:	0793      	lsls	r3, r2, #30
 8008796:	680e      	ldr	r6, [r1, #0]
 8008798:	bf08      	it	eq
 800879a:	694b      	ldreq	r3, [r1, #20]
 800879c:	600f      	str	r7, [r1, #0]
 800879e:	bf18      	it	ne
 80087a0:	2300      	movne	r3, #0
 80087a2:	eba6 0807 	sub.w	r8, r6, r7
 80087a6:	608b      	str	r3, [r1, #8]
 80087a8:	f1b8 0f00 	cmp.w	r8, #0
 80087ac:	dde9      	ble.n	8008782 <__sflush_r+0xae>
 80087ae:	6a21      	ldr	r1, [r4, #32]
 80087b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80087b2:	4643      	mov	r3, r8
 80087b4:	463a      	mov	r2, r7
 80087b6:	4628      	mov	r0, r5
 80087b8:	47b0      	blx	r6
 80087ba:	2800      	cmp	r0, #0
 80087bc:	dc08      	bgt.n	80087d0 <__sflush_r+0xfc>
 80087be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087c6:	81a3      	strh	r3, [r4, #12]
 80087c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087d0:	4407      	add	r7, r0
 80087d2:	eba8 0800 	sub.w	r8, r8, r0
 80087d6:	e7e7      	b.n	80087a8 <__sflush_r+0xd4>
 80087d8:	20400001 	.word	0x20400001

080087dc <_fflush_r>:
 80087dc:	b538      	push	{r3, r4, r5, lr}
 80087de:	690b      	ldr	r3, [r1, #16]
 80087e0:	4605      	mov	r5, r0
 80087e2:	460c      	mov	r4, r1
 80087e4:	b913      	cbnz	r3, 80087ec <_fflush_r+0x10>
 80087e6:	2500      	movs	r5, #0
 80087e8:	4628      	mov	r0, r5
 80087ea:	bd38      	pop	{r3, r4, r5, pc}
 80087ec:	b118      	cbz	r0, 80087f6 <_fflush_r+0x1a>
 80087ee:	6a03      	ldr	r3, [r0, #32]
 80087f0:	b90b      	cbnz	r3, 80087f6 <_fflush_r+0x1a>
 80087f2:	f7fe fa1b 	bl	8006c2c <__sinit>
 80087f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d0f3      	beq.n	80087e6 <_fflush_r+0xa>
 80087fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008800:	07d0      	lsls	r0, r2, #31
 8008802:	d404      	bmi.n	800880e <_fflush_r+0x32>
 8008804:	0599      	lsls	r1, r3, #22
 8008806:	d402      	bmi.n	800880e <_fflush_r+0x32>
 8008808:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800880a:	f7fe fb28 	bl	8006e5e <__retarget_lock_acquire_recursive>
 800880e:	4628      	mov	r0, r5
 8008810:	4621      	mov	r1, r4
 8008812:	f7ff ff5f 	bl	80086d4 <__sflush_r>
 8008816:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008818:	07da      	lsls	r2, r3, #31
 800881a:	4605      	mov	r5, r0
 800881c:	d4e4      	bmi.n	80087e8 <_fflush_r+0xc>
 800881e:	89a3      	ldrh	r3, [r4, #12]
 8008820:	059b      	lsls	r3, r3, #22
 8008822:	d4e1      	bmi.n	80087e8 <_fflush_r+0xc>
 8008824:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008826:	f7fe fb1b 	bl	8006e60 <__retarget_lock_release_recursive>
 800882a:	e7dd      	b.n	80087e8 <_fflush_r+0xc>

0800882c <memmove>:
 800882c:	4288      	cmp	r0, r1
 800882e:	b510      	push	{r4, lr}
 8008830:	eb01 0402 	add.w	r4, r1, r2
 8008834:	d902      	bls.n	800883c <memmove+0x10>
 8008836:	4284      	cmp	r4, r0
 8008838:	4623      	mov	r3, r4
 800883a:	d807      	bhi.n	800884c <memmove+0x20>
 800883c:	1e43      	subs	r3, r0, #1
 800883e:	42a1      	cmp	r1, r4
 8008840:	d008      	beq.n	8008854 <memmove+0x28>
 8008842:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008846:	f803 2f01 	strb.w	r2, [r3, #1]!
 800884a:	e7f8      	b.n	800883e <memmove+0x12>
 800884c:	4402      	add	r2, r0
 800884e:	4601      	mov	r1, r0
 8008850:	428a      	cmp	r2, r1
 8008852:	d100      	bne.n	8008856 <memmove+0x2a>
 8008854:	bd10      	pop	{r4, pc}
 8008856:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800885a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800885e:	e7f7      	b.n	8008850 <memmove+0x24>

08008860 <_sbrk_r>:
 8008860:	b538      	push	{r3, r4, r5, lr}
 8008862:	4d06      	ldr	r5, [pc, #24]	@ (800887c <_sbrk_r+0x1c>)
 8008864:	2300      	movs	r3, #0
 8008866:	4604      	mov	r4, r0
 8008868:	4608      	mov	r0, r1
 800886a:	602b      	str	r3, [r5, #0]
 800886c:	f7f9 f89e 	bl	80019ac <_sbrk>
 8008870:	1c43      	adds	r3, r0, #1
 8008872:	d102      	bne.n	800887a <_sbrk_r+0x1a>
 8008874:	682b      	ldr	r3, [r5, #0]
 8008876:	b103      	cbz	r3, 800887a <_sbrk_r+0x1a>
 8008878:	6023      	str	r3, [r4, #0]
 800887a:	bd38      	pop	{r3, r4, r5, pc}
 800887c:	20004644 	.word	0x20004644

08008880 <__assert_func>:
 8008880:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008882:	4614      	mov	r4, r2
 8008884:	461a      	mov	r2, r3
 8008886:	4b09      	ldr	r3, [pc, #36]	@ (80088ac <__assert_func+0x2c>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4605      	mov	r5, r0
 800888c:	68d8      	ldr	r0, [r3, #12]
 800888e:	b14c      	cbz	r4, 80088a4 <__assert_func+0x24>
 8008890:	4b07      	ldr	r3, [pc, #28]	@ (80088b0 <__assert_func+0x30>)
 8008892:	9100      	str	r1, [sp, #0]
 8008894:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008898:	4906      	ldr	r1, [pc, #24]	@ (80088b4 <__assert_func+0x34>)
 800889a:	462b      	mov	r3, r5
 800889c:	f000 f870 	bl	8008980 <fiprintf>
 80088a0:	f000 f880 	bl	80089a4 <abort>
 80088a4:	4b04      	ldr	r3, [pc, #16]	@ (80088b8 <__assert_func+0x38>)
 80088a6:	461c      	mov	r4, r3
 80088a8:	e7f3      	b.n	8008892 <__assert_func+0x12>
 80088aa:	bf00      	nop
 80088ac:	2000001c 	.word	0x2000001c
 80088b0:	080091c9 	.word	0x080091c9
 80088b4:	080091d6 	.word	0x080091d6
 80088b8:	08009204 	.word	0x08009204

080088bc <_calloc_r>:
 80088bc:	b570      	push	{r4, r5, r6, lr}
 80088be:	fba1 5402 	umull	r5, r4, r1, r2
 80088c2:	b934      	cbnz	r4, 80088d2 <_calloc_r+0x16>
 80088c4:	4629      	mov	r1, r5
 80088c6:	f7ff f9a7 	bl	8007c18 <_malloc_r>
 80088ca:	4606      	mov	r6, r0
 80088cc:	b928      	cbnz	r0, 80088da <_calloc_r+0x1e>
 80088ce:	4630      	mov	r0, r6
 80088d0:	bd70      	pop	{r4, r5, r6, pc}
 80088d2:	220c      	movs	r2, #12
 80088d4:	6002      	str	r2, [r0, #0]
 80088d6:	2600      	movs	r6, #0
 80088d8:	e7f9      	b.n	80088ce <_calloc_r+0x12>
 80088da:	462a      	mov	r2, r5
 80088dc:	4621      	mov	r1, r4
 80088de:	f7fe fa40 	bl	8006d62 <memset>
 80088e2:	e7f4      	b.n	80088ce <_calloc_r+0x12>

080088e4 <__ascii_mbtowc>:
 80088e4:	b082      	sub	sp, #8
 80088e6:	b901      	cbnz	r1, 80088ea <__ascii_mbtowc+0x6>
 80088e8:	a901      	add	r1, sp, #4
 80088ea:	b142      	cbz	r2, 80088fe <__ascii_mbtowc+0x1a>
 80088ec:	b14b      	cbz	r3, 8008902 <__ascii_mbtowc+0x1e>
 80088ee:	7813      	ldrb	r3, [r2, #0]
 80088f0:	600b      	str	r3, [r1, #0]
 80088f2:	7812      	ldrb	r2, [r2, #0]
 80088f4:	1e10      	subs	r0, r2, #0
 80088f6:	bf18      	it	ne
 80088f8:	2001      	movne	r0, #1
 80088fa:	b002      	add	sp, #8
 80088fc:	4770      	bx	lr
 80088fe:	4610      	mov	r0, r2
 8008900:	e7fb      	b.n	80088fa <__ascii_mbtowc+0x16>
 8008902:	f06f 0001 	mvn.w	r0, #1
 8008906:	e7f8      	b.n	80088fa <__ascii_mbtowc+0x16>

08008908 <_realloc_r>:
 8008908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800890c:	4607      	mov	r7, r0
 800890e:	4614      	mov	r4, r2
 8008910:	460d      	mov	r5, r1
 8008912:	b921      	cbnz	r1, 800891e <_realloc_r+0x16>
 8008914:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008918:	4611      	mov	r1, r2
 800891a:	f7ff b97d 	b.w	8007c18 <_malloc_r>
 800891e:	b92a      	cbnz	r2, 800892c <_realloc_r+0x24>
 8008920:	f7ff f906 	bl	8007b30 <_free_r>
 8008924:	4625      	mov	r5, r4
 8008926:	4628      	mov	r0, r5
 8008928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800892c:	f000 f841 	bl	80089b2 <_malloc_usable_size_r>
 8008930:	4284      	cmp	r4, r0
 8008932:	4606      	mov	r6, r0
 8008934:	d802      	bhi.n	800893c <_realloc_r+0x34>
 8008936:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800893a:	d8f4      	bhi.n	8008926 <_realloc_r+0x1e>
 800893c:	4621      	mov	r1, r4
 800893e:	4638      	mov	r0, r7
 8008940:	f7ff f96a 	bl	8007c18 <_malloc_r>
 8008944:	4680      	mov	r8, r0
 8008946:	b908      	cbnz	r0, 800894c <_realloc_r+0x44>
 8008948:	4645      	mov	r5, r8
 800894a:	e7ec      	b.n	8008926 <_realloc_r+0x1e>
 800894c:	42b4      	cmp	r4, r6
 800894e:	4622      	mov	r2, r4
 8008950:	4629      	mov	r1, r5
 8008952:	bf28      	it	cs
 8008954:	4632      	movcs	r2, r6
 8008956:	f7fe fa84 	bl	8006e62 <memcpy>
 800895a:	4629      	mov	r1, r5
 800895c:	4638      	mov	r0, r7
 800895e:	f7ff f8e7 	bl	8007b30 <_free_r>
 8008962:	e7f1      	b.n	8008948 <_realloc_r+0x40>

08008964 <__ascii_wctomb>:
 8008964:	4603      	mov	r3, r0
 8008966:	4608      	mov	r0, r1
 8008968:	b141      	cbz	r1, 800897c <__ascii_wctomb+0x18>
 800896a:	2aff      	cmp	r2, #255	@ 0xff
 800896c:	d904      	bls.n	8008978 <__ascii_wctomb+0x14>
 800896e:	228a      	movs	r2, #138	@ 0x8a
 8008970:	601a      	str	r2, [r3, #0]
 8008972:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008976:	4770      	bx	lr
 8008978:	700a      	strb	r2, [r1, #0]
 800897a:	2001      	movs	r0, #1
 800897c:	4770      	bx	lr
	...

08008980 <fiprintf>:
 8008980:	b40e      	push	{r1, r2, r3}
 8008982:	b503      	push	{r0, r1, lr}
 8008984:	4601      	mov	r1, r0
 8008986:	ab03      	add	r3, sp, #12
 8008988:	4805      	ldr	r0, [pc, #20]	@ (80089a0 <fiprintf+0x20>)
 800898a:	f853 2b04 	ldr.w	r2, [r3], #4
 800898e:	6800      	ldr	r0, [r0, #0]
 8008990:	9301      	str	r3, [sp, #4]
 8008992:	f000 f83f 	bl	8008a14 <_vfiprintf_r>
 8008996:	b002      	add	sp, #8
 8008998:	f85d eb04 	ldr.w	lr, [sp], #4
 800899c:	b003      	add	sp, #12
 800899e:	4770      	bx	lr
 80089a0:	2000001c 	.word	0x2000001c

080089a4 <abort>:
 80089a4:	b508      	push	{r3, lr}
 80089a6:	2006      	movs	r0, #6
 80089a8:	f000 fa08 	bl	8008dbc <raise>
 80089ac:	2001      	movs	r0, #1
 80089ae:	f7f8 ff85 	bl	80018bc <_exit>

080089b2 <_malloc_usable_size_r>:
 80089b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089b6:	1f18      	subs	r0, r3, #4
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	bfbc      	itt	lt
 80089bc:	580b      	ldrlt	r3, [r1, r0]
 80089be:	18c0      	addlt	r0, r0, r3
 80089c0:	4770      	bx	lr

080089c2 <__sfputc_r>:
 80089c2:	6893      	ldr	r3, [r2, #8]
 80089c4:	3b01      	subs	r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	b410      	push	{r4}
 80089ca:	6093      	str	r3, [r2, #8]
 80089cc:	da08      	bge.n	80089e0 <__sfputc_r+0x1e>
 80089ce:	6994      	ldr	r4, [r2, #24]
 80089d0:	42a3      	cmp	r3, r4
 80089d2:	db01      	blt.n	80089d8 <__sfputc_r+0x16>
 80089d4:	290a      	cmp	r1, #10
 80089d6:	d103      	bne.n	80089e0 <__sfputc_r+0x1e>
 80089d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089dc:	f000 b932 	b.w	8008c44 <__swbuf_r>
 80089e0:	6813      	ldr	r3, [r2, #0]
 80089e2:	1c58      	adds	r0, r3, #1
 80089e4:	6010      	str	r0, [r2, #0]
 80089e6:	7019      	strb	r1, [r3, #0]
 80089e8:	4608      	mov	r0, r1
 80089ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089ee:	4770      	bx	lr

080089f0 <__sfputs_r>:
 80089f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089f2:	4606      	mov	r6, r0
 80089f4:	460f      	mov	r7, r1
 80089f6:	4614      	mov	r4, r2
 80089f8:	18d5      	adds	r5, r2, r3
 80089fa:	42ac      	cmp	r4, r5
 80089fc:	d101      	bne.n	8008a02 <__sfputs_r+0x12>
 80089fe:	2000      	movs	r0, #0
 8008a00:	e007      	b.n	8008a12 <__sfputs_r+0x22>
 8008a02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a06:	463a      	mov	r2, r7
 8008a08:	4630      	mov	r0, r6
 8008a0a:	f7ff ffda 	bl	80089c2 <__sfputc_r>
 8008a0e:	1c43      	adds	r3, r0, #1
 8008a10:	d1f3      	bne.n	80089fa <__sfputs_r+0xa>
 8008a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a14 <_vfiprintf_r>:
 8008a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a18:	460d      	mov	r5, r1
 8008a1a:	b09d      	sub	sp, #116	@ 0x74
 8008a1c:	4614      	mov	r4, r2
 8008a1e:	4698      	mov	r8, r3
 8008a20:	4606      	mov	r6, r0
 8008a22:	b118      	cbz	r0, 8008a2c <_vfiprintf_r+0x18>
 8008a24:	6a03      	ldr	r3, [r0, #32]
 8008a26:	b90b      	cbnz	r3, 8008a2c <_vfiprintf_r+0x18>
 8008a28:	f7fe f900 	bl	8006c2c <__sinit>
 8008a2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a2e:	07d9      	lsls	r1, r3, #31
 8008a30:	d405      	bmi.n	8008a3e <_vfiprintf_r+0x2a>
 8008a32:	89ab      	ldrh	r3, [r5, #12]
 8008a34:	059a      	lsls	r2, r3, #22
 8008a36:	d402      	bmi.n	8008a3e <_vfiprintf_r+0x2a>
 8008a38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a3a:	f7fe fa10 	bl	8006e5e <__retarget_lock_acquire_recursive>
 8008a3e:	89ab      	ldrh	r3, [r5, #12]
 8008a40:	071b      	lsls	r3, r3, #28
 8008a42:	d501      	bpl.n	8008a48 <_vfiprintf_r+0x34>
 8008a44:	692b      	ldr	r3, [r5, #16]
 8008a46:	b99b      	cbnz	r3, 8008a70 <_vfiprintf_r+0x5c>
 8008a48:	4629      	mov	r1, r5
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	f000 f938 	bl	8008cc0 <__swsetup_r>
 8008a50:	b170      	cbz	r0, 8008a70 <_vfiprintf_r+0x5c>
 8008a52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a54:	07dc      	lsls	r4, r3, #31
 8008a56:	d504      	bpl.n	8008a62 <_vfiprintf_r+0x4e>
 8008a58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a5c:	b01d      	add	sp, #116	@ 0x74
 8008a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a62:	89ab      	ldrh	r3, [r5, #12]
 8008a64:	0598      	lsls	r0, r3, #22
 8008a66:	d4f7      	bmi.n	8008a58 <_vfiprintf_r+0x44>
 8008a68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a6a:	f7fe f9f9 	bl	8006e60 <__retarget_lock_release_recursive>
 8008a6e:	e7f3      	b.n	8008a58 <_vfiprintf_r+0x44>
 8008a70:	2300      	movs	r3, #0
 8008a72:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a74:	2320      	movs	r3, #32
 8008a76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a7e:	2330      	movs	r3, #48	@ 0x30
 8008a80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008c30 <_vfiprintf_r+0x21c>
 8008a84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a88:	f04f 0901 	mov.w	r9, #1
 8008a8c:	4623      	mov	r3, r4
 8008a8e:	469a      	mov	sl, r3
 8008a90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a94:	b10a      	cbz	r2, 8008a9a <_vfiprintf_r+0x86>
 8008a96:	2a25      	cmp	r2, #37	@ 0x25
 8008a98:	d1f9      	bne.n	8008a8e <_vfiprintf_r+0x7a>
 8008a9a:	ebba 0b04 	subs.w	fp, sl, r4
 8008a9e:	d00b      	beq.n	8008ab8 <_vfiprintf_r+0xa4>
 8008aa0:	465b      	mov	r3, fp
 8008aa2:	4622      	mov	r2, r4
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	4630      	mov	r0, r6
 8008aa8:	f7ff ffa2 	bl	80089f0 <__sfputs_r>
 8008aac:	3001      	adds	r0, #1
 8008aae:	f000 80a7 	beq.w	8008c00 <_vfiprintf_r+0x1ec>
 8008ab2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ab4:	445a      	add	r2, fp
 8008ab6:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	f000 809f 	beq.w	8008c00 <_vfiprintf_r+0x1ec>
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008ac8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008acc:	f10a 0a01 	add.w	sl, sl, #1
 8008ad0:	9304      	str	r3, [sp, #16]
 8008ad2:	9307      	str	r3, [sp, #28]
 8008ad4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ad8:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ada:	4654      	mov	r4, sl
 8008adc:	2205      	movs	r2, #5
 8008ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ae2:	4853      	ldr	r0, [pc, #332]	@ (8008c30 <_vfiprintf_r+0x21c>)
 8008ae4:	f7f7 fb7c 	bl	80001e0 <memchr>
 8008ae8:	9a04      	ldr	r2, [sp, #16]
 8008aea:	b9d8      	cbnz	r0, 8008b24 <_vfiprintf_r+0x110>
 8008aec:	06d1      	lsls	r1, r2, #27
 8008aee:	bf44      	itt	mi
 8008af0:	2320      	movmi	r3, #32
 8008af2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008af6:	0713      	lsls	r3, r2, #28
 8008af8:	bf44      	itt	mi
 8008afa:	232b      	movmi	r3, #43	@ 0x2b
 8008afc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b00:	f89a 3000 	ldrb.w	r3, [sl]
 8008b04:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b06:	d015      	beq.n	8008b34 <_vfiprintf_r+0x120>
 8008b08:	9a07      	ldr	r2, [sp, #28]
 8008b0a:	4654      	mov	r4, sl
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	f04f 0c0a 	mov.w	ip, #10
 8008b12:	4621      	mov	r1, r4
 8008b14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b18:	3b30      	subs	r3, #48	@ 0x30
 8008b1a:	2b09      	cmp	r3, #9
 8008b1c:	d94b      	bls.n	8008bb6 <_vfiprintf_r+0x1a2>
 8008b1e:	b1b0      	cbz	r0, 8008b4e <_vfiprintf_r+0x13a>
 8008b20:	9207      	str	r2, [sp, #28]
 8008b22:	e014      	b.n	8008b4e <_vfiprintf_r+0x13a>
 8008b24:	eba0 0308 	sub.w	r3, r0, r8
 8008b28:	fa09 f303 	lsl.w	r3, r9, r3
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	9304      	str	r3, [sp, #16]
 8008b30:	46a2      	mov	sl, r4
 8008b32:	e7d2      	b.n	8008ada <_vfiprintf_r+0xc6>
 8008b34:	9b03      	ldr	r3, [sp, #12]
 8008b36:	1d19      	adds	r1, r3, #4
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	9103      	str	r1, [sp, #12]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	bfbb      	ittet	lt
 8008b40:	425b      	neglt	r3, r3
 8008b42:	f042 0202 	orrlt.w	r2, r2, #2
 8008b46:	9307      	strge	r3, [sp, #28]
 8008b48:	9307      	strlt	r3, [sp, #28]
 8008b4a:	bfb8      	it	lt
 8008b4c:	9204      	strlt	r2, [sp, #16]
 8008b4e:	7823      	ldrb	r3, [r4, #0]
 8008b50:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b52:	d10a      	bne.n	8008b6a <_vfiprintf_r+0x156>
 8008b54:	7863      	ldrb	r3, [r4, #1]
 8008b56:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b58:	d132      	bne.n	8008bc0 <_vfiprintf_r+0x1ac>
 8008b5a:	9b03      	ldr	r3, [sp, #12]
 8008b5c:	1d1a      	adds	r2, r3, #4
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	9203      	str	r2, [sp, #12]
 8008b62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b66:	3402      	adds	r4, #2
 8008b68:	9305      	str	r3, [sp, #20]
 8008b6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008c40 <_vfiprintf_r+0x22c>
 8008b6e:	7821      	ldrb	r1, [r4, #0]
 8008b70:	2203      	movs	r2, #3
 8008b72:	4650      	mov	r0, sl
 8008b74:	f7f7 fb34 	bl	80001e0 <memchr>
 8008b78:	b138      	cbz	r0, 8008b8a <_vfiprintf_r+0x176>
 8008b7a:	9b04      	ldr	r3, [sp, #16]
 8008b7c:	eba0 000a 	sub.w	r0, r0, sl
 8008b80:	2240      	movs	r2, #64	@ 0x40
 8008b82:	4082      	lsls	r2, r0
 8008b84:	4313      	orrs	r3, r2
 8008b86:	3401      	adds	r4, #1
 8008b88:	9304      	str	r3, [sp, #16]
 8008b8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b8e:	4829      	ldr	r0, [pc, #164]	@ (8008c34 <_vfiprintf_r+0x220>)
 8008b90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b94:	2206      	movs	r2, #6
 8008b96:	f7f7 fb23 	bl	80001e0 <memchr>
 8008b9a:	2800      	cmp	r0, #0
 8008b9c:	d03f      	beq.n	8008c1e <_vfiprintf_r+0x20a>
 8008b9e:	4b26      	ldr	r3, [pc, #152]	@ (8008c38 <_vfiprintf_r+0x224>)
 8008ba0:	bb1b      	cbnz	r3, 8008bea <_vfiprintf_r+0x1d6>
 8008ba2:	9b03      	ldr	r3, [sp, #12]
 8008ba4:	3307      	adds	r3, #7
 8008ba6:	f023 0307 	bic.w	r3, r3, #7
 8008baa:	3308      	adds	r3, #8
 8008bac:	9303      	str	r3, [sp, #12]
 8008bae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bb0:	443b      	add	r3, r7
 8008bb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bb4:	e76a      	b.n	8008a8c <_vfiprintf_r+0x78>
 8008bb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bba:	460c      	mov	r4, r1
 8008bbc:	2001      	movs	r0, #1
 8008bbe:	e7a8      	b.n	8008b12 <_vfiprintf_r+0xfe>
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	3401      	adds	r4, #1
 8008bc4:	9305      	str	r3, [sp, #20]
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	f04f 0c0a 	mov.w	ip, #10
 8008bcc:	4620      	mov	r0, r4
 8008bce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bd2:	3a30      	subs	r2, #48	@ 0x30
 8008bd4:	2a09      	cmp	r2, #9
 8008bd6:	d903      	bls.n	8008be0 <_vfiprintf_r+0x1cc>
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d0c6      	beq.n	8008b6a <_vfiprintf_r+0x156>
 8008bdc:	9105      	str	r1, [sp, #20]
 8008bde:	e7c4      	b.n	8008b6a <_vfiprintf_r+0x156>
 8008be0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008be4:	4604      	mov	r4, r0
 8008be6:	2301      	movs	r3, #1
 8008be8:	e7f0      	b.n	8008bcc <_vfiprintf_r+0x1b8>
 8008bea:	ab03      	add	r3, sp, #12
 8008bec:	9300      	str	r3, [sp, #0]
 8008bee:	462a      	mov	r2, r5
 8008bf0:	4b12      	ldr	r3, [pc, #72]	@ (8008c3c <_vfiprintf_r+0x228>)
 8008bf2:	a904      	add	r1, sp, #16
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	f7fd fbd7 	bl	80063a8 <_printf_float>
 8008bfa:	4607      	mov	r7, r0
 8008bfc:	1c78      	adds	r0, r7, #1
 8008bfe:	d1d6      	bne.n	8008bae <_vfiprintf_r+0x19a>
 8008c00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c02:	07d9      	lsls	r1, r3, #31
 8008c04:	d405      	bmi.n	8008c12 <_vfiprintf_r+0x1fe>
 8008c06:	89ab      	ldrh	r3, [r5, #12]
 8008c08:	059a      	lsls	r2, r3, #22
 8008c0a:	d402      	bmi.n	8008c12 <_vfiprintf_r+0x1fe>
 8008c0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c0e:	f7fe f927 	bl	8006e60 <__retarget_lock_release_recursive>
 8008c12:	89ab      	ldrh	r3, [r5, #12]
 8008c14:	065b      	lsls	r3, r3, #25
 8008c16:	f53f af1f 	bmi.w	8008a58 <_vfiprintf_r+0x44>
 8008c1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c1c:	e71e      	b.n	8008a5c <_vfiprintf_r+0x48>
 8008c1e:	ab03      	add	r3, sp, #12
 8008c20:	9300      	str	r3, [sp, #0]
 8008c22:	462a      	mov	r2, r5
 8008c24:	4b05      	ldr	r3, [pc, #20]	@ (8008c3c <_vfiprintf_r+0x228>)
 8008c26:	a904      	add	r1, sp, #16
 8008c28:	4630      	mov	r0, r6
 8008c2a:	f7fd fe55 	bl	80068d8 <_printf_i>
 8008c2e:	e7e4      	b.n	8008bfa <_vfiprintf_r+0x1e6>
 8008c30:	080091ae 	.word	0x080091ae
 8008c34:	080091b8 	.word	0x080091b8
 8008c38:	080063a9 	.word	0x080063a9
 8008c3c:	080089f1 	.word	0x080089f1
 8008c40:	080091b4 	.word	0x080091b4

08008c44 <__swbuf_r>:
 8008c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c46:	460e      	mov	r6, r1
 8008c48:	4614      	mov	r4, r2
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	b118      	cbz	r0, 8008c56 <__swbuf_r+0x12>
 8008c4e:	6a03      	ldr	r3, [r0, #32]
 8008c50:	b90b      	cbnz	r3, 8008c56 <__swbuf_r+0x12>
 8008c52:	f7fd ffeb 	bl	8006c2c <__sinit>
 8008c56:	69a3      	ldr	r3, [r4, #24]
 8008c58:	60a3      	str	r3, [r4, #8]
 8008c5a:	89a3      	ldrh	r3, [r4, #12]
 8008c5c:	071a      	lsls	r2, r3, #28
 8008c5e:	d501      	bpl.n	8008c64 <__swbuf_r+0x20>
 8008c60:	6923      	ldr	r3, [r4, #16]
 8008c62:	b943      	cbnz	r3, 8008c76 <__swbuf_r+0x32>
 8008c64:	4621      	mov	r1, r4
 8008c66:	4628      	mov	r0, r5
 8008c68:	f000 f82a 	bl	8008cc0 <__swsetup_r>
 8008c6c:	b118      	cbz	r0, 8008c76 <__swbuf_r+0x32>
 8008c6e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008c72:	4638      	mov	r0, r7
 8008c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c76:	6823      	ldr	r3, [r4, #0]
 8008c78:	6922      	ldr	r2, [r4, #16]
 8008c7a:	1a98      	subs	r0, r3, r2
 8008c7c:	6963      	ldr	r3, [r4, #20]
 8008c7e:	b2f6      	uxtb	r6, r6
 8008c80:	4283      	cmp	r3, r0
 8008c82:	4637      	mov	r7, r6
 8008c84:	dc05      	bgt.n	8008c92 <__swbuf_r+0x4e>
 8008c86:	4621      	mov	r1, r4
 8008c88:	4628      	mov	r0, r5
 8008c8a:	f7ff fda7 	bl	80087dc <_fflush_r>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	d1ed      	bne.n	8008c6e <__swbuf_r+0x2a>
 8008c92:	68a3      	ldr	r3, [r4, #8]
 8008c94:	3b01      	subs	r3, #1
 8008c96:	60a3      	str	r3, [r4, #8]
 8008c98:	6823      	ldr	r3, [r4, #0]
 8008c9a:	1c5a      	adds	r2, r3, #1
 8008c9c:	6022      	str	r2, [r4, #0]
 8008c9e:	701e      	strb	r6, [r3, #0]
 8008ca0:	6962      	ldr	r2, [r4, #20]
 8008ca2:	1c43      	adds	r3, r0, #1
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d004      	beq.n	8008cb2 <__swbuf_r+0x6e>
 8008ca8:	89a3      	ldrh	r3, [r4, #12]
 8008caa:	07db      	lsls	r3, r3, #31
 8008cac:	d5e1      	bpl.n	8008c72 <__swbuf_r+0x2e>
 8008cae:	2e0a      	cmp	r6, #10
 8008cb0:	d1df      	bne.n	8008c72 <__swbuf_r+0x2e>
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	4628      	mov	r0, r5
 8008cb6:	f7ff fd91 	bl	80087dc <_fflush_r>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d0d9      	beq.n	8008c72 <__swbuf_r+0x2e>
 8008cbe:	e7d6      	b.n	8008c6e <__swbuf_r+0x2a>

08008cc0 <__swsetup_r>:
 8008cc0:	b538      	push	{r3, r4, r5, lr}
 8008cc2:	4b29      	ldr	r3, [pc, #164]	@ (8008d68 <__swsetup_r+0xa8>)
 8008cc4:	4605      	mov	r5, r0
 8008cc6:	6818      	ldr	r0, [r3, #0]
 8008cc8:	460c      	mov	r4, r1
 8008cca:	b118      	cbz	r0, 8008cd4 <__swsetup_r+0x14>
 8008ccc:	6a03      	ldr	r3, [r0, #32]
 8008cce:	b90b      	cbnz	r3, 8008cd4 <__swsetup_r+0x14>
 8008cd0:	f7fd ffac 	bl	8006c2c <__sinit>
 8008cd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cd8:	0719      	lsls	r1, r3, #28
 8008cda:	d422      	bmi.n	8008d22 <__swsetup_r+0x62>
 8008cdc:	06da      	lsls	r2, r3, #27
 8008cde:	d407      	bmi.n	8008cf0 <__swsetup_r+0x30>
 8008ce0:	2209      	movs	r2, #9
 8008ce2:	602a      	str	r2, [r5, #0]
 8008ce4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ce8:	81a3      	strh	r3, [r4, #12]
 8008cea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cee:	e033      	b.n	8008d58 <__swsetup_r+0x98>
 8008cf0:	0758      	lsls	r0, r3, #29
 8008cf2:	d512      	bpl.n	8008d1a <__swsetup_r+0x5a>
 8008cf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cf6:	b141      	cbz	r1, 8008d0a <__swsetup_r+0x4a>
 8008cf8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cfc:	4299      	cmp	r1, r3
 8008cfe:	d002      	beq.n	8008d06 <__swsetup_r+0x46>
 8008d00:	4628      	mov	r0, r5
 8008d02:	f7fe ff15 	bl	8007b30 <_free_r>
 8008d06:	2300      	movs	r3, #0
 8008d08:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d0a:	89a3      	ldrh	r3, [r4, #12]
 8008d0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008d10:	81a3      	strh	r3, [r4, #12]
 8008d12:	2300      	movs	r3, #0
 8008d14:	6063      	str	r3, [r4, #4]
 8008d16:	6923      	ldr	r3, [r4, #16]
 8008d18:	6023      	str	r3, [r4, #0]
 8008d1a:	89a3      	ldrh	r3, [r4, #12]
 8008d1c:	f043 0308 	orr.w	r3, r3, #8
 8008d20:	81a3      	strh	r3, [r4, #12]
 8008d22:	6923      	ldr	r3, [r4, #16]
 8008d24:	b94b      	cbnz	r3, 8008d3a <__swsetup_r+0x7a>
 8008d26:	89a3      	ldrh	r3, [r4, #12]
 8008d28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008d2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d30:	d003      	beq.n	8008d3a <__swsetup_r+0x7a>
 8008d32:	4621      	mov	r1, r4
 8008d34:	4628      	mov	r0, r5
 8008d36:	f000 f883 	bl	8008e40 <__smakebuf_r>
 8008d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d3e:	f013 0201 	ands.w	r2, r3, #1
 8008d42:	d00a      	beq.n	8008d5a <__swsetup_r+0x9a>
 8008d44:	2200      	movs	r2, #0
 8008d46:	60a2      	str	r2, [r4, #8]
 8008d48:	6962      	ldr	r2, [r4, #20]
 8008d4a:	4252      	negs	r2, r2
 8008d4c:	61a2      	str	r2, [r4, #24]
 8008d4e:	6922      	ldr	r2, [r4, #16]
 8008d50:	b942      	cbnz	r2, 8008d64 <__swsetup_r+0xa4>
 8008d52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008d56:	d1c5      	bne.n	8008ce4 <__swsetup_r+0x24>
 8008d58:	bd38      	pop	{r3, r4, r5, pc}
 8008d5a:	0799      	lsls	r1, r3, #30
 8008d5c:	bf58      	it	pl
 8008d5e:	6962      	ldrpl	r2, [r4, #20]
 8008d60:	60a2      	str	r2, [r4, #8]
 8008d62:	e7f4      	b.n	8008d4e <__swsetup_r+0x8e>
 8008d64:	2000      	movs	r0, #0
 8008d66:	e7f7      	b.n	8008d58 <__swsetup_r+0x98>
 8008d68:	2000001c 	.word	0x2000001c

08008d6c <_raise_r>:
 8008d6c:	291f      	cmp	r1, #31
 8008d6e:	b538      	push	{r3, r4, r5, lr}
 8008d70:	4605      	mov	r5, r0
 8008d72:	460c      	mov	r4, r1
 8008d74:	d904      	bls.n	8008d80 <_raise_r+0x14>
 8008d76:	2316      	movs	r3, #22
 8008d78:	6003      	str	r3, [r0, #0]
 8008d7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d7e:	bd38      	pop	{r3, r4, r5, pc}
 8008d80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008d82:	b112      	cbz	r2, 8008d8a <_raise_r+0x1e>
 8008d84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d88:	b94b      	cbnz	r3, 8008d9e <_raise_r+0x32>
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	f000 f830 	bl	8008df0 <_getpid_r>
 8008d90:	4622      	mov	r2, r4
 8008d92:	4601      	mov	r1, r0
 8008d94:	4628      	mov	r0, r5
 8008d96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d9a:	f000 b817 	b.w	8008dcc <_kill_r>
 8008d9e:	2b01      	cmp	r3, #1
 8008da0:	d00a      	beq.n	8008db8 <_raise_r+0x4c>
 8008da2:	1c59      	adds	r1, r3, #1
 8008da4:	d103      	bne.n	8008dae <_raise_r+0x42>
 8008da6:	2316      	movs	r3, #22
 8008da8:	6003      	str	r3, [r0, #0]
 8008daa:	2001      	movs	r0, #1
 8008dac:	e7e7      	b.n	8008d7e <_raise_r+0x12>
 8008dae:	2100      	movs	r1, #0
 8008db0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008db4:	4620      	mov	r0, r4
 8008db6:	4798      	blx	r3
 8008db8:	2000      	movs	r0, #0
 8008dba:	e7e0      	b.n	8008d7e <_raise_r+0x12>

08008dbc <raise>:
 8008dbc:	4b02      	ldr	r3, [pc, #8]	@ (8008dc8 <raise+0xc>)
 8008dbe:	4601      	mov	r1, r0
 8008dc0:	6818      	ldr	r0, [r3, #0]
 8008dc2:	f7ff bfd3 	b.w	8008d6c <_raise_r>
 8008dc6:	bf00      	nop
 8008dc8:	2000001c 	.word	0x2000001c

08008dcc <_kill_r>:
 8008dcc:	b538      	push	{r3, r4, r5, lr}
 8008dce:	4d07      	ldr	r5, [pc, #28]	@ (8008dec <_kill_r+0x20>)
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	4604      	mov	r4, r0
 8008dd4:	4608      	mov	r0, r1
 8008dd6:	4611      	mov	r1, r2
 8008dd8:	602b      	str	r3, [r5, #0]
 8008dda:	f7f8 fd5f 	bl	800189c <_kill>
 8008dde:	1c43      	adds	r3, r0, #1
 8008de0:	d102      	bne.n	8008de8 <_kill_r+0x1c>
 8008de2:	682b      	ldr	r3, [r5, #0]
 8008de4:	b103      	cbz	r3, 8008de8 <_kill_r+0x1c>
 8008de6:	6023      	str	r3, [r4, #0]
 8008de8:	bd38      	pop	{r3, r4, r5, pc}
 8008dea:	bf00      	nop
 8008dec:	20004644 	.word	0x20004644

08008df0 <_getpid_r>:
 8008df0:	f7f8 bd4c 	b.w	800188c <_getpid>

08008df4 <__swhatbuf_r>:
 8008df4:	b570      	push	{r4, r5, r6, lr}
 8008df6:	460c      	mov	r4, r1
 8008df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dfc:	2900      	cmp	r1, #0
 8008dfe:	b096      	sub	sp, #88	@ 0x58
 8008e00:	4615      	mov	r5, r2
 8008e02:	461e      	mov	r6, r3
 8008e04:	da0d      	bge.n	8008e22 <__swhatbuf_r+0x2e>
 8008e06:	89a3      	ldrh	r3, [r4, #12]
 8008e08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e0c:	f04f 0100 	mov.w	r1, #0
 8008e10:	bf14      	ite	ne
 8008e12:	2340      	movne	r3, #64	@ 0x40
 8008e14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e18:	2000      	movs	r0, #0
 8008e1a:	6031      	str	r1, [r6, #0]
 8008e1c:	602b      	str	r3, [r5, #0]
 8008e1e:	b016      	add	sp, #88	@ 0x58
 8008e20:	bd70      	pop	{r4, r5, r6, pc}
 8008e22:	466a      	mov	r2, sp
 8008e24:	f000 f848 	bl	8008eb8 <_fstat_r>
 8008e28:	2800      	cmp	r0, #0
 8008e2a:	dbec      	blt.n	8008e06 <__swhatbuf_r+0x12>
 8008e2c:	9901      	ldr	r1, [sp, #4]
 8008e2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008e32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008e36:	4259      	negs	r1, r3
 8008e38:	4159      	adcs	r1, r3
 8008e3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e3e:	e7eb      	b.n	8008e18 <__swhatbuf_r+0x24>

08008e40 <__smakebuf_r>:
 8008e40:	898b      	ldrh	r3, [r1, #12]
 8008e42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e44:	079d      	lsls	r5, r3, #30
 8008e46:	4606      	mov	r6, r0
 8008e48:	460c      	mov	r4, r1
 8008e4a:	d507      	bpl.n	8008e5c <__smakebuf_r+0x1c>
 8008e4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008e50:	6023      	str	r3, [r4, #0]
 8008e52:	6123      	str	r3, [r4, #16]
 8008e54:	2301      	movs	r3, #1
 8008e56:	6163      	str	r3, [r4, #20]
 8008e58:	b003      	add	sp, #12
 8008e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e5c:	ab01      	add	r3, sp, #4
 8008e5e:	466a      	mov	r2, sp
 8008e60:	f7ff ffc8 	bl	8008df4 <__swhatbuf_r>
 8008e64:	9f00      	ldr	r7, [sp, #0]
 8008e66:	4605      	mov	r5, r0
 8008e68:	4639      	mov	r1, r7
 8008e6a:	4630      	mov	r0, r6
 8008e6c:	f7fe fed4 	bl	8007c18 <_malloc_r>
 8008e70:	b948      	cbnz	r0, 8008e86 <__smakebuf_r+0x46>
 8008e72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e76:	059a      	lsls	r2, r3, #22
 8008e78:	d4ee      	bmi.n	8008e58 <__smakebuf_r+0x18>
 8008e7a:	f023 0303 	bic.w	r3, r3, #3
 8008e7e:	f043 0302 	orr.w	r3, r3, #2
 8008e82:	81a3      	strh	r3, [r4, #12]
 8008e84:	e7e2      	b.n	8008e4c <__smakebuf_r+0xc>
 8008e86:	89a3      	ldrh	r3, [r4, #12]
 8008e88:	6020      	str	r0, [r4, #0]
 8008e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e8e:	81a3      	strh	r3, [r4, #12]
 8008e90:	9b01      	ldr	r3, [sp, #4]
 8008e92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e96:	b15b      	cbz	r3, 8008eb0 <__smakebuf_r+0x70>
 8008e98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e9c:	4630      	mov	r0, r6
 8008e9e:	f000 f81d 	bl	8008edc <_isatty_r>
 8008ea2:	b128      	cbz	r0, 8008eb0 <__smakebuf_r+0x70>
 8008ea4:	89a3      	ldrh	r3, [r4, #12]
 8008ea6:	f023 0303 	bic.w	r3, r3, #3
 8008eaa:	f043 0301 	orr.w	r3, r3, #1
 8008eae:	81a3      	strh	r3, [r4, #12]
 8008eb0:	89a3      	ldrh	r3, [r4, #12]
 8008eb2:	431d      	orrs	r5, r3
 8008eb4:	81a5      	strh	r5, [r4, #12]
 8008eb6:	e7cf      	b.n	8008e58 <__smakebuf_r+0x18>

08008eb8 <_fstat_r>:
 8008eb8:	b538      	push	{r3, r4, r5, lr}
 8008eba:	4d07      	ldr	r5, [pc, #28]	@ (8008ed8 <_fstat_r+0x20>)
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	4608      	mov	r0, r1
 8008ec2:	4611      	mov	r1, r2
 8008ec4:	602b      	str	r3, [r5, #0]
 8008ec6:	f7f8 fd49 	bl	800195c <_fstat>
 8008eca:	1c43      	adds	r3, r0, #1
 8008ecc:	d102      	bne.n	8008ed4 <_fstat_r+0x1c>
 8008ece:	682b      	ldr	r3, [r5, #0]
 8008ed0:	b103      	cbz	r3, 8008ed4 <_fstat_r+0x1c>
 8008ed2:	6023      	str	r3, [r4, #0]
 8008ed4:	bd38      	pop	{r3, r4, r5, pc}
 8008ed6:	bf00      	nop
 8008ed8:	20004644 	.word	0x20004644

08008edc <_isatty_r>:
 8008edc:	b538      	push	{r3, r4, r5, lr}
 8008ede:	4d06      	ldr	r5, [pc, #24]	@ (8008ef8 <_isatty_r+0x1c>)
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	4604      	mov	r4, r0
 8008ee4:	4608      	mov	r0, r1
 8008ee6:	602b      	str	r3, [r5, #0]
 8008ee8:	f7f8 fd48 	bl	800197c <_isatty>
 8008eec:	1c43      	adds	r3, r0, #1
 8008eee:	d102      	bne.n	8008ef6 <_isatty_r+0x1a>
 8008ef0:	682b      	ldr	r3, [r5, #0]
 8008ef2:	b103      	cbz	r3, 8008ef6 <_isatty_r+0x1a>
 8008ef4:	6023      	str	r3, [r4, #0]
 8008ef6:	bd38      	pop	{r3, r4, r5, pc}
 8008ef8:	20004644 	.word	0x20004644

08008efc <_init>:
 8008efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008efe:	bf00      	nop
 8008f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f02:	bc08      	pop	{r3}
 8008f04:	469e      	mov	lr, r3
 8008f06:	4770      	bx	lr

08008f08 <_fini>:
 8008f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f0a:	bf00      	nop
 8008f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f0e:	bc08      	pop	{r3}
 8008f10:	469e      	mov	lr, r3
 8008f12:	4770      	bx	lr
