

================================================================
== Vivado HLS Report for 'puf_axi_interface_v2'
================================================================
* Date:           Sat Mar 16 17:16:42 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        PUF_Interface_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     116|    116|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     116|    116|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance               |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |puf_axi_interface_v2_AXILiteS_s_axi_U  |puf_axi_interface_v2_AXILiteS_s_axi  |        0|      0|  116|  116|
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                     |        0|      0|  116|  116|
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|challenge1in_V          | out |    4|   ap_vld   |    challenge1in_V    |    pointer   |
|challenge1in_V_ap_vld   | out |    1|   ap_vld   |    challenge1in_V    |    pointer   |
|challenge2in_V          | out |    4|   ap_vld   |    challenge2in_V    |    pointer   |
|challenge2in_V_ap_vld   | out |    1|   ap_vld   |    challenge2in_V    |    pointer   |
|responsein_V            |  in |    8|   ap_none  |     responsein_V     |    scalar    |
|tuner_V                 | out |    5|   ap_vld   |        tuner_V       |    pointer   |
|tuner_V_ap_vld          | out |    1|   ap_vld   |        tuner_V       |    pointer   |
|outputin1_V             |  in |    8|   ap_none  |      outputin1_V     |    scalar    |
|outputin2_V             |  in |    8|   ap_none  |      outputin2_V     |    scalar    |
|startin_V               | out |    1|   ap_vld   |       startin_V      |    pointer   |
|startin_V_ap_vld        | out |    1|   ap_vld   |       startin_V      |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | puf_axi_interface_v2 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | puf_axi_interface_v2 | return value |
|interrupt               | out |    1| ap_ctrl_hs | puf_axi_interface_v2 | return value |
+------------------------+-----+-----+------------+----------------------+--------------+

