writemsr: Verification successful. core_fd[0][0]=8, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=9, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=10, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=11, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=12, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=13, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=14, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=15, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=16, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=17, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=18, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=19, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=20, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=21, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=22, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=23, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=8, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=8, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=9, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=10, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=11, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=12, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=13, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=14, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=15, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=16, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=16, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=17, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=18, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=19, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=20, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=21, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=22, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=23, cpu=1, core=7 cpu+core=15 msr=409 (0x199).

papiex:
papiex: Storing output in [dir-papi/bmark1.papiex.rzmerl20.33777]
papiex:

papiex version                : 0.99rc9
Executable                    : /p/lscratchrza/rountree/single-node/bmarks/synthetic/scale-cpu/bmark1
Arguments                     : 
Processor                     : Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
Clockrate                     : 2601.000000
Hostname                      : rzmerl20
Options                       : DIR,PAPI_L3_TCA,PAPI_L3_TCM,NO_MPI_GATHER,NO_MPI_PROF
Domain                        : User
Parent process id             : 33750
Process id                    : 33777
Num. of threads               : 15
Start                         : Sun Jan 13 09:01:40 2013
Finish                        : Sun Jan 13 09:02:02 2013

Derived Metrics:
CPU Utilization ..............................             0.93
I/O Cycles % .................................             0.00




Program Statistics:
                             min                     max                    mean      coef. of variation
Real usecs:	     2.18126e+07	     2.19308e+07	     2.18253e+07	            0.00
Real cycles:	     5.65737e+10	     5.68801e+10	     5.66068e+10	            0.00 
Proc usecs:	            1510	     2.17711e+07	     2.02877e+07	            0.27 
Proc cycles:	     3.92491e+06	     5.66265e+10	     5.27684e+10	            0.27 
I/O cycles:	               0	               0	               0	            -nan 
PAPI_L3_TCA:	            1611	           40029	            5386	            1.82
PAPI_L3_TCM:	              47	            5114	             515	            2.40

Cumulative Process Counts:
Real usecs ...................................       3.2738e+08
Real cycles ..................................      8.49102e+11
Proc usecs ...................................      3.04316e+08
Proc cycles ..................................      7.91526e+11
I/O cycles ...................................                0
PAPI_L3_TCA ..................................            80802
PAPI_L3_TCM ..................................             7732

Event descriptions:
PAPI_L3_TCA                   : Level 3 total cache accesses
PAPI_L3_TCM                   : Level 3 cache misses

Derived event descriptions:
