# Style

Documentation (partly for my own benefit) detailing style decisions for the verilog code that makes up this project.

## Table of Contents
+ [File Naming](#files)
+ [Modules](#Modules)
  + [Instances](#instances)
  + [Wires](#wires)
  + [Ports](#ports)
  
## <a name=#files></a> Files

## <a name=#modules></a> Modules

exampleModuleA

### <a name=#instances></a> Instances

EXAMPLE\_MODULE\_A

### <a name=#wires></a> Wires

\_wire\_in\_module\_

### <a name=#ports></a> Ports

exampleModuleA.portA(),
exampleModuleA.portB(),
exampleModuleA.anotherExamplePort(),
