<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head>

<meta content="text/html; charset=ISO-8859-1" http-equiv="content-type"><title>Test 3 Syllabus</title><meta content="Saraju Mohanty" name="author"></head><body>

<div class="Section1">

<p class="MsoNormal" style="text-align: center;" align="center"><b style=""><u><span style="font-size: 24pt;" lang="FR">Test 3
Syllabus<o:p></o:p></span></u></b></p>

<p class="MsoNormal" style="text-align: center;" align="center"><span style="font-size: 24pt;" lang="FR">CSCE 6730: Advanced VLSI Systems</span><span style="" lang="FR"><o:p></o:p></span></p>

<p class="MsoNormal" style="text-align: center;" align="center"><b style=""><u><span style="font-size: 20pt;">Instructor: Dr. Saraju P. Mohanty</span></u></b></p>



<p class="MsoNormal" style="border: medium none ; padding: 0in;"><u><span style="font-size: 16pt;"><o:p><span style="text-decoration: none;"><br>N</span></o:p>OTE</span></u><span style="font-size: 16pt;">: </span><span style="font-size: 14pt;">This is closed
book/text examination.</span><span style="font-size: 16pt;"><o:p></o:p></span><span style="font-size: 14pt;"><o:p>&nbsp;</o:p></span></p>

<div style="margin-left: 0.25in;">

<div style="margin-left: -0.25in;">

<div style="border-style: none none solid; border-color: -moz-use-text-color -moz-use-text-color windowtext; border-width: medium medium 1.5pt; padding: 0in 0in 1pt;">



</div>

</div>

</div>




<ol>
  <li>Low-power design: Key Principles</li>
  <li>Voltage, Frequency and Power Trade-offs</li>
  <li>Low Power Design : Static Reduction</li>
  <li>Tunneling Gate Capacitance of a Transistor</li>
  <li>Gate Leakage Components in NMOS/PMOS Transistors</li>
  <li>Gate Leakage Components in an Inverter</li>
  <li>Three Metrics for Tunneling Current in CMOS transistor</li>
  <li>Effect of Process and Design Parameter Variation on Three Transistor-Level&nbsp; Metrics for Tunneling Current</li>
  <li>Gate Leakage Analysis in Logic Gates</li>
  <li>Three Metrics for Tunneling Current in Logic Gates</li>
  <li>Effect of Process and Design Parameter Variation on Three Logic-Level&nbsp; Metrics for Tunneling Current</li>
  <li>Estimation of Gate Leakage at logic-level</li>
  <li>Techniques for Gate Leakage Reduction</li>
  <li>Concept of dynamic frequency clocking (DFC)</li>
  <li>Time/Resources constrained energy-reduction scheduling using heuristic algorithm</li>
  <li>Cycle power profile function</li>
  <li>Heuristic algorithm to minimize transient power</li>
  <li>ILP based algorithm for peak power reduction<br>
  </li>
</ol>
</div>
</body></html>