<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Xiangdong Jia - Analog Layout Design Manager</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <header>
        <div class="header-content">
            <div class="profile-section">
                <div class="profile-img">
                    <span>XJ</span>
                </div>
                <div class="title-section">
                    <h1>Xiangdong Jia</h1>
                    <p>Analog Layout Design Engineering Manager</p>
                </div>
            </div>
        </div>
    </header>

    <nav>
        <div class="container">
            <ul>
                <li><a href="#experience"><i class="fas fa-briefcase"></i> Experience</a></li>
                <li><a href="#education"><i class="fas fa-graduation-cap"></i> Education</a></li>
                <li><a href="#papers"><i class="fas fa-file-alt"></i> Publications</a></li>
                <li><a href="#blog"><i class="fas fa-blog"></i> Blog</a></li>
                <li><a href="#contact"><i class="fas fa-envelope"></i> Contact</a></li>
            </ul>
        </div>
    </nav>

    <main class="container">
        <section id="experience">
            <h2>Professional Experience</h2>
            
            <div class="timeline">
                <div class="timeline-item">
                    <div class="company-header">
                        <div class="company-logo cadence-logo">
                            <i class="fas fa-microchip"></i>
                        </div>
                        <div>
                            <h3><a href="https://www.cadence.com/" target="_blank">Cadence Design Systems</a></h3>
                            <p class="date">Sep 2023 - Present · 1 yr+</p>
                            <p class="location">Toronto, Ontario, Canada</p>
                        </div>
                    </div>
                    <p><strong>Design Engineering Manager</strong></p>
                    <ul>
                        <li>Collaborate across multiple engineering groups to lead analog layout in the industry's most advanced technology nodes</li>
                        <li>Manage and mentor a team of analog layout engineers</li>
                        <li>Drive innovation in analog layout methodologies and best practices</li>
                    </ul>
                </div>
                
                <div class="timeline-item">
                    <div class="company-header">
                        <div class="company-logo rambus-logo">
                            <i class="fas fa-memory"></i>
                        </div>
                        <div>
                            <h3><a href="https://www.rambus.com/" target="_blank">Rambus</a></h3>
                            <p class="date">Jul 2021 - Sep 2023 · 2 yrs 3 mos</p>
                            <p class="location">Toronto, Ontario, Canada</p>
                        </div>
                    </div>
                    <p><strong>Physical Design Manager</strong></p>
                    <ul>
                        <li>Led and managed a team of 7 Serdes layout engineers</li>
                        <li>Directed the analog layout team in the successful tapeout of the PCIE6 project, overcoming strict technical constraints</li>
                        <li>Acquired by Cadence in Q3 2023</li>
                        <li><a href="https://www.rambus.com/interface-ip/serdes/pcie6-phy/" target="_blank">View PCIE6 PHY details</a></li>
                    </ul>
                </div>
                
                <div class="timeline-item">
                    <div class="company-header">
                        <div class="company-logo analogx-logo">
                            <i class="fas fa-project-diagram"></i>
                        </div>
                        <div>
                            <h3><a href="https://www.linkedin.com/company/analogx-inc/" target="_blank">AnalogX</a></h3>
                            <p class="date">May 2018 - Jul 2021 · 3 yrs 2 mos</p>
                            <p class="location">Toronto, Ontario, Canada</p>
                        </div>
                    </div>
                    <p><strong>Physical Designer/Manager</strong></p>
                    <ul>
                        <li>Led and managed Serdes Layout Team</li>
                        <li>Serdes layout design in 5nm/7nm/22nm technologies</li>
                        <li>Company acquired by Rambus in 2021</li>
                        <li><a href="https://www.rambus.com/analogx/" target="_blank">About AnalogX acquisition</a></li>
                    </ul>
                </div>
            </div>
        </section>

        <section id="education">
            <h2>Education</h2>
            
            <div class="education-item">
                <h3>Concordia University - Montreal, Canada</h3>
                <p class="date">Master's degree (MASc), Electrical and Computer Engineering</p>
                <p><a href="https://www.concordia.ca/ginacody.html" target="_blank">Gina Cody School of Engineering and Computer Science</a></p>
            </div>
            
            <div class="education-item">
                <h3>Dalian Neusoft University of Information - Dalian, China</h3>
                <p class="date">Bachelor's degree, Electrical Engineering</p>
                <p><a href="https://ee.neusoft.edu.cn/" target="_blank">School of Electrical Engineering</a></p>
            </div>
        </section>

        <section id="papers">
            <h2>Research Publications</h2>
            
            <div class="paper">
                <h3>A High-speed and Low Power Electrical Link Transceiver</h3>
                <p class="date">Master Thesis</p>
                <p>On-chip wires present increasing latency and energy challenges as VLSI technologies scale. This research presents an energy-efficient on-chip transceiver with a hybrid transmitter, current-sense receiver, and self-testing blocks to overcome RC-limited channels.</p>
                <a href="https://spectrum.library.concordia.ca/id/eprint/982490/" target="_blank" class="read-more">Read Full Thesis</a>
            </div>
            
            <div class="paper">
                <h3>A 8-Gb/S 0.256-pJ/B Transceiver for 5-mm on-Chip Interconnects in 130-nm CMOS</h3>
                <p class="date">The 2017 IEEE International Symposium on Circuits & Systems (ISCAS)</p>
                <p>This paper presents a transceiver for long on-chip links in 130-nm CMOS, featuring a hybrid-mode transmitter with current sense amplifier receiver for improved power efficiency.</p>
                <a href="https://ieeexplore.ieee.org/document/8050443" target="_blank" class="read-more">View Paper on IEEE Xplore</a>
            </div>
        </section>

        <section id="blog">
            <h2>Latest Blog Posts</h2>
            
            <div class="blog-post">
                <h3>What's Analog Layout?</h3>
                <p>Analog layout involves designing the physical layout of analog integrated circuits, placing and routing transistors, capacitors, and other components to create functional circuits that meet performance specifications.</p>
                <p>Unlike digital layout, analog requires careful consideration of parasitic effects, matching, and noise to ensure circuit performance.</p>
                <a href="https://jxd1207.github.io/blog" class="read-more">Continue Reading</a>
            </div>
        </section>

        <section id="contact">
            <h2>Contact Me</h2>
            <div class="contact-info">
                <p>Feel free to reach out for collaboration or inquiries</p>
                <p class="contact-email">xd.chia[AT]email.com</p>
                <div class="social-links">
                    <a href="#" title="LinkedIn"><i class="fab fa-linkedin-in"></i></a>
                    <a href="#" title="GitHub"><i class="fab fa-github"></i></a>
                    <a href="#" title="IEEE Xplore"><i class="fas fa-book"></i></a>
                    <a href="#" title="ResearchGate"><i class="fab fa-researchgate"></i></a>
                </div>
            </div>
        </section>
    </main>

    <footer>
        <div class="container">
            <p>&copy; 2023 Xiangdong Jia. All rights reserved.</p>
            <p>Specializing in Advanced Analog Custom Layout Design</p>
        </div>
    </footer>

    <script>
        // Smooth scrolling for navigation links
        document.querySelectorAll('nav a').forEach(anchor => {
            anchor.addEventListener('click', function(e) {
                e.preventDefault();
                const targetId = this.getAttribute('href');
                const targetElement = document.querySelector(targetId);
                window.scrollTo({
                    top: targetElement.offsetTop - 60,
                    behavior: 'smooth'
                });
            });
        });

        // Simple animation for timeline items
        const observerOptions = {
            root: null,
            rootMargin: '0px',
            threshold: 0.1
        };

        const observer = new IntersectionObserver((entries) => {
            entries.forEach(entry => {
                if (entry.isIntersecting) {
                    entry.target.style.opacity = 1;
                    entry.target.style.transform = 'translateX(0)';
                }
            });
        }, observerOptions);

        document.querySelectorAll('.timeline-item, .paper, .blog-post').forEach(item => {
            item.style.opacity = 0;
            item.style.transform = 'translateX(-20px)';
            item.style.transition = 'opacity 0.5s ease, transform 0.5s ease';
            observer.observe(item);
        });
    </script>
</body>
</html>