// Seed: 1515723882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  tri0 id_8 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  supply1 id_1;
  assign id_2 = id_1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  real id_3;
endmodule
module module_2;
  wire id_2, id_3, id_4;
  assign module_3.id_1 = 0;
  wire id_5;
  id_6(
      id_1
  );
  wire id_7 = id_4;
endmodule
module module_3 (
    input wire id_0,
    input wand id_1
);
  module_2 modCall_1 ();
endmodule
