Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 11 Dec 2018 12:55:38 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga001.jf.intel.com (orsmga001.jf.intel.com [10.7.209.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 7974B5807A2
	for <like.xu@linux.intel.com>; Mon, 10 Dec 2018 18:20:23 -0800 (PST)
Received: from orsmga106.jf.intel.com ([10.7.208.65])
  by orsmga001-1.jf.intel.com with ESMTP; 10 Dec 2018 18:20:23 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AowHfthwkBS9vcl7XCy+O+j09IxM/srCxBDY+r6Qd?=
 =?us-ascii?q?0uoXLfad9pjvdHbS+e9qxAeQG9mDu7Qc06L/iOPJYSQ4+5GPsXQPItRndiQuro?=
 =?us-ascii?q?EopTEmG9OPEkbhLfTnPGQQFcVGU0J5rTngaRAGUMnxaEfPrXKs8DUcBgvwNRZv?=
 =?us-ascii?q?JuTyB4Xek9m72/q99pHPYAhEniaxba9vJxiqsAvdsdUbj5F/Iagr0BvJpXVIe+?=
 =?us-ascii?q?VSxWx2IF+Yggjx6MSt8pN96ipco/0u+dJOXqX8ZKQ4UKdXDC86PGAv5c3krgfM?=
 =?us-ascii?q?QA2S7XYBSGoWkx5IAw/Y7BHmW5r6ryX3uvZh1CScIMb7S60/Vza/4KdxUBLmhi?=
 =?us-ascii?q?cJOSA6/mHZhcN/kL9UrxCvqBJi247ZYoObOfVjcq7TYd8VW3FBU91eVyBdGI6x?=
 =?us-ascii?q?dZcDAvAcMetesoLzp0EOrRy7BQS0Cu3g0CFIhn7r0qYn0uohEBrJ3BcnH9IIrX?=
 =?us-ascii?q?/Zq8j6O70MUeC00abF1jrDb/JN1jfm74jIdAotruyWXbJ3acre0lcgGBnfjlmK?=
 =?us-ascii?q?qIzqIimZ2f4Qs2WC6edrSOyhi2kiqw5rozivwN8hio7Ih4IR0F/L7j55zJwyJd?=
 =?us-ascii?q?2iR053ecOrEIFXtyGCLIR5XNktQ3tytCY717ILv4OwcisSyJk/2RLTd/+Kf5KV?=
 =?us-ascii?q?7h7+V+udOyl0iXxldb6lmhq/81CsxvPzW8WozVpHqyRIn93QunwR0hHf9M2KRu?=
 =?us-ascii?q?Z480qkxzqC0R3Y5PteLkAuj6XbLoYswr4umZoXtkTOBiv2mETtjK+KbUUo4Oeo?=
 =?us-ascii?q?6+L6Yrn8oZ+cLYB0hhn/MqQohMO/Hfw1PhYSU2WY4+iwyaDv8E7jTLlUgPA7kr?=
 =?us-ascii?q?PVvI3YKMgDo662GQ5V0oIt6xalCDem1cwVnWAZI1JAZRKLlpXmNE/QIP/mCfez?=
 =?us-ascii?q?mk+jkDB2x/DAIrLuHI7NIn/HkLfgfrZy9VRQyQUuzd1H45JUC7cBIO/8W0Prtd?=
 =?us-ascii?q?zYCAM5PBKww+r9FNp90YYeVHmJAq+eNqPSvlmI5v81L+mLfo8Vty7xK+I56P72?=
 =?us-ascii?q?kX85hVgdcLGt3ZsWa3C3AO5qIkqEYXf3htcBEGEKvhcxTeDwiV2CVyJTaGi2X6?=
 =?us-ascii?q?4m+j47D4emXs/+QJuwiumBwDujBc8RIWRHEUyXV3HvcYqCRrELci3VJ8ZgljkN?=
 =?us-ascii?q?U/+mU5Mg0he18xb3zqciIufK9ylLiJT4ydIg4uTSkQ01pyV5CtnY32yTQmUxhG?=
 =?us-ascii?q?4RWjItwIh5pkpyzErF1rJ31OdFH95e7O8cTwEhKJTHxPZ7Ad2hZgWUVVaFUlet?=
 =?us-ascii?q?CvGrSR42R8482ZdaaEJyM9ariRyF2DClVew7jbuOUbA97KPQl1fwLd16zT6S2K?=
 =?us-ascii?q?A/jlUOTcpFLmqgwKJl8BDZCofT1USV0a+3I/dPlBXR/XuOmDLd9HpTVxR9BP3I?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ADAAA2Hg9cmBHrdtBkFgQBAQEBAQIBA?=
 =?us-ascii?q?QEBBwIBAQEBgVEFAQEBAQsBgTCBOYEpjBRfizKCDZdRFIFfAg0FGAcNh20iNAk?=
 =?us-ascii?q?NAQMBAQEBAQECARMBAQEBAQgLCwYbDiMMgjYFAgMYCYJcAQIDAQIkGQEBBAopA?=
 =?us-ascii?q?QIDAQIGAQEKGAkdCAMBCwUYMRMFBIMYAYIBAQSlGIFsM4J2AQEFhyEHCIJtiBi?=
 =?us-ascii?q?BHBeBf4ERgxKEaoNMgiaJF5dgCYIlhGODO4cBCxhggUmPFJEAiDCBRoIOMxoIF?=
 =?us-ascii?q?xmDJwmCEgwXggSGWoVTLTGBBAOIaIF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0ADAAA2Hg9cmBHrdtBkFgQBAQEBAQIBAQEBBwIBAQEBgVE?=
 =?us-ascii?q?FAQEBAQsBgTCBOYEpjBRfizKCDZdRFIFfAg0FGAcNh20iNAkNAQMBAQEBAQECA?=
 =?us-ascii?q?RMBAQEBAQgLCwYbDiMMgjYFAgMYCYJcAQIDAQIkGQEBBAopAQIDAQIGAQEKGAk?=
 =?us-ascii?q?dCAMBCwUYMRMFBIMYAYIBAQSlGIFsM4J2AQEFhyEHCIJtiBiBHBeBf4ERgxKEa?=
 =?us-ascii?q?oNMgiaJF5dgCYIlhGODO4cBCxhggUmPFJEAiDCBRoIOMxoIFxmDJwmCEgwXggS?=
 =?us-ascii?q?GWoVTLTGBBAOIaIF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,340,1539673200"; 
   d="asc'?scan'208";a="43523966"
X-Amp-Result: UNSCANNABLE
X-Amp-File-Uploaded: False
Unscannable: 2
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 10 Dec 2018 18:20:22 -0800
Received: from localhost ([::1]:35588 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWXeo-00021S-0w
	for like.xu@linux.intel.com; Mon, 10 Dec 2018 21:20:22 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:49608)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gWXbw-0008KC-JF
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 21:17:26 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gWXMw-0003lv-Qd
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 21:01:57 -0500
Received: from ozlabs.org ([2401:3900:2:1::2]:51055)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gWXMp-0003gC-A4; Mon, 10 Dec 2018 21:01:51 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 43DNTx3z5cz9s47; Tue, 11 Dec 2018 13:01:41 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1544493701;
	bh=GIwfvjjEn6scrr1qkXKWyIZD+u5HhAATNyLTHXjaDlk=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=W+FiZOH1D2xBGbdc1T5ZqvQC+FYyh4UpPiRXn3nFE9wl+E/PIO+jhnrkCUO38C8X5
	Zsc43diWaMw2kJN3BqXmX7YjZxEM7RM4xMHr6J3UxPwVfSohcCUZ9tksCXSGf8rjzV
	DQmGo3K32YOso0cYhBCEl2/6orvWFbgFFI9ilha8=
Date: Tue, 11 Dec 2018 12:46:14 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Message-ID: <20181211014614.GD4261@umbus.fritz.box>
References: <20181209194610.29727-1-clg@kaod.org>
	<20181209194610.29727-15-clg@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="T/5gogCFEf4tDWvL"
Content-Disposition: inline
In-Reply-To: <20181209194610.29727-15-clg@kaod.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2401:3900:2:1::2
Subject: Re: [Qemu-devel] [PATCH v7 14/19] spapr: set the interrupt
 presenter at reset
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


--T/5gogCFEf4tDWvL
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Sun, Dec 09, 2018 at 08:46:05PM +0100, C=E9dric Le Goater wrote:
> Currently, the interrupt presenter of the vCPU is set at realize
> time. Setting it at reset will become useful when the new machine
> supporting both interrupt modes is introduced. In this machine, the
> interrupt mode is chosen at CAS time and activated after a reset.
>=20
> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>

Shouldn't this also remove the code which sets cpu->intc at realize
time, in order to avoid confusion?

> ---
>  include/hw/ppc/spapr_cpu_core.h |  2 ++
>  hw/ppc/spapr_cpu_core.c         | 26 ++++++++++++++++++++++++++
>  hw/ppc/spapr_irq.c              | 12 ++++++++++++
>  3 files changed, 40 insertions(+)
>=20
> diff --git a/include/hw/ppc/spapr_cpu_core.h b/include/hw/ppc/spapr_cpu_c=
ore.h
> index 9e2821e4b31f..fc8ea9021656 100644
> --- a/include/hw/ppc/spapr_cpu_core.h
> +++ b/include/hw/ppc/spapr_cpu_core.h
> @@ -53,4 +53,6 @@ static inline sPAPRCPUState *spapr_cpu_state(PowerPCCPU=
 *cpu)
>      return (sPAPRCPUState *)cpu->machine_data;
>  }
> =20
> +void spapr_cpu_core_set_intc(PowerPCCPU *cpu, const char *intc_type);
> +
>  #endif
> diff --git a/hw/ppc/spapr_cpu_core.c b/hw/ppc/spapr_cpu_core.c
> index 1811cd48db90..529de0b6b9c8 100644
> --- a/hw/ppc/spapr_cpu_core.c
> +++ b/hw/ppc/spapr_cpu_core.c
> @@ -398,3 +398,29 @@ static const TypeInfo spapr_cpu_core_type_infos[] =
=3D {
>  };
> =20
>  DEFINE_TYPES(spapr_cpu_core_type_infos)
> +
> +typedef struct ForeachFindIntCArgs {
> +    const char *intc_type;
> +    Object *intc;
> +} ForeachFindIntCArgs;
> +
> +static int spapr_cpu_core_find_intc(Object *child, void *opaque)
> +{
> +    ForeachFindIntCArgs *args =3D opaque;
> +
> +    if (object_dynamic_cast(child, args->intc_type)) {
> +        args->intc =3D child;
> +    }
> +
> +    return args->intc !=3D NULL;
> +}
> +
> +void spapr_cpu_core_set_intc(PowerPCCPU *cpu, const char *intc_type)
> +{
> +    ForeachFindIntCArgs args =3D { intc_type, NULL };
> +
> +    object_child_foreach(OBJECT(cpu), spapr_cpu_core_find_intc, &args);
> +    g_assert(args.intc);
> +
> +    cpu->intc =3D args.intc;
> +}
> diff --git a/hw/ppc/spapr_irq.c b/hw/ppc/spapr_irq.c
> index 7a0d4f529763..b423cee30e2c 100644
> --- a/hw/ppc/spapr_irq.c
> +++ b/hw/ppc/spapr_irq.c
> @@ -12,6 +12,7 @@
>  #include "qemu/error-report.h"
>  #include "qapi/error.h"
>  #include "hw/ppc/spapr.h"
> +#include "hw/ppc/spapr_cpu_core.h"
>  #include "hw/ppc/spapr_xive.h"
>  #include "hw/ppc/xics.h"
>  #include "sysemu/kvm.h"
> @@ -211,6 +212,11 @@ static int spapr_irq_post_load_xics(sPAPRMachineStat=
e *spapr, int version_id)
> =20
>  static void spapr_irq_reset_xics(sPAPRMachineState *spapr, Error **errp)
>  {
> +    CPUState *cs;
> +
> +    CPU_FOREACH(cs) {
> +        spapr_cpu_core_set_intc(POWERPC_CPU(cs), spapr->icp_type);
> +    }
>  }
> =20
>  #define SPAPR_IRQ_XICS_NR_IRQS     0x1000
> @@ -341,6 +347,12 @@ static int spapr_irq_post_load_xive(sPAPRMachineStat=
e *spapr, int version_id)
> =20
>  static void spapr_irq_reset_xive(sPAPRMachineState *spapr, Error **errp)
>  {
> +    CPUState *cs;
> +
> +    CPU_FOREACH(cs) {
> +        spapr_cpu_core_set_intc(POWERPC_CPU(cs), TYPE_XIVE_TCTX);
> +    }
> +
>      /*
>       * Set the OS CAM line of the cpu interrupt thread context. Needs
>       * to come after the XiveTCTX reset handlers.

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--T/5gogCFEf4tDWvL
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAlwPFuYACgkQbDjKyiDZ
s5JyJhAAmY9yL48IG6sm9cnQ55hxu+uA+19YnaNA+PWNPlF7dkk66DzTdRI++f10
5XDtw9gdlyWop7E3vPFtMrz/TTxvzuD6xKwcSKzu9LdinSsdcxwXO/PqBI7nDn7H
z/F15n+hpWXfTedM6j8mDzThVwp+7plViYyttclllssZZ8zPCITjH/RmU1IyFSW9
n352b+wpn+xT0YoetjFcb1zFlWIACoNfLjn/tVF68Q5u9Jg+/rox4RJjBTUoZgiy
XiJkVwjeMJgie58hPk1NIrA3tvqvu+tTHV4AqmuETh600K9TMQWSa2aLdqxPS1cx
4J5hHaJ5XhdHzxJChYT7vIzxLtfsb2DCZnaIhWaS+5mkeEjcQ9PvBEmwbpGfYjiC
hAfiRwxE2WmbQJ+L4XDXlWHZQ4H4zP/fGCF2dnb6gPM4wn/E5IKUTBtOJ4my1+nS
2rxZKyFXbMUHIF/cvGjVm/9mVW9jNryePkGhMdNMK964hAZsU4ab6/sjOze9bDfX
cAL6pMQXQHx3IShFpTnkIHFgMnbMgMProbo/jRkPOqiIVMIZieijn3AbbR1r+7Ou
/x0MlaWXbVCS4mDdkLYAipLo0rWEtpS+QWT8EKR9FiBNYw5z73XCEEHigbwIncg3
t6aoG6Y6mG6DQytCWZHYfeMmqnLfyGhjENKA3NcY9lCiIGODCu8=
=7nrF
-----END PGP SIGNATURE-----

--T/5gogCFEf4tDWvL--

