Analysis & Synthesis report for NES_DragonBoard
Thu Jan 20 17:04:26 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |NES_DragonBoard|cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state
 11. State Machine - |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state
 12. State Machine - |NES_DragonBoard|PPU_gen2:ppu_blk|state
 13. State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt
 14. State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state
 15. State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_t
 16. State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated
 24. Source assignments for vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated
 25. Source assignments for wram:wram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated
 26. Source assignments for PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0|altsyncram_vd41:auto_generated
 27. Source assignments for PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0|altsyncram_gt91:auto_generated
 28. Source assignments for PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated
 29. Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen
 31. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk
 32. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider
 33. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer
 34. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider
 35. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk
 36. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider
 37. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer
 38. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider
 39. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer
 40. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider
 41. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer
 42. Parameter Settings for User Entity Instance: cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: vram:vram_inst|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: wram:wram_inst|altsyncram:altsyncram_component
 45. Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0
 46. Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0
 47. Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0
 48. altpll Parameter Settings by Entity Instance
 49. altsyncram Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst"
 51. Port Connectivity Checks: "cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst"
 52. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer"
 53. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer"
 54. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer"
 55. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer"
 56. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk"
 57. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen"
 58. Port Connectivity Checks: "rp2a03:rp2a03_blk|cpu:cpu_blk"
 59. Port Connectivity Checks: "rp2a03:rp2a03_blk"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 20 17:04:26 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; NES_DragonBoard                             ;
; Top-level Entity Name              ; NES_DragonBoard                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,555                                       ;
;     Total combinational functions  ; 3,325                                       ;
;     Dedicated logic registers      ; 1,335                                       ;
; Total registers                    ; 1335                                        ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 100,800                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; NES_DragonBoard    ; NES_DragonBoard    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; eeprom.sv                                         ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/eeprom.sv                                             ;         ;
; SDRAM_SP8_I.sv                                    ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/SDRAM_SP8_I.sv                                        ;         ;
; PPU_gen2.v                                        ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/PPU_gen2.v                                            ;         ;
; nes_top.v                                         ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/nes_top.v                                             ;         ;
; cpu/sprdma.v                                      ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/sprdma.v                                          ;         ;
; cpu/rp2a03.v                                      ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/rp2a03.v                                          ;         ;
; cpu/jp.v                                          ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/jp.v                                              ;         ;
; cpu/cpu.v                                         ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/cpu.v                                             ;         ;
; cpu/apu/apu_triangle.v                            ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/apu/apu_triangle.v                                ;         ;
; cpu/apu/apu_pulse.v                               ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/apu/apu_pulse.v                                   ;         ;
; cpu/apu/apu_noise.v                               ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/apu/apu_noise.v                                   ;         ;
; cpu/apu/apu_mixer.v                               ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/apu/apu_mixer.v                                   ;         ;
; cpu/apu/apu_length_counter.v                      ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/apu/apu_length_counter.v                          ;         ;
; cpu/apu/apu_frame_counter.v                       ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/apu/apu_frame_counter.v                           ;         ;
; cpu/apu/apu_envelope_generator.v                  ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/apu/apu_envelope_generator.v                      ;         ;
; cpu/apu/apu_div.v                                 ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/apu/apu_div.v                                     ;         ;
; cpu/apu/apu.v                                     ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/apu/apu.v                                         ;         ;
; cart/cart_02.v                                    ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cart/cart_02.v                                        ;         ;
; vram.v                                            ; yes             ; User Wizard-Generated File                            ; E:/NES_DragonBoard_V10/vram.v                                                ;         ;
; wram.v                                            ; yes             ; User Wizard-Generated File                            ; E:/NES_DragonBoard_V10/wram.v                                                ;         ;
; PLL0.v                                            ; yes             ; User Wizard-Generated File                            ; E:/NES_DragonBoard_V10/PLL0.v                                                ;         ;
; I2C_phy.sv                                        ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/I2C_phy.sv                                            ;         ;
; CHR_RAM.v                                         ; yes             ; User Wizard-Generated File                            ; E:/NES_DragonBoard_V10/CHR_RAM.v                                             ;         ;
; altpll.tdf                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll0_altpll.v                                  ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/pll0_altpll.v                                      ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_a8g1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_a8g1.tdf                                ;         ;
; db/altsyncram_bsg1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_bsg1.tdf                                ;         ;
; db/altsyncram_vd41.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_vd41.tdf                                ;         ;
; db/altsyncram_gt91.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_gt91.tdf                                ;         ;
; db/nes_dragonboard.ram0_ppu_gen2_f798bfb9.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/NES_DragonBoard_V10/db/nes_dragonboard.ram0_ppu_gen2_f798bfb9.hdl.mif     ;         ;
; db/altsyncram_ja81.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_ja81.tdf                                ;         ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,555                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 3325                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 1888                                                                              ;
;     -- 3 input functions                    ; 777                                                                               ;
;     -- <=2 input functions                  ; 660                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 2897                                                                              ;
;     -- arithmetic mode                      ; 428                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 1335                                                                              ;
;     -- Dedicated logic registers            ; 1335                                                                              ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 54                                                                                ;
; Total memory bits                           ; 100800                                                                            ;
;                                             ;                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1383                                                                              ;
; Total fan-out                               ; 16312                                                                             ;
; Average fan-out                             ; 3.38                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |NES_DragonBoard                                        ; 3325 (5)            ; 1335 (7)                  ; 100800      ; 0            ; 0       ; 0         ; 54   ; 0            ; |NES_DragonBoard                                                                                                                  ; NES_DragonBoard        ; work         ;
;    |PLL0:PLL_inst|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PLL0:PLL_inst                                                                                                    ; PLL0                   ; work         ;
;       |altpll:altpll_component|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PLL0:PLL_inst|altpll:altpll_component                                                                            ; altpll                 ; work         ;
;          |PLL0_altpll:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated                                                 ; PLL0_altpll            ; work         ;
;    |PPU_gen2:ppu_blk|                                   ; 1025 (1025)         ; 592 (592)                 ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_blk                                                                                                 ; PPU_gen2               ; work         ;
;       |altsyncram:m_OAM_rtl_0|                          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0                                                                          ; altsyncram             ; work         ;
;          |altsyncram_vd41:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0|altsyncram_vd41:auto_generated                                           ; altsyncram_vd41        ; work         ;
;       |altsyncram:m_sec_OAM_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0                                                                      ; altsyncram             ; work         ;
;          |altsyncram_ja81:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated                                       ; altsyncram_ja81        ; work         ;
;       |altsyncram:palette_ram_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0                                                                    ; altsyncram             ; work         ;
;          |altsyncram_gt91:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0|altsyncram_gt91:auto_generated                                     ; altsyncram_gt91        ; work         ;
;    |cart_02:cart_blk|                                   ; 318 (36)            ; 214 (21)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_blk                                                                                                 ; cart_02                ; work         ;
;       |CHR_RAM:CHR_inst|                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_blk|CHR_RAM:CHR_inst                                                                                ; CHR_RAM                ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component                                                ; altsyncram             ; work         ;
;             |altsyncram_a8g1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated                 ; altsyncram_a8g1        ; work         ;
;       |I2C_EEPROM:EEPROM_inst|                          ; 136 (78)            ; 89 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_blk|I2C_EEPROM:EEPROM_inst                                                                          ; I2C_EEPROM             ; work         ;
;          |I2C_phy:i2c_phy_inst|                         ; 58 (58)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst                                                     ; I2C_phy                ; work         ;
;       |SDRAM_SP8_I:SDRAM_inst|                          ; 146 (146)           ; 104 (104)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst                                                                          ; SDRAM_SP8_I            ; work         ;
;    |rp2a03:rp2a03_blk|                                  ; 1977 (20)           ; 522 (3)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk                                                                                                ; rp2a03                 ; work         ;
;       |apu:apu_blk|                                     ; 752 (18)            ; 272 (10)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk                                                                                    ; apu                    ; work         ;
;          |apu_div:apu_pulse_gen|                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen                                                              ; apu_div                ; work         ;
;          |apu_frame_counter:apu_frame_counter_blk|      ; 53 (53)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk                                            ; apu_frame_counter      ; work         ;
;          |apu_mixer:apu_mixer_blk|                      ; 72 (72)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_mixer:apu_mixer_blk                                                            ; apu_mixer              ; work         ;
;          |apu_noise:apu_noise_blk|                      ; 142 (36)            ; 62 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk                                                            ; apu_noise              ; work         ;
;             |apu_div:timer|                             ; 39 (39)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer                                              ; apu_div                ; work         ;
;             |apu_envelope_generator:envelope_generator| ; 33 (20)             ; 15 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator                  ; apu_envelope_generator ; work         ;
;                |apu_div:divider|                        ; 13 (13)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider  ; apu_div                ; work         ;
;             |apu_length_counter:length_counter|         ; 34 (34)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_length_counter:length_counter                          ; apu_length_counter     ; work         ;
;          |apu_pulse:apu_pulse0_blk|                     ; 188 (93)            ; 63 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk                                                           ; apu_pulse              ; work         ;
;             |apu_div:sweep_divider|                     ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider                                     ; apu_div                ; work         ;
;             |apu_div:timer|                             ; 39 (39)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer                                             ; apu_div                ; work         ;
;             |apu_envelope_generator:envelope_generator| ; 27 (14)             ; 15 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator                 ; apu_envelope_generator ; work         ;
;                |apu_div:divider|                        ; 13 (13)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider ; apu_div                ; work         ;
;             |apu_length_counter:length_counter|         ; 22 (22)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_length_counter:length_counter                         ; apu_length_counter     ; work         ;
;          |apu_pulse:apu_pulse1_blk|                     ; 183 (89)            ; 63 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk                                                           ; apu_pulse              ; work         ;
;             |apu_div:sweep_divider|                     ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider                                     ; apu_div                ; work         ;
;             |apu_div:timer|                             ; 39 (39)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer                                             ; apu_div                ; work         ;
;             |apu_envelope_generator:envelope_generator| ; 27 (14)             ; 15 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator                 ; apu_envelope_generator ; work         ;
;                |apu_div:divider|                        ; 13 (13)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider ; apu_div                ; work         ;
;             |apu_length_counter:length_counter|         ; 23 (23)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_length_counter:length_counter                         ; apu_length_counter     ; work         ;
;          |apu_triangle:apu_triangle_blk|                ; 94 (33)             ; 51 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk                                                      ; apu_triangle           ; work         ;
;             |apu_div:timer|                             ; 39 (39)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer                                        ; apu_div                ; work         ;
;             |apu_length_counter:length_counter|         ; 22 (22)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_length_counter:length_counter                    ; apu_length_counter     ; work         ;
;       |cpu:cpu_blk|                                     ; 1043 (1043)         ; 155 (155)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk                                                                                    ; cpu                    ; work         ;
;       |jp:jp_blk|                                       ; 88 (88)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk                                                                                      ; jp                     ; work         ;
;       |sprdma:sprdma_blk|                               ; 74 (74)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|sprdma:sprdma_blk                                                                              ; sprdma                 ; work         ;
;    |vram:vram_inst|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|vram:vram_inst                                                                                                   ; vram                   ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|vram:vram_inst|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;          |altsyncram_bsg1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated                                    ; altsyncram_bsg1        ; work         ;
;    |wram:wram_inst|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|wram:wram_inst                                                                                                   ; wram                   ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|wram:wram_inst|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;          |altsyncram_bsg1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|wram:wram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated                                    ; altsyncram_bsg1        ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; Name                                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0|altsyncram_vd41:auto_generated|ALTSYNCRAM                           ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048  ; None                                              ;
; PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated|ALTSYNCRAM                       ; AUTO ; Single Port ; 32           ; 8            ; --           ; --           ; 256   ; None                                              ;
; PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0|altsyncram_gt91:auto_generated|ALTSYNCRAM                     ; AUTO ; Single Port ; 32           ; 6            ; --           ; --           ; 192   ; db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif ;
; cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                              ;
; vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated|ALTSYNCRAM                    ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                              ;
; wram:wram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated|ALTSYNCRAM                    ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                              ;
+-------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|PLL0:PLL_inst                     ; PLL0.v          ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|cart_02:cart_blk|CHR_RAM:CHR_inst ; CHR_RAM.v       ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|vram:vram_inst                    ; vram.v          ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|wram:wram_inst                    ; wram.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------+---------------+-------------------+--------------+----------------------+------------------------+-------------------+--------------------------+---------------------+---------------------------+----------------------+--------------------------+---------------------+---------------------------+----------------------+---------------------------+----------------------+--------------------+--------------+
; Name                      ; state.S_START ; state.S_STOP_WAIT ; state.S_STOP ; state.S_ADDRESS_COMP ; state.S_DATA_READ_WAIT ; state.S_DATA_READ ; state.S_DEVICE_READ_WAIT ; state.S_DEVICE_READ ; state.S_REPEAT_START_WAIT ; state.S_REPEAT_START ; state.S_ADDRESS_LOW_WAIT ; state.S_ADDRESS_LOW ; state.S_ADDRESS_HIGH_WAIT ; state.S_ADDRESS_HIGH ; state.S_DEVICE_WRITE_WAIT ; state.S_DEVICE_WRITE ; state.S_START_WAIT ; state.S_IDLE ;
+---------------------------+---------------+-------------------+--------------+----------------------+------------------------+-------------------+--------------------------+---------------------+---------------------------+----------------------+--------------------------+---------------------+---------------------------+----------------------+---------------------------+----------------------+--------------------+--------------+
; state.S_IDLE              ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 0            ;
; state.S_START_WAIT        ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 1                  ; 1            ;
; state.S_DEVICE_WRITE      ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 1                    ; 0                  ; 1            ;
; state.S_DEVICE_WRITE_WAIT ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 1                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_HIGH      ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 1                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_HIGH_WAIT ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 1                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_LOW       ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 1                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_LOW_WAIT  ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 1                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_REPEAT_START      ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 1                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_REPEAT_START_WAIT ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 1                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_DEVICE_READ       ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 1                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_DEVICE_READ_WAIT  ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 1                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_DATA_READ         ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 1                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_DATA_READ_WAIT    ; 0             ; 0                 ; 0            ; 0                    ; 1                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_COMP      ; 0             ; 0                 ; 0            ; 1                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_STOP              ; 0             ; 0                 ; 1            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_STOP_WAIT         ; 0             ; 1                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_START             ; 1             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
+---------------------------+---------------+-------------------+--------------+----------------------+------------------------+-------------------+--------------------------+---------------------+---------------------------+----------------------+--------------------------+---------------------+---------------------------+----------------------+---------------------------+----------------------+--------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+------------------+------------------+--------------------+---------------------------+-----------------------+-------------------+-------------------+----------------------+----------------------+----------------------+-----------------+--------------------+--------------------+---------------+-------------------+-------------------+-------------------+--------------+----------------------+------------------+--------------+------------------+--------------+-------------------------+---------------------+---------------+
; Name                      ; state.S_INIT_INC ; state.S_INIT_NOP ; state.S_INIT_WRITE ; state.S_INIT_ACTIVATE_NOP ; state.S_INIT_ACTIVATE ; state.S_INIT_READ ; state.S_INIT_LOAD ; state.S_REFRESH_NOP3 ; state.S_REFRESH_NOP2 ; state.S_REFRESH_NOP1 ; state.S_REFRESH ; state.S_WRITE_NOP2 ; state.S_WRITE_NOP1 ; state.S_WRITE ; state.S_READ_DATA ; state.S_READ_NOP2 ; state.S_READ_NOP1 ; state.S_READ ; state.S_ACTIVATE_NOP ; state.S_ACTIVATE ; state.S_IDLE ; state.S_MODE_NOP ; state.S_MODE ; state.S_INIT_DEVICE_NOP ; state.S_INIT_DEVICE ; state.S_RESET ;
+---------------------------+------------------+------------------+--------------------+---------------------------+-----------------------+-------------------+-------------------+----------------------+----------------------+----------------------+-----------------+--------------------+--------------------+---------------+-------------------+-------------------+-------------------+--------------+----------------------+------------------+--------------+------------------+--------------+-------------------------+---------------------+---------------+
; state.S_RESET             ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 0             ;
; state.S_INIT_DEVICE       ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 1                   ; 1             ;
; state.S_INIT_DEVICE_NOP   ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 1                       ; 0                   ; 1             ;
; state.S_MODE              ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 1            ; 0                       ; 0                   ; 1             ;
; state.S_MODE_NOP          ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 1                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_IDLE              ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 1            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_ACTIVATE          ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 1                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_ACTIVATE_NOP      ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 1                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ              ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 1            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_NOP1         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_NOP2         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_DATA         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE             ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_NOP1        ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_NOP2        ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH           ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 1               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH_NOP1      ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 1                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH_NOP2      ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 1                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH_NOP3      ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 1                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_LOAD         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 1                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_READ         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 1                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_ACTIVATE     ; 0                ; 0                ; 0                  ; 0                         ; 1                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_ACTIVATE_NOP ; 0                ; 0                ; 0                  ; 1                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_WRITE        ; 0                ; 0                ; 1                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_NOP          ; 0                ; 1                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_INC          ; 1                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
+---------------------------+------------------+------------------+--------------------+---------------------------+-----------------------+-------------------+-------------------+----------------------+----------------------+----------------------+-----------------+--------------------+--------------------+---------------+-------------------+-------------------+-------------------+--------------+----------------------+------------------+--------------+------------------+--------------+-------------------------+---------------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|PPU_gen2:ppu_blk|state                                                                                                                                                                 ;
+----------------------------+---------------------------+-------------------+-------------------+------------------+----------------------+------------------+---------------+--------------+----------------------------+
; Name                       ; state.S_FETCH_PATTERN_LOW ; state.S_FETCH_NOP ; state.S_LOAD_REGS ; state.S_LOAD_NOP ; state.S_EVALUATE_NOP ; state.S_EVALUATE ; state.S_CLEAR ; state.S_IDLE ; state.S_FETCH_PATTERN_HIGH ;
+----------------------------+---------------------------+-------------------+-------------------+------------------+----------------------+------------------+---------------+--------------+----------------------------+
; state.S_IDLE               ; 0                         ; 0                 ; 0                 ; 0                ; 0                    ; 0                ; 0             ; 0            ; 0                          ;
; state.S_CLEAR              ; 0                         ; 0                 ; 0                 ; 0                ; 0                    ; 0                ; 1             ; 1            ; 0                          ;
; state.S_EVALUATE           ; 0                         ; 0                 ; 0                 ; 0                ; 0                    ; 1                ; 0             ; 1            ; 0                          ;
; state.S_EVALUATE_NOP       ; 0                         ; 0                 ; 0                 ; 0                ; 1                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_LOAD_NOP           ; 0                         ; 0                 ; 0                 ; 1                ; 0                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_LOAD_REGS          ; 0                         ; 0                 ; 1                 ; 0                ; 0                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_FETCH_NOP          ; 0                         ; 1                 ; 0                 ; 0                ; 0                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_FETCH_PATTERN_LOW  ; 1                         ; 0                 ; 0                 ; 0                ; 0                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_FETCH_PATTERN_HIGH ; 0                         ; 0                 ; 0                 ; 0                ; 0                    ; 0                ; 0             ; 1            ; 1                          ;
+----------------------------+---------------------------+-------------------+-------------------+------------------+----------------------+------------------+---------------+--------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt ;
+----------+----------+----------+-------------------------------------------+
; Name     ; q_cnt.00 ; q_cnt.10 ; q_cnt.01                                  ;
+----------+----------+----------+-------------------------------------------+
; q_cnt.00 ; 0        ; 0        ; 0                                         ;
; q_cnt.01 ; 1        ; 0        ; 1                                         ;
; q_cnt.10 ; 1        ; 1        ; 0                                         ;
+----------+----------+----------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state ;
+--------------------+-----------------+--------------------+------------------+
; Name               ; q_state.S_READY ; q_state.S_COOLDOWN ; q_state.S_ACTIVE ;
+--------------------+-----------------+--------------------+------------------+
; q_state.S_READY    ; 0               ; 0                  ; 0                ;
; q_state.S_ACTIVE   ; 1               ; 0                  ; 1                ;
; q_state.S_COOLDOWN ; 1               ; 1                  ; 0                ;
+--------------------+-----------------+--------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_t    ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; q_t.T6 ; q_t.T5 ; q_t.T4 ; q_t.T3 ; q_t.T2 ; q_t.T0 ; q_t.T1 ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; q_t.T1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; q_t.T0 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; q_t.T2 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; q_t.T3 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; q_t.T4 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; q_t.T5 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; q_t.T6 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel                                                        ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; q_irq_sel.INTERRUPT_BRK ; q_irq_sel.INTERRUPT_IRQ ; q_irq_sel.INTERRUPT_NMI ; q_irq_sel.INTERRUPT_RST ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; q_irq_sel.INTERRUPT_RST ; 0                       ; 0                       ; 0                       ; 0                       ;
; q_irq_sel.INTERRUPT_NMI ; 0                       ; 0                       ; 1                       ; 1                       ;
; q_irq_sel.INTERRUPT_IRQ ; 0                       ; 1                       ; 0                       ; 1                       ;
; q_irq_sel.INTERRUPT_BRK ; 1                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal                                                                                                    ;
+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; cart_02:cart_blk|prev_mem_address[17..20]                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|wren                                         ; Stuck at GND due to stuck port data_in                                                                                ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[7]                                                ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[7]                                                                     ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[6]                                                ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[6]                                                                     ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[2]                                                ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[2]                                                                     ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[3]                                                ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[3]                                                                     ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[0]                                                ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[0]                                                                     ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[5]                                                ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[5]                                                                     ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[4]                                                ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[4]                                                                     ;
; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|q_length_counter_halt          ; Merged with rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_reg[5]  ;
; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_length_counter_halt         ; Merged with rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_reg[5] ;
; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_length_counter_halt         ; Merged with rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_reg[5] ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[1]                                                ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[1]                                                                     ;
; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[7] ; Merged with rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_length_counter_halt                         ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state~20                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state~21                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state~22                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state~23                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state~24                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state~28                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state~29                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state~30                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state~31                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state~32                                     ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state~33                                     ; Lost fanout                                                                                                           ;
; PPU_gen2:ppu_blk|state~11                                                            ; Lost fanout                                                                                                           ;
; PPU_gen2:ppu_blk|state~12                                                            ; Lost fanout                                                                                                           ;
; PPU_gen2:ppu_blk|state~13                                                            ; Lost fanout                                                                                                           ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t~9                                                  ; Lost fanout                                                                                                           ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t~10                                                 ; Lost fanout                                                                                                           ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t~11                                                 ; Lost fanout                                                                                                           ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel~6                                            ; Lost fanout                                                                                                           ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel~7                                            ; Lost fanout                                                                                                           ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_WRITE                                ; Stuck at GND due to stuck port data_in                                                                                ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_WRITE_NOP1                           ; Stuck at GND due to stuck port data_in                                                                                ;
; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_WRITE_NOP2                           ; Stuck at GND due to stuck port data_in                                                                                ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_IRQ                                ; Lost fanout                                                                                                           ;
; Total Number of Removed Registers = 40                                               ;                                                                                                                       ;
+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+-------------------------------------------+--------------------+-------------------------------------------------------+
; Register name                             ; Reason for Removal ; Registers Removed due to This Register                ;
+-------------------------------------------+--------------------+-------------------------------------------------------+
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel~7 ; Lost Fanouts       ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_IRQ ;
+-------------------------------------------+--------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1335  ;
; Number of registers using Synchronous Clear  ; 281   ;
; Number of registers using Synchronous Load   ; 180   ;
; Number of registers using Asynchronous Clear ; 141   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1038  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; cart_02:cart_blk|reset_hold                                               ; 160     ;
; PPU_gen2:ppu_blk|ri_prev_ncs                                              ; 3       ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                              ; 4       ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                       ; 10      ;
; cart_02:cart_blk|page[0]                                                  ; 3       ;
; cart_02:cart_blk|page[1]                                                  ; 3       ;
; cart_02:cart_blk|page[2]                                                  ; 3       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[10] ; 2       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c      ; 10      ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[9]  ; 1       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]  ; 2       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]  ; 2       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]  ; 2       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[3]  ; 2       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]  ; 2       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]  ; 2       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]  ; 2       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]  ; 2       ;
; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[8]  ; 2       ;
; Total number of inverted registers = 19                                   ;         ;
+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                   ;
+------------------------------------+------------------------------------+------+
; Register Name                      ; Megafunction                       ; Type ;
+------------------------------------+------------------------------------+------+
; PPU_gen2:ppu_blk|OAM_a_hold[0..7]  ; PPU_gen2:ppu_blk|m_OAM_rtl_0       ; RAM  ;
; PPU_gen2:ppu_blk|pram_a_hold[0..4] ; PPU_gen2:ppu_blk|palette_ram_rtl_0 ; RAM  ;
; PPU_gen2:ppu_blk|sec_OAM_q[0..7]   ; PPU_gen2:ppu_blk|m_sec_OAM_rtl_0   ; RAM  ;
+------------------------------------+------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[2]                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_seq[0]                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_reg[4]                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|q_lfsr[12]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_reg[5]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[2]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sweep_reg[5]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_reg[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[0]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sweep_reg[6]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[4]                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|horiz_scaler[0]                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|horiz_scaler[1]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[0][1]                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[1][6]                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[2][1]                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[3][1]                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[4][4]                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[5][0]                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[6][4]                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[7][7]                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|vesa_col[8]                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|q_clk_cnt[5]                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|q_triangle_en                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[4]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[6]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_ac[7]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[1]                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[2]                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[4]                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_col[0][2]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_col[1][3]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_col[2][0]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_col[3][0]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_col[4][0]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_col[5][1]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_col[6][7]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_col[7][7]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[0]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[4]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp2_state[7]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp2_state[3]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp1_state[4]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp2_state[0]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp2_state[5]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp2_state[1]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp2_state[6]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp2_state[2]                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[10]                                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_oam_address[4]                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|NES_col[5]                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_ir[4]                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[5]                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[8]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[1]                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[2]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_timer_period[7]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_timer_period[0]                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[4]                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_data[4]                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_val[2]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_pch[1]                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|vesa_line[2]                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[7]                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp1_read_state[6]                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|jp:jp_blk|q_jp2_read_state[6]                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|tile_attribute[0]                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[5]                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[5]                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[11]                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[9]                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_oam_address[1]                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_length_counter:length_counter|q_length[5]                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_timer_period[9]                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_length_counter:length_counter|q_length[5]                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_timer_period[10]                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_length_counter:length_counter|q_length[2]                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_ai[0]                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_length_counter:length_counter|q_length[1]                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_cpu_data_out[6]                                                                                       ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_cpu_data_out[3]                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|h_tile[2]                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_h_name                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[0]                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19]                                                                  ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_bi[1]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|NES_row[0]                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|v_fine[2]                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[0][13]                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[0][11]                                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[1][8]                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[1][8]                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[2][11]                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[2][9]                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[3][11]                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[3][10]                                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[4][8]                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[4][10]                                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[5][11]                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[5][8]                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[6][11]                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[7][11]                                                                                     ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_h_tile[0]                                                                                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_v_tile[3]                                                                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_v_tile[1]                                                                                             ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[11]                                 ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|q_timer_period[9]                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_low[0][8]                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[6][11]                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|spr_shift_high[7][11]                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[4]                                                                                    ;
; 12:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_blk|sec_OAM_address[0]                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|ac_to_bi                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|noise_out[2]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_t                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|d_t                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|l_pulse_out                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|adh_in[3]                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|adh_out[3]                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|d_dor[7]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_blk|vram_a_out[10]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_blk|pram_a[1]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|pch_to_bi                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|y_to_dor                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|pulse_out[1]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|Add1                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|Add1                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|pulse_out[2]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|Add1                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|Add1                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_pram_wr                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_blk|ri_oam_d[7]                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|sb_out[4]                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|d_out[2]                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|a_out[7]                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|alusum_to_pch                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|aluinc_to_bi                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|x_to_ai                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_blk|vram_a_out[8]                                                                                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |NES_DragonBoard|PPU_gen2:ppu_blk|vram_a_out[4]                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_blk|bg_palette_index[1]                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|adl[6]                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|adl[2]                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|fc_to_abl                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|load_prg_byte_noinc                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|ldy_op                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|s_to_pcl                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|Add1                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|Add1                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|ff_to_abl                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|lsr_mem_op                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|lda_op                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|clear_rst                                                                                   ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|r_nw_out                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|Add1                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|Add1                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_blk|state                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state                                                                             ;
; 21:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_blk|pram_a[3]                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for wram:wram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0|altsyncram_vd41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0|altsyncram_gt91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------------+
; Parameter Name                ; Value                  ; Type                      ;
+-------------------------------+------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                   ;
; PLL_TYPE                      ; AUTO                   ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL0 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                   ;
; LOCK_HIGH                     ; 1                      ; Untyped                   ;
; LOCK_LOW                      ; 1                      ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                   ;
; SKIP_VCO                      ; OFF                    ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                   ;
; BANDWIDTH                     ; 0                      ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                   ;
; DOWN_SPREAD                   ; 0                      ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                      ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                   ;
; DPA_DIVIDER                   ; 0                      ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; VCO_MIN                       ; 0                      ; Untyped                   ;
; VCO_MAX                       ; 0                      ; Untyped                   ;
; VCO_CENTER                    ; 0                      ; Untyped                   ;
; PFD_MIN                       ; 0                      ; Untyped                   ;
; PFD_MAX                       ; 0                      ; Untyped                   ;
; M_INITIAL                     ; 0                      ; Untyped                   ;
; M                             ; 0                      ; Untyped                   ;
; N                             ; 1                      ; Untyped                   ;
; M2                            ; 1                      ; Untyped                   ;
; N2                            ; 1                      ; Untyped                   ;
; SS                            ; 1                      ; Untyped                   ;
; C0_HIGH                       ; 0                      ; Untyped                   ;
; C1_HIGH                       ; 0                      ; Untyped                   ;
; C2_HIGH                       ; 0                      ; Untyped                   ;
; C3_HIGH                       ; 0                      ; Untyped                   ;
; C4_HIGH                       ; 0                      ; Untyped                   ;
; C5_HIGH                       ; 0                      ; Untyped                   ;
; C6_HIGH                       ; 0                      ; Untyped                   ;
; C7_HIGH                       ; 0                      ; Untyped                   ;
; C8_HIGH                       ; 0                      ; Untyped                   ;
; C9_HIGH                       ; 0                      ; Untyped                   ;
; C0_LOW                        ; 0                      ; Untyped                   ;
; C1_LOW                        ; 0                      ; Untyped                   ;
; C2_LOW                        ; 0                      ; Untyped                   ;
; C3_LOW                        ; 0                      ; Untyped                   ;
; C4_LOW                        ; 0                      ; Untyped                   ;
; C5_LOW                        ; 0                      ; Untyped                   ;
; C6_LOW                        ; 0                      ; Untyped                   ;
; C7_LOW                        ; 0                      ; Untyped                   ;
; C8_LOW                        ; 0                      ; Untyped                   ;
; C9_LOW                        ; 0                      ; Untyped                   ;
; C0_INITIAL                    ; 0                      ; Untyped                   ;
; C1_INITIAL                    ; 0                      ; Untyped                   ;
; C2_INITIAL                    ; 0                      ; Untyped                   ;
; C3_INITIAL                    ; 0                      ; Untyped                   ;
; C4_INITIAL                    ; 0                      ; Untyped                   ;
; C5_INITIAL                    ; 0                      ; Untyped                   ;
; C6_INITIAL                    ; 0                      ; Untyped                   ;
; C7_INITIAL                    ; 0                      ; Untyped                   ;
; C8_INITIAL                    ; 0                      ; Untyped                   ;
; C9_INITIAL                    ; 0                      ; Untyped                   ;
; C0_MODE                       ; BYPASS                 ; Untyped                   ;
; C1_MODE                       ; BYPASS                 ; Untyped                   ;
; C2_MODE                       ; BYPASS                 ; Untyped                   ;
; C3_MODE                       ; BYPASS                 ; Untyped                   ;
; C4_MODE                       ; BYPASS                 ; Untyped                   ;
; C5_MODE                       ; BYPASS                 ; Untyped                   ;
; C6_MODE                       ; BYPASS                 ; Untyped                   ;
; C7_MODE                       ; BYPASS                 ; Untyped                   ;
; C8_MODE                       ; BYPASS                 ; Untyped                   ;
; C9_MODE                       ; BYPASS                 ; Untyped                   ;
; C0_PH                         ; 0                      ; Untyped                   ;
; C1_PH                         ; 0                      ; Untyped                   ;
; C2_PH                         ; 0                      ; Untyped                   ;
; C3_PH                         ; 0                      ; Untyped                   ;
; C4_PH                         ; 0                      ; Untyped                   ;
; C5_PH                         ; 0                      ; Untyped                   ;
; C6_PH                         ; 0                      ; Untyped                   ;
; C7_PH                         ; 0                      ; Untyped                   ;
; C8_PH                         ; 0                      ; Untyped                   ;
; C9_PH                         ; 0                      ; Untyped                   ;
; L0_HIGH                       ; 1                      ; Untyped                   ;
; L1_HIGH                       ; 1                      ; Untyped                   ;
; G0_HIGH                       ; 1                      ; Untyped                   ;
; G1_HIGH                       ; 1                      ; Untyped                   ;
; G2_HIGH                       ; 1                      ; Untyped                   ;
; G3_HIGH                       ; 1                      ; Untyped                   ;
; E0_HIGH                       ; 1                      ; Untyped                   ;
; E1_HIGH                       ; 1                      ; Untyped                   ;
; E2_HIGH                       ; 1                      ; Untyped                   ;
; E3_HIGH                       ; 1                      ; Untyped                   ;
; L0_LOW                        ; 1                      ; Untyped                   ;
; L1_LOW                        ; 1                      ; Untyped                   ;
; G0_LOW                        ; 1                      ; Untyped                   ;
; G1_LOW                        ; 1                      ; Untyped                   ;
; G2_LOW                        ; 1                      ; Untyped                   ;
; G3_LOW                        ; 1                      ; Untyped                   ;
; E0_LOW                        ; 1                      ; Untyped                   ;
; E1_LOW                        ; 1                      ; Untyped                   ;
; E2_LOW                        ; 1                      ; Untyped                   ;
; E3_LOW                        ; 1                      ; Untyped                   ;
; L0_INITIAL                    ; 1                      ; Untyped                   ;
; L1_INITIAL                    ; 1                      ; Untyped                   ;
; G0_INITIAL                    ; 1                      ; Untyped                   ;
; G1_INITIAL                    ; 1                      ; Untyped                   ;
; G2_INITIAL                    ; 1                      ; Untyped                   ;
; G3_INITIAL                    ; 1                      ; Untyped                   ;
; E0_INITIAL                    ; 1                      ; Untyped                   ;
; E1_INITIAL                    ; 1                      ; Untyped                   ;
; E2_INITIAL                    ; 1                      ; Untyped                   ;
; E3_INITIAL                    ; 1                      ; Untyped                   ;
; L0_MODE                       ; BYPASS                 ; Untyped                   ;
; L1_MODE                       ; BYPASS                 ; Untyped                   ;
; G0_MODE                       ; BYPASS                 ; Untyped                   ;
; G1_MODE                       ; BYPASS                 ; Untyped                   ;
; G2_MODE                       ; BYPASS                 ; Untyped                   ;
; G3_MODE                       ; BYPASS                 ; Untyped                   ;
; E0_MODE                       ; BYPASS                 ; Untyped                   ;
; E1_MODE                       ; BYPASS                 ; Untyped                   ;
; E2_MODE                       ; BYPASS                 ; Untyped                   ;
; E3_MODE                       ; BYPASS                 ; Untyped                   ;
; L0_PH                         ; 0                      ; Untyped                   ;
; L1_PH                         ; 0                      ; Untyped                   ;
; G0_PH                         ; 0                      ; Untyped                   ;
; G1_PH                         ; 0                      ; Untyped                   ;
; G2_PH                         ; 0                      ; Untyped                   ;
; G3_PH                         ; 0                      ; Untyped                   ;
; E0_PH                         ; 0                      ; Untyped                   ;
; E1_PH                         ; 0                      ; Untyped                   ;
; E2_PH                         ; 0                      ; Untyped                   ;
; E3_PH                         ; 0                      ; Untyped                   ;
; M_PH                          ; 0                      ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; CLK0_COUNTER                  ; G0                     ; Untyped                   ;
; CLK1_COUNTER                  ; G0                     ; Untyped                   ;
; CLK2_COUNTER                  ; G0                     ; Untyped                   ;
; CLK3_COUNTER                  ; G0                     ; Untyped                   ;
; CLK4_COUNTER                  ; G0                     ; Untyped                   ;
; CLK5_COUNTER                  ; G0                     ; Untyped                   ;
; CLK6_COUNTER                  ; E0                     ; Untyped                   ;
; CLK7_COUNTER                  ; E1                     ; Untyped                   ;
; CLK8_COUNTER                  ; E2                     ; Untyped                   ;
; CLK9_COUNTER                  ; E3                     ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; M_TIME_DELAY                  ; 0                      ; Untyped                   ;
; N_TIME_DELAY                  ; 0                      ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                   ;
; VCO_POST_SCALE                ; 0                      ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                   ;
; CBXI_PARAMETER                ; PLL0_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE            ;
+-------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; PERIOD_BITS    ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; CHANNEL        ; 0     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PERIOD_BITS    ; 4     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; PERIOD_BITS    ; 12    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; PERIOD_BITS    ; 3     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; CHANNEL        ; 1     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PERIOD_BITS    ; 4     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; PERIOD_BITS    ; 12    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; PERIOD_BITS    ; 3     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; PERIOD_BITS    ; 11    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PERIOD_BITS    ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; PERIOD_BITS    ; 12    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_a8g1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vram:vram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_bsg1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wram:wram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_bsg1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Untyped                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_vd41      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0          ;
+------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                     ; Value                                             ; Type           ;
+------------------------------------+---------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                       ; Untyped        ;
; WIDTH_A                            ; 6                                                 ; Untyped        ;
; WIDTHAD_A                          ; 5                                                 ; Untyped        ;
; NUMWORDS_A                         ; 32                                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WIDTH_B                            ; 1                                                 ; Untyped        ;
; WIDTHAD_B                          ; 1                                                 ; Untyped        ;
; NUMWORDS_B                         ; 1                                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; INIT_FILE                          ; db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_gt91                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_ja81      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL0:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                 ;
; Entity Instance                           ; cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; vram:vram_inst|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; wram:wram_inst|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 6                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; slave_ack ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst"                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_address[20..17]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; to_mem               ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_wren             ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_stop[16..0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_stop[20..17]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_address[20..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer" ;
+--------------+-------+----------+---------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                       ;
+--------------+-------+----------+---------------------------------------------------------------+
; reload_in    ; Input ; Info     ; Stuck at GND                                                  ;
; period_in[0] ; Input ; Info     ; Stuck at GND                                                  ;
+--------------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; reload_in ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer" ;
+--------------+-------+----------+----------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                        ;
+--------------+-------+----------+----------------------------------------------------------------+
; reload_in    ; Input ; Info     ; Stuck at GND                                                   ;
; period_in[0] ; Input ; Info     ; Stuck at GND                                                   ;
+--------------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer" ;
+--------------+-------+----------+----------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                        ;
+--------------+-------+----------+----------------------------------------------------------------+
; reload_in    ; Input ; Info     ; Stuck at GND                                                   ;
; period_in[0] ; Input ; Info     ; Stuck at GND                                                   ;
+--------------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk"                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; f_pulse_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen" ;
+-----------+-------+----------+--------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                          ;
+-----------+-------+----------+--------------------------------------------------+
; reload_in ; Input ; Info     ; Stuck at GND                                     ;
; period_in ; Input ; Info     ; Stuck at VCC                                     ;
+-----------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|cpu:cpu_blk" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; nirq_in ; Input ; Info     ; Stuck at VCC                 ;
+---------+-------+----------+------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; mute_in ; Input ; Info     ; Stuck at GND     ;
+---------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 1335                        ;
;     CLR               ; 3                           ;
;     ENA               ; 609                         ;
;     ENA CLR           ; 101                         ;
;     ENA CLR SCLR SLD  ; 5                           ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 152                         ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 121                         ;
;     SCLR              ; 106                         ;
;     SLD               ; 4                           ;
;     plain             ; 184                         ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 3329                        ;
;     arith             ; 428                         ;
;         2 data inputs ; 353                         ;
;         3 data inputs ; 75                          ;
;     normal            ; 2901                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 50                          ;
;         2 data inputs ; 251                         ;
;         3 data inputs ; 702                         ;
;         4 data inputs ; 1888                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 46                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jan 20 17:03:44 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NES_DragonBoard -c NES_DragonBoard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (10274): Verilog HDL macro warning at sdr_parameters.sv(80): overriding existing definition for macro "sg75", which was defined in "sdr_parameters.sv", line 30 File: E:/NES_DragonBoard_V10/sdr_parameters.sv Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file sdr.sv
    Info (12023): Found entity 1: sdr File: E:/NES_DragonBoard_V10/sdr.sv Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file eeprom.sv
    Info (12023): Found entity 1: I2C_EEPROM File: E:/NES_DragonBoard_V10/eeprom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_sp8_i.sv
    Info (12023): Found entity 1: SDRAM_SP8_I File: E:/NES_DragonBoard_V10/SDRAM_SP8_I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: Testbench File: E:/NES_DragonBoard_V10/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ppu_gen2.v
    Info (12023): Found entity 1: PPU_gen2 File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file nes_top.v
    Info (12023): Found entity 1: NES_DragonBoard File: E:/NES_DragonBoard_V10/nes_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sprdma.v
    Info (12023): Found entity 1: sprdma File: E:/NES_DragonBoard_V10/cpu/sprdma.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rp2a03.v
    Info (12023): Found entity 1: rp2a03 File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file cpu/jp.v
    Info (12023): Found entity 1: jp File: E:/NES_DragonBoard_V10/cpu/jp.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: cpu File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_triangle.v
    Info (12023): Found entity 1: apu_triangle File: E:/NES_DragonBoard_V10/cpu/apu/apu_triangle.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_pulse.v
    Info (12023): Found entity 1: apu_pulse File: E:/NES_DragonBoard_V10/cpu/apu/apu_pulse.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_noise.v
    Info (12023): Found entity 1: apu_noise File: E:/NES_DragonBoard_V10/cpu/apu/apu_noise.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_mixer.v
    Info (12023): Found entity 1: apu_mixer File: E:/NES_DragonBoard_V10/cpu/apu/apu_mixer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_length_counter.v
    Info (12023): Found entity 1: apu_length_counter File: E:/NES_DragonBoard_V10/cpu/apu/apu_length_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_frame_counter.v
    Info (12023): Found entity 1: apu_frame_counter File: E:/NES_DragonBoard_V10/cpu/apu/apu_frame_counter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_envelope_generator.v
    Info (12023): Found entity 1: apu_envelope_generator File: E:/NES_DragonBoard_V10/cpu/apu/apu_envelope_generator.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_div.v
    Info (12023): Found entity 1: apu_div File: E:/NES_DragonBoard_V10/cpu/apu/apu_div.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu.v
    Info (12023): Found entity 1: apu File: E:/NES_DragonBoard_V10/cpu/apu/apu.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cart/cart_03.v
    Info (12023): Found entity 1: cart_03 File: E:/NES_DragonBoard_V10/cart/cart_03.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cart/cart_02.v
    Info (12023): Found entity 1: cart_02 File: E:/NES_DragonBoard_V10/cart/cart_02.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cart/cart.v
    Info (12023): Found entity 1: cart File: E:/NES_DragonBoard_V10/cart/cart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vram.v
    Info (12023): Found entity 1: vram File: E:/NES_DragonBoard_V10/vram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file wram.v
    Info (12023): Found entity 1: wram File: E:/NES_DragonBoard_V10/wram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file prg_16_rom.v
    Info (12023): Found entity 1: PRG_16_ROM File: E:/NES_DragonBoard_V10/PRG_16_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file chr_8_rom.v
    Info (12023): Found entity 1: CHR_8_ROM File: E:/NES_DragonBoard_V10/CHR_8_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll0.v
    Info (12023): Found entity 1: PLL0 File: E:/NES_DragonBoard_V10/PLL0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file prg_32_rom.v
    Info (12023): Found entity 1: PRG_32_ROM File: E:/NES_DragonBoard_V10/PRG_32_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file i2c_phy.sv
    Info (12023): Found entity 1: I2C_phy File: E:/NES_DragonBoard_V10/I2C_phy.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chr_ram.v
    Info (12023): Found entity 1: CHR_RAM File: E:/NES_DragonBoard_V10/CHR_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: Testbench_sdram File: E:/NES_DragonBoard_V10/testbench.sv Line: 2
Info (12127): Elaborating entity "NES_DragonBoard" for the top level hierarchy
Info (12128): Elaborating entity "PLL0" for hierarchy "PLL0:PLL_inst" File: E:/NES_DragonBoard_V10/nes_top.v Line: 46
Info (12128): Elaborating entity "altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component" File: E:/NES_DragonBoard_V10/PLL0.v Line: 98
Info (12130): Elaborated megafunction instantiation "PLL0:PLL_inst|altpll:altpll_component" File: E:/NES_DragonBoard_V10/PLL0.v Line: 98
Info (12133): Instantiated megafunction "PLL0:PLL_inst|altpll:altpll_component" with the following parameter: File: E:/NES_DragonBoard_V10/PLL0.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: PLL0_altpll File: E:/NES_DragonBoard_V10/db/pll0_altpll.v Line: 29
Info (12128): Elaborating entity "PLL0_altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "rp2a03" for hierarchy "rp2a03:rp2a03_blk" File: E:/NES_DragonBoard_V10/nes_top.v Line: 87
Info (12128): Elaborating entity "cpu" for hierarchy "rp2a03:rp2a03_blk|cpu:cpu_blk" File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 94
Warning (10270): Verilog HDL Case Statement warning at cpu.v(892): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 892
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1113): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1113
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1385): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1385
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1586): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1586
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1759): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1759
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1888): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1888
Info (10264): Verilog HDL Case Statement information at cpu.v(1888): all case item expressions in this case statement are onehot File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1888
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1862): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1862
Info (12128): Elaborating entity "apu" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk" File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 110
Info (12128): Elaborating entity "apu_div" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen" File: E:/NES_DragonBoard_V10/cpu/apu/apu.v Line: 101
Info (12128): Elaborating entity "apu_frame_counter" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk" File: E:/NES_DragonBoard_V10/cpu/apu/apu.v Line: 118
Info (12128): Elaborating entity "apu_pulse" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk" File: E:/NES_DragonBoard_V10/cpu/apu/apu.v Line: 141
Info (12128): Elaborating entity "apu_envelope_generator" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator" File: E:/NES_DragonBoard_V10/cpu/apu/apu_pulse.v Line: 61
Info (12128): Elaborating entity "apu_div" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider" File: E:/NES_DragonBoard_V10/cpu/apu/apu_envelope_generator.v Line: 73
Info (12128): Elaborating entity "apu_div" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer" File: E:/NES_DragonBoard_V10/cpu/apu/apu_pulse.v Line: 87
Info (12128): Elaborating entity "apu_div" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider" File: E:/NES_DragonBoard_V10/cpu/apu/apu_pulse.v Line: 164
Info (12128): Elaborating entity "apu_length_counter" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_length_counter:length_counter" File: E:/NES_DragonBoard_V10/cpu/apu/apu_pulse.v Line: 218
Info (12128): Elaborating entity "apu_pulse" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk" File: E:/NES_DragonBoard_V10/cpu/apu/apu.v Line: 164
Info (12128): Elaborating entity "apu_triangle" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk" File: E:/NES_DragonBoard_V10/cpu/apu/apu.v Line: 187
Info (12128): Elaborating entity "apu_div" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer" File: E:/NES_DragonBoard_V10/cpu/apu/apu_triangle.v Line: 65
Info (12128): Elaborating entity "apu_noise" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk" File: E:/NES_DragonBoard_V10/cpu/apu/apu.v Line: 210
Info (12128): Elaborating entity "apu_mixer" for hierarchy "rp2a03:rp2a03_blk|apu:apu_blk|apu_mixer:apu_mixer_blk" File: E:/NES_DragonBoard_V10/cpu/apu/apu.v Line: 226
Info (12128): Elaborating entity "jp" for hierarchy "rp2a03:rp2a03_blk|jp:jp_blk" File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 128
Info (12128): Elaborating entity "sprdma" for hierarchy "rp2a03:rp2a03_blk|sprdma:sprdma_blk" File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 150
Info (12128): Elaborating entity "PPU_gen2" for hierarchy "PPU_gen2:ppu_blk" File: E:/NES_DragonBoard_V10/nes_top.v Line: 132
Warning (10230): Verilog HDL assignment warning at PPU_gen2.v(651): truncated value with size 8 to match size of target (2) File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 651
Warning (10027): Verilog HDL or VHDL warning at the PPU_gen2.v(676): index expression is not wide enough to address all of the elements in the array File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 676
Warning (10230): Verilog HDL assignment warning at PPU_gen2.v(750): truncated value with size 9 to match size of target (8) File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 750
Info (12128): Elaborating entity "cart_02" for hierarchy "cart_02:cart_blk" File: E:/NES_DragonBoard_V10/nes_top.v Line: 188
Info (12128): Elaborating entity "SDRAM_SP8_I" for hierarchy "cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst" File: E:/NES_DragonBoard_V10/cart/cart_02.v Line: 132
Info (12128): Elaborating entity "I2C_EEPROM" for hierarchy "cart_02:cart_blk|I2C_EEPROM:EEPROM_inst" File: E:/NES_DragonBoard_V10/cart/cart_02.v Line: 142
Info (12128): Elaborating entity "I2C_phy" for hierarchy "cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst" File: E:/NES_DragonBoard_V10/eeprom.sv Line: 25
Info (12128): Elaborating entity "CHR_RAM" for hierarchy "cart_02:cart_blk|CHR_RAM:CHR_inst" File: E:/NES_DragonBoard_V10/cart/cart_02.v Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component" File: E:/NES_DragonBoard_V10/CHR_RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component" File: E:/NES_DragonBoard_V10/CHR_RAM.v Line: 85
Info (12133): Instantiated megafunction "cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/NES_DragonBoard_V10/CHR_RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a8g1.tdf
    Info (12023): Found entity 1: altsyncram_a8g1 File: E:/NES_DragonBoard_V10/db/altsyncram_a8g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a8g1" for hierarchy "cart_02:cart_blk|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vram" for hierarchy "vram:vram_inst" File: E:/NES_DragonBoard_V10/nes_top.v Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "vram:vram_inst|altsyncram:altsyncram_component" File: E:/NES_DragonBoard_V10/vram.v Line: 88
Info (12130): Elaborated megafunction instantiation "vram:vram_inst|altsyncram:altsyncram_component" File: E:/NES_DragonBoard_V10/vram.v Line: 88
Info (12133): Instantiated megafunction "vram:vram_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/NES_DragonBoard_V10/vram.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bsg1.tdf
    Info (12023): Found entity 1: altsyncram_bsg1 File: E:/NES_DragonBoard_V10/db/altsyncram_bsg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bsg1" for hierarchy "vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "wram" for hierarchy "wram:wram_inst" File: E:/NES_DragonBoard_V10/nes_top.v Line: 219
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/NES_DragonBoard_V10/db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276021): Created node "PPU_gen2:ppu_blk|palette_ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 1048
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276004): RAM logic "rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_length_counter:length_counter|Ram0" is uninferred due to inappropriate RAM size File: E:/NES_DragonBoard_V10/cpu/apu/apu_length_counter.v Line: 66
    Info (276004): RAM logic "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_length_counter:length_counter|Ram0" is uninferred due to inappropriate RAM size File: E:/NES_DragonBoard_V10/cpu/apu/apu_length_counter.v Line: 66
    Info (276004): RAM logic "rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_length_counter:length_counter|Ram0" is uninferred due to inappropriate RAM size File: E:/NES_DragonBoard_V10/cpu/apu/apu_length_counter.v Line: 66
    Info (276004): RAM logic "PPU_gen2:ppu_blk|Ram0" is uninferred due to inappropriate RAM size File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 1198
    Info (276004): RAM logic "rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_length_counter:length_counter|Ram0" is uninferred due to inappropriate RAM size File: E:/NES_DragonBoard_V10/cpu/apu/apu_length_counter.v Line: 66
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU_gen2:ppu_blk|m_OAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU_gen2:ppu_blk|palette_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU_gen2:ppu_blk|m_sec_OAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0"
Info (12133): Instantiated megafunction "PPU_gen2:ppu_blk|altsyncram:m_OAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vd41.tdf
    Info (12023): Found entity 1: altsyncram_vd41 File: E:/NES_DragonBoard_V10/db/altsyncram_vd41.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0"
Info (12133): Instantiated megafunction "PPU_gen2:ppu_blk|altsyncram:palette_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gt91.tdf
    Info (12023): Found entity 1: altsyncram_gt91 File: E:/NES_DragonBoard_V10/db/altsyncram_gt91.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0"
Info (12133): Instantiated megafunction "PPU_gen2:ppu_blk|altsyncram:m_sec_OAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ja81.tdf
    Info (12023): Found entity 1: altsyncram_ja81 File: E:/NES_DragonBoard_V10/db/altsyncram_ja81.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 74
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: E:/NES_DragonBoard_V10/nes_top.v Line: 23
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: E:/NES_DragonBoard_V10/nes_top.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/NES_DragonBoard_V10/output_files/NES_DragonBoard.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3732 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 3631 logic cells
    Info (21064): Implemented 46 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 701 megabytes
    Info: Processing ended: Thu Jan 20 17:04:26 2022
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/NES_DragonBoard_V10/output_files/NES_DragonBoard.map.smsg.


