
imt1st.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a82  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  00002a82  00002b16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000a  00800078  00800078  00002b2e  2**0
                  ALLOC
  3 .stab         00002784  00000000  00000000  00002b30  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001139  00000000  00000000  000052b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000063ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000652d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000669d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000082e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000091d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009f80  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a0e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a36d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ab3b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 2a 0a 	jmp	0x1454	; 0x1454 <__vector_1>
       8:	0c 94 57 0a 	jmp	0x14ae	; 0x14ae <__vector_2>
       c:	0c 94 84 0a 	jmp	0x1508	; 0x1508 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 ec 11 	jmp	0x23d8	; 0x23d8 <__vector_10>
      2c:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e8       	ldi	r30, 0x82	; 130
      68:	fa e2       	ldi	r31, 0x2A	; 42
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 38       	cpi	r26, 0x82	; 130
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 84 14 	call	0x2908	; 0x2908 <main>
      8a:	0c 94 3f 15 	jmp	0x2a7e	; 0x2a7e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 08 15 	jmp	0x2a10	; 0x2a10 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 24 15 	jmp	0x2a48	; 0x2a48 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 14 15 	jmp	0x2a28	; 0x2a28 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 30 15 	jmp	0x2a60	; 0x2a60 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 14 15 	jmp	0x2a28	; 0x2a28 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 30 15 	jmp	0x2a60	; 0x2a60 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 08 15 	jmp	0x2a10	; 0x2a10 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 24 15 	jmp	0x2a48	; 0x2a48 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 14 15 	jmp	0x2a28	; 0x2a28 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 30 15 	jmp	0x2a60	; 0x2a60 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 14 15 	jmp	0x2a28	; 0x2a28 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 30 15 	jmp	0x2a60	; 0x2a60 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 14 15 	jmp	0x2a28	; 0x2a28 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 30 15 	jmp	0x2a60	; 0x2a60 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 18 15 	jmp	0x2a30	; 0x2a30 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 34 15 	jmp	0x2a68	; 0x2a68 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <ADC_Init>:
#include "BIT_MATH.h"
#include "ADC_register.h"
#include "ADC_interface.h"


void ADC_Init(void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	//AREF
	CLR_BIT(ADMUX,REFS1);
     b4e:	a7 e2       	ldi	r26, 0x27	; 39
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e7 e2       	ldi	r30, 0x27	; 39
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	8f 77       	andi	r24, 0x7F	; 127
     b5a:	8c 93       	st	X, r24
	SET_BIT(ADMUX,REFS0);
     b5c:	a7 e2       	ldi	r26, 0x27	; 39
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e7 e2       	ldi	r30, 0x27	; 39
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	80 64       	ori	r24, 0x40	; 64
     b68:	8c 93       	st	X, r24
	//Right adjustment
	CLR_BIT(ADMUX,ADLAR);
     b6a:	a7 e2       	ldi	r26, 0x27	; 39
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e7 e2       	ldi	r30, 0x27	; 39
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	8f 7d       	andi	r24, 0xDF	; 223
     b76:	8c 93       	st	X, r24
	//Prescaler
	SET_BIT(ADCSRA,ADPS0);
     b78:	a6 e2       	ldi	r26, 0x26	; 38
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e6 e2       	ldi	r30, 0x26	; 38
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	81 60       	ori	r24, 0x01	; 1
     b84:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADPS1);
     b86:	a6 e2       	ldi	r26, 0x26	; 38
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e6 e2       	ldi	r30, 0x26	; 38
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	82 60       	ori	r24, 0x02	; 2
     b92:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADPS2);
     b94:	a6 e2       	ldi	r26, 0x26	; 38
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	e6 e2       	ldi	r30, 0x26	; 38
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	84 60       	ori	r24, 0x04	; 4
     ba0:	8c 93       	st	X, r24
	//Enable
	SET_BIT(ADCSRA,ADEN);
     ba2:	a6 e2       	ldi	r26, 0x26	; 38
     ba4:	b0 e0       	ldi	r27, 0x00	; 0
     ba6:	e6 e2       	ldi	r30, 0x26	; 38
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	80 81       	ld	r24, Z
     bac:	80 68       	ori	r24, 0x80	; 128
     bae:	8c 93       	st	X, r24
}
     bb0:	cf 91       	pop	r28
     bb2:	df 91       	pop	r29
     bb4:	08 95       	ret

00000bb6 <ADC_Read>:


u16 ADC_Read(u8 Channel){
     bb6:	df 93       	push	r29
     bb8:	cf 93       	push	r28
     bba:	0f 92       	push	r0
     bbc:	cd b7       	in	r28, 0x3d	; 61
     bbe:	de b7       	in	r29, 0x3e	; 62
     bc0:	89 83       	std	Y+1, r24	; 0x01
	ADMUX=((ADMUX&0b11100000)|(Channel));
     bc2:	a7 e2       	ldi	r26, 0x27	; 39
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	e7 e2       	ldi	r30, 0x27	; 39
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	80 81       	ld	r24, Z
     bcc:	98 2f       	mov	r25, r24
     bce:	90 7e       	andi	r25, 0xE0	; 224
     bd0:	89 81       	ldd	r24, Y+1	; 0x01
     bd2:	89 2b       	or	r24, r25
     bd4:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADSC);
     bd6:	a6 e2       	ldi	r26, 0x26	; 38
     bd8:	b0 e0       	ldi	r27, 0x00	; 0
     bda:	e6 e2       	ldi	r30, 0x26	; 38
     bdc:	f0 e0       	ldi	r31, 0x00	; 0
     bde:	80 81       	ld	r24, Z
     be0:	80 64       	ori	r24, 0x40	; 64
     be2:	8c 93       	st	X, r24
	while(GET_BIT(ADCSRA,ADIF)==0);
     be4:	e6 e2       	ldi	r30, 0x26	; 38
     be6:	f0 e0       	ldi	r31, 0x00	; 0
     be8:	80 81       	ld	r24, Z
     bea:	82 95       	swap	r24
     bec:	8f 70       	andi	r24, 0x0F	; 15
     bee:	88 2f       	mov	r24, r24
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	81 70       	andi	r24, 0x01	; 1
     bf4:	90 70       	andi	r25, 0x00	; 0
     bf6:	00 97       	sbiw	r24, 0x00	; 0
     bf8:	a9 f3       	breq	.-22     	; 0xbe4 <ADC_Read+0x2e>
		SET_BIT(ADCSRA,ADIF);
     bfa:	a6 e2       	ldi	r26, 0x26	; 38
     bfc:	b0 e0       	ldi	r27, 0x00	; 0
     bfe:	e6 e2       	ldi	r30, 0x26	; 38
     c00:	f0 e0       	ldi	r31, 0x00	; 0
     c02:	80 81       	ld	r24, Z
     c04:	80 61       	ori	r24, 0x10	; 16
     c06:	8c 93       	st	X, r24
		return ADC_Reg;
     c08:	e4 e2       	ldi	r30, 0x24	; 36
     c0a:	f0 e0       	ldi	r31, 0x00	; 0
     c0c:	80 81       	ld	r24, Z
     c0e:	91 81       	ldd	r25, Z+1	; 0x01
}
     c10:	0f 90       	pop	r0
     c12:	cf 91       	pop	r28
     c14:	df 91       	pop	r29
     c16:	08 95       	ret

00000c18 <DIO_SetPortDirection>:
#include "BIT_MATH.h"

#include "DIO_register.h"
#include "DIO_interface.h"

void DIO_SetPortDirection(u8 u8PortIdCopy,u8 u8PortDirCopy){
     c18:	df 93       	push	r29
     c1a:	cf 93       	push	r28
     c1c:	00 d0       	rcall	.+0      	; 0xc1e <DIO_SetPortDirection+0x6>
     c1e:	00 d0       	rcall	.+0      	; 0xc20 <DIO_SetPortDirection+0x8>
     c20:	cd b7       	in	r28, 0x3d	; 61
     c22:	de b7       	in	r29, 0x3e	; 62
     c24:	89 83       	std	Y+1, r24	; 0x01
     c26:	6a 83       	std	Y+2, r22	; 0x02
	switch(u8PortIdCopy){
     c28:	89 81       	ldd	r24, Y+1	; 0x01
     c2a:	28 2f       	mov	r18, r24
     c2c:	30 e0       	ldi	r19, 0x00	; 0
     c2e:	3c 83       	std	Y+4, r19	; 0x04
     c30:	2b 83       	std	Y+3, r18	; 0x03
     c32:	8b 81       	ldd	r24, Y+3	; 0x03
     c34:	9c 81       	ldd	r25, Y+4	; 0x04
     c36:	81 30       	cpi	r24, 0x01	; 1
     c38:	91 05       	cpc	r25, r1
     c3a:	d1 f0       	breq	.+52     	; 0xc70 <DIO_SetPortDirection+0x58>
     c3c:	2b 81       	ldd	r18, Y+3	; 0x03
     c3e:	3c 81       	ldd	r19, Y+4	; 0x04
     c40:	22 30       	cpi	r18, 0x02	; 2
     c42:	31 05       	cpc	r19, r1
     c44:	2c f4       	brge	.+10     	; 0xc50 <DIO_SetPortDirection+0x38>
     c46:	8b 81       	ldd	r24, Y+3	; 0x03
     c48:	9c 81       	ldd	r25, Y+4	; 0x04
     c4a:	00 97       	sbiw	r24, 0x00	; 0
     c4c:	61 f0       	breq	.+24     	; 0xc66 <DIO_SetPortDirection+0x4e>
     c4e:	1e c0       	rjmp	.+60     	; 0xc8c <DIO_SetPortDirection+0x74>
     c50:	2b 81       	ldd	r18, Y+3	; 0x03
     c52:	3c 81       	ldd	r19, Y+4	; 0x04
     c54:	22 30       	cpi	r18, 0x02	; 2
     c56:	31 05       	cpc	r19, r1
     c58:	81 f0       	breq	.+32     	; 0xc7a <DIO_SetPortDirection+0x62>
     c5a:	8b 81       	ldd	r24, Y+3	; 0x03
     c5c:	9c 81       	ldd	r25, Y+4	; 0x04
     c5e:	83 30       	cpi	r24, 0x03	; 3
     c60:	91 05       	cpc	r25, r1
     c62:	81 f0       	breq	.+32     	; 0xc84 <DIO_SetPortDirection+0x6c>
     c64:	13 c0       	rjmp	.+38     	; 0xc8c <DIO_SetPortDirection+0x74>
	case PORT_A :
		DDRA_Register=u8PortDirCopy;
     c66:	ea e3       	ldi	r30, 0x3A	; 58
     c68:	f0 e0       	ldi	r31, 0x00	; 0
     c6a:	8a 81       	ldd	r24, Y+2	; 0x02
     c6c:	80 83       	st	Z, r24
     c6e:	0e c0       	rjmp	.+28     	; 0xc8c <DIO_SetPortDirection+0x74>
		break;
	case PORT_B :
		DDRB_Register=u8PortDirCopy;
     c70:	e7 e3       	ldi	r30, 0x37	; 55
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	8a 81       	ldd	r24, Y+2	; 0x02
     c76:	80 83       	st	Z, r24
     c78:	09 c0       	rjmp	.+18     	; 0xc8c <DIO_SetPortDirection+0x74>
		break;
	case PORT_C :
		DDRC_Register=u8PortDirCopy;
     c7a:	e4 e3       	ldi	r30, 0x34	; 52
     c7c:	f0 e0       	ldi	r31, 0x00	; 0
     c7e:	8a 81       	ldd	r24, Y+2	; 0x02
     c80:	80 83       	st	Z, r24
     c82:	04 c0       	rjmp	.+8      	; 0xc8c <DIO_SetPortDirection+0x74>
		break;
	case PORT_D :
		DDRD_Register=u8PortDirCopy;
     c84:	e1 e3       	ldi	r30, 0x31	; 49
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	8a 81       	ldd	r24, Y+2	; 0x02
     c8a:	80 83       	st	Z, r24
		break;
	default:
		break;
	}

}
     c8c:	0f 90       	pop	r0
     c8e:	0f 90       	pop	r0
     c90:	0f 90       	pop	r0
     c92:	0f 90       	pop	r0
     c94:	cf 91       	pop	r28
     c96:	df 91       	pop	r29
     c98:	08 95       	ret

00000c9a <DIO_SetPortValue>:

void DIO_SetPortValue(u8 u8PortIdCopy,u8 u8PortValCopy){
     c9a:	df 93       	push	r29
     c9c:	cf 93       	push	r28
     c9e:	00 d0       	rcall	.+0      	; 0xca0 <DIO_SetPortValue+0x6>
     ca0:	00 d0       	rcall	.+0      	; 0xca2 <DIO_SetPortValue+0x8>
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
     ca6:	89 83       	std	Y+1, r24	; 0x01
     ca8:	6a 83       	std	Y+2, r22	; 0x02
	switch(u8PortIdCopy){
     caa:	89 81       	ldd	r24, Y+1	; 0x01
     cac:	28 2f       	mov	r18, r24
     cae:	30 e0       	ldi	r19, 0x00	; 0
     cb0:	3c 83       	std	Y+4, r19	; 0x04
     cb2:	2b 83       	std	Y+3, r18	; 0x03
     cb4:	8b 81       	ldd	r24, Y+3	; 0x03
     cb6:	9c 81       	ldd	r25, Y+4	; 0x04
     cb8:	81 30       	cpi	r24, 0x01	; 1
     cba:	91 05       	cpc	r25, r1
     cbc:	d1 f0       	breq	.+52     	; 0xcf2 <DIO_SetPortValue+0x58>
     cbe:	2b 81       	ldd	r18, Y+3	; 0x03
     cc0:	3c 81       	ldd	r19, Y+4	; 0x04
     cc2:	22 30       	cpi	r18, 0x02	; 2
     cc4:	31 05       	cpc	r19, r1
     cc6:	2c f4       	brge	.+10     	; 0xcd2 <DIO_SetPortValue+0x38>
     cc8:	8b 81       	ldd	r24, Y+3	; 0x03
     cca:	9c 81       	ldd	r25, Y+4	; 0x04
     ccc:	00 97       	sbiw	r24, 0x00	; 0
     cce:	61 f0       	breq	.+24     	; 0xce8 <DIO_SetPortValue+0x4e>
     cd0:	1e c0       	rjmp	.+60     	; 0xd0e <DIO_SetPortValue+0x74>
     cd2:	2b 81       	ldd	r18, Y+3	; 0x03
     cd4:	3c 81       	ldd	r19, Y+4	; 0x04
     cd6:	22 30       	cpi	r18, 0x02	; 2
     cd8:	31 05       	cpc	r19, r1
     cda:	81 f0       	breq	.+32     	; 0xcfc <DIO_SetPortValue+0x62>
     cdc:	8b 81       	ldd	r24, Y+3	; 0x03
     cde:	9c 81       	ldd	r25, Y+4	; 0x04
     ce0:	83 30       	cpi	r24, 0x03	; 3
     ce2:	91 05       	cpc	r25, r1
     ce4:	81 f0       	breq	.+32     	; 0xd06 <DIO_SetPortValue+0x6c>
     ce6:	13 c0       	rjmp	.+38     	; 0xd0e <DIO_SetPortValue+0x74>
	case PORT_A :
		PORTA_Register=u8PortValCopy;
     ce8:	eb e3       	ldi	r30, 0x3B	; 59
     cea:	f0 e0       	ldi	r31, 0x00	; 0
     cec:	8a 81       	ldd	r24, Y+2	; 0x02
     cee:	80 83       	st	Z, r24
     cf0:	0e c0       	rjmp	.+28     	; 0xd0e <DIO_SetPortValue+0x74>
		break;
	case PORT_B :
		PORTB_Register=u8PortValCopy;
     cf2:	e8 e3       	ldi	r30, 0x38	; 56
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	8a 81       	ldd	r24, Y+2	; 0x02
     cf8:	80 83       	st	Z, r24
     cfa:	09 c0       	rjmp	.+18     	; 0xd0e <DIO_SetPortValue+0x74>
		break;
	case PORT_C :
		PORTC_Register=u8PortValCopy;
     cfc:	e5 e3       	ldi	r30, 0x35	; 53
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	8a 81       	ldd	r24, Y+2	; 0x02
     d02:	80 83       	st	Z, r24
     d04:	04 c0       	rjmp	.+8      	; 0xd0e <DIO_SetPortValue+0x74>
		break;
	case PORT_D :
		PORTD_Register=u8PortValCopy;
     d06:	e2 e3       	ldi	r30, 0x32	; 50
     d08:	f0 e0       	ldi	r31, 0x00	; 0
     d0a:	8a 81       	ldd	r24, Y+2	; 0x02
     d0c:	80 83       	st	Z, r24
		break;
	default :
		break;
	}

}
     d0e:	0f 90       	pop	r0
     d10:	0f 90       	pop	r0
     d12:	0f 90       	pop	r0
     d14:	0f 90       	pop	r0
     d16:	cf 91       	pop	r28
     d18:	df 91       	pop	r29
     d1a:	08 95       	ret

00000d1c <DIO_TogglePortValue>:


void DIO_TogglePortValue(u8 u8PortIdCopy){
     d1c:	df 93       	push	r29
     d1e:	cf 93       	push	r28
     d20:	00 d0       	rcall	.+0      	; 0xd22 <DIO_TogglePortValue+0x6>
     d22:	0f 92       	push	r0
     d24:	cd b7       	in	r28, 0x3d	; 61
     d26:	de b7       	in	r29, 0x3e	; 62
     d28:	89 83       	std	Y+1, r24	; 0x01
	switch(u8PortIdCopy){
     d2a:	89 81       	ldd	r24, Y+1	; 0x01
     d2c:	28 2f       	mov	r18, r24
     d2e:	30 e0       	ldi	r19, 0x00	; 0
     d30:	3b 83       	std	Y+3, r19	; 0x03
     d32:	2a 83       	std	Y+2, r18	; 0x02
     d34:	8a 81       	ldd	r24, Y+2	; 0x02
     d36:	9b 81       	ldd	r25, Y+3	; 0x03
     d38:	81 30       	cpi	r24, 0x01	; 1
     d3a:	91 05       	cpc	r25, r1
     d3c:	e9 f0       	breq	.+58     	; 0xd78 <DIO_TogglePortValue+0x5c>
     d3e:	2a 81       	ldd	r18, Y+2	; 0x02
     d40:	3b 81       	ldd	r19, Y+3	; 0x03
     d42:	22 30       	cpi	r18, 0x02	; 2
     d44:	31 05       	cpc	r19, r1
     d46:	2c f4       	brge	.+10     	; 0xd52 <DIO_TogglePortValue+0x36>
     d48:	8a 81       	ldd	r24, Y+2	; 0x02
     d4a:	9b 81       	ldd	r25, Y+3	; 0x03
     d4c:	00 97       	sbiw	r24, 0x00	; 0
     d4e:	61 f0       	breq	.+24     	; 0xd68 <DIO_TogglePortValue+0x4c>
     d50:	2a c0       	rjmp	.+84     	; 0xda6 <DIO_TogglePortValue+0x8a>
     d52:	2a 81       	ldd	r18, Y+2	; 0x02
     d54:	3b 81       	ldd	r19, Y+3	; 0x03
     d56:	22 30       	cpi	r18, 0x02	; 2
     d58:	31 05       	cpc	r19, r1
     d5a:	b1 f0       	breq	.+44     	; 0xd88 <DIO_TogglePortValue+0x6c>
     d5c:	8a 81       	ldd	r24, Y+2	; 0x02
     d5e:	9b 81       	ldd	r25, Y+3	; 0x03
     d60:	83 30       	cpi	r24, 0x03	; 3
     d62:	91 05       	cpc	r25, r1
     d64:	c9 f0       	breq	.+50     	; 0xd98 <DIO_TogglePortValue+0x7c>
     d66:	1f c0       	rjmp	.+62     	; 0xda6 <DIO_TogglePortValue+0x8a>
	case PORT_A:
		PORTA_Register = ~ PORTA_Register;
     d68:	ab e3       	ldi	r26, 0x3B	; 59
     d6a:	b0 e0       	ldi	r27, 0x00	; 0
     d6c:	eb e3       	ldi	r30, 0x3B	; 59
     d6e:	f0 e0       	ldi	r31, 0x00	; 0
     d70:	80 81       	ld	r24, Z
     d72:	80 95       	com	r24
     d74:	8c 93       	st	X, r24
     d76:	17 c0       	rjmp	.+46     	; 0xda6 <DIO_TogglePortValue+0x8a>
		break;
	case PORT_B:
		PORTB_Register = ~ PORTB_Register;
     d78:	a8 e3       	ldi	r26, 0x38	; 56
     d7a:	b0 e0       	ldi	r27, 0x00	; 0
     d7c:	e8 e3       	ldi	r30, 0x38	; 56
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	80 95       	com	r24
     d84:	8c 93       	st	X, r24
     d86:	0f c0       	rjmp	.+30     	; 0xda6 <DIO_TogglePortValue+0x8a>
		break;
	case PORT_C:
		PORTC_Register = ~ PORTC_Register;
     d88:	a5 e3       	ldi	r26, 0x35	; 53
     d8a:	b0 e0       	ldi	r27, 0x00	; 0
     d8c:	e5 e3       	ldi	r30, 0x35	; 53
     d8e:	f0 e0       	ldi	r31, 0x00	; 0
     d90:	80 81       	ld	r24, Z
     d92:	80 95       	com	r24
     d94:	8c 93       	st	X, r24
     d96:	07 c0       	rjmp	.+14     	; 0xda6 <DIO_TogglePortValue+0x8a>
		break;
	case PORT_D:
		PORTD_Register = ~ PORTD_Register;
     d98:	a2 e3       	ldi	r26, 0x32	; 50
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	e2 e3       	ldi	r30, 0x32	; 50
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	80 95       	com	r24
     da4:	8c 93       	st	X, r24
	default :
		break;

	}

}
     da6:	0f 90       	pop	r0
     da8:	0f 90       	pop	r0
     daa:	0f 90       	pop	r0
     dac:	cf 91       	pop	r28
     dae:	df 91       	pop	r29
     db0:	08 95       	ret

00000db2 <DIO_GetPortValue>:
u8 DIO_GetPortValue(u8 u8PortIdCopy){
     db2:	df 93       	push	r29
     db4:	cf 93       	push	r28
     db6:	00 d0       	rcall	.+0      	; 0xdb8 <DIO_GetPortValue+0x6>
     db8:	00 d0       	rcall	.+0      	; 0xdba <DIO_GetPortValue+0x8>
     dba:	cd b7       	in	r28, 0x3d	; 61
     dbc:	de b7       	in	r29, 0x3e	; 62
     dbe:	8a 83       	std	Y+2, r24	; 0x02
	u8 u8LocalReturnCopy;
	switch(u8PortIdCopy){
     dc0:	8a 81       	ldd	r24, Y+2	; 0x02
     dc2:	28 2f       	mov	r18, r24
     dc4:	30 e0       	ldi	r19, 0x00	; 0
     dc6:	3c 83       	std	Y+4, r19	; 0x04
     dc8:	2b 83       	std	Y+3, r18	; 0x03
     dca:	8b 81       	ldd	r24, Y+3	; 0x03
     dcc:	9c 81       	ldd	r25, Y+4	; 0x04
     dce:	81 30       	cpi	r24, 0x01	; 1
     dd0:	91 05       	cpc	r25, r1
     dd2:	d1 f0       	breq	.+52     	; 0xe08 <DIO_GetPortValue+0x56>
     dd4:	2b 81       	ldd	r18, Y+3	; 0x03
     dd6:	3c 81       	ldd	r19, Y+4	; 0x04
     dd8:	22 30       	cpi	r18, 0x02	; 2
     dda:	31 05       	cpc	r19, r1
     ddc:	2c f4       	brge	.+10     	; 0xde8 <DIO_GetPortValue+0x36>
     dde:	8b 81       	ldd	r24, Y+3	; 0x03
     de0:	9c 81       	ldd	r25, Y+4	; 0x04
     de2:	00 97       	sbiw	r24, 0x00	; 0
     de4:	61 f0       	breq	.+24     	; 0xdfe <DIO_GetPortValue+0x4c>
     de6:	1e c0       	rjmp	.+60     	; 0xe24 <DIO_GetPortValue+0x72>
     de8:	2b 81       	ldd	r18, Y+3	; 0x03
     dea:	3c 81       	ldd	r19, Y+4	; 0x04
     dec:	22 30       	cpi	r18, 0x02	; 2
     dee:	31 05       	cpc	r19, r1
     df0:	81 f0       	breq	.+32     	; 0xe12 <DIO_GetPortValue+0x60>
     df2:	8b 81       	ldd	r24, Y+3	; 0x03
     df4:	9c 81       	ldd	r25, Y+4	; 0x04
     df6:	83 30       	cpi	r24, 0x03	; 3
     df8:	91 05       	cpc	r25, r1
     dfa:	81 f0       	breq	.+32     	; 0xe1c <DIO_GetPortValue+0x6a>
     dfc:	13 c0       	rjmp	.+38     	; 0xe24 <DIO_GetPortValue+0x72>
	case PORT_A:
		u8LocalReturnCopy = PINA_Register ;
     dfe:	e9 e3       	ldi	r30, 0x39	; 57
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	80 81       	ld	r24, Z
     e04:	89 83       	std	Y+1, r24	; 0x01
     e06:	0e c0       	rjmp	.+28     	; 0xe24 <DIO_GetPortValue+0x72>
		break;
	case PORT_B:
		u8LocalReturnCopy = PINB_Register ;
     e08:	e6 e3       	ldi	r30, 0x36	; 54
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	89 83       	std	Y+1, r24	; 0x01
     e10:	09 c0       	rjmp	.+18     	; 0xe24 <DIO_GetPortValue+0x72>
		break;
	case PORT_C:
		u8LocalReturnCopy = PINC_Register ;
     e12:	e3 e3       	ldi	r30, 0x33	; 51
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	89 83       	std	Y+1, r24	; 0x01
     e1a:	04 c0       	rjmp	.+8      	; 0xe24 <DIO_GetPortValue+0x72>
		break;
	case PORT_D:
		u8LocalReturnCopy = PIND_Register ;
     e1c:	e0 e3       	ldi	r30, 0x30	; 48
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	89 83       	std	Y+1, r24	; 0x01
		break;
	default :
		break;
	}
	return u8LocalReturnCopy;
     e24:	89 81       	ldd	r24, Y+1	; 0x01

}
     e26:	0f 90       	pop	r0
     e28:	0f 90       	pop	r0
     e2a:	0f 90       	pop	r0
     e2c:	0f 90       	pop	r0
     e2e:	cf 91       	pop	r28
     e30:	df 91       	pop	r29
     e32:	08 95       	ret

00000e34 <DIO_SetPinValue>:
/* IO Pins */
void DIO_SetPinValue(u8 u8PortIdCopy,u8 u8PinIdCopy,u8 u8PinValCopy){
     e34:	df 93       	push	r29
     e36:	cf 93       	push	r28
     e38:	00 d0       	rcall	.+0      	; 0xe3a <DIO_SetPinValue+0x6>
     e3a:	00 d0       	rcall	.+0      	; 0xe3c <DIO_SetPinValue+0x8>
     e3c:	0f 92       	push	r0
     e3e:	cd b7       	in	r28, 0x3d	; 61
     e40:	de b7       	in	r29, 0x3e	; 62
     e42:	89 83       	std	Y+1, r24	; 0x01
     e44:	6a 83       	std	Y+2, r22	; 0x02
     e46:	4b 83       	std	Y+3, r20	; 0x03
	switch(u8PortIdCopy){
     e48:	89 81       	ldd	r24, Y+1	; 0x01
     e4a:	28 2f       	mov	r18, r24
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	3d 83       	std	Y+5, r19	; 0x05
     e50:	2c 83       	std	Y+4, r18	; 0x04
     e52:	8c 81       	ldd	r24, Y+4	; 0x04
     e54:	9d 81       	ldd	r25, Y+5	; 0x05
     e56:	81 30       	cpi	r24, 0x01	; 1
     e58:	91 05       	cpc	r25, r1
     e5a:	09 f4       	brne	.+2      	; 0xe5e <DIO_SetPinValue+0x2a>
     e5c:	47 c0       	rjmp	.+142    	; 0xeec <DIO_SetPinValue+0xb8>
     e5e:	2c 81       	ldd	r18, Y+4	; 0x04
     e60:	3d 81       	ldd	r19, Y+5	; 0x05
     e62:	22 30       	cpi	r18, 0x02	; 2
     e64:	31 05       	cpc	r19, r1
     e66:	2c f4       	brge	.+10     	; 0xe72 <DIO_SetPinValue+0x3e>
     e68:	8c 81       	ldd	r24, Y+4	; 0x04
     e6a:	9d 81       	ldd	r25, Y+5	; 0x05
     e6c:	00 97       	sbiw	r24, 0x00	; 0
     e6e:	71 f0       	breq	.+28     	; 0xe8c <DIO_SetPinValue+0x58>
     e70:	cb c0       	rjmp	.+406    	; 0x1008 <DIO_SetPinValue+0x1d4>
     e72:	2c 81       	ldd	r18, Y+4	; 0x04
     e74:	3d 81       	ldd	r19, Y+5	; 0x05
     e76:	22 30       	cpi	r18, 0x02	; 2
     e78:	31 05       	cpc	r19, r1
     e7a:	09 f4       	brne	.+2      	; 0xe7e <DIO_SetPinValue+0x4a>
     e7c:	67 c0       	rjmp	.+206    	; 0xf4c <DIO_SetPinValue+0x118>
     e7e:	8c 81       	ldd	r24, Y+4	; 0x04
     e80:	9d 81       	ldd	r25, Y+5	; 0x05
     e82:	83 30       	cpi	r24, 0x03	; 3
     e84:	91 05       	cpc	r25, r1
     e86:	09 f4       	brne	.+2      	; 0xe8a <DIO_SetPinValue+0x56>
     e88:	91 c0       	rjmp	.+290    	; 0xfac <DIO_SetPinValue+0x178>
     e8a:	be c0       	rjmp	.+380    	; 0x1008 <DIO_SetPinValue+0x1d4>
	case PORT_A:
		if(u8PinValCopy == PIN_LOW){
     e8c:	8b 81       	ldd	r24, Y+3	; 0x03
     e8e:	88 23       	and	r24, r24
     e90:	a9 f4       	brne	.+42     	; 0xebc <DIO_SetPinValue+0x88>
			CLR_BIT(PORTA_Register,u8PinIdCopy);
     e92:	ab e3       	ldi	r26, 0x3B	; 59
     e94:	b0 e0       	ldi	r27, 0x00	; 0
     e96:	eb e3       	ldi	r30, 0x3B	; 59
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	48 2f       	mov	r20, r24
     e9e:	8a 81       	ldd	r24, Y+2	; 0x02
     ea0:	28 2f       	mov	r18, r24
     ea2:	30 e0       	ldi	r19, 0x00	; 0
     ea4:	81 e0       	ldi	r24, 0x01	; 1
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	02 2e       	mov	r0, r18
     eaa:	02 c0       	rjmp	.+4      	; 0xeb0 <DIO_SetPinValue+0x7c>
     eac:	88 0f       	add	r24, r24
     eae:	99 1f       	adc	r25, r25
     eb0:	0a 94       	dec	r0
     eb2:	e2 f7       	brpl	.-8      	; 0xeac <DIO_SetPinValue+0x78>
     eb4:	80 95       	com	r24
     eb6:	84 23       	and	r24, r20
     eb8:	8c 93       	st	X, r24
     eba:	a6 c0       	rjmp	.+332    	; 0x1008 <DIO_SetPinValue+0x1d4>
		}
		else if (u8PinValCopy == PIN_HIGH){
     ebc:	8b 81       	ldd	r24, Y+3	; 0x03
     ebe:	81 30       	cpi	r24, 0x01	; 1
     ec0:	09 f0       	breq	.+2      	; 0xec4 <DIO_SetPinValue+0x90>
     ec2:	a2 c0       	rjmp	.+324    	; 0x1008 <DIO_SetPinValue+0x1d4>
			SET_BIT(PORTA_Register,u8PinIdCopy);
     ec4:	ab e3       	ldi	r26, 0x3B	; 59
     ec6:	b0 e0       	ldi	r27, 0x00	; 0
     ec8:	eb e3       	ldi	r30, 0x3B	; 59
     eca:	f0 e0       	ldi	r31, 0x00	; 0
     ecc:	80 81       	ld	r24, Z
     ece:	48 2f       	mov	r20, r24
     ed0:	8a 81       	ldd	r24, Y+2	; 0x02
     ed2:	28 2f       	mov	r18, r24
     ed4:	30 e0       	ldi	r19, 0x00	; 0
     ed6:	81 e0       	ldi	r24, 0x01	; 1
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	02 2e       	mov	r0, r18
     edc:	02 c0       	rjmp	.+4      	; 0xee2 <DIO_SetPinValue+0xae>
     ede:	88 0f       	add	r24, r24
     ee0:	99 1f       	adc	r25, r25
     ee2:	0a 94       	dec	r0
     ee4:	e2 f7       	brpl	.-8      	; 0xede <DIO_SetPinValue+0xaa>
     ee6:	84 2b       	or	r24, r20
     ee8:	8c 93       	st	X, r24
     eea:	8e c0       	rjmp	.+284    	; 0x1008 <DIO_SetPinValue+0x1d4>
		}
		else {
		}
		break;
	case PORT_B:
		if(u8PinValCopy == PIN_LOW){
     eec:	8b 81       	ldd	r24, Y+3	; 0x03
     eee:	88 23       	and	r24, r24
     ef0:	a9 f4       	brne	.+42     	; 0xf1c <DIO_SetPinValue+0xe8>
			CLR_BIT(PORTB_Register,u8PinIdCopy);
     ef2:	a8 e3       	ldi	r26, 0x38	; 56
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e8 e3       	ldi	r30, 0x38	; 56
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	48 2f       	mov	r20, r24
     efe:	8a 81       	ldd	r24, Y+2	; 0x02
     f00:	28 2f       	mov	r18, r24
     f02:	30 e0       	ldi	r19, 0x00	; 0
     f04:	81 e0       	ldi	r24, 0x01	; 1
     f06:	90 e0       	ldi	r25, 0x00	; 0
     f08:	02 2e       	mov	r0, r18
     f0a:	02 c0       	rjmp	.+4      	; 0xf10 <DIO_SetPinValue+0xdc>
     f0c:	88 0f       	add	r24, r24
     f0e:	99 1f       	adc	r25, r25
     f10:	0a 94       	dec	r0
     f12:	e2 f7       	brpl	.-8      	; 0xf0c <DIO_SetPinValue+0xd8>
     f14:	80 95       	com	r24
     f16:	84 23       	and	r24, r20
     f18:	8c 93       	st	X, r24
     f1a:	76 c0       	rjmp	.+236    	; 0x1008 <DIO_SetPinValue+0x1d4>
		}
		else if (u8PinValCopy == PIN_HIGH){
     f1c:	8b 81       	ldd	r24, Y+3	; 0x03
     f1e:	81 30       	cpi	r24, 0x01	; 1
     f20:	09 f0       	breq	.+2      	; 0xf24 <DIO_SetPinValue+0xf0>
     f22:	72 c0       	rjmp	.+228    	; 0x1008 <DIO_SetPinValue+0x1d4>
			SET_BIT(PORTB_Register,u8PinIdCopy);
     f24:	a8 e3       	ldi	r26, 0x38	; 56
     f26:	b0 e0       	ldi	r27, 0x00	; 0
     f28:	e8 e3       	ldi	r30, 0x38	; 56
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	48 2f       	mov	r20, r24
     f30:	8a 81       	ldd	r24, Y+2	; 0x02
     f32:	28 2f       	mov	r18, r24
     f34:	30 e0       	ldi	r19, 0x00	; 0
     f36:	81 e0       	ldi	r24, 0x01	; 1
     f38:	90 e0       	ldi	r25, 0x00	; 0
     f3a:	02 2e       	mov	r0, r18
     f3c:	02 c0       	rjmp	.+4      	; 0xf42 <DIO_SetPinValue+0x10e>
     f3e:	88 0f       	add	r24, r24
     f40:	99 1f       	adc	r25, r25
     f42:	0a 94       	dec	r0
     f44:	e2 f7       	brpl	.-8      	; 0xf3e <DIO_SetPinValue+0x10a>
     f46:	84 2b       	or	r24, r20
     f48:	8c 93       	st	X, r24
     f4a:	5e c0       	rjmp	.+188    	; 0x1008 <DIO_SetPinValue+0x1d4>
		}
		else {
		}
		break;
	case PORT_C:
		if(u8PinValCopy == PIN_LOW){
     f4c:	8b 81       	ldd	r24, Y+3	; 0x03
     f4e:	88 23       	and	r24, r24
     f50:	a9 f4       	brne	.+42     	; 0xf7c <DIO_SetPinValue+0x148>
			CLR_BIT(PORTC_Register,u8PinIdCopy);
     f52:	a5 e3       	ldi	r26, 0x35	; 53
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	e5 e3       	ldi	r30, 0x35	; 53
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	48 2f       	mov	r20, r24
     f5e:	8a 81       	ldd	r24, Y+2	; 0x02
     f60:	28 2f       	mov	r18, r24
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	81 e0       	ldi	r24, 0x01	; 1
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	02 2e       	mov	r0, r18
     f6a:	02 c0       	rjmp	.+4      	; 0xf70 <DIO_SetPinValue+0x13c>
     f6c:	88 0f       	add	r24, r24
     f6e:	99 1f       	adc	r25, r25
     f70:	0a 94       	dec	r0
     f72:	e2 f7       	brpl	.-8      	; 0xf6c <DIO_SetPinValue+0x138>
     f74:	80 95       	com	r24
     f76:	84 23       	and	r24, r20
     f78:	8c 93       	st	X, r24
     f7a:	46 c0       	rjmp	.+140    	; 0x1008 <DIO_SetPinValue+0x1d4>
		}
		else if (u8PinValCopy == PIN_HIGH){
     f7c:	8b 81       	ldd	r24, Y+3	; 0x03
     f7e:	81 30       	cpi	r24, 0x01	; 1
     f80:	09 f0       	breq	.+2      	; 0xf84 <DIO_SetPinValue+0x150>
     f82:	42 c0       	rjmp	.+132    	; 0x1008 <DIO_SetPinValue+0x1d4>
			SET_BIT(PORTC_Register,u8PinIdCopy);
     f84:	a5 e3       	ldi	r26, 0x35	; 53
     f86:	b0 e0       	ldi	r27, 0x00	; 0
     f88:	e5 e3       	ldi	r30, 0x35	; 53
     f8a:	f0 e0       	ldi	r31, 0x00	; 0
     f8c:	80 81       	ld	r24, Z
     f8e:	48 2f       	mov	r20, r24
     f90:	8a 81       	ldd	r24, Y+2	; 0x02
     f92:	28 2f       	mov	r18, r24
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	81 e0       	ldi	r24, 0x01	; 1
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	02 2e       	mov	r0, r18
     f9c:	02 c0       	rjmp	.+4      	; 0xfa2 <DIO_SetPinValue+0x16e>
     f9e:	88 0f       	add	r24, r24
     fa0:	99 1f       	adc	r25, r25
     fa2:	0a 94       	dec	r0
     fa4:	e2 f7       	brpl	.-8      	; 0xf9e <DIO_SetPinValue+0x16a>
     fa6:	84 2b       	or	r24, r20
     fa8:	8c 93       	st	X, r24
     faa:	2e c0       	rjmp	.+92     	; 0x1008 <DIO_SetPinValue+0x1d4>
		else {

		}
		break;
	case PORT_D:
		if(u8PinValCopy == PIN_LOW){
     fac:	8b 81       	ldd	r24, Y+3	; 0x03
     fae:	88 23       	and	r24, r24
     fb0:	a9 f4       	brne	.+42     	; 0xfdc <DIO_SetPinValue+0x1a8>
			CLR_BIT(PORTD_Register,u8PinIdCopy);
     fb2:	a2 e3       	ldi	r26, 0x32	; 50
     fb4:	b0 e0       	ldi	r27, 0x00	; 0
     fb6:	e2 e3       	ldi	r30, 0x32	; 50
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	80 81       	ld	r24, Z
     fbc:	48 2f       	mov	r20, r24
     fbe:	8a 81       	ldd	r24, Y+2	; 0x02
     fc0:	28 2f       	mov	r18, r24
     fc2:	30 e0       	ldi	r19, 0x00	; 0
     fc4:	81 e0       	ldi	r24, 0x01	; 1
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	02 2e       	mov	r0, r18
     fca:	02 c0       	rjmp	.+4      	; 0xfd0 <DIO_SetPinValue+0x19c>
     fcc:	88 0f       	add	r24, r24
     fce:	99 1f       	adc	r25, r25
     fd0:	0a 94       	dec	r0
     fd2:	e2 f7       	brpl	.-8      	; 0xfcc <DIO_SetPinValue+0x198>
     fd4:	80 95       	com	r24
     fd6:	84 23       	and	r24, r20
     fd8:	8c 93       	st	X, r24
     fda:	16 c0       	rjmp	.+44     	; 0x1008 <DIO_SetPinValue+0x1d4>
		}
		else if (u8PinValCopy == PIN_HIGH){
     fdc:	8b 81       	ldd	r24, Y+3	; 0x03
     fde:	81 30       	cpi	r24, 0x01	; 1
     fe0:	99 f4       	brne	.+38     	; 0x1008 <DIO_SetPinValue+0x1d4>
			SET_BIT(PORTD_Register,u8PinIdCopy);
     fe2:	a2 e3       	ldi	r26, 0x32	; 50
     fe4:	b0 e0       	ldi	r27, 0x00	; 0
     fe6:	e2 e3       	ldi	r30, 0x32	; 50
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	48 2f       	mov	r20, r24
     fee:	8a 81       	ldd	r24, Y+2	; 0x02
     ff0:	28 2f       	mov	r18, r24
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	90 e0       	ldi	r25, 0x00	; 0
     ff8:	02 2e       	mov	r0, r18
     ffa:	02 c0       	rjmp	.+4      	; 0x1000 <DIO_SetPinValue+0x1cc>
     ffc:	88 0f       	add	r24, r24
     ffe:	99 1f       	adc	r25, r25
    1000:	0a 94       	dec	r0
    1002:	e2 f7       	brpl	.-8      	; 0xffc <DIO_SetPinValue+0x1c8>
    1004:	84 2b       	or	r24, r20
    1006:	8c 93       	st	X, r24
		}
		break;
	default :
		break;
	}
}
    1008:	0f 90       	pop	r0
    100a:	0f 90       	pop	r0
    100c:	0f 90       	pop	r0
    100e:	0f 90       	pop	r0
    1010:	0f 90       	pop	r0
    1012:	cf 91       	pop	r28
    1014:	df 91       	pop	r29
    1016:	08 95       	ret

00001018 <DIO_GetPinValue>:
u8 DIO_GetPinValue(u8 u8PortIdCopy,u8 u8PinIdCopy){
    1018:	df 93       	push	r29
    101a:	cf 93       	push	r28
    101c:	00 d0       	rcall	.+0      	; 0x101e <DIO_GetPinValue+0x6>
    101e:	00 d0       	rcall	.+0      	; 0x1020 <DIO_GetPinValue+0x8>
    1020:	0f 92       	push	r0
    1022:	cd b7       	in	r28, 0x3d	; 61
    1024:	de b7       	in	r29, 0x3e	; 62
    1026:	8a 83       	std	Y+2, r24	; 0x02
    1028:	6b 83       	std	Y+3, r22	; 0x03
	u8 u8LocalReturnCopy;
	switch(u8PortIdCopy){
    102a:	8a 81       	ldd	r24, Y+2	; 0x02
    102c:	28 2f       	mov	r18, r24
    102e:	30 e0       	ldi	r19, 0x00	; 0
    1030:	3d 83       	std	Y+5, r19	; 0x05
    1032:	2c 83       	std	Y+4, r18	; 0x04
    1034:	4c 81       	ldd	r20, Y+4	; 0x04
    1036:	5d 81       	ldd	r21, Y+5	; 0x05
    1038:	41 30       	cpi	r20, 0x01	; 1
    103a:	51 05       	cpc	r21, r1
    103c:	41 f1       	breq	.+80     	; 0x108e <DIO_GetPinValue+0x76>
    103e:	8c 81       	ldd	r24, Y+4	; 0x04
    1040:	9d 81       	ldd	r25, Y+5	; 0x05
    1042:	82 30       	cpi	r24, 0x02	; 2
    1044:	91 05       	cpc	r25, r1
    1046:	34 f4       	brge	.+12     	; 0x1054 <DIO_GetPinValue+0x3c>
    1048:	2c 81       	ldd	r18, Y+4	; 0x04
    104a:	3d 81       	ldd	r19, Y+5	; 0x05
    104c:	21 15       	cp	r18, r1
    104e:	31 05       	cpc	r19, r1
    1050:	61 f0       	breq	.+24     	; 0x106a <DIO_GetPinValue+0x52>
    1052:	52 c0       	rjmp	.+164    	; 0x10f8 <DIO_GetPinValue+0xe0>
    1054:	4c 81       	ldd	r20, Y+4	; 0x04
    1056:	5d 81       	ldd	r21, Y+5	; 0x05
    1058:	42 30       	cpi	r20, 0x02	; 2
    105a:	51 05       	cpc	r21, r1
    105c:	51 f1       	breq	.+84     	; 0x10b2 <DIO_GetPinValue+0x9a>
    105e:	8c 81       	ldd	r24, Y+4	; 0x04
    1060:	9d 81       	ldd	r25, Y+5	; 0x05
    1062:	83 30       	cpi	r24, 0x03	; 3
    1064:	91 05       	cpc	r25, r1
    1066:	b9 f1       	breq	.+110    	; 0x10d6 <DIO_GetPinValue+0xbe>
    1068:	47 c0       	rjmp	.+142    	; 0x10f8 <DIO_GetPinValue+0xe0>
	case PORT_A:
		u8LocalReturnCopy = GET_BIT(PINA_Register,u8PinIdCopy) ;
    106a:	e9 e3       	ldi	r30, 0x39	; 57
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	28 2f       	mov	r18, r24
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	8b 81       	ldd	r24, Y+3	; 0x03
    1076:	88 2f       	mov	r24, r24
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	a9 01       	movw	r20, r18
    107c:	02 c0       	rjmp	.+4      	; 0x1082 <DIO_GetPinValue+0x6a>
    107e:	55 95       	asr	r21
    1080:	47 95       	ror	r20
    1082:	8a 95       	dec	r24
    1084:	e2 f7       	brpl	.-8      	; 0x107e <DIO_GetPinValue+0x66>
    1086:	ca 01       	movw	r24, r20
    1088:	81 70       	andi	r24, 0x01	; 1
    108a:	89 83       	std	Y+1, r24	; 0x01
    108c:	35 c0       	rjmp	.+106    	; 0x10f8 <DIO_GetPinValue+0xe0>
		break;
	case PORT_B:
		u8LocalReturnCopy = GET_BIT(PINB_Register,u8PinIdCopy) ;
    108e:	e6 e3       	ldi	r30, 0x36	; 54
    1090:	f0 e0       	ldi	r31, 0x00	; 0
    1092:	80 81       	ld	r24, Z
    1094:	28 2f       	mov	r18, r24
    1096:	30 e0       	ldi	r19, 0x00	; 0
    1098:	8b 81       	ldd	r24, Y+3	; 0x03
    109a:	88 2f       	mov	r24, r24
    109c:	90 e0       	ldi	r25, 0x00	; 0
    109e:	a9 01       	movw	r20, r18
    10a0:	02 c0       	rjmp	.+4      	; 0x10a6 <DIO_GetPinValue+0x8e>
    10a2:	55 95       	asr	r21
    10a4:	47 95       	ror	r20
    10a6:	8a 95       	dec	r24
    10a8:	e2 f7       	brpl	.-8      	; 0x10a2 <DIO_GetPinValue+0x8a>
    10aa:	ca 01       	movw	r24, r20
    10ac:	81 70       	andi	r24, 0x01	; 1
    10ae:	89 83       	std	Y+1, r24	; 0x01
    10b0:	23 c0       	rjmp	.+70     	; 0x10f8 <DIO_GetPinValue+0xe0>
		break;
	case PORT_C:
		u8LocalReturnCopy = GET_BIT(PINC_Register,u8PinIdCopy) ;
    10b2:	e3 e3       	ldi	r30, 0x33	; 51
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	80 81       	ld	r24, Z
    10b8:	28 2f       	mov	r18, r24
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	8b 81       	ldd	r24, Y+3	; 0x03
    10be:	88 2f       	mov	r24, r24
    10c0:	90 e0       	ldi	r25, 0x00	; 0
    10c2:	a9 01       	movw	r20, r18
    10c4:	02 c0       	rjmp	.+4      	; 0x10ca <DIO_GetPinValue+0xb2>
    10c6:	55 95       	asr	r21
    10c8:	47 95       	ror	r20
    10ca:	8a 95       	dec	r24
    10cc:	e2 f7       	brpl	.-8      	; 0x10c6 <DIO_GetPinValue+0xae>
    10ce:	ca 01       	movw	r24, r20
    10d0:	81 70       	andi	r24, 0x01	; 1
    10d2:	89 83       	std	Y+1, r24	; 0x01
    10d4:	11 c0       	rjmp	.+34     	; 0x10f8 <DIO_GetPinValue+0xe0>
		break;
	case PORT_D:
		u8LocalReturnCopy = GET_BIT(PIND_Register,u8PinIdCopy) ;
    10d6:	e0 e3       	ldi	r30, 0x30	; 48
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	28 2f       	mov	r18, r24
    10de:	30 e0       	ldi	r19, 0x00	; 0
    10e0:	8b 81       	ldd	r24, Y+3	; 0x03
    10e2:	88 2f       	mov	r24, r24
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	a9 01       	movw	r20, r18
    10e8:	02 c0       	rjmp	.+4      	; 0x10ee <DIO_GetPinValue+0xd6>
    10ea:	55 95       	asr	r21
    10ec:	47 95       	ror	r20
    10ee:	8a 95       	dec	r24
    10f0:	e2 f7       	brpl	.-8      	; 0x10ea <DIO_GetPinValue+0xd2>
    10f2:	ca 01       	movw	r24, r20
    10f4:	81 70       	andi	r24, 0x01	; 1
    10f6:	89 83       	std	Y+1, r24	; 0x01
		break;
	default :
		break;
	}
	return u8LocalReturnCopy;
    10f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    10fa:	0f 90       	pop	r0
    10fc:	0f 90       	pop	r0
    10fe:	0f 90       	pop	r0
    1100:	0f 90       	pop	r0
    1102:	0f 90       	pop	r0
    1104:	cf 91       	pop	r28
    1106:	df 91       	pop	r29
    1108:	08 95       	ret

0000110a <DIO_SetPinDirection>:
void DIO_SetPinDirection(u8 u8PortIdCopy,u8 u8PinIdCopy,u8 u8PinDirCopy){
    110a:	df 93       	push	r29
    110c:	cf 93       	push	r28
    110e:	00 d0       	rcall	.+0      	; 0x1110 <DIO_SetPinDirection+0x6>
    1110:	00 d0       	rcall	.+0      	; 0x1112 <DIO_SetPinDirection+0x8>
    1112:	0f 92       	push	r0
    1114:	cd b7       	in	r28, 0x3d	; 61
    1116:	de b7       	in	r29, 0x3e	; 62
    1118:	89 83       	std	Y+1, r24	; 0x01
    111a:	6a 83       	std	Y+2, r22	; 0x02
    111c:	4b 83       	std	Y+3, r20	; 0x03
	switch(u8PortIdCopy){
    111e:	89 81       	ldd	r24, Y+1	; 0x01
    1120:	28 2f       	mov	r18, r24
    1122:	30 e0       	ldi	r19, 0x00	; 0
    1124:	3d 83       	std	Y+5, r19	; 0x05
    1126:	2c 83       	std	Y+4, r18	; 0x04
    1128:	8c 81       	ldd	r24, Y+4	; 0x04
    112a:	9d 81       	ldd	r25, Y+5	; 0x05
    112c:	81 30       	cpi	r24, 0x01	; 1
    112e:	91 05       	cpc	r25, r1
    1130:	09 f4       	brne	.+2      	; 0x1134 <DIO_SetPinDirection+0x2a>
    1132:	47 c0       	rjmp	.+142    	; 0x11c2 <DIO_SetPinDirection+0xb8>
    1134:	2c 81       	ldd	r18, Y+4	; 0x04
    1136:	3d 81       	ldd	r19, Y+5	; 0x05
    1138:	22 30       	cpi	r18, 0x02	; 2
    113a:	31 05       	cpc	r19, r1
    113c:	2c f4       	brge	.+10     	; 0x1148 <DIO_SetPinDirection+0x3e>
    113e:	8c 81       	ldd	r24, Y+4	; 0x04
    1140:	9d 81       	ldd	r25, Y+5	; 0x05
    1142:	00 97       	sbiw	r24, 0x00	; 0
    1144:	71 f0       	breq	.+28     	; 0x1162 <DIO_SetPinDirection+0x58>
    1146:	cb c0       	rjmp	.+406    	; 0x12de <DIO_SetPinDirection+0x1d4>
    1148:	2c 81       	ldd	r18, Y+4	; 0x04
    114a:	3d 81       	ldd	r19, Y+5	; 0x05
    114c:	22 30       	cpi	r18, 0x02	; 2
    114e:	31 05       	cpc	r19, r1
    1150:	09 f4       	brne	.+2      	; 0x1154 <DIO_SetPinDirection+0x4a>
    1152:	67 c0       	rjmp	.+206    	; 0x1222 <DIO_SetPinDirection+0x118>
    1154:	8c 81       	ldd	r24, Y+4	; 0x04
    1156:	9d 81       	ldd	r25, Y+5	; 0x05
    1158:	83 30       	cpi	r24, 0x03	; 3
    115a:	91 05       	cpc	r25, r1
    115c:	09 f4       	brne	.+2      	; 0x1160 <DIO_SetPinDirection+0x56>
    115e:	91 c0       	rjmp	.+290    	; 0x1282 <DIO_SetPinDirection+0x178>
    1160:	be c0       	rjmp	.+380    	; 0x12de <DIO_SetPinDirection+0x1d4>
	case PORT_A:
		if(u8PinDirCopy == PIN_INPUT){
    1162:	8b 81       	ldd	r24, Y+3	; 0x03
    1164:	88 23       	and	r24, r24
    1166:	a9 f4       	brne	.+42     	; 0x1192 <DIO_SetPinDirection+0x88>
			CLR_BIT(DDRA_Register,u8PinIdCopy);
    1168:	aa e3       	ldi	r26, 0x3A	; 58
    116a:	b0 e0       	ldi	r27, 0x00	; 0
    116c:	ea e3       	ldi	r30, 0x3A	; 58
    116e:	f0 e0       	ldi	r31, 0x00	; 0
    1170:	80 81       	ld	r24, Z
    1172:	48 2f       	mov	r20, r24
    1174:	8a 81       	ldd	r24, Y+2	; 0x02
    1176:	28 2f       	mov	r18, r24
    1178:	30 e0       	ldi	r19, 0x00	; 0
    117a:	81 e0       	ldi	r24, 0x01	; 1
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	02 2e       	mov	r0, r18
    1180:	02 c0       	rjmp	.+4      	; 0x1186 <DIO_SetPinDirection+0x7c>
    1182:	88 0f       	add	r24, r24
    1184:	99 1f       	adc	r25, r25
    1186:	0a 94       	dec	r0
    1188:	e2 f7       	brpl	.-8      	; 0x1182 <DIO_SetPinDirection+0x78>
    118a:	80 95       	com	r24
    118c:	84 23       	and	r24, r20
    118e:	8c 93       	st	X, r24
    1190:	a6 c0       	rjmp	.+332    	; 0x12de <DIO_SetPinDirection+0x1d4>
		}
		else if (u8PinDirCopy == PIN_OUTPUT){
    1192:	8b 81       	ldd	r24, Y+3	; 0x03
    1194:	81 30       	cpi	r24, 0x01	; 1
    1196:	09 f0       	breq	.+2      	; 0x119a <DIO_SetPinDirection+0x90>
    1198:	a2 c0       	rjmp	.+324    	; 0x12de <DIO_SetPinDirection+0x1d4>
			SET_BIT(DDRA_Register,u8PinIdCopy);
    119a:	aa e3       	ldi	r26, 0x3A	; 58
    119c:	b0 e0       	ldi	r27, 0x00	; 0
    119e:	ea e3       	ldi	r30, 0x3A	; 58
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	80 81       	ld	r24, Z
    11a4:	48 2f       	mov	r20, r24
    11a6:	8a 81       	ldd	r24, Y+2	; 0x02
    11a8:	28 2f       	mov	r18, r24
    11aa:	30 e0       	ldi	r19, 0x00	; 0
    11ac:	81 e0       	ldi	r24, 0x01	; 1
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	02 2e       	mov	r0, r18
    11b2:	02 c0       	rjmp	.+4      	; 0x11b8 <DIO_SetPinDirection+0xae>
    11b4:	88 0f       	add	r24, r24
    11b6:	99 1f       	adc	r25, r25
    11b8:	0a 94       	dec	r0
    11ba:	e2 f7       	brpl	.-8      	; 0x11b4 <DIO_SetPinDirection+0xaa>
    11bc:	84 2b       	or	r24, r20
    11be:	8c 93       	st	X, r24
    11c0:	8e c0       	rjmp	.+284    	; 0x12de <DIO_SetPinDirection+0x1d4>
		}
		else {
		}
		break;
	case PORT_B:
		if(u8PinDirCopy == PIN_INPUT){
    11c2:	8b 81       	ldd	r24, Y+3	; 0x03
    11c4:	88 23       	and	r24, r24
    11c6:	a9 f4       	brne	.+42     	; 0x11f2 <DIO_SetPinDirection+0xe8>
			CLR_BIT(DDRB_Register,u8PinIdCopy);
    11c8:	a7 e3       	ldi	r26, 0x37	; 55
    11ca:	b0 e0       	ldi	r27, 0x00	; 0
    11cc:	e7 e3       	ldi	r30, 0x37	; 55
    11ce:	f0 e0       	ldi	r31, 0x00	; 0
    11d0:	80 81       	ld	r24, Z
    11d2:	48 2f       	mov	r20, r24
    11d4:	8a 81       	ldd	r24, Y+2	; 0x02
    11d6:	28 2f       	mov	r18, r24
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	81 e0       	ldi	r24, 0x01	; 1
    11dc:	90 e0       	ldi	r25, 0x00	; 0
    11de:	02 2e       	mov	r0, r18
    11e0:	02 c0       	rjmp	.+4      	; 0x11e6 <DIO_SetPinDirection+0xdc>
    11e2:	88 0f       	add	r24, r24
    11e4:	99 1f       	adc	r25, r25
    11e6:	0a 94       	dec	r0
    11e8:	e2 f7       	brpl	.-8      	; 0x11e2 <DIO_SetPinDirection+0xd8>
    11ea:	80 95       	com	r24
    11ec:	84 23       	and	r24, r20
    11ee:	8c 93       	st	X, r24
    11f0:	76 c0       	rjmp	.+236    	; 0x12de <DIO_SetPinDirection+0x1d4>
		}
		else if (u8PinDirCopy == PIN_OUTPUT){
    11f2:	8b 81       	ldd	r24, Y+3	; 0x03
    11f4:	81 30       	cpi	r24, 0x01	; 1
    11f6:	09 f0       	breq	.+2      	; 0x11fa <DIO_SetPinDirection+0xf0>
    11f8:	72 c0       	rjmp	.+228    	; 0x12de <DIO_SetPinDirection+0x1d4>
			SET_BIT(DDRB_Register,u8PinIdCopy);
    11fa:	a7 e3       	ldi	r26, 0x37	; 55
    11fc:	b0 e0       	ldi	r27, 0x00	; 0
    11fe:	e7 e3       	ldi	r30, 0x37	; 55
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	80 81       	ld	r24, Z
    1204:	48 2f       	mov	r20, r24
    1206:	8a 81       	ldd	r24, Y+2	; 0x02
    1208:	28 2f       	mov	r18, r24
    120a:	30 e0       	ldi	r19, 0x00	; 0
    120c:	81 e0       	ldi	r24, 0x01	; 1
    120e:	90 e0       	ldi	r25, 0x00	; 0
    1210:	02 2e       	mov	r0, r18
    1212:	02 c0       	rjmp	.+4      	; 0x1218 <DIO_SetPinDirection+0x10e>
    1214:	88 0f       	add	r24, r24
    1216:	99 1f       	adc	r25, r25
    1218:	0a 94       	dec	r0
    121a:	e2 f7       	brpl	.-8      	; 0x1214 <DIO_SetPinDirection+0x10a>
    121c:	84 2b       	or	r24, r20
    121e:	8c 93       	st	X, r24
    1220:	5e c0       	rjmp	.+188    	; 0x12de <DIO_SetPinDirection+0x1d4>
		}
		else {
		}
		break;
	case PORT_C:
		if(u8PinDirCopy == PIN_INPUT){
    1222:	8b 81       	ldd	r24, Y+3	; 0x03
    1224:	88 23       	and	r24, r24
    1226:	a9 f4       	brne	.+42     	; 0x1252 <DIO_SetPinDirection+0x148>
			CLR_BIT(DDRC_Register,u8PinIdCopy);
    1228:	a4 e3       	ldi	r26, 0x34	; 52
    122a:	b0 e0       	ldi	r27, 0x00	; 0
    122c:	e4 e3       	ldi	r30, 0x34	; 52
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	48 2f       	mov	r20, r24
    1234:	8a 81       	ldd	r24, Y+2	; 0x02
    1236:	28 2f       	mov	r18, r24
    1238:	30 e0       	ldi	r19, 0x00	; 0
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	02 2e       	mov	r0, r18
    1240:	02 c0       	rjmp	.+4      	; 0x1246 <DIO_SetPinDirection+0x13c>
    1242:	88 0f       	add	r24, r24
    1244:	99 1f       	adc	r25, r25
    1246:	0a 94       	dec	r0
    1248:	e2 f7       	brpl	.-8      	; 0x1242 <DIO_SetPinDirection+0x138>
    124a:	80 95       	com	r24
    124c:	84 23       	and	r24, r20
    124e:	8c 93       	st	X, r24
    1250:	46 c0       	rjmp	.+140    	; 0x12de <DIO_SetPinDirection+0x1d4>
		}
		else if (u8PinDirCopy == PIN_OUTPUT){
    1252:	8b 81       	ldd	r24, Y+3	; 0x03
    1254:	81 30       	cpi	r24, 0x01	; 1
    1256:	09 f0       	breq	.+2      	; 0x125a <DIO_SetPinDirection+0x150>
    1258:	42 c0       	rjmp	.+132    	; 0x12de <DIO_SetPinDirection+0x1d4>
			SET_BIT(DDRC_Register,u8PinIdCopy);
    125a:	a4 e3       	ldi	r26, 0x34	; 52
    125c:	b0 e0       	ldi	r27, 0x00	; 0
    125e:	e4 e3       	ldi	r30, 0x34	; 52
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	80 81       	ld	r24, Z
    1264:	48 2f       	mov	r20, r24
    1266:	8a 81       	ldd	r24, Y+2	; 0x02
    1268:	28 2f       	mov	r18, r24
    126a:	30 e0       	ldi	r19, 0x00	; 0
    126c:	81 e0       	ldi	r24, 0x01	; 1
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	02 2e       	mov	r0, r18
    1272:	02 c0       	rjmp	.+4      	; 0x1278 <DIO_SetPinDirection+0x16e>
    1274:	88 0f       	add	r24, r24
    1276:	99 1f       	adc	r25, r25
    1278:	0a 94       	dec	r0
    127a:	e2 f7       	brpl	.-8      	; 0x1274 <DIO_SetPinDirection+0x16a>
    127c:	84 2b       	or	r24, r20
    127e:	8c 93       	st	X, r24
    1280:	2e c0       	rjmp	.+92     	; 0x12de <DIO_SetPinDirection+0x1d4>
		}
		else {
		}
		break;
	case PORT_D:
		if(u8PinDirCopy == PIN_INPUT){
    1282:	8b 81       	ldd	r24, Y+3	; 0x03
    1284:	88 23       	and	r24, r24
    1286:	a9 f4       	brne	.+42     	; 0x12b2 <DIO_SetPinDirection+0x1a8>
			CLR_BIT(DDRD_Register,u8PinIdCopy);
    1288:	a1 e3       	ldi	r26, 0x31	; 49
    128a:	b0 e0       	ldi	r27, 0x00	; 0
    128c:	e1 e3       	ldi	r30, 0x31	; 49
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	48 2f       	mov	r20, r24
    1294:	8a 81       	ldd	r24, Y+2	; 0x02
    1296:	28 2f       	mov	r18, r24
    1298:	30 e0       	ldi	r19, 0x00	; 0
    129a:	81 e0       	ldi	r24, 0x01	; 1
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	02 2e       	mov	r0, r18
    12a0:	02 c0       	rjmp	.+4      	; 0x12a6 <DIO_SetPinDirection+0x19c>
    12a2:	88 0f       	add	r24, r24
    12a4:	99 1f       	adc	r25, r25
    12a6:	0a 94       	dec	r0
    12a8:	e2 f7       	brpl	.-8      	; 0x12a2 <DIO_SetPinDirection+0x198>
    12aa:	80 95       	com	r24
    12ac:	84 23       	and	r24, r20
    12ae:	8c 93       	st	X, r24
    12b0:	16 c0       	rjmp	.+44     	; 0x12de <DIO_SetPinDirection+0x1d4>
		}
		else if (u8PinDirCopy == PIN_OUTPUT){
    12b2:	8b 81       	ldd	r24, Y+3	; 0x03
    12b4:	81 30       	cpi	r24, 0x01	; 1
    12b6:	99 f4       	brne	.+38     	; 0x12de <DIO_SetPinDirection+0x1d4>
			SET_BIT(DDRD_Register,u8PinIdCopy);
    12b8:	a1 e3       	ldi	r26, 0x31	; 49
    12ba:	b0 e0       	ldi	r27, 0x00	; 0
    12bc:	e1 e3       	ldi	r30, 0x31	; 49
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	80 81       	ld	r24, Z
    12c2:	48 2f       	mov	r20, r24
    12c4:	8a 81       	ldd	r24, Y+2	; 0x02
    12c6:	28 2f       	mov	r18, r24
    12c8:	30 e0       	ldi	r19, 0x00	; 0
    12ca:	81 e0       	ldi	r24, 0x01	; 1
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	02 2e       	mov	r0, r18
    12d0:	02 c0       	rjmp	.+4      	; 0x12d6 <DIO_SetPinDirection+0x1cc>
    12d2:	88 0f       	add	r24, r24
    12d4:	99 1f       	adc	r25, r25
    12d6:	0a 94       	dec	r0
    12d8:	e2 f7       	brpl	.-8      	; 0x12d2 <DIO_SetPinDirection+0x1c8>
    12da:	84 2b       	or	r24, r20
    12dc:	8c 93       	st	X, r24
		}
		break;
	default :
		break;
	}
}
    12de:	0f 90       	pop	r0
    12e0:	0f 90       	pop	r0
    12e2:	0f 90       	pop	r0
    12e4:	0f 90       	pop	r0
    12e6:	0f 90       	pop	r0
    12e8:	cf 91       	pop	r28
    12ea:	df 91       	pop	r29
    12ec:	08 95       	ret

000012ee <DIO_TogglePinValue>:
void DIO_TogglePinValue(u8 u8PortIdCopy,u8 u8PinIdCopy){
    12ee:	df 93       	push	r29
    12f0:	cf 93       	push	r28
    12f2:	00 d0       	rcall	.+0      	; 0x12f4 <DIO_TogglePinValue+0x6>
    12f4:	00 d0       	rcall	.+0      	; 0x12f6 <DIO_TogglePinValue+0x8>
    12f6:	cd b7       	in	r28, 0x3d	; 61
    12f8:	de b7       	in	r29, 0x3e	; 62
    12fa:	89 83       	std	Y+1, r24	; 0x01
    12fc:	6a 83       	std	Y+2, r22	; 0x02
	switch(u8PortIdCopy){
    12fe:	89 81       	ldd	r24, Y+1	; 0x01
    1300:	28 2f       	mov	r18, r24
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	3c 83       	std	Y+4, r19	; 0x04
    1306:	2b 83       	std	Y+3, r18	; 0x03
    1308:	8b 81       	ldd	r24, Y+3	; 0x03
    130a:	9c 81       	ldd	r25, Y+4	; 0x04
    130c:	81 30       	cpi	r24, 0x01	; 1
    130e:	91 05       	cpc	r25, r1
    1310:	49 f1       	breq	.+82     	; 0x1364 <DIO_TogglePinValue+0x76>
    1312:	2b 81       	ldd	r18, Y+3	; 0x03
    1314:	3c 81       	ldd	r19, Y+4	; 0x04
    1316:	22 30       	cpi	r18, 0x02	; 2
    1318:	31 05       	cpc	r19, r1
    131a:	2c f4       	brge	.+10     	; 0x1326 <DIO_TogglePinValue+0x38>
    131c:	8b 81       	ldd	r24, Y+3	; 0x03
    131e:	9c 81       	ldd	r25, Y+4	; 0x04
    1320:	00 97       	sbiw	r24, 0x00	; 0
    1322:	61 f0       	breq	.+24     	; 0x133c <DIO_TogglePinValue+0x4e>
    1324:	5a c0       	rjmp	.+180    	; 0x13da <DIO_TogglePinValue+0xec>
    1326:	2b 81       	ldd	r18, Y+3	; 0x03
    1328:	3c 81       	ldd	r19, Y+4	; 0x04
    132a:	22 30       	cpi	r18, 0x02	; 2
    132c:	31 05       	cpc	r19, r1
    132e:	71 f1       	breq	.+92     	; 0x138c <DIO_TogglePinValue+0x9e>
    1330:	8b 81       	ldd	r24, Y+3	; 0x03
    1332:	9c 81       	ldd	r25, Y+4	; 0x04
    1334:	83 30       	cpi	r24, 0x03	; 3
    1336:	91 05       	cpc	r25, r1
    1338:	e9 f1       	breq	.+122    	; 0x13b4 <DIO_TogglePinValue+0xc6>
    133a:	4f c0       	rjmp	.+158    	; 0x13da <DIO_TogglePinValue+0xec>
		case PORT_A:
			TOG_BIT(PORTA_Register,u8PinIdCopy);
    133c:	ab e3       	ldi	r26, 0x3B	; 59
    133e:	b0 e0       	ldi	r27, 0x00	; 0
    1340:	eb e3       	ldi	r30, 0x3B	; 59
    1342:	f0 e0       	ldi	r31, 0x00	; 0
    1344:	80 81       	ld	r24, Z
    1346:	48 2f       	mov	r20, r24
    1348:	8a 81       	ldd	r24, Y+2	; 0x02
    134a:	28 2f       	mov	r18, r24
    134c:	30 e0       	ldi	r19, 0x00	; 0
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	02 2e       	mov	r0, r18
    1354:	02 c0       	rjmp	.+4      	; 0x135a <DIO_TogglePinValue+0x6c>
    1356:	88 0f       	add	r24, r24
    1358:	99 1f       	adc	r25, r25
    135a:	0a 94       	dec	r0
    135c:	e2 f7       	brpl	.-8      	; 0x1356 <DIO_TogglePinValue+0x68>
    135e:	84 27       	eor	r24, r20
    1360:	8c 93       	st	X, r24
    1362:	3b c0       	rjmp	.+118    	; 0x13da <DIO_TogglePinValue+0xec>
			break;
		case PORT_B:
			TOG_BIT(PORTB_Register,u8PinIdCopy);
    1364:	a8 e3       	ldi	r26, 0x38	; 56
    1366:	b0 e0       	ldi	r27, 0x00	; 0
    1368:	e8 e3       	ldi	r30, 0x38	; 56
    136a:	f0 e0       	ldi	r31, 0x00	; 0
    136c:	80 81       	ld	r24, Z
    136e:	48 2f       	mov	r20, r24
    1370:	8a 81       	ldd	r24, Y+2	; 0x02
    1372:	28 2f       	mov	r18, r24
    1374:	30 e0       	ldi	r19, 0x00	; 0
    1376:	81 e0       	ldi	r24, 0x01	; 1
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	02 2e       	mov	r0, r18
    137c:	02 c0       	rjmp	.+4      	; 0x1382 <DIO_TogglePinValue+0x94>
    137e:	88 0f       	add	r24, r24
    1380:	99 1f       	adc	r25, r25
    1382:	0a 94       	dec	r0
    1384:	e2 f7       	brpl	.-8      	; 0x137e <DIO_TogglePinValue+0x90>
    1386:	84 27       	eor	r24, r20
    1388:	8c 93       	st	X, r24
    138a:	27 c0       	rjmp	.+78     	; 0x13da <DIO_TogglePinValue+0xec>
			break;
		case PORT_C:
			TOG_BIT(PORTC_Register,u8PinIdCopy);
    138c:	a5 e3       	ldi	r26, 0x35	; 53
    138e:	b0 e0       	ldi	r27, 0x00	; 0
    1390:	e5 e3       	ldi	r30, 0x35	; 53
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	48 2f       	mov	r20, r24
    1398:	8a 81       	ldd	r24, Y+2	; 0x02
    139a:	28 2f       	mov	r18, r24
    139c:	30 e0       	ldi	r19, 0x00	; 0
    139e:	81 e0       	ldi	r24, 0x01	; 1
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	02 2e       	mov	r0, r18
    13a4:	02 c0       	rjmp	.+4      	; 0x13aa <DIO_TogglePinValue+0xbc>
    13a6:	88 0f       	add	r24, r24
    13a8:	99 1f       	adc	r25, r25
    13aa:	0a 94       	dec	r0
    13ac:	e2 f7       	brpl	.-8      	; 0x13a6 <DIO_TogglePinValue+0xb8>
    13ae:	84 27       	eor	r24, r20
    13b0:	8c 93       	st	X, r24
    13b2:	13 c0       	rjmp	.+38     	; 0x13da <DIO_TogglePinValue+0xec>
			break;
		case PORT_D:
			TOG_BIT(PORTD_Register,u8PinIdCopy);
    13b4:	a2 e3       	ldi	r26, 0x32	; 50
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e2 e3       	ldi	r30, 0x32	; 50
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	48 2f       	mov	r20, r24
    13c0:	8a 81       	ldd	r24, Y+2	; 0x02
    13c2:	28 2f       	mov	r18, r24
    13c4:	30 e0       	ldi	r19, 0x00	; 0
    13c6:	81 e0       	ldi	r24, 0x01	; 1
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	02 2e       	mov	r0, r18
    13cc:	02 c0       	rjmp	.+4      	; 0x13d2 <DIO_TogglePinValue+0xe4>
    13ce:	88 0f       	add	r24, r24
    13d0:	99 1f       	adc	r25, r25
    13d2:	0a 94       	dec	r0
    13d4:	e2 f7       	brpl	.-8      	; 0x13ce <DIO_TogglePinValue+0xe0>
    13d6:	84 27       	eor	r24, r20
    13d8:	8c 93       	st	X, r24
			break;
		default :
			break;
	}

}
    13da:	0f 90       	pop	r0
    13dc:	0f 90       	pop	r0
    13de:	0f 90       	pop	r0
    13e0:	0f 90       	pop	r0
    13e2:	cf 91       	pop	r28
    13e4:	df 91       	pop	r29
    13e6:	08 95       	ret

000013e8 <EXT0_VID_SET_CALL_BACK>:
void (*EXTI0_CALLBACK_PTR)(void)=0;
void (*EXTI1_CALLBACK_PTR)(void)=0;
void (*EXTI2_CALLBACK_PTR)(void)=0;


void EXT0_VID_SET_CALL_BACK(void (*PTR)(void)){
    13e8:	df 93       	push	r29
    13ea:	cf 93       	push	r28
    13ec:	00 d0       	rcall	.+0      	; 0x13ee <EXT0_VID_SET_CALL_BACK+0x6>
    13ee:	cd b7       	in	r28, 0x3d	; 61
    13f0:	de b7       	in	r29, 0x3e	; 62
    13f2:	9a 83       	std	Y+2, r25	; 0x02
    13f4:	89 83       	std	Y+1, r24	; 0x01
	EXTI0_CALLBACK_PTR=PTR;
    13f6:	89 81       	ldd	r24, Y+1	; 0x01
    13f8:	9a 81       	ldd	r25, Y+2	; 0x02
    13fa:	90 93 79 00 	sts	0x0079, r25
    13fe:	80 93 78 00 	sts	0x0078, r24
}
    1402:	0f 90       	pop	r0
    1404:	0f 90       	pop	r0
    1406:	cf 91       	pop	r28
    1408:	df 91       	pop	r29
    140a:	08 95       	ret

0000140c <EXT1_VID_SET_CALL_BACK>:
void EXT1_VID_SET_CALL_BACK(void (*PTR)(void)){
    140c:	df 93       	push	r29
    140e:	cf 93       	push	r28
    1410:	00 d0       	rcall	.+0      	; 0x1412 <EXT1_VID_SET_CALL_BACK+0x6>
    1412:	cd b7       	in	r28, 0x3d	; 61
    1414:	de b7       	in	r29, 0x3e	; 62
    1416:	9a 83       	std	Y+2, r25	; 0x02
    1418:	89 83       	std	Y+1, r24	; 0x01
	EXTI1_CALLBACK_PTR=PTR;
    141a:	89 81       	ldd	r24, Y+1	; 0x01
    141c:	9a 81       	ldd	r25, Y+2	; 0x02
    141e:	90 93 7b 00 	sts	0x007B, r25
    1422:	80 93 7a 00 	sts	0x007A, r24
}
    1426:	0f 90       	pop	r0
    1428:	0f 90       	pop	r0
    142a:	cf 91       	pop	r28
    142c:	df 91       	pop	r29
    142e:	08 95       	ret

00001430 <EXT2_VID_SET_CALL_BACK>:
void EXT2_VID_SET_CALL_BACK(void (*PTR)(void)){
    1430:	df 93       	push	r29
    1432:	cf 93       	push	r28
    1434:	00 d0       	rcall	.+0      	; 0x1436 <EXT2_VID_SET_CALL_BACK+0x6>
    1436:	cd b7       	in	r28, 0x3d	; 61
    1438:	de b7       	in	r29, 0x3e	; 62
    143a:	9a 83       	std	Y+2, r25	; 0x02
    143c:	89 83       	std	Y+1, r24	; 0x01
	EXTI2_CALLBACK_PTR=PTR;
    143e:	89 81       	ldd	r24, Y+1	; 0x01
    1440:	9a 81       	ldd	r25, Y+2	; 0x02
    1442:	90 93 7d 00 	sts	0x007D, r25
    1446:	80 93 7c 00 	sts	0x007C, r24
}
    144a:	0f 90       	pop	r0
    144c:	0f 90       	pop	r0
    144e:	cf 91       	pop	r28
    1450:	df 91       	pop	r29
    1452:	08 95       	ret

00001454 <__vector_1>:


//ISR
void __vector_1 (void) __attribute__ ((signal,used, externally_visible)) ; \
void __vector_1 (void){
    1454:	1f 92       	push	r1
    1456:	0f 92       	push	r0
    1458:	0f b6       	in	r0, 0x3f	; 63
    145a:	0f 92       	push	r0
    145c:	11 24       	eor	r1, r1
    145e:	2f 93       	push	r18
    1460:	3f 93       	push	r19
    1462:	4f 93       	push	r20
    1464:	5f 93       	push	r21
    1466:	6f 93       	push	r22
    1468:	7f 93       	push	r23
    146a:	8f 93       	push	r24
    146c:	9f 93       	push	r25
    146e:	af 93       	push	r26
    1470:	bf 93       	push	r27
    1472:	ef 93       	push	r30
    1474:	ff 93       	push	r31
    1476:	df 93       	push	r29
    1478:	cf 93       	push	r28
    147a:	cd b7       	in	r28, 0x3d	; 61
    147c:	de b7       	in	r29, 0x3e	; 62
	EXTI0_CALLBACK_PTR();
    147e:	e0 91 78 00 	lds	r30, 0x0078
    1482:	f0 91 79 00 	lds	r31, 0x0079
    1486:	09 95       	icall
}
    1488:	cf 91       	pop	r28
    148a:	df 91       	pop	r29
    148c:	ff 91       	pop	r31
    148e:	ef 91       	pop	r30
    1490:	bf 91       	pop	r27
    1492:	af 91       	pop	r26
    1494:	9f 91       	pop	r25
    1496:	8f 91       	pop	r24
    1498:	7f 91       	pop	r23
    149a:	6f 91       	pop	r22
    149c:	5f 91       	pop	r21
    149e:	4f 91       	pop	r20
    14a0:	3f 91       	pop	r19
    14a2:	2f 91       	pop	r18
    14a4:	0f 90       	pop	r0
    14a6:	0f be       	out	0x3f, r0	; 63
    14a8:	0f 90       	pop	r0
    14aa:	1f 90       	pop	r1
    14ac:	18 95       	reti

000014ae <__vector_2>:
void __vector_2 (void) __attribute__ ((signal,used, externally_visible)) ; \
void __vector_2 (void){
    14ae:	1f 92       	push	r1
    14b0:	0f 92       	push	r0
    14b2:	0f b6       	in	r0, 0x3f	; 63
    14b4:	0f 92       	push	r0
    14b6:	11 24       	eor	r1, r1
    14b8:	2f 93       	push	r18
    14ba:	3f 93       	push	r19
    14bc:	4f 93       	push	r20
    14be:	5f 93       	push	r21
    14c0:	6f 93       	push	r22
    14c2:	7f 93       	push	r23
    14c4:	8f 93       	push	r24
    14c6:	9f 93       	push	r25
    14c8:	af 93       	push	r26
    14ca:	bf 93       	push	r27
    14cc:	ef 93       	push	r30
    14ce:	ff 93       	push	r31
    14d0:	df 93       	push	r29
    14d2:	cf 93       	push	r28
    14d4:	cd b7       	in	r28, 0x3d	; 61
    14d6:	de b7       	in	r29, 0x3e	; 62
	EXTI1_CALLBACK_PTR();
    14d8:	e0 91 7a 00 	lds	r30, 0x007A
    14dc:	f0 91 7b 00 	lds	r31, 0x007B
    14e0:	09 95       	icall
}
    14e2:	cf 91       	pop	r28
    14e4:	df 91       	pop	r29
    14e6:	ff 91       	pop	r31
    14e8:	ef 91       	pop	r30
    14ea:	bf 91       	pop	r27
    14ec:	af 91       	pop	r26
    14ee:	9f 91       	pop	r25
    14f0:	8f 91       	pop	r24
    14f2:	7f 91       	pop	r23
    14f4:	6f 91       	pop	r22
    14f6:	5f 91       	pop	r21
    14f8:	4f 91       	pop	r20
    14fa:	3f 91       	pop	r19
    14fc:	2f 91       	pop	r18
    14fe:	0f 90       	pop	r0
    1500:	0f be       	out	0x3f, r0	; 63
    1502:	0f 90       	pop	r0
    1504:	1f 90       	pop	r1
    1506:	18 95       	reti

00001508 <__vector_3>:
void __vector_3 (void) __attribute__ ((signal,used, externally_visible)) ; \
void __vector_3 (void){
    1508:	1f 92       	push	r1
    150a:	0f 92       	push	r0
    150c:	0f b6       	in	r0, 0x3f	; 63
    150e:	0f 92       	push	r0
    1510:	11 24       	eor	r1, r1
    1512:	2f 93       	push	r18
    1514:	3f 93       	push	r19
    1516:	4f 93       	push	r20
    1518:	5f 93       	push	r21
    151a:	6f 93       	push	r22
    151c:	7f 93       	push	r23
    151e:	8f 93       	push	r24
    1520:	9f 93       	push	r25
    1522:	af 93       	push	r26
    1524:	bf 93       	push	r27
    1526:	ef 93       	push	r30
    1528:	ff 93       	push	r31
    152a:	df 93       	push	r29
    152c:	cf 93       	push	r28
    152e:	cd b7       	in	r28, 0x3d	; 61
    1530:	de b7       	in	r29, 0x3e	; 62
	EXTI2_CALLBACK_PTR();
    1532:	e0 91 7c 00 	lds	r30, 0x007C
    1536:	f0 91 7d 00 	lds	r31, 0x007D
    153a:	09 95       	icall
}
    153c:	cf 91       	pop	r28
    153e:	df 91       	pop	r29
    1540:	ff 91       	pop	r31
    1542:	ef 91       	pop	r30
    1544:	bf 91       	pop	r27
    1546:	af 91       	pop	r26
    1548:	9f 91       	pop	r25
    154a:	8f 91       	pop	r24
    154c:	7f 91       	pop	r23
    154e:	6f 91       	pop	r22
    1550:	5f 91       	pop	r21
    1552:	4f 91       	pop	r20
    1554:	3f 91       	pop	r19
    1556:	2f 91       	pop	r18
    1558:	0f 90       	pop	r0
    155a:	0f be       	out	0x3f, r0	; 63
    155c:	0f 90       	pop	r0
    155e:	1f 90       	pop	r1
    1560:	18 95       	reti

00001562 <EXT_INTERRUPT_VID_INIT>:




void EXT_INTERRUPT_VID_INIT(void){
    1562:	df 93       	push	r29
    1564:	cf 93       	push	r28
    1566:	cd b7       	in	r28, 0x3d	; 61
    1568:	de b7       	in	r29, 0x3e	; 62
	//Interrupt 0
#if EXT0_MODE== LOW_LEVEL
	CLR_BIT(MCUCR,ISC00);
	CLR_BIT(MCUCR,ISC01);
#elif EXT0_MODE== IOC
	SET_BIT(MCUCR,ISC00);
    156a:	a5 e5       	ldi	r26, 0x55	; 85
    156c:	b0 e0       	ldi	r27, 0x00	; 0
    156e:	e5 e5       	ldi	r30, 0x55	; 85
    1570:	f0 e0       	ldi	r31, 0x00	; 0
    1572:	80 81       	ld	r24, Z
    1574:	81 60       	ori	r24, 0x01	; 1
    1576:	8c 93       	st	X, r24
	CLR_BIT(MCUCR,ISC01);
    1578:	a5 e5       	ldi	r26, 0x55	; 85
    157a:	b0 e0       	ldi	r27, 0x00	; 0
    157c:	e5 e5       	ldi	r30, 0x55	; 85
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	80 81       	ld	r24, Z
    1582:	8d 7f       	andi	r24, 0xFD	; 253
    1584:	8c 93       	st	X, r24
	//Interrupt 1
#if EXT1_MODE== LOW_LEVEL
	CLR_BIT(MCUCR,ISC10);
	CLR_BIT(MCUCR,ISC11);
#elif EXT1_MODE== IOC
	SET_BIT(MCUCR,ISC10);
    1586:	a5 e5       	ldi	r26, 0x55	; 85
    1588:	b0 e0       	ldi	r27, 0x00	; 0
    158a:	e5 e5       	ldi	r30, 0x55	; 85
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	80 81       	ld	r24, Z
    1590:	84 60       	ori	r24, 0x04	; 4
    1592:	8c 93       	st	X, r24
	CLR_BIT(MCUCR,ISC11);
    1594:	a5 e5       	ldi	r26, 0x55	; 85
    1596:	b0 e0       	ldi	r27, 0x00	; 0
    1598:	e5 e5       	ldi	r30, 0x55	; 85
    159a:	f0 e0       	ldi	r31, 0x00	; 0
    159c:	80 81       	ld	r24, Z
    159e:	87 7f       	andi	r24, 0xF7	; 247
    15a0:	8c 93       	st	X, r24
#else
#endif

	//Interrupt 2
#if EXT2_MODE==FALLING_EDGE
	CLR_BIT(MCUCSR,ISC2);
    15a2:	a4 e5       	ldi	r26, 0x54	; 84
    15a4:	b0 e0       	ldi	r27, 0x00	; 0
    15a6:	e4 e5       	ldi	r30, 0x54	; 84
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	80 81       	ld	r24, Z
    15ac:	8f 7b       	andi	r24, 0xBF	; 191
    15ae:	8c 93       	st	X, r24
#elif EXT2_MODE==RISING_EDGE
	SET_BIT(MCUCSR,ISC2);
#else
#endif
}
    15b0:	cf 91       	pop	r28
    15b2:	df 91       	pop	r29
    15b4:	08 95       	ret

000015b6 <EXT_INTERRUPT_VID_ENABLE>:


//Interrupt enable
void EXT_INTERRUPT_VID_ENABLE(u8 interrupt_number){
    15b6:	df 93       	push	r29
    15b8:	cf 93       	push	r28
    15ba:	00 d0       	rcall	.+0      	; 0x15bc <EXT_INTERRUPT_VID_ENABLE+0x6>
    15bc:	0f 92       	push	r0
    15be:	cd b7       	in	r28, 0x3d	; 61
    15c0:	de b7       	in	r29, 0x3e	; 62
    15c2:	89 83       	std	Y+1, r24	; 0x01
	switch(interrupt_number){
    15c4:	89 81       	ldd	r24, Y+1	; 0x01
    15c6:	28 2f       	mov	r18, r24
    15c8:	30 e0       	ldi	r19, 0x00	; 0
    15ca:	3b 83       	std	Y+3, r19	; 0x03
    15cc:	2a 83       	std	Y+2, r18	; 0x02
    15ce:	8a 81       	ldd	r24, Y+2	; 0x02
    15d0:	9b 81       	ldd	r25, Y+3	; 0x03
    15d2:	81 30       	cpi	r24, 0x01	; 1
    15d4:	91 05       	cpc	r25, r1
    15d6:	89 f0       	breq	.+34     	; 0x15fa <EXT_INTERRUPT_VID_ENABLE+0x44>
    15d8:	2a 81       	ldd	r18, Y+2	; 0x02
    15da:	3b 81       	ldd	r19, Y+3	; 0x03
    15dc:	22 30       	cpi	r18, 0x02	; 2
    15de:	31 05       	cpc	r19, r1
    15e0:	a1 f0       	breq	.+40     	; 0x160a <EXT_INTERRUPT_VID_ENABLE+0x54>
    15e2:	8a 81       	ldd	r24, Y+2	; 0x02
    15e4:	9b 81       	ldd	r25, Y+3	; 0x03
    15e6:	00 97       	sbiw	r24, 0x00	; 0
    15e8:	b9 f4       	brne	.+46     	; 0x1618 <EXT_INTERRUPT_VID_ENABLE+0x62>
	case EX0:
		SET_BIT(GICR,INT0);
    15ea:	ab e5       	ldi	r26, 0x5B	; 91
    15ec:	b0 e0       	ldi	r27, 0x00	; 0
    15ee:	eb e5       	ldi	r30, 0x5B	; 91
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	80 81       	ld	r24, Z
    15f4:	80 64       	ori	r24, 0x40	; 64
    15f6:	8c 93       	st	X, r24
    15f8:	0f c0       	rjmp	.+30     	; 0x1618 <EXT_INTERRUPT_VID_ENABLE+0x62>
		break;
	case EX1:
		SET_BIT(GICR,INT1);
    15fa:	ab e5       	ldi	r26, 0x5B	; 91
    15fc:	b0 e0       	ldi	r27, 0x00	; 0
    15fe:	eb e5       	ldi	r30, 0x5B	; 91
    1600:	f0 e0       	ldi	r31, 0x00	; 0
    1602:	80 81       	ld	r24, Z
    1604:	80 68       	ori	r24, 0x80	; 128
    1606:	8c 93       	st	X, r24
    1608:	07 c0       	rjmp	.+14     	; 0x1618 <EXT_INTERRUPT_VID_ENABLE+0x62>
		break;
	case EX2:
		SET_BIT(GICR,INT2);
    160a:	ab e5       	ldi	r26, 0x5B	; 91
    160c:	b0 e0       	ldi	r27, 0x00	; 0
    160e:	eb e5       	ldi	r30, 0x5B	; 91
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	80 81       	ld	r24, Z
    1614:	80 62       	ori	r24, 0x20	; 32
    1616:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	0f 90       	pop	r0
    161e:	cf 91       	pop	r28
    1620:	df 91       	pop	r29
    1622:	08 95       	ret

00001624 <EXT_INTERRUPT_VID_DISABLE>:


//Interrupt disable
void EXT_INTERRUPT_VID_DISABLE(u8 interrupt_number){
    1624:	df 93       	push	r29
    1626:	cf 93       	push	r28
    1628:	00 d0       	rcall	.+0      	; 0x162a <EXT_INTERRUPT_VID_DISABLE+0x6>
    162a:	0f 92       	push	r0
    162c:	cd b7       	in	r28, 0x3d	; 61
    162e:	de b7       	in	r29, 0x3e	; 62
    1630:	89 83       	std	Y+1, r24	; 0x01
	switch(interrupt_number){
    1632:	89 81       	ldd	r24, Y+1	; 0x01
    1634:	28 2f       	mov	r18, r24
    1636:	30 e0       	ldi	r19, 0x00	; 0
    1638:	3b 83       	std	Y+3, r19	; 0x03
    163a:	2a 83       	std	Y+2, r18	; 0x02
    163c:	8a 81       	ldd	r24, Y+2	; 0x02
    163e:	9b 81       	ldd	r25, Y+3	; 0x03
    1640:	81 30       	cpi	r24, 0x01	; 1
    1642:	91 05       	cpc	r25, r1
    1644:	89 f0       	breq	.+34     	; 0x1668 <EXT_INTERRUPT_VID_DISABLE+0x44>
    1646:	2a 81       	ldd	r18, Y+2	; 0x02
    1648:	3b 81       	ldd	r19, Y+3	; 0x03
    164a:	22 30       	cpi	r18, 0x02	; 2
    164c:	31 05       	cpc	r19, r1
    164e:	a1 f0       	breq	.+40     	; 0x1678 <EXT_INTERRUPT_VID_DISABLE+0x54>
    1650:	8a 81       	ldd	r24, Y+2	; 0x02
    1652:	9b 81       	ldd	r25, Y+3	; 0x03
    1654:	00 97       	sbiw	r24, 0x00	; 0
    1656:	b9 f4       	brne	.+46     	; 0x1686 <EXT_INTERRUPT_VID_DISABLE+0x62>
	case EX0:
		CLR_BIT(GICR,INT0);
    1658:	ab e5       	ldi	r26, 0x5B	; 91
    165a:	b0 e0       	ldi	r27, 0x00	; 0
    165c:	eb e5       	ldi	r30, 0x5B	; 91
    165e:	f0 e0       	ldi	r31, 0x00	; 0
    1660:	80 81       	ld	r24, Z
    1662:	8f 7b       	andi	r24, 0xBF	; 191
    1664:	8c 93       	st	X, r24
    1666:	0f c0       	rjmp	.+30     	; 0x1686 <EXT_INTERRUPT_VID_DISABLE+0x62>
		break;
	case EX1:
		CLR_BIT(GICR,INT1);
    1668:	ab e5       	ldi	r26, 0x5B	; 91
    166a:	b0 e0       	ldi	r27, 0x00	; 0
    166c:	eb e5       	ldi	r30, 0x5B	; 91
    166e:	f0 e0       	ldi	r31, 0x00	; 0
    1670:	80 81       	ld	r24, Z
    1672:	8f 77       	andi	r24, 0x7F	; 127
    1674:	8c 93       	st	X, r24
    1676:	07 c0       	rjmp	.+14     	; 0x1686 <EXT_INTERRUPT_VID_DISABLE+0x62>
		break;
	case EX2:
		CLR_BIT(GICR,INT2);
    1678:	ab e5       	ldi	r26, 0x5B	; 91
    167a:	b0 e0       	ldi	r27, 0x00	; 0
    167c:	eb e5       	ldi	r30, 0x5B	; 91
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	8f 7d       	andi	r24, 0xDF	; 223
    1684:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
    1686:	0f 90       	pop	r0
    1688:	0f 90       	pop	r0
    168a:	0f 90       	pop	r0
    168c:	cf 91       	pop	r28
    168e:	df 91       	pop	r29
    1690:	08 95       	ret

00001692 <Global_Interrupt_Enable>:
#include "Global_Interrupt_interface.h"




void Global_Interrupt_Enable(void){
    1692:	df 93       	push	r29
    1694:	cf 93       	push	r28
    1696:	cd b7       	in	r28, 0x3d	; 61
    1698:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,I);
    169a:	af e5       	ldi	r26, 0x5F	; 95
    169c:	b0 e0       	ldi	r27, 0x00	; 0
    169e:	ef e5       	ldi	r30, 0x5F	; 95
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	80 81       	ld	r24, Z
    16a4:	80 68       	ori	r24, 0x80	; 128
    16a6:	8c 93       	st	X, r24
}
    16a8:	cf 91       	pop	r28
    16aa:	df 91       	pop	r29
    16ac:	08 95       	ret

000016ae <Global_Interrupt_Disable>:

void Global_Interrupt_Disable(void){
    16ae:	df 93       	push	r29
    16b0:	cf 93       	push	r28
    16b2:	cd b7       	in	r28, 0x3d	; 61
    16b4:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I);
    16b6:	af e5       	ldi	r26, 0x5F	; 95
    16b8:	b0 e0       	ldi	r27, 0x00	; 0
    16ba:	ef e5       	ldi	r30, 0x5F	; 95
    16bc:	f0 e0       	ldi	r31, 0x00	; 0
    16be:	80 81       	ld	r24, Z
    16c0:	8f 77       	andi	r24, 0x7F	; 127
    16c2:	8c 93       	st	X, r24
}
    16c4:	cf 91       	pop	r28
    16c6:	df 91       	pop	r29
    16c8:	08 95       	ret

000016ca <KPD_init>:
};




void KPD_init(void){
    16ca:	df 93       	push	r29
    16cc:	cf 93       	push	r28
    16ce:	0f 92       	push	r0
    16d0:	cd b7       	in	r28, 0x3d	; 61
    16d2:	de b7       	in	r29, 0x3e	; 62
	u8 i;
	for(i=ROW_START;i<=ROW_END;i++){
    16d4:	19 82       	std	Y+1, r1	; 0x01
    16d6:	0d c0       	rjmp	.+26     	; 0x16f2 <KPD_init+0x28>
		DIO_SetPinDirection(KPD_PORT,i,PIN_INPUT);
    16d8:	80 e0       	ldi	r24, 0x00	; 0
    16da:	69 81       	ldd	r22, Y+1	; 0x01
    16dc:	40 e0       	ldi	r20, 0x00	; 0
    16de:	0e 94 85 08 	call	0x110a	; 0x110a <DIO_SetPinDirection>
		DIO_SetPinValue(KPD_PORT,i,PIN_HIGH);
    16e2:	80 e0       	ldi	r24, 0x00	; 0
    16e4:	69 81       	ldd	r22, Y+1	; 0x01
    16e6:	41 e0       	ldi	r20, 0x01	; 1
    16e8:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>



void KPD_init(void){
	u8 i;
	for(i=ROW_START;i<=ROW_END;i++){
    16ec:	89 81       	ldd	r24, Y+1	; 0x01
    16ee:	8f 5f       	subi	r24, 0xFF	; 255
    16f0:	89 83       	std	Y+1, r24	; 0x01
    16f2:	89 81       	ldd	r24, Y+1	; 0x01
    16f4:	84 30       	cpi	r24, 0x04	; 4
    16f6:	80 f3       	brcs	.-32     	; 0x16d8 <KPD_init+0xe>
		DIO_SetPinDirection(KPD_PORT,i,PIN_INPUT);
		DIO_SetPinValue(KPD_PORT,i,PIN_HIGH);


	}
	for(i=COLUMN_START;i<=COLUMN_END;i++){
    16f8:	84 e0       	ldi	r24, 0x04	; 4
    16fa:	89 83       	std	Y+1, r24	; 0x01
    16fc:	0d c0       	rjmp	.+26     	; 0x1718 <KPD_init+0x4e>
		DIO_SetPinDirection(KPD_PORT,i,PIN_OUTPUT);
    16fe:	80 e0       	ldi	r24, 0x00	; 0
    1700:	69 81       	ldd	r22, Y+1	; 0x01
    1702:	41 e0       	ldi	r20, 0x01	; 1
    1704:	0e 94 85 08 	call	0x110a	; 0x110a <DIO_SetPinDirection>
		DIO_SetPinValue(KPD_PORT,i,PIN_HIGH);
    1708:	80 e0       	ldi	r24, 0x00	; 0
    170a:	69 81       	ldd	r22, Y+1	; 0x01
    170c:	41 e0       	ldi	r20, 0x01	; 1
    170e:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
		DIO_SetPinDirection(KPD_PORT,i,PIN_INPUT);
		DIO_SetPinValue(KPD_PORT,i,PIN_HIGH);


	}
	for(i=COLUMN_START;i<=COLUMN_END;i++){
    1712:	89 81       	ldd	r24, Y+1	; 0x01
    1714:	8f 5f       	subi	r24, 0xFF	; 255
    1716:	89 83       	std	Y+1, r24	; 0x01
    1718:	89 81       	ldd	r24, Y+1	; 0x01
    171a:	88 30       	cpi	r24, 0x08	; 8
    171c:	80 f3       	brcs	.-32     	; 0x16fe <KPD_init+0x34>
		DIO_SetPinDirection(KPD_PORT,i,PIN_OUTPUT);
		DIO_SetPinValue(KPD_PORT,i,PIN_HIGH);


	}
}
    171e:	0f 90       	pop	r0
    1720:	cf 91       	pop	r28
    1722:	df 91       	pop	r29
    1724:	08 95       	ret

00001726 <KPD_GetKey>:
u8 KPD_GetKey(void){
    1726:	df 93       	push	r29
    1728:	cf 93       	push	r28
    172a:	cd b7       	in	r28, 0x3d	; 61
    172c:	de b7       	in	r29, 0x3e	; 62
    172e:	64 97       	sbiw	r28, 0x14	; 20
    1730:	0f b6       	in	r0, 0x3f	; 63
    1732:	f8 94       	cli
    1734:	de bf       	out	0x3e, r29	; 62
    1736:	0f be       	out	0x3f, r0	; 63
    1738:	cd bf       	out	0x3d, r28	; 61
	u8 KEY=0xff;
    173a:	8f ef       	ldi	r24, 0xFF	; 255
    173c:	8c 8b       	std	Y+20, r24	; 0x14
	u8 i,j,k;
	u8 result;
	u8 exitflag=0;
    173e:	1f 86       	std	Y+15, r1	; 0x0f

	for(i=0;i<4;i++){
    1740:	1b 8a       	std	Y+19, r1	; 0x13
    1742:	b6 c0       	rjmp	.+364    	; 0x18b0 <KPD_GetKey+0x18a>
		for(k=COLUMN_START;k<=COLUMN_END;k++){
    1744:	84 e0       	ldi	r24, 0x04	; 4
    1746:	89 8b       	std	Y+17, r24	; 0x11
    1748:	08 c0       	rjmp	.+16     	; 0x175a <KPD_GetKey+0x34>
			DIO_SetPinValue(KPD_PORT,k,PIN_HIGH);
    174a:	80 e0       	ldi	r24, 0x00	; 0
    174c:	69 89       	ldd	r22, Y+17	; 0x11
    174e:	41 e0       	ldi	r20, 0x01	; 1
    1750:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
	u8 i,j,k;
	u8 result;
	u8 exitflag=0;

	for(i=0;i<4;i++){
		for(k=COLUMN_START;k<=COLUMN_END;k++){
    1754:	89 89       	ldd	r24, Y+17	; 0x11
    1756:	8f 5f       	subi	r24, 0xFF	; 255
    1758:	89 8b       	std	Y+17, r24	; 0x11
    175a:	89 89       	ldd	r24, Y+17	; 0x11
    175c:	88 30       	cpi	r24, 0x08	; 8
    175e:	a8 f3       	brcs	.-22     	; 0x174a <KPD_GetKey+0x24>
			DIO_SetPinValue(KPD_PORT,k,PIN_HIGH);
		}
		DIO_SetPinValue(KPD_PORT,(COLUMN_START+i),PIN_LOW);
    1760:	8b 89       	ldd	r24, Y+19	; 0x13
    1762:	98 2f       	mov	r25, r24
    1764:	9c 5f       	subi	r25, 0xFC	; 252
    1766:	80 e0       	ldi	r24, 0x00	; 0
    1768:	69 2f       	mov	r22, r25
    176a:	40 e0       	ldi	r20, 0x00	; 0
    176c:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
		for(j=0;j<4;j++){
    1770:	1a 8a       	std	Y+18, r1	; 0x12
    1772:	94 c0       	rjmp	.+296    	; 0x189c <KPD_GetKey+0x176>
			result =DIO_GetPinValue(KPD_PORT,(ROW_START+j));
    1774:	80 e0       	ldi	r24, 0x00	; 0
    1776:	6a 89       	ldd	r22, Y+18	; 0x12
    1778:	0e 94 0c 08 	call	0x1018	; 0x1018 <DIO_GetPinValue>
    177c:	88 8b       	std	Y+16, r24	; 0x10
    177e:	80 e0       	ldi	r24, 0x00	; 0
    1780:	90 e0       	ldi	r25, 0x00	; 0
    1782:	a0 ea       	ldi	r26, 0xA0	; 160
    1784:	b1 e4       	ldi	r27, 0x41	; 65
    1786:	8b 87       	std	Y+11, r24	; 0x0b
    1788:	9c 87       	std	Y+12, r25	; 0x0c
    178a:	ad 87       	std	Y+13, r26	; 0x0d
    178c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    178e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1790:	7c 85       	ldd	r23, Y+12	; 0x0c
    1792:	8d 85       	ldd	r24, Y+13	; 0x0d
    1794:	9e 85       	ldd	r25, Y+14	; 0x0e
    1796:	20 e0       	ldi	r18, 0x00	; 0
    1798:	30 e0       	ldi	r19, 0x00	; 0
    179a:	4a ef       	ldi	r20, 0xFA	; 250
    179c:	54 e4       	ldi	r21, 0x44	; 68
    179e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17a2:	dc 01       	movw	r26, r24
    17a4:	cb 01       	movw	r24, r22
    17a6:	8f 83       	std	Y+7, r24	; 0x07
    17a8:	98 87       	std	Y+8, r25	; 0x08
    17aa:	a9 87       	std	Y+9, r26	; 0x09
    17ac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    17ae:	6f 81       	ldd	r22, Y+7	; 0x07
    17b0:	78 85       	ldd	r23, Y+8	; 0x08
    17b2:	89 85       	ldd	r24, Y+9	; 0x09
    17b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    17b6:	20 e0       	ldi	r18, 0x00	; 0
    17b8:	30 e0       	ldi	r19, 0x00	; 0
    17ba:	40 e8       	ldi	r20, 0x80	; 128
    17bc:	5f e3       	ldi	r21, 0x3F	; 63
    17be:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    17c2:	88 23       	and	r24, r24
    17c4:	2c f4       	brge	.+10     	; 0x17d0 <KPD_GetKey+0xaa>
		__ticks = 1;
    17c6:	81 e0       	ldi	r24, 0x01	; 1
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	9e 83       	std	Y+6, r25	; 0x06
    17cc:	8d 83       	std	Y+5, r24	; 0x05
    17ce:	3f c0       	rjmp	.+126    	; 0x184e <KPD_GetKey+0x128>
	else if (__tmp > 65535)
    17d0:	6f 81       	ldd	r22, Y+7	; 0x07
    17d2:	78 85       	ldd	r23, Y+8	; 0x08
    17d4:	89 85       	ldd	r24, Y+9	; 0x09
    17d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    17d8:	20 e0       	ldi	r18, 0x00	; 0
    17da:	3f ef       	ldi	r19, 0xFF	; 255
    17dc:	4f e7       	ldi	r20, 0x7F	; 127
    17de:	57 e4       	ldi	r21, 0x47	; 71
    17e0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17e4:	18 16       	cp	r1, r24
    17e6:	4c f5       	brge	.+82     	; 0x183a <KPD_GetKey+0x114>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    17ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    17ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    17ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    17f0:	20 e0       	ldi	r18, 0x00	; 0
    17f2:	30 e0       	ldi	r19, 0x00	; 0
    17f4:	40 e2       	ldi	r20, 0x20	; 32
    17f6:	51 e4       	ldi	r21, 0x41	; 65
    17f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17fc:	dc 01       	movw	r26, r24
    17fe:	cb 01       	movw	r24, r22
    1800:	bc 01       	movw	r22, r24
    1802:	cd 01       	movw	r24, r26
    1804:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1808:	dc 01       	movw	r26, r24
    180a:	cb 01       	movw	r24, r22
    180c:	9e 83       	std	Y+6, r25	; 0x06
    180e:	8d 83       	std	Y+5, r24	; 0x05
    1810:	0f c0       	rjmp	.+30     	; 0x1830 <KPD_GetKey+0x10a>
    1812:	88 ec       	ldi	r24, 0xC8	; 200
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	9c 83       	std	Y+4, r25	; 0x04
    1818:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    181a:	8b 81       	ldd	r24, Y+3	; 0x03
    181c:	9c 81       	ldd	r25, Y+4	; 0x04
    181e:	01 97       	sbiw	r24, 0x01	; 1
    1820:	f1 f7       	brne	.-4      	; 0x181e <KPD_GetKey+0xf8>
    1822:	9c 83       	std	Y+4, r25	; 0x04
    1824:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1826:	8d 81       	ldd	r24, Y+5	; 0x05
    1828:	9e 81       	ldd	r25, Y+6	; 0x06
    182a:	01 97       	sbiw	r24, 0x01	; 1
    182c:	9e 83       	std	Y+6, r25	; 0x06
    182e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1830:	8d 81       	ldd	r24, Y+5	; 0x05
    1832:	9e 81       	ldd	r25, Y+6	; 0x06
    1834:	00 97       	sbiw	r24, 0x00	; 0
    1836:	69 f7       	brne	.-38     	; 0x1812 <KPD_GetKey+0xec>
    1838:	14 c0       	rjmp	.+40     	; 0x1862 <KPD_GetKey+0x13c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    183a:	6f 81       	ldd	r22, Y+7	; 0x07
    183c:	78 85       	ldd	r23, Y+8	; 0x08
    183e:	89 85       	ldd	r24, Y+9	; 0x09
    1840:	9a 85       	ldd	r25, Y+10	; 0x0a
    1842:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1846:	dc 01       	movw	r26, r24
    1848:	cb 01       	movw	r24, r22
    184a:	9e 83       	std	Y+6, r25	; 0x06
    184c:	8d 83       	std	Y+5, r24	; 0x05
    184e:	8d 81       	ldd	r24, Y+5	; 0x05
    1850:	9e 81       	ldd	r25, Y+6	; 0x06
    1852:	9a 83       	std	Y+2, r25	; 0x02
    1854:	89 83       	std	Y+1, r24	; 0x01
    1856:	89 81       	ldd	r24, Y+1	; 0x01
    1858:	9a 81       	ldd	r25, Y+2	; 0x02
    185a:	01 97       	sbiw	r24, 0x01	; 1
    185c:	f1 f7       	brne	.-4      	; 0x185a <KPD_GetKey+0x134>
    185e:	9a 83       	std	Y+2, r25	; 0x02
    1860:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(20);
			if(result==0){
    1862:	88 89       	ldd	r24, Y+16	; 0x10
    1864:	88 23       	and	r24, r24
    1866:	b9 f4       	brne	.+46     	; 0x1896 <KPD_GetKey+0x170>
				KEY=KPD_arr[j][i];
    1868:	8a 89       	ldd	r24, Y+18	; 0x12
    186a:	48 2f       	mov	r20, r24
    186c:	50 e0       	ldi	r21, 0x00	; 0
    186e:	8b 89       	ldd	r24, Y+19	; 0x13
    1870:	28 2f       	mov	r18, r24
    1872:	30 e0       	ldi	r19, 0x00	; 0
    1874:	ca 01       	movw	r24, r20
    1876:	88 0f       	add	r24, r24
    1878:	99 1f       	adc	r25, r25
    187a:	88 0f       	add	r24, r24
    187c:	99 1f       	adc	r25, r25
    187e:	82 0f       	add	r24, r18
    1880:	93 1f       	adc	r25, r19
    1882:	fc 01       	movw	r30, r24
    1884:	e8 59       	subi	r30, 0x98	; 152
    1886:	ff 4f       	sbci	r31, 0xFF	; 255
    1888:	80 81       	ld	r24, Z
    188a:	8c 8b       	std	Y+20, r24	; 0x14
				exitflag=1;
    188c:	81 e0       	ldi	r24, 0x01	; 1
    188e:	8f 87       	std	Y+15, r24	; 0x0f
				if(exitflag==1){
    1890:	8f 85       	ldd	r24, Y+15	; 0x0f
    1892:	81 30       	cpi	r24, 0x01	; 1
    1894:	39 f0       	breq	.+14     	; 0x18a4 <KPD_GetKey+0x17e>
	for(i=0;i<4;i++){
		for(k=COLUMN_START;k<=COLUMN_END;k++){
			DIO_SetPinValue(KPD_PORT,k,PIN_HIGH);
		}
		DIO_SetPinValue(KPD_PORT,(COLUMN_START+i),PIN_LOW);
		for(j=0;j<4;j++){
    1896:	8a 89       	ldd	r24, Y+18	; 0x12
    1898:	8f 5f       	subi	r24, 0xFF	; 255
    189a:	8a 8b       	std	Y+18, r24	; 0x12
    189c:	8a 89       	ldd	r24, Y+18	; 0x12
    189e:	84 30       	cpi	r24, 0x04	; 4
    18a0:	08 f4       	brcc	.+2      	; 0x18a4 <KPD_GetKey+0x17e>
    18a2:	68 cf       	rjmp	.-304    	; 0x1774 <KPD_GetKey+0x4e>
					break;
				}
			}

		}
		if(exitflag==1){
    18a4:	8f 85       	ldd	r24, Y+15	; 0x0f
    18a6:	81 30       	cpi	r24, 0x01	; 1
    18a8:	39 f0       	breq	.+14     	; 0x18b8 <KPD_GetKey+0x192>
	u8 KEY=0xff;
	u8 i,j,k;
	u8 result;
	u8 exitflag=0;

	for(i=0;i<4;i++){
    18aa:	8b 89       	ldd	r24, Y+19	; 0x13
    18ac:	8f 5f       	subi	r24, 0xFF	; 255
    18ae:	8b 8b       	std	Y+19, r24	; 0x13
    18b0:	8b 89       	ldd	r24, Y+19	; 0x13
    18b2:	84 30       	cpi	r24, 0x04	; 4
    18b4:	08 f4       	brcc	.+2      	; 0x18b8 <KPD_GetKey+0x192>
    18b6:	46 cf       	rjmp	.-372    	; 0x1744 <KPD_GetKey+0x1e>
		}
		if(exitflag==1){
			break;
		}
	}
	return KEY;
    18b8:	8c 89       	ldd	r24, Y+20	; 0x14
}
    18ba:	64 96       	adiw	r28, 0x14	; 20
    18bc:	0f b6       	in	r0, 0x3f	; 63
    18be:	f8 94       	cli
    18c0:	de bf       	out	0x3e, r29	; 62
    18c2:	0f be       	out	0x3f, r0	; 63
    18c4:	cd bf       	out	0x3d, r28	; 61
    18c6:	cf 91       	pop	r28
    18c8:	df 91       	pop	r29
    18ca:	08 95       	ret

000018cc <LCD_vidInit>:
#include "DIO_interface.h"
#include "LCD_interface.h"
#include "util/delay.h"
#define F_CPU 8000000

void LCD_vidInit(void){
    18cc:	0f 93       	push	r16
    18ce:	1f 93       	push	r17
    18d0:	df 93       	push	r29
    18d2:	cf 93       	push	r28
    18d4:	cd b7       	in	r28, 0x3d	; 61
    18d6:	de b7       	in	r29, 0x3e	; 62
    18d8:	c4 55       	subi	r28, 0x54	; 84
    18da:	d0 40       	sbci	r29, 0x00	; 0
    18dc:	0f b6       	in	r0, 0x3f	; 63
    18de:	f8 94       	cli
    18e0:	de bf       	out	0x3e, r29	; 62
    18e2:	0f be       	out	0x3f, r0	; 63
    18e4:	cd bf       	out	0x3d, r28	; 61
	DIO_SetPortDirection(lcd_DATAPORT,PORT_OUTPUT);
    18e6:	83 e0       	ldi	r24, 0x03	; 3
    18e8:	6f ef       	ldi	r22, 0xFF	; 255
    18ea:	0e 94 0c 06 	call	0xc18	; 0xc18 <DIO_SetPortDirection>

	DIO_SetPinDirection(lcd_CONTROLPORT,lcd_RSPIN,PIN_OUTPUT);
    18ee:	82 e0       	ldi	r24, 0x02	; 2
    18f0:	60 e0       	ldi	r22, 0x00	; 0
    18f2:	41 e0       	ldi	r20, 0x01	; 1
    18f4:	0e 94 85 08 	call	0x110a	; 0x110a <DIO_SetPinDirection>
	DIO_SetPinDirection(lcd_CONTROLPORT,lcd_RWPIN,PIN_OUTPUT);
    18f8:	82 e0       	ldi	r24, 0x02	; 2
    18fa:	61 e0       	ldi	r22, 0x01	; 1
    18fc:	41 e0       	ldi	r20, 0x01	; 1
    18fe:	0e 94 85 08 	call	0x110a	; 0x110a <DIO_SetPinDirection>
	DIO_SetPinDirection(lcd_CONTROLPORT,lcd_EPIN,PIN_OUTPUT);
    1902:	82 e0       	ldi	r24, 0x02	; 2
    1904:	62 e0       	ldi	r22, 0x02	; 2
    1906:	41 e0       	ldi	r20, 0x01	; 1
    1908:	0e 94 85 08 	call	0x110a	; 0x110a <DIO_SetPinDirection>

	DIO_SetPinValue(lcd_CONTROLPORT,lcd_EPIN,PIN_LOW);
    190c:	82 e0       	ldi	r24, 0x02	; 2
    190e:	62 e0       	ldi	r22, 0x02	; 2
    1910:	40 e0       	ldi	r20, 0x00	; 0
    1912:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
    1916:	fe 01       	movw	r30, r28
    1918:	ef 5a       	subi	r30, 0xAF	; 175
    191a:	ff 4f       	sbci	r31, 0xFF	; 255
    191c:	80 e0       	ldi	r24, 0x00	; 0
    191e:	90 e0       	ldi	r25, 0x00	; 0
    1920:	a0 ef       	ldi	r26, 0xF0	; 240
    1922:	b1 e4       	ldi	r27, 0x41	; 65
    1924:	80 83       	st	Z, r24
    1926:	91 83       	std	Z+1, r25	; 0x01
    1928:	a2 83       	std	Z+2, r26	; 0x02
    192a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    192c:	8e 01       	movw	r16, r28
    192e:	03 5b       	subi	r16, 0xB3	; 179
    1930:	1f 4f       	sbci	r17, 0xFF	; 255
    1932:	fe 01       	movw	r30, r28
    1934:	ef 5a       	subi	r30, 0xAF	; 175
    1936:	ff 4f       	sbci	r31, 0xFF	; 255
    1938:	60 81       	ld	r22, Z
    193a:	71 81       	ldd	r23, Z+1	; 0x01
    193c:	82 81       	ldd	r24, Z+2	; 0x02
    193e:	93 81       	ldd	r25, Z+3	; 0x03
    1940:	20 e0       	ldi	r18, 0x00	; 0
    1942:	30 e0       	ldi	r19, 0x00	; 0
    1944:	4a ef       	ldi	r20, 0xFA	; 250
    1946:	54 e4       	ldi	r21, 0x44	; 68
    1948:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    194c:	dc 01       	movw	r26, r24
    194e:	cb 01       	movw	r24, r22
    1950:	f8 01       	movw	r30, r16
    1952:	80 83       	st	Z, r24
    1954:	91 83       	std	Z+1, r25	; 0x01
    1956:	a2 83       	std	Z+2, r26	; 0x02
    1958:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    195a:	fe 01       	movw	r30, r28
    195c:	e3 5b       	subi	r30, 0xB3	; 179
    195e:	ff 4f       	sbci	r31, 0xFF	; 255
    1960:	60 81       	ld	r22, Z
    1962:	71 81       	ldd	r23, Z+1	; 0x01
    1964:	82 81       	ldd	r24, Z+2	; 0x02
    1966:	93 81       	ldd	r25, Z+3	; 0x03
    1968:	20 e0       	ldi	r18, 0x00	; 0
    196a:	30 e0       	ldi	r19, 0x00	; 0
    196c:	40 e8       	ldi	r20, 0x80	; 128
    196e:	5f e3       	ldi	r21, 0x3F	; 63
    1970:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1974:	88 23       	and	r24, r24
    1976:	44 f4       	brge	.+16     	; 0x1988 <LCD_vidInit+0xbc>
		__ticks = 1;
    1978:	fe 01       	movw	r30, r28
    197a:	e5 5b       	subi	r30, 0xB5	; 181
    197c:	ff 4f       	sbci	r31, 0xFF	; 255
    197e:	81 e0       	ldi	r24, 0x01	; 1
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	91 83       	std	Z+1, r25	; 0x01
    1984:	80 83       	st	Z, r24
    1986:	64 c0       	rjmp	.+200    	; 0x1a50 <LCD_vidInit+0x184>
	else if (__tmp > 65535)
    1988:	fe 01       	movw	r30, r28
    198a:	e3 5b       	subi	r30, 0xB3	; 179
    198c:	ff 4f       	sbci	r31, 0xFF	; 255
    198e:	60 81       	ld	r22, Z
    1990:	71 81       	ldd	r23, Z+1	; 0x01
    1992:	82 81       	ldd	r24, Z+2	; 0x02
    1994:	93 81       	ldd	r25, Z+3	; 0x03
    1996:	20 e0       	ldi	r18, 0x00	; 0
    1998:	3f ef       	ldi	r19, 0xFF	; 255
    199a:	4f e7       	ldi	r20, 0x7F	; 127
    199c:	57 e4       	ldi	r21, 0x47	; 71
    199e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    19a2:	18 16       	cp	r1, r24
    19a4:	0c f0       	brlt	.+2      	; 0x19a8 <LCD_vidInit+0xdc>
    19a6:	43 c0       	rjmp	.+134    	; 0x1a2e <LCD_vidInit+0x162>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19a8:	fe 01       	movw	r30, r28
    19aa:	ef 5a       	subi	r30, 0xAF	; 175
    19ac:	ff 4f       	sbci	r31, 0xFF	; 255
    19ae:	60 81       	ld	r22, Z
    19b0:	71 81       	ldd	r23, Z+1	; 0x01
    19b2:	82 81       	ldd	r24, Z+2	; 0x02
    19b4:	93 81       	ldd	r25, Z+3	; 0x03
    19b6:	20 e0       	ldi	r18, 0x00	; 0
    19b8:	30 e0       	ldi	r19, 0x00	; 0
    19ba:	40 e2       	ldi	r20, 0x20	; 32
    19bc:	51 e4       	ldi	r21, 0x41	; 65
    19be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19c2:	dc 01       	movw	r26, r24
    19c4:	cb 01       	movw	r24, r22
    19c6:	8e 01       	movw	r16, r28
    19c8:	05 5b       	subi	r16, 0xB5	; 181
    19ca:	1f 4f       	sbci	r17, 0xFF	; 255
    19cc:	bc 01       	movw	r22, r24
    19ce:	cd 01       	movw	r24, r26
    19d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19d4:	dc 01       	movw	r26, r24
    19d6:	cb 01       	movw	r24, r22
    19d8:	f8 01       	movw	r30, r16
    19da:	91 83       	std	Z+1, r25	; 0x01
    19dc:	80 83       	st	Z, r24
    19de:	1f c0       	rjmp	.+62     	; 0x1a1e <LCD_vidInit+0x152>
    19e0:	fe 01       	movw	r30, r28
    19e2:	e7 5b       	subi	r30, 0xB7	; 183
    19e4:	ff 4f       	sbci	r31, 0xFF	; 255
    19e6:	88 ec       	ldi	r24, 0xC8	; 200
    19e8:	90 e0       	ldi	r25, 0x00	; 0
    19ea:	91 83       	std	Z+1, r25	; 0x01
    19ec:	80 83       	st	Z, r24
    19ee:	fe 01       	movw	r30, r28
    19f0:	e7 5b       	subi	r30, 0xB7	; 183
    19f2:	ff 4f       	sbci	r31, 0xFF	; 255
    19f4:	80 81       	ld	r24, Z
    19f6:	91 81       	ldd	r25, Z+1	; 0x01
    19f8:	01 97       	sbiw	r24, 0x01	; 1
    19fa:	f1 f7       	brne	.-4      	; 0x19f8 <LCD_vidInit+0x12c>
    19fc:	fe 01       	movw	r30, r28
    19fe:	e7 5b       	subi	r30, 0xB7	; 183
    1a00:	ff 4f       	sbci	r31, 0xFF	; 255
    1a02:	91 83       	std	Z+1, r25	; 0x01
    1a04:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a06:	de 01       	movw	r26, r28
    1a08:	a5 5b       	subi	r26, 0xB5	; 181
    1a0a:	bf 4f       	sbci	r27, 0xFF	; 255
    1a0c:	fe 01       	movw	r30, r28
    1a0e:	e5 5b       	subi	r30, 0xB5	; 181
    1a10:	ff 4f       	sbci	r31, 0xFF	; 255
    1a12:	80 81       	ld	r24, Z
    1a14:	91 81       	ldd	r25, Z+1	; 0x01
    1a16:	01 97       	sbiw	r24, 0x01	; 1
    1a18:	11 96       	adiw	r26, 0x01	; 1
    1a1a:	9c 93       	st	X, r25
    1a1c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a1e:	fe 01       	movw	r30, r28
    1a20:	e5 5b       	subi	r30, 0xB5	; 181
    1a22:	ff 4f       	sbci	r31, 0xFF	; 255
    1a24:	80 81       	ld	r24, Z
    1a26:	91 81       	ldd	r25, Z+1	; 0x01
    1a28:	00 97       	sbiw	r24, 0x00	; 0
    1a2a:	d1 f6       	brne	.-76     	; 0x19e0 <LCD_vidInit+0x114>
    1a2c:	27 c0       	rjmp	.+78     	; 0x1a7c <LCD_vidInit+0x1b0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a2e:	8e 01       	movw	r16, r28
    1a30:	05 5b       	subi	r16, 0xB5	; 181
    1a32:	1f 4f       	sbci	r17, 0xFF	; 255
    1a34:	fe 01       	movw	r30, r28
    1a36:	e3 5b       	subi	r30, 0xB3	; 179
    1a38:	ff 4f       	sbci	r31, 0xFF	; 255
    1a3a:	60 81       	ld	r22, Z
    1a3c:	71 81       	ldd	r23, Z+1	; 0x01
    1a3e:	82 81       	ldd	r24, Z+2	; 0x02
    1a40:	93 81       	ldd	r25, Z+3	; 0x03
    1a42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a46:	dc 01       	movw	r26, r24
    1a48:	cb 01       	movw	r24, r22
    1a4a:	f8 01       	movw	r30, r16
    1a4c:	91 83       	std	Z+1, r25	; 0x01
    1a4e:	80 83       	st	Z, r24
    1a50:	de 01       	movw	r26, r28
    1a52:	a9 5b       	subi	r26, 0xB9	; 185
    1a54:	bf 4f       	sbci	r27, 0xFF	; 255
    1a56:	fe 01       	movw	r30, r28
    1a58:	e5 5b       	subi	r30, 0xB5	; 181
    1a5a:	ff 4f       	sbci	r31, 0xFF	; 255
    1a5c:	80 81       	ld	r24, Z
    1a5e:	91 81       	ldd	r25, Z+1	; 0x01
    1a60:	8d 93       	st	X+, r24
    1a62:	9c 93       	st	X, r25
    1a64:	fe 01       	movw	r30, r28
    1a66:	e9 5b       	subi	r30, 0xB9	; 185
    1a68:	ff 4f       	sbci	r31, 0xFF	; 255
    1a6a:	80 81       	ld	r24, Z
    1a6c:	91 81       	ldd	r25, Z+1	; 0x01
    1a6e:	01 97       	sbiw	r24, 0x01	; 1
    1a70:	f1 f7       	brne	.-4      	; 0x1a6e <LCD_vidInit+0x1a2>
    1a72:	fe 01       	movw	r30, r28
    1a74:	e9 5b       	subi	r30, 0xB9	; 185
    1a76:	ff 4f       	sbci	r31, 0xFF	; 255
    1a78:	91 83       	std	Z+1, r25	; 0x01
    1a7a:	80 83       	st	Z, r24

	_delay_ms(30);

	LCD_vidSendCommand(lcd_Home);
    1a7c:	82 e0       	ldi	r24, 0x02	; 2
    1a7e:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_vidSendCommand>
    1a82:	fe 01       	movw	r30, r28
    1a84:	ed 5b       	subi	r30, 0xBD	; 189
    1a86:	ff 4f       	sbci	r31, 0xFF	; 255
    1a88:	80 e0       	ldi	r24, 0x00	; 0
    1a8a:	90 e0       	ldi	r25, 0x00	; 0
    1a8c:	a0 ea       	ldi	r26, 0xA0	; 160
    1a8e:	b0 e4       	ldi	r27, 0x40	; 64
    1a90:	80 83       	st	Z, r24
    1a92:	91 83       	std	Z+1, r25	; 0x01
    1a94:	a2 83       	std	Z+2, r26	; 0x02
    1a96:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a98:	8e 01       	movw	r16, r28
    1a9a:	01 5c       	subi	r16, 0xC1	; 193
    1a9c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a9e:	fe 01       	movw	r30, r28
    1aa0:	ed 5b       	subi	r30, 0xBD	; 189
    1aa2:	ff 4f       	sbci	r31, 0xFF	; 255
    1aa4:	60 81       	ld	r22, Z
    1aa6:	71 81       	ldd	r23, Z+1	; 0x01
    1aa8:	82 81       	ldd	r24, Z+2	; 0x02
    1aaa:	93 81       	ldd	r25, Z+3	; 0x03
    1aac:	20 e0       	ldi	r18, 0x00	; 0
    1aae:	30 e0       	ldi	r19, 0x00	; 0
    1ab0:	4a ef       	ldi	r20, 0xFA	; 250
    1ab2:	54 e4       	ldi	r21, 0x44	; 68
    1ab4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ab8:	dc 01       	movw	r26, r24
    1aba:	cb 01       	movw	r24, r22
    1abc:	f8 01       	movw	r30, r16
    1abe:	80 83       	st	Z, r24
    1ac0:	91 83       	std	Z+1, r25	; 0x01
    1ac2:	a2 83       	std	Z+2, r26	; 0x02
    1ac4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1ac6:	fe 01       	movw	r30, r28
    1ac8:	ff 96       	adiw	r30, 0x3f	; 63
    1aca:	60 81       	ld	r22, Z
    1acc:	71 81       	ldd	r23, Z+1	; 0x01
    1ace:	82 81       	ldd	r24, Z+2	; 0x02
    1ad0:	93 81       	ldd	r25, Z+3	; 0x03
    1ad2:	20 e0       	ldi	r18, 0x00	; 0
    1ad4:	30 e0       	ldi	r19, 0x00	; 0
    1ad6:	40 e8       	ldi	r20, 0x80	; 128
    1ad8:	5f e3       	ldi	r21, 0x3F	; 63
    1ada:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ade:	88 23       	and	r24, r24
    1ae0:	2c f4       	brge	.+10     	; 0x1aec <LCD_vidInit+0x220>
		__ticks = 1;
    1ae2:	81 e0       	ldi	r24, 0x01	; 1
    1ae4:	90 e0       	ldi	r25, 0x00	; 0
    1ae6:	9e af       	std	Y+62, r25	; 0x3e
    1ae8:	8d af       	std	Y+61, r24	; 0x3d
    1aea:	46 c0       	rjmp	.+140    	; 0x1b78 <LCD_vidInit+0x2ac>
	else if (__tmp > 65535)
    1aec:	fe 01       	movw	r30, r28
    1aee:	ff 96       	adiw	r30, 0x3f	; 63
    1af0:	60 81       	ld	r22, Z
    1af2:	71 81       	ldd	r23, Z+1	; 0x01
    1af4:	82 81       	ldd	r24, Z+2	; 0x02
    1af6:	93 81       	ldd	r25, Z+3	; 0x03
    1af8:	20 e0       	ldi	r18, 0x00	; 0
    1afa:	3f ef       	ldi	r19, 0xFF	; 255
    1afc:	4f e7       	ldi	r20, 0x7F	; 127
    1afe:	57 e4       	ldi	r21, 0x47	; 71
    1b00:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b04:	18 16       	cp	r1, r24
    1b06:	64 f5       	brge	.+88     	; 0x1b60 <LCD_vidInit+0x294>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b08:	fe 01       	movw	r30, r28
    1b0a:	ed 5b       	subi	r30, 0xBD	; 189
    1b0c:	ff 4f       	sbci	r31, 0xFF	; 255
    1b0e:	60 81       	ld	r22, Z
    1b10:	71 81       	ldd	r23, Z+1	; 0x01
    1b12:	82 81       	ldd	r24, Z+2	; 0x02
    1b14:	93 81       	ldd	r25, Z+3	; 0x03
    1b16:	20 e0       	ldi	r18, 0x00	; 0
    1b18:	30 e0       	ldi	r19, 0x00	; 0
    1b1a:	40 e2       	ldi	r20, 0x20	; 32
    1b1c:	51 e4       	ldi	r21, 0x41	; 65
    1b1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b22:	dc 01       	movw	r26, r24
    1b24:	cb 01       	movw	r24, r22
    1b26:	bc 01       	movw	r22, r24
    1b28:	cd 01       	movw	r24, r26
    1b2a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b2e:	dc 01       	movw	r26, r24
    1b30:	cb 01       	movw	r24, r22
    1b32:	9e af       	std	Y+62, r25	; 0x3e
    1b34:	8d af       	std	Y+61, r24	; 0x3d
    1b36:	0f c0       	rjmp	.+30     	; 0x1b56 <LCD_vidInit+0x28a>
    1b38:	88 ec       	ldi	r24, 0xC8	; 200
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	9c af       	std	Y+60, r25	; 0x3c
    1b3e:	8b af       	std	Y+59, r24	; 0x3b
    1b40:	8b ad       	ldd	r24, Y+59	; 0x3b
    1b42:	9c ad       	ldd	r25, Y+60	; 0x3c
    1b44:	01 97       	sbiw	r24, 0x01	; 1
    1b46:	f1 f7       	brne	.-4      	; 0x1b44 <LCD_vidInit+0x278>
    1b48:	9c af       	std	Y+60, r25	; 0x3c
    1b4a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b4c:	8d ad       	ldd	r24, Y+61	; 0x3d
    1b4e:	9e ad       	ldd	r25, Y+62	; 0x3e
    1b50:	01 97       	sbiw	r24, 0x01	; 1
    1b52:	9e af       	std	Y+62, r25	; 0x3e
    1b54:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b56:	8d ad       	ldd	r24, Y+61	; 0x3d
    1b58:	9e ad       	ldd	r25, Y+62	; 0x3e
    1b5a:	00 97       	sbiw	r24, 0x00	; 0
    1b5c:	69 f7       	brne	.-38     	; 0x1b38 <LCD_vidInit+0x26c>
    1b5e:	16 c0       	rjmp	.+44     	; 0x1b8c <LCD_vidInit+0x2c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b60:	fe 01       	movw	r30, r28
    1b62:	ff 96       	adiw	r30, 0x3f	; 63
    1b64:	60 81       	ld	r22, Z
    1b66:	71 81       	ldd	r23, Z+1	; 0x01
    1b68:	82 81       	ldd	r24, Z+2	; 0x02
    1b6a:	93 81       	ldd	r25, Z+3	; 0x03
    1b6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b70:	dc 01       	movw	r26, r24
    1b72:	cb 01       	movw	r24, r22
    1b74:	9e af       	std	Y+62, r25	; 0x3e
    1b76:	8d af       	std	Y+61, r24	; 0x3d
    1b78:	8d ad       	ldd	r24, Y+61	; 0x3d
    1b7a:	9e ad       	ldd	r25, Y+62	; 0x3e
    1b7c:	9a af       	std	Y+58, r25	; 0x3a
    1b7e:	89 af       	std	Y+57, r24	; 0x39
    1b80:	89 ad       	ldd	r24, Y+57	; 0x39
    1b82:	9a ad       	ldd	r25, Y+58	; 0x3a
    1b84:	01 97       	sbiw	r24, 0x01	; 1
    1b86:	f1 f7       	brne	.-4      	; 0x1b84 <LCD_vidInit+0x2b8>
    1b88:	9a af       	std	Y+58, r25	; 0x3a
    1b8a:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(5);

	LCD_vidSendCommand(lcd_FunctionSet8bit);
    1b8c:	88 e3       	ldi	r24, 0x38	; 56
    1b8e:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_vidSendCommand>
    1b92:	80 e0       	ldi	r24, 0x00	; 0
    1b94:	90 e0       	ldi	r25, 0x00	; 0
    1b96:	a0 ea       	ldi	r26, 0xA0	; 160
    1b98:	b0 e4       	ldi	r27, 0x40	; 64
    1b9a:	8d ab       	std	Y+53, r24	; 0x35
    1b9c:	9e ab       	std	Y+54, r25	; 0x36
    1b9e:	af ab       	std	Y+55, r26	; 0x37
    1ba0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ba2:	6d a9       	ldd	r22, Y+53	; 0x35
    1ba4:	7e a9       	ldd	r23, Y+54	; 0x36
    1ba6:	8f a9       	ldd	r24, Y+55	; 0x37
    1ba8:	98 ad       	ldd	r25, Y+56	; 0x38
    1baa:	20 e0       	ldi	r18, 0x00	; 0
    1bac:	30 e0       	ldi	r19, 0x00	; 0
    1bae:	4a ef       	ldi	r20, 0xFA	; 250
    1bb0:	54 e4       	ldi	r21, 0x44	; 68
    1bb2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bb6:	dc 01       	movw	r26, r24
    1bb8:	cb 01       	movw	r24, r22
    1bba:	89 ab       	std	Y+49, r24	; 0x31
    1bbc:	9a ab       	std	Y+50, r25	; 0x32
    1bbe:	ab ab       	std	Y+51, r26	; 0x33
    1bc0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1bc2:	69 a9       	ldd	r22, Y+49	; 0x31
    1bc4:	7a a9       	ldd	r23, Y+50	; 0x32
    1bc6:	8b a9       	ldd	r24, Y+51	; 0x33
    1bc8:	9c a9       	ldd	r25, Y+52	; 0x34
    1bca:	20 e0       	ldi	r18, 0x00	; 0
    1bcc:	30 e0       	ldi	r19, 0x00	; 0
    1bce:	40 e8       	ldi	r20, 0x80	; 128
    1bd0:	5f e3       	ldi	r21, 0x3F	; 63
    1bd2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1bd6:	88 23       	and	r24, r24
    1bd8:	2c f4       	brge	.+10     	; 0x1be4 <LCD_vidInit+0x318>
		__ticks = 1;
    1bda:	81 e0       	ldi	r24, 0x01	; 1
    1bdc:	90 e0       	ldi	r25, 0x00	; 0
    1bde:	98 ab       	std	Y+48, r25	; 0x30
    1be0:	8f a7       	std	Y+47, r24	; 0x2f
    1be2:	3f c0       	rjmp	.+126    	; 0x1c62 <LCD_vidInit+0x396>
	else if (__tmp > 65535)
    1be4:	69 a9       	ldd	r22, Y+49	; 0x31
    1be6:	7a a9       	ldd	r23, Y+50	; 0x32
    1be8:	8b a9       	ldd	r24, Y+51	; 0x33
    1bea:	9c a9       	ldd	r25, Y+52	; 0x34
    1bec:	20 e0       	ldi	r18, 0x00	; 0
    1bee:	3f ef       	ldi	r19, 0xFF	; 255
    1bf0:	4f e7       	ldi	r20, 0x7F	; 127
    1bf2:	57 e4       	ldi	r21, 0x47	; 71
    1bf4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1bf8:	18 16       	cp	r1, r24
    1bfa:	4c f5       	brge	.+82     	; 0x1c4e <LCD_vidInit+0x382>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bfc:	6d a9       	ldd	r22, Y+53	; 0x35
    1bfe:	7e a9       	ldd	r23, Y+54	; 0x36
    1c00:	8f a9       	ldd	r24, Y+55	; 0x37
    1c02:	98 ad       	ldd	r25, Y+56	; 0x38
    1c04:	20 e0       	ldi	r18, 0x00	; 0
    1c06:	30 e0       	ldi	r19, 0x00	; 0
    1c08:	40 e2       	ldi	r20, 0x20	; 32
    1c0a:	51 e4       	ldi	r21, 0x41	; 65
    1c0c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c10:	dc 01       	movw	r26, r24
    1c12:	cb 01       	movw	r24, r22
    1c14:	bc 01       	movw	r22, r24
    1c16:	cd 01       	movw	r24, r26
    1c18:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c1c:	dc 01       	movw	r26, r24
    1c1e:	cb 01       	movw	r24, r22
    1c20:	98 ab       	std	Y+48, r25	; 0x30
    1c22:	8f a7       	std	Y+47, r24	; 0x2f
    1c24:	0f c0       	rjmp	.+30     	; 0x1c44 <LCD_vidInit+0x378>
    1c26:	88 ec       	ldi	r24, 0xC8	; 200
    1c28:	90 e0       	ldi	r25, 0x00	; 0
    1c2a:	9e a7       	std	Y+46, r25	; 0x2e
    1c2c:	8d a7       	std	Y+45, r24	; 0x2d
    1c2e:	8d a5       	ldd	r24, Y+45	; 0x2d
    1c30:	9e a5       	ldd	r25, Y+46	; 0x2e
    1c32:	01 97       	sbiw	r24, 0x01	; 1
    1c34:	f1 f7       	brne	.-4      	; 0x1c32 <LCD_vidInit+0x366>
    1c36:	9e a7       	std	Y+46, r25	; 0x2e
    1c38:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c3a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c3c:	98 a9       	ldd	r25, Y+48	; 0x30
    1c3e:	01 97       	sbiw	r24, 0x01	; 1
    1c40:	98 ab       	std	Y+48, r25	; 0x30
    1c42:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c44:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c46:	98 a9       	ldd	r25, Y+48	; 0x30
    1c48:	00 97       	sbiw	r24, 0x00	; 0
    1c4a:	69 f7       	brne	.-38     	; 0x1c26 <LCD_vidInit+0x35a>
    1c4c:	14 c0       	rjmp	.+40     	; 0x1c76 <LCD_vidInit+0x3aa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c4e:	69 a9       	ldd	r22, Y+49	; 0x31
    1c50:	7a a9       	ldd	r23, Y+50	; 0x32
    1c52:	8b a9       	ldd	r24, Y+51	; 0x33
    1c54:	9c a9       	ldd	r25, Y+52	; 0x34
    1c56:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c5a:	dc 01       	movw	r26, r24
    1c5c:	cb 01       	movw	r24, r22
    1c5e:	98 ab       	std	Y+48, r25	; 0x30
    1c60:	8f a7       	std	Y+47, r24	; 0x2f
    1c62:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c64:	98 a9       	ldd	r25, Y+48	; 0x30
    1c66:	9c a7       	std	Y+44, r25	; 0x2c
    1c68:	8b a7       	std	Y+43, r24	; 0x2b
    1c6a:	8b a5       	ldd	r24, Y+43	; 0x2b
    1c6c:	9c a5       	ldd	r25, Y+44	; 0x2c
    1c6e:	01 97       	sbiw	r24, 0x01	; 1
    1c70:	f1 f7       	brne	.-4      	; 0x1c6e <LCD_vidInit+0x3a2>
    1c72:	9c a7       	std	Y+44, r25	; 0x2c
    1c74:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(5);

	LCD_vidSendCommand(lcd_DisplayOn);
    1c76:	8c e0       	ldi	r24, 0x0C	; 12
    1c78:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_vidSendCommand>
    1c7c:	80 e0       	ldi	r24, 0x00	; 0
    1c7e:	90 e0       	ldi	r25, 0x00	; 0
    1c80:	a0 ea       	ldi	r26, 0xA0	; 160
    1c82:	b0 e4       	ldi	r27, 0x40	; 64
    1c84:	8f a3       	std	Y+39, r24	; 0x27
    1c86:	98 a7       	std	Y+40, r25	; 0x28
    1c88:	a9 a7       	std	Y+41, r26	; 0x29
    1c8a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c8c:	6f a1       	ldd	r22, Y+39	; 0x27
    1c8e:	78 a5       	ldd	r23, Y+40	; 0x28
    1c90:	89 a5       	ldd	r24, Y+41	; 0x29
    1c92:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c94:	20 e0       	ldi	r18, 0x00	; 0
    1c96:	30 e0       	ldi	r19, 0x00	; 0
    1c98:	4a ef       	ldi	r20, 0xFA	; 250
    1c9a:	54 e4       	ldi	r21, 0x44	; 68
    1c9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ca0:	dc 01       	movw	r26, r24
    1ca2:	cb 01       	movw	r24, r22
    1ca4:	8b a3       	std	Y+35, r24	; 0x23
    1ca6:	9c a3       	std	Y+36, r25	; 0x24
    1ca8:	ad a3       	std	Y+37, r26	; 0x25
    1caa:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1cac:	6b a1       	ldd	r22, Y+35	; 0x23
    1cae:	7c a1       	ldd	r23, Y+36	; 0x24
    1cb0:	8d a1       	ldd	r24, Y+37	; 0x25
    1cb2:	9e a1       	ldd	r25, Y+38	; 0x26
    1cb4:	20 e0       	ldi	r18, 0x00	; 0
    1cb6:	30 e0       	ldi	r19, 0x00	; 0
    1cb8:	40 e8       	ldi	r20, 0x80	; 128
    1cba:	5f e3       	ldi	r21, 0x3F	; 63
    1cbc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1cc0:	88 23       	and	r24, r24
    1cc2:	2c f4       	brge	.+10     	; 0x1cce <LCD_vidInit+0x402>
		__ticks = 1;
    1cc4:	81 e0       	ldi	r24, 0x01	; 1
    1cc6:	90 e0       	ldi	r25, 0x00	; 0
    1cc8:	9a a3       	std	Y+34, r25	; 0x22
    1cca:	89 a3       	std	Y+33, r24	; 0x21
    1ccc:	3f c0       	rjmp	.+126    	; 0x1d4c <LCD_vidInit+0x480>
	else if (__tmp > 65535)
    1cce:	6b a1       	ldd	r22, Y+35	; 0x23
    1cd0:	7c a1       	ldd	r23, Y+36	; 0x24
    1cd2:	8d a1       	ldd	r24, Y+37	; 0x25
    1cd4:	9e a1       	ldd	r25, Y+38	; 0x26
    1cd6:	20 e0       	ldi	r18, 0x00	; 0
    1cd8:	3f ef       	ldi	r19, 0xFF	; 255
    1cda:	4f e7       	ldi	r20, 0x7F	; 127
    1cdc:	57 e4       	ldi	r21, 0x47	; 71
    1cde:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ce2:	18 16       	cp	r1, r24
    1ce4:	4c f5       	brge	.+82     	; 0x1d38 <LCD_vidInit+0x46c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ce6:	6f a1       	ldd	r22, Y+39	; 0x27
    1ce8:	78 a5       	ldd	r23, Y+40	; 0x28
    1cea:	89 a5       	ldd	r24, Y+41	; 0x29
    1cec:	9a a5       	ldd	r25, Y+42	; 0x2a
    1cee:	20 e0       	ldi	r18, 0x00	; 0
    1cf0:	30 e0       	ldi	r19, 0x00	; 0
    1cf2:	40 e2       	ldi	r20, 0x20	; 32
    1cf4:	51 e4       	ldi	r21, 0x41	; 65
    1cf6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cfa:	dc 01       	movw	r26, r24
    1cfc:	cb 01       	movw	r24, r22
    1cfe:	bc 01       	movw	r22, r24
    1d00:	cd 01       	movw	r24, r26
    1d02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d06:	dc 01       	movw	r26, r24
    1d08:	cb 01       	movw	r24, r22
    1d0a:	9a a3       	std	Y+34, r25	; 0x22
    1d0c:	89 a3       	std	Y+33, r24	; 0x21
    1d0e:	0f c0       	rjmp	.+30     	; 0x1d2e <LCD_vidInit+0x462>
    1d10:	88 ec       	ldi	r24, 0xC8	; 200
    1d12:	90 e0       	ldi	r25, 0x00	; 0
    1d14:	98 a3       	std	Y+32, r25	; 0x20
    1d16:	8f 8f       	std	Y+31, r24	; 0x1f
    1d18:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1d1a:	98 a1       	ldd	r25, Y+32	; 0x20
    1d1c:	01 97       	sbiw	r24, 0x01	; 1
    1d1e:	f1 f7       	brne	.-4      	; 0x1d1c <LCD_vidInit+0x450>
    1d20:	98 a3       	std	Y+32, r25	; 0x20
    1d22:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d24:	89 a1       	ldd	r24, Y+33	; 0x21
    1d26:	9a a1       	ldd	r25, Y+34	; 0x22
    1d28:	01 97       	sbiw	r24, 0x01	; 1
    1d2a:	9a a3       	std	Y+34, r25	; 0x22
    1d2c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d2e:	89 a1       	ldd	r24, Y+33	; 0x21
    1d30:	9a a1       	ldd	r25, Y+34	; 0x22
    1d32:	00 97       	sbiw	r24, 0x00	; 0
    1d34:	69 f7       	brne	.-38     	; 0x1d10 <LCD_vidInit+0x444>
    1d36:	14 c0       	rjmp	.+40     	; 0x1d60 <LCD_vidInit+0x494>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d38:	6b a1       	ldd	r22, Y+35	; 0x23
    1d3a:	7c a1       	ldd	r23, Y+36	; 0x24
    1d3c:	8d a1       	ldd	r24, Y+37	; 0x25
    1d3e:	9e a1       	ldd	r25, Y+38	; 0x26
    1d40:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d44:	dc 01       	movw	r26, r24
    1d46:	cb 01       	movw	r24, r22
    1d48:	9a a3       	std	Y+34, r25	; 0x22
    1d4a:	89 a3       	std	Y+33, r24	; 0x21
    1d4c:	89 a1       	ldd	r24, Y+33	; 0x21
    1d4e:	9a a1       	ldd	r25, Y+34	; 0x22
    1d50:	9e 8f       	std	Y+30, r25	; 0x1e
    1d52:	8d 8f       	std	Y+29, r24	; 0x1d
    1d54:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1d56:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1d58:	01 97       	sbiw	r24, 0x01	; 1
    1d5a:	f1 f7       	brne	.-4      	; 0x1d58 <LCD_vidInit+0x48c>
    1d5c:	9e 8f       	std	Y+30, r25	; 0x1e
    1d5e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(5);

	LCD_vidSendCommand(lcd_Clear);
    1d60:	81 e0       	ldi	r24, 0x01	; 1
    1d62:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_vidSendCommand>
    1d66:	80 e0       	ldi	r24, 0x00	; 0
    1d68:	90 e0       	ldi	r25, 0x00	; 0
    1d6a:	a0 ea       	ldi	r26, 0xA0	; 160
    1d6c:	b0 e4       	ldi	r27, 0x40	; 64
    1d6e:	89 8f       	std	Y+25, r24	; 0x19
    1d70:	9a 8f       	std	Y+26, r25	; 0x1a
    1d72:	ab 8f       	std	Y+27, r26	; 0x1b
    1d74:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d76:	69 8d       	ldd	r22, Y+25	; 0x19
    1d78:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d7a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d7c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d7e:	20 e0       	ldi	r18, 0x00	; 0
    1d80:	30 e0       	ldi	r19, 0x00	; 0
    1d82:	4a ef       	ldi	r20, 0xFA	; 250
    1d84:	54 e4       	ldi	r21, 0x44	; 68
    1d86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d8a:	dc 01       	movw	r26, r24
    1d8c:	cb 01       	movw	r24, r22
    1d8e:	8d 8b       	std	Y+21, r24	; 0x15
    1d90:	9e 8b       	std	Y+22, r25	; 0x16
    1d92:	af 8b       	std	Y+23, r26	; 0x17
    1d94:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1d96:	6d 89       	ldd	r22, Y+21	; 0x15
    1d98:	7e 89       	ldd	r23, Y+22	; 0x16
    1d9a:	8f 89       	ldd	r24, Y+23	; 0x17
    1d9c:	98 8d       	ldd	r25, Y+24	; 0x18
    1d9e:	20 e0       	ldi	r18, 0x00	; 0
    1da0:	30 e0       	ldi	r19, 0x00	; 0
    1da2:	40 e8       	ldi	r20, 0x80	; 128
    1da4:	5f e3       	ldi	r21, 0x3F	; 63
    1da6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1daa:	88 23       	and	r24, r24
    1dac:	2c f4       	brge	.+10     	; 0x1db8 <LCD_vidInit+0x4ec>
		__ticks = 1;
    1dae:	81 e0       	ldi	r24, 0x01	; 1
    1db0:	90 e0       	ldi	r25, 0x00	; 0
    1db2:	9c 8b       	std	Y+20, r25	; 0x14
    1db4:	8b 8b       	std	Y+19, r24	; 0x13
    1db6:	3f c0       	rjmp	.+126    	; 0x1e36 <LCD_vidInit+0x56a>
	else if (__tmp > 65535)
    1db8:	6d 89       	ldd	r22, Y+21	; 0x15
    1dba:	7e 89       	ldd	r23, Y+22	; 0x16
    1dbc:	8f 89       	ldd	r24, Y+23	; 0x17
    1dbe:	98 8d       	ldd	r25, Y+24	; 0x18
    1dc0:	20 e0       	ldi	r18, 0x00	; 0
    1dc2:	3f ef       	ldi	r19, 0xFF	; 255
    1dc4:	4f e7       	ldi	r20, 0x7F	; 127
    1dc6:	57 e4       	ldi	r21, 0x47	; 71
    1dc8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1dcc:	18 16       	cp	r1, r24
    1dce:	4c f5       	brge	.+82     	; 0x1e22 <LCD_vidInit+0x556>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dd0:	69 8d       	ldd	r22, Y+25	; 0x19
    1dd2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1dd4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1dd6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1dd8:	20 e0       	ldi	r18, 0x00	; 0
    1dda:	30 e0       	ldi	r19, 0x00	; 0
    1ddc:	40 e2       	ldi	r20, 0x20	; 32
    1dde:	51 e4       	ldi	r21, 0x41	; 65
    1de0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1de4:	dc 01       	movw	r26, r24
    1de6:	cb 01       	movw	r24, r22
    1de8:	bc 01       	movw	r22, r24
    1dea:	cd 01       	movw	r24, r26
    1dec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1df0:	dc 01       	movw	r26, r24
    1df2:	cb 01       	movw	r24, r22
    1df4:	9c 8b       	std	Y+20, r25	; 0x14
    1df6:	8b 8b       	std	Y+19, r24	; 0x13
    1df8:	0f c0       	rjmp	.+30     	; 0x1e18 <LCD_vidInit+0x54c>
    1dfa:	88 ec       	ldi	r24, 0xC8	; 200
    1dfc:	90 e0       	ldi	r25, 0x00	; 0
    1dfe:	9a 8b       	std	Y+18, r25	; 0x12
    1e00:	89 8b       	std	Y+17, r24	; 0x11
    1e02:	89 89       	ldd	r24, Y+17	; 0x11
    1e04:	9a 89       	ldd	r25, Y+18	; 0x12
    1e06:	01 97       	sbiw	r24, 0x01	; 1
    1e08:	f1 f7       	brne	.-4      	; 0x1e06 <LCD_vidInit+0x53a>
    1e0a:	9a 8b       	std	Y+18, r25	; 0x12
    1e0c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e0e:	8b 89       	ldd	r24, Y+19	; 0x13
    1e10:	9c 89       	ldd	r25, Y+20	; 0x14
    1e12:	01 97       	sbiw	r24, 0x01	; 1
    1e14:	9c 8b       	std	Y+20, r25	; 0x14
    1e16:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e18:	8b 89       	ldd	r24, Y+19	; 0x13
    1e1a:	9c 89       	ldd	r25, Y+20	; 0x14
    1e1c:	00 97       	sbiw	r24, 0x00	; 0
    1e1e:	69 f7       	brne	.-38     	; 0x1dfa <LCD_vidInit+0x52e>
    1e20:	14 c0       	rjmp	.+40     	; 0x1e4a <LCD_vidInit+0x57e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e22:	6d 89       	ldd	r22, Y+21	; 0x15
    1e24:	7e 89       	ldd	r23, Y+22	; 0x16
    1e26:	8f 89       	ldd	r24, Y+23	; 0x17
    1e28:	98 8d       	ldd	r25, Y+24	; 0x18
    1e2a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e2e:	dc 01       	movw	r26, r24
    1e30:	cb 01       	movw	r24, r22
    1e32:	9c 8b       	std	Y+20, r25	; 0x14
    1e34:	8b 8b       	std	Y+19, r24	; 0x13
    1e36:	8b 89       	ldd	r24, Y+19	; 0x13
    1e38:	9c 89       	ldd	r25, Y+20	; 0x14
    1e3a:	98 8b       	std	Y+16, r25	; 0x10
    1e3c:	8f 87       	std	Y+15, r24	; 0x0f
    1e3e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e40:	98 89       	ldd	r25, Y+16	; 0x10
    1e42:	01 97       	sbiw	r24, 0x01	; 1
    1e44:	f1 f7       	brne	.-4      	; 0x1e42 <LCD_vidInit+0x576>
    1e46:	98 8b       	std	Y+16, r25	; 0x10
    1e48:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5);

	LCD_vidSendCommand(lcd_EntryMode);
    1e4a:	86 e0       	ldi	r24, 0x06	; 6
    1e4c:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_vidSendCommand>
    1e50:	80 e0       	ldi	r24, 0x00	; 0
    1e52:	90 e0       	ldi	r25, 0x00	; 0
    1e54:	a0 ea       	ldi	r26, 0xA0	; 160
    1e56:	b0 e4       	ldi	r27, 0x40	; 64
    1e58:	8b 87       	std	Y+11, r24	; 0x0b
    1e5a:	9c 87       	std	Y+12, r25	; 0x0c
    1e5c:	ad 87       	std	Y+13, r26	; 0x0d
    1e5e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e60:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e62:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e64:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e66:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e68:	20 e0       	ldi	r18, 0x00	; 0
    1e6a:	30 e0       	ldi	r19, 0x00	; 0
    1e6c:	4a ef       	ldi	r20, 0xFA	; 250
    1e6e:	54 e4       	ldi	r21, 0x44	; 68
    1e70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e74:	dc 01       	movw	r26, r24
    1e76:	cb 01       	movw	r24, r22
    1e78:	8f 83       	std	Y+7, r24	; 0x07
    1e7a:	98 87       	std	Y+8, r25	; 0x08
    1e7c:	a9 87       	std	Y+9, r26	; 0x09
    1e7e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e80:	6f 81       	ldd	r22, Y+7	; 0x07
    1e82:	78 85       	ldd	r23, Y+8	; 0x08
    1e84:	89 85       	ldd	r24, Y+9	; 0x09
    1e86:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e88:	20 e0       	ldi	r18, 0x00	; 0
    1e8a:	30 e0       	ldi	r19, 0x00	; 0
    1e8c:	40 e8       	ldi	r20, 0x80	; 128
    1e8e:	5f e3       	ldi	r21, 0x3F	; 63
    1e90:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e94:	88 23       	and	r24, r24
    1e96:	2c f4       	brge	.+10     	; 0x1ea2 <LCD_vidInit+0x5d6>
		__ticks = 1;
    1e98:	81 e0       	ldi	r24, 0x01	; 1
    1e9a:	90 e0       	ldi	r25, 0x00	; 0
    1e9c:	9e 83       	std	Y+6, r25	; 0x06
    1e9e:	8d 83       	std	Y+5, r24	; 0x05
    1ea0:	3f c0       	rjmp	.+126    	; 0x1f20 <LCD_vidInit+0x654>
	else if (__tmp > 65535)
    1ea2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ea4:	78 85       	ldd	r23, Y+8	; 0x08
    1ea6:	89 85       	ldd	r24, Y+9	; 0x09
    1ea8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1eaa:	20 e0       	ldi	r18, 0x00	; 0
    1eac:	3f ef       	ldi	r19, 0xFF	; 255
    1eae:	4f e7       	ldi	r20, 0x7F	; 127
    1eb0:	57 e4       	ldi	r21, 0x47	; 71
    1eb2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1eb6:	18 16       	cp	r1, r24
    1eb8:	4c f5       	brge	.+82     	; 0x1f0c <LCD_vidInit+0x640>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1eba:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ebc:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ebe:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ec0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ec2:	20 e0       	ldi	r18, 0x00	; 0
    1ec4:	30 e0       	ldi	r19, 0x00	; 0
    1ec6:	40 e2       	ldi	r20, 0x20	; 32
    1ec8:	51 e4       	ldi	r21, 0x41	; 65
    1eca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ece:	dc 01       	movw	r26, r24
    1ed0:	cb 01       	movw	r24, r22
    1ed2:	bc 01       	movw	r22, r24
    1ed4:	cd 01       	movw	r24, r26
    1ed6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eda:	dc 01       	movw	r26, r24
    1edc:	cb 01       	movw	r24, r22
    1ede:	9e 83       	std	Y+6, r25	; 0x06
    1ee0:	8d 83       	std	Y+5, r24	; 0x05
    1ee2:	0f c0       	rjmp	.+30     	; 0x1f02 <LCD_vidInit+0x636>
    1ee4:	88 ec       	ldi	r24, 0xC8	; 200
    1ee6:	90 e0       	ldi	r25, 0x00	; 0
    1ee8:	9c 83       	std	Y+4, r25	; 0x04
    1eea:	8b 83       	std	Y+3, r24	; 0x03
    1eec:	8b 81       	ldd	r24, Y+3	; 0x03
    1eee:	9c 81       	ldd	r25, Y+4	; 0x04
    1ef0:	01 97       	sbiw	r24, 0x01	; 1
    1ef2:	f1 f7       	brne	.-4      	; 0x1ef0 <LCD_vidInit+0x624>
    1ef4:	9c 83       	std	Y+4, r25	; 0x04
    1ef6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ef8:	8d 81       	ldd	r24, Y+5	; 0x05
    1efa:	9e 81       	ldd	r25, Y+6	; 0x06
    1efc:	01 97       	sbiw	r24, 0x01	; 1
    1efe:	9e 83       	std	Y+6, r25	; 0x06
    1f00:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f02:	8d 81       	ldd	r24, Y+5	; 0x05
    1f04:	9e 81       	ldd	r25, Y+6	; 0x06
    1f06:	00 97       	sbiw	r24, 0x00	; 0
    1f08:	69 f7       	brne	.-38     	; 0x1ee4 <LCD_vidInit+0x618>
    1f0a:	14 c0       	rjmp	.+40     	; 0x1f34 <LCD_vidInit+0x668>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f0c:	6f 81       	ldd	r22, Y+7	; 0x07
    1f0e:	78 85       	ldd	r23, Y+8	; 0x08
    1f10:	89 85       	ldd	r24, Y+9	; 0x09
    1f12:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f18:	dc 01       	movw	r26, r24
    1f1a:	cb 01       	movw	r24, r22
    1f1c:	9e 83       	std	Y+6, r25	; 0x06
    1f1e:	8d 83       	std	Y+5, r24	; 0x05
    1f20:	8d 81       	ldd	r24, Y+5	; 0x05
    1f22:	9e 81       	ldd	r25, Y+6	; 0x06
    1f24:	9a 83       	std	Y+2, r25	; 0x02
    1f26:	89 83       	std	Y+1, r24	; 0x01
    1f28:	89 81       	ldd	r24, Y+1	; 0x01
    1f2a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f2c:	01 97       	sbiw	r24, 0x01	; 1
    1f2e:	f1 f7       	brne	.-4      	; 0x1f2c <LCD_vidInit+0x660>
    1f30:	9a 83       	std	Y+2, r25	; 0x02
    1f32:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);


}
    1f34:	cc 5a       	subi	r28, 0xAC	; 172
    1f36:	df 4f       	sbci	r29, 0xFF	; 255
    1f38:	0f b6       	in	r0, 0x3f	; 63
    1f3a:	f8 94       	cli
    1f3c:	de bf       	out	0x3e, r29	; 62
    1f3e:	0f be       	out	0x3f, r0	; 63
    1f40:	cd bf       	out	0x3d, r28	; 61
    1f42:	cf 91       	pop	r28
    1f44:	df 91       	pop	r29
    1f46:	1f 91       	pop	r17
    1f48:	0f 91       	pop	r16
    1f4a:	08 95       	ret

00001f4c <LCD_vidSendCommand>:
void LCD_vidSendCommand(u8 u8CmdCpy){
    1f4c:	df 93       	push	r29
    1f4e:	cf 93       	push	r28
    1f50:	cd b7       	in	r28, 0x3d	; 61
    1f52:	de b7       	in	r29, 0x3e	; 62
    1f54:	2f 97       	sbiw	r28, 0x0f	; 15
    1f56:	0f b6       	in	r0, 0x3f	; 63
    1f58:	f8 94       	cli
    1f5a:	de bf       	out	0x3e, r29	; 62
    1f5c:	0f be       	out	0x3f, r0	; 63
    1f5e:	cd bf       	out	0x3d, r28	; 61
    1f60:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_RSPIN,PIN_LOW);
    1f62:	82 e0       	ldi	r24, 0x02	; 2
    1f64:	60 e0       	ldi	r22, 0x00	; 0
    1f66:	40 e0       	ldi	r20, 0x00	; 0
    1f68:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_RWPIN,PIN_LOW);
    1f6c:	82 e0       	ldi	r24, 0x02	; 2
    1f6e:	61 e0       	ldi	r22, 0x01	; 1
    1f70:	40 e0       	ldi	r20, 0x00	; 0
    1f72:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_EPIN,PIN_LOW);
    1f76:	82 e0       	ldi	r24, 0x02	; 2
    1f78:	62 e0       	ldi	r22, 0x02	; 2
    1f7a:	40 e0       	ldi	r20, 0x00	; 0
    1f7c:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
	DIO_SetPortValue(lcd_DATAPORT,u8CmdCpy);
    1f80:	83 e0       	ldi	r24, 0x03	; 3
    1f82:	6f 85       	ldd	r22, Y+15	; 0x0f
    1f84:	0e 94 4d 06 	call	0xc9a	; 0xc9a <DIO_SetPortValue>
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_EPIN,PIN_HIGH);
    1f88:	82 e0       	ldi	r24, 0x02	; 2
    1f8a:	62 e0       	ldi	r22, 0x02	; 2
    1f8c:	41 e0       	ldi	r20, 0x01	; 1
    1f8e:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
    1f92:	80 e0       	ldi	r24, 0x00	; 0
    1f94:	90 e0       	ldi	r25, 0x00	; 0
    1f96:	a0 ea       	ldi	r26, 0xA0	; 160
    1f98:	b0 e4       	ldi	r27, 0x40	; 64
    1f9a:	8b 87       	std	Y+11, r24	; 0x0b
    1f9c:	9c 87       	std	Y+12, r25	; 0x0c
    1f9e:	ad 87       	std	Y+13, r26	; 0x0d
    1fa0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1fa2:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fa4:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fa6:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fa8:	9e 85       	ldd	r25, Y+14	; 0x0e
    1faa:	20 e0       	ldi	r18, 0x00	; 0
    1fac:	30 e0       	ldi	r19, 0x00	; 0
    1fae:	4a ef       	ldi	r20, 0xFA	; 250
    1fb0:	54 e4       	ldi	r21, 0x44	; 68
    1fb2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fb6:	dc 01       	movw	r26, r24
    1fb8:	cb 01       	movw	r24, r22
    1fba:	8f 83       	std	Y+7, r24	; 0x07
    1fbc:	98 87       	std	Y+8, r25	; 0x08
    1fbe:	a9 87       	std	Y+9, r26	; 0x09
    1fc0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1fc2:	6f 81       	ldd	r22, Y+7	; 0x07
    1fc4:	78 85       	ldd	r23, Y+8	; 0x08
    1fc6:	89 85       	ldd	r24, Y+9	; 0x09
    1fc8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fca:	20 e0       	ldi	r18, 0x00	; 0
    1fcc:	30 e0       	ldi	r19, 0x00	; 0
    1fce:	40 e8       	ldi	r20, 0x80	; 128
    1fd0:	5f e3       	ldi	r21, 0x3F	; 63
    1fd2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1fd6:	88 23       	and	r24, r24
    1fd8:	2c f4       	brge	.+10     	; 0x1fe4 <LCD_vidSendCommand+0x98>
		__ticks = 1;
    1fda:	81 e0       	ldi	r24, 0x01	; 1
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
    1fde:	9e 83       	std	Y+6, r25	; 0x06
    1fe0:	8d 83       	std	Y+5, r24	; 0x05
    1fe2:	3f c0       	rjmp	.+126    	; 0x2062 <LCD_vidSendCommand+0x116>
	else if (__tmp > 65535)
    1fe4:	6f 81       	ldd	r22, Y+7	; 0x07
    1fe6:	78 85       	ldd	r23, Y+8	; 0x08
    1fe8:	89 85       	ldd	r24, Y+9	; 0x09
    1fea:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fec:	20 e0       	ldi	r18, 0x00	; 0
    1fee:	3f ef       	ldi	r19, 0xFF	; 255
    1ff0:	4f e7       	ldi	r20, 0x7F	; 127
    1ff2:	57 e4       	ldi	r21, 0x47	; 71
    1ff4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ff8:	18 16       	cp	r1, r24
    1ffa:	4c f5       	brge	.+82     	; 0x204e <LCD_vidSendCommand+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ffc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ffe:	7c 85       	ldd	r23, Y+12	; 0x0c
    2000:	8d 85       	ldd	r24, Y+13	; 0x0d
    2002:	9e 85       	ldd	r25, Y+14	; 0x0e
    2004:	20 e0       	ldi	r18, 0x00	; 0
    2006:	30 e0       	ldi	r19, 0x00	; 0
    2008:	40 e2       	ldi	r20, 0x20	; 32
    200a:	51 e4       	ldi	r21, 0x41	; 65
    200c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2010:	dc 01       	movw	r26, r24
    2012:	cb 01       	movw	r24, r22
    2014:	bc 01       	movw	r22, r24
    2016:	cd 01       	movw	r24, r26
    2018:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    201c:	dc 01       	movw	r26, r24
    201e:	cb 01       	movw	r24, r22
    2020:	9e 83       	std	Y+6, r25	; 0x06
    2022:	8d 83       	std	Y+5, r24	; 0x05
    2024:	0f c0       	rjmp	.+30     	; 0x2044 <LCD_vidSendCommand+0xf8>
    2026:	88 ec       	ldi	r24, 0xC8	; 200
    2028:	90 e0       	ldi	r25, 0x00	; 0
    202a:	9c 83       	std	Y+4, r25	; 0x04
    202c:	8b 83       	std	Y+3, r24	; 0x03
    202e:	8b 81       	ldd	r24, Y+3	; 0x03
    2030:	9c 81       	ldd	r25, Y+4	; 0x04
    2032:	01 97       	sbiw	r24, 0x01	; 1
    2034:	f1 f7       	brne	.-4      	; 0x2032 <LCD_vidSendCommand+0xe6>
    2036:	9c 83       	std	Y+4, r25	; 0x04
    2038:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    203a:	8d 81       	ldd	r24, Y+5	; 0x05
    203c:	9e 81       	ldd	r25, Y+6	; 0x06
    203e:	01 97       	sbiw	r24, 0x01	; 1
    2040:	9e 83       	std	Y+6, r25	; 0x06
    2042:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2044:	8d 81       	ldd	r24, Y+5	; 0x05
    2046:	9e 81       	ldd	r25, Y+6	; 0x06
    2048:	00 97       	sbiw	r24, 0x00	; 0
    204a:	69 f7       	brne	.-38     	; 0x2026 <LCD_vidSendCommand+0xda>
    204c:	14 c0       	rjmp	.+40     	; 0x2076 <LCD_vidSendCommand+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    204e:	6f 81       	ldd	r22, Y+7	; 0x07
    2050:	78 85       	ldd	r23, Y+8	; 0x08
    2052:	89 85       	ldd	r24, Y+9	; 0x09
    2054:	9a 85       	ldd	r25, Y+10	; 0x0a
    2056:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    205a:	dc 01       	movw	r26, r24
    205c:	cb 01       	movw	r24, r22
    205e:	9e 83       	std	Y+6, r25	; 0x06
    2060:	8d 83       	std	Y+5, r24	; 0x05
    2062:	8d 81       	ldd	r24, Y+5	; 0x05
    2064:	9e 81       	ldd	r25, Y+6	; 0x06
    2066:	9a 83       	std	Y+2, r25	; 0x02
    2068:	89 83       	std	Y+1, r24	; 0x01
    206a:	89 81       	ldd	r24, Y+1	; 0x01
    206c:	9a 81       	ldd	r25, Y+2	; 0x02
    206e:	01 97       	sbiw	r24, 0x01	; 1
    2070:	f1 f7       	brne	.-4      	; 0x206e <LCD_vidSendCommand+0x122>
    2072:	9a 83       	std	Y+2, r25	; 0x02
    2074:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_EPIN,PIN_LOW);
    2076:	82 e0       	ldi	r24, 0x02	; 2
    2078:	62 e0       	ldi	r22, 0x02	; 2
    207a:	40 e0       	ldi	r20, 0x00	; 0
    207c:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>

}
    2080:	2f 96       	adiw	r28, 0x0f	; 15
    2082:	0f b6       	in	r0, 0x3f	; 63
    2084:	f8 94       	cli
    2086:	de bf       	out	0x3e, r29	; 62
    2088:	0f be       	out	0x3f, r0	; 63
    208a:	cd bf       	out	0x3d, r28	; 61
    208c:	cf 91       	pop	r28
    208e:	df 91       	pop	r29
    2090:	08 95       	ret

00002092 <LCD_vidWriteCharctr>:
void LCD_vidWriteCharctr(u8 u8DataCpy){
    2092:	df 93       	push	r29
    2094:	cf 93       	push	r28
    2096:	cd b7       	in	r28, 0x3d	; 61
    2098:	de b7       	in	r29, 0x3e	; 62
    209a:	2f 97       	sbiw	r28, 0x0f	; 15
    209c:	0f b6       	in	r0, 0x3f	; 63
    209e:	f8 94       	cli
    20a0:	de bf       	out	0x3e, r29	; 62
    20a2:	0f be       	out	0x3f, r0	; 63
    20a4:	cd bf       	out	0x3d, r28	; 61
    20a6:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_RSPIN,PIN_HIGH);
    20a8:	82 e0       	ldi	r24, 0x02	; 2
    20aa:	60 e0       	ldi	r22, 0x00	; 0
    20ac:	41 e0       	ldi	r20, 0x01	; 1
    20ae:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_RWPIN,PIN_LOW);
    20b2:	82 e0       	ldi	r24, 0x02	; 2
    20b4:	61 e0       	ldi	r22, 0x01	; 1
    20b6:	40 e0       	ldi	r20, 0x00	; 0
    20b8:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_EPIN,PIN_LOW);
    20bc:	82 e0       	ldi	r24, 0x02	; 2
    20be:	62 e0       	ldi	r22, 0x02	; 2
    20c0:	40 e0       	ldi	r20, 0x00	; 0
    20c2:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
	DIO_SetPortValue(lcd_DATAPORT,u8DataCpy);
    20c6:	83 e0       	ldi	r24, 0x03	; 3
    20c8:	6f 85       	ldd	r22, Y+15	; 0x0f
    20ca:	0e 94 4d 06 	call	0xc9a	; 0xc9a <DIO_SetPortValue>
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_EPIN,PIN_HIGH);
    20ce:	82 e0       	ldi	r24, 0x02	; 2
    20d0:	62 e0       	ldi	r22, 0x02	; 2
    20d2:	41 e0       	ldi	r20, 0x01	; 1
    20d4:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
    20d8:	80 e0       	ldi	r24, 0x00	; 0
    20da:	90 e0       	ldi	r25, 0x00	; 0
    20dc:	a0 ea       	ldi	r26, 0xA0	; 160
    20de:	b0 e4       	ldi	r27, 0x40	; 64
    20e0:	8b 87       	std	Y+11, r24	; 0x0b
    20e2:	9c 87       	std	Y+12, r25	; 0x0c
    20e4:	ad 87       	std	Y+13, r26	; 0x0d
    20e6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    20e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    20ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    20ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    20ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    20f0:	20 e0       	ldi	r18, 0x00	; 0
    20f2:	30 e0       	ldi	r19, 0x00	; 0
    20f4:	4a ef       	ldi	r20, 0xFA	; 250
    20f6:	54 e4       	ldi	r21, 0x44	; 68
    20f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20fc:	dc 01       	movw	r26, r24
    20fe:	cb 01       	movw	r24, r22
    2100:	8f 83       	std	Y+7, r24	; 0x07
    2102:	98 87       	std	Y+8, r25	; 0x08
    2104:	a9 87       	std	Y+9, r26	; 0x09
    2106:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2108:	6f 81       	ldd	r22, Y+7	; 0x07
    210a:	78 85       	ldd	r23, Y+8	; 0x08
    210c:	89 85       	ldd	r24, Y+9	; 0x09
    210e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2110:	20 e0       	ldi	r18, 0x00	; 0
    2112:	30 e0       	ldi	r19, 0x00	; 0
    2114:	40 e8       	ldi	r20, 0x80	; 128
    2116:	5f e3       	ldi	r21, 0x3F	; 63
    2118:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    211c:	88 23       	and	r24, r24
    211e:	2c f4       	brge	.+10     	; 0x212a <LCD_vidWriteCharctr+0x98>
		__ticks = 1;
    2120:	81 e0       	ldi	r24, 0x01	; 1
    2122:	90 e0       	ldi	r25, 0x00	; 0
    2124:	9e 83       	std	Y+6, r25	; 0x06
    2126:	8d 83       	std	Y+5, r24	; 0x05
    2128:	3f c0       	rjmp	.+126    	; 0x21a8 <LCD_vidWriteCharctr+0x116>
	else if (__tmp > 65535)
    212a:	6f 81       	ldd	r22, Y+7	; 0x07
    212c:	78 85       	ldd	r23, Y+8	; 0x08
    212e:	89 85       	ldd	r24, Y+9	; 0x09
    2130:	9a 85       	ldd	r25, Y+10	; 0x0a
    2132:	20 e0       	ldi	r18, 0x00	; 0
    2134:	3f ef       	ldi	r19, 0xFF	; 255
    2136:	4f e7       	ldi	r20, 0x7F	; 127
    2138:	57 e4       	ldi	r21, 0x47	; 71
    213a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    213e:	18 16       	cp	r1, r24
    2140:	4c f5       	brge	.+82     	; 0x2194 <LCD_vidWriteCharctr+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2142:	6b 85       	ldd	r22, Y+11	; 0x0b
    2144:	7c 85       	ldd	r23, Y+12	; 0x0c
    2146:	8d 85       	ldd	r24, Y+13	; 0x0d
    2148:	9e 85       	ldd	r25, Y+14	; 0x0e
    214a:	20 e0       	ldi	r18, 0x00	; 0
    214c:	30 e0       	ldi	r19, 0x00	; 0
    214e:	40 e2       	ldi	r20, 0x20	; 32
    2150:	51 e4       	ldi	r21, 0x41	; 65
    2152:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2156:	dc 01       	movw	r26, r24
    2158:	cb 01       	movw	r24, r22
    215a:	bc 01       	movw	r22, r24
    215c:	cd 01       	movw	r24, r26
    215e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2162:	dc 01       	movw	r26, r24
    2164:	cb 01       	movw	r24, r22
    2166:	9e 83       	std	Y+6, r25	; 0x06
    2168:	8d 83       	std	Y+5, r24	; 0x05
    216a:	0f c0       	rjmp	.+30     	; 0x218a <LCD_vidWriteCharctr+0xf8>
    216c:	88 ec       	ldi	r24, 0xC8	; 200
    216e:	90 e0       	ldi	r25, 0x00	; 0
    2170:	9c 83       	std	Y+4, r25	; 0x04
    2172:	8b 83       	std	Y+3, r24	; 0x03
    2174:	8b 81       	ldd	r24, Y+3	; 0x03
    2176:	9c 81       	ldd	r25, Y+4	; 0x04
    2178:	01 97       	sbiw	r24, 0x01	; 1
    217a:	f1 f7       	brne	.-4      	; 0x2178 <LCD_vidWriteCharctr+0xe6>
    217c:	9c 83       	std	Y+4, r25	; 0x04
    217e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2180:	8d 81       	ldd	r24, Y+5	; 0x05
    2182:	9e 81       	ldd	r25, Y+6	; 0x06
    2184:	01 97       	sbiw	r24, 0x01	; 1
    2186:	9e 83       	std	Y+6, r25	; 0x06
    2188:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    218a:	8d 81       	ldd	r24, Y+5	; 0x05
    218c:	9e 81       	ldd	r25, Y+6	; 0x06
    218e:	00 97       	sbiw	r24, 0x00	; 0
    2190:	69 f7       	brne	.-38     	; 0x216c <LCD_vidWriteCharctr+0xda>
    2192:	14 c0       	rjmp	.+40     	; 0x21bc <LCD_vidWriteCharctr+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2194:	6f 81       	ldd	r22, Y+7	; 0x07
    2196:	78 85       	ldd	r23, Y+8	; 0x08
    2198:	89 85       	ldd	r24, Y+9	; 0x09
    219a:	9a 85       	ldd	r25, Y+10	; 0x0a
    219c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21a0:	dc 01       	movw	r26, r24
    21a2:	cb 01       	movw	r24, r22
    21a4:	9e 83       	std	Y+6, r25	; 0x06
    21a6:	8d 83       	std	Y+5, r24	; 0x05
    21a8:	8d 81       	ldd	r24, Y+5	; 0x05
    21aa:	9e 81       	ldd	r25, Y+6	; 0x06
    21ac:	9a 83       	std	Y+2, r25	; 0x02
    21ae:	89 83       	std	Y+1, r24	; 0x01
    21b0:	89 81       	ldd	r24, Y+1	; 0x01
    21b2:	9a 81       	ldd	r25, Y+2	; 0x02
    21b4:	01 97       	sbiw	r24, 0x01	; 1
    21b6:	f1 f7       	brne	.-4      	; 0x21b4 <LCD_vidWriteCharctr+0x122>
    21b8:	9a 83       	std	Y+2, r25	; 0x02
    21ba:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_EPIN,PIN_LOW);
    21bc:	82 e0       	ldi	r24, 0x02	; 2
    21be:	62 e0       	ldi	r22, 0x02	; 2
    21c0:	40 e0       	ldi	r20, 0x00	; 0
    21c2:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_SetPinValue>
}
    21c6:	2f 96       	adiw	r28, 0x0f	; 15
    21c8:	0f b6       	in	r0, 0x3f	; 63
    21ca:	f8 94       	cli
    21cc:	de bf       	out	0x3e, r29	; 62
    21ce:	0f be       	out	0x3f, r0	; 63
    21d0:	cd bf       	out	0x3d, r28	; 61
    21d2:	cf 91       	pop	r28
    21d4:	df 91       	pop	r29
    21d6:	08 95       	ret

000021d8 <LCD_vidWriteString>:
void LCD_vidWriteString (u8* pu8StringCpy, u8 u8Index){
    21d8:	df 93       	push	r29
    21da:	cf 93       	push	r28
    21dc:	00 d0       	rcall	.+0      	; 0x21de <LCD_vidWriteString+0x6>
    21de:	00 d0       	rcall	.+0      	; 0x21e0 <LCD_vidWriteString+0x8>
    21e0:	cd b7       	in	r28, 0x3d	; 61
    21e2:	de b7       	in	r29, 0x3e	; 62
    21e4:	9b 83       	std	Y+3, r25	; 0x03
    21e6:	8a 83       	std	Y+2, r24	; 0x02
    21e8:	6c 83       	std	Y+4, r22	; 0x04
	u8 i=0;
    21ea:	19 82       	std	Y+1, r1	; 0x01
	for(i=0;i<u8Index;i++){
    21ec:	19 82       	std	Y+1, r1	; 0x01
    21ee:	0e c0       	rjmp	.+28     	; 0x220c <LCD_vidWriteString+0x34>
		LCD_vidWriteCharctr(pu8StringCpy[i]);
    21f0:	89 81       	ldd	r24, Y+1	; 0x01
    21f2:	28 2f       	mov	r18, r24
    21f4:	30 e0       	ldi	r19, 0x00	; 0
    21f6:	8a 81       	ldd	r24, Y+2	; 0x02
    21f8:	9b 81       	ldd	r25, Y+3	; 0x03
    21fa:	fc 01       	movw	r30, r24
    21fc:	e2 0f       	add	r30, r18
    21fe:	f3 1f       	adc	r31, r19
    2200:	80 81       	ld	r24, Z
    2202:	0e 94 49 10 	call	0x2092	; 0x2092 <LCD_vidWriteCharctr>
	_delay_ms(5);
	DIO_SetPinValue(lcd_CONTROLPORT,lcd_EPIN,PIN_LOW);
}
void LCD_vidWriteString (u8* pu8StringCpy, u8 u8Index){
	u8 i=0;
	for(i=0;i<u8Index;i++){
    2206:	89 81       	ldd	r24, Y+1	; 0x01
    2208:	8f 5f       	subi	r24, 0xFF	; 255
    220a:	89 83       	std	Y+1, r24	; 0x01
    220c:	99 81       	ldd	r25, Y+1	; 0x01
    220e:	8c 81       	ldd	r24, Y+4	; 0x04
    2210:	98 17       	cp	r25, r24
    2212:	70 f3       	brcs	.-36     	; 0x21f0 <LCD_vidWriteString+0x18>
		LCD_vidWriteCharctr(pu8StringCpy[i]);

	}
}
    2214:	0f 90       	pop	r0
    2216:	0f 90       	pop	r0
    2218:	0f 90       	pop	r0
    221a:	0f 90       	pop	r0
    221c:	cf 91       	pop	r28
    221e:	df 91       	pop	r29
    2220:	08 95       	ret

00002222 <Gotoxy>:
void Gotoxy (u8 Y,u8 X){
    2222:	df 93       	push	r29
    2224:	cf 93       	push	r28
    2226:	00 d0       	rcall	.+0      	; 0x2228 <Gotoxy+0x6>
    2228:	00 d0       	rcall	.+0      	; 0x222a <Gotoxy+0x8>
    222a:	cd b7       	in	r28, 0x3d	; 61
    222c:	de b7       	in	r29, 0x3e	; 62
    222e:	89 83       	std	Y+1, r24	; 0x01
    2230:	6a 83       	std	Y+2, r22	; 0x02
	if (X>=0 && X<=16)
    2232:	8a 81       	ldd	r24, Y+2	; 0x02
    2234:	81 31       	cpi	r24, 0x11	; 17
    2236:	c8 f4       	brcc	.+50     	; 0x226a <Gotoxy+0x48>
	{
		switch(Y)
    2238:	89 81       	ldd	r24, Y+1	; 0x01
    223a:	28 2f       	mov	r18, r24
    223c:	30 e0       	ldi	r19, 0x00	; 0
    223e:	3c 83       	std	Y+4, r19	; 0x04
    2240:	2b 83       	std	Y+3, r18	; 0x03
    2242:	8b 81       	ldd	r24, Y+3	; 0x03
    2244:	9c 81       	ldd	r25, Y+4	; 0x04
    2246:	81 30       	cpi	r24, 0x01	; 1
    2248:	91 05       	cpc	r25, r1
    224a:	31 f0       	breq	.+12     	; 0x2258 <Gotoxy+0x36>
    224c:	2b 81       	ldd	r18, Y+3	; 0x03
    224e:	3c 81       	ldd	r19, Y+4	; 0x04
    2250:	22 30       	cpi	r18, 0x02	; 2
    2252:	31 05       	cpc	r19, r1
    2254:	31 f0       	breq	.+12     	; 0x2262 <Gotoxy+0x40>
    2256:	09 c0       	rjmp	.+18     	; 0x226a <Gotoxy+0x48>
		{
		case 1:
			LCD_vidSendCommand(X+128);
    2258:	8a 81       	ldd	r24, Y+2	; 0x02
    225a:	80 58       	subi	r24, 0x80	; 128
    225c:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_vidSendCommand>
    2260:	04 c0       	rjmp	.+8      	; 0x226a <Gotoxy+0x48>
			break;
		case 2:
			LCD_vidSendCommand(X+192);
    2262:	8a 81       	ldd	r24, Y+2	; 0x02
    2264:	80 54       	subi	r24, 0x40	; 64
    2266:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_vidSendCommand>
			break;
		default:
			break;
		}
	}
}
    226a:	0f 90       	pop	r0
    226c:	0f 90       	pop	r0
    226e:	0f 90       	pop	r0
    2270:	0f 90       	pop	r0
    2272:	cf 91       	pop	r28
    2274:	df 91       	pop	r29
    2276:	08 95       	ret

00002278 <TIM0_voidInitialize>:


void (*OVF_0_callback) (void)= 0;
void (*CTC_0_callback) (void)= 0;

void TIM0_voidInitialize(void){
    2278:	df 93       	push	r29
    227a:	cf 93       	push	r28
    227c:	cd b7       	in	r28, 0x3d	; 61
    227e:	de b7       	in	r29, 0x3e	; 62
//Select mode manually
SET_BIT(TCCR0_Register,WGM01);
    2280:	a3 e5       	ldi	r26, 0x53	; 83
    2282:	b0 e0       	ldi	r27, 0x00	; 0
    2284:	e3 e5       	ldi	r30, 0x53	; 83
    2286:	f0 e0       	ldi	r31, 0x00	; 0
    2288:	80 81       	ld	r24, Z
    228a:	88 60       	ori	r24, 0x08	; 8
    228c:	8c 93       	st	X, r24
SET_BIT(TCCR0_Register,WGM00);
    228e:	a3 e5       	ldi	r26, 0x53	; 83
    2290:	b0 e0       	ldi	r27, 0x00	; 0
    2292:	e3 e5       	ldi	r30, 0x53	; 83
    2294:	f0 e0       	ldi	r31, 0x00	; 0
    2296:	80 81       	ld	r24, Z
    2298:	80 64       	ori	r24, 0x40	; 64
    229a:	8c 93       	st	X, r24

//Fast PWM mode manually
SET_BIT(TCCR0_Register,COM01);
    229c:	a3 e5       	ldi	r26, 0x53	; 83
    229e:	b0 e0       	ldi	r27, 0x00	; 0
    22a0:	e3 e5       	ldi	r30, 0x53	; 83
    22a2:	f0 e0       	ldi	r31, 0x00	; 0
    22a4:	80 81       	ld	r24, Z
    22a6:	80 62       	ori	r24, 0x20	; 32
    22a8:	8c 93       	st	X, r24
CLR_BIT(TCCR0_Register,COM00);
    22aa:	a3 e5       	ldi	r26, 0x53	; 83
    22ac:	b0 e0       	ldi	r27, 0x00	; 0
    22ae:	e3 e5       	ldi	r30, 0x53	; 83
    22b0:	f0 e0       	ldi	r31, 0x00	; 0
    22b2:	80 81       	ld	r24, Z
    22b4:	8f 7e       	andi	r24, 0xEF	; 239
    22b6:	8c 93       	st	X, r24

CLR_BIT(TCCR0_Register,CS00);
    22b8:	a3 e5       	ldi	r26, 0x53	; 83
    22ba:	b0 e0       	ldi	r27, 0x00	; 0
    22bc:	e3 e5       	ldi	r30, 0x53	; 83
    22be:	f0 e0       	ldi	r31, 0x00	; 0
    22c0:	80 81       	ld	r24, Z
    22c2:	8e 7f       	andi	r24, 0xFE	; 254
    22c4:	8c 93       	st	X, r24
CLR_BIT(TCCR0_Register,CS02);
    22c6:	a3 e5       	ldi	r26, 0x53	; 83
    22c8:	b0 e0       	ldi	r27, 0x00	; 0
    22ca:	e3 e5       	ldi	r30, 0x53	; 83
    22cc:	f0 e0       	ldi	r31, 0x00	; 0
    22ce:	80 81       	ld	r24, Z
    22d0:	8b 7f       	andi	r24, 0xFB	; 251
    22d2:	8c 93       	st	X, r24
SET_BIT(TCCR0_Register,CS01);
    22d4:	a3 e5       	ldi	r26, 0x53	; 83
    22d6:	b0 e0       	ldi	r27, 0x00	; 0
    22d8:	e3 e5       	ldi	r30, 0x53	; 83
    22da:	f0 e0       	ldi	r31, 0x00	; 0
    22dc:	80 81       	ld	r24, Z
    22de:	82 60       	ori	r24, 0x02	; 2
    22e0:	8c 93       	st	X, r24
}
    22e2:	cf 91       	pop	r28
    22e4:	df 91       	pop	r29
    22e6:	08 95       	ret

000022e8 <TIM0_voidSetTimerReg>:

void TIM0_voidSetTimerReg(u8 Copy_u8Value){
    22e8:	df 93       	push	r29
    22ea:	cf 93       	push	r28
    22ec:	0f 92       	push	r0
    22ee:	cd b7       	in	r28, 0x3d	; 61
    22f0:	de b7       	in	r29, 0x3e	; 62
    22f2:	89 83       	std	Y+1, r24	; 0x01
TCNT0_Register= Copy_u8Value;
    22f4:	e2 e5       	ldi	r30, 0x52	; 82
    22f6:	f0 e0       	ldi	r31, 0x00	; 0
    22f8:	89 81       	ldd	r24, Y+1	; 0x01
    22fa:	80 83       	st	Z, r24
}
    22fc:	0f 90       	pop	r0
    22fe:	cf 91       	pop	r28
    2300:	df 91       	pop	r29
    2302:	08 95       	ret

00002304 <TIM0_voidSetCompareVal>:

void TIM0_voidSetCompareVal(u8 Copy_u8Value){
    2304:	df 93       	push	r29
    2306:	cf 93       	push	r28
    2308:	0f 92       	push	r0
    230a:	cd b7       	in	r28, 0x3d	; 61
    230c:	de b7       	in	r29, 0x3e	; 62
    230e:	89 83       	std	Y+1, r24	; 0x01
OCR0_Register=Copy_u8Value;
    2310:	ec e5       	ldi	r30, 0x5C	; 92
    2312:	f0 e0       	ldi	r31, 0x00	; 0
    2314:	89 81       	ldd	r24, Y+1	; 0x01
    2316:	80 83       	st	Z, r24
}
    2318:	0f 90       	pop	r0
    231a:	cf 91       	pop	r28
    231c:	df 91       	pop	r29
    231e:	08 95       	ret

00002320 <TIM0_voidEnableOVINT>:

void TIM0_voidEnableOVINT(void){
    2320:	df 93       	push	r29
    2322:	cf 93       	push	r28
    2324:	cd b7       	in	r28, 0x3d	; 61
    2326:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK_Register,0);
    2328:	a9 e5       	ldi	r26, 0x59	; 89
    232a:	b0 e0       	ldi	r27, 0x00	; 0
    232c:	e9 e5       	ldi	r30, 0x59	; 89
    232e:	f0 e0       	ldi	r31, 0x00	; 0
    2330:	80 81       	ld	r24, Z
    2332:	81 60       	ori	r24, 0x01	; 1
    2334:	8c 93       	st	X, r24
}
    2336:	cf 91       	pop	r28
    2338:	df 91       	pop	r29
    233a:	08 95       	ret

0000233c <TIM0_voidDisableOVINT>:

void TIM0_voidDisableOVINT(void){
    233c:	df 93       	push	r29
    233e:	cf 93       	push	r28
    2340:	cd b7       	in	r28, 0x3d	; 61
    2342:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK_Register,0);
    2344:	a9 e5       	ldi	r26, 0x59	; 89
    2346:	b0 e0       	ldi	r27, 0x00	; 0
    2348:	e9 e5       	ldi	r30, 0x59	; 89
    234a:	f0 e0       	ldi	r31, 0x00	; 0
    234c:	80 81       	ld	r24, Z
    234e:	8e 7f       	andi	r24, 0xFE	; 254
    2350:	8c 93       	st	X, r24
}
    2352:	cf 91       	pop	r28
    2354:	df 91       	pop	r29
    2356:	08 95       	ret

00002358 <TIM0_voidEnableCTCINT>:

void TIM0_voidEnableCTCINT(void){
    2358:	df 93       	push	r29
    235a:	cf 93       	push	r28
    235c:	cd b7       	in	r28, 0x3d	; 61
    235e:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK_Register,1);
    2360:	a9 e5       	ldi	r26, 0x59	; 89
    2362:	b0 e0       	ldi	r27, 0x00	; 0
    2364:	e9 e5       	ldi	r30, 0x59	; 89
    2366:	f0 e0       	ldi	r31, 0x00	; 0
    2368:	80 81       	ld	r24, Z
    236a:	82 60       	ori	r24, 0x02	; 2
    236c:	8c 93       	st	X, r24
}
    236e:	cf 91       	pop	r28
    2370:	df 91       	pop	r29
    2372:	08 95       	ret

00002374 <TIM0_voidDisableCTCINT>:

void TIM0_voidDisableCTCINT(void){
    2374:	df 93       	push	r29
    2376:	cf 93       	push	r28
    2378:	cd b7       	in	r28, 0x3d	; 61
    237a:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK_Register,1);
    237c:	a9 e5       	ldi	r26, 0x59	; 89
    237e:	b0 e0       	ldi	r27, 0x00	; 0
    2380:	e9 e5       	ldi	r30, 0x59	; 89
    2382:	f0 e0       	ldi	r31, 0x00	; 0
    2384:	80 81       	ld	r24, Z
    2386:	8d 7f       	andi	r24, 0xFD	; 253
    2388:	8c 93       	st	X, r24
}
    238a:	cf 91       	pop	r28
    238c:	df 91       	pop	r29
    238e:	08 95       	ret

00002390 <TIM0_voidSetOVCallback>:

void TIM0_voidSetOVCallback( void (*callback_Copy_ptr) (void) ){
    2390:	df 93       	push	r29
    2392:	cf 93       	push	r28
    2394:	00 d0       	rcall	.+0      	; 0x2396 <TIM0_voidSetOVCallback+0x6>
    2396:	cd b7       	in	r28, 0x3d	; 61
    2398:	de b7       	in	r29, 0x3e	; 62
    239a:	9a 83       	std	Y+2, r25	; 0x02
    239c:	89 83       	std	Y+1, r24	; 0x01
	OVF_0_callback=callback_Copy_ptr;
    239e:	89 81       	ldd	r24, Y+1	; 0x01
    23a0:	9a 81       	ldd	r25, Y+2	; 0x02
    23a2:	90 93 7f 00 	sts	0x007F, r25
    23a6:	80 93 7e 00 	sts	0x007E, r24

}
    23aa:	0f 90       	pop	r0
    23ac:	0f 90       	pop	r0
    23ae:	cf 91       	pop	r28
    23b0:	df 91       	pop	r29
    23b2:	08 95       	ret

000023b4 <TIM0_voidSetCTCCallback>:

void TIM0_voidSetCTCCallback( void (*callback_Copy_ptr) (void) ){
    23b4:	df 93       	push	r29
    23b6:	cf 93       	push	r28
    23b8:	00 d0       	rcall	.+0      	; 0x23ba <TIM0_voidSetCTCCallback+0x6>
    23ba:	cd b7       	in	r28, 0x3d	; 61
    23bc:	de b7       	in	r29, 0x3e	; 62
    23be:	9a 83       	std	Y+2, r25	; 0x02
    23c0:	89 83       	std	Y+1, r24	; 0x01
	CTC_0_callback=callback_Copy_ptr;
    23c2:	89 81       	ldd	r24, Y+1	; 0x01
    23c4:	9a 81       	ldd	r25, Y+2	; 0x02
    23c6:	90 93 81 00 	sts	0x0081, r25
    23ca:	80 93 80 00 	sts	0x0080, r24
}
    23ce:	0f 90       	pop	r0
    23d0:	0f 90       	pop	r0
    23d2:	cf 91       	pop	r28
    23d4:	df 91       	pop	r29
    23d6:	08 95       	ret

000023d8 <__vector_10>:



void __vector_10 (void) __attribute__ ((signal,used, externally_visible)) ; \
void __vector_10 (void){
    23d8:	1f 92       	push	r1
    23da:	0f 92       	push	r0
    23dc:	0f b6       	in	r0, 0x3f	; 63
    23de:	0f 92       	push	r0
    23e0:	11 24       	eor	r1, r1
    23e2:	2f 93       	push	r18
    23e4:	3f 93       	push	r19
    23e6:	4f 93       	push	r20
    23e8:	5f 93       	push	r21
    23ea:	6f 93       	push	r22
    23ec:	7f 93       	push	r23
    23ee:	8f 93       	push	r24
    23f0:	9f 93       	push	r25
    23f2:	af 93       	push	r26
    23f4:	bf 93       	push	r27
    23f6:	ef 93       	push	r30
    23f8:	ff 93       	push	r31
    23fa:	df 93       	push	r29
    23fc:	cf 93       	push	r28
    23fe:	cd b7       	in	r28, 0x3d	; 61
    2400:	de b7       	in	r29, 0x3e	; 62
	CTC_0_callback();
    2402:	e0 91 80 00 	lds	r30, 0x0080
    2406:	f0 91 81 00 	lds	r31, 0x0081
    240a:	09 95       	icall
}
    240c:	cf 91       	pop	r28
    240e:	df 91       	pop	r29
    2410:	ff 91       	pop	r31
    2412:	ef 91       	pop	r30
    2414:	bf 91       	pop	r27
    2416:	af 91       	pop	r26
    2418:	9f 91       	pop	r25
    241a:	8f 91       	pop	r24
    241c:	7f 91       	pop	r23
    241e:	6f 91       	pop	r22
    2420:	5f 91       	pop	r21
    2422:	4f 91       	pop	r20
    2424:	3f 91       	pop	r19
    2426:	2f 91       	pop	r18
    2428:	0f 90       	pop	r0
    242a:	0f be       	out	0x3f, r0	; 63
    242c:	0f 90       	pop	r0
    242e:	1f 90       	pop	r1
    2430:	18 95       	reti

00002432 <__vector_11>:


void __vector_11 (void) __attribute__ ((signal,used, externally_visible)) ; \
void __vector_11 (void){
    2432:	1f 92       	push	r1
    2434:	0f 92       	push	r0
    2436:	0f b6       	in	r0, 0x3f	; 63
    2438:	0f 92       	push	r0
    243a:	11 24       	eor	r1, r1
    243c:	2f 93       	push	r18
    243e:	3f 93       	push	r19
    2440:	4f 93       	push	r20
    2442:	5f 93       	push	r21
    2444:	6f 93       	push	r22
    2446:	7f 93       	push	r23
    2448:	8f 93       	push	r24
    244a:	9f 93       	push	r25
    244c:	af 93       	push	r26
    244e:	bf 93       	push	r27
    2450:	ef 93       	push	r30
    2452:	ff 93       	push	r31
    2454:	df 93       	push	r29
    2456:	cf 93       	push	r28
    2458:	cd b7       	in	r28, 0x3d	; 61
    245a:	de b7       	in	r29, 0x3e	; 62
	OVF_0_callback();
    245c:	e0 91 7e 00 	lds	r30, 0x007E
    2460:	f0 91 7f 00 	lds	r31, 0x007F
    2464:	09 95       	icall
}
    2466:	cf 91       	pop	r28
    2468:	df 91       	pop	r29
    246a:	ff 91       	pop	r31
    246c:	ef 91       	pop	r30
    246e:	bf 91       	pop	r27
    2470:	af 91       	pop	r26
    2472:	9f 91       	pop	r25
    2474:	8f 91       	pop	r24
    2476:	7f 91       	pop	r23
    2478:	6f 91       	pop	r22
    247a:	5f 91       	pop	r21
    247c:	4f 91       	pop	r20
    247e:	3f 91       	pop	r19
    2480:	2f 91       	pop	r18
    2482:	0f 90       	pop	r0
    2484:	0f be       	out	0x3f, r0	; 63
    2486:	0f 90       	pop	r0
    2488:	1f 90       	pop	r1
    248a:	18 95       	reti

0000248c <Mapping>:

u32 Mapping (u32 Range1_max,u32 Range1_min,u32 Range2_max,u32 Range2_min,u32 Range1_reading){
    248c:	af 92       	push	r10
    248e:	bf 92       	push	r11
    2490:	cf 92       	push	r12
    2492:	df 92       	push	r13
    2494:	ef 92       	push	r14
    2496:	ff 92       	push	r15
    2498:	0f 93       	push	r16
    249a:	1f 93       	push	r17
    249c:	df 93       	push	r29
    249e:	cf 93       	push	r28
    24a0:	cd b7       	in	r28, 0x3d	; 61
    24a2:	de b7       	in	r29, 0x3e	; 62
    24a4:	60 97       	sbiw	r28, 0x10	; 16
    24a6:	0f b6       	in	r0, 0x3f	; 63
    24a8:	f8 94       	cli
    24aa:	de bf       	out	0x3e, r29	; 62
    24ac:	0f be       	out	0x3f, r0	; 63
    24ae:	cd bf       	out	0x3d, r28	; 61
    24b0:	69 83       	std	Y+1, r22	; 0x01
    24b2:	7a 83       	std	Y+2, r23	; 0x02
    24b4:	8b 83       	std	Y+3, r24	; 0x03
    24b6:	9c 83       	std	Y+4, r25	; 0x04
    24b8:	2d 83       	std	Y+5, r18	; 0x05
    24ba:	3e 83       	std	Y+6, r19	; 0x06
    24bc:	4f 83       	std	Y+7, r20	; 0x07
    24be:	58 87       	std	Y+8, r21	; 0x08
    24c0:	e9 86       	std	Y+9, r14	; 0x09
    24c2:	fa 86       	std	Y+10, r15	; 0x0a
    24c4:	0b 87       	std	Y+11, r16	; 0x0b
    24c6:	1c 87       	std	Y+12, r17	; 0x0c
    24c8:	ad 86       	std	Y+13, r10	; 0x0d
    24ca:	be 86       	std	Y+14, r11	; 0x0e
    24cc:	cf 86       	std	Y+15, r12	; 0x0f
    24ce:	d8 8a       	std	Y+16, r13	; 0x10

	return (Range2_max-((Range2_max-Range2_min)*(Range1_max-Range1_reading)/(Range1_max-Range1_min)));
    24d0:	29 85       	ldd	r18, Y+9	; 0x09
    24d2:	3a 85       	ldd	r19, Y+10	; 0x0a
    24d4:	4b 85       	ldd	r20, Y+11	; 0x0b
    24d6:	5c 85       	ldd	r21, Y+12	; 0x0c
    24d8:	8d 85       	ldd	r24, Y+13	; 0x0d
    24da:	9e 85       	ldd	r25, Y+14	; 0x0e
    24dc:	af 85       	ldd	r26, Y+15	; 0x0f
    24de:	b8 89       	ldd	r27, Y+16	; 0x10
    24e0:	79 01       	movw	r14, r18
    24e2:	8a 01       	movw	r16, r20
    24e4:	e8 1a       	sub	r14, r24
    24e6:	f9 0a       	sbc	r15, r25
    24e8:	0a 0b       	sbc	r16, r26
    24ea:	1b 0b       	sbc	r17, r27
    24ec:	29 81       	ldd	r18, Y+1	; 0x01
    24ee:	3a 81       	ldd	r19, Y+2	; 0x02
    24f0:	4b 81       	ldd	r20, Y+3	; 0x03
    24f2:	5c 81       	ldd	r21, Y+4	; 0x04
    24f4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    24f6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    24f8:	af 8d       	ldd	r26, Y+31	; 0x1f
    24fa:	b8 a1       	ldd	r27, Y+32	; 0x20
    24fc:	28 1b       	sub	r18, r24
    24fe:	39 0b       	sbc	r19, r25
    2500:	4a 0b       	sbc	r20, r26
    2502:	5b 0b       	sbc	r21, r27
    2504:	c8 01       	movw	r24, r16
    2506:	b7 01       	movw	r22, r14
    2508:	0e 94 c7 14 	call	0x298e	; 0x298e <__mulsi3>
    250c:	7b 01       	movw	r14, r22
    250e:	8c 01       	movw	r16, r24
    2510:	29 81       	ldd	r18, Y+1	; 0x01
    2512:	3a 81       	ldd	r19, Y+2	; 0x02
    2514:	4b 81       	ldd	r20, Y+3	; 0x03
    2516:	5c 81       	ldd	r21, Y+4	; 0x04
    2518:	8d 81       	ldd	r24, Y+5	; 0x05
    251a:	9e 81       	ldd	r25, Y+6	; 0x06
    251c:	af 81       	ldd	r26, Y+7	; 0x07
    251e:	b8 85       	ldd	r27, Y+8	; 0x08
    2520:	28 1b       	sub	r18, r24
    2522:	39 0b       	sbc	r19, r25
    2524:	4a 0b       	sbc	r20, r26
    2526:	5b 0b       	sbc	r21, r27
    2528:	c8 01       	movw	r24, r16
    252a:	b7 01       	movw	r22, r14
    252c:	0e 94 e6 14 	call	0x29cc	; 0x29cc <__udivmodsi4>
    2530:	da 01       	movw	r26, r20
    2532:	c9 01       	movw	r24, r18
    2534:	9c 01       	movw	r18, r24
    2536:	ad 01       	movw	r20, r26
    2538:	89 85       	ldd	r24, Y+9	; 0x09
    253a:	9a 85       	ldd	r25, Y+10	; 0x0a
    253c:	ab 85       	ldd	r26, Y+11	; 0x0b
    253e:	bc 85       	ldd	r27, Y+12	; 0x0c
    2540:	82 1b       	sub	r24, r18
    2542:	93 0b       	sbc	r25, r19
    2544:	a4 0b       	sbc	r26, r20
    2546:	b5 0b       	sbc	r27, r21
}
    2548:	bc 01       	movw	r22, r24
    254a:	cd 01       	movw	r24, r26
    254c:	60 96       	adiw	r28, 0x10	; 16
    254e:	0f b6       	in	r0, 0x3f	; 63
    2550:	f8 94       	cli
    2552:	de bf       	out	0x3e, r29	; 62
    2554:	0f be       	out	0x3f, r0	; 63
    2556:	cd bf       	out	0x3d, r28	; 61
    2558:	cf 91       	pop	r28
    255a:	df 91       	pop	r29
    255c:	1f 91       	pop	r17
    255e:	0f 91       	pop	r16
    2560:	ff 90       	pop	r15
    2562:	ef 90       	pop	r14
    2564:	df 90       	pop	r13
    2566:	cf 90       	pop	r12
    2568:	bf 90       	pop	r11
    256a:	af 90       	pop	r10
    256c:	08 95       	ret

0000256e <TIM1_voidInitialize>:

void TIM1_voidInitialize(void){
    256e:	df 93       	push	r29
    2570:	cf 93       	push	r28
    2572:	cd b7       	in	r28, 0x3d	; 61
    2574:	de b7       	in	r29, 0x3e	; 62
SET_BIT(TCCR1A_Register,7);
    2576:	af e4       	ldi	r26, 0x4F	; 79
    2578:	b0 e0       	ldi	r27, 0x00	; 0
    257a:	ef e4       	ldi	r30, 0x4F	; 79
    257c:	f0 e0       	ldi	r31, 0x00	; 0
    257e:	80 81       	ld	r24, Z
    2580:	80 68       	ori	r24, 0x80	; 128
    2582:	8c 93       	st	X, r24
CLR_BIT(TCCR1A_Register,6);
    2584:	af e4       	ldi	r26, 0x4F	; 79
    2586:	b0 e0       	ldi	r27, 0x00	; 0
    2588:	ef e4       	ldi	r30, 0x4F	; 79
    258a:	f0 e0       	ldi	r31, 0x00	; 0
    258c:	80 81       	ld	r24, Z
    258e:	8f 7b       	andi	r24, 0xBF	; 191
    2590:	8c 93       	st	X, r24

SET_BIT(TCCR1A_Register,1);
    2592:	af e4       	ldi	r26, 0x4F	; 79
    2594:	b0 e0       	ldi	r27, 0x00	; 0
    2596:	ef e4       	ldi	r30, 0x4F	; 79
    2598:	f0 e0       	ldi	r31, 0x00	; 0
    259a:	80 81       	ld	r24, Z
    259c:	82 60       	ori	r24, 0x02	; 2
    259e:	8c 93       	st	X, r24
CLR_BIT(TCCR1A_Register,0);
    25a0:	af e4       	ldi	r26, 0x4F	; 79
    25a2:	b0 e0       	ldi	r27, 0x00	; 0
    25a4:	ef e4       	ldi	r30, 0x4F	; 79
    25a6:	f0 e0       	ldi	r31, 0x00	; 0
    25a8:	80 81       	ld	r24, Z
    25aa:	8e 7f       	andi	r24, 0xFE	; 254
    25ac:	8c 93       	st	X, r24
SET_BIT(TCCR1B_Register,3);
    25ae:	ae e4       	ldi	r26, 0x4E	; 78
    25b0:	b0 e0       	ldi	r27, 0x00	; 0
    25b2:	ee e4       	ldi	r30, 0x4E	; 78
    25b4:	f0 e0       	ldi	r31, 0x00	; 0
    25b6:	80 81       	ld	r24, Z
    25b8:	88 60       	ori	r24, 0x08	; 8
    25ba:	8c 93       	st	X, r24
SET_BIT(TCCR1B_Register,4);
    25bc:	ae e4       	ldi	r26, 0x4E	; 78
    25be:	b0 e0       	ldi	r27, 0x00	; 0
    25c0:	ee e4       	ldi	r30, 0x4E	; 78
    25c2:	f0 e0       	ldi	r31, 0x00	; 0
    25c4:	80 81       	ld	r24, Z
    25c6:	80 61       	ori	r24, 0x10	; 16
    25c8:	8c 93       	st	X, r24

//Prescaler
CLR_BIT(TCCR1B_Register,0);
    25ca:	ae e4       	ldi	r26, 0x4E	; 78
    25cc:	b0 e0       	ldi	r27, 0x00	; 0
    25ce:	ee e4       	ldi	r30, 0x4E	; 78
    25d0:	f0 e0       	ldi	r31, 0x00	; 0
    25d2:	80 81       	ld	r24, Z
    25d4:	8e 7f       	andi	r24, 0xFE	; 254
    25d6:	8c 93       	st	X, r24
CLR_BIT(TCCR1B_Register,2);
    25d8:	ae e4       	ldi	r26, 0x4E	; 78
    25da:	b0 e0       	ldi	r27, 0x00	; 0
    25dc:	ee e4       	ldi	r30, 0x4E	; 78
    25de:	f0 e0       	ldi	r31, 0x00	; 0
    25e0:	80 81       	ld	r24, Z
    25e2:	8b 7f       	andi	r24, 0xFB	; 251
    25e4:	8c 93       	st	X, r24
SET_BIT(TCCR1B_Register,1);
    25e6:	ae e4       	ldi	r26, 0x4E	; 78
    25e8:	b0 e0       	ldi	r27, 0x00	; 0
    25ea:	ee e4       	ldi	r30, 0x4E	; 78
    25ec:	f0 e0       	ldi	r31, 0x00	; 0
    25ee:	80 81       	ld	r24, Z
    25f0:	82 60       	ori	r24, 0x02	; 2
    25f2:	8c 93       	st	X, r24

}
    25f4:	cf 91       	pop	r28
    25f6:	df 91       	pop	r29
    25f8:	08 95       	ret

000025fa <TIM1_A_voidSetCompareVal>:
void TIM1_A_voidSetCompareVal(u16 Copy_u16Value){
    25fa:	df 93       	push	r29
    25fc:	cf 93       	push	r28
    25fe:	00 d0       	rcall	.+0      	; 0x2600 <TIM1_A_voidSetCompareVal+0x6>
    2600:	cd b7       	in	r28, 0x3d	; 61
    2602:	de b7       	in	r29, 0x3e	; 62
    2604:	9a 83       	std	Y+2, r25	; 0x02
    2606:	89 83       	std	Y+1, r24	; 0x01
OCR1A_Register=Copy_u16Value;
    2608:	ea e4       	ldi	r30, 0x4A	; 74
    260a:	f0 e0       	ldi	r31, 0x00	; 0
    260c:	89 81       	ldd	r24, Y+1	; 0x01
    260e:	9a 81       	ldd	r25, Y+2	; 0x02
    2610:	91 83       	std	Z+1, r25	; 0x01
    2612:	80 83       	st	Z, r24
}
    2614:	0f 90       	pop	r0
    2616:	0f 90       	pop	r0
    2618:	cf 91       	pop	r28
    261a:	df 91       	pop	r29
    261c:	08 95       	ret

0000261e <TIM1_A_voidSetICR>:

void TIM1_A_voidSetICR(u16 Copy_u16Value){
    261e:	df 93       	push	r29
    2620:	cf 93       	push	r28
    2622:	00 d0       	rcall	.+0      	; 0x2624 <TIM1_A_voidSetICR+0x6>
    2624:	cd b7       	in	r28, 0x3d	; 61
    2626:	de b7       	in	r29, 0x3e	; 62
    2628:	9a 83       	std	Y+2, r25	; 0x02
    262a:	89 83       	std	Y+1, r24	; 0x01
ICR1_Register=Copy_u16Value;
    262c:	e6 e4       	ldi	r30, 0x46	; 70
    262e:	f0 e0       	ldi	r31, 0x00	; 0
    2630:	89 81       	ldd	r24, Y+1	; 0x01
    2632:	9a 81       	ldd	r25, Y+2	; 0x02
    2634:	91 83       	std	Z+1, r25	; 0x01
    2636:	80 83       	st	Z, r24
}
    2638:	0f 90       	pop	r0
    263a:	0f 90       	pop	r0
    263c:	cf 91       	pop	r28
    263e:	df 91       	pop	r29
    2640:	08 95       	ret

00002642 <UART_init>:
#include "STD_types.h"
#include "BIT_MATH.h"
#include "UART_interface.h"
#include "UART_register.h"

void UART_init(void){
    2642:	df 93       	push	r29
    2644:	cf 93       	push	r28
    2646:	0f 92       	push	r0
    2648:	cd b7       	in	r28, 0x3d	; 61
    264a:	de b7       	in	r29, 0x3e	; 62
// control UCSRC register
u8 UCSRC_value=0;
    264c:	19 82       	std	Y+1, r1	; 0x01
SET_BIT(UCSRC_value,7);
    264e:	89 81       	ldd	r24, Y+1	; 0x01
    2650:	80 68       	ori	r24, 0x80	; 128
    2652:	89 83       	std	Y+1, r24	; 0x01

// make 8 bits for data
SET_BIT(UCSRC_value,1);
    2654:	89 81       	ldd	r24, Y+1	; 0x01
    2656:	82 60       	ori	r24, 0x02	; 2
    2658:	89 83       	std	Y+1, r24	; 0x01
SET_BIT(UCSRC_value,2);
    265a:	89 81       	ldd	r24, Y+1	; 0x01
    265c:	84 60       	ori	r24, 0x04	; 4
    265e:	89 83       	std	Y+1, r24	; 0x01

UCSRC=UCSRC_value;
    2660:	e0 e4       	ldi	r30, 0x40	; 64
    2662:	f0 e0       	ldi	r31, 0x00	; 0
    2664:	89 81       	ldd	r24, Y+1	; 0x01
    2666:	80 83       	st	Z, r24

// make baud rate = 9600 bps

 UBRRL=51;
    2668:	e9 e2       	ldi	r30, 0x29	; 41
    266a:	f0 e0       	ldi	r31, 0x00	; 0
    266c:	83 e3       	ldi	r24, 0x33	; 51
    266e:	80 83       	st	Z, r24


//enable transmit and recive
SET_BIT(UCSRB,RXEN);
    2670:	aa e2       	ldi	r26, 0x2A	; 42
    2672:	b0 e0       	ldi	r27, 0x00	; 0
    2674:	ea e2       	ldi	r30, 0x2A	; 42
    2676:	f0 e0       	ldi	r31, 0x00	; 0
    2678:	80 81       	ld	r24, Z
    267a:	80 61       	ori	r24, 0x10	; 16
    267c:	8c 93       	st	X, r24
SET_BIT(UCSRB,TXEN);
    267e:	aa e2       	ldi	r26, 0x2A	; 42
    2680:	b0 e0       	ldi	r27, 0x00	; 0
    2682:	ea e2       	ldi	r30, 0x2A	; 42
    2684:	f0 e0       	ldi	r31, 0x00	; 0
    2686:	80 81       	ld	r24, Z
    2688:	88 60       	ori	r24, 0x08	; 8
    268a:	8c 93       	st	X, r24
}
    268c:	0f 90       	pop	r0
    268e:	cf 91       	pop	r28
    2690:	df 91       	pop	r29
    2692:	08 95       	ret

00002694 <UART_sendchar>:
void UART_sendchar(u8 data){
    2694:	df 93       	push	r29
    2696:	cf 93       	push	r28
    2698:	0f 92       	push	r0
    269a:	cd b7       	in	r28, 0x3d	; 61
    269c:	de b7       	in	r29, 0x3e	; 62
    269e:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(UCSRA,UDRE)==0);
    26a0:	eb e2       	ldi	r30, 0x2B	; 43
    26a2:	f0 e0       	ldi	r31, 0x00	; 0
    26a4:	80 81       	ld	r24, Z
    26a6:	82 95       	swap	r24
    26a8:	86 95       	lsr	r24
    26aa:	87 70       	andi	r24, 0x07	; 7
    26ac:	88 2f       	mov	r24, r24
    26ae:	90 e0       	ldi	r25, 0x00	; 0
    26b0:	81 70       	andi	r24, 0x01	; 1
    26b2:	90 70       	andi	r25, 0x00	; 0
    26b4:	00 97       	sbiw	r24, 0x00	; 0
    26b6:	a1 f3       	breq	.-24     	; 0x26a0 <UART_sendchar+0xc>
 UDR=data;
    26b8:	ec e2       	ldi	r30, 0x2C	; 44
    26ba:	f0 e0       	ldi	r31, 0x00	; 0
    26bc:	89 81       	ldd	r24, Y+1	; 0x01
    26be:	80 83       	st	Z, r24
}
    26c0:	0f 90       	pop	r0
    26c2:	cf 91       	pop	r28
    26c4:	df 91       	pop	r29
    26c6:	08 95       	ret

000026c8 <UART_recievechar>:
u8 UART_recievechar(void){
    26c8:	df 93       	push	r29
    26ca:	cf 93       	push	r28
    26cc:	cd b7       	in	r28, 0x3d	; 61
    26ce:	de b7       	in	r29, 0x3e	; 62
while(GET_BIT(UCSRA,RXC)==0);
    26d0:	eb e2       	ldi	r30, 0x2B	; 43
    26d2:	f0 e0       	ldi	r31, 0x00	; 0
    26d4:	80 81       	ld	r24, Z
    26d6:	88 23       	and	r24, r24
    26d8:	dc f7       	brge	.-10     	; 0x26d0 <UART_recievechar+0x8>
return UDR;
    26da:	ec e2       	ldi	r30, 0x2C	; 44
    26dc:	f0 e0       	ldi	r31, 0x00	; 0
    26de:	80 81       	ld	r24, Z
}
    26e0:	cf 91       	pop	r28
    26e2:	df 91       	pop	r29
    26e4:	08 95       	ret

000026e6 <WDT_Init>:
#include "WDT_interface.h"
#include "WDT_register.h"



void WDT_Init(u8 Copy_u8Value){
    26e6:	df 93       	push	r29
    26e8:	cf 93       	push	r28
    26ea:	00 d0       	rcall	.+0      	; 0x26ec <WDT_Init+0x6>
    26ec:	0f 92       	push	r0
    26ee:	cd b7       	in	r28, 0x3d	; 61
    26f0:	de b7       	in	r29, 0x3e	; 62
    26f2:	89 83       	std	Y+1, r24	; 0x01

	switch(Copy_u8Value){
    26f4:	89 81       	ldd	r24, Y+1	; 0x01
    26f6:	28 2f       	mov	r18, r24
    26f8:	30 e0       	ldi	r19, 0x00	; 0
    26fa:	3b 83       	std	Y+3, r19	; 0x03
    26fc:	2a 83       	std	Y+2, r18	; 0x02
    26fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2700:	9b 81       	ldd	r25, Y+3	; 0x03
    2702:	83 30       	cpi	r24, 0x03	; 3
    2704:	91 05       	cpc	r25, r1
    2706:	09 f4       	brne	.+2      	; 0x270a <WDT_Init+0x24>
    2708:	70 c0       	rjmp	.+224    	; 0x27ea <WDT_Init+0x104>
    270a:	2a 81       	ldd	r18, Y+2	; 0x02
    270c:	3b 81       	ldd	r19, Y+3	; 0x03
    270e:	24 30       	cpi	r18, 0x04	; 4
    2710:	31 05       	cpc	r19, r1
    2712:	84 f4       	brge	.+32     	; 0x2734 <WDT_Init+0x4e>
    2714:	8a 81       	ldd	r24, Y+2	; 0x02
    2716:	9b 81       	ldd	r25, Y+3	; 0x03
    2718:	81 30       	cpi	r24, 0x01	; 1
    271a:	91 05       	cpc	r25, r1
    271c:	d1 f1       	breq	.+116    	; 0x2792 <WDT_Init+0xac>
    271e:	2a 81       	ldd	r18, Y+2	; 0x02
    2720:	3b 81       	ldd	r19, Y+3	; 0x03
    2722:	22 30       	cpi	r18, 0x02	; 2
    2724:	31 05       	cpc	r19, r1
    2726:	0c f0       	brlt	.+2      	; 0x272a <WDT_Init+0x44>
    2728:	4a c0       	rjmp	.+148    	; 0x27be <WDT_Init+0xd8>
    272a:	8a 81       	ldd	r24, Y+2	; 0x02
    272c:	9b 81       	ldd	r25, Y+3	; 0x03
    272e:	00 97       	sbiw	r24, 0x00	; 0
    2730:	d1 f0       	breq	.+52     	; 0x2766 <WDT_Init+0x80>
    2732:	c8 c0       	rjmp	.+400    	; 0x28c4 <WDT_Init+0x1de>
    2734:	2a 81       	ldd	r18, Y+2	; 0x02
    2736:	3b 81       	ldd	r19, Y+3	; 0x03
    2738:	25 30       	cpi	r18, 0x05	; 5
    273a:	31 05       	cpc	r19, r1
    273c:	09 f4       	brne	.+2      	; 0x2740 <WDT_Init+0x5a>
    273e:	81 c0       	rjmp	.+258    	; 0x2842 <WDT_Init+0x15c>
    2740:	8a 81       	ldd	r24, Y+2	; 0x02
    2742:	9b 81       	ldd	r25, Y+3	; 0x03
    2744:	85 30       	cpi	r24, 0x05	; 5
    2746:	91 05       	cpc	r25, r1
    2748:	0c f4       	brge	.+2      	; 0x274c <WDT_Init+0x66>
    274a:	65 c0       	rjmp	.+202    	; 0x2816 <WDT_Init+0x130>
    274c:	2a 81       	ldd	r18, Y+2	; 0x02
    274e:	3b 81       	ldd	r19, Y+3	; 0x03
    2750:	26 30       	cpi	r18, 0x06	; 6
    2752:	31 05       	cpc	r19, r1
    2754:	09 f4       	brne	.+2      	; 0x2758 <WDT_Init+0x72>
    2756:	8b c0       	rjmp	.+278    	; 0x286e <WDT_Init+0x188>
    2758:	8a 81       	ldd	r24, Y+2	; 0x02
    275a:	9b 81       	ldd	r25, Y+3	; 0x03
    275c:	87 30       	cpi	r24, 0x07	; 7
    275e:	91 05       	cpc	r25, r1
    2760:	09 f4       	brne	.+2      	; 0x2764 <WDT_Init+0x7e>
    2762:	9b c0       	rjmp	.+310    	; 0x289a <WDT_Init+0x1b4>
    2764:	af c0       	rjmp	.+350    	; 0x28c4 <WDT_Init+0x1de>
	case 0:
		CLR_BIT(WDTCR,WDP2);
    2766:	a1 e4       	ldi	r26, 0x41	; 65
    2768:	b0 e0       	ldi	r27, 0x00	; 0
    276a:	e1 e4       	ldi	r30, 0x41	; 65
    276c:	f0 e0       	ldi	r31, 0x00	; 0
    276e:	80 81       	ld	r24, Z
    2770:	8b 7f       	andi	r24, 0xFB	; 251
    2772:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDP1);
    2774:	a1 e4       	ldi	r26, 0x41	; 65
    2776:	b0 e0       	ldi	r27, 0x00	; 0
    2778:	e1 e4       	ldi	r30, 0x41	; 65
    277a:	f0 e0       	ldi	r31, 0x00	; 0
    277c:	80 81       	ld	r24, Z
    277e:	8d 7f       	andi	r24, 0xFD	; 253
    2780:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDP0);
    2782:	a1 e4       	ldi	r26, 0x41	; 65
    2784:	b0 e0       	ldi	r27, 0x00	; 0
    2786:	e1 e4       	ldi	r30, 0x41	; 65
    2788:	f0 e0       	ldi	r31, 0x00	; 0
    278a:	80 81       	ld	r24, Z
    278c:	8e 7f       	andi	r24, 0xFE	; 254
    278e:	8c 93       	st	X, r24
    2790:	99 c0       	rjmp	.+306    	; 0x28c4 <WDT_Init+0x1de>
		break;
	case 1:
		CLR_BIT(WDTCR,WDP2);
    2792:	a1 e4       	ldi	r26, 0x41	; 65
    2794:	b0 e0       	ldi	r27, 0x00	; 0
    2796:	e1 e4       	ldi	r30, 0x41	; 65
    2798:	f0 e0       	ldi	r31, 0x00	; 0
    279a:	80 81       	ld	r24, Z
    279c:	8b 7f       	andi	r24, 0xFB	; 251
    279e:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDP1);
    27a0:	a1 e4       	ldi	r26, 0x41	; 65
    27a2:	b0 e0       	ldi	r27, 0x00	; 0
    27a4:	e1 e4       	ldi	r30, 0x41	; 65
    27a6:	f0 e0       	ldi	r31, 0x00	; 0
    27a8:	80 81       	ld	r24, Z
    27aa:	8d 7f       	andi	r24, 0xFD	; 253
    27ac:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDP0);
    27ae:	a1 e4       	ldi	r26, 0x41	; 65
    27b0:	b0 e0       	ldi	r27, 0x00	; 0
    27b2:	e1 e4       	ldi	r30, 0x41	; 65
    27b4:	f0 e0       	ldi	r31, 0x00	; 0
    27b6:	80 81       	ld	r24, Z
    27b8:	81 60       	ori	r24, 0x01	; 1
    27ba:	8c 93       	st	X, r24
    27bc:	83 c0       	rjmp	.+262    	; 0x28c4 <WDT_Init+0x1de>
		break;
	case 2:
		CLR_BIT(WDTCR,WDP2);
    27be:	a1 e4       	ldi	r26, 0x41	; 65
    27c0:	b0 e0       	ldi	r27, 0x00	; 0
    27c2:	e1 e4       	ldi	r30, 0x41	; 65
    27c4:	f0 e0       	ldi	r31, 0x00	; 0
    27c6:	80 81       	ld	r24, Z
    27c8:	8b 7f       	andi	r24, 0xFB	; 251
    27ca:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDP1);
    27cc:	a1 e4       	ldi	r26, 0x41	; 65
    27ce:	b0 e0       	ldi	r27, 0x00	; 0
    27d0:	e1 e4       	ldi	r30, 0x41	; 65
    27d2:	f0 e0       	ldi	r31, 0x00	; 0
    27d4:	80 81       	ld	r24, Z
    27d6:	82 60       	ori	r24, 0x02	; 2
    27d8:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDP0);
    27da:	a1 e4       	ldi	r26, 0x41	; 65
    27dc:	b0 e0       	ldi	r27, 0x00	; 0
    27de:	e1 e4       	ldi	r30, 0x41	; 65
    27e0:	f0 e0       	ldi	r31, 0x00	; 0
    27e2:	80 81       	ld	r24, Z
    27e4:	8e 7f       	andi	r24, 0xFE	; 254
    27e6:	8c 93       	st	X, r24
    27e8:	6d c0       	rjmp	.+218    	; 0x28c4 <WDT_Init+0x1de>
		break;
	case 3:
		CLR_BIT(WDTCR,WDP2);
    27ea:	a1 e4       	ldi	r26, 0x41	; 65
    27ec:	b0 e0       	ldi	r27, 0x00	; 0
    27ee:	e1 e4       	ldi	r30, 0x41	; 65
    27f0:	f0 e0       	ldi	r31, 0x00	; 0
    27f2:	80 81       	ld	r24, Z
    27f4:	8b 7f       	andi	r24, 0xFB	; 251
    27f6:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDP1);
    27f8:	a1 e4       	ldi	r26, 0x41	; 65
    27fa:	b0 e0       	ldi	r27, 0x00	; 0
    27fc:	e1 e4       	ldi	r30, 0x41	; 65
    27fe:	f0 e0       	ldi	r31, 0x00	; 0
    2800:	80 81       	ld	r24, Z
    2802:	82 60       	ori	r24, 0x02	; 2
    2804:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDP0);
    2806:	a1 e4       	ldi	r26, 0x41	; 65
    2808:	b0 e0       	ldi	r27, 0x00	; 0
    280a:	e1 e4       	ldi	r30, 0x41	; 65
    280c:	f0 e0       	ldi	r31, 0x00	; 0
    280e:	80 81       	ld	r24, Z
    2810:	81 60       	ori	r24, 0x01	; 1
    2812:	8c 93       	st	X, r24
    2814:	57 c0       	rjmp	.+174    	; 0x28c4 <WDT_Init+0x1de>
		break;
	case 4:
		SET_BIT(WDTCR,WDP2);
    2816:	a1 e4       	ldi	r26, 0x41	; 65
    2818:	b0 e0       	ldi	r27, 0x00	; 0
    281a:	e1 e4       	ldi	r30, 0x41	; 65
    281c:	f0 e0       	ldi	r31, 0x00	; 0
    281e:	80 81       	ld	r24, Z
    2820:	84 60       	ori	r24, 0x04	; 4
    2822:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDP1);
    2824:	a1 e4       	ldi	r26, 0x41	; 65
    2826:	b0 e0       	ldi	r27, 0x00	; 0
    2828:	e1 e4       	ldi	r30, 0x41	; 65
    282a:	f0 e0       	ldi	r31, 0x00	; 0
    282c:	80 81       	ld	r24, Z
    282e:	8d 7f       	andi	r24, 0xFD	; 253
    2830:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDP0);
    2832:	a1 e4       	ldi	r26, 0x41	; 65
    2834:	b0 e0       	ldi	r27, 0x00	; 0
    2836:	e1 e4       	ldi	r30, 0x41	; 65
    2838:	f0 e0       	ldi	r31, 0x00	; 0
    283a:	80 81       	ld	r24, Z
    283c:	8e 7f       	andi	r24, 0xFE	; 254
    283e:	8c 93       	st	X, r24
    2840:	41 c0       	rjmp	.+130    	; 0x28c4 <WDT_Init+0x1de>
		break;
	case 5:
		SET_BIT(WDTCR,WDP2);
    2842:	a1 e4       	ldi	r26, 0x41	; 65
    2844:	b0 e0       	ldi	r27, 0x00	; 0
    2846:	e1 e4       	ldi	r30, 0x41	; 65
    2848:	f0 e0       	ldi	r31, 0x00	; 0
    284a:	80 81       	ld	r24, Z
    284c:	84 60       	ori	r24, 0x04	; 4
    284e:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDP1);
    2850:	a1 e4       	ldi	r26, 0x41	; 65
    2852:	b0 e0       	ldi	r27, 0x00	; 0
    2854:	e1 e4       	ldi	r30, 0x41	; 65
    2856:	f0 e0       	ldi	r31, 0x00	; 0
    2858:	80 81       	ld	r24, Z
    285a:	8d 7f       	andi	r24, 0xFD	; 253
    285c:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDP0);
    285e:	a1 e4       	ldi	r26, 0x41	; 65
    2860:	b0 e0       	ldi	r27, 0x00	; 0
    2862:	e1 e4       	ldi	r30, 0x41	; 65
    2864:	f0 e0       	ldi	r31, 0x00	; 0
    2866:	80 81       	ld	r24, Z
    2868:	81 60       	ori	r24, 0x01	; 1
    286a:	8c 93       	st	X, r24
    286c:	2b c0       	rjmp	.+86     	; 0x28c4 <WDT_Init+0x1de>
		break;
	case 6:
		SET_BIT(WDTCR,WDP2);
    286e:	a1 e4       	ldi	r26, 0x41	; 65
    2870:	b0 e0       	ldi	r27, 0x00	; 0
    2872:	e1 e4       	ldi	r30, 0x41	; 65
    2874:	f0 e0       	ldi	r31, 0x00	; 0
    2876:	80 81       	ld	r24, Z
    2878:	84 60       	ori	r24, 0x04	; 4
    287a:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDP1);
    287c:	a1 e4       	ldi	r26, 0x41	; 65
    287e:	b0 e0       	ldi	r27, 0x00	; 0
    2880:	e1 e4       	ldi	r30, 0x41	; 65
    2882:	f0 e0       	ldi	r31, 0x00	; 0
    2884:	80 81       	ld	r24, Z
    2886:	82 60       	ori	r24, 0x02	; 2
    2888:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDP0);
    288a:	a1 e4       	ldi	r26, 0x41	; 65
    288c:	b0 e0       	ldi	r27, 0x00	; 0
    288e:	e1 e4       	ldi	r30, 0x41	; 65
    2890:	f0 e0       	ldi	r31, 0x00	; 0
    2892:	80 81       	ld	r24, Z
    2894:	8e 7f       	andi	r24, 0xFE	; 254
    2896:	8c 93       	st	X, r24
    2898:	15 c0       	rjmp	.+42     	; 0x28c4 <WDT_Init+0x1de>
		break;
	case 7:
		SET_BIT(WDTCR,WDP2);
    289a:	a1 e4       	ldi	r26, 0x41	; 65
    289c:	b0 e0       	ldi	r27, 0x00	; 0
    289e:	e1 e4       	ldi	r30, 0x41	; 65
    28a0:	f0 e0       	ldi	r31, 0x00	; 0
    28a2:	80 81       	ld	r24, Z
    28a4:	84 60       	ori	r24, 0x04	; 4
    28a6:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDP1);
    28a8:	a1 e4       	ldi	r26, 0x41	; 65
    28aa:	b0 e0       	ldi	r27, 0x00	; 0
    28ac:	e1 e4       	ldi	r30, 0x41	; 65
    28ae:	f0 e0       	ldi	r31, 0x00	; 0
    28b0:	80 81       	ld	r24, Z
    28b2:	82 60       	ori	r24, 0x02	; 2
    28b4:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDP0);
    28b6:	a1 e4       	ldi	r26, 0x41	; 65
    28b8:	b0 e0       	ldi	r27, 0x00	; 0
    28ba:	e1 e4       	ldi	r30, 0x41	; 65
    28bc:	f0 e0       	ldi	r31, 0x00	; 0
    28be:	80 81       	ld	r24, Z
    28c0:	81 60       	ori	r24, 0x01	; 1
    28c2:	8c 93       	st	X, r24
		break;

	}
}
    28c4:	0f 90       	pop	r0
    28c6:	0f 90       	pop	r0
    28c8:	0f 90       	pop	r0
    28ca:	cf 91       	pop	r28
    28cc:	df 91       	pop	r29
    28ce:	08 95       	ret

000028d0 <WDT_OFF>:


void WDT_OFF(void){
    28d0:	df 93       	push	r29
    28d2:	cf 93       	push	r28
    28d4:	cd b7       	in	r28, 0x3d	; 61
    28d6:	de b7       	in	r29, 0x3e	; 62
	/* Write logical one to WDTOE and WDE */
	WDTCR = (1<<WDTOE) | (1<<WDE);
    28d8:	e1 e4       	ldi	r30, 0x41	; 65
    28da:	f0 e0       	ldi	r31, 0x00	; 0
    28dc:	88 e1       	ldi	r24, 0x18	; 24
    28de:	80 83       	st	Z, r24
	/* Turn off WDT */
	WDTCR = 0x00;
    28e0:	e1 e4       	ldi	r30, 0x41	; 65
    28e2:	f0 e0       	ldi	r31, 0x00	; 0
    28e4:	10 82       	st	Z, r1
}
    28e6:	cf 91       	pop	r28
    28e8:	df 91       	pop	r29
    28ea:	08 95       	ret

000028ec <WDT_ON>:


void WDT_ON(void){
    28ec:	df 93       	push	r29
    28ee:	cf 93       	push	r28
    28f0:	cd b7       	in	r28, 0x3d	; 61
    28f2:	de b7       	in	r29, 0x3e	; 62
	WDTCR|=(1<< WDE);
    28f4:	a1 e4       	ldi	r26, 0x41	; 65
    28f6:	b0 e0       	ldi	r27, 0x00	; 0
    28f8:	e1 e4       	ldi	r30, 0x41	; 65
    28fa:	f0 e0       	ldi	r31, 0x00	; 0
    28fc:	80 81       	ld	r24, Z
    28fe:	88 60       	ori	r24, 0x08	; 8
    2900:	8c 93       	st	X, r24
}
    2902:	cf 91       	pop	r28
    2904:	df 91       	pop	r29
    2906:	08 95       	ret

00002908 <main>:

}
*/


void main (void){
    2908:	df 93       	push	r29
    290a:	cf 93       	push	r28
    290c:	00 d0       	rcall	.+0      	; 0x290e <main+0x6>
    290e:	0f 92       	push	r0
    2910:	cd b7       	in	r28, 0x3d	; 61
    2912:	de b7       	in	r29, 0x3e	; 62
WDT_ON();

while(1){}
*/

DIO_SetPortDirection(PORT_B,PORT_OUTPUT);
    2914:	81 e0       	ldi	r24, 0x01	; 1
    2916:	6f ef       	ldi	r22, 0xFF	; 255
    2918:	0e 94 0c 06 	call	0xc18	; 0xc18 <DIO_SetPortDirection>
UART_init();
    291c:	0e 94 21 13 	call	0x2642	; 0x2642 <UART_init>


while(1){

	u8 reading;
	reading=UART_recievechar();
    2920:	0e 94 64 13 	call	0x26c8	; 0x26c8 <UART_recievechar>
    2924:	89 83       	std	Y+1, r24	; 0x01
	switch(reading){
    2926:	89 81       	ldd	r24, Y+1	; 0x01
    2928:	28 2f       	mov	r18, r24
    292a:	30 e0       	ldi	r19, 0x00	; 0
    292c:	3b 83       	std	Y+3, r19	; 0x03
    292e:	2a 83       	std	Y+2, r18	; 0x02
    2930:	8a 81       	ldd	r24, Y+2	; 0x02
    2932:	9b 81       	ldd	r25, Y+3	; 0x03
    2934:	81 33       	cpi	r24, 0x31	; 49
    2936:	91 05       	cpc	r25, r1
    2938:	d9 f0       	breq	.+54     	; 0x2970 <main+0x68>
    293a:	2a 81       	ldd	r18, Y+2	; 0x02
    293c:	3b 81       	ldd	r19, Y+3	; 0x03
    293e:	22 33       	cpi	r18, 0x32	; 50
    2940:	31 05       	cpc	r19, r1
    2942:	34 f4       	brge	.+12     	; 0x2950 <main+0x48>
    2944:	8a 81       	ldd	r24, Y+2	; 0x02
    2946:	9b 81       	ldd	r25, Y+3	; 0x03
    2948:	80 33       	cpi	r24, 0x30	; 48
    294a:	91 05       	cpc	r25, r1
    294c:	61 f0       	breq	.+24     	; 0x2966 <main+0x5e>
    294e:	e8 cf       	rjmp	.-48     	; 0x2920 <main+0x18>
    2950:	2a 81       	ldd	r18, Y+2	; 0x02
    2952:	3b 81       	ldd	r19, Y+3	; 0x03
    2954:	22 33       	cpi	r18, 0x32	; 50
    2956:	31 05       	cpc	r19, r1
    2958:	81 f0       	breq	.+32     	; 0x297a <main+0x72>
    295a:	8a 81       	ldd	r24, Y+2	; 0x02
    295c:	9b 81       	ldd	r25, Y+3	; 0x03
    295e:	83 33       	cpi	r24, 0x33	; 51
    2960:	91 05       	cpc	r25, r1
    2962:	81 f0       	breq	.+32     	; 0x2984 <main+0x7c>
    2964:	dd cf       	rjmp	.-70     	; 0x2920 <main+0x18>
	case '0':
		DIO_TogglePinValue(PORT_B,PIN_0);
    2966:	81 e0       	ldi	r24, 0x01	; 1
    2968:	60 e0       	ldi	r22, 0x00	; 0
    296a:	0e 94 77 09 	call	0x12ee	; 0x12ee <DIO_TogglePinValue>
    296e:	d8 cf       	rjmp	.-80     	; 0x2920 <main+0x18>
		break;
	case '1':
		DIO_TogglePinValue(PORT_B,PIN_1);
    2970:	81 e0       	ldi	r24, 0x01	; 1
    2972:	61 e0       	ldi	r22, 0x01	; 1
    2974:	0e 94 77 09 	call	0x12ee	; 0x12ee <DIO_TogglePinValue>
    2978:	d3 cf       	rjmp	.-90     	; 0x2920 <main+0x18>
		break;
	case '2':
		DIO_TogglePinValue(PORT_B,PIN_2);
    297a:	81 e0       	ldi	r24, 0x01	; 1
    297c:	62 e0       	ldi	r22, 0x02	; 2
    297e:	0e 94 77 09 	call	0x12ee	; 0x12ee <DIO_TogglePinValue>
    2982:	ce cf       	rjmp	.-100    	; 0x2920 <main+0x18>
		break;
	case '3':
		DIO_TogglePinValue(PORT_B,PIN_3);
    2984:	81 e0       	ldi	r24, 0x01	; 1
    2986:	63 e0       	ldi	r22, 0x03	; 3
    2988:	0e 94 77 09 	call	0x12ee	; 0x12ee <DIO_TogglePinValue>
    298c:	c9 cf       	rjmp	.-110    	; 0x2920 <main+0x18>

0000298e <__mulsi3>:
    298e:	62 9f       	mul	r22, r18
    2990:	d0 01       	movw	r26, r0
    2992:	73 9f       	mul	r23, r19
    2994:	f0 01       	movw	r30, r0
    2996:	82 9f       	mul	r24, r18
    2998:	e0 0d       	add	r30, r0
    299a:	f1 1d       	adc	r31, r1
    299c:	64 9f       	mul	r22, r20
    299e:	e0 0d       	add	r30, r0
    29a0:	f1 1d       	adc	r31, r1
    29a2:	92 9f       	mul	r25, r18
    29a4:	f0 0d       	add	r31, r0
    29a6:	83 9f       	mul	r24, r19
    29a8:	f0 0d       	add	r31, r0
    29aa:	74 9f       	mul	r23, r20
    29ac:	f0 0d       	add	r31, r0
    29ae:	65 9f       	mul	r22, r21
    29b0:	f0 0d       	add	r31, r0
    29b2:	99 27       	eor	r25, r25
    29b4:	72 9f       	mul	r23, r18
    29b6:	b0 0d       	add	r27, r0
    29b8:	e1 1d       	adc	r30, r1
    29ba:	f9 1f       	adc	r31, r25
    29bc:	63 9f       	mul	r22, r19
    29be:	b0 0d       	add	r27, r0
    29c0:	e1 1d       	adc	r30, r1
    29c2:	f9 1f       	adc	r31, r25
    29c4:	bd 01       	movw	r22, r26
    29c6:	cf 01       	movw	r24, r30
    29c8:	11 24       	eor	r1, r1
    29ca:	08 95       	ret

000029cc <__udivmodsi4>:
    29cc:	a1 e2       	ldi	r26, 0x21	; 33
    29ce:	1a 2e       	mov	r1, r26
    29d0:	aa 1b       	sub	r26, r26
    29d2:	bb 1b       	sub	r27, r27
    29d4:	fd 01       	movw	r30, r26
    29d6:	0d c0       	rjmp	.+26     	; 0x29f2 <__udivmodsi4_ep>

000029d8 <__udivmodsi4_loop>:
    29d8:	aa 1f       	adc	r26, r26
    29da:	bb 1f       	adc	r27, r27
    29dc:	ee 1f       	adc	r30, r30
    29de:	ff 1f       	adc	r31, r31
    29e0:	a2 17       	cp	r26, r18
    29e2:	b3 07       	cpc	r27, r19
    29e4:	e4 07       	cpc	r30, r20
    29e6:	f5 07       	cpc	r31, r21
    29e8:	20 f0       	brcs	.+8      	; 0x29f2 <__udivmodsi4_ep>
    29ea:	a2 1b       	sub	r26, r18
    29ec:	b3 0b       	sbc	r27, r19
    29ee:	e4 0b       	sbc	r30, r20
    29f0:	f5 0b       	sbc	r31, r21

000029f2 <__udivmodsi4_ep>:
    29f2:	66 1f       	adc	r22, r22
    29f4:	77 1f       	adc	r23, r23
    29f6:	88 1f       	adc	r24, r24
    29f8:	99 1f       	adc	r25, r25
    29fa:	1a 94       	dec	r1
    29fc:	69 f7       	brne	.-38     	; 0x29d8 <__udivmodsi4_loop>
    29fe:	60 95       	com	r22
    2a00:	70 95       	com	r23
    2a02:	80 95       	com	r24
    2a04:	90 95       	com	r25
    2a06:	9b 01       	movw	r18, r22
    2a08:	ac 01       	movw	r20, r24
    2a0a:	bd 01       	movw	r22, r26
    2a0c:	cf 01       	movw	r24, r30
    2a0e:	08 95       	ret

00002a10 <__prologue_saves__>:
    2a10:	2f 92       	push	r2
    2a12:	3f 92       	push	r3
    2a14:	4f 92       	push	r4
    2a16:	5f 92       	push	r5
    2a18:	6f 92       	push	r6
    2a1a:	7f 92       	push	r7
    2a1c:	8f 92       	push	r8
    2a1e:	9f 92       	push	r9
    2a20:	af 92       	push	r10
    2a22:	bf 92       	push	r11
    2a24:	cf 92       	push	r12
    2a26:	df 92       	push	r13
    2a28:	ef 92       	push	r14
    2a2a:	ff 92       	push	r15
    2a2c:	0f 93       	push	r16
    2a2e:	1f 93       	push	r17
    2a30:	cf 93       	push	r28
    2a32:	df 93       	push	r29
    2a34:	cd b7       	in	r28, 0x3d	; 61
    2a36:	de b7       	in	r29, 0x3e	; 62
    2a38:	ca 1b       	sub	r28, r26
    2a3a:	db 0b       	sbc	r29, r27
    2a3c:	0f b6       	in	r0, 0x3f	; 63
    2a3e:	f8 94       	cli
    2a40:	de bf       	out	0x3e, r29	; 62
    2a42:	0f be       	out	0x3f, r0	; 63
    2a44:	cd bf       	out	0x3d, r28	; 61
    2a46:	09 94       	ijmp

00002a48 <__epilogue_restores__>:
    2a48:	2a 88       	ldd	r2, Y+18	; 0x12
    2a4a:	39 88       	ldd	r3, Y+17	; 0x11
    2a4c:	48 88       	ldd	r4, Y+16	; 0x10
    2a4e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2a50:	6e 84       	ldd	r6, Y+14	; 0x0e
    2a52:	7d 84       	ldd	r7, Y+13	; 0x0d
    2a54:	8c 84       	ldd	r8, Y+12	; 0x0c
    2a56:	9b 84       	ldd	r9, Y+11	; 0x0b
    2a58:	aa 84       	ldd	r10, Y+10	; 0x0a
    2a5a:	b9 84       	ldd	r11, Y+9	; 0x09
    2a5c:	c8 84       	ldd	r12, Y+8	; 0x08
    2a5e:	df 80       	ldd	r13, Y+7	; 0x07
    2a60:	ee 80       	ldd	r14, Y+6	; 0x06
    2a62:	fd 80       	ldd	r15, Y+5	; 0x05
    2a64:	0c 81       	ldd	r16, Y+4	; 0x04
    2a66:	1b 81       	ldd	r17, Y+3	; 0x03
    2a68:	aa 81       	ldd	r26, Y+2	; 0x02
    2a6a:	b9 81       	ldd	r27, Y+1	; 0x01
    2a6c:	ce 0f       	add	r28, r30
    2a6e:	d1 1d       	adc	r29, r1
    2a70:	0f b6       	in	r0, 0x3f	; 63
    2a72:	f8 94       	cli
    2a74:	de bf       	out	0x3e, r29	; 62
    2a76:	0f be       	out	0x3f, r0	; 63
    2a78:	cd bf       	out	0x3d, r28	; 61
    2a7a:	ed 01       	movw	r28, r26
    2a7c:	08 95       	ret

00002a7e <_exit>:
    2a7e:	f8 94       	cli

00002a80 <__stop_program>:
    2a80:	ff cf       	rjmp	.-2      	; 0x2a80 <__stop_program>
