This file was auto-generated by YML2HDL tool.
https://gitlab.com/tcpaiva/yml2hdl
2022-03-15 23:42:21

R   HEG_SUPER_ACTIONS_CTRL_t:
E      RESET: logic
E      ENABLE: logic
E      DISABLE: logic
E      FREEZE: logic

R   HEG_SUPER_CONFIGS_CTRL_t:
E      INPUT_EN: logic
E      OUTPUT_EN: logic
E      FLUSH_MEM_RESET: logic

R   HEG_SUPER_STATUS_MON_t:
E      ENABLED: logic
E      READY: logic
E      ERROR: logic

R   HEG_SUPER_COUNTERS_MON_t:
E      SLC_PROC: logic[32, 0]
E      HIT_PROC: logic[32, 0]
E      HIT_OK: logic[32, 0]
E      ERROR: logic[32, 0]

R   HEG_SUPER_MON_t:
E      STATUS: HEG_SUPER_STATUS_MON_t
R         HEG_SUPER_STATUS_MON_t:
E            ENABLED: logic
E            READY: logic
E            ERROR: logic
E      COUNTERS: HEG_SUPER_COUNTERS_MON_t
R         HEG_SUPER_COUNTERS_MON_t:
E            SLC_PROC: logic[32, 0]
E            HIT_PROC: logic[32, 0]
E            HIT_OK: logic[32, 0]
E            ERROR: logic[32, 0]

R   HEG_SUPER_CTRL_t:
E      ACTIONS: HEG_SUPER_ACTIONS_CTRL_t
R         HEG_SUPER_ACTIONS_CTRL_t:
E            RESET: logic
E            ENABLE: logic
E            DISABLE: logic
E            FREEZE: logic
E      CONFIGS: HEG_SUPER_CONFIGS_CTRL_t
R         HEG_SUPER_CONFIGS_CTRL_t:
E            INPUT_EN: logic
E            OUTPUT_EN: logic
E            FLUSH_MEM_RESET: logic

R   HEG_CTRL_ROI_TC_SIGNALS_MON_t:
E      rd_rdy: logic
E      freeze_ena: logic

R   HEG_CTRL_ROI_TC_SIGNALS_CTRL_t:
E      wr_req: logic
E      wr_ack: logic
E      rd_req: logic
E      rd_ack: logic
E      flush_req: logic
E      freeze_req: logic
E      mem_sel: logic[3, 0]

R   HEG_CTRL_ROI_TC_wr_data_CTRL_t:
E      wr_data_0: logic[32, 0]
E      wr_data_1: logic[6, 0]

R   HEG_CTRL_ROI_TC_rd_data_MON_t:
E      rd_data_1: logic[6, 0]
E      rd_data_0: logic[32, 0]

R   HEG_CTRL_ROI_TC_MON_t:
E      SIGNALS: HEG_CTRL_ROI_TC_SIGNALS_MON_t
R         HEG_CTRL_ROI_TC_SIGNALS_MON_t:
E            rd_rdy: logic
E            freeze_ena: logic
E      rd_data: HEG_CTRL_ROI_TC_rd_data_MON_t
R         HEG_CTRL_ROI_TC_rd_data_MON_t:
E            rd_data_1: logic[6, 0]
E            rd_data_0: logic[32, 0]

R   HEG_CTRL_ROI_TC_CTRL_t:
E      SIGNALS: HEG_CTRL_ROI_TC_SIGNALS_CTRL_t
R         HEG_CTRL_ROI_TC_SIGNALS_CTRL_t:
E            wr_req: logic
E            wr_ack: logic
E            rd_req: logic
E            rd_ack: logic
E            flush_req: logic
E            freeze_req: logic
E            mem_sel: logic[3, 0]
E      wr_addr: logic[10, 0]
E      rd_addr: logic[10, 0]
E      wr_data: HEG_CTRL_ROI_TC_wr_data_CTRL_t
R         HEG_CTRL_ROI_TC_wr_data_CTRL_t:
E            wr_data_0: logic[32, 0]
E            wr_data_1: logic[6, 0]

R   HEG_CTRL_MON_t:
E      ROI_TC: HEG_CTRL_ROI_TC_MON_t
R         HEG_CTRL_ROI_TC_MON_t:
E            SIGNALS: HEG_CTRL_ROI_TC_SIGNALS_MON_t
R               HEG_CTRL_ROI_TC_SIGNALS_MON_t:
E                  rd_rdy: logic
E                  freeze_ena: logic
E            rd_data: HEG_CTRL_ROI_TC_rd_data_MON_t
R               HEG_CTRL_ROI_TC_rd_data_MON_t:
E                  rd_data_1: logic[6, 0]
E                  rd_data_0: logic[32, 0]

R   HEG_CTRL_CTRL_t:
E      ROI_TC: HEG_CTRL_ROI_TC_CTRL_t
R         HEG_CTRL_ROI_TC_CTRL_t:
E            SIGNALS: HEG_CTRL_ROI_TC_SIGNALS_CTRL_t
R               HEG_CTRL_ROI_TC_SIGNALS_CTRL_t:
E                  wr_req: logic
E                  wr_ack: logic
E                  rd_req: logic
E                  rd_ack: logic
E                  flush_req: logic
E                  freeze_req: logic
E                  mem_sel: logic[3, 0]
E            wr_addr: logic[10, 0]
E            rd_addr: logic[10, 0]
E            wr_data: HEG_CTRL_ROI_TC_wr_data_CTRL_t
R               HEG_CTRL_ROI_TC_wr_data_CTRL_t:
E                  wr_data_0: logic[32, 0]
E                  wr_data_1: logic[6, 0]

R   HEG_HP_HP_ACTIONS_CTRL_t:
E      RESET: logic
E      ENABLE: logic
E      DISABLE: logic
E      FREEZE: logic

R   HEG_HP_HP_CONFIGS_CTRL_t:
E      INPUT_EN: logic
E      OUTPUT_EN: logic
E      FLUSH_MEM_RESET: logic

R   HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t:
E      rd_rdy: logic
E      freeze_ena: logic

R   HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t:
E      wr_req: logic
E      wr_ack: logic
E      rd_req: logic
E      rd_ack: logic
E      flush_req: logic
E      freeze_req: logic
E      mem_sel: logic[3, 0]

R   HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t:
E      wr_data_0: logic[9, 0]

R   HEG_HP_HP_MDT_DT2R_rd_data_MON_t:
E      rd_data_0: logic[9, 0]

R   HEG_HP_HP_MDT_DT2R_MON_t:
E      SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t
R         HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t:
E            rd_rdy: logic
E            freeze_ena: logic
E      rd_data: HEG_HP_HP_MDT_DT2R_rd_data_MON_t
R         HEG_HP_HP_MDT_DT2R_rd_data_MON_t:
E            rd_data_0: logic[9, 0]

R   HEG_HP_HP_MDT_DT2R_CTRL_t:
E      SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t
R         HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t:
E            wr_req: logic
E            wr_ack: logic
E            rd_req: logic
E            rd_ack: logic
E            flush_req: logic
E            freeze_req: logic
E            mem_sel: logic[3, 0]
E      wr_addr: logic[10, 0]
E      rd_addr: logic[10, 0]
E      wr_data: HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t
R         HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t:
E            wr_data_0: logic[9, 0]

R   HEG_HP_HP_MON_t:
E      MDT_DT2R: HEG_HP_HP_MDT_DT2R_MON_t
R         HEG_HP_HP_MDT_DT2R_MON_t:
E            SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t
R               HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t:
E                  rd_rdy: logic
E                  freeze_ena: logic
E            rd_data: HEG_HP_HP_MDT_DT2R_rd_data_MON_t
R               HEG_HP_HP_MDT_DT2R_rd_data_MON_t:
E                  rd_data_0: logic[9, 0]

A   HEG_HP_HP_MON_t_ARRAY: array[6, 0] HEG_HP_HP_MON_t
R      HEG_HP_HP_MON_t:
E         MDT_DT2R: HEG_HP_HP_MDT_DT2R_MON_t
R            HEG_HP_HP_MDT_DT2R_MON_t:
E               SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t
R                  HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t:
E                     rd_rdy: logic
E                     freeze_ena: logic
E               rd_data: HEG_HP_HP_MDT_DT2R_rd_data_MON_t
R                  HEG_HP_HP_MDT_DT2R_rd_data_MON_t:
E                     rd_data_0: logic[9, 0]

R   HEG_HP_HP_CTRL_t:
E      ACTIONS: HEG_HP_HP_ACTIONS_CTRL_t
R         HEG_HP_HP_ACTIONS_CTRL_t:
E            RESET: logic
E            ENABLE: logic
E            DISABLE: logic
E            FREEZE: logic
E      CONFIGS: HEG_HP_HP_CONFIGS_CTRL_t
R         HEG_HP_HP_CONFIGS_CTRL_t:
E            INPUT_EN: logic
E            OUTPUT_EN: logic
E            FLUSH_MEM_RESET: logic
E      MDT_DT2R: HEG_HP_HP_MDT_DT2R_CTRL_t
R         HEG_HP_HP_MDT_DT2R_CTRL_t:
E            SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t
R               HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t:
E                  wr_req: logic
E                  wr_ack: logic
E                  rd_req: logic
E                  rd_ack: logic
E                  flush_req: logic
E                  freeze_req: logic
E                  mem_sel: logic[3, 0]
E            wr_addr: logic[10, 0]
E            rd_addr: logic[10, 0]
E            wr_data: HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t
R               HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t:
E                  wr_data_0: logic[9, 0]

A   HEG_HP_HP_CTRL_t_ARRAY: array[6, 0] HEG_HP_HP_CTRL_t
R      HEG_HP_HP_CTRL_t:
E         ACTIONS: HEG_HP_HP_ACTIONS_CTRL_t
R            HEG_HP_HP_ACTIONS_CTRL_t:
E               RESET: logic
E               ENABLE: logic
E               DISABLE: logic
E               FREEZE: logic
E         CONFIGS: HEG_HP_HP_CONFIGS_CTRL_t
R            HEG_HP_HP_CONFIGS_CTRL_t:
E               INPUT_EN: logic
E               OUTPUT_EN: logic
E               FLUSH_MEM_RESET: logic
E         MDT_DT2R: HEG_HP_HP_MDT_DT2R_CTRL_t
R            HEG_HP_HP_MDT_DT2R_CTRL_t:
E               SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t
R                  HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t:
E                     wr_req: logic
E                     wr_ack: logic
E                     rd_req: logic
E                     rd_ack: logic
E                     flush_req: logic
E                     freeze_req: logic
E                     mem_sel: logic[3, 0]
E               wr_addr: logic[10, 0]
E               rd_addr: logic[10, 0]
E               wr_data: HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t
R                  HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t:
E                     wr_data_0: logic[9, 0]

R   HEG_HP_MON_t:
E      HP: HEG_HP_HP_MON_t_ARRAY
A         HEG_HP_HP_MON_t_ARRAY: array[6, 0] HEG_HP_HP_MON_t
R            HEG_HP_HP_MON_t:
E               MDT_DT2R: HEG_HP_HP_MDT_DT2R_MON_t
R                  HEG_HP_HP_MDT_DT2R_MON_t:
E                     SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t
R                        HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t:
E                           rd_rdy: logic
E                           freeze_ena: logic
E                     rd_data: HEG_HP_HP_MDT_DT2R_rd_data_MON_t
R                        HEG_HP_HP_MDT_DT2R_rd_data_MON_t:
E                           rd_data_0: logic[9, 0]

R   HEG_HP_CTRL_t:
E      HP: HEG_HP_HP_CTRL_t_ARRAY
A         HEG_HP_HP_CTRL_t_ARRAY: array[6, 0] HEG_HP_HP_CTRL_t
R            HEG_HP_HP_CTRL_t:
E               ACTIONS: HEG_HP_HP_ACTIONS_CTRL_t
R                  HEG_HP_HP_ACTIONS_CTRL_t:
E                     RESET: logic
E                     ENABLE: logic
E                     DISABLE: logic
E                     FREEZE: logic
E               CONFIGS: HEG_HP_HP_CONFIGS_CTRL_t
R                  HEG_HP_HP_CONFIGS_CTRL_t:
E                     INPUT_EN: logic
E                     OUTPUT_EN: logic
E                     FLUSH_MEM_RESET: logic
E               MDT_DT2R: HEG_HP_HP_MDT_DT2R_CTRL_t
R                  HEG_HP_HP_MDT_DT2R_CTRL_t:
E                     SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t
R                        HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t:
E                           wr_req: logic
E                           wr_ack: logic
E                           rd_req: logic
E                           rd_ack: logic
E                           flush_req: logic
E                           freeze_req: logic
E                           mem_sel: logic[3, 0]
E                     wr_addr: logic[10, 0]
E                     rd_addr: logic[10, 0]
E                     wr_data: HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t
R                        HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t:
E                           wr_data_0: logic[9, 0]

R   HEG_MON_t:
E      SUPER: HEG_SUPER_MON_t
R         HEG_SUPER_MON_t:
E            STATUS: HEG_SUPER_STATUS_MON_t
R               HEG_SUPER_STATUS_MON_t:
E                  ENABLED: logic
E                  READY: logic
E                  ERROR: logic
E            COUNTERS: HEG_SUPER_COUNTERS_MON_t
R               HEG_SUPER_COUNTERS_MON_t:
E                  SLC_PROC: logic[32, 0]
E                  HIT_PROC: logic[32, 0]
E                  HIT_OK: logic[32, 0]
E                  ERROR: logic[32, 0]
E      CTRL: HEG_CTRL_MON_t
R         HEG_CTRL_MON_t:
E            ROI_TC: HEG_CTRL_ROI_TC_MON_t
R               HEG_CTRL_ROI_TC_MON_t:
E                  SIGNALS: HEG_CTRL_ROI_TC_SIGNALS_MON_t
R                     HEG_CTRL_ROI_TC_SIGNALS_MON_t:
E                        rd_rdy: logic
E                        freeze_ena: logic
E                  rd_data: HEG_CTRL_ROI_TC_rd_data_MON_t
R                     HEG_CTRL_ROI_TC_rd_data_MON_t:
E                        rd_data_1: logic[6, 0]
E                        rd_data_0: logic[32, 0]
E      HP: HEG_HP_MON_t
R         HEG_HP_MON_t:
E            HP: HEG_HP_HP_MON_t_ARRAY
A               HEG_HP_HP_MON_t_ARRAY: array[6, 0] HEG_HP_HP_MON_t
R                  HEG_HP_HP_MON_t:
E                     MDT_DT2R: HEG_HP_HP_MDT_DT2R_MON_t
R                        HEG_HP_HP_MDT_DT2R_MON_t:
E                           SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t
R                              HEG_HP_HP_MDT_DT2R_SIGNALS_MON_t:
E                                 rd_rdy: logic
E                                 freeze_ena: logic
E                           rd_data: HEG_HP_HP_MDT_DT2R_rd_data_MON_t
R                              HEG_HP_HP_MDT_DT2R_rd_data_MON_t:
E                                 rd_data_0: logic[9, 0]

R   HEG_CTRL_t:
E      SUPER: HEG_SUPER_CTRL_t
R         HEG_SUPER_CTRL_t:
E            ACTIONS: HEG_SUPER_ACTIONS_CTRL_t
R               HEG_SUPER_ACTIONS_CTRL_t:
E                  RESET: logic
E                  ENABLE: logic
E                  DISABLE: logic
E                  FREEZE: logic
E            CONFIGS: HEG_SUPER_CONFIGS_CTRL_t
R               HEG_SUPER_CONFIGS_CTRL_t:
E                  INPUT_EN: logic
E                  OUTPUT_EN: logic
E                  FLUSH_MEM_RESET: logic
E      CTRL: HEG_CTRL_CTRL_t
R         HEG_CTRL_CTRL_t:
E            ROI_TC: HEG_CTRL_ROI_TC_CTRL_t
R               HEG_CTRL_ROI_TC_CTRL_t:
E                  SIGNALS: HEG_CTRL_ROI_TC_SIGNALS_CTRL_t
R                     HEG_CTRL_ROI_TC_SIGNALS_CTRL_t:
E                        wr_req: logic
E                        wr_ack: logic
E                        rd_req: logic
E                        rd_ack: logic
E                        flush_req: logic
E                        freeze_req: logic
E                        mem_sel: logic[3, 0]
E                  wr_addr: logic[10, 0]
E                  rd_addr: logic[10, 0]
E                  wr_data: HEG_CTRL_ROI_TC_wr_data_CTRL_t
R                     HEG_CTRL_ROI_TC_wr_data_CTRL_t:
E                        wr_data_0: logic[32, 0]
E                        wr_data_1: logic[6, 0]
E      HP: HEG_HP_CTRL_t
R         HEG_HP_CTRL_t:
E            HP: HEG_HP_HP_CTRL_t_ARRAY
A               HEG_HP_HP_CTRL_t_ARRAY: array[6, 0] HEG_HP_HP_CTRL_t
R                  HEG_HP_HP_CTRL_t:
E                     ACTIONS: HEG_HP_HP_ACTIONS_CTRL_t
R                        HEG_HP_HP_ACTIONS_CTRL_t:
E                           RESET: logic
E                           ENABLE: logic
E                           DISABLE: logic
E                           FREEZE: logic
E                     CONFIGS: HEG_HP_HP_CONFIGS_CTRL_t
R                        HEG_HP_HP_CONFIGS_CTRL_t:
E                           INPUT_EN: logic
E                           OUTPUT_EN: logic
E                           FLUSH_MEM_RESET: logic
E                     MDT_DT2R: HEG_HP_HP_MDT_DT2R_CTRL_t
R                        HEG_HP_HP_MDT_DT2R_CTRL_t:
E                           SIGNALS: HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t
R                              HEG_HP_HP_MDT_DT2R_SIGNALS_CTRL_t:
E                                 wr_req: logic
E                                 wr_ack: logic
E                                 rd_req: logic
E                                 rd_ack: logic
E                                 flush_req: logic
E                                 freeze_req: logic
E                                 mem_sel: logic[3, 0]
E                           wr_addr: logic[10, 0]
E                           rd_addr: logic[10, 0]
E                           wr_data: HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t
R                              HEG_HP_HP_MDT_DT2R_wr_data_CTRL_t:
E                                 wr_data_0: logic[9, 0]
