Signals
#######

SignalDeclarationEndMarkerBlock
-------------------------------

:class:`pyVHDLParser.Blocks.Object.ObjectDeclarationEndMarkerBlock`

SignalDeclarationDefaultExpressionBlock
---------------------------------------

:class:`pyVHDLParser.Blocks.Expression.ExpressionBlockEndedBySemicolon`

SignalDeclarationBlock
----------------------

:class:`pyVHDLParser.Blocks.Object.ObjectDeclarationBlock`

