[INF:CM0023] Creating log file ../../build/regression/MultContAssign/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<513> s<512> l<3:1> el<1:3>
n<> u<2> t<Module_keyword> p<6> s<3> l<3:1> el<3:7>
n<top> u<3> t<StringConst> p<6> s<5> l<3:8> el<3:11>
n<> u<4> t<Port> p<5> l<3:12> el<3:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<3:11> el<3:13>
n<> u<6> t<Module_nonansi_header> p<382> c<2> s<19> l<3:1> el<3:14>
n<> u<7> t<IntegerAtomType_Int> p<8> l<5:2> el<5:5>
n<> u<8> t<Data_type> p<12> c<7> s<11> l<5:2> el<5:5>
n<v> u<9> t<StringConst> p<10> l<5:6> el<5:7>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<5:6> el<5:7>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<5:6> el<5:7>
n<> u<12> t<Variable_declaration> p<13> c<8> l<5:2> el<5:8>
n<> u<13> t<Data_declaration> p<14> c<12> l<5:2> el<5:8>
n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<5:2> el<5:8>
n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<5:2> el<5:8>
n<> u<16> t<Module_common_item> p<17> c<15> l<5:2> el<5:8>
n<> u<17> t<Module_or_generate_item> p<18> c<16> l<5:2> el<5:8>
n<> u<18> t<Non_port_module_item> p<19> c<17> l<5:2> el<5:8>
n<> u<19> t<Module_item> p<382> c<18> s<38> l<5:2> el<5:8>
n<> u<20> t<Weak1> p<22> l<6:20> el<6:25>
n<> u<21> t<HighZ0> p<22> s<20> l<6:12> el<6:18>
n<> u<22> t<Drive_strength> p<34> c<21> s<33> l<6:11> el<6:26>
n<inout_i1> u<23> t<StringConst> p<24> l<6:30> el<6:38>
n<> u<24> t<Ps_or_hierarchical_identifier> p<27> c<23> s<26> l<6:30> el<6:38>
n<> u<25> t<Constant_bit_select> p<26> l<6:39> el<6:39>
n<> u<26> t<Constant_select> p<27> c<25> l<6:39> el<6:39>
n<> u<27> t<Net_lvalue> p<32> c<24> s<31> l<6:30> el<6:38>
n<pu> u<28> t<StringConst> p<29> l<6:41> el<6:43>
n<> u<29> t<Primary_literal> p<30> c<28> l<6:41> el<6:43>
n<> u<30> t<Primary> p<31> c<29> l<6:41> el<6:43>
n<> u<31> t<Expression> p<32> c<30> l<6:41> el<6:43>
n<> u<32> t<Net_assignment> p<33> c<27> l<6:30> el<6:43>
n<> u<33> t<List_of_net_assignments> p<34> c<32> l<6:30> el<6:43>
n<> u<34> t<Continuous_assign> p<35> c<22> l<6:4> el<6:44>
n<> u<35> t<Module_common_item> p<36> c<34> l<6:4> el<6:44>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<6:4> el<6:44>
n<> u<37> t<Non_port_module_item> p<38> c<36> l<6:4> el<6:44>
n<> u<38> t<Module_item> p<382> c<37> s<59> l<6:4> el<6:44>
n<> u<39> t<Weak0> p<41> s<40> l<7:12> el<7:17>
n<> u<40> t<HighZ1> p<41> l<7:19> el<7:25>
n<> u<41> t<Drive_strength> p<55> c<39> s<54> l<7:11> el<7:26>
n<inout_i1> u<42> t<StringConst> p<43> l<7:30> el<7:38>
n<> u<43> t<Ps_or_hierarchical_identifier> p<46> c<42> s<45> l<7:30> el<7:38>
n<> u<44> t<Constant_bit_select> p<45> l<7:39> el<7:39>
n<> u<45> t<Constant_select> p<46> c<44> l<7:39> el<7:39>
n<> u<46> t<Net_lvalue> p<53> c<43> s<52> l<7:30> el<7:38>
n<pd> u<47> t<StringConst> p<48> l<7:42> el<7:44>
n<> u<48> t<Primary_literal> p<49> c<47> l<7:42> el<7:44>
n<> u<49> t<Primary> p<50> c<48> l<7:42> el<7:44>
n<> u<50> t<Expression> p<52> c<49> l<7:42> el<7:44>
n<> u<51> t<Unary_Tilda> p<52> s<50> l<7:41> el<7:42>
n<> u<52> t<Expression> p<53> c<51> l<7:41> el<7:44>
n<> u<53> t<Net_assignment> p<54> c<46> l<7:30> el<7:44>
n<> u<54> t<List_of_net_assignments> p<55> c<53> l<7:30> el<7:44>
n<> u<55> t<Continuous_assign> p<56> c<41> l<7:4> el<7:45>
n<> u<56> t<Module_common_item> p<57> c<55> l<7:4> el<7:45>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<7:4> el<7:45>
n<> u<58> t<Non_port_module_item> p<59> c<57> l<7:4> el<7:45>
n<> u<59> t<Module_item> p<382> c<58> s<75> l<7:4> el<7:45>
n<v> u<60> t<StringConst> p<61> l<9:9> el<9:10>
n<> u<61> t<Ps_or_hierarchical_identifier> p<64> c<60> s<63> l<9:9> el<9:10>
n<> u<62> t<Constant_bit_select> p<63> l<9:11> el<9:11>
n<> u<63> t<Constant_select> p<64> c<62> l<9:11> el<9:11>
n<> u<64> t<Net_lvalue> p<69> c<61> s<68> l<9:9> el<9:10>
n<12> u<65> t<IntConst> p<66> l<9:13> el<9:15>
n<> u<66> t<Primary_literal> p<67> c<65> l<9:13> el<9:15>
n<> u<67> t<Primary> p<68> c<66> l<9:13> el<9:15>
n<> u<68> t<Expression> p<69> c<67> l<9:13> el<9:15>
n<> u<69> t<Net_assignment> p<70> c<64> l<9:9> el<9:15>
n<> u<70> t<List_of_net_assignments> p<71> c<69> l<9:9> el<9:15>
n<> u<71> t<Continuous_assign> p<72> c<70> l<9:2> el<9:16>
n<> u<72> t<Module_common_item> p<73> c<71> l<9:2> el<9:16>
n<> u<73> t<Module_or_generate_item> p<74> c<72> l<9:2> el<9:16>
n<> u<74> t<Non_port_module_item> p<75> c<73> l<9:2> el<9:16>
n<> u<75> t<Module_item> p<382> c<74> s<91> l<9:2> el<9:16>
n<v> u<76> t<StringConst> p<77> l<10:9> el<10:10>
n<> u<77> t<Ps_or_hierarchical_identifier> p<80> c<76> s<79> l<10:9> el<10:10>
n<> u<78> t<Constant_bit_select> p<79> l<10:11> el<10:11>
n<> u<79> t<Constant_select> p<80> c<78> l<10:11> el<10:11>
n<> u<80> t<Net_lvalue> p<85> c<77> s<84> l<10:9> el<10:10>
n<13> u<81> t<IntConst> p<82> l<10:13> el<10:15>
n<> u<82> t<Primary_literal> p<83> c<81> l<10:13> el<10:15>
n<> u<83> t<Primary> p<84> c<82> l<10:13> el<10:15>
n<> u<84> t<Expression> p<85> c<83> l<10:13> el<10:15>
n<> u<85> t<Net_assignment> p<86> c<80> l<10:9> el<10:15>
n<> u<86> t<List_of_net_assignments> p<87> c<85> l<10:9> el<10:15>
n<> u<87> t<Continuous_assign> p<88> c<86> l<10:2> el<10:16>
n<> u<88> t<Module_common_item> p<89> c<87> l<10:2> el<10:16>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<10:2> el<10:16>
n<> u<90> t<Non_port_module_item> p<91> c<89> l<10:2> el<10:16>
n<> u<91> t<Module_item> p<382> c<90> s<110> l<10:2> el<10:16>
n<> u<92> t<Weak0> p<94> s<93> l<13:12> el<13:17>
n<> u<93> t<Weak1> p<94> l<13:19> el<13:24>
n<> u<94> t<Drive_strength> p<106> c<92> s<105> l<13:11> el<13:25>
n<inout_i2> u<95> t<StringConst> p<96> l<13:29> el<13:37>
n<> u<96> t<Ps_or_hierarchical_identifier> p<99> c<95> s<98> l<13:29> el<13:37>
n<> u<97> t<Constant_bit_select> p<98> l<13:38> el<13:38>
n<> u<98> t<Constant_select> p<99> c<97> l<13:38> el<13:38>
n<> u<99> t<Net_lvalue> p<104> c<96> s<103> l<13:29> el<13:37>
n<pu> u<100> t<StringConst> p<101> l<13:40> el<13:42>
n<> u<101> t<Primary_literal> p<102> c<100> l<13:40> el<13:42>
n<> u<102> t<Primary> p<103> c<101> l<13:40> el<13:42>
n<> u<103> t<Expression> p<104> c<102> l<13:40> el<13:42>
n<> u<104> t<Net_assignment> p<105> c<99> l<13:29> el<13:42>
n<> u<105> t<List_of_net_assignments> p<106> c<104> l<13:29> el<13:42>
n<> u<106> t<Continuous_assign> p<107> c<94> l<13:4> el<13:43>
n<> u<107> t<Module_common_item> p<108> c<106> l<13:4> el<13:43>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<13:4> el<13:43>
n<> u<109> t<Non_port_module_item> p<110> c<108> l<13:4> el<13:43>
n<> u<110> t<Module_item> p<382> c<109> s<131> l<13:4> el<13:43>
n<> u<111> t<Weak0> p<113> l<14:19> el<14:24>
n<> u<112> t<Weak1> p<113> s<111> l<14:12> el<14:17>
n<> u<113> t<Drive_strength> p<127> c<112> s<126> l<14:11> el<14:25>
n<inout_i2> u<114> t<StringConst> p<115> l<14:30> el<14:38>
n<> u<115> t<Ps_or_hierarchical_identifier> p<118> c<114> s<117> l<14:30> el<14:38>
n<> u<116> t<Constant_bit_select> p<117> l<14:39> el<14:39>
n<> u<117> t<Constant_select> p<118> c<116> l<14:39> el<14:39>
n<> u<118> t<Net_lvalue> p<125> c<115> s<124> l<14:30> el<14:38>
n<pd> u<119> t<StringConst> p<120> l<14:42> el<14:44>
n<> u<120> t<Primary_literal> p<121> c<119> l<14:42> el<14:44>
n<> u<121> t<Primary> p<122> c<120> l<14:42> el<14:44>
n<> u<122> t<Expression> p<124> c<121> l<14:42> el<14:44>
n<> u<123> t<Unary_Tilda> p<124> s<122> l<14:41> el<14:42>
n<> u<124> t<Expression> p<125> c<123> l<14:41> el<14:44>
n<> u<125> t<Net_assignment> p<126> c<118> l<14:30> el<14:44>
n<> u<126> t<List_of_net_assignments> p<127> c<125> l<14:30> el<14:44>
n<> u<127> t<Continuous_assign> p<128> c<113> l<14:4> el<14:45>
n<> u<128> t<Module_common_item> p<129> c<127> l<14:4> el<14:45>
n<> u<129> t<Module_or_generate_item> p<130> c<128> l<14:4> el<14:45>
n<> u<130> t<Non_port_module_item> p<131> c<129> l<14:4> el<14:45>
n<> u<131> t<Module_item> p<382> c<130> s<183> l<14:4> el<14:45>
n<0> u<132> t<IntConst> p<133> l<17:8> el<17:9>
n<> u<133> t<Primary_literal> p<134> c<132> l<17:8> el<17:9>
n<> u<134> t<Constant_primary> p<135> c<133> l<17:8> el<17:9>
n<> u<135> t<Constant_expression> p<178> c<134> s<154> l<17:8> el<17:9>
n<> u<136> t<Weak0> p<138> s<137> l<17:19> el<17:24>
n<> u<137> t<Weak1> p<138> l<17:26> el<17:31>
n<> u<138> t<Drive_strength> p<150> c<136> s<149> l<17:18> el<17:32>
n<inout_i3> u<139> t<StringConst> p<140> l<17:36> el<17:44>
n<> u<140> t<Ps_or_hierarchical_identifier> p<143> c<139> s<142> l<17:36> el<17:44>
n<> u<141> t<Constant_bit_select> p<142> l<17:45> el<17:45>
n<> u<142> t<Constant_select> p<143> c<141> l<17:45> el<17:45>
n<> u<143> t<Net_lvalue> p<148> c<140> s<147> l<17:36> el<17:44>
n<pu> u<144> t<StringConst> p<145> l<17:47> el<17:49>
n<> u<145> t<Primary_literal> p<146> c<144> l<17:47> el<17:49>
n<> u<146> t<Primary> p<147> c<145> l<17:47> el<17:49>
n<> u<147> t<Expression> p<148> c<146> l<17:47> el<17:49>
n<> u<148> t<Net_assignment> p<149> c<143> l<17:36> el<17:49>
n<> u<149> t<List_of_net_assignments> p<150> c<148> l<17:36> el<17:49>
n<> u<150> t<Continuous_assign> p<151> c<138> l<17:11> el<17:50>
n<> u<151> t<Module_common_item> p<152> c<150> l<17:11> el<17:50>
n<> u<152> t<Module_or_generate_item> p<153> c<151> l<17:11> el<17:50>
n<> u<153> t<Generate_item> p<154> c<152> l<17:11> el<17:50>
n<> u<154> t<Generate_block> p<178> c<153> s<177> l<17:11> el<17:50>
n<> u<155> t<Weak0> p<157> l<18:24> el<18:29>
n<> u<156> t<Weak1> p<157> s<155> l<18:17> el<18:22>
n<> u<157> t<Drive_strength> p<171> c<156> s<170> l<18:16> el<18:30>
n<inout_i3> u<158> t<StringConst> p<159> l<18:35> el<18:43>
n<> u<159> t<Ps_or_hierarchical_identifier> p<162> c<158> s<161> l<18:35> el<18:43>
n<> u<160> t<Constant_bit_select> p<161> l<18:44> el<18:44>
n<> u<161> t<Constant_select> p<162> c<160> l<18:44> el<18:44>
n<> u<162> t<Net_lvalue> p<169> c<159> s<168> l<18:35> el<18:43>
n<pd> u<163> t<StringConst> p<164> l<18:47> el<18:49>
n<> u<164> t<Primary_literal> p<165> c<163> l<18:47> el<18:49>
n<> u<165> t<Primary> p<166> c<164> l<18:47> el<18:49>
n<> u<166> t<Expression> p<168> c<165> l<18:47> el<18:49>
n<> u<167> t<Unary_Tilda> p<168> s<166> l<18:46> el<18:47>
n<> u<168> t<Expression> p<169> c<167> l<18:46> el<18:49>
n<> u<169> t<Net_assignment> p<170> c<162> l<18:35> el<18:49>
n<> u<170> t<List_of_net_assignments> p<171> c<169> l<18:35> el<18:49>
n<> u<171> t<Continuous_assign> p<172> c<157> l<18:9> el<18:50>
n<> u<172> t<Module_common_item> p<173> c<171> l<18:9> el<18:50>
n<> u<173> t<Module_or_generate_item> p<174> c<172> l<18:9> el<18:50>
n<> u<174> t<Generate_item> p<175> c<173> l<18:9> el<18:50>
n<> u<175> t<Generate_block> p<178> c<174> l<18:9> el<18:50>
n<> u<176> t<IF> p<178> s<135> l<17:4> el<17:6>
n<> u<177> t<Else> p<178> s<175> l<18:4> el<18:8>
n<> u<178> t<If_generate_construct> p<179> c<176> l<17:4> el<18:50>
n<> u<179> t<Conditional_generate_construct> p<180> c<178> l<17:4> el<18:50>
n<> u<180> t<Module_common_item> p<181> c<179> l<17:4> el<18:50>
n<> u<181> t<Module_or_generate_item> p<182> c<180> l<17:4> el<18:50>
n<> u<182> t<Non_port_module_item> p<183> c<181> l<17:4> el<18:50>
n<> u<183> t<Module_item> p<382> c<182> s<216> l<17:4> el<18:50>
n<out> u<184> t<StringConst> p<185> l<21:17> el<21:20>
n<> u<185> t<Ps_or_hierarchical_identifier> p<188> c<184> s<187> l<21:17> el<21:20>
n<> u<186> t<Constant_bit_select> p<187> l<21:21> el<21:21>
n<> u<187> t<Constant_select> p<188> c<186> l<21:21> el<21:21>
n<> u<188> t<Net_lvalue> p<210> c<185> s<209> l<21:17> el<21:20>
n<sel> u<189> t<StringConst> p<190> l<21:24> el<21:27>
n<> u<190> t<Primary_literal> p<191> c<189> l<21:24> el<21:27>
n<> u<191> t<Primary> p<192> c<190> l<21:24> el<21:27>
n<> u<192> t<Expression> p<198> c<191> s<197> l<21:24> el<21:27>
n<2'b00> u<193> t<IntConst> p<194> l<21:31> el<21:36>
n<> u<194> t<Primary_literal> p<195> c<193> l<21:31> el<21:36>
n<> u<195> t<Primary> p<196> c<194> l<21:31> el<21:36>
n<> u<196> t<Expression> p<198> c<195> l<21:31> el<21:36>
n<> u<197> t<BinOp_Equiv> p<198> s<196> l<21:28> el<21:30>
n<> u<198> t<Expression> p<199> c<192> l<21:24> el<21:36>
n<> u<199> t<Expression> p<209> c<198> s<208> l<21:23> el<21:37>
n<v0> u<200> t<StringConst> p<201> l<21:39> el<21:41>
n<> u<201> t<Primary_literal> p<202> c<200> l<21:39> el<21:41>
n<> u<202> t<Primary> p<203> c<201> l<21:39> el<21:41>
n<> u<203> t<Expression> p<209> c<202> s<207> l<21:39> el<21:41>
n<2'bz> u<204> t<IntConst> p<205> l<21:44> el<21:48>
n<> u<205> t<Primary_literal> p<206> c<204> l<21:44> el<21:48>
n<> u<206> t<Primary> p<207> c<205> l<21:44> el<21:48>
n<> u<207> t<Expression> p<209> c<206> l<21:44> el<21:48>
n<> u<208> t<Qmark> p<209> s<203> l<21:37> el<21:38>
n<> u<209> t<Expression> p<210> c<199> l<21:23> el<21:48>
n<> u<210> t<Net_assignment> p<211> c<188> l<21:17> el<21:48>
n<> u<211> t<List_of_net_assignments> p<212> c<210> l<21:17> el<21:48>
n<> u<212> t<Continuous_assign> p<213> c<211> l<21:7> el<21:49>
n<> u<213> t<Module_common_item> p<214> c<212> l<21:7> el<21:49>
n<> u<214> t<Module_or_generate_item> p<215> c<213> l<21:7> el<21:49>
n<> u<215> t<Non_port_module_item> p<216> c<214> l<21:7> el<21:49>
n<> u<216> t<Module_item> p<382> c<215> s<249> l<21:7> el<21:49>
n<out> u<217> t<StringConst> p<218> l<22:17> el<22:20>
n<> u<218> t<Ps_or_hierarchical_identifier> p<221> c<217> s<220> l<22:17> el<22:20>
n<> u<219> t<Constant_bit_select> p<220> l<22:21> el<22:21>
n<> u<220> t<Constant_select> p<221> c<219> l<22:21> el<22:21>
n<> u<221> t<Net_lvalue> p<243> c<218> s<242> l<22:17> el<22:20>
n<sel> u<222> t<StringConst> p<223> l<22:24> el<22:27>
n<> u<223> t<Primary_literal> p<224> c<222> l<22:24> el<22:27>
n<> u<224> t<Primary> p<225> c<223> l<22:24> el<22:27>
n<> u<225> t<Expression> p<231> c<224> s<230> l<22:24> el<22:27>
n<2'b01> u<226> t<IntConst> p<227> l<22:31> el<22:36>
n<> u<227> t<Primary_literal> p<228> c<226> l<22:31> el<22:36>
n<> u<228> t<Primary> p<229> c<227> l<22:31> el<22:36>
n<> u<229> t<Expression> p<231> c<228> l<22:31> el<22:36>
n<> u<230> t<BinOp_Equiv> p<231> s<229> l<22:28> el<22:30>
n<> u<231> t<Expression> p<232> c<225> l<22:24> el<22:36>
n<> u<232> t<Expression> p<242> c<231> s<241> l<22:23> el<22:37>
n<v1> u<233> t<StringConst> p<234> l<22:39> el<22:41>
n<> u<234> t<Primary_literal> p<235> c<233> l<22:39> el<22:41>
n<> u<235> t<Primary> p<236> c<234> l<22:39> el<22:41>
n<> u<236> t<Expression> p<242> c<235> s<240> l<22:39> el<22:41>
n<2'bz> u<237> t<IntConst> p<238> l<22:44> el<22:48>
n<> u<238> t<Primary_literal> p<239> c<237> l<22:44> el<22:48>
n<> u<239> t<Primary> p<240> c<238> l<22:44> el<22:48>
n<> u<240> t<Expression> p<242> c<239> l<22:44> el<22:48>
n<> u<241> t<Qmark> p<242> s<236> l<22:37> el<22:38>
n<> u<242> t<Expression> p<243> c<232> l<22:23> el<22:48>
n<> u<243> t<Net_assignment> p<244> c<221> l<22:17> el<22:48>
n<> u<244> t<List_of_net_assignments> p<245> c<243> l<22:17> el<22:48>
n<> u<245> t<Continuous_assign> p<246> c<244> l<22:7> el<22:49>
n<> u<246> t<Module_common_item> p<247> c<245> l<22:7> el<22:49>
n<> u<247> t<Module_or_generate_item> p<248> c<246> l<22:7> el<22:49>
n<> u<248> t<Non_port_module_item> p<249> c<247> l<22:7> el<22:49>
n<> u<249> t<Module_item> p<382> c<248> s<268> l<22:7> el<22:49>
n<> u<250> t<Pull0> p<252> l<24:26> el<24:31>
n<> u<251> t<Pull1> p<252> s<250> l<24:19> el<24:24>
n<> u<252> t<Drive_strength> p<264> c<251> s<263> l<24:18> el<24:32>
n<pull_up_1> u<253> t<StringConst> p<254> l<24:33> el<24:42>
n<> u<254> t<Ps_or_hierarchical_identifier> p<257> c<253> s<256> l<24:33> el<24:42>
n<> u<255> t<Constant_bit_select> p<256> l<24:43> el<24:43>
n<> u<256> t<Constant_select> p<257> c<255> l<24:43> el<24:43>
n<> u<257> t<Net_lvalue> p<262> c<254> s<261> l<24:33> el<24:42>
n<> u<258> t<Number_1Tickb1> p<259> l<24:45> el<24:49>
n<> u<259> t<Primary_literal> p<260> c<258> l<24:45> el<24:49>
n<> u<260> t<Primary> p<261> c<259> l<24:45> el<24:49>
n<> u<261> t<Expression> p<262> c<260> l<24:45> el<24:49>
n<> u<262> t<Net_assignment> p<263> c<257> l<24:33> el<24:49>
n<> u<263> t<List_of_net_assignments> p<264> c<262> l<24:33> el<24:49>
n<> u<264> t<Continuous_assign> p<265> c<252> l<24:7> el<24:50>
n<> u<265> t<Module_common_item> p<266> c<264> l<24:7> el<24:50>
n<> u<266> t<Module_or_generate_item> p<267> c<265> l<24:7> el<24:50>
n<> u<267> t<Non_port_module_item> p<268> c<266> l<24:7> el<24:50>
n<> u<268> t<Module_item> p<382> c<267> s<295> l<24:7> el<24:50>
n<pull_up_1> u<269> t<StringConst> p<270> l<26:18> el<26:27>
n<> u<270> t<Ps_or_hierarchical_identifier> p<273> c<269> s<272> l<26:18> el<26:27>
n<> u<271> t<Constant_bit_select> p<272> l<26:28> el<26:28>
n<> u<272> t<Constant_select> p<273> c<271> l<26:28> el<26:28>
n<> u<273> t<Net_lvalue> p<289> c<270> s<288> l<26:18> el<26:27>
n<driver_1_en> u<274> t<StringConst> p<275> l<26:31> el<26:42>
n<> u<275> t<Primary_literal> p<276> c<274> l<26:31> el<26:42>
n<> u<276> t<Primary> p<277> c<275> l<26:31> el<26:42>
n<> u<277> t<Expression> p<278> c<276> l<26:31> el<26:42>
n<> u<278> t<Expression> p<288> c<277> s<287> l<26:30> el<26:43>
n<driver_1> u<279> t<StringConst> p<280> l<26:46> el<26:54>
n<> u<280> t<Primary_literal> p<281> c<279> l<26:46> el<26:54>
n<> u<281> t<Primary> p<282> c<280> l<26:46> el<26:54>
n<> u<282> t<Expression> p<288> c<281> s<286> l<26:46> el<26:54>
n<1'bz> u<283> t<IntConst> p<284> l<26:57> el<26:61>
n<> u<284> t<Primary_literal> p<285> c<283> l<26:57> el<26:61>
n<> u<285> t<Primary> p<286> c<284> l<26:57> el<26:61>
n<> u<286> t<Expression> p<288> c<285> l<26:57> el<26:61>
n<> u<287> t<Qmark> p<288> s<282> l<26:44> el<26:45>
n<> u<288> t<Expression> p<289> c<278> l<26:30> el<26:61>
n<> u<289> t<Net_assignment> p<290> c<273> l<26:18> el<26:61>
n<> u<290> t<List_of_net_assignments> p<291> c<289> l<26:18> el<26:61>
n<> u<291> t<Continuous_assign> p<292> c<290> l<26:7> el<26:62>
n<> u<292> t<Module_common_item> p<293> c<291> l<26:7> el<26:62>
n<> u<293> t<Module_or_generate_item> p<294> c<292> l<26:7> el<26:62>
n<> u<294> t<Non_port_module_item> p<295> c<293> l<26:7> el<26:62>
n<> u<295> t<Module_item> p<382> c<294> s<312> l<26:7> el<26:62>
n<> u<296> t<Data_type_or_implicit> p<306> s<305> l<29:11> el<29:11>
n<NUM_WAYS> u<297> t<StringConst> p<304> s<303> l<29:11> el<29:19>
n<1> u<298> t<IntConst> p<299> l<29:22> el<29:23>
n<> u<299> t<Primary_literal> p<300> c<298> l<29:22> el<29:23>
n<> u<300> t<Constant_primary> p<301> c<299> l<29:22> el<29:23>
n<> u<301> t<Constant_expression> p<302> c<300> l<29:22> el<29:23>
n<> u<302> t<Constant_mintypmax_expression> p<303> c<301> l<29:22> el<29:23>
n<> u<303> t<Constant_param_expression> p<304> c<302> l<29:22> el<29:23>
n<> u<304> t<Param_assignment> p<305> c<297> l<29:11> el<29:23>
n<> u<305> t<List_of_param_assignments> p<306> c<304> l<29:11> el<29:23>
n<> u<306> t<Parameter_declaration> p<307> c<296> l<29:1> el<29:23>
n<> u<307> t<Package_or_generate_item_declaration> p<308> c<306> l<29:1> el<29:24>
n<> u<308> t<Module_or_generate_item_declaration> p<309> c<307> l<29:1> el<29:24>
n<> u<309> t<Module_common_item> p<310> c<308> l<29:1> el<29:24>
n<> u<310> t<Module_or_generate_item> p<311> c<309> l<29:1> el<29:24>
n<> u<311> t<Non_port_module_item> p<312> c<310> l<29:1> el<29:24>
n<> u<312> t<Module_item> p<382> c<311> s<381> l<29:1> el<29:24>
n<NUM_WAYS> u<313> t<StringConst> p<314> l<31:10> el<31:18>
n<> u<314> t<Primary_literal> p<315> c<313> l<31:10> el<31:18>
n<> u<315> t<Constant_primary> p<316> c<314> l<31:10> el<31:18>
n<> u<316> t<Constant_expression> p<372> c<315> s<339> l<31:10> el<31:18>
n<1> u<317> t<IntConst> p<318> l<32:8> el<32:9>
n<> u<318> t<Primary_literal> p<319> c<317> l<32:8> el<32:9>
n<> u<319> t<Constant_primary> p<320> c<318> l<32:8> el<32:9>
n<> u<320> t<Constant_expression> p<339> c<319> s<338> l<32:8> el<32:9>
n<fill_way> u<321> t<StringConst> p<322> l<34:19> el<34:27>
n<> u<322> t<Ps_or_hierarchical_identifier> p<325> c<321> s<324> l<34:19> el<34:27>
n<> u<323> t<Constant_bit_select> p<324> l<34:28> el<34:28>
n<> u<324> t<Constant_select> p<325> c<323> l<34:28> el<34:28>
n<> u<325> t<Net_lvalue> p<330> c<322> s<329> l<34:19> el<34:27>
n<0> u<326> t<IntConst> p<327> l<34:30> el<34:31>
n<> u<327> t<Primary_literal> p<328> c<326> l<34:30> el<34:31>
n<> u<328> t<Primary> p<329> c<327> l<34:30> el<34:31>
n<> u<329> t<Expression> p<330> c<328> l<34:30> el<34:31>
n<> u<330> t<Net_assignment> p<331> c<325> l<34:19> el<34:31>
n<> u<331> t<List_of_net_assignments> p<332> c<330> l<34:19> el<34:31>
n<> u<332> t<Continuous_assign> p<333> c<331> l<34:12> el<34:32>
n<> u<333> t<Module_common_item> p<334> c<332> l<34:12> el<34:32>
n<> u<334> t<Module_or_generate_item> p<335> c<333> l<34:12> el<34:32>
n<> u<335> t<Generate_item> p<336> c<334> l<34:12> el<34:32>
n<> u<336> t<Generate_block> p<338> c<335> s<337> l<34:12> el<34:32>
n<> u<337> t<End> p<338> l<36:8> el<36:11>
n<> u<338> t<Generate_block> p<339> c<336> l<33:8> el<36:11>
n<> u<339> t<Case_generate_item> p<372> c<320> s<370> l<32:8> el<36:11>
n<2> u<340> t<IntConst> p<341> l<37:8> el<37:9>
n<> u<341> t<Primary_literal> p<342> c<340> l<37:8> el<37:9>
n<> u<342> t<Constant_primary> p<343> c<341> l<37:8> el<37:9>
n<> u<343> t<Constant_expression> p<370> c<342> s<369> l<37:8> el<37:9>
n<fill_way> u<344> t<StringConst> p<345> l<39:19> el<39:27>
n<> u<345> t<Ps_or_hierarchical_identifier> p<348> c<344> s<347> l<39:19> el<39:27>
n<> u<346> t<Constant_bit_select> p<347> l<39:28> el<39:28>
n<> u<347> t<Constant_select> p<348> c<346> l<39:28> el<39:28>
n<> u<348> t<Net_lvalue> p<361> c<345> s<360> l<39:19> el<39:27>
n<lru_flags> u<349> t<StringConst> p<356> s<355> l<39:31> el<39:40>
n<0> u<350> t<IntConst> p<351> l<39:41> el<39:42>
n<> u<351> t<Primary_literal> p<352> c<350> l<39:41> el<39:42>
n<> u<352> t<Primary> p<353> c<351> l<39:41> el<39:42>
n<> u<353> t<Expression> p<354> c<352> l<39:41> el<39:42>
n<> u<354> t<Bit_select> p<355> c<353> l<39:40> el<39:43>
n<> u<355> t<Select> p<356> c<354> l<39:40> el<39:43>
n<> u<356> t<Complex_func_call> p<357> c<349> l<39:31> el<39:43>
n<> u<357> t<Primary> p<358> c<356> l<39:31> el<39:43>
n<> u<358> t<Expression> p<360> c<357> l<39:31> el<39:43>
n<> u<359> t<Unary_Not> p<360> s<358> l<39:30> el<39:31>
n<> u<360> t<Expression> p<361> c<359> l<39:30> el<39:43>
n<> u<361> t<Net_assignment> p<362> c<348> l<39:19> el<39:43>
n<> u<362> t<List_of_net_assignments> p<363> c<361> l<39:19> el<39:43>
n<> u<363> t<Continuous_assign> p<364> c<362> l<39:12> el<39:44>
n<> u<364> t<Module_common_item> p<365> c<363> l<39:12> el<39:44>
n<> u<365> t<Module_or_generate_item> p<366> c<364> l<39:12> el<39:44>
n<> u<366> t<Generate_item> p<367> c<365> l<39:12> el<39:44>
n<> u<367> t<Generate_block> p<369> c<366> s<368> l<39:12> el<39:44>
n<> u<368> t<End> p<369> l<41:8> el<41:11>
n<> u<369> t<Generate_block> p<370> c<367> l<38:8> el<41:11>
n<> u<370> t<Case_generate_item> p<372> c<343> s<371> l<37:8> el<41:11>
n<> u<371> t<Endcase> p<372> l<42:4> el<42:11>
n<> u<372> t<Case_generate_construct> p<373> c<316> l<31:4> el<42:11>
n<> u<373> t<Conditional_generate_construct> p<374> c<372> l<31:4> el<42:11>
n<> u<374> t<Module_common_item> p<375> c<373> l<31:4> el<42:11>
n<> u<375> t<Module_or_generate_item> p<376> c<374> l<31:4> el<42:11>
n<> u<376> t<Generate_item> p<377> c<375> l<31:4> el<42:11>
n<> u<377> t<Generate_block> p<379> c<376> s<378> l<31:4> el<42:11>
n<> u<378> t<Endgenerate> p<379> l<43:1> el<43:12>
n<> u<379> t<Generate_region> p<380> c<377> l<30:1> el<43:12>
n<> u<380> t<Non_port_module_item> p<381> c<379> l<30:1> el<43:12>
n<> u<381> t<Module_item> p<382> c<380> l<30:1> el<43:12>
n<> u<382> t<Module_declaration> p<383> c<6> l<3:1> el<45:10>
n<> u<383> t<Description> p<512> c<382> s<449> l<3:1> el<45:10>
n<> u<384> t<Module_keyword> p<405> s<385> l<48:1> el<48:7>
n<wandwor_test0> u<385> t<StringConst> p<405> s<404> l<48:8> el<48:21>
n<A> u<386> t<StringConst> p<389> s<388> l<48:23> el<48:24>
n<> u<387> t<Constant_bit_select> p<388> l<48:24> el<48:24>
n<> u<388> t<Constant_select> p<389> c<387> l<48:24> el<48:24>
n<> u<389> t<Port_reference> p<390> c<386> l<48:23> el<48:24>
n<> u<390> t<Port_expression> p<391> c<389> l<48:23> el<48:24>
n<> u<391> t<Port> p<404> c<390> s<397> l<48:23> el<48:24>
n<B> u<392> t<StringConst> p<395> s<394> l<48:26> el<48:27>
n<> u<393> t<Constant_bit_select> p<394> l<48:27> el<48:27>
n<> u<394> t<Constant_select> p<395> c<393> l<48:27> el<48:27>
n<> u<395> t<Port_reference> p<396> c<392> l<48:26> el<48:27>
n<> u<396> t<Port_expression> p<397> c<395> l<48:26> el<48:27>
n<> u<397> t<Port> p<404> c<396> s<403> l<48:26> el<48:27>
n<X> u<398> t<StringConst> p<401> s<400> l<48:29> el<48:30>
n<> u<399> t<Constant_bit_select> p<400> l<48:30> el<48:30>
n<> u<400> t<Constant_select> p<401> c<399> l<48:30> el<48:30>
n<> u<401> t<Port_reference> p<402> c<398> l<48:29> el<48:30>
n<> u<402> t<Port_expression> p<403> c<401> l<48:29> el<48:30>
n<> u<403> t<Port> p<404> c<402> l<48:29> el<48:30>
n<> u<404> t<List_of_ports> p<405> c<391> l<48:22> el<48:31>
n<> u<405> t<Module_nonansi_header> p<448> c<384> s<413> l<48:1> el<48:32>
n<> u<406> t<Data_type_or_implicit> p<407> l<49:8> el<49:8>
n<> u<407> t<Net_port_type> p<411> c<406> s<410> l<49:8> el<49:8>
n<A> u<408> t<StringConst> p<410> s<409> l<49:8> el<49:9>
n<B> u<409> t<StringConst> p<410> l<49:11> el<49:12>
n<> u<410> t<List_of_port_identifiers> p<411> c<408> l<49:8> el<49:12>
n<> u<411> t<Input_declaration> p<412> c<407> l<49:2> el<49:12>
n<> u<412> t<Port_declaration> p<413> c<411> l<49:2> el<49:12>
n<> u<413> t<Module_item> p<448> c<412> s<421> l<49:2> el<49:13>
n<> u<414> t<NetType_Wor> p<416> s<415> l<50:9> el<50:12>
n<> u<415> t<Data_type_or_implicit> p<416> l<50:13> el<50:13>
n<> u<416> t<Net_port_type> p<419> c<414> s<418> l<50:9> el<50:12>
n<X> u<417> t<StringConst> p<418> l<50:13> el<50:14>
n<> u<418> t<List_of_port_identifiers> p<419> c<417> l<50:13> el<50:14>
n<> u<419> t<Output_declaration> p<420> c<416> l<50:2> el<50:14>
n<> u<420> t<Port_declaration> p<421> c<419> l<50:2> el<50:14>
n<> u<421> t<Module_item> p<448> c<420> s<447> l<50:2> el<50:15>
n<X> u<422> t<StringConst> p<423> l<52:9> el<52:10>
n<> u<423> t<Ps_or_hierarchical_identifier> p<426> c<422> s<425> l<52:9> el<52:10>
n<> u<424> t<Constant_bit_select> p<425> l<52:11> el<52:11>
n<> u<425> t<Constant_select> p<426> c<424> l<52:11> el<52:11>
n<> u<426> t<Net_lvalue> p<431> c<423> s<430> l<52:9> el<52:10>
n<A> u<427> t<StringConst> p<428> l<52:13> el<52:14>
n<> u<428> t<Primary_literal> p<429> c<427> l<52:13> el<52:14>
n<> u<429> t<Primary> p<430> c<428> l<52:13> el<52:14>
n<> u<430> t<Expression> p<431> c<429> l<52:13> el<52:14>
n<> u<431> t<Net_assignment> p<442> c<426> s<441> l<52:9> el<52:14>
n<X> u<432> t<StringConst> p<433> l<52:16> el<52:17>
n<> u<433> t<Ps_or_hierarchical_identifier> p<436> c<432> s<435> l<52:16> el<52:17>
n<> u<434> t<Constant_bit_select> p<435> l<52:18> el<52:18>
n<> u<435> t<Constant_select> p<436> c<434> l<52:18> el<52:18>
n<> u<436> t<Net_lvalue> p<441> c<433> s<440> l<52:16> el<52:17>
n<B> u<437> t<StringConst> p<438> l<52:20> el<52:21>
n<> u<438> t<Primary_literal> p<439> c<437> l<52:20> el<52:21>
n<> u<439> t<Primary> p<440> c<438> l<52:20> el<52:21>
n<> u<440> t<Expression> p<441> c<439> l<52:20> el<52:21>
n<> u<441> t<Net_assignment> p<442> c<436> l<52:16> el<52:21>
n<> u<442> t<List_of_net_assignments> p<443> c<431> l<52:9> el<52:21>
n<> u<443> t<Continuous_assign> p<444> c<442> l<52:2> el<52:22>
n<> u<444> t<Module_common_item> p<445> c<443> l<52:2> el<52:22>
n<> u<445> t<Module_or_generate_item> p<446> c<444> l<52:2> el<52:22>
n<> u<446> t<Non_port_module_item> p<447> c<445> l<52:2> el<52:22>
n<> u<447> t<Module_item> p<448> c<446> l<52:2> el<52:22>
n<> u<448> t<Module_declaration> p<449> c<405> l<48:1> el<54:10>
n<> u<449> t<Description> p<512> c<448> s<511> l<48:1> el<54:10>
n<> u<450> t<Module_keyword> p<452> s<451> l<57:1> el<57:7>
n<top2> u<451> t<StringConst> p<452> l<57:8> el<57:12>
n<> u<452> t<Module_ansi_header> p<510> c<450> s<463> l<57:1> el<57:13>
n<> u<453> t<NetType_Uwire> p<458> s<454> l<58:3> el<58:8>
n<> u<454> t<Data_type_or_implicit> p<458> s<457> l<58:9> el<58:9>
n<two> u<455> t<StringConst> p<456> l<58:9> el<58:12>
n<> u<456> t<Net_decl_assignment> p<457> c<455> l<58:9> el<58:12>
n<> u<457> t<List_of_net_decl_assignments> p<458> c<456> l<58:9> el<58:12>
n<> u<458> t<Net_declaration> p<459> c<453> l<58:3> el<58:13>
n<> u<459> t<Package_or_generate_item_declaration> p<460> c<458> l<58:3> el<58:13>
n<> u<460> t<Module_or_generate_item_declaration> p<461> c<459> l<58:3> el<58:13>
n<> u<461> t<Module_common_item> p<462> c<460> l<58:3> el<58:13>
n<> u<462> t<Module_or_generate_item> p<463> c<461> l<58:3> el<58:13>
n<> u<463> t<Non_port_module_item> p<510> c<462> s<478> l<58:3> el<58:13>
n<two> u<464> t<StringConst> p<465> l<60:10> el<60:13>
n<> u<465> t<Ps_or_hierarchical_identifier> p<468> c<464> s<467> l<60:10> el<60:13>
n<> u<466> t<Constant_bit_select> p<467> l<60:14> el<60:14>
n<> u<467> t<Constant_select> p<468> c<466> l<60:14> el<60:14>
n<> u<468> t<Net_lvalue> p<473> c<465> s<472> l<60:10> el<60:13>
n<> u<469> t<Number_1Tickb1> p<470> l<60:16> el<60:20>
n<> u<470> t<Primary_literal> p<471> c<469> l<60:16> el<60:20>
n<> u<471> t<Primary> p<472> c<470> l<60:16> el<60:20>
n<> u<472> t<Expression> p<473> c<471> l<60:16> el<60:20>
n<> u<473> t<Net_assignment> p<474> c<468> l<60:10> el<60:20>
n<> u<474> t<List_of_net_assignments> p<475> c<473> l<60:10> el<60:20>
n<> u<475> t<Continuous_assign> p<476> c<474> l<60:3> el<60:21>
n<> u<476> t<Module_common_item> p<477> c<475> l<60:3> el<60:21>
n<> u<477> t<Module_or_generate_item> p<478> c<476> l<60:3> el<60:21>
n<> u<478> t<Non_port_module_item> p<510> c<477> s<493> l<60:3> el<60:21>
n<two> u<479> t<StringConst> p<480> l<61:10> el<61:13>
n<> u<480> t<Ps_or_hierarchical_identifier> p<483> c<479> s<482> l<61:10> el<61:13>
n<> u<481> t<Constant_bit_select> p<482> l<61:14> el<61:14>
n<> u<482> t<Constant_select> p<483> c<481> l<61:14> el<61:14>
n<> u<483> t<Net_lvalue> p<488> c<480> s<487> l<61:10> el<61:13>
n<> u<484> t<Number_1Tickb0> p<485> l<61:16> el<61:20>
n<> u<485> t<Primary_literal> p<486> c<484> l<61:16> el<61:20>
n<> u<486> t<Primary> p<487> c<485> l<61:16> el<61:20>
n<> u<487> t<Expression> p<488> c<486> l<61:16> el<61:20>
n<> u<488> t<Net_assignment> p<489> c<483> l<61:10> el<61:20>
n<> u<489> t<List_of_net_assignments> p<490> c<488> l<61:10> el<61:20>
n<> u<490> t<Continuous_assign> p<491> c<489> l<61:3> el<61:21>
n<> u<491> t<Module_common_item> p<492> c<490> l<61:3> el<61:21>
n<> u<492> t<Module_or_generate_item> p<493> c<491> l<61:3> el<61:21>
n<> u<493> t<Non_port_module_item> p<510> c<492> s<509> l<61:3> el<61:21>
n<> u<494> t<Dollar_keyword> p<501> s<495> l<63:11> el<63:12>
n<display> u<495> t<StringConst> p<501> s<500> l<63:12> el<63:19>
n<"Failed: this should be a compile time error!"> u<496> t<StringLiteral> p<497> l<63:20> el<63:66>
n<> u<497> t<Primary_literal> p<498> c<496> l<63:20> el<63:66>
n<> u<498> t<Primary> p<499> c<497> l<63:20> el<63:66>
n<> u<499> t<Expression> p<500> c<498> l<63:20> el<63:66>
n<> u<500> t<List_of_arguments> p<501> c<499> l<63:20> el<63:66>
n<> u<501> t<Subroutine_call> p<502> c<494> l<63:11> el<63:67>
n<> u<502> t<Subroutine_call_statement> p<503> c<501> l<63:11> el<63:68>
n<> u<503> t<Statement_item> p<504> c<502> l<63:11> el<63:68>
n<> u<504> t<Statement> p<505> c<503> l<63:11> el<63:68>
n<> u<505> t<Statement_or_null> p<506> c<504> l<63:11> el<63:68>
n<> u<506> t<Initial_construct> p<507> c<505> l<63:3> el<63:68>
n<> u<507> t<Module_common_item> p<508> c<506> l<63:3> el<63:68>
n<> u<508> t<Module_or_generate_item> p<509> c<507> l<63:3> el<63:68>
n<> u<509> t<Non_port_module_item> p<510> c<508> l<63:3> el<63:68>
n<> u<510> t<Module_declaration> p<511> c<452> l<57:1> el<64:10>
n<> u<511> t<Description> p<512> c<510> l<57:1> el<64:10>
n<> u<512> t<Source_text> p<513> c<383> l<3:1> el<64:10>
n<> u<513> t<Top_level_rule> c<1> l<3:1> el<65:1>
[WRN:PA0205] dut.sv:3:1: No timescale set for "top".

[WRN:PA0205] dut.sv:48:1: No timescale set for "wandwor_test0".

[WRN:PA0205] dut.sv:57:1: No timescale set for "top2".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:3:1: Compile module "work@top".

[INF:CP0303] dut.sv:57:1: Compile module "work@top2".

[INF:CP0303] dut.sv:48:1: Compile module "work@wandwor_test0".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:17:4: Compile generate block "work@top.genblk1".

[INF:CP0335] dut.sv:31:4: Compile generate block "work@top.genblk2".

[NTE:EL0503] dut.sv:3:1: Top level module "work@top".

[NTE:EL0503] dut.sv:48:1: Top level module "work@wandwor_test0".

[NTE:EL0503] dut.sv:57:1: Top level module "work@top2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[ERR:UH0717] dut.sv:9:9: Multiple continuous assignments to: v,
             dut.sv:10:9: other assignment.

[ERR:UH0717] dut.sv:60:10: Multiple continuous assignments to: two,
             dut.sv:61:10: other assignment.

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/MultContAssign/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/MultContAssign/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/MultContAssign/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.NUM_WAYS), line:29:11, endln:29:19
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:NUM_WAYS
    |vpiFullName:work@top.NUM_WAYS
  |vpiParamAssign:
  \_param_assign: , line:29:11, endln:29:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_constant: , line:29:22, endln:29:23
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NUM_WAYS), line:29:11, endln:29:19
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.v), line:5:6, endln:5:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiName:v
    |vpiFullName:work@top.v
  |vpiContAssign:
  \_cont_assign: , line:6:30, endln:6:43
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:1
    |vpiStrength1:8
    |vpiRhs:
    \_ref_obj: (work@top.pu), line:6:41, endln:6:43
      |vpiParent:
      \_cont_assign: , line:6:30, endln:6:43
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_logic_net: (pu)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i1), line:6:30, endln:6:38
      |vpiParent:
      \_cont_assign: , line:6:30, endln:6:43
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_logic_net: (inout_i1)
  |vpiContAssign:
  \_cont_assign: , line:7:30, endln:7:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:8
    |vpiStrength1:1
    |vpiRhs:
    \_operation: , line:7:41, endln:7:44
      |vpiParent:
      \_cont_assign: , line:7:30, endln:7:44
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@top.pd), line:7:42, endln:7:44
        |vpiParent:
        \_operation: , line:7:41, endln:7:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_logic_net: (pd)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i1), line:7:30, endln:7:38
      |vpiParent:
      \_cont_assign: , line:7:30, endln:7:44
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_logic_net: (inout_i1)
  |vpiContAssign:
  \_cont_assign: , line:9:9, endln:9:15
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_constant: , line:9:13, endln:9:15
      |vpiParent:
      \_cont_assign: , line:9:9, endln:9:15
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.v), line:9:9, endln:9:10
      |vpiParent:
      \_cont_assign: , line:9:9, endln:9:15
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_int_var: (work@top.v), line:5:6, endln:5:7
  |vpiContAssign:
  \_cont_assign: , line:10:9, endln:10:15
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_constant: , line:10:13, endln:10:15
      |vpiParent:
      \_cont_assign: , line:10:9, endln:10:15
      |vpiDecompile:13
      |vpiSize:64
      |UINT:13
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.v), line:10:9, endln:10:10
      |vpiParent:
      \_cont_assign: , line:10:9, endln:10:15
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_int_var: (work@top.v), line:5:6, endln:5:7
  |vpiContAssign:
  \_cont_assign: , line:13:29, endln:13:42
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_ref_obj: (work@top.pu), line:13:40, endln:13:42
      |vpiParent:
      \_cont_assign: , line:13:29, endln:13:42
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_logic_net: (pu)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i2), line:13:29, endln:13:37
      |vpiParent:
      \_cont_assign: , line:13:29, endln:13:42
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_logic_net: (inout_i2)
  |vpiContAssign:
  \_cont_assign: , line:14:30, endln:14:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_operation: , line:14:41, endln:14:44
      |vpiParent:
      \_cont_assign: , line:14:30, endln:14:44
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@top.pd), line:14:42, endln:14:44
        |vpiParent:
        \_operation: , line:14:41, endln:14:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_logic_net: (pd)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i2), line:14:30, endln:14:38
      |vpiParent:
      \_cont_assign: , line:14:30, endln:14:44
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_logic_net: (inout_i2)
  |vpiContAssign:
  \_cont_assign: , line:21:17, endln:21:48
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_operation: , line:21:23, endln:21:48
      |vpiParent:
      \_cont_assign: , line:21:17, endln:21:48
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:21:24, endln:21:36
        |vpiParent:
        \_operation: , line:21:23, endln:21:48
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.sel), line:21:24, endln:21:27
          |vpiParent:
          \_operation: , line:21:24, endln:21:36
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_logic_net: (sel)
        |vpiOperand:
        \_constant: , line:21:31, endln:21:36
          |vpiParent:
          \_operation: , line:21:24, endln:21:36
          |vpiDecompile:2'b00
          |vpiSize:2
          |BIN:00
          |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@top.v0), line:21:39, endln:21:41
        |vpiParent:
        \_operation: , line:21:23, endln:21:48
        |vpiName:v0
        |vpiFullName:work@top.v0
        |vpiActual:
        \_logic_net: (v0)
      |vpiOperand:
      \_constant: , line:21:44, endln:21:48
        |vpiParent:
        \_operation: , line:21:23, endln:21:48
        |vpiDecompile:2'bz
        |vpiSize:2
        |BIN:z
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out), line:21:17, endln:21:20
      |vpiParent:
      \_cont_assign: , line:21:17, endln:21:48
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (out)
  |vpiContAssign:
  \_cont_assign: , line:22:17, endln:22:48
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_operation: , line:22:23, endln:22:48
      |vpiParent:
      \_cont_assign: , line:22:17, endln:22:48
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:22:24, endln:22:36
        |vpiParent:
        \_operation: , line:22:23, endln:22:48
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.sel), line:22:24, endln:22:27
          |vpiParent:
          \_operation: , line:22:24, endln:22:36
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_logic_net: (sel)
        |vpiOperand:
        \_constant: , line:22:31, endln:22:36
          |vpiParent:
          \_operation: , line:22:24, endln:22:36
          |vpiDecompile:2'b01
          |vpiSize:2
          |BIN:01
          |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@top.v1), line:22:39, endln:22:41
        |vpiParent:
        \_operation: , line:22:23, endln:22:48
        |vpiName:v1
        |vpiFullName:work@top.v1
        |vpiActual:
        \_logic_net: (v1)
      |vpiOperand:
      \_constant: , line:22:44, endln:22:48
        |vpiParent:
        \_operation: , line:22:23, endln:22:48
        |vpiDecompile:2'bz
        |vpiSize:2
        |BIN:z
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out), line:22:17, endln:22:20
      |vpiParent:
      \_cont_assign: , line:22:17, endln:22:48
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (out)
  |vpiContAssign:
  \_cont_assign: , line:24:33, endln:24:49
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:32
    |vpiStrength1:32
    |vpiRhs:
    \_constant: , line:24:45, endln:24:49
      |vpiParent:
      \_cont_assign: , line:24:33, endln:24:49
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.pull_up_1), line:24:33, endln:24:42
      |vpiParent:
      \_cont_assign: , line:24:33, endln:24:49
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_logic_net: (pull_up_1)
  |vpiContAssign:
  \_cont_assign: , line:26:18, endln:26:61
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_operation: , line:26:30, endln:26:61
      |vpiParent:
      \_cont_assign: , line:26:18, endln:26:61
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.driver_1_en), line:26:31, endln:26:42
        |vpiParent:
        \_operation: , line:26:30, endln:26:61
        |vpiName:driver_1_en
        |vpiFullName:work@top.driver_1_en
        |vpiActual:
        \_logic_net: (driver_1_en)
      |vpiOperand:
      \_ref_obj: (work@top.driver_1), line:26:46, endln:26:54
        |vpiParent:
        \_operation: , line:26:30, endln:26:61
        |vpiName:driver_1
        |vpiFullName:work@top.driver_1
        |vpiActual:
        \_logic_net: (driver_1)
      |vpiOperand:
      \_constant: , line:26:57, endln:26:61
        |vpiParent:
        \_operation: , line:26:30, endln:26:61
        |vpiDecompile:1'bz
        |vpiSize:1
        |BIN:z
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.pull_up_1), line:26:18, endln:26:27
      |vpiParent:
      \_cont_assign: , line:26:18, endln:26:61
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_logic_net: (pull_up_1)
|uhdmallModules:
\_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top2
  |vpiDefName:work@top2
  |vpiNet:
  \_logic_net: (work@top2.two), line:58:9, endln:58:12
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
    |vpiName:two
    |vpiFullName:work@top2.two
    |vpiNetType:13
  |vpiProcess:
  \_initial: , line:63:3, endln:63:68
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
    |vpiStmt:
    \_sys_func_call: ($display), line:63:11, endln:63:67
      |vpiParent:
      \_initial: , line:63:3, endln:63:68
      |vpiArgument:
      \_constant: , line:63:20, endln:63:66
        |vpiParent:
        \_sys_func_call: ($display), line:63:11, endln:63:67
        |vpiDecompile:Failed: this should be a compile time error!
        |vpiSize:44
        |STRING:Failed: this should be a compile time error!
        |vpiConstType:6
      |vpiName:$display
  |vpiContAssign:
  \_cont_assign: , line:60:10, endln:60:20
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
    |vpiRhs:
    \_constant: , line:60:16, endln:60:20
      |vpiParent:
      \_cont_assign: , line:60:10, endln:60:20
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top2.two), line:60:10, endln:60:13
      |vpiParent:
      \_cont_assign: , line:60:10, endln:60:20
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_logic_net: (work@top2.two), line:58:9, endln:58:12
  |vpiContAssign:
  \_cont_assign: , line:61:10, endln:61:20
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
    |vpiRhs:
    \_constant: , line:61:16, endln:61:20
      |vpiParent:
      \_cont_assign: , line:61:10, endln:61:20
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top2.two), line:61:10, endln:61:13
      |vpiParent:
      \_cont_assign: , line:61:10, endln:61:20
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_logic_net: (work@top2.two), line:58:9, endln:58:12
|uhdmallModules:
\_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@wandwor_test0
  |vpiDefName:work@wandwor_test0
  |vpiNet:
  \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiName:A
    |vpiFullName:work@wandwor_test0.A
  |vpiNet:
  \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiName:B
    |vpiFullName:work@wandwor_test0.B
  |vpiNet:
  \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiName:X
    |vpiFullName:work@wandwor_test0.X
    |vpiNetType:3
  |vpiPort:
  \_port: (A), line:48:23, endln:48:24
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiName:A
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24
  |vpiPort:
  \_port: (B), line:48:26, endln:48:27
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiName:B
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27
  |vpiPort:
  \_port: (X), line:48:29, endln:48:30
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiName:X
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30
  |vpiContAssign:
  \_cont_assign: , line:52:9, endln:52:21
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiRhs:
    \_ref_obj: (work@wandwor_test0.A), line:52:13, endln:52:14
      |vpiParent:
      \_cont_assign: , line:52:9, endln:52:21
      |vpiName:A
      |vpiFullName:work@wandwor_test0.A
      |vpiActual:
      \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24
    |vpiLhs:
    \_ref_obj: (work@wandwor_test0.X), line:52:9, endln:52:10
      |vpiParent:
      \_cont_assign: , line:52:9, endln:52:21
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30
  |vpiContAssign:
  \_cont_assign: , line:52:9, endln:52:21
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiRhs:
    \_ref_obj: (work@wandwor_test0.B), line:52:20, endln:52:21
      |vpiParent:
      \_cont_assign: , line:52:9, endln:52:21
      |vpiName:B
      |vpiFullName:work@wandwor_test0.B
      |vpiActual:
      \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27
    |vpiLhs:
    \_ref_obj: (work@wandwor_test0.X), line:52:16, endln:52:17
      |vpiParent:
      \_cont_assign: , line:52:9, endln:52:21
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.v), line:5:6, endln:5:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiTypespec:
    \_int_typespec: , line:5:2, endln:5:5
      |vpiSigned:1
    |vpiName:v
    |vpiFullName:work@top.v
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.NUM_WAYS), line:29:11, endln:29:19
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@top.NUM_WAYS), line:29:11, endln:29:19
    |vpiName:NUM_WAYS
    |vpiFullName:work@top.NUM_WAYS
  |vpiParamAssign:
  \_param_assign: , line:29:11, endln:29:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_constant: , line:29:22, endln:29:23
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NUM_WAYS), line:29:11, endln:29:19
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (inout_i1)
    |vpiName:inout_i1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (pu)
    |vpiName:pu
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (pd)
    |vpiName:pd
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (inout_i2)
    |vpiName:inout_i2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (out)
    |vpiName:out
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (sel)
    |vpiName:sel
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (v0)
    |vpiName:v0
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (v1)
    |vpiName:v1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (pull_up_1)
    |vpiName:pull_up_1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (driver_1_en)
    |vpiName:driver_1_en
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (driver_1)
    |vpiName:driver_1
    |vpiNetType:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:17:4, endln:18:50
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:17:4, endln:18:50
      |vpiFullName:work@top.genblk1
      |vpiContAssign:
      \_cont_assign: , line:18:35, endln:18:49
        |vpiParent:
        \_gen_scope: (work@top.genblk1)
        |vpiStrength0:8
        |vpiStrength1:8
        |vpiRhs:
        \_operation: , line:18:46, endln:18:49
          |vpiParent:
          \_cont_assign: , line:18:35, endln:18:49
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@top.genblk1.pd), line:18:47, endln:18:49
            |vpiParent:
            \_operation: , line:18:46, endln:18:49
            |vpiName:pd
            |vpiFullName:work@top.genblk1.pd
            |vpiActual:
            \_logic_net: (pd)
        |vpiLhs:
        \_ref_obj: (work@top.genblk1.inout_i3), line:18:35, endln:18:43
          |vpiParent:
          \_cont_assign: , line:18:35, endln:18:49
          |vpiName:inout_i3
          |vpiFullName:work@top.genblk1.inout_i3
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2), line:31:4, endln:42:11
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk2), line:31:4, endln:42:11
      |vpiFullName:work@top.genblk2
      |vpiContAssign:
      \_cont_assign: , line:34:19, endln:34:31
        |vpiParent:
        \_gen_scope: (work@top.genblk2)
        |vpiRhs:
        \_constant: , line:34:30, endln:34:31
          |vpiParent:
          \_cont_assign: , line:34:19, endln:34:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.genblk2.fill_way), line:34:19, endln:34:27
          |vpiParent:
          \_cont_assign: , line:34:19, endln:34:31
          |vpiName:fill_way
          |vpiFullName:work@top.genblk2.fill_way
  |vpiContAssign:
  \_cont_assign: , line:6:30, endln:6:43
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:1
    |vpiStrength1:8
    |vpiRhs:
    \_ref_obj: (work@top.pu), line:6:41, endln:6:43
      |vpiParent:
      \_cont_assign: , line:6:30, endln:6:43
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_logic_net: (pu)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i1), line:6:30, endln:6:38
      |vpiParent:
      \_cont_assign: , line:6:30, endln:6:43
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_logic_net: (inout_i1)
  |vpiContAssign:
  \_cont_assign: , line:7:30, endln:7:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:8
    |vpiStrength1:1
    |vpiRhs:
    \_operation: , line:7:41, endln:7:44
      |vpiParent:
      \_cont_assign: , line:7:30, endln:7:44
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@top.pd), line:7:42, endln:7:44
        |vpiParent:
        \_operation: , line:7:41, endln:7:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_logic_net: (pd)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i1), line:7:30, endln:7:38
      |vpiParent:
      \_cont_assign: , line:7:30, endln:7:44
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_logic_net: (inout_i1)
  |vpiContAssign:
  \_cont_assign: , line:9:9, endln:9:15
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_constant: , line:9:13, endln:9:15
    |vpiLhs:
    \_ref_obj: (work@top.v), line:9:9, endln:9:10
      |vpiParent:
      \_cont_assign: , line:9:9, endln:9:15
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_int_var: (work@top.v), line:5:6, endln:5:7
  |vpiContAssign:
  \_cont_assign: , line:10:9, endln:10:15
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_constant: , line:10:13, endln:10:15
    |vpiLhs:
    \_ref_obj: (work@top.v), line:10:9, endln:10:10
      |vpiParent:
      \_cont_assign: , line:10:9, endln:10:15
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_int_var: (work@top.v), line:5:6, endln:5:7
  |vpiContAssign:
  \_cont_assign: , line:13:29, endln:13:42
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_ref_obj: (work@top.pu), line:13:40, endln:13:42
      |vpiParent:
      \_cont_assign: , line:13:29, endln:13:42
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_logic_net: (pu)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i2), line:13:29, endln:13:37
      |vpiParent:
      \_cont_assign: , line:13:29, endln:13:42
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_logic_net: (inout_i2)
  |vpiContAssign:
  \_cont_assign: , line:14:30, endln:14:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_operation: , line:14:41, endln:14:44
      |vpiParent:
      \_cont_assign: , line:14:30, endln:14:44
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@top.pd), line:14:42, endln:14:44
        |vpiParent:
        \_operation: , line:14:41, endln:14:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_logic_net: (pd)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i2), line:14:30, endln:14:38
      |vpiParent:
      \_cont_assign: , line:14:30, endln:14:44
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_logic_net: (inout_i2)
  |vpiContAssign:
  \_cont_assign: , line:21:17, endln:21:48
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_operation: , line:21:23, endln:21:48
      |vpiParent:
      \_cont_assign: , line:21:17, endln:21:48
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:21:24, endln:21:36
        |vpiParent:
        \_operation: , line:21:23, endln:21:48
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.sel), line:21:24, endln:21:27
          |vpiParent:
          \_operation: , line:21:24, endln:21:36
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_logic_net: (sel)
        |vpiOperand:
        \_constant: , line:21:31, endln:21:36
      |vpiOperand:
      \_ref_obj: (work@top.v0), line:21:39, endln:21:41
        |vpiParent:
        \_operation: , line:21:23, endln:21:48
        |vpiName:v0
        |vpiFullName:work@top.v0
        |vpiActual:
        \_logic_net: (v0)
      |vpiOperand:
      \_constant: , line:21:44, endln:21:48
    |vpiLhs:
    \_ref_obj: (work@top.out), line:21:17, endln:21:20
      |vpiParent:
      \_cont_assign: , line:21:17, endln:21:48
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (out)
  |vpiContAssign:
  \_cont_assign: , line:22:17, endln:22:48
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_operation: , line:22:23, endln:22:48
      |vpiParent:
      \_cont_assign: , line:22:17, endln:22:48
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:22:24, endln:22:36
        |vpiParent:
        \_operation: , line:22:23, endln:22:48
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.sel), line:22:24, endln:22:27
          |vpiParent:
          \_operation: , line:22:24, endln:22:36
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_logic_net: (sel)
        |vpiOperand:
        \_constant: , line:22:31, endln:22:36
      |vpiOperand:
      \_ref_obj: (work@top.v1), line:22:39, endln:22:41
        |vpiParent:
        \_operation: , line:22:23, endln:22:48
        |vpiName:v1
        |vpiFullName:work@top.v1
        |vpiActual:
        \_logic_net: (v1)
      |vpiOperand:
      \_constant: , line:22:44, endln:22:48
    |vpiLhs:
    \_ref_obj: (work@top.out), line:22:17, endln:22:20
      |vpiParent:
      \_cont_assign: , line:22:17, endln:22:48
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (out)
  |vpiContAssign:
  \_cont_assign: , line:24:33, endln:24:49
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiStrength0:32
    |vpiStrength1:32
    |vpiRhs:
    \_constant: , line:24:45, endln:24:49
    |vpiLhs:
    \_ref_obj: (work@top.pull_up_1), line:24:33, endln:24:42
      |vpiParent:
      \_cont_assign: , line:24:33, endln:24:49
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_logic_net: (pull_up_1)
  |vpiContAssign:
  \_cont_assign: , line:26:18, endln:26:61
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_operation: , line:26:30, endln:26:61
      |vpiParent:
      \_cont_assign: , line:26:18, endln:26:61
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.driver_1_en), line:26:31, endln:26:42
        |vpiParent:
        \_operation: , line:26:30, endln:26:61
        |vpiName:driver_1_en
        |vpiFullName:work@top.driver_1_en
        |vpiActual:
        \_logic_net: (driver_1_en)
      |vpiOperand:
      \_ref_obj: (work@top.driver_1), line:26:46, endln:26:54
        |vpiParent:
        \_operation: , line:26:30, endln:26:61
        |vpiName:driver_1
        |vpiFullName:work@top.driver_1
        |vpiActual:
        \_logic_net: (driver_1)
      |vpiOperand:
      \_constant: , line:26:57, endln:26:61
    |vpiLhs:
    \_ref_obj: (work@top.pull_up_1), line:26:18, endln:26:27
      |vpiParent:
      \_cont_assign: , line:26:18, endln:26:61
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_logic_net: (pull_up_1)
|uhdmtopModules:
\_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
  |vpiName:work@wandwor_test0
  |vpiDefName:work@wandwor_test0
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiTypespec:
    \_logic_typespec: , line:49:8, endln:49:8
    |vpiName:A
    |vpiFullName:work@wandwor_test0.A
  |vpiNet:
  \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiTypespec:
    \_logic_typespec: , line:49:8, endln:49:8
    |vpiName:B
    |vpiFullName:work@wandwor_test0.B
  |vpiNet:
  \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiTypespec:
    \_logic_typespec: , line:50:9, endln:50:12
    |vpiName:X
    |vpiFullName:work@wandwor_test0.X
    |vpiNetType:3
  |vpiTopModule:1
  |vpiPort:
  \_port: (A), line:48:23, endln:48:24
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiName:A
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@wandwor_test0.A), line:48:23, endln:48:24
      |vpiParent:
      \_port: (A), line:48:23, endln:48:24
      |vpiName:A
      |vpiFullName:work@wandwor_test0.A
      |vpiActual:
      \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24
    |vpiTypedef:
    \_logic_typespec: , line:49:8, endln:49:8
    |vpiInstance:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
  |vpiPort:
  \_port: (B), line:48:26, endln:48:27
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiName:B
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@wandwor_test0.B), line:48:26, endln:48:27
      |vpiParent:
      \_port: (B), line:48:26, endln:48:27
      |vpiName:B
      |vpiFullName:work@wandwor_test0.B
      |vpiActual:
      \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27
    |vpiTypedef:
    \_logic_typespec: , line:49:8, endln:49:8
    |vpiInstance:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
  |vpiPort:
  \_port: (X), line:48:29, endln:48:30
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiName:X
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@wandwor_test0.X), line:48:29, endln:48:30
      |vpiParent:
      \_port: (X), line:48:29, endln:48:30
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30
    |vpiTypedef:
    \_logic_typespec: , line:50:9, endln:50:12
    |vpiInstance:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
  |vpiContAssign:
  \_cont_assign: , line:52:9, endln:52:21
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiRhs:
    \_ref_obj: (work@wandwor_test0.A), line:52:13, endln:52:14
      |vpiParent:
      \_cont_assign: , line:52:9, endln:52:21
      |vpiName:A
      |vpiFullName:work@wandwor_test0.A
      |vpiActual:
      \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24
    |vpiLhs:
    \_ref_obj: (work@wandwor_test0.X), line:52:9, endln:52:10
      |vpiParent:
      \_cont_assign: , line:52:9, endln:52:21
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30
  |vpiContAssign:
  \_cont_assign: , line:52:9, endln:52:21
    |vpiParent:
    \_module: work@wandwor_test0 (work@wandwor_test0), file:dut.sv, line:48:1, endln:54:10
    |vpiRhs:
    \_ref_obj: (work@wandwor_test0.B), line:52:20, endln:52:21
      |vpiParent:
      \_cont_assign: , line:52:9, endln:52:21
      |vpiName:B
      |vpiFullName:work@wandwor_test0.B
      |vpiActual:
      \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27
    |vpiLhs:
    \_ref_obj: (work@wandwor_test0.X), line:52:16, endln:52:17
      |vpiParent:
      \_cont_assign: , line:52:9, endln:52:21
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30
|uhdmtopModules:
\_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
  |vpiName:work@top2
  |vpiDefName:work@top2
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top2.two), line:58:9, endln:58:12
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:58:3, endln:58:8
    |vpiName:two
    |vpiFullName:work@top2.two
    |vpiNetType:13
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:63:3, endln:63:68
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
    |vpiStmt:
    \_sys_func_call: ($display), line:63:11, endln:63:67
      |vpiParent:
      \_initial: , line:63:3, endln:63:68
      |vpiArgument:
      \_constant: , line:63:20, endln:63:66
      |vpiName:$display
  |vpiContAssign:
  \_cont_assign: , line:60:10, endln:60:20
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
    |vpiRhs:
    \_constant: , line:60:16, endln:60:20
    |vpiLhs:
    \_ref_obj: (work@top2.two), line:60:10, endln:60:13
      |vpiParent:
      \_cont_assign: , line:60:10, endln:60:20
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_logic_net: (work@top2.two), line:58:9, endln:58:12
  |vpiContAssign:
  \_cont_assign: , line:61:10, endln:61:20
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:57:1, endln:64:10
    |vpiRhs:
    \_constant: , line:61:16, endln:61:20
    |vpiLhs:
    \_ref_obj: (work@top2.two), line:61:10, endln:61:13
      |vpiParent:
      \_cont_assign: , line:61:10, endln:61:20
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_logic_net: (work@top2.two), line:58:9, endln:58:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 3
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/tests/MultContAssign/dut.sv | ${SURELOG_DIR}/build/regression/MultContAssign/roundtrip/dut_000.sv | 27 | 64 | 

