library verilog;
use verilog.vl_types.all;
entity mdivider is
    port(
        reset           : in     vl_logic;
        ratio           : out    vl_logic_vector(16 downto 0);
        remainder       : out    vl_logic_vector(16 downto 0);
        error           : out    vl_logic;
        divisor         : in     vl_logic_vector(16 downto 0);
        dividend        : in     vl_logic_vector(16 downto 0)
    );
end mdivider;
