// Seed: 1619605344
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    output wire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input tri0 id_13,
    output wor id_14,
    input supply1 id_15
);
  wire id_17;
  module_0(
      id_17, id_17, id_17
  );
  wire id_18, id_19;
endmodule
