<session jtag_chain="DE-SoC [USB-1]" jtag_device="@2: 5CSE(BA5|MA5)/5CSTFD5D5/.. (0x02D120DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="1920,1137"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
  </global_info>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2016/02/23 06:14:33  #0">
      <clock name="clock_divider19:cd|divided_clocks[15]" polarity="posedge" tap_mode="classic"/>
      <config ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="16384" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="SW[0]~input" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_load_output:load_output|data_out" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output|data_out" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[0]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[1]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[2]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[3]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[4]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[5]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[6]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[7]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[8]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[9]" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="SW[0]~input" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_load_output:load_output|data_out" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output|data_out" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[0]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[1]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[2]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[3]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[4]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[5]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[6]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[7]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[8]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[9]" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="SW[0]~input" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_load_output:load_output|data_out" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output|data_out" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[0]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[1]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[2]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[3]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[4]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[5]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[6]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[7]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[8]" tap_mode="probeonly"/>
          <wire name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[9]" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[0]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[1]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[2]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[3]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[4]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[5]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[6]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[7]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[8]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[9]" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_load_output:load_output|data_out" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output|data_out" tap_mode="probeonly" type="register"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="SW[0]~input" tap_mode="probeonly" type="combinatorial"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[0]" storage_index="3" tap_mode="probeonly" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[1]" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[2]" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[3]" storage_index="6" tap_mode="probeonly" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[4]" storage_index="7" tap_mode="probeonly" trigger_index="7" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[5]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="unknown"/>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[6]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="unknown"/>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[7]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[8]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="unknown"/>
          <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[9]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_load_output:load_output|data_out" storage_index="1" tap_mode="probeonly" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output|data_out" storage_index="2" tap_mode="probeonly" trigger_index="2" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="SW[0]~input" storage_index="0" tap_mode="probeonly" trigger_index="0" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[0]" storage_index="3" tap_mode="probeonly" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[1]" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[2]" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[3]" storage_index="6" tap_mode="probeonly" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[4]" storage_index="7" tap_mode="probeonly" trigger_index="7" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[5]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="unknown"/>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[6]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="unknown"/>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[7]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[8]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="unknown"/>
          <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_parallel_output:parallel_output|data_out[9]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_load_output:load_output|data_out" storage_index="1" tap_mode="probeonly" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output|data_out" storage_index="2" tap_mode="probeonly" trigger_index="2" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="SW[0]~input" storage_index="0" tap_mode="probeonly" trigger_index="0" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2016/02/23 06:14:33  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="16384" storage_mode="transitional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'SW[0]~input' == high
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111
            <pwr_up_transitional>1111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
</session>
