8
avrora/sim/state/RegisterUtil.booleanView(Lavrora/sim/state/RegisterView;I)Lavrora/sim/state/BooleanView;
PTG:
Vars:
3
r1 1 -2 
$r0 1 0 
_ret 1 0 
Fields: 0
Accesses: 0
Functions: 1
7 2 0 -2 
Constructors: 1
7 0

Summary: 2
-2 0 
avrora/sim/state/RegisterUtil.bitRangeView(Lavrora/sim/state/RegisterView;II)Lavrora/sim/state/RegisterView;
PTG:
Vars:
3
$r0 1 0 
_ret 1 0 
r1 1 -2 
Fields: 0
Accesses: 0
Functions: 1
9 2 0 -2 
Constructors: 1
9 0

Summary: 2
-2 0 
avrora/sim/state/RegisterUtil.stackedView(Lavrora/sim/state/RegisterView;Lavrora/sim/state/RegisterView;)Lavrora/sim/state/RegisterView;
PTG:
Vars:
6
$r4 1 0 
_ret 1 0 
$r5 1 0 
r3 1 -3 
r2 1 -2 
$r1 1 5 
Fields: 0
Accesses: 0
Functions: 1
16 2 0 5 
Constructors: 1
16 0

Summary: 1
5 
avrora/sim/state/RegisterUtil.<init>()V
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 0
Functions: 1
1 1 -1 
Constructors: 1
1 -1

Summary: 1
-1 
avrora/sim/state/RegisterUtil.bitView(Lavrora/sim/state/RegisterView;I)Lavrora/sim/state/RegisterView;
PTG:
Vars:
3
r1 1 -2 
_ret 1 0 
$r0 1 0 
Fields: 0
Accesses: 0
Functions: 1
9 2 0 -2 
Constructors: 1
9 0

Summary: 2
-2 0 
avrora/sim/state/RegisterUtil.instrumentRegister(Lavrora/sim/output/SimPrinter;Lavrora/sim/state/Register;Ljava/lang/String;)V
PTG:
Vars:
5
$r4 1 5 
$r5 1 5 
r0 1 -2 
r1 1 -3 
r3 1 -4 
Fields: 0
Accesses: 0
Functions: 2
11 3 -2 -4 5 
14 2 -3 5 
Constructors: 1
11 5

Summary: 4
-2 -4 5 -3 
avrora/sim/state/RegisterUtil.permutedView(Lavrora/sim/state/RegisterView;[B)Lavrora/sim/state/RegisterView;
PTG:
Vars:
4
r1 1 -2 
_ret 1 0 
r2 1 -3 
$r0 1 0 
Fields: 0
Accesses: 0
Functions: 1
6 3 0 -2 -3 
Constructors: 1
6 0

Summary: 4
1 -2 -3 0 
avrora/sim/state/RegisterUtil.stackedView([Lavrora/sim/state/RegisterView;)Lavrora/sim/state/RegisterView;
PTG:
Vars:
4
r1 1 -2 
_ret 1 0 
$r3 1 0 
$r2 1 0 
Fields: 0
Accesses: 0
Functions: 1
5 2 0 -2 
Constructors: 1
5 0

Summary: 1
-2 
