Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sat Apr  5 09:28:26 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   sw_i<2>_IBUF
   sw_i<3>_IBUF
   sw_i<4>_IBUF
   sw_i<5>_IBUF
   sw_i<6>_IBUF
   sw_i<7>_IBUF


