$date
	Wed Dec 25 19:19:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CDB_tb $end
$var wire 5 ! ROBEN1 [4:0] $end
$var wire 5 " ROBEN2 [4:0] $end
$var wire 5 # ROBEN3 [4:0] $end
$var wire 5 $ ROBEN4 [4:0] $end
$var wire 5 % Rd1 [4:0] $end
$var wire 5 & Rd2 [4:0] $end
$var wire 5 ' Rd3 [4:0] $end
$var wire 5 ( Rd4 [4:0] $end
$var wire 32 ) Write_Data1 [31:0] $end
$var wire 32 * Write_Data2 [31:0] $end
$var wire 32 + Write_Data3 [31:0] $end
$var wire 32 , Write_Data4 [31:0] $end
$scope module dut $end
$var wire 5 - ROBEN1 [4:0] $end
$var wire 5 . ROBEN2 [4:0] $end
$var wire 5 / ROBEN3 [4:0] $end
$var wire 5 0 ROBEN4 [4:0] $end
$var wire 5 1 Rd1 [4:0] $end
$var wire 5 2 Rd2 [4:0] $end
$var wire 5 3 Rd3 [4:0] $end
$var wire 5 4 Rd4 [4:0] $end
$var wire 32 5 Write_Data1 [31:0] $end
$var wire 32 6 Write_Data2 [31:0] $end
$var wire 32 7 Write_Data3 [31:0] $end
$var wire 32 8 Write_Data4 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11001 8
b11001 7
b11001 6
b11001 5
b11001 4
b11001 3
b11001 2
b11001 1
b11001 0
b11001 /
b11001 .
b11001 -
b11001 ,
b11001 +
b11001 *
b11001 )
b11001 (
b11001 '
b11001 &
b11001 %
b11001 $
b11001 #
b11001 "
b11001 !
$end
#1
