<h2 id="id-2019-07-02SymphonyRequirementsforPresto-Date">Date</h2><p><time datetime="2019-07-02" class="date-past">02 Jul 2019</time></p><h2 id="id-2019-07-02SymphonyRequirementsforPresto-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624674b5f40798007056fc6f" href="https://arterisip.atlassian.net/wiki/people/624674b5f40798007056fc6f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Kromer (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></p></li></ul><h2 id="id-2019-07-02SymphonyRequirementsforPresto-Goals">Goals</h2><ul><li>Create list of work left for Symphony, don't need by ncore 3.0 release, but definitely needed for Presto</li></ul><h2 id="id-2019-07-02SymphonyRequirementsforPresto-Discussionitems">Discussion items</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Item</th><th class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">Model Needs</td><td class="confluenceTd"><ul><li>Switches: FT, VC aware FT, VC buffers</li><li>ATU (I-ATU, T-ATU), reorder buffer, rate limiting, credits, VC, VNId</li><li>width adapter</li><li>rate adapter</li><li>VC gaskets</li><li>Multicast Stations</li></ul></td></tr><tr><td class="confluenceTd">I-ATU</td><td class="confluenceTd"><p>Available, but need enhancement</p><ul><li>Rate limiter</li><li>credits</li><li>VC</li></ul><p>Development needed</p><ul><li>CTL flow channels</li><li>reorder buffer</li><li>ordering in the CTL</li><li>splitting/striping</li><li>ID compression</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">T-ATU</td><td colspan="1" class="confluenceTd"><ul><li>data width adaption</li><li>queueing &amp; arbitration</li><li>VC</li><li>ID compression</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Switches</td><td colspan="1" class="confluenceTd"><ul><li>The switches have been modeled. Need work on correlating and some work to make sure VC buffered switch is correctly implemented.</li><li>Other things that need to be implemented are: Soft locking, lock on ready and lock on valid arbitration.</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Multicast Station</td><td colspan="1" class="confluenceTd"><ul><li>Need to implement as specified.</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Effort</td><td colspan="1" class="confluenceTd"><ul><li>ATU packet, CTL, native. 2 months</li><li>Â switches. need to look at VC buffered switch, correlation, vc adapters. 3-4 weeks. Major time would be spent in correlating results with RTL.</li><li>width adapters, rate adapters, vc gaskets. 3-4 weeks</li><li>traffic generation 2-3 weeks for someone who has done perf modeling.</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Methodology</td><td colspan="1" class="confluenceTd"><ul><li>Models should follow Architectural separations, for example, the ATU is split into the Native layer, Common Layer Processing, and the Packet layer. The model should represent that separation.</li><li>Architected interfaces where possible should be followed.</li></ul></td></tr></tbody></table></div>