-- SMV description generated by Yosys 0.51+101 (git sha1 6bd6775c3, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
MODULE main
  IVAR
    _clk : unsigned word[1]; -- clk
    _rst : unsigned word[1]; -- rst
  VAR
    _v : real; -- \v
    _past_v : real; -- \past_v
    _past_rst : unsigned word[1]; -- \past_rst
  DEFINE
    _$sub$capacitor#sv#75$6_Y := _past_v - _v;
    _$gt$capacitor#sv#75$7_Y := resize(word1(_$sub$capacitor#sv#75$6_Y > 0.00000100000000000), 1);
    _$logic_or$capacitor#sv#75$8_Y := resize(word1((_past_rst != 0ub1_0) | (_$gt$capacitor#sv#75$7_Y != 0ub1_0)), 1);
    _$le$capacitor#sv#75$9_Y := resize(word1(-0.00000567000000000 <= _v), 1);
    _$le$capacitor#sv#75$10_Y := resize(word1(_v <= 0.00000567000000000), 1);
    _$logic_and$capacitor#sv#75$11_Y := resize(word1((_$le$capacitor#sv#75$9_Y != 0ub1_0) & (_$le$capacitor#sv#75$10_Y != 0ub1_0)), 1);
    _$logic_or$capacitor#sv#75$12_Y := resize(word1((_$logic_or$capacitor#sv#75$8_Y != 0ub1_0) | (_$logic_and$capacitor#sv#75$11_Y != 0ub1_0)), 1);
    _$auto$rtlil#cc#2837#Not$21 := !resize(_$logic_or$capacitor#sv#75$12_Y, 1);
    _$auto$rtlil#cc#2884#And$23 := resize(_$auto$rtlil#cc#2837#Not$21, 1) & resize(0ub1_1, 1);
    _$sub$capacitor#sv#69$2_Y := 0.00000000000000000 - _v;
    _$mul$capacitor#sv#69$3_Y := 0.22680000000000000 * _$sub$capacitor#sv#69$2_Y;
    _$add$capacitor#sv#69$4_Y := _v + _$mul$capacitor#sv#69$3_Y;
    _$0#v#0#0# := bool(_rst) ? 1.00000000000000000 : _$add$capacitor#sv#69$4_Y;
    _Vi := 0.00000000000000000;
  ASSIGN
    next(_v) := _$0#v#0#0#;
    next(_past_v) := _v;
    next(_past_rst) := _rst;
  INVARSPEC !bool(0ub1_1) | bool(_$logic_or$capacitor#sv#75$12_Y);
-- end of yosys output
