# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab05.srcs/sources_1/new/jitteryclock.sv"
sv xil_defaultlib  "../../../Lab05.srcs/sources_1/new/correlator.sv"
sv xil_defaultlib  "../../../Lab05.srcs/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv"
sv xil_defaultlib  "../../../Lab05.srcs/sim_1/new/correlator_test_bench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
