
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xyh/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top top -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 71953 
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_test with formal parameter declaration list [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:61]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_test with formal parameter declaration list [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_test with formal parameter declaration list [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_test with formal parameter declaration list [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_test with formal parameter declaration list [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:67]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_test with formal parameter declaration list [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_test with formal parameter declaration list [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:89]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.023 ; gain = 99.273 ; free physical = 15988 ; free virtual = 25406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:75]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:97]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:98]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:99]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:100]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/xyh/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [/home/xyh/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDDR' [/home/xyh/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (2#1) [/home/xyh/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:315]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:316]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:319]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:321]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:323]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:326]
INFO: [Synth 8-638] synthesizing module 'sys_pll' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/realtime/sys_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'sys_pll' (3#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/realtime/sys_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'lut_config' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/lut_config.v:31]
INFO: [Synth 8-256] done synthesizing module 'lut_config' (4#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/lut_config.v:31]
INFO: [Synth 8-638] synthesizing module 'spi_config' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_config.v:31]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_SPI_CHECK bound to: 1 - type: integer 
	Parameter S_WR_SPI bound to: 2 - type: integer 
	Parameter S_WR_SPI_DONE bound to: 3 - type: integer 
	Parameter S_WR_TEST bound to: 4 - type: integer 
	Parameter S_RD_TEST bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adc_spi' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/adc_spi.v:31]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CE_HIGH bound to: 1 - type: integer 
	Parameter S_READ bound to: 2 - type: integer 
	Parameter S_READ_ADDR0 bound to: 3 - type: integer 
	Parameter S_READ_ADDR1 bound to: 4 - type: integer 
	Parameter S_READ_DATA bound to: 5 - type: integer 
	Parameter S_WRITE bound to: 6 - type: integer 
	Parameter S_WRITE_ADDR0 bound to: 7 - type: integer 
	Parameter S_WRITE_ADDR1 bound to: 8 - type: integer 
	Parameter S_WRITE_DATA bound to: 9 - type: integer 
	Parameter S_CE_LOW bound to: 10 - type: integer 
	Parameter S_ACK bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_master.v:30]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DCLK_EDGE bound to: 1 - type: integer 
	Parameter DCLK_IDLE bound to: 2 - type: integer 
	Parameter ACK bound to: 3 - type: integer 
	Parameter LAST_HALF_CYCLE bound to: 4 - type: integer 
	Parameter ACK_WAIT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (5#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_master.v:30]
INFO: [Synth 8-256] done synthesizing module 'adc_spi' (6#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/adc_spi.v:31]
WARNING: [Synth 8-689] width (14) of port connection 'write_addr' does not match port width (13) of module 'adc_spi' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_config.v:150]
WARNING: [Synth 8-5788] Register spi_write_req_reg in module spi_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_config.v:88]
WARNING: [Synth 8-5788] Register spi_read_req_reg in module spi_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_config.v:100]
INFO: [Synth 8-256] done synthesizing module 'spi_config' (7#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_config.v:31]
INFO: [Synth 8-638] synthesizing module 'mem_test' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:25]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_WRITE bound to: 3'b010 
	Parameter MEM_RESET bound to: 3'b101 
	Parameter INIT_ADDR bound to: 33554432 - type: integer 
	Parameter BURST_LEN bound to: 1 - type: integer 
	Parameter PL_CNT_MAX bound to: 1048576 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:73]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:74]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:87]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:107]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:112]
WARNING: [Synth 8-6014] Unused sequential element write_read_len_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:253]
INFO: [Synth 8-256] done synthesizing module 'mem_test' (8#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'rd_burst_addr' does not match port width (28) of module 'mem_test' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:359]
WARNING: [Synth 8-689] width (32) of port connection 'wr_burst_addr' does not match port width (28) of module 'mem_test' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:360]
INFO: [Synth 8-638] synthesizing module 'aq_axi_master' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:39]
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RD_DONE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:350]
WARNING: [Synth 8-6014] Unused sequential element reg_w_stb_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:179]
WARNING: [Synth 8-6014] Unused sequential element reg_wr_status_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:180]
WARNING: [Synth 8-6014] Unused sequential element reg_w_count_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:181]
WARNING: [Synth 8-6014] Unused sequential element reg_r_count_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:182]
WARNING: [Synth 8-6014] Unused sequential element wr_chkdata_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:183]
WARNING: [Synth 8-6014] Unused sequential element rd_chkdata_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:184]
WARNING: [Synth 8-6014] Unused sequential element resp_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:185]
WARNING: [Synth 8-5788] Register reg_r_last_reg in module aq_axi_master is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:370]
INFO: [Synth 8-256] done synthesizing module 'aq_axi_master' (9#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v:39]
WARNING: [Synth 8-689] width (13) of port connection 'WR_LEN' does not match port width (32) of module 'aq_axi_master' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:442]
WARNING: [Synth 8-689] width (13) of port connection 'RD_LEN' does not match port width (32) of module 'aq_axi_master' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:452]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/synth/system.v:418]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_1' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_Y9JEWS' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (10#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_Y9JEWS' (11#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_1' (12#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0_0' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/realtime/system_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0_0' (13#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/realtime/system_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'system_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/synth/system.v:776]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (14#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 71 connections, but only 65 given [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/synth/system.v:784]
INFO: [Synth 8-256] done synthesizing module 'system' (15#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/synth/system.v:418]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (16#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'S00_AXI_arid' does not match port width (6) of module 'system_wrapper' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:490]
WARNING: [Synth 8-689] width (2) of port connection 'S00_AXI_arlock' does not match port width (1) of module 'system_wrapper' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:492]
WARNING: [Synth 8-689] width (1) of port connection 'S00_AXI_rid' does not match port width (6) of module 'system_wrapper' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:500]
WARNING: [Synth 8-689] width (1) of port connection 'S00_AXI_awid' does not match port width (6) of module 'system_wrapper' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:509]
WARNING: [Synth 8-689] width (1) of port connection 'S00_AXI_bid' does not match port width (6) of module 'system_wrapper' [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:518]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_aq_axi_master'. This will prevent further optimization [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:385]
WARNING: [Synth 8-3848] Net M_AXI_BUSER in module/entity top does not have driver. [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:275]
WARNING: [Synth 8-3848] Net M_AXI_RUSER in module/entity top does not have driver. [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:298]
INFO: [Synth 8-256] done synthesizing module 'top' (17#1) [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:29]
WARNING: [Synth 8-3331] design s00_couplers_imp_Y9JEWS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_Y9JEWS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design mem_test has unconnected port mem_clk
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[15]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[14]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[13]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[12]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[11]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[10]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[9]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[8]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[7]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[6]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[5]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[4]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[3]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[2]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[1]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[0]
WARNING: [Synth 8-3331] design spi_config has unconnected port lut_reg_addr[15]
WARNING: [Synth 8-3331] design spi_config has unconnected port lut_reg_addr[14]
WARNING: [Synth 8-3331] design spi_config has unconnected port lut_reg_addr[13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1317.273 ; gain = 133.523 ; free physical = 16002 ; free virtual = 25420
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1317.273 ; gain = 133.523 ; free physical = 16003 ; free virtual = 25421
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc] for cell 'ps_block/system_i/processing_system7_0'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc] for cell 'ps_block/system_i/processing_system7_0'
Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp5/system_proc_sys_reset_0_0_in_context.xdc] for cell 'ps_block/system_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp5/system_proc_sys_reset_0_0_in_context.xdc] for cell 'ps_block/system_i/proc_sys_reset_0'
Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp6/system_auto_pc_0_in_context.xdc] for cell 'ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp6/system_auto_pc_0_in_context.xdc] for cell 'ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp7/sys_pll_in_context.xdc] for cell 'sys_pll_m0'
Finished Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp7/sys_pll_in_context.xdc] for cell 'sys_pll_m0'
Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/new/fl9627_ax7350.xdc]
Finished Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/new/fl9627_ax7350.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/new/fl9627_ax7350.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/imports/new/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'PL_KEY_IBUF'. [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/imports/new/top.xdc:10]
Finished Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/imports/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/imports/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/constrs_1/imports/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.703 ; gain = 0.000 ; free physical = 15667 ; free virtual = 25085
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15758 ; free virtual = 25176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15758 ; free virtual = 25176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp4/system_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp7/sys_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/.Xil/Vivado-71943-apple/dcp7/sys_pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for ps_block/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps_block/system_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps_block/system_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps_block/system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_pll_m0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15760 ; free virtual = 25179
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_master.v:123]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adc_spi'
INFO: [Synth 8-5544] ROM "CS_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element delay_cnt_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/adc_spi.v:143]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_config'
INFO: [Synth 8-5544] ROM "spi_read_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_burst_data_reg_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_burst_data_reg_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pl_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "pl_key_state0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'aq_axi_master'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'aq_axi_master'
INFO: [Synth 8-5546] ROM "M_AXI_WLAST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_w_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "WR_READY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_w_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD_READY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_r_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timer_cnt_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:548]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               DCLK_IDLE |                              001 |                              010
               DCLK_EDGE |                              010 |                              001
         LAST_HALF_CYCLE |                              011 |                              100
                     ACK |                              100 |                              011
                ACK_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                     000000000001 |                             0000
                S_CE_LOW |                     000000000010 |                             1010
                  S_READ |                     000000000100 |                             0010
            S_READ_ADDR0 |                     000000010000 |                             0011
            S_READ_ADDR1 |                     000000100000 |                             0100
             S_READ_DATA |                     000001000000 |                             0101
                 S_WRITE |                     000000001000 |                             0110
           S_WRITE_ADDR0 |                     000100000000 |                             0111
           S_WRITE_ADDR1 |                     001000000000 |                             1000
            S_WRITE_DATA |                     010000000000 |                             1001
                   S_ACK |                     000010000000 |                             1011
               S_CE_HIGH |                     100000000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'adc_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
          S_WR_SPI_CHECK |                             0010 |                              001
                S_WR_SPI |                             0100 |                              010
           S_WR_SPI_DONE |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spi_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_WR_IDLE |                              000 |                              000
               S_WA_WAIT |                              001 |                              001
              S_WA_START |                              010 |                              010
               S_WD_WAIT |                              011 |                              011
               S_WD_PROC |                              100 |                              100
               S_WR_WAIT |                              101 |                              101
               S_WR_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_RD_IDLE |                              000 |                              000
               S_RA_WAIT |                              001 |                              001
              S_RA_START |                              010 |                              010
               S_RD_WAIT |                              011 |                              011
               S_RD_PROC |                              100 |                              100
               S_RD_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15751 ; free virtual = 25170
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 4     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	  23 Input     12 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module lut_config 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module adc_spi 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  23 Input     12 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spi_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module mem_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module aq_axi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     21 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pl_key_state0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reg_w_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_AXI_WLAST" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/adc_spi_m0/spi_master_m0/MISO_shift_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_master.v:62]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/adc_spi_m0/read_data_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/adc_spi.v:178]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/error_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_config.v:73]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/adc_spi_m0/spi_master_m0/MISO_shift_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_master.v:62]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/adc_spi_m0/read_data_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/adc_spi.v:178]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/error_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_config.v:73]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_master.v:123]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc1/adc_spi_m0/delay_cnt_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/adc_spi.v:143]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_master.v:123]
WARNING: [Synth 8-6014] Unused sequential element spi_config_adc2/adc_spi_m0/delay_cnt_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/adc_spi.v:143]
WARNING: [Synth 8-6014] Unused sequential element timer_cnt_reg was removed.  [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v:548]
WARNING: [Synth 8-3331] design system_axi_interconnect_0_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design mem_test has unconnected port mem_clk
INFO: [Synth 8-3886] merging instance 'spi_config_adc2/adc_spi_m0/send_data_reg[1]' (FDCE) to 'spi_config_adc2/adc_spi_m0/send_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'spi_config_adc1/adc_spi_m0/send_data_reg[1]' (FDCE) to 'spi_config_adc1/adc_spi_m0/send_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_config_adc2/spi_read_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_config_adc1/spi_read_req_reg )
WARNING: [Synth 8-3332] Sequential element (spi_config_adc1/spi_read_req_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi_config_adc2/spi_read_req_reg) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mem_test_m0/\rd_burst_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mem_test_m0/\wr_burst_len_reg[0] )
INFO: [Synth 8-3886] merging instance 'mem_test_m0/wr_burst_len_reg[1]' (FDCE) to 'mem_test_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_test_m0/wr_burst_len_reg[2]' (FDCE) to 'mem_test_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_test_m0/wr_burst_len_reg[3]' (FDCE) to 'mem_test_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_test_m0/wr_burst_len_reg[4]' (FDCE) to 'mem_test_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_test_m0/wr_burst_len_reg[5]' (FDCE) to 'mem_test_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_test_m0/wr_burst_len_reg[6]' (FDCE) to 'mem_test_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_test_m0/wr_burst_len_reg[7]' (FDCE) to 'mem_test_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_test_m0/wr_burst_len_reg[8]' (FDCE) to 'mem_test_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\wr_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mem_test_m0/\rd_burst_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/\rd_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/rd_burst_req_reg)
WARNING: [Synth 8-3332] Sequential element (rd_burst_req_reg) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[9]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[8]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[7]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[6]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[5]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[4]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[3]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[2]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[1]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[0]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (wr_burst_len_reg[9]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (wr_burst_len_reg[0]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[27]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[26]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[25]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[24]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[23]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[22]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[21]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[20]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[19]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[18]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[17]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[16]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[15]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[14]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[13]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[12]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[11]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[10]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[9]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[8]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[7]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[6]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[5]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[4]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[3]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[2]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[1]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (rd_burst_addr_reg[0]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (reg_wr_len_reg[2]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_wr_len_reg[1]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_wr_len_reg[0]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_rd_len_reg[2]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_rd_len_reg[1]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_rd_len_reg[0]) is unused and will be removed from module aq_axi_master.
INFO: [Synth 8-3886] merging instance 'i_24/timer_cnt_reg[30]' (FDC) to 'i_24/timer_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_24/timer_cnt_reg[31]' (FDC) to 'i_24/timer_cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_24/timer_cnt_reg[29]' (FDC) to 'i_24/timer_cnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_24/timer_cnt_reg[27]' (FDC) to 'i_24/timer_cnt_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_24/\timer_cnt_reg[28] )
WARNING: [Synth 8-3332] Sequential element (timer_cnt_reg[28]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15734 ; free virtual = 25153
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps_block/system_i/processing_system7_0/FCLK_CLK0' to pin 'ps_block/system_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_pll_m0/clk_out1' to pin 'sys_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_pll_m0/clk_out2' to pin 'sys_pll_m0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15607 ; free virtual = 25025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15602 ; free virtual = 25021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15600 ; free virtual = 25018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:94]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15600 ; free virtual = 25018
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15600 ; free virtual = 25018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15600 ; free virtual = 25018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15600 ; free virtual = 25018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15600 ; free virtual = 25018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15600 ; free virtual = 25018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |sys_pll                       |         1|
|2     |system_auto_pc_0              |         1|
|3     |system_proc_sys_reset_0_0     |         1|
|4     |system_processing_system7_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |sys_pll                       |     1|
|2     |system_auto_pc_0              |     1|
|3     |system_proc_sys_reset_0_0     |     1|
|4     |system_processing_system7_0_0 |     1|
|5     |BUFG                          |     3|
|6     |CARRY4                        |   103|
|7     |IDDR                          |    24|
|8     |LUT1                          |   145|
|9     |LUT2                          |    86|
|10    |LUT3                          |   246|
|11    |LUT4                          |    72|
|12    |LUT5                          |   129|
|13    |LUT6                          |   172|
|14    |FDCE                          |   733|
|15    |FDPE                          |     5|
|16    |FDRE                          |    53|
|17    |IBUF                          |     1|
|18    |IBUFDS                        |    26|
|19    |OBUF                          |    10|
|20    |OBUFT                         |     2|
+------+------------------------------+------+

Report Instance Areas: 
+------+-------------------------+----------------------------+------+
|      |Instance                 |Module                      |Cells |
+------+-------------------------+----------------------------+------+
|1     |top                      |                            |  2224|
|2     |  mem_test_m0            |mem_test                    |   570|
|3     |  u_aq_axi_master        |aq_axi_master               |   616|
|4     |  ps_block               |system_wrapper              |   412|
|5     |    system_i             |system                      |   411|
|6     |      axi_interconnect_0 |system_axi_interconnect_0_1 |   290|
|7     |        s00_couplers     |s00_couplers_imp_Y9JEWS     |   290|
|8     |  spi_config_adc1        |spi_config                  |   215|
|9     |    adc_spi_m0           |adc_spi_1                   |   184|
|10    |      spi_master_m0      |spi_master_2                |    87|
|11    |  spi_config_adc2        |spi_config_0                |   216|
|12    |    adc_spi_m0           |adc_spi                     |   185|
|13    |      spi_master_m0      |spi_master                  |    88|
+------+-------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15600 ; free virtual = 25018
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1765.703 ; gain = 133.523 ; free physical = 15658 ; free virtual = 25076
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1765.703 ; gain = 581.953 ; free physical = 15661 ; free virtual = 25080
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1765.703 ; gain = 614.789 ; free physical = 15641 ; free virtual = 25059
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1789.715 ; gain = 0.000 ; free physical = 15638 ; free virtual = 25057
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 18:48:58 2021...
