Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9c4b7a3494e24e32b033165993f8f575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot muxNx1_TB_TEXTIO_behav xil_defaultlib.muxNx1_TB_TEXTIO -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture structural of entity xil_defaultlib.mux2x1 [mux2x1_default]
Compiling architecture procedural of entity xil_defaultlib.muxNx1 [muxnx1_default]
Compiling architecture behavioral of entity xil_defaultlib.muxnx1_tb_textio
Built simulation snapshot muxNx1_TB_TEXTIO_behav
