$date
	Sun Oct 23 07:13:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#167962
b10100 &
b10100 %
1$
b10100 !
1"
#167963
0"
#167966
b1010 &
b1010 %
#167970
b101 &
b101 %
#167974
b10000 &
b10000 %
#167978
b1000 &
b1000 %
#167982
b100 &
b100 %
#167986
b10 &
b10 %
#167990
b1 &
1#
b1 %
#167994
b0 &
b0 %
0#
0$
#1146681
b1101 !
1"
#1146682
b1101 &
b1101 %
1$
#1146683
0"
#1146686
b101000 &
b101000 %
#1146690
b10100 &
b10100 %
#1146694
b1010 &
b1010 %
#1146698
b101 &
b101 %
#1146702
b10000 &
b10000 %
#1146706
b1000 &
b1000 %
#1146710
b100 &
b100 %
#1146714
b10 &
b10 %
#1146718
b1 &
1#
b1 %
#1146722
b0 &
b0 %
0#
0$
#2149768
b1010 !
1"
#2149770
b1010 &
b1010 %
1$
#2149771
0"
#2149774
b101 &
b101 %
#2149778
b10000 &
b10000 %
#2149782
b1000 &
b1000 %
#2149786
b100 &
b100 %
#2149790
b10 &
b10 %
#2149794
b1 &
b1 %
1#
#2149798
b0 &
0#
b0 %
0$
#4500012
