---
title: "RISC-V RV32I Multi Cycle"
date: "2025-08-19"
thumbnail: "../../../assets/img/SystemVerilog/image.png"
---

# Multi Cycle
![alt text](../../../assets/img/CPU/Multi_Cycle/image.png)

클락마다 명령어가 나가면 PipeLine 그러나, 이는 모든 Cycle이 끝나야 나오기 때문에 Multi Cycle
![alt text](../../../assets/img/CPU/Multi_Cycle/전환.png)

## Block
![alt text](<../../../assets/img/CPU/Multi_Cycle/Block - 복사본.png>)