#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 16 23:43:11 2020
# Process ID: 7816
# Current directory: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14296 C:\Igor_G\Vivado_projects\max_hold\max_hold_spektor\VHDL_hold_spectr\Max_hold.xpr
# Log file: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/vivado.log
# Journal file: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 871.770 ; gain = 155.449
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/top.vhd] -no_script -reset -force -quiet
remove_files  C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/top.vhd
file delete -force C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/top.vhd
close [ open C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/complex_abs.vhd w ]
add_files C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/complex_abs.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 02:07:40 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 02:12:34 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 02:16:29 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 13:59:55 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 14:09:05 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 14:38:34 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 14:40:06 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 14:41:07 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 14:43:28 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 14:55:39 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 15:00:15 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 15:06:40 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 15:11:41 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 15:13:01 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Jan 18 15:14:16 2020] Launched impl_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/complex_abs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex_abs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L xil_defaultlib -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 17 elements ; expected 15 [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 957.797 ; gain = 8.730
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L xil_defaultlib -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 17 elements ; formal data_out expects 15 [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd:104]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 959.137 ; gain = 0.336
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L xil_defaultlib -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 15 elements ; formal datain expects 17 [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd:136]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:03:44 . Memory (MB): peak = 960.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '223' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:03:47 . Memory (MB): peak = 960.629 ; gain = 0.016
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L xil_defaultlib -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.complex_abs [complex_abs_default]
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataQ [\ReadDataQ(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadFull [readfull_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteData [\WriteData(numofbits=15,file_nam...]
Compiling architecture a of entity xil_defaultlib.tb
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 54.105 ; gain = 0.652
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 18 15:28:49 2020...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:04:38 . Memory (MB): peak = 964.180 ; gain = 2.629
INFO: [USF-XSim-69] 'elaborate' step finished in '278' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:04:47 . Memory (MB): peak = 977.004 ; gain = 15.453
restart
INFO: [Simtcl 6-17] Simulation restarted
run 66 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 978.137 ; gain = 0.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 978.652 ; gain = 0.516
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {512} CONFIG.data_width {15} CONFIG.memory_type {simple_dual_port_ram}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 2 dist_mem_gen_0_synth_1
[Sat Jan 18 15:43:27 2020] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.ip_user_files/sim_scripts -ip_user_files_dir C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.ip_user_files -ipstatic_source_dir C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.cache/compile_simlib/modelsim} {questa=C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.cache/compile_simlib/questa} {riviera=C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.cache/compile_simlib/riviera} {activehdl=C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 2 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 2 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 2 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 2 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 2 -scripts_only
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
ERROR: [VRFC 10-460] cannot read from 'out' object m_axis_data_tvalid ; use 'buffer' or 'inout' [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd:103]
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd:168]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd:27]
INFO: [VRFC 10-240] VHDL file C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 993.723 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 993.723 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
clc
invalid command name "clc"
cls
WARNING: [Common 17-259] Unknown Tcl command 'cls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.

reset_run synth_1
launch_runs synth_1 -jobs 2 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 2 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jan 18 16:58:18 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Jan 19 18:57:32 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Jan 19 19:00:15 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Jan 19 19:02:35 2020] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Jan 19 19:05:15 2020] Launched impl_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd:170]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.complex_abs [complex_abs_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataQ [\ReadDataQ(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadFull [readfull_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteData [\WriteData(numofbits=15,file_nam...]
Compiling architecture a of entity xil_defaultlib.tb
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jan 19 19:13:33 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 19 19:13:33 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:04:21 . Memory (MB): peak = 996.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '261' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:04:33 . Memory (MB): peak = 1004.402 ; gain = 8.059
restart
INFO: [Simtcl 6-17] Simulation restarted
run 66 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 1007.402 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:19 ; elapsed = 00:01:38 . Memory (MB): peak = 1008.641 ; gain = 0.570
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1010.172 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd:170]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.complex_abs [complex_abs_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataQ [\ReadDataQ(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadFull [readfull_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteData [\WriteData(numofbits=15,file_nam...]
Compiling architecture a of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:04:13 . Memory (MB): peak = 1010.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '253' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:04:21 . Memory (MB): peak = 1010.582 ; gain = 0.410
run 660 us
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1012.676 ; gain = 1.012
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1019.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd:171]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.complex_abs [complex_abs_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataQ [\ReadDataQ(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadFull [readfull_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteData [\WriteData(numofbits=15,file_nam...]
Compiling architecture a of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:04:20 . Memory (MB): peak = 1021.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '260' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:04:32 . Memory (MB): peak = 1021.949 ; gain = 0.754
run 660 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1022.039 ; gain = 0.086
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.809 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1024.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.809 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 660 us
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v: file does not exist.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.070 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
save_wave_config {C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/tb_behav.wcfg
set_property xsim.view C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd:170]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.complex_abs [complex_abs_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataQ [\ReadDataQ(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadFull [readfull_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteData [\WriteData(numofbits=15,file_nam...]
Compiling architecture a of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:04:15 . Memory (MB): peak = 1029.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '255' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:04:24 . Memory (MB): peak = 1029.270 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1030.117 ; gain = 0.848
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1039.234 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
save_wave_config {C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd:170]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.complex_abs [complex_abs_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataQ [\ReadDataQ(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadFull [readfull_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteData [\WriteData(numofbits=15,file_nam...]
Compiling architecture a of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:04:13 . Memory (MB): peak = 1039.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '253' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:04:22 . Memory (MB): peak = 1039.234 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 660 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1039.234 ; gain = 0.000
