{"vcs1":{"timestamp_begin":1681476758.860548419, "rt":0.86, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681476759.752751062, "rt":0.94, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681476760.715491728, "rt":0.69, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681476758.566486207}
{"VCS_COMP_START_TIME": 1681476758.566486207}
{"VCS_COMP_END_TIME": 1681476762.000052243}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 238988}}
