--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Contador.twx Contador.ncd -o Contador.twr Contador.pcf -ucf
Contadorj.ucf

Design file:              Contador.ncd
Physical constraint file: Contador.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 999 paths analyzed, 151 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.944ns.
--------------------------------------------------------------------------------

Paths for end point count_23_1 (SLICE_X16Y24.DX), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_23_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.890ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.231 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_23_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.CQ      Tcko                  0.408   count<2>
                                                       count_1
    SLICE_X16Y19.B1      net (fanout=4)        0.857   count<1>
    SLICE_X16Y19.COUT    Topcyb                0.380   Mcount_count_cy<3>
                                                       count<1>_rt
                                                       Mcount_count_cy<3>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X16Y20.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X16Y21.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X16Y22.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X16Y23.COUT    Tbyp                  0.076   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Mcount_count_cy<19>
    SLICE_X16Y24.DMUX    Tcind                 0.302   count_23_1
                                                       Mcount_count_cy<23>
    SLICE_X18Y24.B4      net (fanout=1)        0.492   Result<23>
    SLICE_X18Y24.B       Tilo                  0.205   count<24>
                                                       count_23_rstpot
    SLICE_X16Y24.DX      net (fanout=1)        0.762   count_23_rstpot
    SLICE_X16Y24.CLK     Tdick                 0.086   count_23_1
                                                       count_23_1
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (1.685ns logic, 2.205ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_23_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.640ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.231 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_23_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.408   count<2>
                                                       count_0
    SLICE_X16Y19.A5      net (fanout=4)        0.608   count<0>
    SLICE_X16Y19.COUT    Topcya                0.379   Mcount_count_cy<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X16Y20.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X16Y21.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X16Y22.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X16Y23.COUT    Tbyp                  0.076   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Mcount_count_cy<19>
    SLICE_X16Y24.DMUX    Tcind                 0.302   count_23_1
                                                       Mcount_count_cy<23>
    SLICE_X18Y24.B4      net (fanout=1)        0.492   Result<23>
    SLICE_X18Y24.B       Tilo                  0.205   count<24>
                                                       count_23_rstpot
    SLICE_X16Y24.DX      net (fanout=1)        0.762   count_23_rstpot
    SLICE_X16Y24.CLK     Tdick                 0.086   count_23_1
                                                       count_23_1
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (1.684ns logic, 1.956ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_23_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.621ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.231 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_23_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.408   count<2>
                                                       count_2
    SLICE_X16Y19.C3      net (fanout=4)        0.691   count<2>
    SLICE_X16Y19.COUT    Topcyc                0.277   Mcount_count_cy<3>
                                                       count<2>_rt
                                                       Mcount_count_cy<3>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X16Y20.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X16Y21.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X16Y22.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X16Y23.COUT    Tbyp                  0.076   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Mcount_count_cy<19>
    SLICE_X16Y24.DMUX    Tcind                 0.302   count_23_1
                                                       Mcount_count_cy<23>
    SLICE_X18Y24.B4      net (fanout=1)        0.492   Result<23>
    SLICE_X18Y24.B       Tilo                  0.205   count<24>
                                                       count_23_rstpot
    SLICE_X16Y24.DX      net (fanout=1)        0.762   count_23_rstpot
    SLICE_X16Y24.CLK     Tdick                 0.086   count_23_1
                                                       count_23_1
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.582ns logic, 2.039ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point count_23 (SLICE_X18Y24.B4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_23 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.178ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.232 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.CQ      Tcko                  0.408   count<2>
                                                       count_1
    SLICE_X16Y19.B1      net (fanout=4)        0.857   count<1>
    SLICE_X16Y19.COUT    Topcyb                0.380   Mcount_count_cy<3>
                                                       count<1>_rt
                                                       Mcount_count_cy<3>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X16Y20.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X16Y21.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X16Y22.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X16Y23.COUT    Tbyp                  0.076   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Mcount_count_cy<19>
    SLICE_X16Y24.DMUX    Tcind                 0.302   count_23_1
                                                       Mcount_count_cy<23>
    SLICE_X18Y24.B4      net (fanout=1)        0.492   Result<23>
    SLICE_X18Y24.CLK     Tas                   0.341   count<24>
                                                       count_23_rstpot
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (1.735ns logic, 1.443ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_23 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.928ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.232 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.408   count<2>
                                                       count_0
    SLICE_X16Y19.A5      net (fanout=4)        0.608   count<0>
    SLICE_X16Y19.COUT    Topcya                0.379   Mcount_count_cy<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X16Y20.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X16Y21.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X16Y22.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X16Y23.COUT    Tbyp                  0.076   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Mcount_count_cy<19>
    SLICE_X16Y24.DMUX    Tcind                 0.302   count_23_1
                                                       Mcount_count_cy<23>
    SLICE_X18Y24.B4      net (fanout=1)        0.492   Result<23>
    SLICE_X18Y24.CLK     Tas                   0.341   count<24>
                                                       count_23_rstpot
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (1.734ns logic, 1.194ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_23 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.909ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.232 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.408   count<2>
                                                       count_2
    SLICE_X16Y19.C3      net (fanout=4)        0.691   count<2>
    SLICE_X16Y19.COUT    Topcyc                0.277   Mcount_count_cy<3>
                                                       count<2>_rt
                                                       Mcount_count_cy<3>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X16Y20.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X16Y21.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X16Y22.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X16Y23.COUT    Tbyp                  0.076   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Mcount_count_cy<19>
    SLICE_X16Y24.DMUX    Tcind                 0.302   count_23_1
                                                       Mcount_count_cy<23>
    SLICE_X18Y24.B4      net (fanout=1)        0.492   Result<23>
    SLICE_X18Y24.CLK     Tas                   0.341   count<24>
                                                       count_23_rstpot
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (1.632ns logic, 1.277ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point count_17 (SLICE_X17Y22.D2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_17 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.233 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.CQ      Tcko                  0.408   count<2>
                                                       count_1
    SLICE_X16Y19.B1      net (fanout=4)        0.857   count<1>
    SLICE_X16Y19.COUT    Topcyb                0.380   Mcount_count_cy<3>
                                                       count<1>_rt
                                                       Mcount_count_cy<3>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X16Y20.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X16Y21.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X16Y22.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X16Y23.BMUX    Tcinb                 0.292   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X17Y22.D2      net (fanout=1)        0.615   Result<17>
    SLICE_X17Y22.CLK     Tas                   0.322   count<17>
                                                       count_17_rstpot
                                                       count_17
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.630ns logic, 1.484ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_17 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.864ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.233 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.408   count<2>
                                                       count_0
    SLICE_X16Y19.A5      net (fanout=4)        0.608   count<0>
    SLICE_X16Y19.COUT    Topcya                0.379   Mcount_count_cy<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X16Y20.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X16Y21.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X16Y22.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X16Y23.BMUX    Tcinb                 0.292   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X17Y22.D2      net (fanout=1)        0.615   Result<17>
    SLICE_X17Y22.CLK     Tas                   0.322   count<17>
                                                       count_17_rstpot
                                                       count_17
    -------------------------------------------------  ---------------------------
    Total                                      2.864ns (1.629ns logic, 1.235ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_17 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.845ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.233 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.408   count<2>
                                                       count_2
    SLICE_X16Y19.C3      net (fanout=4)        0.691   count<2>
    SLICE_X16Y19.COUT    Topcyc                0.277   Mcount_count_cy<3>
                                                       count<2>_rt
                                                       Mcount_count_cy<3>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X16Y20.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X16Y21.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X16Y22.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X16Y23.BMUX    Tcinb                 0.292   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X17Y22.D2      net (fanout=1)        0.615   Result<17>
    SLICE_X17Y22.CLK     Tas                   0.322   count<17>
                                                       count_17_rstpot
                                                       count_17
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (1.527ns logic, 1.318ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_22 (SLICE_X18Y24.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_23 (FF)
  Destination:          count_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_23 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.200   count<24>
                                                       count_23
    SLICE_X18Y24.A2      net (fanout=25)       0.259   count<23>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.190   count<24>
                                                       count_22_rstpot
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.390ns logic, 0.259ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point count_23 (SLICE_X18Y24.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_23 (FF)
  Destination:          count_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.685ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_23 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.200   count<24>
                                                       count_23
    SLICE_X18Y24.B6      net (fanout=25)       0.295   count<23>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.190   count<24>
                                                       count_23_rstpot
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      0.685ns (0.390ns logic, 0.295ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point count_0 (SLICE_X18Y21.A5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_8 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.735ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.070 - 0.066)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_8 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.BQ      Tcko                  0.198   count<10>
                                                       count_8
    SLICE_X18Y21.B6      net (fanout=3)        0.135   count<8>
    SLICE_X18Y21.B       Tilo                  0.142   count<2>
                                                       GND_1_o_GND_1_o_equal_3_o<26>4
    SLICE_X18Y21.A5      net (fanout=13)       0.070   GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X18Y21.CLK     Tah         (-Th)    -0.190   count<2>
                                                       count_0_rstpot
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.530ns logic, 0.205ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_15 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_15 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.BQ      Tcko                  0.198   count<17>
                                                       count_15
    SLICE_X18Y21.B5      net (fanout=3)        0.216   count<15>
    SLICE_X18Y21.B       Tilo                  0.142   count<2>
                                                       GND_1_o_GND_1_o_equal_3_o<26>4
    SLICE_X18Y21.A5      net (fanout=13)       0.070   GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X18Y21.CLK     Tah         (-Th)    -0.190   count<2>
                                                       count_0_rstpot
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.530ns logic, 0.286ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.975ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_14 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_14 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.AQ      Tcko                  0.198   count<17>
                                                       count_14
    SLICE_X18Y21.B2      net (fanout=3)        0.382   count<14>
    SLICE_X18Y21.B       Tilo                  0.142   count<2>
                                                       GND_1_o_GND_1_o_equal_3_o<26>4
    SLICE_X18Y21.A5      net (fanout=13)       0.070   GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X18Y21.CLK     Tah         (-Th)    -0.190   count<2>
                                                       count_0_rstpot
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.530ns logic, 0.452ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 81.603ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 82.903ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<2>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.903ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<2>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.944|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 999 paths, 0 nets, and 239 connections

Design statistics:
   Minimum period:   3.944ns{1}   (Maximum frequency: 253.550MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 10 19:15:39 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



