Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/usr/local/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0b6d51ce16df4e1199ed2dc3c1ba0091 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nbit_register_tb_behav xil_defaultlib.nbit_register_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nbit_register
Compiling module xil_defaultlib.nbit_register_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot nbit_register_tb_behav
