// Seed: 2506521594
module module_0;
  wire id_1, id_2, id_3;
  assign module_1.id_6 = 0;
  logic id_4;
  wire  id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_1 = 32'd58,
    parameter id_4 = 32'd10,
    parameter id_6 = 32'd28
) (
    output supply0 _id_0,
    output tri _id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wire _id_4
);
  logic [(  id_0  ) : id_1] _id_6;
  assign id_1 = id_2;
  logic id_7;
  logic [id_1 : id_4  &  (  id_6  )] id_8;
  ;
  xor primCall (id_1, id_2, id_3, id_7, id_8, id_9);
  logic id_9;
  module_0 modCall_1 ();
endmodule
