vendor_name = ModelSim
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Test2.a32
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Sorter2.a32
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Timing.sdc
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/PLL.qip
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/PLL.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/testbench/alu_testbench.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/ALU2.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/AsyncRegister.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/DataMemory.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/Decoder.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/FourPortMux.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/InstMemory.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/MemoryMappedIO.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/Project2.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/Register.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/SevenSeg.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/SignExtension.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Verilog Files/TwoPortMux.v
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/Signal Tap Files/Debugger.stp
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/db/Debug.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/db/altsyncram_oui1.tdf
source_file = 1, C:/Users/Michael Chen/git/Project-2---CS3220/test2.mif
design_name = Project2
instance = comp, \alu|Add0~97 , alu|Add0~97, Project2, 1
instance = comp, \alu|Add0~106 , alu|Add0~106, Project2, 1
instance = comp, \alu|Add0~108 , alu|Add0~108, Project2, 1
instance = comp, \alu|Add0~112 , alu|Add0~112, Project2, 1
instance = comp, \alu|Add0~114 , alu|Add0~114, Project2, 1
instance = comp, \alu|Add0~116 , alu|Add0~116, Project2, 1
instance = comp, \alu|Add0~118 , alu|Add0~118, Project2, 1
instance = comp, \alu|Add0~122 , alu|Add0~122, Project2, 1
instance = comp, \alu|Add0~124 , alu|Add0~124, Project2, 1
instance = comp, \alu|Add0~126 , alu|Add0~126, Project2, 1
instance = comp, \alu|Add0~130 , alu|Add0~130, Project2, 1
instance = comp, \alu|Add0~132 , alu|Add0~132, Project2, 1
instance = comp, \alu|Add0~134 , alu|Add0~134, Project2, 1
instance = comp, \alu|Add0~136 , alu|Add0~136, Project2, 1
instance = comp, \alu|Add0~138 , alu|Add0~138, Project2, 1
instance = comp, \alu|Add0~140 , alu|Add0~140, Project2, 1
instance = comp, \alu|Add0~142 , alu|Add0~142, Project2, 1
instance = comp, \alu|Add0~146 , alu|Add0~146, Project2, 1
instance = comp, \alu|LessThan0~1 , alu|LessThan0~1, Project2, 1
instance = comp, \alu|LessThan0~3 , alu|LessThan0~3, Project2, 1
instance = comp, \alu|LessThan0~5 , alu|LessThan0~5, Project2, 1
instance = comp, \alu|LessThan0~7 , alu|LessThan0~7, Project2, 1
instance = comp, \alu|LessThan0~9 , alu|LessThan0~9, Project2, 1
instance = comp, \alu|LessThan0~11 , alu|LessThan0~11, Project2, 1
instance = comp, \alu|LessThan0~13 , alu|LessThan0~13, Project2, 1
instance = comp, \alu|LessThan0~15 , alu|LessThan0~15, Project2, 1
instance = comp, \alu|LessThan0~17 , alu|LessThan0~17, Project2, 1
instance = comp, \alu|LessThan0~19 , alu|LessThan0~19, Project2, 1
instance = comp, \alu|LessThan0~21 , alu|LessThan0~21, Project2, 1
instance = comp, \alu|LessThan0~23 , alu|LessThan0~23, Project2, 1
instance = comp, \alu|LessThan0~25 , alu|LessThan0~25, Project2, 1
instance = comp, \alu|LessThan0~27 , alu|LessThan0~27, Project2, 1
instance = comp, \alu|LessThan0~29 , alu|LessThan0~29, Project2, 1
instance = comp, \alu|LessThan0~31 , alu|LessThan0~31, Project2, 1
instance = comp, \alu|LessThan0~33 , alu|LessThan0~33, Project2, 1
instance = comp, \alu|LessThan0~35 , alu|LessThan0~35, Project2, 1
instance = comp, \alu|LessThan0~37 , alu|LessThan0~37, Project2, 1
instance = comp, \alu|LessThan0~39 , alu|LessThan0~39, Project2, 1
instance = comp, \alu|LessThan0~41 , alu|LessThan0~41, Project2, 1
instance = comp, \alu|LessThan0~43 , alu|LessThan0~43, Project2, 1
instance = comp, \alu|LessThan0~45 , alu|LessThan0~45, Project2, 1
instance = comp, \alu|LessThan0~47 , alu|LessThan0~47, Project2, 1
instance = comp, \alu|LessThan0~49 , alu|LessThan0~49, Project2, 1
instance = comp, \alu|LessThan0~51 , alu|LessThan0~51, Project2, 1
instance = comp, \alu|LessThan0~53 , alu|LessThan0~53, Project2, 1
instance = comp, \alu|LessThan0~55 , alu|LessThan0~55, Project2, 1
instance = comp, \alu|LessThan0~57 , alu|LessThan0~57, Project2, 1
instance = comp, \alu|LessThan0~59 , alu|LessThan0~59, Project2, 1
instance = comp, \alu|LessThan0~61 , alu|LessThan0~61, Project2, 1
instance = comp, \alu|LessThan0~62 , alu|LessThan0~62, Project2, 1
instance = comp, \alu|LessThan1~1 , alu|LessThan1~1, Project2, 1
instance = comp, \alu|LessThan1~3 , alu|LessThan1~3, Project2, 1
instance = comp, \alu|LessThan1~5 , alu|LessThan1~5, Project2, 1
instance = comp, \alu|LessThan1~7 , alu|LessThan1~7, Project2, 1
instance = comp, \alu|LessThan1~9 , alu|LessThan1~9, Project2, 1
instance = comp, \alu|LessThan1~11 , alu|LessThan1~11, Project2, 1
instance = comp, \alu|LessThan1~13 , alu|LessThan1~13, Project2, 1
instance = comp, \alu|LessThan1~15 , alu|LessThan1~15, Project2, 1
instance = comp, \alu|LessThan1~17 , alu|LessThan1~17, Project2, 1
instance = comp, \alu|LessThan1~19 , alu|LessThan1~19, Project2, 1
instance = comp, \alu|LessThan1~21 , alu|LessThan1~21, Project2, 1
instance = comp, \alu|LessThan1~23 , alu|LessThan1~23, Project2, 1
instance = comp, \alu|LessThan1~25 , alu|LessThan1~25, Project2, 1
instance = comp, \alu|LessThan1~27 , alu|LessThan1~27, Project2, 1
instance = comp, \alu|LessThan1~29 , alu|LessThan1~29, Project2, 1
instance = comp, \alu|LessThan1~31 , alu|LessThan1~31, Project2, 1
instance = comp, \alu|LessThan1~33 , alu|LessThan1~33, Project2, 1
instance = comp, \alu|LessThan1~35 , alu|LessThan1~35, Project2, 1
instance = comp, \alu|LessThan1~37 , alu|LessThan1~37, Project2, 1
instance = comp, \alu|LessThan1~39 , alu|LessThan1~39, Project2, 1
instance = comp, \alu|LessThan1~41 , alu|LessThan1~41, Project2, 1
instance = comp, \alu|LessThan1~43 , alu|LessThan1~43, Project2, 1
instance = comp, \alu|LessThan1~45 , alu|LessThan1~45, Project2, 1
instance = comp, \alu|LessThan1~47 , alu|LessThan1~47, Project2, 1
instance = comp, \alu|LessThan1~49 , alu|LessThan1~49, Project2, 1
instance = comp, \alu|LessThan1~51 , alu|LessThan1~51, Project2, 1
instance = comp, \alu|LessThan1~53 , alu|LessThan1~53, Project2, 1
instance = comp, \alu|LessThan1~55 , alu|LessThan1~55, Project2, 1
instance = comp, \alu|LessThan1~57 , alu|LessThan1~57, Project2, 1
instance = comp, \alu|LessThan1~59 , alu|LessThan1~59, Project2, 1
instance = comp, \alu|LessThan1~61 , alu|LessThan1~61, Project2, 1
instance = comp, \alu|LessThan1~62 , alu|LessThan1~62, Project2, 1
instance = comp, \alu|Add0~151 , alu|Add0~151, Project2, 1
instance = comp, \alu|Add0~153 , alu|Add0~153, Project2, 1
instance = comp, \alu|Add0~155 , alu|Add0~155, Project2, 1
instance = comp, \alu|Add0~157 , alu|Add0~157, Project2, 1
instance = comp, \alu|Add0~159 , alu|Add0~159, Project2, 1
instance = comp, \alu|Add0~161 , alu|Add0~161, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a0 , dataMem|data_rtl_0|auto_generated|ram_block1a0, Project2, 1
instance = comp, \nextPC[3]~2 , nextPC[3]~2, Project2, 1
instance = comp, \nextPC[8]~12 , nextPC[8]~12, Project2, 1
instance = comp, \nextBranch[2]~0 , nextBranch[2]~0, Project2, 1
instance = comp, \nextBranch[7]~10 , nextBranch[7]~10, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a1 , dataMem|data_rtl_0|auto_generated|ram_block1a1, Project2, 1
instance = comp, \nextPC[13]~22 , nextPC[13]~22, Project2, 1
instance = comp, \nextPC[14]~24 , nextPC[14]~24, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a7 , dataMem|data_rtl_0|auto_generated|ram_block1a7, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a3 , dataMem|data_rtl_0|auto_generated|ram_block1a3, Project2, 1
instance = comp, \nextPC[16]~28 , nextPC[16]~28, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a16 , dataMem|data_rtl_0|auto_generated|ram_block1a16, Project2, 1
instance = comp, \nextPC[23]~42 , nextPC[23]~42, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a19 , dataMem|data_rtl_0|auto_generated|ram_block1a19, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a17 , dataMem|data_rtl_0|auto_generated|ram_block1a17, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a24 , dataMem|data_rtl_0|auto_generated|ram_block1a24, Project2, 1
instance = comp, \nextPC[25]~46 , nextPC[25]~46, Project2, 1
instance = comp, \nextPC[26]~48 , nextPC[26]~48, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a26 , dataMem|data_rtl_0|auto_generated|ram_block1a26, Project2, 1
instance = comp, \nextPC[29]~54 , nextPC[29]~54, Project2, 1
instance = comp, \nextPC[30]~56 , nextPC[30]~56, Project2, 1
instance = comp, \nextPC[31]~58 , nextPC[31]~58, Project2, 1
instance = comp, \nextBranch[15]~26 , nextBranch[15]~26, Project2, 1
instance = comp, \nextBranch[16]~28 , nextBranch[16]~28, Project2, 1
instance = comp, \nextBranch[18]~32 , nextBranch[18]~32, Project2, 1
instance = comp, \nextBranch[19]~34 , nextBranch[19]~34, Project2, 1
instance = comp, \nextBranch[20]~36 , nextBranch[20]~36, Project2, 1
instance = comp, \nextBranch[23]~42 , nextBranch[23]~42, Project2, 1
instance = comp, \nextBranch[28]~52 , nextBranch[28]~52, Project2, 1
instance = comp, \nextBranch[29]~54 , nextBranch[29]~54, Project2, 1
instance = comp, \nextBranch[30]~56 , nextBranch[30]~56, Project2, 1
instance = comp, \nextBranch[31]~58 , nextBranch[31]~58, Project2, 1
instance = comp, \instMem|data~60 , instMem|data~60, Project2, 1
instance = comp, \instMem|data~61 , instMem|data~61, Project2, 1
instance = comp, \instMem|data~62 , instMem|data~62, Project2, 1
instance = comp, \instMem|data~63 , instMem|data~63, Project2, 1
instance = comp, \instMem|data~64 , instMem|data~64, Project2, 1
instance = comp, \instMem|data~65 , instMem|data~65, Project2, 1
instance = comp, \instMem|data~66 , instMem|data~66, Project2, 1
instance = comp, \instMem|data~67 , instMem|data~67, Project2, 1
instance = comp, \instMem|data~68 , instMem|data~68, Project2, 1
instance = comp, \instMem|data~69 , instMem|data~69, Project2, 1
instance = comp, \instMem|data~73 , instMem|data~73, Project2, 1
instance = comp, \instMem|data~82 , instMem|data~82, Project2, 1
instance = comp, \instMem|data~83 , instMem|data~83, Project2, 1
instance = comp, \instMem|data~84 , instMem|data~84, Project2, 1
instance = comp, \instMem|data~85 , instMem|data~85, Project2, 1
instance = comp, \instMem|data~86 , instMem|data~86, Project2, 1
instance = comp, \instMem|data~87 , instMem|data~87, Project2, 1
instance = comp, \instMem|data~88 , instMem|data~88, Project2, 1
instance = comp, \instMem|data~94 , instMem|data~94, Project2, 1
instance = comp, \instMem|data~95 , instMem|data~95, Project2, 1
instance = comp, \instMem|data~96 , instMem|data~96, Project2, 1
instance = comp, \instMem|data~97 , instMem|data~97, Project2, 1
instance = comp, \instMem|data~98 , instMem|data~98, Project2, 1
instance = comp, \instMem|data~99 , instMem|data~99, Project2, 1
instance = comp, \instMem|data~105 , instMem|data~105, Project2, 1
instance = comp, \instMem|data~113 , instMem|data~113, Project2, 1
instance = comp, \instMem|data~115 , instMem|data~115, Project2, 1
instance = comp, \instMem|data~116 , instMem|data~116, Project2, 1
instance = comp, \instMem|data~117 , instMem|data~117, Project2, 1
instance = comp, \instMem|data~118 , instMem|data~118, Project2, 1
instance = comp, \instMem|data~120 , instMem|data~120, Project2, 1
instance = comp, \decoder|WideOr5~1 , decoder|WideOr5~1, Project2, 1
instance = comp, \instMem|data~121 , instMem|data~121, Project2, 1
instance = comp, \instMem|data~123 , instMem|data~123, Project2, 1
instance = comp, \instMem|data~129 , instMem|data~129, Project2, 1
instance = comp, \instMem|data~130 , instMem|data~130, Project2, 1
instance = comp, \instMem|data~131 , instMem|data~131, Project2, 1
instance = comp, \instMem|data~151 , instMem|data~151, Project2, 1
instance = comp, \instMem|data~164 , instMem|data~164, Project2, 1
instance = comp, \instMem|data~168 , instMem|data~168, Project2, 1
instance = comp, \instMem|data~169 , instMem|data~169, Project2, 1
instance = comp, \instMem|data~170 , instMem|data~170, Project2, 1
instance = comp, \registers|registers~160 , registers|registers~160, Project2, 1
instance = comp, \registers|registers~192 , registers|registers~192, Project2, 1
instance = comp, \registers|registers~128 , registers|registers~128, Project2, 1
instance = comp, \registers|registers~514 , registers|registers~514, Project2, 1
instance = comp, \registers|registers~224 , registers|registers~224, Project2, 1
instance = comp, \registers|registers~515 , registers|registers~515, Project2, 1
instance = comp, \instMem|data~174 , instMem|data~174, Project2, 1
instance = comp, \instMem|data~178 , instMem|data~178, Project2, 1
instance = comp, \instMem|data~179 , instMem|data~179, Project2, 1
instance = comp, \instMem|data~180 , instMem|data~180, Project2, 1
instance = comp, \instMem|data~181 , instMem|data~181, Project2, 1
instance = comp, \instMem|data~182 , instMem|data~182, Project2, 1
instance = comp, \instMem|data~183 , instMem|data~183, Project2, 1
instance = comp, \instMem|data~191 , instMem|data~191, Project2, 1
instance = comp, \instMem|data~198 , instMem|data~198, Project2, 1
instance = comp, \registers|registers~64 , registers|registers~64, Project2, 1
instance = comp, \registers|registers~32 , registers|registers~32, Project2, 1
instance = comp, \registers|registers~0 , registers|registers~0, Project2, 1
instance = comp, \registers|registers~516 , registers|registers~516, Project2, 1
instance = comp, \registers|registers~96 , registers|registers~96, Project2, 1
instance = comp, \registers|registers~517 , registers|registers~517, Project2, 1
instance = comp, \registers|registers~518 , registers|registers~518, Project2, 1
instance = comp, \registers|registers~416 , registers|registers~416, Project2, 1
instance = comp, \instMem|data~203 , instMem|data~203, Project2, 1
instance = comp, \instMem|data~204 , instMem|data~204, Project2, 1
instance = comp, \instMem|data~205 , instMem|data~205, Project2, 1
instance = comp, \instMem|data~212 , instMem|data~212, Project2, 1
instance = comp, \instMem|data~214 , instMem|data~214, Project2, 1
instance = comp, \instMem|data~215 , instMem|data~215, Project2, 1
instance = comp, \instMem|data~216 , instMem|data~216, Project2, 1
instance = comp, \instMem|data~221 , instMem|data~221, Project2, 1
instance = comp, \instMem|data~222 , instMem|data~222, Project2, 1
instance = comp, \instMem|data~223 , instMem|data~223, Project2, 1
instance = comp, \instMem|data~224 , instMem|data~224, Project2, 1
instance = comp, \instMem|data~225 , instMem|data~225, Project2, 1
instance = comp, \instMem|data~230 , instMem|data~230, Project2, 1
instance = comp, \instMem|data~231 , instMem|data~231, Project2, 1
instance = comp, \decoder|WideOr5~3 , decoder|WideOr5~3, Project2, 1
instance = comp, \instMem|data~245 , instMem|data~245, Project2, 1
instance = comp, \instMem|data~250 , instMem|data~250, Project2, 1
instance = comp, \instMem|data~252 , instMem|data~252, Project2, 1
instance = comp, \instMem|data~255 , instMem|data~255, Project2, 1
instance = comp, \instMem|data~256 , instMem|data~256, Project2, 1
instance = comp, \instMem|data~257 , instMem|data~257, Project2, 1
instance = comp, \instMem|data~258 , instMem|data~258, Project2, 1
instance = comp, \instMem|data~259 , instMem|data~259, Project2, 1
instance = comp, \instMem|data~262 , instMem|data~262, Project2, 1
instance = comp, \instMem|data~271 , instMem|data~271, Project2, 1
instance = comp, \instMem|data~272 , instMem|data~272, Project2, 1
instance = comp, \instMem|data~275 , instMem|data~275, Project2, 1
instance = comp, \instMem|data~276 , instMem|data~276, Project2, 1
instance = comp, \instMem|data~277 , instMem|data~277, Project2, 1
instance = comp, \instMem|data~278 , instMem|data~278, Project2, 1
instance = comp, \instMem|data~279 , instMem|data~279, Project2, 1
instance = comp, \instMem|data~280 , instMem|data~280, Project2, 1
instance = comp, \instMem|data~281 , instMem|data~281, Project2, 1
instance = comp, \registers|registers~226 , registers|registers~226, Project2, 1
instance = comp, \registers|registers~34 , registers|registers~34, Project2, 1
instance = comp, \registers|registers~2 , registers|registers~2, Project2, 1
instance = comp, \registers|registers~526 , registers|registers~526, Project2, 1
instance = comp, \registers|registers~527 , registers|registers~527, Project2, 1
instance = comp, \registers|registers~450 , registers|registers~450, Project2, 1
instance = comp, \registers|registers~418 , registers|registers~418, Project2, 1
instance = comp, \instMem|data~298 , instMem|data~298, Project2, 1
instance = comp, \instMem|data~305 , instMem|data~305, Project2, 1
instance = comp, \instMem|data~306 , instMem|data~306, Project2, 1
instance = comp, \instMem|data~307 , instMem|data~307, Project2, 1
instance = comp, \instMem|data~314 , instMem|data~314, Project2, 1
instance = comp, \instMem|data~315 , instMem|data~315, Project2, 1
instance = comp, \instMem|data~316 , instMem|data~316, Project2, 1
instance = comp, \registers|registers~534 , registers|registers~534, Project2, 1
instance = comp, \registers|registers~535 , registers|registers~535, Project2, 1
instance = comp, \instMem|data~327 , instMem|data~327, Project2, 1
instance = comp, \registers|registers~536 , registers|registers~536, Project2, 1
instance = comp, \registers|registers~539 , registers|registers~539, Project2, 1
instance = comp, \registers|registers~540 , registers|registers~540, Project2, 1
instance = comp, \alu|Mux29~2 , alu|Mux29~2, Project2, 1
instance = comp, \registers|registers~257 , registers|registers~257, Project2, 1
instance = comp, \registers|registers~1 , registers|registers~1, Project2, 1
instance = comp, \registers|registers~546 , registers|registers~546, Project2, 1
instance = comp, \registers|registers~547 , registers|registers~547, Project2, 1
instance = comp, \registers|registers~481 , registers|registers~481, Project2, 1
instance = comp, \registers|registers~554 , registers|registers~554, Project2, 1
instance = comp, \registers|registers~555 , registers|registers~555, Project2, 1
instance = comp, \registers|registers~556 , registers|registers~556, Project2, 1
instance = comp, \registers|registers~559 , registers|registers~559, Project2, 1
instance = comp, \registers|registers~560 , registers|registers~560, Project2, 1
instance = comp, \instMem|data~334 , instMem|data~334, Project2, 1
instance = comp, \instMem|data~336 , instMem|data~336, Project2, 1
instance = comp, \registers|registers~562 , registers|registers~562, Project2, 1
instance = comp, \registers|registers~563 , registers|registers~563, Project2, 1
instance = comp, \registers|registers~566 , registers|registers~566, Project2, 1
instance = comp, \registers|registers~567 , registers|registers~567, Project2, 1
instance = comp, \registers|registers~569 , registers|registers~569, Project2, 1
instance = comp, \argMux|out[0]~11 , argMux|out[0]~11, Project2, 1
instance = comp, \alu|Add0~92 , alu|Add0~92, Project2, 1
instance = comp, \argMux|out[1]~12 , argMux|out[1]~12, Project2, 1
instance = comp, \alu|out~1 , alu|out~1, Project2, 1
instance = comp, \alu|Mux30~2 , alu|Mux30~2, Project2, 1
instance = comp, \alu|Mux30~3 , alu|Mux30~3, Project2, 1
instance = comp, \registers|registers~367 , registers|registers~367, Project2, 1
instance = comp, \registers|registers~207 , registers|registers~207, Project2, 1
instance = comp, \registers|registers~143 , registers|registers~143, Project2, 1
instance = comp, \registers|registers~574 , registers|registers~574, Project2, 1
instance = comp, \registers|registers~575 , registers|registers~575, Project2, 1
instance = comp, \registers|registers~79 , registers|registers~79, Project2, 1
instance = comp, \registers|registers~47 , registers|registers~47, Project2, 1
instance = comp, \registers|registers~15 , registers|registers~15, Project2, 1
instance = comp, \registers|registers~576 , registers|registers~576, Project2, 1
instance = comp, \registers|registers~111 , registers|registers~111, Project2, 1
instance = comp, \registers|registers~577 , registers|registers~577, Project2, 1
instance = comp, \registers|registers~578 , registers|registers~578, Project2, 1
instance = comp, \registers|registers~463 , registers|registers~463, Project2, 1
instance = comp, \registers|registers~399 , registers|registers~399, Project2, 1
instance = comp, \registers|registers~579 , registers|registers~579, Project2, 1
instance = comp, \registers|registers~582 , registers|registers~582, Project2, 1
instance = comp, \registers|registers~584 , registers|registers~584, Project2, 1
instance = comp, \registers|registers~585 , registers|registers~585, Project2, 1
instance = comp, \registers|registers~586 , registers|registers~586, Project2, 1
instance = comp, \registers|registers~587 , registers|registers~587, Project2, 1
instance = comp, \registers|registers~588 , registers|registers~588, Project2, 1
instance = comp, \registers|registers~589 , registers|registers~589, Project2, 1
instance = comp, \alu|Mux16~0 , alu|Mux16~0, Project2, 1
instance = comp, \alu|Mux16~1 , alu|Mux16~1, Project2, 1
instance = comp, \alu|out~2 , alu|out~2, Project2, 1
instance = comp, \registers|registers~334 , registers|registers~334, Project2, 1
instance = comp, \registers|registers~206 , registers|registers~206, Project2, 1
instance = comp, \registers|registers~78 , registers|registers~78, Project2, 1
instance = comp, \registers|registers~594 , registers|registers~594, Project2, 1
instance = comp, \registers|registers~595 , registers|registers~595, Project2, 1
instance = comp, \registers|registers~270 , registers|registers~270, Project2, 1
instance = comp, \registers|registers~14 , registers|registers~14, Project2, 1
instance = comp, \registers|registers~596 , registers|registers~596, Project2, 1
instance = comp, \registers|registers~597 , registers|registers~597, Project2, 1
instance = comp, \registers|registers~598 , registers|registers~598, Project2, 1
instance = comp, \registers|registers~110 , registers|registers~110, Project2, 1
instance = comp, \registers|registers~604 , registers|registers~604, Project2, 1
instance = comp, \registers|registers~605 , registers|registers~605, Project2, 1
instance = comp, \registers|registers~606 , registers|registers~606, Project2, 1
instance = comp, \registers|registers~607 , registers|registers~607, Project2, 1
instance = comp, \registers|registers~608 , registers|registers~608, Project2, 1
instance = comp, \registers|registers~301 , registers|registers~301, Project2, 1
instance = comp, \registers|registers~45 , registers|registers~45, Project2, 1
instance = comp, \registers|registers~13 , registers|registers~13, Project2, 1
instance = comp, \registers|registers~616 , registers|registers~616, Project2, 1
instance = comp, \registers|registers~109 , registers|registers~109, Project2, 1
instance = comp, \registers|registers~617 , registers|registers~617, Project2, 1
instance = comp, \registers|registers~429 , registers|registers~429, Project2, 1
instance = comp, \instMem|data~340 , instMem|data~340, Project2, 1
instance = comp, \instMem|data~342 , instMem|data~342, Project2, 1
instance = comp, \instMem|data~343 , instMem|data~343, Project2, 1
instance = comp, \instMem|data~344 , instMem|data~344, Project2, 1
instance = comp, \instMem|data~345 , instMem|data~345, Project2, 1
instance = comp, \instMem|data~346 , instMem|data~346, Project2, 1
instance = comp, \instMem|data~347 , instMem|data~347, Project2, 1
instance = comp, \argMux|out[13]~19 , argMux|out[13]~19, Project2, 1
instance = comp, \registers|registers~624 , registers|registers~624, Project2, 1
instance = comp, \registers|registers~625 , registers|registers~625, Project2, 1
instance = comp, \registers|registers~626 , registers|registers~626, Project2, 1
instance = comp, \registers|registers~629 , registers|registers~629, Project2, 1
instance = comp, \registers|registers~630 , registers|registers~630, Project2, 1
instance = comp, \registers|registers~332 , registers|registers~332, Project2, 1
instance = comp, \registers|registers~76 , registers|registers~76, Project2, 1
instance = comp, \registers|registers~632 , registers|registers~632, Project2, 1
instance = comp, \registers|registers~44 , registers|registers~44, Project2, 1
instance = comp, \registers|registers~634 , registers|registers~634, Project2, 1
instance = comp, \registers|registers~12 , registers|registers~12, Project2, 1
instance = comp, \instMem|data~349 , instMem|data~349, Project2, 1
instance = comp, \instMem|data~350 , instMem|data~350, Project2, 1
instance = comp, \instMem|data~351 , instMem|data~351, Project2, 1
instance = comp, \argMux|out[12]~21 , argMux|out[12]~21, Project2, 1
instance = comp, \registers|registers~642 , registers|registers~642, Project2, 1
instance = comp, \registers|registers~643 , registers|registers~643, Project2, 1
instance = comp, \registers|registers~644 , registers|registers~644, Project2, 1
instance = comp, \registers|registers~646 , registers|registers~646, Project2, 1
instance = comp, \registers|registers~647 , registers|registers~647, Project2, 1
instance = comp, \registers|registers~363 , registers|registers~363, Project2, 1
instance = comp, \registers|registers~427 , registers|registers~427, Project2, 1
instance = comp, \registers|registers~459 , registers|registers~459, Project2, 1
instance = comp, \registers|registers~395 , registers|registers~395, Project2, 1
instance = comp, \registers|registers~659 , registers|registers~659, Project2, 1
instance = comp, \registers|registers~660 , registers|registers~660, Project2, 1
instance = comp, \argMux|out[11]~24 , argMux|out[11]~24, Project2, 1
instance = comp, \instMem|data~353 , instMem|data~353, Project2, 1
instance = comp, \instMem|data~354 , instMem|data~354, Project2, 1
instance = comp, \instMem|data~355 , instMem|data~355, Project2, 1
instance = comp, \instMem|data~356 , instMem|data~356, Project2, 1
instance = comp, \instMem|data~357 , instMem|data~357, Project2, 1
instance = comp, \instMem|data~358 , instMem|data~358, Project2, 1
instance = comp, \registers|registers~664 , registers|registers~664, Project2, 1
instance = comp, \registers|registers~665 , registers|registers~665, Project2, 1
instance = comp, \registers|registers~666 , registers|registers~666, Project2, 1
instance = comp, \registers|registers~667 , registers|registers~667, Project2, 1
instance = comp, \registers|registers~668 , registers|registers~668, Project2, 1
instance = comp, \registers|registers~669 , registers|registers~669, Project2, 1
instance = comp, \registers|registers~674 , registers|registers~674, Project2, 1
instance = comp, \registers|registers~138 , registers|registers~138, Project2, 1
instance = comp, \registers|registers~394 , registers|registers~394, Project2, 1
instance = comp, \registers|registers~679 , registers|registers~679, Project2, 1
instance = comp, \registers|registers~680 , registers|registers~680, Project2, 1
instance = comp, \argMux|out[10]~27 , argMux|out[10]~27, Project2, 1
instance = comp, \registers|registers~682 , registers|registers~682, Project2, 1
instance = comp, \registers|registers~689 , registers|registers~689, Project2, 1
instance = comp, \argMux|out[10]~28 , argMux|out[10]~28, Project2, 1
instance = comp, \registers|registers~169 , registers|registers~169, Project2, 1
instance = comp, \registers|registers~137 , registers|registers~137, Project2, 1
instance = comp, \registers|registers~692 , registers|registers~692, Project2, 1
instance = comp, \registers|registers~693 , registers|registers~693, Project2, 1
instance = comp, \registers|registers~329 , registers|registers~329, Project2, 1
instance = comp, \registers|registers~265 , registers|registers~265, Project2, 1
instance = comp, \registers|registers~694 , registers|registers~694, Project2, 1
instance = comp, \registers|registers~41 , registers|registers~41, Project2, 1
instance = comp, \registers|registers~73 , registers|registers~73, Project2, 1
instance = comp, \registers|registers~9 , registers|registers~9, Project2, 1
instance = comp, \registers|registers~696 , registers|registers~696, Project2, 1
instance = comp, \registers|registers~697 , registers|registers~697, Project2, 1
instance = comp, \registers|registers~702 , registers|registers~702, Project2, 1
instance = comp, \registers|registers~704 , registers|registers~704, Project2, 1
instance = comp, \registers|registers~705 , registers|registers~705, Project2, 1
instance = comp, \registers|registers~706 , registers|registers~706, Project2, 1
instance = comp, \registers|registers~707 , registers|registers~707, Project2, 1
instance = comp, \registers|registers~708 , registers|registers~708, Project2, 1
instance = comp, \instMem|data~360 , instMem|data~360, Project2, 1
instance = comp, \instMem|data~361 , instMem|data~361, Project2, 1
instance = comp, \instMem|data~362 , instMem|data~362, Project2, 1
instance = comp, \instMem|data~363 , instMem|data~363, Project2, 1
instance = comp, \registers|registers~72 , registers|registers~72, Project2, 1
instance = comp, \registers|registers~712 , registers|registers~712, Project2, 1
instance = comp, \registers|registers~296 , registers|registers~296, Project2, 1
instance = comp, \registers|registers~168 , registers|registers~168, Project2, 1
instance = comp, \registers|registers~714 , registers|registers~714, Project2, 1
instance = comp, \registers|registers~424 , registers|registers~424, Project2, 1
instance = comp, \registers|registers~715 , registers|registers~715, Project2, 1
instance = comp, \registers|registers~136 , registers|registers~136, Project2, 1
instance = comp, \registers|registers~264 , registers|registers~264, Project2, 1
instance = comp, \registers|registers~716 , registers|registers~716, Project2, 1
instance = comp, \registers|registers~392 , registers|registers~392, Project2, 1
instance = comp, \registers|registers~717 , registers|registers~717, Project2, 1
instance = comp, \registers|registers~718 , registers|registers~718, Project2, 1
instance = comp, \registers|registers~488 , registers|registers~488, Project2, 1
instance = comp, \registers|registers~722 , registers|registers~722, Project2, 1
instance = comp, \registers|registers~724 , registers|registers~724, Project2, 1
instance = comp, \registers|registers~725 , registers|registers~725, Project2, 1
instance = comp, \registers|registers~729 , registers|registers~729, Project2, 1
instance = comp, \registers|registers~730 , registers|registers~730, Project2, 1
instance = comp, \instMem|data~370 , instMem|data~370, Project2, 1
instance = comp, \instMem|data~371 , instMem|data~371, Project2, 1
instance = comp, \instMem|data~372 , instMem|data~372, Project2, 1
instance = comp, \alu|Add0~101 , alu|Add0~101, Project2, 1
instance = comp, \registers|registers~295 , registers|registers~295, Project2, 1
instance = comp, \registers|registers~742 , registers|registers~742, Project2, 1
instance = comp, \registers|registers~744 , registers|registers~744, Project2, 1
instance = comp, \registers|registers~745 , registers|registers~745, Project2, 1
instance = comp, \registers|registers~746 , registers|registers~746, Project2, 1
instance = comp, \registers|registers~747 , registers|registers~747, Project2, 1
instance = comp, \registers|registers~748 , registers|registers~748, Project2, 1
instance = comp, \registers|registers~749 , registers|registers~749, Project2, 1
instance = comp, \instMem|data~387 , instMem|data~387, Project2, 1
instance = comp, \instMem|data~388 , instMem|data~388, Project2, 1
instance = comp, \alu|Add0~102 , alu|Add0~102, Project2, 1
instance = comp, \registers|registers~166 , registers|registers~166, Project2, 1
instance = comp, \registers|registers~326 , registers|registers~326, Project2, 1
instance = comp, \registers|registers~70 , registers|registers~70, Project2, 1
instance = comp, \registers|registers~754 , registers|registers~754, Project2, 1
instance = comp, \registers|registers~755 , registers|registers~755, Project2, 1
instance = comp, \registers|registers~262 , registers|registers~262, Project2, 1
instance = comp, \registers|registers~134 , registers|registers~134, Project2, 1
instance = comp, \registers|registers~6 , registers|registers~6, Project2, 1
instance = comp, \registers|registers~756 , registers|registers~756, Project2, 1
instance = comp, \registers|registers~757 , registers|registers~757, Project2, 1
instance = comp, \registers|registers~758 , registers|registers~758, Project2, 1
instance = comp, \registers|registers~762 , registers|registers~762, Project2, 1
instance = comp, \registers|registers~764 , registers|registers~764, Project2, 1
instance = comp, \registers|registers~765 , registers|registers~765, Project2, 1
instance = comp, \registers|registers~766 , registers|registers~766, Project2, 1
instance = comp, \registers|registers~767 , registers|registers~767, Project2, 1
instance = comp, \registers|registers~768 , registers|registers~768, Project2, 1
instance = comp, \instMem|data~392 , instMem|data~392, Project2, 1
instance = comp, \instMem|data~393 , instMem|data~393, Project2, 1
instance = comp, \instMem|data~394 , instMem|data~394, Project2, 1
instance = comp, \instMem|data~395 , instMem|data~395, Project2, 1
instance = comp, \instMem|data~396 , instMem|data~396, Project2, 1
instance = comp, \instMem|data~397 , instMem|data~397, Project2, 1
instance = comp, \argMux|out[6]~33 , argMux|out[6]~33, Project2, 1
instance = comp, \registers|registers~325 , registers|registers~325, Project2, 1
instance = comp, \registers|registers~774 , registers|registers~774, Project2, 1
instance = comp, \registers|registers~775 , registers|registers~775, Project2, 1
instance = comp, \registers|registers~69 , registers|registers~69, Project2, 1
instance = comp, \registers|registers~776 , registers|registers~776, Project2, 1
instance = comp, \registers|registers~777 , registers|registers~777, Project2, 1
instance = comp, \registers|registers~778 , registers|registers~778, Project2, 1
instance = comp, \instMem|data~399 , instMem|data~399, Project2, 1
instance = comp, \instMem|data~400 , instMem|data~400, Project2, 1
instance = comp, \instMem|data~401 , instMem|data~401, Project2, 1
instance = comp, \instMem|data~402 , instMem|data~402, Project2, 1
instance = comp, \instMem|data~404 , instMem|data~404, Project2, 1
instance = comp, \instMem|data~405 , instMem|data~405, Project2, 1
instance = comp, \instMem|data~406 , instMem|data~406, Project2, 1
instance = comp, \instMem|data~407 , instMem|data~407, Project2, 1
instance = comp, \instMem|data~408 , instMem|data~408, Project2, 1
instance = comp, \argMux|out[5]~35 , argMux|out[5]~35, Project2, 1
instance = comp, \registers|registers~784 , registers|registers~784, Project2, 1
instance = comp, \registers|registers~196 , registers|registers~196, Project2, 1
instance = comp, \registers|registers~228 , registers|registers~228, Project2, 1
instance = comp, \registers|registers~100 , registers|registers~100, Project2, 1
instance = comp, \registers|registers~798 , registers|registers~798, Project2, 1
instance = comp, \registers|registers~799 , registers|registers~799, Project2, 1
instance = comp, \registers|registers~803 , registers|registers~803, Project2, 1
instance = comp, \registers|registers~804 , registers|registers~804, Project2, 1
instance = comp, \registers|registers~805 , registers|registers~805, Project2, 1
instance = comp, \registers|registers~806 , registers|registers~806, Project2, 1
instance = comp, \registers|registers~807 , registers|registers~807, Project2, 1
instance = comp, \registers|registers~808 , registers|registers~808, Project2, 1
instance = comp, \argMux|out[4]~37 , argMux|out[4]~37, Project2, 1
instance = comp, \registers|registers~195 , registers|registers~195, Project2, 1
instance = comp, \registers|registers~131 , registers|registers~131, Project2, 1
instance = comp, \registers|registers~813 , registers|registers~813, Project2, 1
instance = comp, \registers|registers~67 , registers|registers~67, Project2, 1
instance = comp, \registers|registers~815 , registers|registers~815, Project2, 1
instance = comp, \registers|registers~816 , registers|registers~816, Project2, 1
instance = comp, \registers|registers~451 , registers|registers~451, Project2, 1
instance = comp, \registers|registers~818 , registers|registers~818, Project2, 1
instance = comp, \registers|registers~823 , registers|registers~823, Project2, 1
instance = comp, \registers|registers~824 , registers|registers~824, Project2, 1
instance = comp, \argMux|out[3]~40 , argMux|out[3]~40, Project2, 1
instance = comp, \alu|Mux16~2 , alu|Mux16~2, Project2, 1
instance = comp, \alu|Mux16~3 , alu|Mux16~3, Project2, 1
instance = comp, \alu|Mux16~4 , alu|Mux16~4, Project2, 1
instance = comp, \Equal0~0 , Equal0~0, Project2, 1
instance = comp, \alu|Mux18~0 , alu|Mux18~0, Project2, 1
instance = comp, \alu|out~4 , alu|out~4, Project2, 1
instance = comp, \alu|Mux19~2 , alu|Mux19~2, Project2, 1
instance = comp, \alu|Mux19~3 , alu|Mux19~3, Project2, 1
instance = comp, \alu|Mux20~0 , alu|Mux20~0, Project2, 1
instance = comp, \alu|Mux21~1 , alu|Mux21~1, Project2, 1
instance = comp, \registers|registers~208 , registers|registers~208, Project2, 1
instance = comp, \registers|registers~336 , registers|registers~336, Project2, 1
instance = comp, \registers|registers~80 , registers|registers~80, Project2, 1
instance = comp, \registers|registers~831 , registers|registers~831, Project2, 1
instance = comp, \registers|registers~464 , registers|registers~464, Project2, 1
instance = comp, \registers|registers~832 , registers|registers~832, Project2, 1
instance = comp, \registers|registers~304 , registers|registers~304, Project2, 1
instance = comp, \registers|registers~176 , registers|registers~176, Project2, 1
instance = comp, \registers|registers~48 , registers|registers~48, Project2, 1
instance = comp, \registers|registers~833 , registers|registers~833, Project2, 1
instance = comp, \registers|registers~432 , registers|registers~432, Project2, 1
instance = comp, \registers|registers~834 , registers|registers~834, Project2, 1
instance = comp, \registers|registers~144 , registers|registers~144, Project2, 1
instance = comp, \registers|registers~272 , registers|registers~272, Project2, 1
instance = comp, \registers|registers~16 , registers|registers~16, Project2, 1
instance = comp, \registers|registers~835 , registers|registers~835, Project2, 1
instance = comp, \registers|registers~400 , registers|registers~400, Project2, 1
instance = comp, \registers|registers~836 , registers|registers~836, Project2, 1
instance = comp, \registers|registers~837 , registers|registers~837, Project2, 1
instance = comp, \registers|registers~368 , registers|registers~368, Project2, 1
instance = comp, \registers|registers~240 , registers|registers~240, Project2, 1
instance = comp, \registers|registers~112 , registers|registers~112, Project2, 1
instance = comp, \registers|registers~838 , registers|registers~838, Project2, 1
instance = comp, \registers|registers~496 , registers|registers~496, Project2, 1
instance = comp, \registers|registers~839 , registers|registers~839, Project2, 1
instance = comp, \registers|registers~840 , registers|registers~840, Project2, 1
instance = comp, \registers|registers~841 , registers|registers~841, Project2, 1
instance = comp, \registers|registers~842 , registers|registers~842, Project2, 1
instance = comp, \registers|registers~843 , registers|registers~843, Project2, 1
instance = comp, \registers|registers~844 , registers|registers~844, Project2, 1
instance = comp, \registers|registers~845 , registers|registers~845, Project2, 1
instance = comp, \registers|registers~846 , registers|registers~846, Project2, 1
instance = comp, \registers|registers~847 , registers|registers~847, Project2, 1
instance = comp, \registers|registers~848 , registers|registers~848, Project2, 1
instance = comp, \registers|registers~849 , registers|registers~849, Project2, 1
instance = comp, \registers|registers~850 , registers|registers~850, Project2, 1
instance = comp, \alu|Mux15~2 , alu|Mux15~2, Project2, 1
instance = comp, \alu|Mux15~3 , alu|Mux15~3, Project2, 1
instance = comp, \alu|out~8 , alu|out~8, Project2, 1
instance = comp, \alu|Mux22~2 , alu|Mux22~2, Project2, 1
instance = comp, \alu|Mux22~3 , alu|Mux22~3, Project2, 1
instance = comp, \alu|out~9 , alu|out~9, Project2, 1
instance = comp, \alu|Mux23~2 , alu|Mux23~2, Project2, 1
instance = comp, \alu|Mux23~3 , alu|Mux23~3, Project2, 1
instance = comp, \alu|out~10 , alu|out~10, Project2, 1
instance = comp, \alu|Mux24~2 , alu|Mux24~2, Project2, 1
instance = comp, \alu|out~11 , alu|out~11, Project2, 1
instance = comp, \alu|Mux25~2 , alu|Mux25~2, Project2, 1
instance = comp, \registers|registers~343 , registers|registers~343, Project2, 1
instance = comp, \registers|registers~311 , registers|registers~311, Project2, 1
instance = comp, \registers|registers~279 , registers|registers~279, Project2, 1
instance = comp, \registers|registers~851 , registers|registers~851, Project2, 1
instance = comp, \registers|registers~375 , registers|registers~375, Project2, 1
instance = comp, \registers|registers~852 , registers|registers~852, Project2, 1
instance = comp, \registers|registers~183 , registers|registers~183, Project2, 1
instance = comp, \registers|registers~215 , registers|registers~215, Project2, 1
instance = comp, \registers|registers~151 , registers|registers~151, Project2, 1
instance = comp, \registers|registers~853 , registers|registers~853, Project2, 1
instance = comp, \registers|registers~247 , registers|registers~247, Project2, 1
instance = comp, \registers|registers~854 , registers|registers~854, Project2, 1
instance = comp, \registers|registers~87 , registers|registers~87, Project2, 1
instance = comp, \registers|registers~55 , registers|registers~55, Project2, 1
instance = comp, \registers|registers~23 , registers|registers~23, Project2, 1
instance = comp, \registers|registers~855 , registers|registers~855, Project2, 1
instance = comp, \registers|registers~119 , registers|registers~119, Project2, 1
instance = comp, \registers|registers~856 , registers|registers~856, Project2, 1
instance = comp, \registers|registers~857 , registers|registers~857, Project2, 1
instance = comp, \registers|registers~439 , registers|registers~439, Project2, 1
instance = comp, \registers|registers~471 , registers|registers~471, Project2, 1
instance = comp, \registers|registers~407 , registers|registers~407, Project2, 1
instance = comp, \registers|registers~858 , registers|registers~858, Project2, 1
instance = comp, \registers|registers~503 , registers|registers~503, Project2, 1
instance = comp, \registers|registers~859 , registers|registers~859, Project2, 1
instance = comp, \registers|registers~860 , registers|registers~860, Project2, 1
instance = comp, \registers|registers~861 , registers|registers~861, Project2, 1
instance = comp, \registers|registers~862 , registers|registers~862, Project2, 1
instance = comp, \registers|registers~863 , registers|registers~863, Project2, 1
instance = comp, \registers|registers~864 , registers|registers~864, Project2, 1
instance = comp, \registers|registers~865 , registers|registers~865, Project2, 1
instance = comp, \registers|registers~866 , registers|registers~866, Project2, 1
instance = comp, \registers|registers~867 , registers|registers~867, Project2, 1
instance = comp, \registers|registers~868 , registers|registers~868, Project2, 1
instance = comp, \registers|registers~869 , registers|registers~869, Project2, 1
instance = comp, \registers|registers~870 , registers|registers~870, Project2, 1
instance = comp, \alu|Mux8~1 , alu|Mux8~1, Project2, 1
instance = comp, \registers|registers~342 , registers|registers~342, Project2, 1
instance = comp, \registers|registers~214 , registers|registers~214, Project2, 1
instance = comp, \registers|registers~86 , registers|registers~86, Project2, 1
instance = comp, \registers|registers~873 , registers|registers~873, Project2, 1
instance = comp, \registers|registers~874 , registers|registers~874, Project2, 1
instance = comp, \registers|registers~278 , registers|registers~278, Project2, 1
instance = comp, \registers|registers~118 , registers|registers~118, Project2, 1
instance = comp, \registers|registers~878 , registers|registers~878, Project2, 1
instance = comp, \registers|registers~881 , registers|registers~881, Project2, 1
instance = comp, \registers|registers~882 , registers|registers~882, Project2, 1
instance = comp, \registers|registers~883 , registers|registers~883, Project2, 1
instance = comp, \registers|registers~885 , registers|registers~885, Project2, 1
instance = comp, \registers|registers~886 , registers|registers~886, Project2, 1
instance = comp, \registers|registers~181 , registers|registers~181, Project2, 1
instance = comp, \registers|registers~891 , registers|registers~891, Project2, 1
instance = comp, \registers|registers~309 , registers|registers~309, Project2, 1
instance = comp, \registers|registers~341 , registers|registers~341, Project2, 1
instance = comp, \registers|registers~277 , registers|registers~277, Project2, 1
instance = comp, \registers|registers~893 , registers|registers~893, Project2, 1
instance = comp, \registers|registers~373 , registers|registers~373, Project2, 1
instance = comp, \registers|registers~894 , registers|registers~894, Project2, 1
instance = comp, \registers|registers~53 , registers|registers~53, Project2, 1
instance = comp, \registers|registers~501 , registers|registers~501, Project2, 1
instance = comp, \registers|registers~901 , registers|registers~901, Project2, 1
instance = comp, \registers|registers~903 , registers|registers~903, Project2, 1
instance = comp, \registers|registers~904 , registers|registers~904, Project2, 1
instance = comp, \registers|registers~908 , registers|registers~908, Project2, 1
instance = comp, \registers|registers~909 , registers|registers~909, Project2, 1
instance = comp, \registers|registers~212 , registers|registers~212, Project2, 1
instance = comp, \registers|registers~308 , registers|registers~308, Project2, 1
instance = comp, \registers|registers~913 , registers|registers~913, Project2, 1
instance = comp, \registers|registers~436 , registers|registers~436, Project2, 1
instance = comp, \registers|registers~914 , registers|registers~914, Project2, 1
instance = comp, \registers|registers~276 , registers|registers~276, Project2, 1
instance = comp, \registers|registers~915 , registers|registers~915, Project2, 1
instance = comp, \registers|registers~918 , registers|registers~918, Project2, 1
instance = comp, \registers|registers~919 , registers|registers~919, Project2, 1
instance = comp, \registers|registers~921 , registers|registers~921, Project2, 1
instance = comp, \registers|registers~923 , registers|registers~923, Project2, 1
instance = comp, \registers|registers~307 , registers|registers~307, Project2, 1
instance = comp, \registers|registers~275 , registers|registers~275, Project2, 1
instance = comp, \registers|registers~931 , registers|registers~931, Project2, 1
instance = comp, \registers|registers~371 , registers|registers~371, Project2, 1
instance = comp, \registers|registers~932 , registers|registers~932, Project2, 1
instance = comp, \registers|registers~403 , registers|registers~403, Project2, 1
instance = comp, \registers|registers~938 , registers|registers~938, Project2, 1
instance = comp, \registers|registers~941 , registers|registers~941, Project2, 1
instance = comp, \registers|registers~942 , registers|registers~942, Project2, 1
instance = comp, \registers|registers~945 , registers|registers~945, Project2, 1
instance = comp, \registers|registers~946 , registers|registers~946, Project2, 1
instance = comp, \registers|registers~948 , registers|registers~948, Project2, 1
instance = comp, \registers|registers~338 , registers|registers~338, Project2, 1
instance = comp, \registers|registers~210 , registers|registers~210, Project2, 1
instance = comp, \registers|registers~953 , registers|registers~953, Project2, 1
instance = comp, \registers|registers~466 , registers|registers~466, Project2, 1
instance = comp, \registers|registers~954 , registers|registers~954, Project2, 1
instance = comp, \registers|registers~274 , registers|registers~274, Project2, 1
instance = comp, \registers|registers~146 , registers|registers~146, Project2, 1
instance = comp, \registers|registers~955 , registers|registers~955, Project2, 1
instance = comp, \registers|registers~956 , registers|registers~956, Project2, 1
instance = comp, \registers|registers~957 , registers|registers~957, Project2, 1
instance = comp, \registers|registers~958 , registers|registers~958, Project2, 1
instance = comp, \registers|registers~961 , registers|registers~961, Project2, 1
instance = comp, \registers|registers~962 , registers|registers~962, Project2, 1
instance = comp, \registers|registers~963 , registers|registers~963, Project2, 1
instance = comp, \registers|registers~177 , registers|registers~177, Project2, 1
instance = comp, \registers|registers~971 , registers|registers~971, Project2, 1
instance = comp, \registers|registers~305 , registers|registers~305, Project2, 1
instance = comp, \registers|registers~337 , registers|registers~337, Project2, 1
instance = comp, \registers|registers~273 , registers|registers~273, Project2, 1
instance = comp, \registers|registers~973 , registers|registers~973, Project2, 1
instance = comp, \registers|registers~369 , registers|registers~369, Project2, 1
instance = comp, \registers|registers~974 , registers|registers~974, Project2, 1
instance = comp, \registers|registers~49 , registers|registers~49, Project2, 1
instance = comp, \registers|registers~17 , registers|registers~17, Project2, 1
instance = comp, \registers|registers~975 , registers|registers~975, Project2, 1
instance = comp, \registers|registers~113 , registers|registers~113, Project2, 1
instance = comp, \registers|registers~976 , registers|registers~976, Project2, 1
instance = comp, \registers|registers~977 , registers|registers~977, Project2, 1
instance = comp, \registers|registers~983 , registers|registers~983, Project2, 1
instance = comp, \registers|registers~984 , registers|registers~984, Project2, 1
instance = comp, \registers|registers~985 , registers|registers~985, Project2, 1
instance = comp, \registers|registers~988 , registers|registers~988, Project2, 1
instance = comp, \registers|registers~989 , registers|registers~989, Project2, 1
instance = comp, \argMux|out[17]~52 , argMux|out[17]~52, Project2, 1
instance = comp, \alu|Mux8~2 , alu|Mux8~2, Project2, 1
instance = comp, \alu|Mux8~3 , alu|Mux8~3, Project2, 1
instance = comp, \alu|Mux8~4 , alu|Mux8~4, Project2, 1
instance = comp, \alu|Mux8~5 , alu|Mux8~5, Project2, 1
instance = comp, \alu|Equal0~3 , alu|Equal0~3, Project2, 1
instance = comp, \registers|registers~991 , registers|registers~991, Project2, 1
instance = comp, \registers|registers~312 , registers|registers~312, Project2, 1
instance = comp, \registers|registers~152 , registers|registers~152, Project2, 1
instance = comp, \registers|registers~280 , registers|registers~280, Project2, 1
instance = comp, \registers|registers~995 , registers|registers~995, Project2, 1
instance = comp, \registers|registers~408 , registers|registers~408, Project2, 1
instance = comp, \registers|registers~996 , registers|registers~996, Project2, 1
instance = comp, \registers|registers~248 , registers|registers~248, Project2, 1
instance = comp, \registers|registers~998 , registers|registers~998, Project2, 1
instance = comp, \registers|registers~504 , registers|registers~504, Project2, 1
instance = comp, \registers|registers~999 , registers|registers~999, Project2, 1
instance = comp, \registers|registers~1001 , registers|registers~1001, Project2, 1
instance = comp, \registers|registers~1003 , registers|registers~1003, Project2, 1
instance = comp, \registers|registers~1004 , registers|registers~1004, Project2, 1
instance = comp, \registers|registers~1008 , registers|registers~1008, Project2, 1
instance = comp, \registers|registers~1009 , registers|registers~1009, Project2, 1
instance = comp, \registers|registers~217 , registers|registers~217, Project2, 1
instance = comp, \registers|registers~185 , registers|registers~185, Project2, 1
instance = comp, \registers|registers~1011 , registers|registers~1011, Project2, 1
instance = comp, \registers|registers~1012 , registers|registers~1012, Project2, 1
instance = comp, \registers|registers~313 , registers|registers~313, Project2, 1
instance = comp, \registers|registers~345 , registers|registers~345, Project2, 1
instance = comp, \registers|registers~281 , registers|registers~281, Project2, 1
instance = comp, \registers|registers~1013 , registers|registers~1013, Project2, 1
instance = comp, \registers|registers~377 , registers|registers~377, Project2, 1
instance = comp, \registers|registers~1014 , registers|registers~1014, Project2, 1
instance = comp, \registers|registers~314 , registers|registers~314, Project2, 1
instance = comp, \registers|registers~58 , registers|registers~58, Project2, 1
instance = comp, \registers|registers~1021 , registers|registers~1021, Project2, 1
instance = comp, \registers|registers~346 , registers|registers~346, Project2, 1
instance = comp, \registers|registers~90 , registers|registers~90, Project2, 1
instance = comp, \registers|registers~1023 , registers|registers~1023, Project2, 1
instance = comp, \registers|registers~474 , registers|registers~474, Project2, 1
instance = comp, \registers|registers~1024 , registers|registers~1024, Project2, 1
instance = comp, \registers|registers~282 , registers|registers~282, Project2, 1
instance = comp, \registers|registers~378 , registers|registers~378, Project2, 1
instance = comp, \registers|registers~122 , registers|registers~122, Project2, 1
instance = comp, \registers|registers~1028 , registers|registers~1028, Project2, 1
instance = comp, \registers|registers~1029 , registers|registers~1029, Project2, 1
instance = comp, \registers|registers~1033 , registers|registers~1033, Project2, 1
instance = comp, \registers|registers~1034 , registers|registers~1034, Project2, 1
instance = comp, \registers|registers~1035 , registers|registers~1035, Project2, 1
instance = comp, \registers|registers~1036 , registers|registers~1036, Project2, 1
instance = comp, \registers|registers~1037 , registers|registers~1037, Project2, 1
instance = comp, \registers|registers~1041 , registers|registers~1041, Project2, 1
instance = comp, \registers|registers~1042 , registers|registers~1042, Project2, 1
instance = comp, \registers|registers~1043 , registers|registers~1043, Project2, 1
instance = comp, \registers|registers~1044 , registers|registers~1044, Project2, 1
instance = comp, \registers|registers~1045 , registers|registers~1045, Project2, 1
instance = comp, \registers|registers~91 , registers|registers~91, Project2, 1
instance = comp, \registers|registers~27 , registers|registers~27, Project2, 1
instance = comp, \registers|registers~1055 , registers|registers~1055, Project2, 1
instance = comp, \registers|registers~1056 , registers|registers~1056, Project2, 1
instance = comp, \registers|registers~475 , registers|registers~475, Project2, 1
instance = comp, \registers|registers~411 , registers|registers~411, Project2, 1
instance = comp, \registers|registers~1058 , registers|registers~1058, Project2, 1
instance = comp, \registers|registers~507 , registers|registers~507, Project2, 1
instance = comp, \registers|registers~1059 , registers|registers~1059, Project2, 1
instance = comp, \registers|registers~188 , registers|registers~188, Project2, 1
instance = comp, \registers|registers~60 , registers|registers~60, Project2, 1
instance = comp, \registers|registers~1063 , registers|registers~1063, Project2, 1
instance = comp, \registers|registers~1068 , registers|registers~1068, Project2, 1
instance = comp, \registers|registers~1071 , registers|registers~1071, Project2, 1
instance = comp, \registers|registers~1072 , registers|registers~1072, Project2, 1
instance = comp, \registers|registers~1075 , registers|registers~1075, Project2, 1
instance = comp, \registers|registers~1078 , registers|registers~1078, Project2, 1
instance = comp, \registers|registers~1083 , registers|registers~1083, Project2, 1
instance = comp, \registers|registers~1084 , registers|registers~1084, Project2, 1
instance = comp, \registers|registers~1085 , registers|registers~1085, Project2, 1
instance = comp, \registers|registers~1086 , registers|registers~1086, Project2, 1
instance = comp, \registers|registers~1087 , registers|registers~1087, Project2, 1
instance = comp, \registers|registers~349 , registers|registers~349, Project2, 1
instance = comp, \registers|registers~285 , registers|registers~285, Project2, 1
instance = comp, \registers|registers~1093 , registers|registers~1093, Project2, 1
instance = comp, \registers|registers~1094 , registers|registers~1094, Project2, 1
instance = comp, \registers|registers~477 , registers|registers~477, Project2, 1
instance = comp, \registers|registers~413 , registers|registers~413, Project2, 1
instance = comp, \registers|registers~1098 , registers|registers~1098, Project2, 1
instance = comp, \registers|registers~1099 , registers|registers~1099, Project2, 1
instance = comp, \registers|registers~30 , registers|registers~30, Project2, 1
instance = comp, \registers|registers~1105 , registers|registers~1105, Project2, 1
instance = comp, \registers|registers~414 , registers|registers~414, Project2, 1
instance = comp, \registers|registers~1106 , registers|registers~1106, Project2, 1
instance = comp, \registers|registers~254 , registers|registers~254, Project2, 1
instance = comp, \registers|registers~1108 , registers|registers~1108, Project2, 1
instance = comp, \registers|registers~510 , registers|registers~510, Project2, 1
instance = comp, \registers|registers~1109 , registers|registers~1109, Project2, 1
instance = comp, \registers|registers~1115 , registers|registers~1115, Project2, 1
instance = comp, \registers|registers~1118 , registers|registers~1118, Project2, 1
instance = comp, \registers|registers~1119 , registers|registers~1119, Project2, 1
instance = comp, \registers|registers~1121 , registers|registers~1121, Project2, 1
instance = comp, \registers|registers~1122 , registers|registers~1122, Project2, 1
instance = comp, \registers|registers~1123 , registers|registers~1123, Project2, 1
instance = comp, \registers|registers~1125 , registers|registers~1125, Project2, 1
instance = comp, \registers|registers~1126 , registers|registers~1126, Project2, 1
instance = comp, \alu|Equal0~8 , alu|Equal0~8, Project2, 1
instance = comp, \alu|Equal0~10 , alu|Equal0~10, Project2, 1
instance = comp, \alu|Equal0~11 , alu|Equal0~11, Project2, 1
instance = comp, \alu|Equal0~12 , alu|Equal0~12, Project2, 1
instance = comp, \alu|Equal0~13 , alu|Equal0~13, Project2, 1
instance = comp, \alu|Equal0~14 , alu|Equal0~14, Project2, 1
instance = comp, \alu|Equal0~15 , alu|Equal0~15, Project2, 1
instance = comp, \registers|registers~1135 , registers|registers~1135, Project2, 1
instance = comp, \registers|registers~1136 , registers|registers~1136, Project2, 1
instance = comp, \registers|registers~383 , registers|registers~383, Project2, 1
instance = comp, \registers|registers~255 , registers|registers~255, Project2, 1
instance = comp, \registers|registers~127 , registers|registers~127, Project2, 1
instance = comp, \registers|registers~1138 , registers|registers~1138, Project2, 1
instance = comp, \registers|registers~511 , registers|registers~511, Project2, 1
instance = comp, \registers|registers~1139 , registers|registers~1139, Project2, 1
instance = comp, \registers|registers~1148 , registers|registers~1148, Project2, 1
instance = comp, \registers|registers~1149 , registers|registers~1149, Project2, 1
instance = comp, \alu|Equal1~3 , alu|Equal1~3, Project2, 1
instance = comp, \alu|Equal1~5 , alu|Equal1~5, Project2, 1
instance = comp, \alu|Mux31~8 , alu|Mux31~8, Project2, 1
instance = comp, \alu|Mux31~9 , alu|Mux31~9, Project2, 1
instance = comp, \alu|Mux31~10 , alu|Mux31~10, Project2, 1
instance = comp, \alu|Mux9~5 , alu|Mux9~5, Project2, 1
instance = comp, \alu|Mux9~6 , alu|Mux9~6, Project2, 1
instance = comp, \Equal0~4 , Equal0~4, Project2, 1
instance = comp, \alu|Mux7~0 , alu|Mux7~0, Project2, 1
instance = comp, \alu|Mux6~1 , alu|Mux6~1, Project2, 1
instance = comp, \alu|Mux6~2 , alu|Mux6~2, Project2, 1
instance = comp, \alu|Mux5~1 , alu|Mux5~1, Project2, 1
instance = comp, \alu|Mux5~2 , alu|Mux5~2, Project2, 1
instance = comp, \alu|Mux4~0 , alu|Mux4~0, Project2, 1
instance = comp, \alu|Mux26~6 , alu|Mux26~6, Project2, 1
instance = comp, \alu|Mux3~1 , alu|Mux3~1, Project2, 1
instance = comp, \alu|Mux3~2 , alu|Mux3~2, Project2, 1
instance = comp, \alu|Mux2~1 , alu|Mux2~1, Project2, 1
instance = comp, \alu|Mux2~2 , alu|Mux2~2, Project2, 1
instance = comp, \alu|Mux1~1 , alu|Mux1~1, Project2, 1
instance = comp, \alu|Mux1~2 , alu|Mux1~2, Project2, 1
instance = comp, \alu|Mux11~3 , alu|Mux11~3, Project2, 1
instance = comp, \alu|Mux11~4 , alu|Mux11~4, Project2, 1
instance = comp, \alu|Mux13~3 , alu|Mux13~3, Project2, 1
instance = comp, \alu|Mux13~4 , alu|Mux13~4, Project2, 1
instance = comp, \alu|Mux14~3 , alu|Mux14~3, Project2, 1
instance = comp, \alu|Mux14~4 , alu|Mux14~4, Project2, 1
instance = comp, \Equal0~8 , Equal0~8, Project2, 1
instance = comp, \alu|Mux10~3 , alu|Mux10~3, Project2, 1
instance = comp, \alu|Mux10~4 , alu|Mux10~4, Project2, 1
instance = comp, \alu|Mux12~3 , alu|Mux12~3, Project2, 1
instance = comp, \Equal0~9 , Equal0~9, Project2, 1
instance = comp, \alu|out~13 , alu|out~13, Project2, 1
instance = comp, \alu|Mux27~1 , alu|Mux27~1, Project2, 1
instance = comp, \alu|Mux27~2 , alu|Mux27~2, Project2, 1
instance = comp, \alu|out~14 , alu|out~14, Project2, 1
instance = comp, \alu|Mux28~2 , alu|Mux28~2, Project2, 1
instance = comp, \alu|Mux28~3 , alu|Mux28~3, Project2, 1
instance = comp, \alu|Mux0~5 , alu|Mux0~5, Project2, 1
instance = comp, \Equal0~11 , Equal0~11, Project2, 1
instance = comp, \Equal0~12 , Equal0~12, Project2, 1
instance = comp, \Equal0~13 , Equal0~13, Project2, 1
instance = comp, \registers|registers~1152 , registers|registers~1152, Project2, 1
instance = comp, \Add1~0 , Add1~0, Project2, 1
instance = comp, \Add1~4 , Add1~4, Project2, 1
instance = comp, \Add1~6 , Add1~6, Project2, 1
instance = comp, \Add1~8 , Add1~8, Project2, 1
instance = comp, \Add1~10 , Add1~10, Project2, 1
instance = comp, \Add1~14 , Add1~14, Project2, 1
instance = comp, \registers|registers~1174 , registers|registers~1174, Project2, 1
instance = comp, \pc|dataOut[15] , pc|dataOut[15], Project2, 1
instance = comp, \regInMux|out[3]~44 , regInMux|out[3]~44, Project2, 1
instance = comp, \pc|dataOut[16] , pc|dataOut[16], Project2, 1
instance = comp, \regInMux|out[16]~47 , regInMux|out[16]~47, Project2, 1
instance = comp, \regInMux|out[16]~48 , regInMux|out[16]~48, Project2, 1
instance = comp, \pc|dataOut[23] , pc|dataOut[23], Project2, 1
instance = comp, \pc|dataOut[18] , pc|dataOut[18], Project2, 1
instance = comp, \regInMux|out[23]~49 , regInMux|out[23]~49, Project2, 1
instance = comp, \regInMux|out[23]~50 , regInMux|out[23]~50, Project2, 1
instance = comp, \regInMux|out[25]~65 , regInMux|out[25]~65, Project2, 1
instance = comp, \pc|dataOut[31] , pc|dataOut[31], Project2, 1
instance = comp, \decoder|Decoder0~4 , decoder|Decoder0~4, Project2, 1
instance = comp, \Add1~22 , Add1~22, Project2, 1
instance = comp, \Add1~23 , Add1~23, Project2, 1
instance = comp, \Add1~28 , Add1~28, Project2, 1
instance = comp, \Add1~29 , Add1~29, Project2, 1
instance = comp, \Add1~30 , Add1~30, Project2, 1
instance = comp, \Add1~31 , Add1~31, Project2, 1
instance = comp, \Add1~32 , Add1~32, Project2, 1
instance = comp, \Add1~40 , Add1~40, Project2, 1
instance = comp, \Add1~41 , Add1~41, Project2, 1
instance = comp, \Add1~44 , Add1~44, Project2, 1
instance = comp, \Add1~48 , Add1~48, Project2, 1
instance = comp, \Add1~54 , Add1~54, Project2, 1
instance = comp, \Add1~58 , Add1~58, Project2, 1
instance = comp, \Add1~59 , Add1~59, Project2, 1
instance = comp, \alu|Add0~166 , alu|Add0~166, Project2, 1
instance = comp, \alu|Add0~167 , alu|Add0~167, Project2, 1
instance = comp, \alu|Add0~171 , alu|Add0~171, Project2, 1
instance = comp, \instMem|data~413 , instMem|data~413, Project2, 1
instance = comp, \alu|Mux15~6 , alu|Mux15~6, Project2, 1
instance = comp, \alu|Add0~178 , alu|Add0~178, Project2, 1
instance = comp, \alu|Add0~179 , alu|Add0~179, Project2, 1
instance = comp, \alu|Add0~180 , alu|Add0~180, Project2, 1
instance = comp, \alu|Mux11~6 , alu|Mux11~6, Project2, 1
instance = comp, \alu|Mux13~6 , alu|Mux13~6, Project2, 1
instance = comp, \alu|Mux14~6 , alu|Mux14~6, Project2, 1
instance = comp, \alu|Mux10~6 , alu|Mux10~6, Project2, 1
instance = comp, \alu|Mux12~6 , alu|Mux12~6, Project2, 1
instance = comp, \decoder|Decoder0~5 , decoder|Decoder0~5, Project2, 1
instance = comp, \instMem|data~420 , instMem|data~420, Project2, 1
instance = comp, \instMem|data~421 , instMem|data~421, Project2, 1
instance = comp, \alu|Add0~191 , alu|Add0~191, Project2, 1
instance = comp, \alu|Add0~192 , alu|Add0~192, Project2, 1
instance = comp, \alu|Add0~194 , alu|Add0~194, Project2, 1
instance = comp, \alu|Add0~195 , alu|Add0~195, Project2, 1
instance = comp, \instMem|data~32 , instMem|data~32, Project2, 1
instance = comp, \instMem|data~39 , instMem|data~39, Project2, 1
instance = comp, \instMem|data~54 , instMem|data~54, Project2, 1
instance = comp, \instMem|data~55 , instMem|data~55, Project2, 1
instance = comp, \instMem|data~427 , instMem|data~427, Project2, 1
instance = comp, \instMem|data~428 , instMem|data~428, Project2, 1
instance = comp, \instMem|data~429 , instMem|data~429, Project2, 1
instance = comp, \instMem|data~430 , instMem|data~430, Project2, 1
instance = comp, \instMem|data~431 , instMem|data~431, Project2, 1
instance = comp, \instMem|data~434 , instMem|data~434, Project2, 1
instance = comp, \instMem|data~435 , instMem|data~435, Project2, 1
instance = comp, \instMem|data~440 , instMem|data~440, Project2, 1
instance = comp, \instMem|data~441 , instMem|data~441, Project2, 1
instance = comp, \instMem|data~442 , instMem|data~442, Project2, 1
instance = comp, \instMem|data~443 , instMem|data~443, Project2, 1
instance = comp, \SW[0]~I , SW[0], Project2, 1
instance = comp, \KEY[1]~I , KEY[1], Project2, 1
instance = comp, \SW[9]~I , SW[9], Project2, 1
instance = comp, \SW[6]~I , SW[6], Project2, 1
instance = comp, \SW[5]~I , SW[5], Project2, 1
instance = comp, \SW[3]~I , SW[3], Project2, 1
instance = comp, \registers|registers~301feeder , registers|registers~301feeder, Project2, 1
instance = comp, \registers|registers~332feeder , registers|registers~332feeder, Project2, 1
instance = comp, \registers|registers~329feeder , registers|registers~329feeder, Project2, 1
instance = comp, \registers|registers~196feeder , registers|registers~196feeder, Project2, 1
instance = comp, \registers|registers~439feeder , registers|registers~439feeder, Project2, 1
instance = comp, \registers|registers~215feeder , registers|registers~215feeder, Project2, 1
instance = comp, \registers|registers~214feeder , registers|registers~214feeder, Project2, 1
instance = comp, \registers|registers~341feeder , registers|registers~341feeder, Project2, 1
instance = comp, \registers|registers~436feeder , registers|registers~436feeder, Project2, 1
instance = comp, \registers|registers~338feeder , registers|registers~338feeder, Project2, 1
instance = comp, \registers|registers~313feeder , registers|registers~313feeder, Project2, 1
instance = comp, \registers|registers~475feeder , registers|registers~475feeder, Project2, 1
instance = comp, \registers|registers~188feeder , registers|registers~188feeder, Project2, 1
instance = comp, \CLOCK_50~I , CLOCK_50, Project2, 1
instance = comp, \PLL_inst|altpll_component|pll , PLL_inst|altpll_component|pll, Project2, 1
instance = comp, \PLL_inst|altpll_component|_clk0~clkctrl , PLL_inst|altpll_component|_clk0~clkctrl, Project2, 1
instance = comp, \nextPC[2]~0 , nextPC[2]~0, Project2, 1
instance = comp, \nextPC[4]~4 , nextPC[4]~4, Project2, 1
instance = comp, \nextPC[5]~6 , nextPC[5]~6, Project2, 1
instance = comp, \nextPC[6]~8 , nextPC[6]~8, Project2, 1
instance = comp, \instMem|data~144 , instMem|data~144, Project2, 1
instance = comp, \nextPC[7]~10 , nextPC[7]~10, Project2, 1
instance = comp, \nextBranch[3]~2 , nextBranch[3]~2, Project2, 1
instance = comp, \nextBranch[4]~4 , nextBranch[4]~4, Project2, 1
instance = comp, \Add1~11 , Add1~11, Project2, 1
instance = comp, \pc|dataOut[4] , pc|dataOut[4], Project2, 1
instance = comp, \nextBranch[5]~6 , nextBranch[5]~6, Project2, 1
instance = comp, \Add1~9 , Add1~9, Project2, 1
instance = comp, \pc|dataOut[5] , pc|dataOut[5], Project2, 1
instance = comp, \instMem|data~136 , instMem|data~136, Project2, 1
instance = comp, \instMem|data~125 , instMem|data~125, Project2, 1
instance = comp, \instMem|data~122 , instMem|data~122, Project2, 1
instance = comp, \instMem|data~124 , instMem|data~124, Project2, 1
instance = comp, \instMem|data~126 , instMem|data~126, Project2, 1
instance = comp, \instMem|data~127 , instMem|data~127, Project2, 1
instance = comp, \instMem|data~132 , instMem|data~132, Project2, 1
instance = comp, \instMem|data~128 , instMem|data~128, Project2, 1
instance = comp, \instMem|data~133 , instMem|data~133, Project2, 1
instance = comp, \instMem|data~134 , instMem|data~134, Project2, 1
instance = comp, \instMem|data~137 , instMem|data~137, Project2, 1
instance = comp, \instMem|data~308 , instMem|data~308, Project2, 1
instance = comp, \instMem|data~304 , instMem|data~304, Project2, 1
instance = comp, \instMem|data~309 , instMem|data~309, Project2, 1
instance = comp, \instMem|data~186 , instMem|data~186, Project2, 1
instance = comp, \instMem|data~59 , instMem|data~59, Project2, 1
instance = comp, \instMem|data~301 , instMem|data~301, Project2, 1
instance = comp, \instMem|data~302 , instMem|data~302, Project2, 1
instance = comp, \instMem|data~303 , instMem|data~303, Project2, 1
instance = comp, \instMem|data~310 , instMem|data~310, Project2, 1
instance = comp, \regMux|out[4]~5 , regMux|out[4]~5, Project2, 1
instance = comp, \instMem|data~46 , instMem|data~46, Project2, 1
instance = comp, \instMem|data~426 , instMem|data~426, Project2, 1
instance = comp, \instMem|data~341 , instMem|data~341, Project2, 1
instance = comp, \instMem|data~202 , instMem|data~202, Project2, 1
instance = comp, \instMem|data~352 , instMem|data~352, Project2, 1
instance = comp, \instMem|data~367 , instMem|data~367, Project2, 1
instance = comp, \instMem|data~365 , instMem|data~365, Project2, 1
instance = comp, \instMem|data~364 , instMem|data~364, Project2, 1
instance = comp, \instMem|data~366 , instMem|data~366, Project2, 1
instance = comp, \instMem|data~368 , instMem|data~368, Project2, 1
instance = comp, \instMem|data~369 , instMem|data~369, Project2, 1
instance = comp, \instMem|data~373 , instMem|data~373, Project2, 1
instance = comp, \instMem|data~374 , instMem|data~374, Project2, 1
instance = comp, \instMem|data~375 , instMem|data~375, Project2, 1
instance = comp, \instMem|data~376 , instMem|data~376, Project2, 1
instance = comp, \instMem|data~377 , instMem|data~377, Project2, 1
instance = comp, \instMem|data~161 , instMem|data~161, Project2, 1
instance = comp, \instMem|data~378 , instMem|data~378, Project2, 1
instance = comp, \instMem|data~379 , instMem|data~379, Project2, 1
instance = comp, \instMem|data~384 , instMem|data~384, Project2, 1
instance = comp, \instMem|data~382 , instMem|data~382, Project2, 1
instance = comp, \instMem|data~381 , instMem|data~381, Project2, 1
instance = comp, \instMem|data~383 , instMem|data~383, Project2, 1
instance = comp, \instMem|data~380 , instMem|data~380, Project2, 1
instance = comp, \instMem|data~385 , instMem|data~385, Project2, 1
instance = comp, \instMem|data~386 , instMem|data~386, Project2, 1
instance = comp, \instMem|data~389 , instMem|data~389, Project2, 1
instance = comp, \instMem|data~390 , instMem|data~390, Project2, 1
instance = comp, \instMem|data~391 , instMem|data~391, Project2, 1
instance = comp, \nextBranch[6]~8 , nextBranch[6]~8, Project2, 1
instance = comp, \nextBranch[8]~12 , nextBranch[8]~12, Project2, 1
instance = comp, \nextBranch[9]~14 , nextBranch[9]~14, Project2, 1
instance = comp, \nextBranch[10]~16 , nextBranch[10]~16, Project2, 1
instance = comp, \nextBranch[11]~18 , nextBranch[11]~18, Project2, 1
instance = comp, \nextBranch[12]~20 , nextBranch[12]~20, Project2, 1
instance = comp, \Add1~5 , Add1~5, Project2, 1
instance = comp, \pc|dataOut[12] , pc|dataOut[12], Project2, 1
instance = comp, \instMem|data~234 , instMem|data~234, Project2, 1
instance = comp, \instMem|data~233 , instMem|data~233, Project2, 1
instance = comp, \instMem|data~235 , instMem|data~235, Project2, 1
instance = comp, \instMem|data~242 , instMem|data~242, Project2, 1
instance = comp, \instMem|data~243 , instMem|data~243, Project2, 1
instance = comp, \instMem|data~239 , instMem|data~239, Project2, 1
instance = comp, \instMem|data~238 , instMem|data~238, Project2, 1
instance = comp, \instMem|data~240 , instMem|data~240, Project2, 1
instance = comp, \instMem|data~236 , instMem|data~236, Project2, 1
instance = comp, \instMem|data~237 , instMem|data~237, Project2, 1
instance = comp, \instMem|data~241 , instMem|data~241, Project2, 1
instance = comp, \instMem|data~244 , instMem|data~244, Project2, 1
instance = comp, \instMem|data~410 , instMem|data~410, Project2, 1
instance = comp, \instMem|data~102 , instMem|data~102, Project2, 1
instance = comp, \instMem|data~103 , instMem|data~103, Project2, 1
instance = comp, \instMem|data~104 , instMem|data~104, Project2, 1
instance = comp, \instMem|data~101 , instMem|data~101, Project2, 1
instance = comp, \instMem|data~106 , instMem|data~106, Project2, 1
instance = comp, \instMem|data~100 , instMem|data~100, Project2, 1
instance = comp, \instMem|data~108 , instMem|data~108, Project2, 1
instance = comp, \decoder|Decoder0~3 , decoder|Decoder0~3, Project2, 1
instance = comp, \instMem|data~208 , instMem|data~208, Project2, 1
instance = comp, \instMem|data~207 , instMem|data~207, Project2, 1
instance = comp, \instMem|data~209 , instMem|data~209, Project2, 1
instance = comp, \instMem|data~210 , instMem|data~210, Project2, 1
instance = comp, \instMem|data~206 , instMem|data~206, Project2, 1
instance = comp, \instMem|data~211 , instMem|data~211, Project2, 1
instance = comp, \alu|Mux29~0 , alu|Mux29~0, Project2, 1
instance = comp, \decoder|WideOr4~0 , decoder|WideOr4~0, Project2, 1
instance = comp, \instMem|data~218 , instMem|data~218, Project2, 1
instance = comp, \instMem|data~219 , instMem|data~219, Project2, 1
instance = comp, \instMem|data~436 , instMem|data~436, Project2, 1
instance = comp, \instMem|data~437 , instMem|data~437, Project2, 1
instance = comp, \instMem|data~213 , instMem|data~213, Project2, 1
instance = comp, \instMem|data~217 , instMem|data~217, Project2, 1
instance = comp, \instMem|data~220 , instMem|data~220, Project2, 1
instance = comp, \alu|Mux29~7 , alu|Mux29~7, Project2, 1
instance = comp, \instMem|data~227 , instMem|data~227, Project2, 1
instance = comp, \instMem|data~228 , instMem|data~228, Project2, 1
instance = comp, \instMem|data~229 , instMem|data~229, Project2, 1
instance = comp, \instMem|data~226 , instMem|data~226, Project2, 1
instance = comp, \instMem|data~232 , instMem|data~232, Project2, 1
instance = comp, \alu|Mux26~0 , alu|Mux26~0, Project2, 1
instance = comp, \decoder|aluSel[3]~1 , decoder|aluSel[3]~1, Project2, 1
instance = comp, \alu|Mux26~1 , alu|Mux26~1, Project2, 1
instance = comp, \decoder|aluSel[1]~0 , decoder|aluSel[1]~0, Project2, 1
instance = comp, \decoder|WideOr2~0 , decoder|WideOr2~0, Project2, 1
instance = comp, \argMux|out[4]~38 , argMux|out[4]~38, Project2, 1
instance = comp, \instMem|data~111 , instMem|data~111, Project2, 1
instance = comp, \instMem|data~110 , instMem|data~110, Project2, 1
instance = comp, \instMem|data~112 , instMem|data~112, Project2, 1
instance = comp, \instMem|data~109 , instMem|data~109, Project2, 1
instance = comp, \instMem|data~114 , instMem|data~114, Project2, 1
instance = comp, \decoder|WideOr5~0 , decoder|WideOr5~0, Project2, 1
instance = comp, \decoder|WideOr5~2 , decoder|WideOr5~2, Project2, 1
instance = comp, \regMux|out[0]~1 , regMux|out[0]~1, Project2, 1
instance = comp, \regInMux|out[5]~24 , regInMux|out[5]~24, Project2, 1
instance = comp, \alu|Mux29~1 , alu|Mux29~1, Project2, 1
instance = comp, \alu|Mux27~4 , alu|Mux27~4, Project2, 1
instance = comp, \regInMux|out[4]~41 , regInMux|out[4]~41, Project2, 1
instance = comp, \SW[4]~I , SW[4], Project2, 1
instance = comp, \regInMux|out[4]~42 , regInMux|out[4]~42, Project2, 1
instance = comp, \instMem|data~38 , instMem|data~38, Project2, 1
instance = comp, \instMem|data~425 , instMem|data~425, Project2, 1
instance = comp, \instMem|data~197 , instMem|data~197, Project2, 1
instance = comp, \instMem|data~199 , instMem|data~199, Project2, 1
instance = comp, \instMem|data~194 , instMem|data~194, Project2, 1
instance = comp, \instMem|data~195 , instMem|data~195, Project2, 1
instance = comp, \instMem|data~196 , instMem|data~196, Project2, 1
instance = comp, \instMem|data~200 , instMem|data~200, Project2, 1
instance = comp, \instMem|data~192 , instMem|data~192, Project2, 1
instance = comp, \instMem|data~193 , instMem|data~193, Project2, 1
instance = comp, \instMem|data~201 , instMem|data~201, Project2, 1
instance = comp, \instMem|data~185 , instMem|data~185, Project2, 1
instance = comp, \instMem|data~187 , instMem|data~187, Project2, 1
instance = comp, \instMem|data~188 , instMem|data~188, Project2, 1
instance = comp, \instMem|data~184 , instMem|data~184, Project2, 1
instance = comp, \instMem|data~189 , instMem|data~189, Project2, 1
instance = comp, \instMem|data~119 , instMem|data~119, Project2, 1
instance = comp, \instMem|data~175 , instMem|data~175, Project2, 1
instance = comp, \instMem|data~176 , instMem|data~176, Project2, 1
instance = comp, \instMem|data~177 , instMem|data~177, Project2, 1
instance = comp, \instMem|data~190 , instMem|data~190, Project2, 1
instance = comp, \regMux|out[2]~3 , regMux|out[2]~3, Project2, 1
instance = comp, \instMem|data~318 , instMem|data~318, Project2, 1
instance = comp, \instMem|data~317 , instMem|data~317, Project2, 1
instance = comp, \instMem|data~319 , instMem|data~319, Project2, 1
instance = comp, \instMem|data~312 , instMem|data~312, Project2, 1
instance = comp, \instMem|data~311 , instMem|data~311, Project2, 1
instance = comp, \instMem|data~313 , instMem|data~313, Project2, 1
instance = comp, \instMem|data~320 , instMem|data~320, Project2, 1
instance = comp, \instMem|data~419 , instMem|data~419, Project2, 1
instance = comp, \instMem|data~416 , instMem|data~416, Project2, 1
instance = comp, \instMem|data~417 , instMem|data~417, Project2, 1
instance = comp, \registers|registers~1170 , registers|registers~1170, Project2, 1
instance = comp, \registers|registers~1171 , registers|registers~1171, Project2, 1
instance = comp, \registers|registers~52 , registers|registers~52, Project2, 1
instance = comp, \registers|registers~1172 , registers|registers~1172, Project2, 1
instance = comp, \registers|registers~1173 , registers|registers~1173, Project2, 1
instance = comp, \registers|registers~20 , registers|registers~20, Project2, 1
instance = comp, \registers|registers~925 , registers|registers~925, Project2, 1
instance = comp, \registers|registers~1175 , registers|registers~1175, Project2, 1
instance = comp, \registers|registers~116 , registers|registers~116, Project2, 1
instance = comp, \registers|registers~1168 , registers|registers~1168, Project2, 1
instance = comp, \registers|registers~1169 , registers|registers~1169, Project2, 1
instance = comp, \registers|registers~84 , registers|registers~84, Project2, 1
instance = comp, \registers|registers~926 , registers|registers~926, Project2, 1
instance = comp, \registers|registers~1166 , registers|registers~1166, Project2, 1
instance = comp, \registers|registers~1167 , registers|registers~1167, Project2, 1
instance = comp, \registers|registers~244 , registers|registers~244, Project2, 1
instance = comp, \registers|registers~1160 , registers|registers~1160, Project2, 1
instance = comp, \registers|registers~1161 , registers|registers~1161, Project2, 1
instance = comp, \registers|registers~180 , registers|registers~180, Project2, 1
instance = comp, \registers|registers~924 , registers|registers~924, Project2, 1
instance = comp, \registers|registers~927 , registers|registers~927, Project2, 1
instance = comp, \instMem|data~77 , instMem|data~77, Project2, 1
instance = comp, \instMem|data~78 , instMem|data~78, Project2, 1
instance = comp, \instMem|data~79 , instMem|data~79, Project2, 1
instance = comp, \instMem|data~80 , instMem|data~80, Project2, 1
instance = comp, \instMem|data~74 , instMem|data~74, Project2, 1
instance = comp, \instMem|data~75 , instMem|data~75, Project2, 1
instance = comp, \instMem|data~444 , instMem|data~444, Project2, 1
instance = comp, \instMem|data~445 , instMem|data~445, Project2, 1
instance = comp, \instMem|data~76 , instMem|data~76, Project2, 1
instance = comp, \instMem|data~81 , instMem|data~81, Project2, 1
instance = comp, \instMem|data~70 , instMem|data~70, Project2, 1
instance = comp, \instMem|data~71 , instMem|data~71, Project2, 1
instance = comp, \instMem|data~31 , instMem|data~31, Project2, 1
instance = comp, \instMem|data~424 , instMem|data~424, Project2, 1
instance = comp, \instMem|data~72 , instMem|data~72, Project2, 1
instance = comp, \regMux|out[1]~0 , regMux|out[1]~0, Project2, 1
instance = comp, \registers|registers~1153 , registers|registers~1153, Project2, 1
instance = comp, \registers|registers~340 , registers|registers~340, Project2, 1
instance = comp, \registers|registers~1158 , registers|registers~1158, Project2, 1
instance = comp, \registers|registers~1159 , registers|registers~1159, Project2, 1
instance = comp, \registers|registers~372 , registers|registers~372, Project2, 1
instance = comp, \registers|registers~922 , registers|registers~922, Project2, 1
instance = comp, \registers|registers~1178 , registers|registers~1178, Project2, 1
instance = comp, \registers|registers~1179 , registers|registers~1179, Project2, 1
instance = comp, \registers|registers~468 , registers|registers~468, Project2, 1
instance = comp, \registers|registers~928 , registers|registers~928, Project2, 1
instance = comp, \instMem|data~418 , instMem|data~418, Project2, 1
instance = comp, \registers|registers~1182 , registers|registers~1182, Project2, 1
instance = comp, \registers|registers~1183 , registers|registers~1183, Project2, 1
instance = comp, \registers|registers~500 , registers|registers~500, Project2, 1
instance = comp, \registers|registers~929 , registers|registers~929, Project2, 1
instance = comp, \registers|registers~930 , registers|registers~930, Project2, 1
instance = comp, \instMem|data~171 , instMem|data~171, Project2, 1
instance = comp, \instMem|data~167 , instMem|data~167, Project2, 1
instance = comp, \instMem|data~172 , instMem|data~172, Project2, 1
instance = comp, \instMem|data~438 , instMem|data~438, Project2, 1
instance = comp, \instMem|data~439 , instMem|data~439, Project2, 1
instance = comp, \instMem|data~165 , instMem|data~165, Project2, 1
instance = comp, \instMem|data~166 , instMem|data~166, Project2, 1
instance = comp, \instMem|data~173 , instMem|data~173, Project2, 1
instance = comp, \instMem|data~415 , instMem|data~415, Project2, 1
instance = comp, \argMux|out[20]~49 , argMux|out[20]~49, Project2, 1
instance = comp, \decoder|aluSel[0]~2 , decoder|aluSel[0]~2, Project2, 1
instance = comp, \alu|Mux11~2 , alu|Mux11~2, Project2, 1
instance = comp, \decoder|WideOr3~0 , decoder|WideOr3~0, Project2, 1
instance = comp, \instMem|data~414 , instMem|data~414, Project2, 1
instance = comp, \alu|Mux9~4 , alu|Mux9~4, Project2, 1
instance = comp, \alu|Mux26~5 , alu|Mux26~5, Project2, 1
instance = comp, \alu|Mux8~0 , alu|Mux8~0, Project2, 1
instance = comp, \alu|Mux11~5 , alu|Mux11~5, Project2, 1
instance = comp, \Add1~56 , Add1~56, Project2, 1
instance = comp, \Add1~57 , Add1~57, Project2, 1
instance = comp, \pc|dataOut[30] , pc|dataOut[30], Project2, 1
instance = comp, \alu|Mux9~2 , alu|Mux9~2, Project2, 1
instance = comp, \regInMux|out[27]~69 , regInMux|out[27]~69, Project2, 1
instance = comp, \registers|registers~186 , registers|registers~186, Project2, 1
instance = comp, \registers|registers~1176 , registers|registers~1176, Project2, 1
instance = comp, \registers|registers~1177 , registers|registers~1177, Project2, 1
instance = comp, \registers|registers~442 , registers|registers~442, Project2, 1
instance = comp, \registers|registers~1022 , registers|registers~1022, Project2, 1
instance = comp, \registers|registers~26 , registers|registers~26, Project2, 1
instance = comp, \instMem|data~162 , instMem|data~162, Project2, 1
instance = comp, \instMem|data~155 , instMem|data~155, Project2, 1
instance = comp, \instMem|data~154 , instMem|data~154, Project2, 1
instance = comp, \instMem|data~156 , instMem|data~156, Project2, 1
instance = comp, \instMem|data~158 , instMem|data~158, Project2, 1
instance = comp, \instMem|data~157 , instMem|data~157, Project2, 1
instance = comp, \instMem|data~159 , instMem|data~159, Project2, 1
instance = comp, \instMem|data~160 , instMem|data~160, Project2, 1
instance = comp, \instMem|data~163 , instMem|data~163, Project2, 1
instance = comp, \regMux|out[7]~6 , regMux|out[7]~6, Project2, 1
instance = comp, \registers|registers~1025 , registers|registers~1025, Project2, 1
instance = comp, \registers|registers~1026 , registers|registers~1026, Project2, 1
instance = comp, \registers|registers~1027 , registers|registers~1027, Project2, 1
instance = comp, \registers|registers~1030 , registers|registers~1030, Project2, 1
instance = comp, \argMux|out[26]~54 , argMux|out[26]~54, Project2, 1
instance = comp, \alu|Mux5~0 , alu|Mux5~0, Project2, 1
instance = comp, \alu|Mux5~3 , alu|Mux5~3, Project2, 1
instance = comp, \alu|Mux5~4 , alu|Mux5~4, Project2, 1
instance = comp, \regInMux|out[26]~67 , regInMux|out[26]~67, Project2, 1
instance = comp, \regInMux|out[26]~68 , regInMux|out[26]~68, Project2, 1
instance = comp, \registers|registers~1180 , registers|registers~1180, Project2, 1
instance = comp, \registers|registers~1181 , registers|registers~1181, Project2, 1
instance = comp, \registers|registers~410 , registers|registers~410, Project2, 1
instance = comp, \registers|registers~1038 , registers|registers~1038, Project2, 1
instance = comp, \registers|registers~506 , registers|registers~506, Project2, 1
instance = comp, \registers|registers~1039 , registers|registers~1039, Project2, 1
instance = comp, \registers|registers~250 , registers|registers~250, Project2, 1
instance = comp, \registers|registers~1162 , registers|registers~1162, Project2, 1
instance = comp, \registers|registers~1163 , registers|registers~1163, Project2, 1
instance = comp, \registers|registers~218 , registers|registers~218, Project2, 1
instance = comp, \registers|registers~1164 , registers|registers~1164, Project2, 1
instance = comp, \registers|registers~1165 , registers|registers~1165, Project2, 1
instance = comp, \registers|registers~154 , registers|registers~154, Project2, 1
instance = comp, \registers|registers~1031 , registers|registers~1031, Project2, 1
instance = comp, \registers|registers~1032 , registers|registers~1032, Project2, 1
instance = comp, \registers|registers~1040 , registers|registers~1040, Project2, 1
instance = comp, \KEY[2]~I , KEY[2], Project2, 1
instance = comp, \argMux|out[3]~39 , argMux|out[3]~39, Project2, 1
instance = comp, \KEY[3]~I , KEY[3], Project2, 1
instance = comp, \regInMux|out[3]~45 , regInMux|out[3]~45, Project2, 1
instance = comp, \regInMux|out[3]~46 , regInMux|out[3]~46, Project2, 1
instance = comp, \registers|registers~35 , registers|registers~35, Project2, 1
instance = comp, \registers|registers~1154 , registers|registers~1154, Project2, 1
instance = comp, \registers|registers~1155 , registers|registers~1155, Project2, 1
instance = comp, \registers|registers~291 , registers|registers~291, Project2, 1
instance = comp, \registers|registers~821 , registers|registers~821, Project2, 1
instance = comp, \registers|registers~163 , registers|registers~163, Project2, 1
instance = comp, \registers|registers~822 , registers|registers~822, Project2, 1
instance = comp, \registers|registers~387 , registers|registers~387, Project2, 1
instance = comp, \registers|registers~3 , registers|registers~3, Project2, 1
instance = comp, \registers|registers~825 , registers|registers~825, Project2, 1
instance = comp, \registers|registers~826 , registers|registers~826, Project2, 1
instance = comp, \registers|registers~827 , registers|registers~827, Project2, 1
instance = comp, \registers|registers~99 , registers|registers~99, Project2, 1
instance = comp, \registers|registers~828 , registers|registers~828, Project2, 1
instance = comp, \registers|registers~483 , registers|registers~483, Project2, 1
instance = comp, \registers|registers~227 , registers|registers~227, Project2, 1
instance = comp, \registers|registers~829 , registers|registers~829, Project2, 1
instance = comp, \registers|registers~830 , registers|registers~830, Project2, 1
instance = comp, \argMux|out[2]~8 , argMux|out[2]~8, Project2, 1
instance = comp, \argMux|out[3]~60 , argMux|out[3]~60, Project2, 1
instance = comp, \alu|Mux17~1 , alu|Mux17~1, Project2, 1
instance = comp, \alu|Mux28~1 , alu|Mux28~1, Project2, 1
instance = comp, \registers|registers~814 , registers|registers~814, Project2, 1
instance = comp, \registers|registers~817 , registers|registers~817, Project2, 1
instance = comp, \registers|registers~419 , registers|registers~419, Project2, 1
instance = comp, \registers|registers~819 , registers|registers~819, Project2, 1
instance = comp, \registers|registers~323 , registers|registers~323, Project2, 1
instance = comp, \registers|registers~355 , registers|registers~355, Project2, 1
instance = comp, \registers|registers~1156 , registers|registers~1156, Project2, 1
instance = comp, \registers|registers~1157 , registers|registers~1157, Project2, 1
instance = comp, \registers|registers~259 , registers|registers~259, Project2, 1
instance = comp, \registers|registers~811 , registers|registers~811, Project2, 1
instance = comp, \registers|registers~812 , registers|registers~812, Project2, 1
instance = comp, \registers|registers~820 , registers|registers~820, Project2, 1
instance = comp, \alu|Mux17~0 , alu|Mux17~0, Project2, 1
instance = comp, \alu|Mux28~0 , alu|Mux28~0, Project2, 1
instance = comp, \alu|Mux17~2 , alu|Mux17~2, Project2, 1
instance = comp, \alu|Mux28~4 , alu|Mux28~4, Project2, 1
instance = comp, \regInMux|out[0]~1 , regInMux|out[0]~1, Project2, 1
instance = comp, \Equal0~14 , Equal0~14, Project2, 1
instance = comp, \regInMux|out[0]~0 , regInMux|out[0]~0, Project2, 1
instance = comp, \regInMux|out[2]~5 , regInMux|out[2]~5, Project2, 1
instance = comp, \SW[2]~I , SW[2], Project2, 1
instance = comp, \regInMux|out[2]~6 , regInMux|out[2]~6, Project2, 1
instance = comp, \regInMux|out[2]~7 , regInMux|out[2]~7, Project2, 1
instance = comp, \registers|registers~386 , registers|registers~386, Project2, 1
instance = comp, \registers|registers~529 , registers|registers~529, Project2, 1
instance = comp, \registers|registers~482 , registers|registers~482, Project2, 1
instance = comp, \registers|registers~530 , registers|registers~530, Project2, 1
instance = comp, \registers|registers~194 , registers|registers~194, Project2, 1
instance = comp, \registers|registers~162 , registers|registers~162, Project2, 1
instance = comp, \registers|registers~130 , registers|registers~130, Project2, 1
instance = comp, \registers|registers~522 , registers|registers~522, Project2, 1
instance = comp, \registers|registers~523 , registers|registers~523, Project2, 1
instance = comp, \registers|registers~290 , registers|registers~290, Project2, 1
instance = comp, \registers|registers~258 , registers|registers~258, Project2, 1
instance = comp, \registers|registers~322 , registers|registers~322, Project2, 1
instance = comp, \registers|registers~524 , registers|registers~524, Project2, 1
instance = comp, \registers|registers~525 , registers|registers~525, Project2, 1
instance = comp, \registers|registers~528 , registers|registers~528, Project2, 1
instance = comp, \registers|registers~531 , registers|registers~531, Project2, 1
instance = comp, \instMem|data~285 , instMem|data~285, Project2, 1
instance = comp, \instMem|data~283 , instMem|data~283, Project2, 1
instance = comp, \instMem|data~282 , instMem|data~282, Project2, 1
instance = comp, \instMem|data~284 , instMem|data~284, Project2, 1
instance = comp, \instMem|data~286 , instMem|data~286, Project2, 1
instance = comp, \instMem|data~274 , instMem|data~274, Project2, 1
instance = comp, \instMem|data~287 , instMem|data~287, Project2, 1
instance = comp, \argMux|out[2]~7 , argMux|out[2]~7, Project2, 1
instance = comp, \instMem|data~261 , instMem|data~261, Project2, 1
instance = comp, \instMem|data~263 , instMem|data~263, Project2, 1
instance = comp, \instMem|data~264 , instMem|data~264, Project2, 1
instance = comp, \instMem|data~265 , instMem|data~265, Project2, 1
instance = comp, \instMem|data~266 , instMem|data~266, Project2, 1
instance = comp, \instMem|data~268 , instMem|data~268, Project2, 1
instance = comp, \instMem|data~267 , instMem|data~267, Project2, 1
instance = comp, \instMem|data~269 , instMem|data~269, Project2, 1
instance = comp, \instMem|data~270 , instMem|data~270, Project2, 1
instance = comp, \instMem|data~273 , instMem|data~273, Project2, 1
instance = comp, \argMux|out[2]~6 , argMux|out[2]~6, Project2, 1
instance = comp, \argMux|out[2]~9 , argMux|out[2]~9, Project2, 1
instance = comp, \alu|out~0 , alu|out~0, Project2, 1
instance = comp, \alu|Mux26~3 , alu|Mux26~3, Project2, 1
instance = comp, \alu|Add0~90 , alu|Add0~90, Project2, 1
instance = comp, \argMux|out[1]~10 , argMux|out[1]~10, Project2, 1
instance = comp, \registers|registers~225 , registers|registers~225, Project2, 1
instance = comp, \registers|registers~353 , registers|registers~353, Project2, 1
instance = comp, \registers|registers~97 , registers|registers~97, Project2, 1
instance = comp, \registers|registers~549 , registers|registers~549, Project2, 1
instance = comp, \registers|registers~550 , registers|registers~550, Project2, 1
instance = comp, \registers|registers~193 , registers|registers~193, Project2, 1
instance = comp, \registers|registers~65 , registers|registers~65, Project2, 1
instance = comp, \registers|registers~544 , registers|registers~544, Project2, 1
instance = comp, \registers|registers~449 , registers|registers~449, Project2, 1
instance = comp, \registers|registers~545 , registers|registers~545, Project2, 1
instance = comp, \registers|registers~548 , registers|registers~548, Project2, 1
instance = comp, \registers|registers~289 , registers|registers~289, Project2, 1
instance = comp, \registers|registers~33 , registers|registers~33, Project2, 1
instance = comp, \registers|registers~542 , registers|registers~542, Project2, 1
instance = comp, \registers|registers~161 , registers|registers~161, Project2, 1
instance = comp, \registers|registers~417 , registers|registers~417, Project2, 1
instance = comp, \registers|registers~543 , registers|registers~543, Project2, 1
instance = comp, \registers|registers~551 , registers|registers~551, Project2, 1
instance = comp, \alu|Mux30~0 , alu|Mux30~0, Project2, 1
instance = comp, \alu|Mux30~1 , alu|Mux30~1, Project2, 1
instance = comp, \alu|Mux30~4 , alu|Mux30~4, Project2, 1
instance = comp, \pc|dataOut~2 , pc|dataOut~2, Project2, 1
instance = comp, \pc|dataOut[0]~1 , pc|dataOut[0]~1, Project2, 1
instance = comp, \pc|dataOut[1] , pc|dataOut[1], Project2, 1
instance = comp, \SW[1]~I , SW[1], Project2, 1
instance = comp, \regInMux|out[1]~8 , regInMux|out[1]~8, Project2, 1
instance = comp, \regInMux|out[1]~9 , regInMux|out[1]~9, Project2, 1
instance = comp, \regInMux|out[1]~10 , regInMux|out[1]~10, Project2, 1
instance = comp, \registers|registers~321 , registers|registers~321, Project2, 1
instance = comp, \registers|registers~552 , registers|registers~552, Project2, 1
instance = comp, \registers|registers~553 , registers|registers~553, Project2, 1
instance = comp, \registers|registers~385 , registers|registers~385, Project2, 1
instance = comp, \registers|registers~129 , registers|registers~129, Project2, 1
instance = comp, \registers|registers~557 , registers|registers~557, Project2, 1
instance = comp, \registers|registers~558 , registers|registers~558, Project2, 1
instance = comp, \registers|registers~561 , registers|registers~561, Project2, 1
instance = comp, \alu|Add0~91 , alu|Add0~91, Project2, 1
instance = comp, \pc|dataOut~0 , pc|dataOut~0, Project2, 1
instance = comp, \pc|dataOut[0] , pc|dataOut[0], Project2, 1
instance = comp, \regInMux|out[5]~38 , regInMux|out[5]~38, Project2, 1
instance = comp, \registers|registers~133 , registers|registers~133, Project2, 1
instance = comp, \registers|registers~389 , registers|registers~389, Project2, 1
instance = comp, \registers|registers~5 , registers|registers~5, Project2, 1
instance = comp, \registers|registers~261 , registers|registers~261, Project2, 1
instance = comp, \registers|registers~788 , registers|registers~788, Project2, 1
instance = comp, \registers|registers~789 , registers|registers~789, Project2, 1
instance = comp, \registers|registers~421 , registers|registers~421, Project2, 1
instance = comp, \registers|registers~293 , registers|registers~293, Project2, 1
instance = comp, \registers|registers~165 , registers|registers~165, Project2, 1
instance = comp, \registers|registers~37 , registers|registers~37, Project2, 1
instance = comp, \registers|registers~786 , registers|registers~786, Project2, 1
instance = comp, \registers|registers~787 , registers|registers~787, Project2, 1
instance = comp, \registers|registers~790 , registers|registers~790, Project2, 1
instance = comp, \registers|registers~453 , registers|registers~453, Project2, 1
instance = comp, \registers|registers~197 , registers|registers~197, Project2, 1
instance = comp, \registers|registers~785 , registers|registers~785, Project2, 1
instance = comp, \registers|registers~1151 , registers|registers~1151, Project2, 1
instance = comp, \regInMux|out[6]~35 , regInMux|out[6]~35, Project2, 1
instance = comp, \nextPC[9]~14 , nextPC[9]~14, Project2, 1
instance = comp, \regInMux|out[9]~25 , regInMux|out[9]~25, Project2, 1
instance = comp, \registers|registers~233 , registers|registers~233, Project2, 1
instance = comp, \registers|registers~105 , registers|registers~105, Project2, 1
instance = comp, \registers|registers~709 , registers|registers~709, Project2, 1
instance = comp, \registers|registers~361 , registers|registers~361, Project2, 1
instance = comp, \registers|registers~710 , registers|registers~710, Project2, 1
instance = comp, \registers|registers~457 , registers|registers~457, Project2, 1
instance = comp, \registers|registers~201 , registers|registers~201, Project2, 1
instance = comp, \registers|registers~703 , registers|registers~703, Project2, 1
instance = comp, \registers|registers~711 , registers|registers~711, Project2, 1
instance = comp, \nextPC[10]~16 , nextPC[10]~16, Project2, 1
instance = comp, \regInMux|out[10]~22 , regInMux|out[10]~22, Project2, 1
instance = comp, \registers|registers~171 , registers|registers~171, Project2, 1
instance = comp, \registers|registers~299 , registers|registers~299, Project2, 1
instance = comp, \registers|registers~43 , registers|registers~43, Project2, 1
instance = comp, \registers|registers~662 , registers|registers~662, Project2, 1
instance = comp, \registers|registers~663 , registers|registers~663, Project2, 1
instance = comp, \registers|registers~491 , registers|registers~491, Project2, 1
instance = comp, \registers|registers~235 , registers|registers~235, Project2, 1
instance = comp, \registers|registers~670 , registers|registers~670, Project2, 1
instance = comp, \registers|registers~671 , registers|registers~671, Project2, 1
instance = comp, \nextPC[11]~18 , nextPC[11]~18, Project2, 1
instance = comp, \nextPC[12]~20 , nextPC[12]~20, Project2, 1
instance = comp, \regInMux|out[12]~18 , regInMux|out[12]~18, Project2, 1
instance = comp, \registers|registers~236 , registers|registers~236, Project2, 1
instance = comp, \registers|registers~172 , registers|registers~172, Project2, 1
instance = comp, \registers|registers~645 , registers|registers~645, Project2, 1
instance = comp, \registers|registers~648 , registers|registers~648, Project2, 1
instance = comp, \registers|registers~428 , registers|registers~428, Project2, 1
instance = comp, \registers|registers~396 , registers|registers~396, Project2, 1
instance = comp, \registers|registers~649 , registers|registers~649, Project2, 1
instance = comp, \registers|registers~650 , registers|registers~650, Project2, 1
instance = comp, \registers|registers~651 , registers|registers~651, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a11 , dataMem|data_rtl_0|auto_generated|ram_block1a11, Project2, 1
instance = comp, \regInMux|out[12]~19 , regInMux|out[12]~19, Project2, 1
instance = comp, \registers|registers~364 , registers|registers~364, Project2, 1
instance = comp, \registers|registers~108 , registers|registers~108, Project2, 1
instance = comp, \registers|registers~639 , registers|registers~639, Project2, 1
instance = comp, \registers|registers~492 , registers|registers~492, Project2, 1
instance = comp, \registers|registers~640 , registers|registers~640, Project2, 1
instance = comp, \registers|registers~460 , registers|registers~460, Project2, 1
instance = comp, \registers|registers~204 , registers|registers~204, Project2, 1
instance = comp, \registers|registers~633 , registers|registers~633, Project2, 1
instance = comp, \registers|registers~268 , registers|registers~268, Project2, 1
instance = comp, \registers|registers~636 , registers|registers~636, Project2, 1
instance = comp, \registers|registers~140 , registers|registers~140, Project2, 1
instance = comp, \registers|registers~637 , registers|registers~637, Project2, 1
instance = comp, \registers|registers~300 , registers|registers~300, Project2, 1
instance = comp, \registers|registers~635 , registers|registers~635, Project2, 1
instance = comp, \registers|registers~638 , registers|registers~638, Project2, 1
instance = comp, \registers|registers~641 , registers|registers~641, Project2, 1
instance = comp, \argMux|out[12]~22 , argMux|out[12]~22, Project2, 1
instance = comp, \argMux|out[12]~23 , argMux|out[12]~23, Project2, 1
instance = comp, \alu|Mux19~1 , alu|Mux19~1, Project2, 1
instance = comp, \alu|Mux19~0 , alu|Mux19~0, Project2, 1
instance = comp, \alu|Mux19~4 , alu|Mux19~4, Project2, 1
instance = comp, \regInMux|out[11]~20 , regInMux|out[11]~20, Project2, 1
instance = comp, \regInMux|out[11]~21 , regInMux|out[11]~21, Project2, 1
instance = comp, \registers|registers~107 , registers|registers~107, Project2, 1
instance = comp, \registers|registers~75 , registers|registers~75, Project2, 1
instance = comp, \registers|registers~11 , registers|registers~11, Project2, 1
instance = comp, \registers|registers~656 , registers|registers~656, Project2, 1
instance = comp, \registers|registers~657 , registers|registers~657, Project2, 1
instance = comp, \registers|registers~139 , registers|registers~139, Project2, 1
instance = comp, \registers|registers~203 , registers|registers~203, Project2, 1
instance = comp, \registers|registers~654 , registers|registers~654, Project2, 1
instance = comp, \registers|registers~655 , registers|registers~655, Project2, 1
instance = comp, \registers|registers~658 , registers|registers~658, Project2, 1
instance = comp, \registers|registers~267 , registers|registers~267, Project2, 1
instance = comp, \registers|registers~652 , registers|registers~652, Project2, 1
instance = comp, \registers|registers~331 , registers|registers~331, Project2, 1
instance = comp, \registers|registers~653 , registers|registers~653, Project2, 1
instance = comp, \registers|registers~661 , registers|registers~661, Project2, 1
instance = comp, \instMem|data~359 , instMem|data~359, Project2, 1
instance = comp, \argMux|out[11]~25 , argMux|out[11]~25, Project2, 1
instance = comp, \argMux|out[11]~26 , argMux|out[11]~26, Project2, 1
instance = comp, \alu|Mux20~1 , alu|Mux20~1, Project2, 1
instance = comp, \alu|out~5 , alu|out~5, Project2, 1
instance = comp, \instMem|data~135 , instMem|data~135, Project2, 1
instance = comp, \instMem|data~246 , instMem|data~246, Project2, 1
instance = comp, \instMem|data~247 , instMem|data~247, Project2, 1
instance = comp, \instMem|data~249 , instMem|data~249, Project2, 1
instance = comp, \instMem|data~251 , instMem|data~251, Project2, 1
instance = comp, \instMem|data~248 , instMem|data~248, Project2, 1
instance = comp, \instMem|data~253 , instMem|data~253, Project2, 1
instance = comp, \instMem|data~254 , instMem|data~254, Project2, 1
instance = comp, \instMem|data~260 , instMem|data~260, Project2, 1
instance = comp, \instMem|data~412 , instMem|data~412, Project2, 1
instance = comp, \alu|Mux26~2 , alu|Mux26~2, Project2, 1
instance = comp, \alu|Mux20~2 , alu|Mux20~2, Project2, 1
instance = comp, \alu|Mux20~3 , alu|Mux20~3, Project2, 1
instance = comp, \alu|Mux20~4 , alu|Mux20~4, Project2, 1
instance = comp, \registers|registers~458 , registers|registers~458, Project2, 1
instance = comp, \registers|registers~490 , registers|registers~490, Project2, 1
instance = comp, \registers|registers~690 , registers|registers~690, Project2, 1
instance = comp, \registers|registers~10 , registers|registers~10, Project2, 1
instance = comp, \registers|registers~74 , registers|registers~74, Project2, 1
instance = comp, \registers|registers~686 , registers|registers~686, Project2, 1
instance = comp, \registers|registers~42 , registers|registers~42, Project2, 1
instance = comp, \registers|registers~106 , registers|registers~106, Project2, 1
instance = comp, \registers|registers~687 , registers|registers~687, Project2, 1
instance = comp, \registers|registers~362 , registers|registers~362, Project2, 1
instance = comp, \registers|registers~266 , registers|registers~266, Project2, 1
instance = comp, \registers|registers~330 , registers|registers~330, Project2, 1
instance = comp, \registers|registers~684 , registers|registers~684, Project2, 1
instance = comp, \registers|registers~685 , registers|registers~685, Project2, 1
instance = comp, \registers|registers~688 , registers|registers~688, Project2, 1
instance = comp, \registers|registers~202 , registers|registers~202, Project2, 1
instance = comp, \registers|registers~234 , registers|registers~234, Project2, 1
instance = comp, \registers|registers~683 , registers|registers~683, Project2, 1
instance = comp, \registers|registers~691 , registers|registers~691, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a9 , dataMem|data_rtl_0|auto_generated|ram_block1a9, Project2, 1
instance = comp, \regInMux|out[10]~23 , regInMux|out[10]~23, Project2, 1
instance = comp, \registers|registers~170 , registers|registers~170, Project2, 1
instance = comp, \registers|registers~426 , registers|registers~426, Project2, 1
instance = comp, \registers|registers~298 , registers|registers~298, Project2, 1
instance = comp, \registers|registers~672 , registers|registers~672, Project2, 1
instance = comp, \registers|registers~673 , registers|registers~673, Project2, 1
instance = comp, \registers|registers~675 , registers|registers~675, Project2, 1
instance = comp, \registers|registers~676 , registers|registers~676, Project2, 1
instance = comp, \registers|registers~677 , registers|registers~677, Project2, 1
instance = comp, \registers|registers~678 , registers|registers~678, Project2, 1
instance = comp, \registers|registers~681 , registers|registers~681, Project2, 1
instance = comp, \alu|Mux21~0 , alu|Mux21~0, Project2, 1
instance = comp, \alu|Add0~172 , alu|Add0~172, Project2, 1
instance = comp, \argMux|out[9]~29 , argMux|out[9]~29, Project2, 1
instance = comp, \argMux|out[9]~63 , argMux|out[9]~63, Project2, 1
instance = comp, \alu|Add0~173 , alu|Add0~173, Project2, 1
instance = comp, \alu|Add0~193 , alu|Add0~193, Project2, 1
instance = comp, \alu|Add0~103 , alu|Add0~103, Project2, 1
instance = comp, \alu|Add0~174 , alu|Add0~174, Project2, 1
instance = comp, \alu|Add0~104 , alu|Add0~104, Project2, 1
instance = comp, \alu|Add0~105 , alu|Add0~105, Project2, 1
instance = comp, \alu|Add0~99 , alu|Add0~99, Project2, 1
instance = comp, \alu|Add0~110 , alu|Add0~110, Project2, 1
instance = comp, \alu|Add0~120 , alu|Add0~120, Project2, 1
instance = comp, \alu|out~6 , alu|out~6, Project2, 1
instance = comp, \alu|Mux21~2 , alu|Mux21~2, Project2, 1
instance = comp, \alu|Mux26~4 , alu|Mux26~4, Project2, 1
instance = comp, \alu|Mux21~3 , alu|Mux21~3, Project2, 1
instance = comp, \alu|Mux21~4 , alu|Mux21~4, Project2, 1
instance = comp, \regInMux|out[9]~26 , regInMux|out[9]~26, Project2, 1
instance = comp, \regInMux|out[9]~28 , regInMux|out[9]~28, Project2, 1
instance = comp, \registers|registers~425 , registers|registers~425, Project2, 1
instance = comp, \registers|registers~393 , registers|registers~393, Project2, 1
instance = comp, \registers|registers~699 , registers|registers~699, Project2, 1
instance = comp, \registers|registers~489 , registers|registers~489, Project2, 1
instance = comp, \registers|registers~700 , registers|registers~700, Project2, 1
instance = comp, \registers|registers~297 , registers|registers~297, Project2, 1
instance = comp, \registers|registers~695 , registers|registers~695, Project2, 1
instance = comp, \registers|registers~698 , registers|registers~698, Project2, 1
instance = comp, \registers|registers~701 , registers|registers~701, Project2, 1
instance = comp, \alu|Mux22~1 , alu|Mux22~1, Project2, 1
instance = comp, \alu|Mux22~0 , alu|Mux22~0, Project2, 1
instance = comp, \alu|Mux22~4 , alu|Mux22~4, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a5 , dataMem|data_rtl_0|auto_generated|ram_block1a5, Project2, 1
instance = comp, \regInMux|out[6]~36 , regInMux|out[6]~36, Project2, 1
instance = comp, \regInMux|out[6]~37 , regInMux|out[6]~37, Project2, 1
instance = comp, \registers|registers~198 , registers|registers~198, Project2, 1
instance = comp, \registers|registers~230 , registers|registers~230, Project2, 1
instance = comp, \registers|registers~763 , registers|registers~763, Project2, 1
instance = comp, \registers|registers~454 , registers|registers~454, Project2, 1
instance = comp, \registers|registers~486 , registers|registers~486, Project2, 1
instance = comp, \registers|registers~390 , registers|registers~390, Project2, 1
instance = comp, \registers|registers~769 , registers|registers~769, Project2, 1
instance = comp, \registers|registers~770 , registers|registers~770, Project2, 1
instance = comp, \registers|registers~771 , registers|registers~771, Project2, 1
instance = comp, \argMux|out[6]~34 , argMux|out[6]~34, Project2, 1
instance = comp, \argMux|out[6]~45 , argMux|out[6]~45, Project2, 1
instance = comp, \registers|registers~102 , registers|registers~102, Project2, 1
instance = comp, \registers|registers~358 , registers|registers~358, Project2, 1
instance = comp, \registers|registers~759 , registers|registers~759, Project2, 1
instance = comp, \registers|registers~760 , registers|registers~760, Project2, 1
instance = comp, \registers|registers~294 , registers|registers~294, Project2, 1
instance = comp, \registers|registers~38 , registers|registers~38, Project2, 1
instance = comp, \registers|registers~752 , registers|registers~752, Project2, 1
instance = comp, \registers|registers~422 , registers|registers~422, Project2, 1
instance = comp, \registers|registers~753 , registers|registers~753, Project2, 1
instance = comp, \registers|registers~761 , registers|registers~761, Project2, 1
instance = comp, \alu|Mux25~3 , alu|Mux25~3, Project2, 1
instance = comp, \alu|Mux25~0 , alu|Mux25~0, Project2, 1
instance = comp, \alu|Mux25~1 , alu|Mux25~1, Project2, 1
instance = comp, \alu|Mux25~4 , alu|Mux25~4, Project2, 1
instance = comp, \regInMux|out[5]~39 , regInMux|out[5]~39, Project2, 1
instance = comp, \regInMux|out[5]~40 , regInMux|out[5]~40, Project2, 1
instance = comp, \registers|registers~357 , registers|registers~357, Project2, 1
instance = comp, \registers|registers~485 , registers|registers~485, Project2, 1
instance = comp, \registers|registers~101 , registers|registers~101, Project2, 1
instance = comp, \registers|registers~782 , registers|registers~782, Project2, 1
instance = comp, \registers|registers~783 , registers|registers~783, Project2, 1
instance = comp, \argMux|out[5]~36 , argMux|out[5]~36, Project2, 1
instance = comp, \argMux|out[5]~64 , argMux|out[5]~64, Project2, 1
instance = comp, \registers|registers~779 , registers|registers~779, Project2, 1
instance = comp, \registers|registers~780 , registers|registers~780, Project2, 1
instance = comp, \registers|registers~229 , registers|registers~229, Project2, 1
instance = comp, \registers|registers~772 , registers|registers~772, Project2, 1
instance = comp, \registers|registers~773 , registers|registers~773, Project2, 1
instance = comp, \registers|registers~781 , registers|registers~781, Project2, 1
instance = comp, \alu|out~12 , alu|out~12, Project2, 1
instance = comp, \alu|Mux26~8 , alu|Mux26~8, Project2, 1
instance = comp, \alu|Mux26~9 , alu|Mux26~9, Project2, 1
instance = comp, \alu|Mux26~7 , alu|Mux26~7, Project2, 1
instance = comp, \alu|Mux26~10 , alu|Mux26~10, Project2, 1
instance = comp, \regInMux|out[0]~2 , regInMux|out[0]~2, Project2, 1
instance = comp, \KEY[0]~I , KEY[0], Project2, 1
instance = comp, \regInMux|out[0]~3 , regInMux|out[0]~3, Project2, 1
instance = comp, \regInMux|out[0]~4 , regInMux|out[0]~4, Project2, 1
instance = comp, \registers|registers~448 , registers|registers~448, Project2, 1
instance = comp, \registers|registers~480 , registers|registers~480, Project2, 1
instance = comp, \registers|registers~570 , registers|registers~570, Project2, 1
instance = comp, \registers|registers~320 , registers|registers~320, Project2, 1
instance = comp, \registers|registers~256 , registers|registers~256, Project2, 1
instance = comp, \registers|registers~564 , registers|registers~564, Project2, 1
instance = comp, \registers|registers~288 , registers|registers~288, Project2, 1
instance = comp, \registers|registers~352 , registers|registers~352, Project2, 1
instance = comp, \registers|registers~565 , registers|registers~565, Project2, 1
instance = comp, \registers|registers~568 , registers|registers~568, Project2, 1
instance = comp, \registers|registers~571 , registers|registers~571, Project2, 1
instance = comp, \alu|Add0~94 , alu|Add0~94, Project2, 1
instance = comp, \alu|Add0~95 , alu|Add0~95, Project2, 1
instance = comp, \alu|Mux29~3 , alu|Mux29~3, Project2, 1
instance = comp, \alu|Mux29~4 , alu|Mux29~4, Project2, 1
instance = comp, \alu|Mux29~5 , alu|Mux29~5, Project2, 1
instance = comp, \alu|Mux29~6 , alu|Mux29~6, Project2, 1
instance = comp, \registers|registers~443 , registers|registers~443, Project2, 1
instance = comp, \registers|registers~59 , registers|registers~59, Project2, 1
instance = comp, \registers|registers~1081 , registers|registers~1081, Project2, 1
instance = comp, \registers|registers~1082 , registers|registers~1082, Project2, 1
instance = comp, \registers|registers~123 , registers|registers~123, Project2, 1
instance = comp, \registers|registers~379 , registers|registers~379, Project2, 1
instance = comp, \registers|registers~1088 , registers|registers~1088, Project2, 1
instance = comp, \registers|registers~251 , registers|registers~251, Project2, 1
instance = comp, \registers|registers~1089 , registers|registers~1089, Project2, 1
instance = comp, \registers|registers~1090 , registers|registers~1090, Project2, 1
instance = comp, \regInMux|out[27]~70 , regInMux|out[27]~70, Project2, 1
instance = comp, \registers|registers~315 , registers|registers~315, Project2, 1
instance = comp, \registers|registers~283 , registers|registers~283, Project2, 1
instance = comp, \registers|registers~1051 , registers|registers~1051, Project2, 1
instance = comp, \registers|registers~347 , registers|registers~347, Project2, 1
instance = comp, \registers|registers~1052 , registers|registers~1052, Project2, 1
instance = comp, \registers|registers~219feeder , registers|registers~219feeder, Project2, 1
instance = comp, \registers|registers~219 , registers|registers~219, Project2, 1
instance = comp, \registers|registers~155 , registers|registers~155, Project2, 1
instance = comp, \registers|registers~1053 , registers|registers~1053, Project2, 1
instance = comp, \registers|registers~187 , registers|registers~187, Project2, 1
instance = comp, \registers|registers~1054 , registers|registers~1054, Project2, 1
instance = comp, \registers|registers~1057 , registers|registers~1057, Project2, 1
instance = comp, \registers|registers~1060 , registers|registers~1060, Project2, 1
instance = comp, \alu|Mux9~3 , alu|Mux9~3, Project2, 1
instance = comp, \alu|Mux9~0 , alu|Mux9~0, Project2, 1
instance = comp, \alu|Mux9~1 , alu|Mux9~1, Project2, 1
instance = comp, \alu|Mux4~1 , alu|Mux4~1, Project2, 1
instance = comp, \alu|Mux4~2 , alu|Mux4~2, Project2, 1
instance = comp, \alu|Mux4~3 , alu|Mux4~3, Project2, 1
instance = comp, \alu|Mux4~4 , alu|Mux4~4, Project2, 1
instance = comp, \Add1~50 , Add1~50, Project2, 1
instance = comp, \Add1~36 , Add1~36, Project2, 1
instance = comp, \Add1~37 , Add1~37, Project2, 1
instance = comp, \pc|dataOut[20] , pc|dataOut[20], Project2, 1
instance = comp, \registers|registers~365 , registers|registers~365, Project2, 1
instance = comp, \registers|registers~333 , registers|registers~333, Project2, 1
instance = comp, \registers|registers~269 , registers|registers~269, Project2, 1
instance = comp, \registers|registers~614 , registers|registers~614, Project2, 1
instance = comp, \registers|registers~615 , registers|registers~615, Project2, 1
instance = comp, \registers|registers~618 , registers|registers~618, Project2, 1
instance = comp, \registers|registers~173 , registers|registers~173, Project2, 1
instance = comp, \registers|registers~612 , registers|registers~612, Project2, 1
instance = comp, \registers|registers~237 , registers|registers~237, Project2, 1
instance = comp, \registers|registers~613 , registers|registers~613, Project2, 1
instance = comp, \registers|registers~397 , registers|registers~397, Project2, 1
instance = comp, \registers|registers~619 , registers|registers~619, Project2, 1
instance = comp, \registers|registers~461 , registers|registers~461, Project2, 1
instance = comp, \registers|registers~493 , registers|registers~493, Project2, 1
instance = comp, \registers|registers~620 , registers|registers~620, Project2, 1
instance = comp, \registers|registers~621 , registers|registers~621, Project2, 1
instance = comp, \argMux|out[10]~18 , argMux|out[10]~18, Project2, 1
instance = comp, \argMux|out[13]~20 , argMux|out[13]~20, Project2, 1
instance = comp, \alu|out~3 , alu|out~3, Project2, 1
instance = comp, \alu|Mux18~2 , alu|Mux18~2, Project2, 1
instance = comp, \alu|Mux18~3 , alu|Mux18~3, Project2, 1
instance = comp, \alu|Mux18~1 , alu|Mux18~1, Project2, 1
instance = comp, \alu|Mux18~4 , alu|Mux18~4, Project2, 1
instance = comp, \regInMux|out[13]~16 , regInMux|out[13]~16, Project2, 1
instance = comp, \registers|registers~142 , registers|registers~142, Project2, 1
instance = comp, \registers|registers~602 , registers|registers~602, Project2, 1
instance = comp, \registers|registers~238 , registers|registers~238, Project2, 1
instance = comp, \registers|registers~603 , registers|registers~603, Project2, 1
instance = comp, \registers|registers~462 , registers|registers~462, Project2, 1
instance = comp, \registers|registers~398 , registers|registers~398, Project2, 1
instance = comp, \registers|registers~609 , registers|registers~609, Project2, 1
instance = comp, \registers|registers~610 , registers|registers~610, Project2, 1
instance = comp, \registers|registers~611 , registers|registers~611, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a13 , dataMem|data_rtl_0|auto_generated|ram_block1a13, Project2, 1
instance = comp, \regInMux|out[13]~17 , regInMux|out[13]~17, Project2, 1
instance = comp, \registers|registers~141 , registers|registers~141, Project2, 1
instance = comp, \registers|registers~627 , registers|registers~627, Project2, 1
instance = comp, \registers|registers~628 , registers|registers~628, Project2, 1
instance = comp, \registers|registers~77 , registers|registers~77, Project2, 1
instance = comp, \registers|registers~622 , registers|registers~622, Project2, 1
instance = comp, \registers|registers~205 , registers|registers~205, Project2, 1
instance = comp, \registers|registers~623 , registers|registers~623, Project2, 1
instance = comp, \registers|registers~631 , registers|registers~631, Project2, 1
instance = comp, \regInMux|out[14]~14 , regInMux|out[14]~14, Project2, 1
instance = comp, \regInMux|out[14]~15 , regInMux|out[14]~15, Project2, 1
instance = comp, \registers|registers~430 , registers|registers~430, Project2, 1
instance = comp, \registers|registers~174 , registers|registers~174, Project2, 1
instance = comp, \registers|registers~302 , registers|registers~302, Project2, 1
instance = comp, \registers|registers~46 , registers|registers~46, Project2, 1
instance = comp, \registers|registers~592 , registers|registers~592, Project2, 1
instance = comp, \registers|registers~593 , registers|registers~593, Project2, 1
instance = comp, \registers|registers~366 , registers|registers~366, Project2, 1
instance = comp, \registers|registers~599 , registers|registers~599, Project2, 1
instance = comp, \registers|registers~494 , registers|registers~494, Project2, 1
instance = comp, \registers|registers~600 , registers|registers~600, Project2, 1
instance = comp, \registers|registers~601 , registers|registers~601, Project2, 1
instance = comp, \instMem|data~149 , instMem|data~149, Project2, 1
instance = comp, \instMem|data~148 , instMem|data~148, Project2, 1
instance = comp, \instMem|data~150 , instMem|data~150, Project2, 1
instance = comp, \instMem|data~147 , instMem|data~147, Project2, 1
instance = comp, \instMem|data~152 , instMem|data~152, Project2, 1
instance = comp, \instMem|data~145 , instMem|data~145, Project2, 1
instance = comp, \instMem|data~146 , instMem|data~146, Project2, 1
instance = comp, \instMem|data~138 , instMem|data~138, Project2, 1
instance = comp, \instMem|data~139 , instMem|data~139, Project2, 1
instance = comp, \instMem|data~141 , instMem|data~141, Project2, 1
instance = comp, \instMem|data~140 , instMem|data~140, Project2, 1
instance = comp, \instMem|data~142 , instMem|data~142, Project2, 1
instance = comp, \instMem|data~143 , instMem|data~143, Project2, 1
instance = comp, \instMem|data~153 , instMem|data~153, Project2, 1
instance = comp, \argMux|out[14]~16 , argMux|out[14]~16, Project2, 1
instance = comp, \argMux|out[14]~17 , argMux|out[14]~17, Project2, 1
instance = comp, \alu|out~7 , alu|out~7, Project2, 1
instance = comp, \alu|Add0~168 , alu|Add0~168, Project2, 1
instance = comp, \alu|Add0~169 , alu|Add0~169, Project2, 1
instance = comp, \alu|Add0~170 , alu|Add0~170, Project2, 1
instance = comp, \alu|Add0~128 , alu|Add0~128, Project2, 1
instance = comp, \alu|Mux17~5 , alu|Mux17~5, Project2, 1
instance = comp, \alu|Mux17~6 , alu|Mux17~6, Project2, 1
instance = comp, \alu|Mux17~4 , alu|Mux17~4, Project2, 1
instance = comp, \alu|Mux17~3 , alu|Mux17~3, Project2, 1
instance = comp, \alu|Mux17~7 , alu|Mux17~7, Project2, 1
instance = comp, \Add1~24 , Add1~24, Project2, 1
instance = comp, \instMem|data~422 , instMem|data~422, Project2, 1
instance = comp, \nextBranch[13]~22 , nextBranch[13]~22, Project2, 1
instance = comp, \nextBranch[14]~24 , nextBranch[14]~24, Project2, 1
instance = comp, \Add1~25 , Add1~25, Project2, 1
instance = comp, \pc|dataOut[14] , pc|dataOut[14], Project2, 1
instance = comp, \Add1~26 , Add1~26, Project2, 1
instance = comp, \Add1~27 , Add1~27, Project2, 1
instance = comp, \pc|dataOut[13] , pc|dataOut[13], Project2, 1
instance = comp, \nextPC[15]~26 , nextPC[15]~26, Project2, 1
instance = comp, \nextPC[17]~30 , nextPC[17]~30, Project2, 1
instance = comp, \instMem|data~423 , instMem|data~423, Project2, 1
instance = comp, \nextBranch[17]~30 , nextBranch[17]~30, Project2, 1
instance = comp, \regInMux|out[17]~61 , regInMux|out[17]~61, Project2, 1
instance = comp, \registers|registers~81 , registers|registers~81, Project2, 1
instance = comp, \registers|registers~981 , registers|registers~981, Project2, 1
instance = comp, \registers|registers~465 , registers|registers~465, Project2, 1
instance = comp, \registers|registers~209 , registers|registers~209, Project2, 1
instance = comp, \registers|registers~982 , registers|registers~982, Project2, 1
instance = comp, \registers|registers~401 , registers|registers~401, Project2, 1
instance = comp, \registers|registers~145 , registers|registers~145, Project2, 1
instance = comp, \registers|registers~986 , registers|registers~986, Project2, 1
instance = comp, \registers|registers~987 , registers|registers~987, Project2, 1
instance = comp, \registers|registers~990 , registers|registers~990, Project2, 1
instance = comp, \nextPC[18]~32 , nextPC[18]~32, Project2, 1
instance = comp, \argMux|out[18]~51 , argMux|out[18]~51, Project2, 1
instance = comp, \alu|Mux13~2 , alu|Mux13~2, Project2, 1
instance = comp, \alu|Mux13~5 , alu|Mux13~5, Project2, 1
instance = comp, \regInMux|out[18]~59 , regInMux|out[18]~59, Project2, 1
instance = comp, \regInMux|out[18]~60 , regInMux|out[18]~60, Project2, 1
instance = comp, \registers|registers~306 , registers|registers~306, Project2, 1
instance = comp, \registers|registers~370 , registers|registers~370, Project2, 1
instance = comp, \registers|registers~964 , registers|registers~964, Project2, 1
instance = comp, \registers|registers~82 , registers|registers~82, Project2, 1
instance = comp, \registers|registers~18 , registers|registers~18, Project2, 1
instance = comp, \registers|registers~965 , registers|registers~965, Project2, 1
instance = comp, \registers|registers~114 , registers|registers~114, Project2, 1
instance = comp, \registers|registers~966 , registers|registers~966, Project2, 1
instance = comp, \registers|registers~967 , registers|registers~967, Project2, 1
instance = comp, \registers|registers~402 , registers|registers~402, Project2, 1
instance = comp, \registers|registers~434 , registers|registers~434, Project2, 1
instance = comp, \registers|registers~968 , registers|registers~968, Project2, 1
instance = comp, \registers|registers~498 , registers|registers~498, Project2, 1
instance = comp, \registers|registers~969 , registers|registers~969, Project2, 1
instance = comp, \registers|registers~970 , registers|registers~970, Project2, 1
instance = comp, \regInMux|out[17]~62 , regInMux|out[17]~62, Project2, 1
instance = comp, \registers|registers~433 , registers|registers~433, Project2, 1
instance = comp, \registers|registers~978 , registers|registers~978, Project2, 1
instance = comp, \registers|registers~497 , registers|registers~497, Project2, 1
instance = comp, \registers|registers~979 , registers|registers~979, Project2, 1
instance = comp, \registers|registers~241 , registers|registers~241, Project2, 1
instance = comp, \registers|registers~972 , registers|registers~972, Project2, 1
instance = comp, \registers|registers~980 , registers|registers~980, Project2, 1
instance = comp, \alu|Mux14~2 , alu|Mux14~2, Project2, 1
instance = comp, \alu|Mux14~5 , alu|Mux14~5, Project2, 1
instance = comp, \Add1~42 , Add1~42, Project2, 1
instance = comp, \Add1~43 , Add1~43, Project2, 1
instance = comp, \pc|dataOut[17] , pc|dataOut[17], Project2, 1
instance = comp, \nextPC[19]~34 , nextPC[19]~34, Project2, 1
instance = comp, \regInMux|out[19]~57 , regInMux|out[19]~57, Project2, 1
instance = comp, \registers|registers~467 , registers|registers~467, Project2, 1
instance = comp, \registers|registers~339 , registers|registers~339, Project2, 1
instance = comp, \registers|registers~211 , registers|registers~211, Project2, 1
instance = comp, \registers|registers~83 , registers|registers~83, Project2, 1
instance = comp, \registers|registers~943 , registers|registers~943, Project2, 1
instance = comp, \registers|registers~944 , registers|registers~944, Project2, 1
instance = comp, \registers|registers~947 , registers|registers~947, Project2, 1
instance = comp, \registers|registers~499 , registers|registers~499, Project2, 1
instance = comp, \registers|registers~949 , registers|registers~949, Project2, 1
instance = comp, \registers|registers~950 , registers|registers~950, Project2, 1
instance = comp, \regInMux|out[19]~58 , regInMux|out[19]~58, Project2, 1
instance = comp, \registers|registers~243 , registers|registers~243, Project2, 1
instance = comp, \registers|registers~179 , registers|registers~179, Project2, 1
instance = comp, \registers|registers~147 , registers|registers~147, Project2, 1
instance = comp, \registers|registers~933 , registers|registers~933, Project2, 1
instance = comp, \registers|registers~934 , registers|registers~934, Project2, 1
instance = comp, \registers|registers~51 , registers|registers~51, Project2, 1
instance = comp, \registers|registers~19 , registers|registers~19, Project2, 1
instance = comp, \registers|registers~935 , registers|registers~935, Project2, 1
instance = comp, \registers|registers~115 , registers|registers~115, Project2, 1
instance = comp, \registers|registers~936 , registers|registers~936, Project2, 1
instance = comp, \registers|registers~937 , registers|registers~937, Project2, 1
instance = comp, \registers|registers~435 , registers|registers~435, Project2, 1
instance = comp, \registers|registers~939 , registers|registers~939, Project2, 1
instance = comp, \registers|registers~940 , registers|registers~940, Project2, 1
instance = comp, \alu|Mux12~2 , alu|Mux12~2, Project2, 1
instance = comp, \argMux|out[19]~50 , argMux|out[19]~50, Project2, 1
instance = comp, \alu|Mux12~4 , alu|Mux12~4, Project2, 1
instance = comp, \alu|Mux12~5 , alu|Mux12~5, Project2, 1
instance = comp, \Add1~38 , Add1~38, Project2, 1
instance = comp, \Add1~39 , Add1~39, Project2, 1
instance = comp, \pc|dataOut[19] , pc|dataOut[19], Project2, 1
instance = comp, \nextPC[20]~36 , nextPC[20]~36, Project2, 1
instance = comp, \nextBranch[21]~38 , nextBranch[21]~38, Project2, 1
instance = comp, \nextBranch[22]~40 , nextBranch[22]~40, Project2, 1
instance = comp, \Add1~33 , Add1~33, Project2, 1
instance = comp, \pc|dataOut[22] , pc|dataOut[22], Project2, 1
instance = comp, \nextPC[21]~38 , nextPC[21]~38, Project2, 1
instance = comp, \argMux|out[21]~48 , argMux|out[21]~48, Project2, 1
instance = comp, \registers|registers~405 , registers|registers~405, Project2, 1
instance = comp, \registers|registers~149 , registers|registers~149, Project2, 1
instance = comp, \registers|registers~21 , registers|registers~21, Project2, 1
instance = comp, \registers|registers~905 , registers|registers~905, Project2, 1
instance = comp, \registers|registers~906 , registers|registers~906, Project2, 1
instance = comp, \registers|registers~907 , registers|registers~907, Project2, 1
instance = comp, \registers|registers~469 , registers|registers~469, Project2, 1
instance = comp, \registers|registers~902 , registers|registers~902, Project2, 1
instance = comp, \registers|registers~910 , registers|registers~910, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a21 , dataMem|data_rtl_0|auto_generated|ram_block1a21, Project2, 1
instance = comp, \argMux|out[22]~47 , argMux|out[22]~47, Project2, 1
instance = comp, \alu|Add0~177 , alu|Add0~177, Project2, 1
instance = comp, \alu|Add0~181 , alu|Add0~181, Project2, 1
instance = comp, \alu|Add0~182 , alu|Add0~182, Project2, 1
instance = comp, \argMux|out[16]~41 , argMux|out[16]~41, Project2, 1
instance = comp, \argMux|out[15]~13 , argMux|out[15]~13, Project2, 1
instance = comp, \argMux|out[16]~42 , argMux|out[16]~42, Project2, 1
instance = comp, \alu|Add0~175 , alu|Add0~175, Project2, 1
instance = comp, \regInMux|out[15]~12 , regInMux|out[15]~12, Project2, 1
instance = comp, \regInMux|out[15]~13 , regInMux|out[15]~13, Project2, 1
instance = comp, \registers|registers~431 , registers|registers~431, Project2, 1
instance = comp, \registers|registers~495 , registers|registers~495, Project2, 1
instance = comp, \registers|registers~580 , registers|registers~580, Project2, 1
instance = comp, \registers|registers~335 , registers|registers~335, Project2, 1
instance = comp, \registers|registers~271 , registers|registers~271, Project2, 1
instance = comp, \registers|registers~303 , registers|registers~303, Project2, 1
instance = comp, \registers|registers~572 , registers|registers~572, Project2, 1
instance = comp, \registers|registers~573 , registers|registers~573, Project2, 1
instance = comp, \registers|registers~581 , registers|registers~581, Project2, 1
instance = comp, \alu|Add0~144 , alu|Add0~144, Project2, 1
instance = comp, \alu|Mux9~7 , alu|Mux9~7, Project2, 1
instance = comp, \alu|Mux9~8 , alu|Mux9~8, Project2, 1
instance = comp, \alu|Mux9~9 , alu|Mux9~9, Project2, 1
instance = comp, \regInMux|out[22]~51 , regInMux|out[22]~51, Project2, 1
instance = comp, \regInMux|out[22]~52 , regInMux|out[22]~52, Project2, 1
instance = comp, \registers|registers~374 , registers|registers~374, Project2, 1
instance = comp, \registers|registers~310 , registers|registers~310, Project2, 1
instance = comp, \registers|registers~884 , registers|registers~884, Project2, 1
instance = comp, \registers|registers~887 , registers|registers~887, Project2, 1
instance = comp, \registers|registers~438 , registers|registers~438, Project2, 1
instance = comp, \registers|registers~406 , registers|registers~406, Project2, 1
instance = comp, \registers|registers~888 , registers|registers~888, Project2, 1
instance = comp, \registers|registers~502 , registers|registers~502, Project2, 1
instance = comp, \registers|registers~470feeder , registers|registers~470feeder, Project2, 1
instance = comp, \registers|registers~470 , registers|registers~470, Project2, 1
instance = comp, \registers|registers~889 , registers|registers~889, Project2, 1
instance = comp, \registers|registers~890 , registers|registers~890, Project2, 1
instance = comp, \regInMux|out[21]~53 , regInMux|out[21]~53, Project2, 1
instance = comp, \regInMux|out[21]~54 , regInMux|out[21]~54, Project2, 1
instance = comp, \registers|registers~213 , registers|registers~213, Project2, 1
instance = comp, \registers|registers~245 , registers|registers~245, Project2, 1
instance = comp, \registers|registers~892 , registers|registers~892, Project2, 1
instance = comp, \registers|registers~437 , registers|registers~437, Project2, 1
instance = comp, \registers|registers~898 , registers|registers~898, Project2, 1
instance = comp, \registers|registers~899 , registers|registers~899, Project2, 1
instance = comp, \registers|registers~85 , registers|registers~85, Project2, 1
instance = comp, \registers|registers~895 , registers|registers~895, Project2, 1
instance = comp, \registers|registers~117 , registers|registers~117, Project2, 1
instance = comp, \registers|registers~896 , registers|registers~896, Project2, 1
instance = comp, \registers|registers~897 , registers|registers~897, Project2, 1
instance = comp, \registers|registers~900 , registers|registers~900, Project2, 1
instance = comp, \alu|Mux10~2 , alu|Mux10~2, Project2, 1
instance = comp, \alu|Mux10~5 , alu|Mux10~5, Project2, 1
instance = comp, \Add1~34 , Add1~34, Project2, 1
instance = comp, \Add1~35 , Add1~35, Project2, 1
instance = comp, \pc|dataOut[21] , pc|dataOut[21], Project2, 1
instance = comp, \nextPC[22]~40 , nextPC[22]~40, Project2, 1
instance = comp, \nextBranch[24]~44 , nextBranch[24]~44, Project2, 1
instance = comp, \Add1~45 , Add1~45, Project2, 1
instance = comp, \pc|dataOut[24] , pc|dataOut[24], Project2, 1
instance = comp, \nextPC[24]~44 , nextPC[24]~44, Project2, 1
instance = comp, \nextBranch[25]~46 , nextBranch[25]~46, Project2, 1
instance = comp, \nextBranch[26]~48 , nextBranch[26]~48, Project2, 1
instance = comp, \nextBranch[27]~50 , nextBranch[27]~50, Project2, 1
instance = comp, \Add1~51 , Add1~51, Project2, 1
instance = comp, \pc|dataOut[27] , pc|dataOut[27], Project2, 1
instance = comp, \Add1~49 , Add1~49, Project2, 1
instance = comp, \pc|dataOut[26] , pc|dataOut[26], Project2, 1
instance = comp, \registers|registers~184 , registers|registers~184, Project2, 1
instance = comp, \registers|registers~56 , registers|registers~56, Project2, 1
instance = comp, \registers|registers~993 , registers|registers~993, Project2, 1
instance = comp, \registers|registers~440 , registers|registers~440, Project2, 1
instance = comp, \registers|registers~994 , registers|registers~994, Project2, 1
instance = comp, \registers|registers~997 , registers|registers~997, Project2, 1
instance = comp, \registers|registers~216 , registers|registers~216, Project2, 1
instance = comp, \registers|registers~472 , registers|registers~472, Project2, 1
instance = comp, \registers|registers~992 , registers|registers~992, Project2, 1
instance = comp, \registers|registers~1000 , registers|registers~1000, Project2, 1
instance = comp, \argMux|out[8]~30 , argMux|out[8]~30, Project2, 1
instance = comp, \regInMux|out[8]~29 , regInMux|out[8]~29, Project2, 1
instance = comp, \SW[8]~I , SW[8], Project2, 1
instance = comp, \regInMux|out[8]~30 , regInMux|out[8]~30, Project2, 1
instance = comp, \regInMux|out[8]~31 , regInMux|out[8]~31, Project2, 1
instance = comp, \registers|registers~328 , registers|registers~328, Project2, 1
instance = comp, \registers|registers~360 , registers|registers~360, Project2, 1
instance = comp, \registers|registers~723 , registers|registers~723, Project2, 1
instance = comp, \registers|registers~8 , registers|registers~8, Project2, 1
instance = comp, \registers|registers~40 , registers|registers~40, Project2, 1
instance = comp, \registers|registers~726 , registers|registers~726, Project2, 1
instance = comp, \registers|registers~104 , registers|registers~104, Project2, 1
instance = comp, \registers|registers~727 , registers|registers~727, Project2, 1
instance = comp, \registers|registers~728 , registers|registers~728, Project2, 1
instance = comp, \registers|registers~731 , registers|registers~731, Project2, 1
instance = comp, \argMux|out[8]~43 , argMux|out[8]~43, Project2, 1
instance = comp, \alu|Mux7~1 , alu|Mux7~1, Project2, 1
instance = comp, \argMux|out[24]~53 , argMux|out[24]~53, Project2, 1
instance = comp, \alu|Add0~183 , alu|Add0~183, Project2, 1
instance = comp, \alu|Add0~176 , alu|Add0~176, Project2, 1
instance = comp, \alu|Add0~149 , alu|Add0~149, Project2, 1
instance = comp, \alu|Mux7~2 , alu|Mux7~2, Project2, 1
instance = comp, \alu|Mux7~3 , alu|Mux7~3, Project2, 1
instance = comp, \alu|Mux7~4 , alu|Mux7~4, Project2, 1
instance = comp, \regInMux|out[24]~63 , regInMux|out[24]~63, Project2, 1
instance = comp, \regInMux|out[24]~64 , regInMux|out[24]~64, Project2, 1
instance = comp, \registers|registers~344 , registers|registers~344, Project2, 1
instance = comp, \registers|registers~376 , registers|registers~376, Project2, 1
instance = comp, \registers|registers~1002 , registers|registers~1002, Project2, 1
instance = comp, \registers|registers~24 , registers|registers~24, Project2, 1
instance = comp, \registers|registers~1005 , registers|registers~1005, Project2, 1
instance = comp, \registers|registers~88 , registers|registers~88, Project2, 1
instance = comp, \registers|registers~120 , registers|registers~120, Project2, 1
instance = comp, \registers|registers~1006 , registers|registers~1006, Project2, 1
instance = comp, \registers|registers~1007 , registers|registers~1007, Project2, 1
instance = comp, \registers|registers~1010 , registers|registers~1010, Project2, 1
instance = comp, \registers|registers~505 , registers|registers~505, Project2, 1
instance = comp, \registers|registers~121 , registers|registers~121, Project2, 1
instance = comp, \registers|registers~249 , registers|registers~249, Project2, 1
instance = comp, \registers|registers~1048 , registers|registers~1048, Project2, 1
instance = comp, \registers|registers~1049 , registers|registers~1049, Project2, 1
instance = comp, \registers|registers~153 , registers|registers~153, Project2, 1
instance = comp, \registers|registers~409 , registers|registers~409, Project2, 1
instance = comp, \registers|registers~1046 , registers|registers~1046, Project2, 1
instance = comp, \registers|registers~1047 , registers|registers~1047, Project2, 1
instance = comp, \registers|registers~1050 , registers|registers~1050, Project2, 1
instance = comp, \regInMux|out[25]~66 , regInMux|out[25]~66, Project2, 1
instance = comp, \registers|registers~25 , registers|registers~25, Project2, 1
instance = comp, \registers|registers~89 , registers|registers~89, Project2, 1
instance = comp, \registers|registers~1015 , registers|registers~1015, Project2, 1
instance = comp, \registers|registers~57 , registers|registers~57, Project2, 1
instance = comp, \registers|registers~1016 , registers|registers~1016, Project2, 1
instance = comp, \registers|registers~1017 , registers|registers~1017, Project2, 1
instance = comp, \registers|registers~441 , registers|registers~441, Project2, 1
instance = comp, \registers|registers~1018 , registers|registers~1018, Project2, 1
instance = comp, \registers|registers~473 , registers|registers~473, Project2, 1
instance = comp, \registers|registers~1019 , registers|registers~1019, Project2, 1
instance = comp, \registers|registers~1020 , registers|registers~1020, Project2, 1
instance = comp, \alu|Mux6~0 , alu|Mux6~0, Project2, 1
instance = comp, \argMux|out[25]~55 , argMux|out[25]~55, Project2, 1
instance = comp, \alu|Mux6~3 , alu|Mux6~3, Project2, 1
instance = comp, \alu|Mux6~4 , alu|Mux6~4, Project2, 1
instance = comp, \Add1~46 , Add1~46, Project2, 1
instance = comp, \Add1~47 , Add1~47, Project2, 1
instance = comp, \pc|dataOut[25] , pc|dataOut[25], Project2, 1
instance = comp, \nextPC[27]~50 , nextPC[27]~50, Project2, 1
instance = comp, \Add1~55 , Add1~55, Project2, 1
instance = comp, \pc|dataOut[29] , pc|dataOut[29], Project2, 1
instance = comp, \nextPC[28]~52 , nextPC[28]~52, Project2, 1
instance = comp, \regInMux|out[28]~71 , regInMux|out[28]~71, Project2, 1
instance = comp, \registers|registers~92 , registers|registers~92, Project2, 1
instance = comp, \registers|registers~124 , registers|registers~124, Project2, 1
instance = comp, \registers|registers~1076 , registers|registers~1076, Project2, 1
instance = comp, \registers|registers~252 , registers|registers~252, Project2, 1
instance = comp, \registers|registers~156 , registers|registers~156, Project2, 1
instance = comp, \registers|registers~1073 , registers|registers~1073, Project2, 1
instance = comp, \registers|registers~1074 , registers|registers~1074, Project2, 1
instance = comp, \registers|registers~1077 , registers|registers~1077, Project2, 1
instance = comp, \registers|registers~508 , registers|registers~508, Project2, 1
instance = comp, \registers|registers~444 , registers|registers~444, Project2, 1
instance = comp, \registers|registers~1079 , registers|registers~1079, Project2, 1
instance = comp, \registers|registers~1080 , registers|registers~1080, Project2, 1
instance = comp, \argMux|out[29]~59 , argMux|out[29]~59, Project2, 1
instance = comp, \alu|Mux2~0 , alu|Mux2~0, Project2, 1
instance = comp, \registers|registers~29 , registers|registers~29, Project2, 1
instance = comp, \registers|registers~93 , registers|registers~93, Project2, 1
instance = comp, \registers|registers~1095 , registers|registers~1095, Project2, 1
instance = comp, \registers|registers~61 , registers|registers~61, Project2, 1
instance = comp, \registers|registers~1096 , registers|registers~1096, Project2, 1
instance = comp, \registers|registers~1097 , registers|registers~1097, Project2, 1
instance = comp, \registers|registers~253feeder , registers|registers~253feeder, Project2, 1
instance = comp, \registers|registers~253 , registers|registers~253, Project2, 1
instance = comp, \registers|registers~221 , registers|registers~221, Project2, 1
instance = comp, \registers|registers~189 , registers|registers~189, Project2, 1
instance = comp, \registers|registers~157 , registers|registers~157, Project2, 1
instance = comp, \registers|registers~1091 , registers|registers~1091, Project2, 1
instance = comp, \registers|registers~1092 , registers|registers~1092, Project2, 1
instance = comp, \registers|registers~1100 , registers|registers~1100, Project2, 1
instance = comp, \alu|Mux2~3 , alu|Mux2~3, Project2, 1
instance = comp, \alu|Mux2~4 , alu|Mux2~4, Project2, 1
instance = comp, \regInMux|out[29]~73 , regInMux|out[29]~73, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a28 , dataMem|data_rtl_0|auto_generated|ram_block1a28, Project2, 1
instance = comp, \regInMux|out[29]~74 , regInMux|out[29]~74, Project2, 1
instance = comp, \registers|registers~445 , registers|registers~445, Project2, 1
instance = comp, \registers|registers~317 , registers|registers~317, Project2, 1
instance = comp, \registers|registers~1124 , registers|registers~1124, Project2, 1
instance = comp, \registers|registers~1127 , registers|registers~1127, Project2, 1
instance = comp, \registers|registers~509 , registers|registers~509, Project2, 1
instance = comp, \registers|registers~381 , registers|registers~381, Project2, 1
instance = comp, \registers|registers~125 , registers|registers~125, Project2, 1
instance = comp, \registers|registers~1128 , registers|registers~1128, Project2, 1
instance = comp, \registers|registers~1129 , registers|registers~1129, Project2, 1
instance = comp, \registers|registers~1130 , registers|registers~1130, Project2, 1
instance = comp, \regInMux|out[28]~72 , regInMux|out[28]~72, Project2, 1
instance = comp, \registers|registers~412 , registers|registers~412, Project2, 1
instance = comp, \registers|registers~28 , registers|registers~28, Project2, 1
instance = comp, \registers|registers~284 , registers|registers~284, Project2, 1
instance = comp, \registers|registers~1065 , registers|registers~1065, Project2, 1
instance = comp, \registers|registers~1066 , registers|registers~1066, Project2, 1
instance = comp, \registers|registers~316 , registers|registers~316, Project2, 1
instance = comp, \registers|registers~1064 , registers|registers~1064, Project2, 1
instance = comp, \registers|registers~1067 , registers|registers~1067, Project2, 1
instance = comp, \registers|registers~476feeder , registers|registers~476feeder, Project2, 1
instance = comp, \registers|registers~476 , registers|registers~476, Project2, 1
instance = comp, \registers|registers~220 , registers|registers~220, Project2, 1
instance = comp, \registers|registers~348 , registers|registers~348, Project2, 1
instance = comp, \registers|registers~1061 , registers|registers~1061, Project2, 1
instance = comp, \registers|registers~1062 , registers|registers~1062, Project2, 1
instance = comp, \registers|registers~380 , registers|registers~380, Project2, 1
instance = comp, \registers|registers~1069 , registers|registers~1069, Project2, 1
instance = comp, \registers|registers~1070 , registers|registers~1070, Project2, 1
instance = comp, \argMux|out[28]~56 , argMux|out[28]~56, Project2, 1
instance = comp, \alu|Mux3~0 , alu|Mux3~0, Project2, 1
instance = comp, \alu|Mux3~3 , alu|Mux3~3, Project2, 1
instance = comp, \alu|Mux3~4 , alu|Mux3~4, Project2, 1
instance = comp, \Add1~52 , Add1~52, Project2, 1
instance = comp, \Add1~53 , Add1~53, Project2, 1
instance = comp, \pc|dataOut[28] , pc|dataOut[28], Project2, 1
instance = comp, \regInMux|out[30]~75 , regInMux|out[30]~75, Project2, 1
instance = comp, \registers|registers~286 , registers|registers~286, Project2, 1
instance = comp, \registers|registers~1113 , registers|registers~1113, Project2, 1
instance = comp, \registers|registers~382 , registers|registers~382, Project2, 1
instance = comp, \registers|registers~1114 , registers|registers~1114, Project2, 1
instance = comp, \registers|registers~126 , registers|registers~126, Project2, 1
instance = comp, \registers|registers~62 , registers|registers~62, Project2, 1
instance = comp, \registers|registers~1116 , registers|registers~1116, Project2, 1
instance = comp, \registers|registers~1117 , registers|registers~1117, Project2, 1
instance = comp, \registers|registers~222 , registers|registers~222, Project2, 1
instance = comp, \registers|registers~158 , registers|registers~158, Project2, 1
instance = comp, \registers|registers~190 , registers|registers~190, Project2, 1
instance = comp, \registers|registers~1111 , registers|registers~1111, Project2, 1
instance = comp, \registers|registers~1112 , registers|registers~1112, Project2, 1
instance = comp, \registers|registers~1120 , registers|registers~1120, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a30 , dataMem|data_rtl_0|auto_generated|ram_block1a30, Project2, 1
instance = comp, \registers|registers~351 , registers|registers~351, Project2, 1
instance = comp, \registers|registers~1131 , registers|registers~1131, Project2, 1
instance = comp, \registers|registers~223 , registers|registers~223, Project2, 1
instance = comp, \registers|registers~1132 , registers|registers~1132, Project2, 1
instance = comp, \registers|registers~191 , registers|registers~191, Project2, 1
instance = comp, \registers|registers~1133 , registers|registers~1133, Project2, 1
instance = comp, \registers|registers~319 , registers|registers~319, Project2, 1
instance = comp, \registers|registers~1134 , registers|registers~1134, Project2, 1
instance = comp, \registers|registers~1137 , registers|registers~1137, Project2, 1
instance = comp, \registers|registers~1140 , registers|registers~1140, Project2, 1
instance = comp, \alu|Mux0~0 , alu|Mux0~0, Project2, 1
instance = comp, \alu|Add0~148 , alu|Add0~148, Project2, 1
instance = comp, \alu|Add0~163 , alu|Add0~163, Project2, 1
instance = comp, \argMux|out[31]~62 , argMux|out[31]~62, Project2, 1
instance = comp, \alu|Add0~190 , alu|Add0~190, Project2, 1
instance = comp, \argMux|out[30]~58 , argMux|out[30]~58, Project2, 1
instance = comp, \alu|Add0~189 , alu|Add0~189, Project2, 1
instance = comp, \alu|Add0~188 , alu|Add0~188, Project2, 1
instance = comp, \alu|Add0~187 , alu|Add0~187, Project2, 1
instance = comp, \argMux|out[27]~57 , argMux|out[27]~57, Project2, 1
instance = comp, \alu|Add0~186 , alu|Add0~186, Project2, 1
instance = comp, \alu|Add0~185 , alu|Add0~185, Project2, 1
instance = comp, \alu|Add0~184 , alu|Add0~184, Project2, 1
instance = comp, \alu|Add0~164 , alu|Add0~164, Project2, 1
instance = comp, \argMux|out[15]~14 , argMux|out[15]~14, Project2, 1
instance = comp, \registers|registers~175 , registers|registers~175, Project2, 1
instance = comp, \registers|registers~583 , registers|registers~583, Project2, 1
instance = comp, \registers|registers~239 , registers|registers~239, Project2, 1
instance = comp, \registers|registers~590 , registers|registers~590, Project2, 1
instance = comp, \registers|registers~591 , registers|registers~591, Project2, 1
instance = comp, \argMux|out[15]~15 , argMux|out[15]~15, Project2, 1
instance = comp, \alu|Mux0~1 , alu|Mux0~1, Project2, 1
instance = comp, \alu|Mux0~2 , alu|Mux0~2, Project2, 1
instance = comp, \alu|Mux0~3 , alu|Mux0~3, Project2, 1
instance = comp, \alu|Mux0~4 , alu|Mux0~4, Project2, 1
instance = comp, \regInMux|out[31]~77 , regInMux|out[31]~77, Project2, 1
instance = comp, \regInMux|out[31]~78 , regInMux|out[31]~78, Project2, 1
instance = comp, \registers|registers~95 , registers|registers~95, Project2, 1
instance = comp, \registers|registers~1143 , registers|registers~1143, Project2, 1
instance = comp, \registers|registers~479 , registers|registers~479, Project2, 1
instance = comp, \registers|registers~1144 , registers|registers~1144, Project2, 1
instance = comp, \registers|registers~287 , registers|registers~287, Project2, 1
instance = comp, \registers|registers~415 , registers|registers~415, Project2, 1
instance = comp, \registers|registers~31 , registers|registers~31, Project2, 1
instance = comp, \registers|registers~159 , registers|registers~159, Project2, 1
instance = comp, \registers|registers~1145 , registers|registers~1145, Project2, 1
instance = comp, \registers|registers~1146 , registers|registers~1146, Project2, 1
instance = comp, \registers|registers~1147 , registers|registers~1147, Project2, 1
instance = comp, \registers|registers~447 , registers|registers~447, Project2, 1
instance = comp, \registers|registers~63 , registers|registers~63, Project2, 1
instance = comp, \registers|registers~1141 , registers|registers~1141, Project2, 1
instance = comp, \registers|registers~1142 , registers|registers~1142, Project2, 1
instance = comp, \registers|registers~1150 , registers|registers~1150, Project2, 1
instance = comp, \regInMux|out[30]~76 , regInMux|out[30]~76, Project2, 1
instance = comp, \registers|registers~318 , registers|registers~318, Project2, 1
instance = comp, \registers|registers~1101 , registers|registers~1101, Project2, 1
instance = comp, \registers|registers~446 , registers|registers~446, Project2, 1
instance = comp, \registers|registers~1102 , registers|registers~1102, Project2, 1
instance = comp, \registers|registers~478 , registers|registers~478, Project2, 1
instance = comp, \registers|registers~350 , registers|registers~350, Project2, 1
instance = comp, \registers|registers~94 , registers|registers~94, Project2, 1
instance = comp, \registers|registers~1103 , registers|registers~1103, Project2, 1
instance = comp, \registers|registers~1104 , registers|registers~1104, Project2, 1
instance = comp, \registers|registers~1107 , registers|registers~1107, Project2, 1
instance = comp, \registers|registers~1110 , registers|registers~1110, Project2, 1
instance = comp, \alu|Mux1~0 , alu|Mux1~0, Project2, 1
instance = comp, \alu|Mux1~3 , alu|Mux1~3, Project2, 1
instance = comp, \alu|Mux1~4 , alu|Mux1~4, Project2, 1
instance = comp, \Equal0~7 , Equal0~7, Project2, 1
instance = comp, \Equal0~1 , Equal0~1, Project2, 1
instance = comp, \alu|Mux15~4 , alu|Mux15~4, Project2, 1
instance = comp, \alu|Mux15~5 , alu|Mux15~5, Project2, 1
instance = comp, \Equal0~2 , Equal0~2, Project2, 1
instance = comp, \Equal0~3 , Equal0~3, Project2, 1
instance = comp, \Equal0~5 , Equal0~5, Project2, 1
instance = comp, \Equal0~6 , Equal0~6, Project2, 1
instance = comp, \Equal0~10 , Equal0~10, Project2, 1
instance = comp, \regInMux|out[5]~27 , regInMux|out[5]~27, Project2, 1
instance = comp, \regInMux|out[4]~43 , regInMux|out[4]~43, Project2, 1
instance = comp, \registers|registers~260 , registers|registers~260, Project2, 1
instance = comp, \registers|registers~292 , registers|registers~292, Project2, 1
instance = comp, \registers|registers~801 , registers|registers~801, Project2, 1
instance = comp, \registers|registers~356 , registers|registers~356, Project2, 1
instance = comp, \registers|registers~802 , registers|registers~802, Project2, 1
instance = comp, \registers|registers~420 , registers|registers~420, Project2, 1
instance = comp, \registers|registers~484 , registers|registers~484, Project2, 1
instance = comp, \registers|registers~809 , registers|registers~809, Project2, 1
instance = comp, \registers|registers~810 , registers|registers~810, Project2, 1
instance = comp, \argMux|out[4]~61 , argMux|out[4]~61, Project2, 1
instance = comp, \alu|Mux27~0 , alu|Mux27~0, Project2, 1
instance = comp, \alu|Mux27~3 , alu|Mux27~3, Project2, 1
instance = comp, \Equal1~0 , Equal1~0, Project2, 1
instance = comp, \regInMux|out[31]~11 , regInMux|out[31]~11, Project2, 1
instance = comp, \regInMux|out[20]~55 , regInMux|out[20]~55, Project2, 1
instance = comp, \regInMux|out[20]~56 , regInMux|out[20]~56, Project2, 1
instance = comp, \registers|registers~404 , registers|registers~404, Project2, 1
instance = comp, \registers|registers~148 , registers|registers~148, Project2, 1
instance = comp, \registers|registers~916 , registers|registers~916, Project2, 1
instance = comp, \registers|registers~917 , registers|registers~917, Project2, 1
instance = comp, \registers|registers~911 , registers|registers~911, Project2, 1
instance = comp, \registers|registers~912 , registers|registers~912, Project2, 1
instance = comp, \registers|registers~920 , registers|registers~920, Project2, 1
instance = comp, \registers|registers~246 , registers|registers~246, Project2, 1
instance = comp, \registers|registers~879 , registers|registers~879, Project2, 1
instance = comp, \registers|registers~54 , registers|registers~54, Project2, 1
instance = comp, \registers|registers~871 , registers|registers~871, Project2, 1
instance = comp, \registers|registers~182 , registers|registers~182, Project2, 1
instance = comp, \registers|registers~872 , registers|registers~872, Project2, 1
instance = comp, \registers|registers~150 , registers|registers~150, Project2, 1
instance = comp, \registers|registers~22 , registers|registers~22, Project2, 1
instance = comp, \registers|registers~875 , registers|registers~875, Project2, 1
instance = comp, \registers|registers~876 , registers|registers~876, Project2, 1
instance = comp, \registers|registers~877 , registers|registers~877, Project2, 1
instance = comp, \registers|registers~880 , registers|registers~880, Project2, 1
instance = comp, \alu|Equal1~6 , alu|Equal1~6, Project2, 1
instance = comp, \alu|Equal1~7 , alu|Equal1~7, Project2, 1
instance = comp, \alu|Equal1~8 , alu|Equal1~8, Project2, 1
instance = comp, \registers|registers~388 , registers|registers~388, Project2, 1
instance = comp, \registers|registers~132 , registers|registers~132, Project2, 1
instance = comp, \registers|registers~4 , registers|registers~4, Project2, 1
instance = comp, \registers|registers~795 , registers|registers~795, Project2, 1
instance = comp, \registers|registers~796 , registers|registers~796, Project2, 1
instance = comp, \registers|registers~36 , registers|registers~36, Project2, 1
instance = comp, \registers|registers~164feeder , registers|registers~164feeder, Project2, 1
instance = comp, \registers|registers~164 , registers|registers~164, Project2, 1
instance = comp, \registers|registers~793 , registers|registers~793, Project2, 1
instance = comp, \registers|registers~794 , registers|registers~794, Project2, 1
instance = comp, \registers|registers~797 , registers|registers~797, Project2, 1
instance = comp, \registers|registers~452 , registers|registers~452, Project2, 1
instance = comp, \registers|registers~68 , registers|registers~68, Project2, 1
instance = comp, \registers|registers~324feeder , registers|registers~324feeder, Project2, 1
instance = comp, \registers|registers~324 , registers|registers~324, Project2, 1
instance = comp, \registers|registers~791 , registers|registers~791, Project2, 1
instance = comp, \registers|registers~792 , registers|registers~792, Project2, 1
instance = comp, \registers|registers~800 , registers|registers~800, Project2, 1
instance = comp, \alu|Equal1~1 , alu|Equal1~1, Project2, 1
instance = comp, \registers|registers~66 , registers|registers~66, Project2, 1
instance = comp, \registers|registers~98 , registers|registers~98, Project2, 1
instance = comp, \registers|registers~537 , registers|registers~537, Project2, 1
instance = comp, \registers|registers~538 , registers|registers~538, Project2, 1
instance = comp, \registers|registers~354 , registers|registers~354, Project2, 1
instance = comp, \registers|registers~532 , registers|registers~532, Project2, 1
instance = comp, \registers|registers~533 , registers|registers~533, Project2, 1
instance = comp, \registers|registers~541 , registers|registers~541, Project2, 1
instance = comp, \alu|Equal1~0 , alu|Equal1~0, Project2, 1
instance = comp, \alu|Equal1~2 , alu|Equal1~2, Project2, 1
instance = comp, \alu|Equal1~4 , alu|Equal1~4, Project2, 1
instance = comp, \alu|Equal1~9 , alu|Equal1~9, Project2, 1
instance = comp, \alu|Mux31~3 , alu|Mux31~3, Project2, 1
instance = comp, \registers|registers~242 , registers|registers~242, Project2, 1
instance = comp, \registers|registers~959 , registers|registers~959, Project2, 1
instance = comp, \registers|registers~50 , registers|registers~50, Project2, 1
instance = comp, \registers|registers~951 , registers|registers~951, Project2, 1
instance = comp, \registers|registers~178 , registers|registers~178, Project2, 1
instance = comp, \registers|registers~952 , registers|registers~952, Project2, 1
instance = comp, \registers|registers~960 , registers|registers~960, Project2, 1
instance = comp, \alu|Equal0~1 , alu|Equal0~1, Project2, 1
instance = comp, \alu|Equal0~2 , alu|Equal0~2, Project2, 1
instance = comp, \argMux|out[0]~65 , argMux|out[0]~65, Project2, 1
instance = comp, \alu|Equal0~0 , alu|Equal0~0, Project2, 1
instance = comp, \alu|Equal0~4 , alu|Equal0~4, Project2, 1
instance = comp, \argMux|out[23]~46 , argMux|out[23]~46, Project2, 1
instance = comp, \alu|Equal0~5 , alu|Equal0~5, Project2, 1
instance = comp, \alu|Equal0~6 , alu|Equal0~6, Project2, 1
instance = comp, \alu|Equal0~7 , alu|Equal0~7, Project2, 1
instance = comp, \alu|Equal0~9 , alu|Equal0~9, Project2, 1
instance = comp, \alu|Equal0~18 , alu|Equal0~18, Project2, 1
instance = comp, \alu|Equal0~17 , alu|Equal0~17, Project2, 1
instance = comp, \alu|Equal0~16 , alu|Equal0~16, Project2, 1
instance = comp, \alu|Equal0~19 , alu|Equal0~19, Project2, 1
instance = comp, \alu|Mux31~2 , alu|Mux31~2, Project2, 1
instance = comp, \alu|Mux31~4 , alu|Mux31~4, Project2, 1
instance = comp, \alu|Mux31~5 , alu|Mux31~5, Project2, 1
instance = comp, \alu|Mux31~6 , alu|Mux31~6, Project2, 1
instance = comp, \alu|Mux31~7 , alu|Mux31~7, Project2, 1
instance = comp, \alu|Mux31~0 , alu|Mux31~0, Project2, 1
instance = comp, \alu|Mux31~1 , alu|Mux31~1, Project2, 1
instance = comp, \alu|Mux31~11 , alu|Mux31~11, Project2, 1
instance = comp, \decoder|pcSel[0]~0 , decoder|pcSel[0]~0, Project2, 1
instance = comp, \Add1~12 , Add1~12, Project2, 1
instance = comp, \Add1~13 , Add1~13, Project2, 1
instance = comp, \pc|dataOut[2] , pc|dataOut[2], Project2, 1
instance = comp, \instMem|data~293 , instMem|data~293, Project2, 1
instance = comp, \instMem|data~296 , instMem|data~296, Project2, 1
instance = comp, \instMem|data~295 , instMem|data~295, Project2, 1
instance = comp, \instMem|data~297 , instMem|data~297, Project2, 1
instance = comp, \instMem|data~294 , instMem|data~294, Project2, 1
instance = comp, \instMem|data~299 , instMem|data~299, Project2, 1
instance = comp, \instMem|data~288 , instMem|data~288, Project2, 1
instance = comp, \instMem|data~289 , instMem|data~289, Project2, 1
instance = comp, \instMem|data~290 , instMem|data~290, Project2, 1
instance = comp, \instMem|data~291 , instMem|data~291, Project2, 1
instance = comp, \instMem|data~292 , instMem|data~292, Project2, 1
instance = comp, \instMem|data~411 , instMem|data~411, Project2, 1
instance = comp, \instMem|data~300 , instMem|data~300, Project2, 1
instance = comp, \regMux|out[5]~4 , regMux|out[5]~4, Project2, 1
instance = comp, \SW[7]~I , SW[7], Project2, 1
instance = comp, \regInMux|out[7]~32 , regInMux|out[7]~32, Project2, 1
instance = comp, \regInMux|out[7]~33 , regInMux|out[7]~33, Project2, 1
instance = comp, \regInMux|out[7]~34 , regInMux|out[7]~34, Project2, 1
instance = comp, \registers|registers~135 , registers|registers~135, Project2, 1
instance = comp, \registers|registers~199feeder , registers|registers~199feeder, Project2, 1
instance = comp, \registers|registers~199 , registers|registers~199, Project2, 1
instance = comp, \registers|registers~734 , registers|registers~734, Project2, 1
instance = comp, \registers|registers~167 , registers|registers~167, Project2, 1
instance = comp, \registers|registers~735 , registers|registers~735, Project2, 1
instance = comp, \registers|registers~39 , registers|registers~39, Project2, 1
instance = comp, \registers|registers~7 , registers|registers~7, Project2, 1
instance = comp, \registers|registers~736 , registers|registers~736, Project2, 1
instance = comp, \registers|registers~71 , registers|registers~71, Project2, 1
instance = comp, \registers|registers~103 , registers|registers~103, Project2, 1
instance = comp, \registers|registers~737 , registers|registers~737, Project2, 1
instance = comp, \registers|registers~738 , registers|registers~738, Project2, 1
instance = comp, \registers|registers~327 , registers|registers~327, Project2, 1
instance = comp, \registers|registers~359 , registers|registers~359, Project2, 1
instance = comp, \registers|registers~263 , registers|registers~263, Project2, 1
instance = comp, \registers|registers~732 , registers|registers~732, Project2, 1
instance = comp, \registers|registers~733 , registers|registers~733, Project2, 1
instance = comp, \registers|registers~391 , registers|registers~391, Project2, 1
instance = comp, \registers|registers~455 , registers|registers~455, Project2, 1
instance = comp, \registers|registers~739 , registers|registers~739, Project2, 1
instance = comp, \registers|registers~423 , registers|registers~423, Project2, 1
instance = comp, \registers|registers~487 , registers|registers~487, Project2, 1
instance = comp, \registers|registers~740 , registers|registers~740, Project2, 1
instance = comp, \registers|registers~741 , registers|registers~741, Project2, 1
instance = comp, \argMux|out[7]~31 , argMux|out[7]~31, Project2, 1
instance = comp, \argMux|out[7]~32 , argMux|out[7]~32, Project2, 1
instance = comp, \argMux|out[7]~44 , argMux|out[7]~44, Project2, 1
instance = comp, \alu|Mux24~1 , alu|Mux24~1, Project2, 1
instance = comp, \alu|Mux24~3 , alu|Mux24~3, Project2, 1
instance = comp, \alu|Mux24~0 , alu|Mux24~0, Project2, 1
instance = comp, \alu|Mux24~4 , alu|Mux24~4, Project2, 1
instance = comp, \Add1~20 , Add1~20, Project2, 1
instance = comp, \Add1~21 , Add1~21, Project2, 1
instance = comp, \pc|dataOut[7] , pc|dataOut[7], Project2, 1
instance = comp, \instMem|data~324 , instMem|data~324, Project2, 1
instance = comp, \instMem|data~325 , instMem|data~325, Project2, 1
instance = comp, \instMem|data~326 , instMem|data~326, Project2, 1
instance = comp, \instMem|data~323 , instMem|data~323, Project2, 1
instance = comp, \instMem|data~328 , instMem|data~328, Project2, 1
instance = comp, \instMem|data~432 , instMem|data~432, Project2, 1
instance = comp, \instMem|data~433 , instMem|data~433, Project2, 1
instance = comp, \instMem|data~321 , instMem|data~321, Project2, 1
instance = comp, \instMem|data~322 , instMem|data~322, Project2, 1
instance = comp, \instMem|data~329 , instMem|data~329, Project2, 1
instance = comp, \instMem|data~330 , instMem|data~330, Project2, 1
instance = comp, \regMux|out[6]~7 , regMux|out[6]~7, Project2, 1
instance = comp, \registers|registers~456 , registers|registers~456, Project2, 1
instance = comp, \registers|registers~200 , registers|registers~200, Project2, 1
instance = comp, \registers|registers~713 , registers|registers~713, Project2, 1
instance = comp, \registers|registers~232 , registers|registers~232, Project2, 1
instance = comp, \registers|registers~719 , registers|registers~719, Project2, 1
instance = comp, \registers|registers~720 , registers|registers~720, Project2, 1
instance = comp, \registers|registers~721 , registers|registers~721, Project2, 1
instance = comp, \alu|Mux23~1 , alu|Mux23~1, Project2, 1
instance = comp, \alu|Mux23~0 , alu|Mux23~0, Project2, 1
instance = comp, \alu|Mux23~4 , alu|Mux23~4, Project2, 1
instance = comp, \Add1~16 , Add1~16, Project2, 1
instance = comp, \Add1~17 , Add1~17, Project2, 1
instance = comp, \pc|dataOut[8] , pc|dataOut[8], Project2, 1
instance = comp, \instMem|data~91 , instMem|data~91, Project2, 1
instance = comp, \instMem|data~89 , instMem|data~89, Project2, 1
instance = comp, \instMem|data~90 , instMem|data~90, Project2, 1
instance = comp, \instMem|data~92 , instMem|data~92, Project2, 1
instance = comp, \instMem|data~93 , instMem|data~93, Project2, 1
instance = comp, \decoder|Decoder0~2 , decoder|Decoder0~2, Project2, 1
instance = comp, \Add1~18 , Add1~18, Project2, 1
instance = comp, \Add1~19 , Add1~19, Project2, 1
instance = comp, \pc|dataOut[9] , pc|dataOut[9], Project2, 1
instance = comp, \instMem|data~107 , instMem|data~107, Project2, 1
instance = comp, \instMem|data~398 , instMem|data~398, Project2, 1
instance = comp, \instMem|data~403 , instMem|data~403, Project2, 1
instance = comp, \instMem|data~409 , instMem|data~409, Project2, 1
instance = comp, \Add1~7 , Add1~7, Project2, 1
instance = comp, \pc|dataOut[6] , pc|dataOut[6], Project2, 1
instance = comp, \instMem|data~335 , instMem|data~335, Project2, 1
instance = comp, \instMem|data~337 , instMem|data~337, Project2, 1
instance = comp, \instMem|data~331 , instMem|data~331, Project2, 1
instance = comp, \instMem|data~332 , instMem|data~332, Project2, 1
instance = comp, \instMem|data~333 , instMem|data~333, Project2, 1
instance = comp, \instMem|data~338 , instMem|data~338, Project2, 1
instance = comp, \instMem|data~339 , instMem|data~339, Project2, 1
instance = comp, \Add1~15 , Add1~15, Project2, 1
instance = comp, \pc|dataOut[3] , pc|dataOut[3], Project2, 1
instance = comp, \instMem|data~348 , instMem|data~348, Project2, 1
instance = comp, \Add1~1 , Add1~1, Project2, 1
instance = comp, \pc|dataOut[10] , pc|dataOut[10], Project2, 1
instance = comp, \Add1~2 , Add1~2, Project2, 1
instance = comp, \Add1~3 , Add1~3, Project2, 1
instance = comp, \pc|dataOut[11] , pc|dataOut[11], Project2, 1
instance = comp, \instMem|data~58 , instMem|data~58, Project2, 1
instance = comp, \regMux|out[3]~2 , regMux|out[3]~2, Project2, 1
instance = comp, \registers|registers~512 , registers|registers~512, Project2, 1
instance = comp, \registers|registers~513 , registers|registers~513, Project2, 1
instance = comp, \registers|registers~384 , registers|registers~384, Project2, 1
instance = comp, \registers|registers~519 , registers|registers~519, Project2, 1
instance = comp, \registers|registers~520 , registers|registers~520, Project2, 1
instance = comp, \registers|registers~521 , registers|registers~521, Project2, 1
instance = comp, \ioHex|always0~0 , ioHex|always0~0, Project2, 1
instance = comp, \ioLedR|always0~0 , ioLedR|always0~0, Project2, 1
instance = comp, \ioLedR|out[0] , ioLedR|out[0], Project2, 1
instance = comp, \ioLedR|out[1]~feeder , ioLedR|out[1]~feeder, Project2, 1
instance = comp, \ioLedR|out[1] , ioLedR|out[1], Project2, 1
instance = comp, \ioLedR|out[2]~feeder , ioLedR|out[2]~feeder, Project2, 1
instance = comp, \ioLedR|out[2] , ioLedR|out[2], Project2, 1
instance = comp, \ioLedR|out[3] , ioLedR|out[3], Project2, 1
instance = comp, \ioLedR|out[4] , ioLedR|out[4], Project2, 1
instance = comp, \ioLedR|out[5]~feeder , ioLedR|out[5]~feeder, Project2, 1
instance = comp, \ioLedR|out[5] , ioLedR|out[5], Project2, 1
instance = comp, \ioLedR|out[6]~feeder , ioLedR|out[6]~feeder, Project2, 1
instance = comp, \ioLedR|out[6] , ioLedR|out[6], Project2, 1
instance = comp, \registers|registers~231 , registers|registers~231, Project2, 1
instance = comp, \registers|registers~750 , registers|registers~750, Project2, 1
instance = comp, \registers|registers~743 , registers|registers~743, Project2, 1
instance = comp, \registers|registers~751 , registers|registers~751, Project2, 1
instance = comp, \ioLedR|out[7]~feeder , ioLedR|out[7]~feeder, Project2, 1
instance = comp, \ioLedR|out[7] , ioLedR|out[7], Project2, 1
instance = comp, \ioLedR|out[8] , ioLedR|out[8], Project2, 1
instance = comp, \ioLedR|out[9]~feeder , ioLedR|out[9]~feeder, Project2, 1
instance = comp, \ioLedR|out[9] , ioLedR|out[9], Project2, 1
instance = comp, \ioLedG|always0~0 , ioLedG|always0~0, Project2, 1
instance = comp, \ioLedG|out[0] , ioLedG|out[0], Project2, 1
instance = comp, \ioLedG|out[1]~feeder , ioLedG|out[1]~feeder, Project2, 1
instance = comp, \ioLedG|out[1] , ioLedG|out[1], Project2, 1
instance = comp, \ioLedG|out[2] , ioLedG|out[2], Project2, 1
instance = comp, \ioLedG|out[3]~feeder , ioLedG|out[3]~feeder, Project2, 1
instance = comp, \ioLedG|out[3] , ioLedG|out[3], Project2, 1
instance = comp, \ioLedG|out[4]~feeder , ioLedG|out[4]~feeder, Project2, 1
instance = comp, \ioLedG|out[4] , ioLedG|out[4], Project2, 1
instance = comp, \ioLedG|out[5] , ioLedG|out[5], Project2, 1
instance = comp, \ioLedG|out[6] , ioLedG|out[6], Project2, 1
instance = comp, \ioLedG|out[7] , ioLedG|out[7], Project2, 1
instance = comp, \ioHex|always0~1 , ioHex|always0~1, Project2, 1
instance = comp, \ioHex|out[0] , ioHex|out[0], Project2, 1
instance = comp, \ioHex|out[1] , ioHex|out[1], Project2, 1
instance = comp, \ioHex|out[2] , ioHex|out[2], Project2, 1
instance = comp, \ioHex|out[3] , ioHex|out[3], Project2, 1
instance = comp, \hexConv0|dOut[0]~0 , hexConv0|dOut[0]~0, Project2, 1
instance = comp, \hexConv0|dOut[1]~1 , hexConv0|dOut[1]~1, Project2, 1
instance = comp, \hexConv0|dOut[2]~2 , hexConv0|dOut[2]~2, Project2, 1
instance = comp, \hexConv0|dOut[3]~3 , hexConv0|dOut[3]~3, Project2, 1
instance = comp, \hexConv0|dOut[4]~4 , hexConv0|dOut[4]~4, Project2, 1
instance = comp, \hexConv0|dOut[5]~5 , hexConv0|dOut[5]~5, Project2, 1
instance = comp, \hexConv0|dOut[6]~6 , hexConv0|dOut[6]~6, Project2, 1
instance = comp, \ioHex|out[7] , ioHex|out[7], Project2, 1
instance = comp, \ioHex|out[4] , ioHex|out[4], Project2, 1
instance = comp, \ioHex|out[5] , ioHex|out[5], Project2, 1
instance = comp, \ioHex|out[6] , ioHex|out[6], Project2, 1
instance = comp, \hexConv1|dOut[0]~0 , hexConv1|dOut[0]~0, Project2, 1
instance = comp, \hexConv1|dOut[1]~1 , hexConv1|dOut[1]~1, Project2, 1
instance = comp, \hexConv1|dOut[2]~2 , hexConv1|dOut[2]~2, Project2, 1
instance = comp, \hexConv1|dOut[3]~3 , hexConv1|dOut[3]~3, Project2, 1
instance = comp, \hexConv1|dOut[4]~4 , hexConv1|dOut[4]~4, Project2, 1
instance = comp, \hexConv1|dOut[5]~5 , hexConv1|dOut[5]~5, Project2, 1
instance = comp, \hexConv1|dOut[6]~6 , hexConv1|dOut[6]~6, Project2, 1
instance = comp, \ioHex|out[9] , ioHex|out[9], Project2, 1
instance = comp, \ioHex|out[11] , ioHex|out[11], Project2, 1
instance = comp, \ioHex|out[8] , ioHex|out[8], Project2, 1
instance = comp, \ioHex|out[10] , ioHex|out[10], Project2, 1
instance = comp, \hexConv2|dOut[0]~0 , hexConv2|dOut[0]~0, Project2, 1
instance = comp, \hexConv2|dOut[1]~1 , hexConv2|dOut[1]~1, Project2, 1
instance = comp, \hexConv2|dOut[2]~2 , hexConv2|dOut[2]~2, Project2, 1
instance = comp, \hexConv2|dOut[3]~3 , hexConv2|dOut[3]~3, Project2, 1
instance = comp, \hexConv2|dOut[4]~4 , hexConv2|dOut[4]~4, Project2, 1
instance = comp, \hexConv2|dOut[5]~5 , hexConv2|dOut[5]~5, Project2, 1
instance = comp, \hexConv2|dOut[6]~6 , hexConv2|dOut[6]~6, Project2, 1
instance = comp, \ioHex|out[12] , ioHex|out[12], Project2, 1
instance = comp, \ioHex|out[15] , ioHex|out[15], Project2, 1
instance = comp, \ioHex|out[14] , ioHex|out[14], Project2, 1
instance = comp, \ioHex|out[13] , ioHex|out[13], Project2, 1
instance = comp, \hexConv3|dOut[0]~0 , hexConv3|dOut[0]~0, Project2, 1
instance = comp, \hexConv3|dOut[1]~1 , hexConv3|dOut[1]~1, Project2, 1
instance = comp, \hexConv3|dOut[2]~2 , hexConv3|dOut[2]~2, Project2, 1
instance = comp, \hexConv3|dOut[3]~3 , hexConv3|dOut[3]~3, Project2, 1
instance = comp, \hexConv3|dOut[4]~4 , hexConv3|dOut[4]~4, Project2, 1
instance = comp, \hexConv3|dOut[5]~5 , hexConv3|dOut[5]~5, Project2, 1
instance = comp, \hexConv3|dOut[6]~6 , hexConv3|dOut[6]~6, Project2, 1
instance = comp, \LEDR[0]~I , LEDR[0], Project2, 1
instance = comp, \LEDR[1]~I , LEDR[1], Project2, 1
instance = comp, \LEDR[2]~I , LEDR[2], Project2, 1
instance = comp, \LEDR[3]~I , LEDR[3], Project2, 1
instance = comp, \LEDR[4]~I , LEDR[4], Project2, 1
instance = comp, \LEDR[5]~I , LEDR[5], Project2, 1
instance = comp, \LEDR[6]~I , LEDR[6], Project2, 1
instance = comp, \LEDR[7]~I , LEDR[7], Project2, 1
instance = comp, \LEDR[8]~I , LEDR[8], Project2, 1
instance = comp, \LEDR[9]~I , LEDR[9], Project2, 1
instance = comp, \LEDG[0]~I , LEDG[0], Project2, 1
instance = comp, \LEDG[1]~I , LEDG[1], Project2, 1
instance = comp, \LEDG[2]~I , LEDG[2], Project2, 1
instance = comp, \LEDG[3]~I , LEDG[3], Project2, 1
instance = comp, \LEDG[4]~I , LEDG[4], Project2, 1
instance = comp, \LEDG[5]~I , LEDG[5], Project2, 1
instance = comp, \LEDG[6]~I , LEDG[6], Project2, 1
instance = comp, \LEDG[7]~I , LEDG[7], Project2, 1
instance = comp, \HEX0[0]~I , HEX0[0], Project2, 1
instance = comp, \HEX0[1]~I , HEX0[1], Project2, 1
instance = comp, \HEX0[2]~I , HEX0[2], Project2, 1
instance = comp, \HEX0[3]~I , HEX0[3], Project2, 1
instance = comp, \HEX0[4]~I , HEX0[4], Project2, 1
instance = comp, \HEX0[5]~I , HEX0[5], Project2, 1
instance = comp, \HEX0[6]~I , HEX0[6], Project2, 1
instance = comp, \HEX1[0]~I , HEX1[0], Project2, 1
instance = comp, \HEX1[1]~I , HEX1[1], Project2, 1
instance = comp, \HEX1[2]~I , HEX1[2], Project2, 1
instance = comp, \HEX1[3]~I , HEX1[3], Project2, 1
instance = comp, \HEX1[4]~I , HEX1[4], Project2, 1
instance = comp, \HEX1[5]~I , HEX1[5], Project2, 1
instance = comp, \HEX1[6]~I , HEX1[6], Project2, 1
instance = comp, \HEX2[0]~I , HEX2[0], Project2, 1
instance = comp, \HEX2[1]~I , HEX2[1], Project2, 1
instance = comp, \HEX2[2]~I , HEX2[2], Project2, 1
instance = comp, \HEX2[3]~I , HEX2[3], Project2, 1
instance = comp, \HEX2[4]~I , HEX2[4], Project2, 1
instance = comp, \HEX2[5]~I , HEX2[5], Project2, 1
instance = comp, \HEX2[6]~I , HEX2[6], Project2, 1
instance = comp, \HEX3[0]~I , HEX3[0], Project2, 1
instance = comp, \HEX3[1]~I , HEX3[1], Project2, 1
instance = comp, \HEX3[2]~I , HEX3[2], Project2, 1
instance = comp, \HEX3[3]~I , HEX3[3], Project2, 1
instance = comp, \HEX3[4]~I , HEX3[4], Project2, 1
instance = comp, \HEX3[5]~I , HEX3[5], Project2, 1
instance = comp, \HEX3[6]~I , HEX3[6], Project2, 1
