idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Setup MSI-X Table entry 3
wr hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
wr hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
wr hqm_msix_mem.msg_data[0]    0xa11c0ded
wr hqm_msix_mem.vector_ctrl[0] 0x00000000
rd hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
rd hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
rd hqm_msix_mem.msg_data[0]    0xa11c0ded
rd hqm_msix_mem.vector_ctrl[0] 0x00000000
###################################
# Enable MSI-X
wr hqm_pf_cfg_i.msix_cap_control 0x8000
rd hqm_pf_cfg_i.msix_cap_control 0x8047
###################################
# Read initial lut_vf_dir_vpp_v
rd hqm_system_csr.vf_dir_vpp_v[0] 0x0
wr hqm_system_csr.vf_dir_vpp_v[0] 0x0
rd hqm_system_csr.vf_dir_vpp_v[0] 0x0
rd hqm_system_csr.parity_ctl 0x00000000
# set write_bad_parity
wr hqm_system_csr.parity_ctl 0x00000001
rd hqm_system_csr.parity_ctl 0x00000001
rd hqm_system_csr.vf_dir_vpp_v[0] 0x0
wr hqm_system_csr.vf_dir_vpp_v[0] 0x0
# cause perr by reading (this should cause an MSI-X)
rd hqm_system_csr.vf_dir_vpp_v[0] 0x0
# reset write_bad_parity
wr hqm_system_csr.parity_ctl 0x00000000
rd hqm_system_csr.parity_ctl 0x00000000
# msix_ack
rd hqm_system_csr.msix_ack 0x00000001

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000


