// Seed: 814730016
module module_0 #(
    parameter id_1  = 32'd71,
    parameter id_10 = 32'd73,
    parameter id_12 = 32'd31,
    parameter id_14 = 32'd81,
    parameter id_17 = 32'd30,
    parameter id_19 = 32'd33,
    parameter id_2  = 32'd94,
    parameter id_20 = 32'd60,
    parameter id_25 = 32'd63,
    parameter id_26 = 32'd99,
    parameter id_3  = 32'd81,
    parameter id_32 = 32'd99,
    parameter id_34 = 32'd96,
    parameter id_4  = 32'd59,
    parameter id_6  = 32'd73,
    parameter id_7  = 32'd13,
    parameter id_9  = 32'd68
) (
    input _id_1,
    input logic _id_2,
    output logic _id_3,
    input logic _id_4
    , id_5,
    input _id_6,
    output _id_7,
    input id_8
);
  assign id_6 = id_4 ? id_4 : id_6 << id_5;
  logic _id_9;
  assign id_1 = id_3;
  logic _id_10;
  type_42(
      1, 1, id_9
  ); id_11(
      id_9["" : {1&id_9, 1&1&id_2}], 1, id_5
  );
  logic _id_12;
  reg   id_13 = 1;
  logic _id_14;
  reg   id_15 = id_8[id_4];
  reg   id_16 = id_11;
  logic _id_17;
  assign id_7[id_6] = id_2;
  assign id_13 = id_7[1'd0];
  reg id_18;
  type_0 _id_19 (
      .id_0(1),
      .id_1(),
      .id_2(id_11)
  );
  logic _id_20;
  logic id_21;
  reg   id_22 = 1;
  assign id_3["" : 1] = 1 ? id_3 : 1;
  type_52(
      id_3, 1, 1
  );
  logic id_23;
  reg   id_24;
  assign id_22 = 1;
  logic _id_25;
  assign id_22[1] = (1 == id_7 - id_14) && id_22[1'b0];
  assign id_21 = 1 !== id_24;
  type_55(
      id_21, 1'b0, 1'b0
  );
  logic _id_26;
  assign id_25[id_19] = id_19[1**1] - ~id_16;
  type_57(
      id_18, id_24, 1'd0
  );
  logic id_27;
  logic id_28;
  assign id_24[1'b0] = id_26 !== 1 && id_28;
  logic
      id_29 = id_23#(
          .id_21(1'd0),
          .id_24(id_14 * id_18)
      ) [1],
      id_30;
  assign id_30 = id_7;
  logic id_31, _id_32 = 1;
  assign id_21 = id_20;
  reg id_33;
  initial begin
    if (id_20) begin
      if (id_27 && id_31 == id_7[id_10==id_17]) begin
        id_15[{1, id_25} : id_12] = id_7;
      end else if (1 ^ id_14) begin
        {(1)} <= 1;
      end else id_30 <= id_27 ^ id_20;
    end
    if (id_10) id_1 <= id_19 || id_33;
    else begin
      #1 #1;
      id_1 = id_33;
    end
    id_32 <= id_10[{id_32, id_26}];
    id_22 <= 1;
    id_14 = 1;
    id_30 = id_32[id_20];
    id_18[1'b0 : id_14] = 1;
    id_7[1] = id_12;
    id_13 = id_14;
    wait (1'd0);
    #1;
    SystemTFIdentifier(id_24);
    id_30 = (1);
    #1 id_31 = 1 != 1;
    id_16 <= id_11 ? 1 : id_6;
    id_31[1 : id_7] = !id_33;
    id_18 <= 1;
    id_19[1 : id_3] <= 1;
    id_6 <= "";
  end
  assign id_19 = 1'b0;
  logic _id_34;
  always @(*) if (1'h0) id_33[id_1[1<1] : id_34] <= id_2;
  logic id_35;
  logic id_36;
endmodule
`resetall `timescale 1ps / 1 ps
module module_1 (
    output id_1,
    output id_2
);
  reg id_3;
  reg id_4, id_5;
  reg id_6, id_7;
  assign id_2[1] = 1 ? (1) : 1;
  assign id_5 = 1;
  reg   id_8;
  logic id_9;
  type_23 id_10 (
      1'b0 & 1,
      1'b0,
      id_4,
      1
  );
  type_24(
      id_8, id_4, id_3
  );
  reg   id_11;
  reg   id_12;
  logic id_13;
  always @* id_6 = id_12;
  task id_14;
    begin
      if (id_14) id_7 <= 1;
    end
  endtask
  logic id_15;
  logic id_16;
  type_29(
      1, id_12, 1'b0
  );
  reg id_17;
  reg id_18 = id_6;
  type_32(
      id_3, 1, id_17
  );
  always @(posedge 1'h0 or {1{1}})
    if (1)
      if (1)
        if (1 || "") id_6 <= 1'b0;
        else id_5 <= id_11;
      else id_1 <= 1;
  reg id_19 = 1;
  assign id_11 = id_19;
endmodule
