Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun  3 15:29:49 2024
| Host         : DesktopG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     156         
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (180)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (329)
5. checking no_input_delay (6)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (180)
--------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: clk_50mhz (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: clk_10hz/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dynamic_led2/clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: key_deboucing/btnclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (329)
--------------------------------------------------
 There are 329 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  351          inf        0.000                      0                  351           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           351 Endpoints
Min Delay           351 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 3.778ns (49.286%)  route 3.887ns (50.714%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  state_led_reg[4]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  state_led_reg[4]/Q
                         net (fo=1, routed)           3.887     4.235    state_led_OBUF[4]
    E3                   OBUF (Prop_obuf_I_O)         3.430     7.665 r  state_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.665    state_led[4]
    E3                                                                r  state_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 3.647ns (49.313%)  route 3.749ns (50.687%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE                         0.000     0.000 r  state_led_reg[2]/C
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  state_led_reg[2]/Q
                         net (fo=1, routed)           3.749     4.128    state_led_OBUF[2]
    G5                   OBUF (Prop_obuf_I_O)         3.268     7.396 r  state_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.396    state_led[2]
    G5                                                                r  state_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/row_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 3.774ns (51.945%)  route 3.491ns (48.055%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          LDCE                         0.000     0.000 r  key_deboucing/row_reg[0]/G
    SLICE_X2Y23          LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  key_deboucing/row_reg[0]/Q
                         net (fo=1, routed)           3.491     4.012    row_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.253     7.265 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.265    row[0]
    K3                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.257ns  (logic 3.932ns (54.183%)  route 3.325ns (45.817%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  dynamic_led2/num_reg[0]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dynamic_led2/num_reg[0]/Q
                         net (fo=10, routed)          1.013     1.392    dynamic_led2/dig_OBUF[0]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.115     1.507 r  dynamic_led2/dig_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.311     3.819    dig_OBUF[1]
    H13                  OBUF (Prop_obuf_I_O)         3.438     7.257 r  dig_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.257    dig[1]
    H13                                                               r  dig[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 4.090ns (56.594%)  route 3.137ns (43.406%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  dynamic_led2/num_reg[0]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dynamic_led2/num_reg[0]/Q
                         net (fo=10, routed)          1.013     1.392    dynamic_led2/dig_OBUF[0]
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.105     1.497 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.384     1.881    dynamic_led2/sel0[1]
    SLICE_X0Y32          LUT5 (Prop_lut5_I2_O)        0.126     2.007 r  dynamic_led2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.740     3.747    seg_OBUF[1]
    N12                  OBUF (Prop_obuf_I_O)         3.480     7.227 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.227    seg[1]
    N12                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 3.840ns (53.991%)  route 3.272ns (46.009%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  dynamic_led2/num_reg[0]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dynamic_led2/num_reg[0]/Q
                         net (fo=10, routed)          1.013     1.392    dynamic_led2/dig_OBUF[0]
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.105     1.497 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.492     1.989    dynamic_led2/sel0[1]
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.105     2.094 r  dynamic_led2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.767     3.861    seg_OBUF[4]
    K12                  OBUF (Prop_obuf_I_O)         3.251     7.112 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.112    seg[4]
    K12                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 3.668ns (51.876%)  route 3.403ns (48.124%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE                         0.000     0.000 r  state_led_reg[3]/C
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  state_led_reg[3]/Q
                         net (fo=1, routed)           3.403     3.782    state_led_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         3.289     7.072 r  state_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.072    state_led[3]
    H3                                                                r  state_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 3.848ns (55.003%)  route 3.148ns (44.997%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  dynamic_led2/num_reg[0]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dynamic_led2/num_reg[0]/Q
                         net (fo=10, routed)          1.013     1.392    dynamic_led2/dig_OBUF[0]
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.105     1.497 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.713     2.210    dynamic_led2/sel0[1]
    SLICE_X0Y34          LUT6 (Prop_lut6_I3_O)        0.105     2.315 r  dynamic_led2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.422     3.737    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.259     6.995 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.995    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 3.872ns (55.735%)  route 3.075ns (44.265%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  dynamic_led2/num_reg[0]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dynamic_led2/num_reg[0]/Q
                         net (fo=10, routed)          1.013     1.392    dynamic_led2/dig_OBUF[0]
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.105     1.497 f  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.520     2.017    dynamic_led2/sel0[1]
    SLICE_X0Y34          LUT6 (Prop_lut6_I3_O)        0.105     2.122 r  dynamic_led2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.542     3.664    seg_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.283     6.948 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.948    seg[2]
    L14                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.840ns  (logic 3.872ns (56.606%)  route 2.968ns (43.394%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  dynamic_led2/num_reg[0]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  dynamic_led2/num_reg[0]/Q
                         net (fo=10, routed)          1.013     1.392    dynamic_led2/dig_OBUF[0]
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.105     1.497 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.384     1.881    dynamic_led2/sel0[1]
    SLICE_X0Y32          LUT5 (Prop_lut5_I1_O)        0.105     1.986 r  dynamic_led2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.571     3.557    seg_OBUF[6]
    M14                  OBUF (Prop_obuf_I_O)         3.283     6.840 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.840    seg[6]
    M14                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_deboucing/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.848%)  route 0.087ns (38.152%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  key_deboucing/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/FSM_onehot_current_state_reg[0]/Q
                         net (fo=7, routed)           0.087     0.228    key_deboucing/row_temp0
    SLICE_X0Y20          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/col_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/key_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.978%)  route 0.111ns (44.022%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  key_deboucing/col_temp_reg[1]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/col_temp_reg[1]/Q
                         net (fo=2, routed)           0.111     0.252    key_deboucing/p_0_in[1]
    SLICE_X2Y20          FDRE                                         r  key_deboucing/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/switch_flag_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.928%)  route 0.088ns (32.072%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  key_deboucing/switch_flag_reg[1]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/switch_flag_reg[1]/Q
                         net (fo=4, routed)           0.088     0.229    key_deboucing/switch_flag_reg_n_0_[1]
    SLICE_X0Y20          LUT4 (Prop_lut4_I1_O)        0.045     0.274 r  key_deboucing/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.274    key_deboucing/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/switch_flag_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.882%)  route 0.088ns (32.118%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  key_deboucing/switch_flag_reg[1]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  key_deboucing/switch_flag_reg[1]/Q
                         net (fo=4, routed)           0.088     0.229    key_deboucing/switch_flag_reg_n_0_[1]
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.274 r  key_deboucing/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.274    key_deboucing/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/row_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.324%)  route 0.090ns (32.676%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  key_deboucing/row_temp_reg[1]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  key_deboucing/row_temp_reg[1]/Q
                         net (fo=8, routed)           0.090     0.231    key_deboucing/p_0_in[3]
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.276 r  key_deboucing/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.276    key_deboucing/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/col_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/key_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.568%)  route 0.121ns (42.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  key_deboucing/col_temp_reg[0]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  key_deboucing/col_temp_reg[0]/Q
                         net (fo=2, routed)           0.121     0.285    key_deboucing/p_0_in[0]
    SLICE_X2Y20          FDRE                                         r  key_deboucing/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/row_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.913%)  route 0.147ns (44.087%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  key_deboucing/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/FSM_onehot_current_state_reg[2]/Q
                         net (fo=10, routed)          0.147     0.288    key_deboucing/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  key_deboucing/row_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    key_deboucing/row_temp[1]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  key_deboucing/row_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/row_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/key_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (42.012%)  route 0.195ns (57.988%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  key_deboucing/row_temp_reg[1]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/row_temp_reg[1]/Q
                         net (fo=8, routed)           0.195     0.336    key_deboucing/p_0_in[3]
    SLICE_X2Y20          FDRE                                         r  key_deboucing/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_10hz/clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_10hz/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.883%)  route 0.129ns (38.117%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE                         0.000     0.000 r  clk_10hz/clk_div_cnt_reg[23]/C
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_10hz/clk_div_cnt_reg[23]/Q
                         net (fo=3, routed)           0.129     0.293    clk_10hz/clk_div_cnt[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  clk_10hz/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.338    clk_10hz/clk_out_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clk_10hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 callback_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.546%)  route 0.155ns (45.454%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE                         0.000     0.000 r  callback_reg[1]/C
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  callback_reg[1]/Q
                         net (fo=3, routed)           0.155     0.296    key_deboucing/callback[0]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.341 r  key_deboucing/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    key_deboucing_n_2
    SLICE_X3Y23          FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





