<module name="CM_CORE_AON__IPU" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_IPU1_CLKSTCTRL" acronym="CM_IPU1_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_IPU1_GFCLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the IPU1_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_IPU1_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_IPU1_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the IPU1 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_IPU1_STATICDEP" acronym="CM_IPU1_STATICDEP" offset="0x4" width="32" description="This register controls the static domain depedencies from IPU domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ATL_STATDEP" width="1" begin="30" end="30" resetval="0x1" description="Static dependency towards ATL clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Dependency_is_disabled" token="ATL_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Dependency_is_enabled" token="ATL_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="PCIE_STATDEP" width="1" begin="29" end="29" resetval="0x1" description="Static dependency towards PCIE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="PCIE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="PCIE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="VPE_STATDEP" width="1" begin="28" end="28" resetval="0x1" description="Static dependency towards VPE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VPE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="VPE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER3_STATDEP" width="1" begin="27" end="27" resetval="0x0" description="Static dependency towards L4PER3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER2_STATDEP" width="1" begin="26" end="26" resetval="0x0" description="Static dependency towards L4PER2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="GMAC_STATDEP" width="1" begin="25" end="25" resetval="0x0" description="Static dependency towards GMAC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="GMAC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="GMAC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU_STATDEP" width="1" begin="24" end="24" resetval="0x0" description="Static dependency towards IPU clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE4_STATDEP" width="1" begin="22" end="22" resetval="0x0" description="Static dependency towards EVE4 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE4_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE4_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE3_STATDEP" width="1" begin="21" end="21" resetval="0x0" description="Static dependency towards EVE3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE2_STATDEP" width="1" begin="20" end="20" resetval="0x0" description="Static dependency towards EVE2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE1_STATDEP" width="1" begin="19" end="19" resetval="0x0" description="Static dependency towards EVE1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP2_STATDEP" width="1" begin="18" end="18" resetval="0x0" description="Static dependency towards DSP2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSP2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSP2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="CUSTEFUSE_STATDEP" width="1" begin="17" end="17" resetval="0x0" description="Static dependency towards CUSTEFUSE clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="CUSTEFUSE_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="COREAON_STATDEP" width="1" begin="16" end="16" resetval="0x0" description="Static dependency towards COREAON clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="COREAON_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="WKUPAON_STATDEP" width="1" begin="15" end="15" resetval="0x1" description="Static dependency towards WKUPAON clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPAON_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPAON_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0x0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0x0" description="Static dependency towards L4PER1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0x1" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="SDMA_STATDEP" width="1" begin="11" end="11" resetval="0x0" description="Static dependency towards DMA clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="SDMA_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="GPU_STATDEP" width="1" begin="10" end="10" resetval="0x0" description="Static dependency towards GPU clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="GPU_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="GPU_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="CAM_STATDEP" width="1" begin="9" end="9" resetval="0x0" description="Static dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="CAM_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_STATDEP" width="1" begin="8" end="8" resetval="0x0" description="Static dependency towards DSS clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSS_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSS_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0x0" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0x1" description="Static dependency towards L3MAIN1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L3MAIN1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0x1" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0x0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP1_STATDEP" width="1" begin="1" end="1" resetval="0x0" description="Static dependency towards DSP clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSP1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSP1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU2_STATDEP" width="1" begin="0" end="0" resetval="0x0" description="Static dependency towards IPU2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="CM_IPU1_DYNAMICDEP" acronym="CM_IPU1_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from IPU domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="23" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0x1" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_IPU1_IPU1_CLKCTRL" acronym="CM_IPU1_IPU1_CLKCTRL" offset="0x20" width="32" description="This register manages the IPU1 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects the timer functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_DPLL_ABE_X2_CLK" token="CLKSEL_0" description="Selects DPLL_ABE_X2_CLK as the functional clock"/>
      <bitenum value="1" id="SEL_CORE_IPU_ISS_BOOST_CLK" token="CLKSEL_1" description="Selects CORE_IPU_ISS_BOOST_CLK as the functional clock"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_IPU_CLKSTCTRL" acronym="CM_IPU_CLKSTCTRL" offset="0x40" width="32" description="This register enables the ABE domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_MCASP1_AHCLKR" width="1" begin="18" end="18" resetval="0x0" description="This field indicates the state of the MCASP1_AHCLKR clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP1_AHCLKR_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP1_AHCLKR_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP1_AHCLKX" width="1" begin="17" end="17" resetval="0x0" description="This field indicates the state of the MCASP1_AHCLKX clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP1_AHCLKX_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP1_AHCLKX_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP1_AUX_GFCLK" width="1" begin="16" end="16" resetval="0x0" description="This field indicates the state of the MCASP1_AUX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP1_AUX_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP1_AUX_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_UART6_GFCLK" width="1" begin="14" end="14" resetval="0x0" description="This field indicates the state of the UART6_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART6_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART6_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_IPU_96M_GFCLK" width="1" begin="13" end="13" resetval="0x0" description="This field indicates the state of the IPU_96M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_IPU_96M_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_IPU_96M_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER8_GFCLK" width="1" begin="12" end="12" resetval="0x0" description="This field indicates the state of the TIMER8_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER8_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER8_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER7_GFCLK" width="1" begin="11" end="11" resetval="0x0" description="This field indicates the state of the TIMER7_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER7_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER7_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER6_GFCLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the TIMER6_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER6_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER6_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER5_GFCLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the TIMER5_GFCLK functional clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER5_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER5_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_IPU_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the IPU_L3_GICLK interface clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_IPU_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_IPU_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the ABE clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_IPU_MCASP1_CLKCTRL" acronym="CM_IPU_MCASP1_CLKCTRL" offset="0x50" width="32" description="This register manages the McASP clocks.">
    <bitfield id="CLKSEL_AHCLKR" width="4" begin="31" end="28" resetval="0x0" description="Selects reference clock for AHCLKR enum=SEL_FUNC_24M_GFCLK . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKR_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKR_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKR_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKR_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKR_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKR_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKR_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKR_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKR_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKR_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKR_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKR_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKR_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKR_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKR_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKR_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AHCLKX" width="4" begin="27" end="24" resetval="0x0" description="Selects reference clock for AHCLKX enum=SEL_FUNC_24M_GFCLK . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKX_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKX_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKX_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKX_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKX_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKX_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKX_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKX_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKX_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKX_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKX_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKX_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKX_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKX_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKX_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKX_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AUX_CLK" width="2" begin="23" end="22" resetval="0x0" description="Selects the source of the AUX clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_AUX_CLK_0" description="Selects PER_ABE_X1_GFCLK"/>
      <bitenum value="1" id="SEL_VIDEO1_CLK" token="CLKSEL_AUX_CLK_1" description="Selects VIDEO1_CLK"/>
      <bitenum value="2" id="SEL_VIDEO2_CLK" token="CLKSEL_AUX_CLK_2" description="Selects VIDEO2_CLK"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_AUX_CLK_3" description="Selects HDMI_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_IPU_TIMER5_CLKCTRL" acronym="CM_IPU_TIMER5_CLKCTRL" offset="0x58" width="32" description="This register manages the TIMER5 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xC-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects TIMER_SYS_CLK"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
      <bitenum value="11" id="SEL_CLKOUTMUX_CLK" token="CLKSEL_11" description="Selects CLKOUTMUX0_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_IPU_TIMER6_CLKCTRL" acronym="CM_IPU_TIMER6_CLKCTRL" offset="0x60" width="32" description="This register manages the TIMER6 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xC-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects TIMER_SYS_CLK"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
      <bitenum value="11" id="SEL_CLKOUTMUX_CLK" token="CLKSEL_11" description="Selects CLKOUTMUX0_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_IPU_TIMER7_CLKCTRL" acronym="CM_IPU_TIMER7_CLKCTRL" offset="0x68" width="32" description="This register manages the TIMER7 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xC-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects TIMER_SYS_CLK"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
      <bitenum value="11" id="SEL_CLKOUTMUX_CLK" token="CLKSEL_11" description="Selects CLKOUTMUX0_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_IPU_TIMER8_CLKCTRL" acronym="CM_IPU_TIMER8_CLKCTRL" offset="0x70" width="32" description="This register manages the TIMER8 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xC-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects TIMER_SYS_CLK"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
      <bitenum value="11" id="SEL_CLKOUTMUX_CLK" token="CLKSEL_11" description="Selects CLKOUTMUX0_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_IPU_I2C5_CLKCTRL" acronym="CM_IPU_I2C5_CLKCTRL" offset="0x78" width="32" description="This register manages the I2C5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_IPU_UART6_CLKCTRL" acronym="CM_IPU_UART6_CLKCTRL" offset="0x80" width="32" description="This register manages the UART6 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
</module>
