Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 19 22:21:13 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dac_more_control_sets_placed.rpt
| Design       : dac_more
| Device       : xc7s75
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             101 |           36 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              29 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------+------------------+------------------+----------------+--------------+
|  LCD_E_OBUF_BUFG |                           |                  |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | dac_wrn_i_1_n_0           | T1/rst           |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | cnt                       | T1/rst           |                2 |              8 |         4.00 |
|  LCD_E_OBUF_BUFG | dac_d[7]_i_1_n_0          |                  |                2 |              8 |         4.00 |
|  LCD_E_OBUF_BUFG | O1/btn_trig_reg[0]_0      | T1/rst           |                2 |              8 |         4.00 |
|  LCD_E_OBUF_BUFG | S1/B1/bcd_out[11]_i_1_n_0 | rst_IBUF         |                2 |             12 |         6.00 |
|  LCD_E_OBUF_BUFG |                           | rst_IBUF         |                9 |             31 |         3.44 |
|  LCD_E_OBUF_BUFG |                           | T1/rst           |               27 |             70 |         2.59 |
+------------------+---------------------------+------------------+------------------+----------------+--------------+


