<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MVFR2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MVFR2, Media and VFP Feature Register 2</h1><p>The MVFR2 characteristics are:</p><h2>Purpose</h2>
        <p>Describes the features provided by the AArch32 Advanced SIMD and floating-point implementation.</p>

      
        <p>Must be interpreted with <a href="AArch32-mvfr0.html">MVFR0</a> and <a href="AArch32-mvfr1.html">MVFR1</a>.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>AArch32 System register MVFR2 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-mvfr2_el1.html">MVFR2_EL1[31:0]</a>.</p><p>This register is present only when FEAT_AA32EL1 is implemented. Otherwise, direct accesses to MVFR2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>Implemented only if the implementation includes Advanced SIMD and floating-point instructions.</p>
      <h2>Attributes</h2>
        <p>MVFR2 is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-31_8">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">FPMisc</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">SIMDMisc</a></td></tr></tbody></table><h4 id="fieldset_0-31_8">Bits [31:8]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_4">FPMisc, bits [7:4]</h4><div class="field">
      <p>Indicates whether the floating-point implementation provides support for miscellaneous VFP features.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>FPMisc</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Not implemented, or no support for miscellaneous features.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Support for Floating-point selection.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, and Floating-point Conversion to Integer with Directed Rounding modes.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>As <span class="binarynumber">0b0010</span>, and Floating-point Round to Integer Floating-point.</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>As <span class="binarynumber">0b0011</span>, and Floating-point MaxNum and MinNum.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0100</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-3_0">SIMDMisc, bits [3:0]</h4><div class="field">
      <p>Indicates whether the Advanced SIMD implementation provides support for miscellaneous Advanced SIMD features.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SIMDMisc</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Not implemented, or no support for miscellaneous features.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Floating-point Conversion to Integer with Directed Rounding modes.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, and Floating-point Round to Integer Floating-point.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>As <span class="binarynumber">0b0010</span>, and Floating-point MaxNum and MinNum.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0011</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing MVFR2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">VMRS{&lt;c&gt;}{&lt;q&gt;} &lt;Rt&gt;, &lt;spec_reg&gt;</h4></div><table class="access_instructions"><tr><th>reg</th></tr><tr><td>0b0101</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_AA32EL1) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        Undefined();
    elsif (IsFeatureImplemented(FEAT_AA32EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; SCR().NS == '1' &amp;&amp; NSACR().cp10 == '0') || CPACR().cp10 == '00' then
        Undefined();
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL2) &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; !ELIsInHost(EL2) &amp;&amp; CPTR_EL2().TFP == '1' then
        AArch64_AArch32SystemAccessTrap(EL2, 0x07);
    elsif ELIsInHost(EL2) &amp;&amp; IsFeatureImplemented(FEAT_AA64EL2) &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; CPTR_EL2().FPEN IN {'x0'} then
        AArch64_AArch32SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_AA32EL2) &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; ((IsFeatureImplemented(FEAT_AA32EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; SCR().NS == '1' &amp;&amp; NSACR().cp10 == '0') || HCPTR().TCP10 == '1') then
        AArch32_TakeHypTrapException(0x08);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL2) &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2().TID3 == '1' then
        AArch64_AArch32SystemAccessTrap(EL2, 0x08);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_AA32EL2) &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR().TID3 == '1' then
        AArch32_TakeHypTrapException(0x08);
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_AArch32SystemAccessTrap(EL3, 0x07);
        end;
    else
        R(t) = MVFR2();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        Undefined();
    elsif EL2Enabled() &amp;&amp; ((IsFeatureImplemented(FEAT_AA32EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; SCR().NS == '1' &amp;&amp; NSACR().cp10 == '0') || HCPTR().TCP10 == '1') then
        AArch32_TakeHypTrapException(0x00);
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_AA64EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_AArch32SystemAccessTrap(EL3, 0x07);
        end;
    else
        R(t) = MVFR2();
    end;
elsif PSTATE.EL == EL3 then
    if CPACR().cp10 == '00' then
        Undefined();
    else
        R(t) = MVFR2();
    end;
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
