ENOMEM	,	V_35
irq_set_handler	,	F_49
irq_set_chained_handler	,	F_47
ngpio	,	V_26
DAVINCI_N_GPIO	,	V_33
chips	,	V_36
spin_lock_init	,	F_18
set_falling	,	V_50
gpio_irqchip	,	V_79
DIV_ROUND_UP	,	F_20
in_data	,	V_23
davinci_gpio_irq_setup	,	F_21
irq_set_type	,	V_76
gpio_base	,	V_4
irq_data_get_irq_handler_data	,	F_23
__gpio_mask	,	F_34
irq_set_chip_data	,	F_48
direction_output	,	V_40
bank	,	V_67
"DaVinci: %d gpio irqs\n"	,	L_7
irq_desc	,	V_53
lock	,	V_19
irq_get_chip_data	,	F_3
clk	,	V_68
clr_data	,	V_22
soc_info	,	V_28
gpio_irq	,	V_64
gpio_unbanked	,	V_63
set_rising	,	V_51
pr_err	,	F_15
irq_data	,	V_44
set_data	,	V_21
status	,	V_47
irq_mask	,	V_55
__davinci_direction	,	F_4
ENODEV	,	V_62
irqd_get_trigger_type	,	F_25
davinci_gpio_set	,	F_13
flags	,	V_16
davinci_gpio_get	,	F_12
"Error %ld getting gpio clock?\n"	,	L_5
out	,	V_11
IRQ_TYPE_EDGE_BOTH	,	V_77
__raw_writel	,	F_8
__force	,	V_7
irq_base	,	V_60
get	,	V_39
gpio_irq_type_unbanked	,	F_33
davinci_soc_info	,	V_27
davinci_gpio_setup	,	F_14
IRQF_VALID	,	V_81
__raw_readl	,	F_7
gpio_ctlrs	,	V_42
clk_prepare_enable	,	F_39
"GPIO setup:  how many GPIOs?\n"	,	L_1
gpio_irq_enable	,	F_24
davinci_direction_out	,	F_11
chip	,	V_9
set	,	V_41
d	,	V_14
g	,	V_6
irq	,	V_5
i	,	V_24
irq_ack	,	V_56
regs	,	V_15
trigger	,	V_52
"Don't know first GPIO bank IRQ.\n"	,	L_3
IRQ_TYPE_EDGE_RISING	,	V_49
n	,	V_57
EINVAL	,	V_32
gpio_ctlrs_num	,	V_43
__init	,	T_2
davinci_direction_in	,	F_10
davinci_gpio_controller	,	V_13
"DaVinci"	,	L_2
intstat	,	V_59
gpio_irq_type	,	F_26
binten	,	V_69
irq2regs	,	F_2
data	,	V_65
__iomem	,	T_1
direction_input	,	V_38
dir	,	V_20
IRQ_TYPE_EDGE_FALLING	,	V_48
gpiochip_add	,	F_19
intc_irq_num	,	V_73
"GPIO-AINTC"	,	L_6
gpio_to_irq	,	F_46
chip2controller	,	F_5
u32	,	T_3
handler_data	,	V_66
clr_rising	,	V_46
to_irq	,	V_72
res	,	V_58
offset	,	V_10
davinci_gpio_regs	,	V_1
GPIO_TYPE_DAVINCI	,	V_30
ioremap	,	F_17
clr_falling	,	V_45
PTR_ERR	,	F_38
done	,	V_78
spin_unlock_irqrestore	,	F_9
ffs	,	F_29
spin_lock_irqsave	,	F_6
"gpio"	,	L_4
name	,	V_75
generic_handle_irq	,	F_30
desc	,	V_54
irq_get_chip	,	F_42
KERN_INFO	,	V_82
irq_set_status_flags	,	F_45
printk	,	F_35
irq_chip_type	,	V_74
handle_simple_irq	,	V_80
bank_irq	,	V_70
SZ_4K	,	V_34
gpio_to_irq_banked	,	F_31
irq_set_chip	,	F_43
value	,	V_12
clk_get	,	F_36
gpio_num	,	V_31
mask	,	V_18
temp	,	V_17
gpio_to_irq_unbanked	,	F_32
gpio_irq_disable	,	F_22
WARN_ON	,	F_16
irq_unmask	,	V_61
label	,	V_37
set_irq_flags	,	F_50
BIT	,	F_40
ptr	,	V_3
gpio_chip	,	V_8
container_of	,	F_41
KERN_ERR	,	V_71
gpio_irq_handler	,	F_27
gpio2regs	,	F_1
irq_set_handler_data	,	F_44
gpio	,	V_2
base	,	V_25
gpio_type	,	V_29
irq_desc_get_handler_data	,	F_28
IS_ERR	,	F_37
