Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Apr 25 00:07:49 2023
| Host         : nguyenvietthi running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 169 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2315 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.662        0.000                      0                 1938        0.091        0.000                      0                 1938        3.000        0.000                       0                   304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk100              {0.000 5.000}      10.000          100.000         
  CLK_25_clk_wiz    {0.000 20.000}     40.000          25.000          
  CLK_50_clk_wiz    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                3.000        0.000                       0                     1  
  CLK_25_clk_wiz         36.245        0.000                      0                  102        0.219        0.000                      0                  102       19.500        0.000                       0                    56  
  CLK_50_clk_wiz          7.438        0.000                      0                  364        0.109        0.000                      0                  364        9.020        0.000                       0                   244  
  clkfbout_clk_wiz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50_clk_wiz  CLK_25_clk_wiz       10.716        0.000                      0                   12        0.091        0.000                      0                   12  
CLK_25_clk_wiz  CLK_50_clk_wiz        5.662        0.000                      0                 1472        0.214        0.000                      0                 1472  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz
  To Clock:  CLK_25_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       36.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.245ns  (required time - arrival time)
  Source:                 vga_inst/hCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.072ns (31.562%)  route 2.325ns (68.438%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.722    -0.890    vga_inst/CLK_25
    SLICE_X71Y33         FDRE                                         r  vga_inst/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_inst/hCounter_reg[4]/Q
                         net (fo=3, routed)           0.831     0.361    vga_inst/hCounter[4]
    SLICE_X71Y33         LUT5 (Prop_lut5_I4_O)        0.321     0.682 f  vga_inst/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     1.537    vga_inst/hCounter[9]_i_2_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.332     1.869 r  vga_inst/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.638     2.507    vga_inst/vCounter_1
    SLICE_X72Y32         FDRE                                         r  vga_inst/vCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.548    38.475    vga_inst/CLK_25
    SLICE_X72Y32         FDRE                                         r  vga_inst/vCounter_reg[0]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X72Y32         FDRE (Setup_fdre_C_CE)      -0.205    38.752    vga_inst/vCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                 36.245    

Slack (MET) :             36.245ns  (required time - arrival time)
  Source:                 vga_inst/hCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.072ns (31.562%)  route 2.325ns (68.438%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.722    -0.890    vga_inst/CLK_25
    SLICE_X71Y33         FDRE                                         r  vga_inst/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_inst/hCounter_reg[4]/Q
                         net (fo=3, routed)           0.831     0.361    vga_inst/hCounter[4]
    SLICE_X71Y33         LUT5 (Prop_lut5_I4_O)        0.321     0.682 f  vga_inst/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     1.537    vga_inst/hCounter[9]_i_2_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.332     1.869 r  vga_inst/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.638     2.507    vga_inst/vCounter_1
    SLICE_X72Y32         FDRE                                         r  vga_inst/vCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.548    38.475    vga_inst/CLK_25
    SLICE_X72Y32         FDRE                                         r  vga_inst/vCounter_reg[2]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X72Y32         FDRE (Setup_fdre_C_CE)      -0.205    38.752    vga_inst/vCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                 36.245    

Slack (MET) :             36.245ns  (required time - arrival time)
  Source:                 vga_inst/hCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.072ns (31.562%)  route 2.325ns (68.438%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.722    -0.890    vga_inst/CLK_25
    SLICE_X71Y33         FDRE                                         r  vga_inst/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_inst/hCounter_reg[4]/Q
                         net (fo=3, routed)           0.831     0.361    vga_inst/hCounter[4]
    SLICE_X71Y33         LUT5 (Prop_lut5_I4_O)        0.321     0.682 f  vga_inst/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     1.537    vga_inst/hCounter[9]_i_2_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.332     1.869 r  vga_inst/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.638     2.507    vga_inst/vCounter_1
    SLICE_X72Y32         FDRE                                         r  vga_inst/vCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.548    38.475    vga_inst/CLK_25
    SLICE_X72Y32         FDRE                                         r  vga_inst/vCounter_reg[3]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X72Y32         FDRE (Setup_fdre_C_CE)      -0.205    38.752    vga_inst/vCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                 36.245    

Slack (MET) :             36.374ns  (required time - arrival time)
  Source:                 vga_inst/hCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 1.072ns (32.491%)  route 2.227ns (67.509%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.722    -0.890    vga_inst/CLK_25
    SLICE_X71Y33         FDRE                                         r  vga_inst/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_inst/hCounter_reg[4]/Q
                         net (fo=3, routed)           0.831     0.361    vga_inst/hCounter[4]
    SLICE_X71Y33         LUT5 (Prop_lut5_I4_O)        0.321     0.682 f  vga_inst/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     1.537    vga_inst/hCounter[9]_i_2_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.332     1.869 r  vga_inst/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.541     2.410    vga_inst/vCounter_1
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.545    38.472    vga_inst/CLK_25
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[6]/C
                         clock pessimism              0.612    39.083    
                         clock uncertainty           -0.095    38.989    
    SLICE_X70Y31         FDRE (Setup_fdre_C_CE)      -0.205    38.784    vga_inst/vCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                 36.374    

Slack (MET) :             36.374ns  (required time - arrival time)
  Source:                 vga_inst/hCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 1.072ns (32.491%)  route 2.227ns (67.509%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.722    -0.890    vga_inst/CLK_25
    SLICE_X71Y33         FDRE                                         r  vga_inst/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_inst/hCounter_reg[4]/Q
                         net (fo=3, routed)           0.831     0.361    vga_inst/hCounter[4]
    SLICE_X71Y33         LUT5 (Prop_lut5_I4_O)        0.321     0.682 f  vga_inst/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     1.537    vga_inst/hCounter[9]_i_2_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.332     1.869 r  vga_inst/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.541     2.410    vga_inst/vCounter_1
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.545    38.472    vga_inst/CLK_25
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[7]/C
                         clock pessimism              0.612    39.083    
                         clock uncertainty           -0.095    38.989    
    SLICE_X70Y31         FDRE (Setup_fdre_C_CE)      -0.205    38.784    vga_inst/vCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                 36.374    

Slack (MET) :             36.374ns  (required time - arrival time)
  Source:                 vga_inst/hCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 1.072ns (32.491%)  route 2.227ns (67.509%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.722    -0.890    vga_inst/CLK_25
    SLICE_X71Y33         FDRE                                         r  vga_inst/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_inst/hCounter_reg[4]/Q
                         net (fo=3, routed)           0.831     0.361    vga_inst/hCounter[4]
    SLICE_X71Y33         LUT5 (Prop_lut5_I4_O)        0.321     0.682 f  vga_inst/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     1.537    vga_inst/hCounter[9]_i_2_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.332     1.869 r  vga_inst/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.541     2.410    vga_inst/vCounter_1
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.545    38.472    vga_inst/CLK_25
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[8]/C
                         clock pessimism              0.612    39.083    
                         clock uncertainty           -0.095    38.989    
    SLICE_X70Y31         FDRE (Setup_fdre_C_CE)      -0.205    38.784    vga_inst/vCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                 36.374    

Slack (MET) :             36.374ns  (required time - arrival time)
  Source:                 vga_inst/hCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 1.072ns (32.491%)  route 2.227ns (67.509%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.722    -0.890    vga_inst/CLK_25
    SLICE_X71Y33         FDRE                                         r  vga_inst/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_inst/hCounter_reg[4]/Q
                         net (fo=3, routed)           0.831     0.361    vga_inst/hCounter[4]
    SLICE_X71Y33         LUT5 (Prop_lut5_I4_O)        0.321     0.682 f  vga_inst/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     1.537    vga_inst/hCounter[9]_i_2_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I5_O)        0.332     1.869 r  vga_inst/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.541     2.410    vga_inst/vCounter_1
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.545    38.472    vga_inst/CLK_25
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[9]/C
                         clock pessimism              0.612    39.083    
                         clock uncertainty           -0.095    38.989    
    SLICE_X70Y31         FDRE (Setup_fdre_C_CE)      -0.205    38.784    vga_inst/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                 36.374    

Slack (MET) :             36.378ns  (required time - arrival time)
  Source:                 vga_inst/vCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/address_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.718ns (23.290%)  route 2.365ns (76.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.719    -0.893    vga_inst/CLK_25
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  vga_inst/vCounter_reg[7]/Q
                         net (fo=7, routed)           0.867     0.393    vga_inst/vCounter[7]
    SLICE_X71Y32         LUT5 (Prop_lut5_I0_O)        0.299     0.692 r  vga_inst/address[0]_i_1/O
                         net (fo=20, routed)          1.498     2.190    vga_inst/address[0]_i_1_n_0
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.553    38.480    vga_inst/CLK_25
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[16]/C
                         clock pessimism              0.612    39.091    
                         clock uncertainty           -0.095    38.997    
    SLICE_X69Y40         FDRE (Setup_fdre_C_R)       -0.429    38.568    vga_inst/address_reg[16]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 36.378    

Slack (MET) :             36.378ns  (required time - arrival time)
  Source:                 vga_inst/vCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/address_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.718ns (23.290%)  route 2.365ns (76.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.719    -0.893    vga_inst/CLK_25
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  vga_inst/vCounter_reg[7]/Q
                         net (fo=7, routed)           0.867     0.393    vga_inst/vCounter[7]
    SLICE_X71Y32         LUT5 (Prop_lut5_I0_O)        0.299     0.692 r  vga_inst/address[0]_i_1/O
                         net (fo=20, routed)          1.498     2.190    vga_inst/address[0]_i_1_n_0
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.553    38.480    vga_inst/CLK_25
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[17]/C
                         clock pessimism              0.612    39.091    
                         clock uncertainty           -0.095    38.997    
    SLICE_X69Y40         FDRE (Setup_fdre_C_R)       -0.429    38.568    vga_inst/address_reg[17]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 36.378    

Slack (MET) :             36.378ns  (required time - arrival time)
  Source:                 vga_inst/vCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/address_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.718ns (23.290%)  route 2.365ns (76.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.719    -0.893    vga_inst/CLK_25
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  vga_inst/vCounter_reg[7]/Q
                         net (fo=7, routed)           0.867     0.393    vga_inst/vCounter[7]
    SLICE_X71Y32         LUT5 (Prop_lut5_I0_O)        0.299     0.692 r  vga_inst/address[0]_i_1/O
                         net (fo=20, routed)          1.498     2.190    vga_inst/address[0]_i_1_n_0
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.553    38.480    vga_inst/CLK_25
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[18]/C
                         clock pessimism              0.612    39.091    
                         clock uncertainty           -0.095    38.997    
    SLICE_X69Y40         FDRE (Setup_fdre_C_R)       -0.429    38.568    vga_inst/address_reg[18]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 36.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_inst/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.580    -0.599    vga_inst/CLK_25
    SLICE_X72Y32         FDRE                                         r  vga_inst/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_inst/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.156    -0.302    vga_inst/vCounter[0]
    SLICE_X71Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  vga_inst/vCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    vga_inst/vCounter[5]_i_1_n_0
    SLICE_X71Y32         FDRE                                         r  vga_inst/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.844    -0.841    vga_inst/CLK_25
    SLICE_X71Y32         FDRE                                         r  vga_inst/vCounter_reg[5]/C
                         clock pessimism              0.273    -0.568    
    SLICE_X71Y32         FDRE (Hold_fdre_C_D)         0.092    -0.476    vga_inst/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_inst/hCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.580    -0.599    vga_inst/CLK_25
    SLICE_X70Y33         FDRE                                         r  vga_inst/hCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  vga_inst/hCounter_reg[7]/Q
                         net (fo=8, routed)           0.092    -0.378    vga_inst/hCounter[7]
    SLICE_X70Y33         LUT6 (Prop_lut6_I4_O)        0.099    -0.279 r  vga_inst/hCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    vga_inst/hCounter_0[8]
    SLICE_X70Y33         FDRE                                         r  vga_inst/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.845    -0.840    vga_inst/CLK_25
    SLICE_X70Y33         FDRE                                         r  vga_inst/hCounter_reg[8]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X70Y33         FDRE (Hold_fdre_C_D)         0.092    -0.507    vga_inst/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_inst/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.067%)  route 0.158ns (45.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.580    -0.599    vga_inst/CLK_25
    SLICE_X70Y33         FDRE                                         r  vga_inst/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_inst/hCounter_reg[8]/Q
                         net (fo=7, routed)           0.158    -0.300    vga_inst/hCounter[8]
    SLICE_X69Y33         LUT4 (Prop_lut4_I2_O)        0.045    -0.255 r  vga_inst/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga_inst/blank_i_1_n_0
    SLICE_X69Y33         FDRE                                         r  vga_inst/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.845    -0.840    vga_inst/CLK_25
    SLICE_X69Y33         FDRE                                         r  vga_inst/blank_reg/C
                         clock pessimism              0.255    -0.585    
    SLICE_X69Y33         FDRE (Hold_fdre_C_D)         0.091    -0.494    vga_inst/blank_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_inst/vCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.390%)  route 0.186ns (49.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.580    -0.599    vga_inst/CLK_25
    SLICE_X72Y32         FDRE                                         r  vga_inst/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_inst/vCounter_reg[3]/Q
                         net (fo=8, routed)           0.186    -0.272    vga_inst/vCounter[3]
    SLICE_X71Y32         LUT5 (Prop_lut5_I1_O)        0.048    -0.224 r  vga_inst/vCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_inst/vCounter[4]_i_1_n_0
    SLICE_X71Y32         FDRE                                         r  vga_inst/vCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.844    -0.841    vga_inst/CLK_25
    SLICE_X71Y32         FDRE                                         r  vga_inst/vCounter_reg[4]/C
                         clock pessimism              0.273    -0.568    
    SLICE_X71Y32         FDRE (Hold_fdre_C_D)         0.105    -0.463    vga_inst/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_inst/vCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.578    -0.601    vga_inst/CLK_25
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  vga_inst/vCounter_reg[7]/Q
                         net (fo=7, routed)           0.105    -0.368    vga_inst/vCounter[7]
    SLICE_X70Y31         LUT6 (Prop_lut6_I4_O)        0.099    -0.269 r  vga_inst/vCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga_inst/vCounter[8]_i_1_n_0
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.843    -0.842    vga_inst/CLK_25
    SLICE_X70Y31         FDRE                                         r  vga_inst/vCounter_reg[8]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X70Y31         FDRE (Hold_fdre_C_D)         0.092    -0.509    vga_inst/vCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_inst/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.164%)  route 0.157ns (45.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.579    -0.600    vga_inst/CLK_25
    SLICE_X71Y32         FDRE                                         r  vga_inst/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga_inst/vCounter_reg[1]/Q
                         net (fo=9, routed)           0.157    -0.301    vga_inst/vCounter[1]
    SLICE_X71Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  vga_inst/vCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga_inst/vCounter[1]_i_1_n_0
    SLICE_X71Y32         FDRE                                         r  vga_inst/vCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.844    -0.841    vga_inst/CLK_25
    SLICE_X71Y32         FDRE                                         r  vga_inst/vCounter_reg[1]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X71Y32         FDRE (Hold_fdre_C_D)         0.092    -0.508    vga_inst/vCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_inst/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.457%)  route 0.175ns (48.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.580    -0.599    vga_inst/CLK_25
    SLICE_X70Y33         FDRE                                         r  vga_inst/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_inst/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.175    -0.282    vga_inst/hCounter[6]
    SLICE_X69Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  vga_inst/hCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_inst/hCounter_0[5]
    SLICE_X69Y32         FDRE                                         r  vga_inst/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.844    -0.841    vga_inst/CLK_25
    SLICE_X69Y32         FDRE                                         r  vga_inst/hCounter_reg[5]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X69Y32         FDRE (Hold_fdre_C_D)         0.091    -0.495    vga_inst/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.762%)  route 0.124ns (33.238%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.583    -0.596    vga_inst/CLK_25
    SLICE_X69Y38         FDRE                                         r  vga_inst/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_inst/address_reg[11]/Q
                         net (fo=105, routed)         0.124    -0.331    vga_inst/out[11]
    SLICE_X69Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.223 r  vga_inst/address_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    vga_inst/address_reg[8]_i_1_n_4
    SLICE_X69Y38         FDRE                                         r  vga_inst/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.850    -0.835    vga_inst/CLK_25
    SLICE_X69Y38         FDRE                                         r  vga_inst/address_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X69Y38         FDRE (Hold_fdre_C_D)         0.105    -0.491    vga_inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.762%)  route 0.124ns (33.238%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.581    -0.598    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_inst/address_reg[3]/Q
                         net (fo=105, routed)         0.124    -0.333    vga_inst/out[3]
    SLICE_X69Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  vga_inst/address_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.225    vga_inst/address_reg[0]_i_3_n_4
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.847    -0.838    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[3]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X69Y36         FDRE (Hold_fdre_C_D)         0.105    -0.493    vga_inst/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.762%)  route 0.124ns (33.238%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.582    -0.597    vga_inst/CLK_25
    SLICE_X69Y37         FDRE                                         r  vga_inst/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  vga_inst/address_reg[7]/Q
                         net (fo=105, routed)         0.124    -0.332    vga_inst/out[7]
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  vga_inst/address_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.224    vga_inst/address_reg[4]_i_1_n_4
    SLICE_X69Y37         FDRE                                         r  vga_inst/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.848    -0.837    vga_inst/CLK_25
    SLICE_X69Y37         FDRE                                         r  vga_inst/address_reg[7]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X69Y37         FDRE (Hold_fdre_C_D)         0.105    -0.492    vga_inst/address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clk_wiz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y36     vga_inst/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y38     vga_inst/address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y38     vga_inst/address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y39     vga_inst/address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y39     vga_inst/address_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y39     vga_inst/address_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y39     vga_inst/address_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y40     vga_inst/address_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y36     vga_inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y38     vga_inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y38     vga_inst/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y36     vga_inst/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y36     vga_inst/address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y36     vga_inst/address_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y37     vga_inst/address_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y37     vga_inst/address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y37     vga_inst/address_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y37     vga_inst/address_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y38     vga_inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y38     vga_inst/address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y39     vga_inst/address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y39     vga_inst/address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y39     vga_inst/address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y39     vga_inst/address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y39     vga_inst/address_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y39     vga_inst/address_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y39     vga_inst/address_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y39     vga_inst/address_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clk_wiz
  To Clock:  CLK_50_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        7.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        12.030ns  (logic 0.580ns (4.821%)  route 11.450ns (95.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)        10.872    10.442    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X106Y82        LUT3 (Prop_lut3_I2_O)        0.124    10.566 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_325/O
                         net (fo=1, routed)           0.578    11.144    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_217
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.637    18.563    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.462    19.025    
                         clock uncertainty           -0.084    18.942    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.582    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 0.580ns (4.828%)  route 11.432ns (95.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)        10.991    10.561    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X106Y77        LUT4 (Prop_lut4_I1_O)        0.124    10.685 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_131/O
                         net (fo=1, routed)           0.441    11.126    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_118
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.631    18.557    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    19.019    
                         clock uncertainty           -0.084    18.936    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.576    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        11.710ns  (logic 0.580ns (4.953%)  route 11.130ns (95.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)        10.472    10.043    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X106Y72        LUT4 (Prop_lut4_I1_O)        0.124    10.167 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_167/O
                         net (fo=1, routed)           0.658    10.825    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_136
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.637    18.563    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    19.025    
                         clock uncertainty           -0.084    18.942    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.582    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 0.642ns (5.546%)  route 10.933ns (94.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y38         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)         10.383    10.015    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.124    10.139 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_141/O
                         net (fo=1, routed)           0.551    10.690    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_123
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.615    18.541    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    19.017    
                         clock uncertainty           -0.084    18.933    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.573    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        11.472ns  (logic 0.642ns (5.596%)  route 10.830ns (94.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y38         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)         10.489    10.121    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.245 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_157/O
                         net (fo=1, routed)           0.341    10.586    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_131
    RAMB36_X0Y9          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.614    18.540    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    19.016    
                         clock uncertainty           -0.084    18.932    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.572    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 0.642ns (5.620%)  route 10.781ns (94.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y38         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)         10.440    10.072    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.124    10.196 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_127/O
                         net (fo=1, routed)           0.341    10.537    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_116
    RAMB36_X0Y7          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.609    18.535    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    19.011    
                         clock uncertainty           -0.084    18.927    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.567    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 0.642ns (5.763%)  route 10.498ns (94.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y38         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)         10.157     9.789    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.124     9.913 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_137/O
                         net (fo=1, routed)           0.341    10.254    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_121
    RAMB36_X0Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.612    18.538    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    19.014    
                         clock uncertainty           -0.084    18.930    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.570    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        11.066ns  (logic 0.642ns (5.801%)  route 10.424ns (94.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y38         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)         10.083     9.716    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.840 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_223/O
                         net (fo=1, routed)           0.341    10.181    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_164
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.612    18.538    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    19.014    
                         clock uncertainty           -0.084    18.930    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.570    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        11.076ns  (logic 0.580ns (5.237%)  route 10.496ns (94.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)        10.055     9.625    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     9.749 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_151/O
                         net (fo=1, routed)           0.441    10.190    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_128
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.642    18.568    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    19.030    
                         clock uncertainty           -0.084    18.947    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.587    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.587    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.642ns (5.877%)  route 10.281ns (94.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.726    -0.886    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y38         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          9.940     9.573    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y7           LUT4 (Prop_lut4_I3_O)        0.124     9.697 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_185/O
                         net (fo=1, routed)           0.341    10.038    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_145
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.614    18.540    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    19.016    
                         clock uncertainty           -0.084    18.932    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.572    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  8.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 debounce_inst/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.590    -0.589    debounce_inst/CLK_50
    SLICE_X26Y49         FDRE                                         r  debounce_inst/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  debounce_inst/c_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    debounce_inst/c_reg[14]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  debounce_inst/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    debounce_inst/c_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.089 r  debounce_inst/c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    debounce_inst/c_reg[16]_i_1_n_7
    SLICE_X26Y50         FDRE                                         r  debounce_inst/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.846    -0.839    debounce_inst/CLK_50
    SLICE_X26Y50         FDRE                                         r  debounce_inst/c_reg[16]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134    -0.198    debounce_inst/c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 debounce_inst/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst/c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.590    -0.589    debounce_inst/CLK_50
    SLICE_X26Y49         FDRE                                         r  debounce_inst/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  debounce_inst/c_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    debounce_inst/c_reg[14]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  debounce_inst/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    debounce_inst/c_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.076 r  debounce_inst/c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.076    debounce_inst/c_reg[16]_i_1_n_5
    SLICE_X26Y50         FDRE                                         r  debounce_inst/c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.846    -0.839    debounce_inst/CLK_50
    SLICE_X26Y50         FDRE                                         r  debounce_inst/c_reg[18]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134    -0.198    debounce_inst/c_reg[18]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov7670_controller_inst/i2c_sender_inst/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.589    -0.590    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X24Y45         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.395    ov7670_controller_inst/i2c_sender_inst/data_sr_reg_n_0_[2]
    SLICE_X25Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.350 r  ov7670_controller_inst/i2c_sender_inst/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    ov7670_controller_inst/i2c_sender_inst/data_sr[3]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.857    -0.828    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X25Y45         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[3]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.092    -0.485    ov7670_controller_inst/i2c_sender_inst/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/i2c_sender_inst/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov7670_controller_inst/i2c_sender_inst/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.593    -0.586    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X21Y46         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.087    -0.358    ov7670_controller_inst/i2c_sender_inst/data_sr_reg_n_0_[21]
    SLICE_X20Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.313 r  ov7670_controller_inst/i2c_sender_inst/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ov7670_controller_inst/i2c_sender_inst/data_sr[22]_i_1_n_0
    SLICE_X20Y46         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.862    -0.823    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X20Y46         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[22]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.120    -0.453    ov7670_controller_inst/i2c_sender_inst/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debounce_inst/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst/c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.590    -0.589    debounce_inst/CLK_50
    SLICE_X26Y49         FDRE                                         r  debounce_inst/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  debounce_inst/c_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    debounce_inst/c_reg[14]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  debounce_inst/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    debounce_inst/c_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.053 r  debounce_inst/c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.053    debounce_inst/c_reg[16]_i_1_n_6
    SLICE_X26Y50         FDRE                                         r  debounce_inst/c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.846    -0.839    debounce_inst/CLK_50
    SLICE_X26Y50         FDRE                                         r  debounce_inst/c_reg[17]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134    -0.198    debounce_inst/c_reg[17]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 debounce_inst/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.590    -0.589    debounce_inst/CLK_50
    SLICE_X26Y49         FDRE                                         r  debounce_inst/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  debounce_inst/c_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    debounce_inst/c_reg[14]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  debounce_inst/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    debounce_inst/c_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.051 r  debounce_inst/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.051    debounce_inst/c_reg[16]_i_1_n_4
    SLICE_X26Y50         FDRE                                         r  debounce_inst/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.846    -0.839    debounce_inst/CLK_50
    SLICE_X26Y50         FDRE                                         r  debounce_inst/c_reg[19]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134    -0.198    debounce_inst/c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 debounce_inst/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.590    -0.589    debounce_inst/CLK_50
    SLICE_X26Y49         FDRE                                         r  debounce_inst/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  debounce_inst/c_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    debounce_inst/c_reg[14]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  debounce_inst/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    debounce_inst/c_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.102 r  debounce_inst/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.102    debounce_inst/c_reg[16]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.049 r  debounce_inst/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.049    debounce_inst/c_reg[20]_i_1_n_7
    SLICE_X26Y51         FDRE                                         r  debounce_inst/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.846    -0.839    debounce_inst/CLK_50
    SLICE_X26Y51         FDRE                                         r  debounce_inst/c_reg[20]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.134    -0.198    debounce_inst/c_reg[20]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov7670_controller_inst/i2c_sender_inst/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.589    -0.590    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X24Y45         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.363    ov7670_controller_inst/i2c_sender_inst/data_sr_reg_n_0_[11]
    SLICE_X25Y45         LUT3 (Prop_lut3_I0_O)        0.048    -0.315 r  ov7670_controller_inst/i2c_sender_inst/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    ov7670_controller_inst/i2c_sender_inst/data_sr[12]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.857    -0.828    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X25Y45         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[12]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.107    -0.470    ov7670_controller_inst/i2c_sender_inst/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ov7670_controller_inst/i2c_sender_inst/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.589    -0.590    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X25Y45         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.403    ov7670_controller_inst/i2c_sender_inst/data_sr_reg_n_0_[1]
    SLICE_X24Y45         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.857    -0.828    ov7670_controller_inst/i2c_sender_inst/CLK_50
    SLICE_X24Y45         FDRE                                         r  ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.013    -0.564    ov7670_controller_inst/i2c_sender_inst/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 debounce_inst/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce_inst/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.590    -0.589    debounce_inst/CLK_50
    SLICE_X26Y49         FDRE                                         r  debounce_inst/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  debounce_inst/c_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    debounce_inst/c_reg[14]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  debounce_inst/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    debounce_inst/c_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.102 r  debounce_inst/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.102    debounce_inst/c_reg[16]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.036 r  debounce_inst/c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.036    debounce_inst/c_reg[20]_i_1_n_5
    SLICE_X26Y51         FDRE                                         r  debounce_inst/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.846    -0.839    debounce_inst/CLK_50
    SLICE_X26Y51         FDRE                                         r  debounce_inst/c_reg[22]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.134    -0.198    debounce_inst/c_reg[22]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y0      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y21     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y2      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y1      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y18     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y3      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y4      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y19     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y2      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y5      blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y46     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y46     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y43      ov7670_controller_inst/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y43     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y43     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y43     blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y43     ov7670_controller_inst/i2c_sender_inst/busy_sr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y43     ov7670_controller_inst/i2c_sender_inst/busy_sr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y44     ov7670_controller_inst/i2c_sender_inst/busy_sr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y44     ov7670_controller_inst/i2c_sender_inst/busy_sr_reg[16]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y46     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y46     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[24]_srl2___ov7670_controller_inst_i2c_sender_inst_data_sr_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y46     ov7670_controller_inst/i2c_sender_inst/busy_sr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y45     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y45     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y45     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y45     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y45     ov7670_controller_inst/i2c_sender_inst/data_sr_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clk_wiz
  To Clock:  CLK_25_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       10.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.716ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        8.782ns  (logic 1.483ns (16.886%)  route 7.299ns (83.114%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 19.113 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.725    19.113    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y35         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y35         FDRE (Prop_fdre_C_Q)         0.456    19.569 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.399    23.969    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X33Y83         LUT6 (Prop_lut6_I2_O)        0.124    24.093 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    24.093    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_20_n_0
    SLICE_X33Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    24.338 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    24.338    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X33Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    24.442 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.900    27.342    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I0_O)        0.316    27.658 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.658    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X55Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    27.896 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000    27.896    vga_inst/doutb[6]
    SLICE_X55Y38         FDRE                                         r  vga_inst/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.547    38.474    vga_inst/CLK_25
    SLICE_X55Y38         FDRE                                         r  vga_inst/vga_green_reg[2]/C
                         clock pessimism              0.288    38.762    
                         clock uncertainty           -0.215    38.547    
    SLICE_X55Y38         FDRE (Setup_fdre_C_D)        0.064    38.611    vga_inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.611    
                         arrival time                         -27.896    
  -------------------------------------------------------------------
                         slack                                 10.716    

Slack (MET) :             10.931ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        8.618ns  (logic 1.509ns (17.509%)  route 7.109ns (82.491%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 19.112 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.724    19.112    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y37         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.518    19.630 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         4.244    23.874    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y83         LUT6 (Prop_lut6_I4_O)        0.124    23.998 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    23.998    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_19_n_0
    SLICE_X32Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    24.239 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    24.239    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_9_n_0
    SLICE_X32Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    24.337 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.866    27.203    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.319    27.522 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.522    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X54Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    27.731 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000    27.731    vga_inst/doutb[10]
    SLICE_X54Y39         FDRE                                         r  vga_inst/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.548    38.475    vga_inst/CLK_25
    SLICE_X54Y39         FDRE                                         r  vga_inst/vga_red_reg[2]/C
                         clock pessimism              0.288    38.763    
                         clock uncertainty           -0.215    38.548    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.113    38.661    vga_inst/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                         -27.731    
  -------------------------------------------------------------------
                         slack                                 10.931    

Slack (MET) :             11.037ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        8.462ns  (logic 1.518ns (17.939%)  route 6.944ns (82.061%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 19.112 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.724    19.112    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y37         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.518    19.630 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         4.150    23.780    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124    23.904 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    23.904    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_20_n_0
    SLICE_X32Y81         MUXF7 (Prop_muxf7_I1_O)      0.247    24.151 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    24.151    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_9_n_0
    SLICE_X32Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    24.249 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_3/O
                         net (fo=1, routed)           2.794    27.043    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_3_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I0_O)        0.319    27.362 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.362    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X55Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    27.574 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000    27.574    vga_inst/doutb[11]
    SLICE_X55Y38         FDRE                                         r  vga_inst/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.547    38.474    vga_inst/CLK_25
    SLICE_X55Y38         FDRE                                         r  vga_inst/vga_red_reg[3]/C
                         clock pessimism              0.288    38.762    
                         clock uncertainty           -0.215    38.547    
    SLICE_X55Y38         FDRE (Setup_fdre_C_D)        0.064    38.611    vga_inst/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.611    
                         arrival time                         -27.574    
  -------------------------------------------------------------------
                         slack                                 11.037    

Slack (MET) :             11.060ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        8.489ns  (logic 1.541ns (18.154%)  route 6.948ns (81.846%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 19.112 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.724    19.112    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y37         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.518    19.630 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         4.265    23.896    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124    24.020 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    24.020    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_19_n_0
    SLICE_X34Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    24.261 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    24.261    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9_n_0
    SLICE_X34Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    24.359 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           2.682    27.041    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.319    27.360 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.360    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X54Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    27.601 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000    27.601    vga_inst/doutb[8]
    SLICE_X54Y40         FDRE                                         r  vga_inst/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.548    38.475    vga_inst/CLK_25
    SLICE_X54Y40         FDRE                                         r  vga_inst/vga_red_reg[0]/C
                         clock pessimism              0.288    38.763    
                         clock uncertainty           -0.215    38.548    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.113    38.661    vga_inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                         -27.601    
  -------------------------------------------------------------------
                         slack                                 11.060    

Slack (MET) :             11.167ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        8.382ns  (logic 1.548ns (18.467%)  route 6.834ns (81.533%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 19.112 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.724    19.112    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y37         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.518    19.630 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         4.364    23.995    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X24Y15         LUT6 (Prop_lut6_I4_O)        0.124    24.119 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    24.119    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_28_n_0
    SLICE_X24Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    24.364 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.364    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_13_n_0
    SLICE_X24Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    24.468 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           2.470    26.938    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I3_O)        0.316    27.254 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.254    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X54Y39         MUXF7 (Prop_muxf7_I0_O)      0.241    27.495 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000    27.495    vga_inst/doutb[5]
    SLICE_X54Y39         FDRE                                         r  vga_inst/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.548    38.475    vga_inst/CLK_25
    SLICE_X54Y39         FDRE                                         r  vga_inst/vga_green_reg[1]/C
                         clock pessimism              0.288    38.763    
                         clock uncertainty           -0.215    38.548    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.113    38.661    vga_inst/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                         -27.495    
  -------------------------------------------------------------------
                         slack                                 11.167    

Slack (MET) :             11.182ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        8.367ns  (logic 1.509ns (18.035%)  route 6.858ns (81.965%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 19.112 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.724    19.112    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y37         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.518    19.630 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         4.117    23.747    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.871 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    23.871    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_19_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    24.112 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    24.112    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I0_O)      0.098    24.210 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           2.741    26.952    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.319    27.271 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.271    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X54Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    27.480 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000    27.480    vga_inst/doutb[4]
    SLICE_X54Y40         FDRE                                         r  vga_inst/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.548    38.475    vga_inst/CLK_25
    SLICE_X54Y40         FDRE                                         r  vga_inst/vga_green_reg[0]/C
                         clock pessimism              0.288    38.763    
                         clock uncertainty           -0.215    38.548    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.113    38.661    vga_inst/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                         -27.480    
  -------------------------------------------------------------------
                         slack                                 11.182    

Slack (MET) :             11.207ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        8.293ns  (logic 1.481ns (17.858%)  route 6.812ns (82.142%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 19.112 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.724    19.112    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y37         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.518    19.630 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         4.145    23.775    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X33Y80         LUT6 (Prop_lut6_I4_O)        0.124    23.899 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    23.899    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_22_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    24.116 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    24.116    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10_n_0
    SLICE_X33Y80         MUXF8 (Prop_muxf8_I1_O)      0.094    24.210 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.668    26.878    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.316    27.194 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.194    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X55Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    27.406 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000    27.406    vga_inst/doutb[9]
    SLICE_X55Y39         FDRE                                         r  vga_inst/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.548    38.475    vga_inst/CLK_25
    SLICE_X55Y39         FDRE                                         r  vga_inst/vga_red_reg[1]/C
                         clock pessimism              0.288    38.763    
                         clock uncertainty           -0.215    38.548    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)        0.064    38.612    vga_inst/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                         -27.406    
  -------------------------------------------------------------------
                         slack                                 11.207    

Slack (MET) :             11.260ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        8.285ns  (logic 1.453ns (17.538%)  route 6.832ns (82.462%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 19.113 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.725    19.113    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y35         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y35         FDRE (Prop_fdre_C_Q)         0.456    19.569 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         3.943    23.512    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.124    23.636 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    23.636    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_20_n_0
    SLICE_X34Y80         MUXF7 (Prop_muxf7_I1_O)      0.247    23.883 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.883    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9_n_0
    SLICE_X34Y80         MUXF8 (Prop_muxf8_I0_O)      0.098    23.981 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.889    26.870    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I0_O)        0.319    27.189 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.189    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X54Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    27.398 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    27.398    vga_inst/doutb[3]
    SLICE_X54Y36         FDRE                                         r  vga_inst/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.545    38.472    vga_inst/CLK_25
    SLICE_X54Y36         FDRE                                         r  vga_inst/vga_blue_reg[3]/C
                         clock pessimism              0.288    38.760    
                         clock uncertainty           -0.215    38.545    
    SLICE_X54Y36         FDRE (Setup_fdre_C_D)        0.113    38.658    vga_inst/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -27.398    
  -------------------------------------------------------------------
                         slack                                 11.260    

Slack (MET) :             11.276ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        8.269ns  (logic 1.479ns (17.885%)  route 6.790ns (82.115%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 19.113 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.725    19.113    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y35         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y35         FDRE (Prop_fdre_C_Q)         0.456    19.569 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         3.721    23.290    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.124    23.414 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    23.414    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_19_n_0
    SLICE_X35Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    23.652 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.652    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_9_n_0
    SLICE_X35Y80         MUXF8 (Prop_muxf8_I0_O)      0.104    23.756 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           3.070    26.826    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I0_O)        0.316    27.142 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.142    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X54Y36         MUXF7 (Prop_muxf7_I0_O)      0.241    27.383 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000    27.383    vga_inst/doutb[7]
    SLICE_X54Y36         FDRE                                         r  vga_inst/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.545    38.472    vga_inst/CLK_25
    SLICE_X54Y36         FDRE                                         r  vga_inst/vga_green_reg[3]/C
                         clock pessimism              0.288    38.760    
                         clock uncertainty           -0.215    38.545    
    SLICE_X54Y36         FDRE (Setup_fdre_C_D)        0.113    38.658    vga_inst/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -27.383    
  -------------------------------------------------------------------
                         slack                                 11.276    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clk_wiz rise@40.000ns - CLK_50_clk_wiz rise@20.000ns)
  Data Path Delay:        5.894ns  (logic 1.786ns (30.300%)  route 4.108ns (69.700%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.949    19.338    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.366 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.431    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.856 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           4.043    24.899    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_2[0]
    SLICE_X90Y31         LUT6 (Prop_lut6_I0_O)        0.124    25.023 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    25.023    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X90Y31         MUXF7 (Prop_muxf7_I0_O)      0.209    25.232 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000    25.232    vga_inst/doutb[1]
    SLICE_X90Y31         FDRE                                         r  vga_inst/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.609    38.536    vga_inst/CLK_25
    SLICE_X90Y31         FDRE                                         r  vga_inst/vga_blue_reg[1]/C
                         clock pessimism              0.288    38.824    
                         clock uncertainty           -0.215    38.609    
    SLICE_X90Y31         FDRE (Setup_fdre_C_D)        0.113    38.722    vga_inst/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                         -25.232    
  -------------------------------------------------------------------
                         slack                                 13.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.313ns (43.479%)  route 0.407ns (56.521%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.647    -0.531    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.327 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.407     0.080    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[0]
    SLICE_X90Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.125 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.125    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X90Y40         MUXF7 (Prop_muxf7_I1_O)      0.064     0.189 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.189    vga_inst/doutb[0]
    SLICE_X90Y40         FDRE                                         r  vga_inst/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.878    -0.807    vga_inst/CLK_25
    SLICE_X90Y40         FDRE                                         r  vga_inst/vga_blue_reg[0]/C
                         clock pessimism              0.556    -0.251    
                         clock uncertainty            0.215    -0.037    
    SLICE_X90Y40         FDRE (Hold_fdre_C_D)         0.134     0.097    vga_inst/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.426ns (55.710%)  route 0.339ns (44.290%))
  Logic Levels:           3  (LUT5=1 MUXF7=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.579    -0.600    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=93, routed)          0.223    -0.213    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X54Y38         MUXF7 (Prop_muxf7_S_O)       0.090    -0.123 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.116    -0.007    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I3_O)        0.108     0.101 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.101    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X54Y39         MUXF7 (Prop_muxf7_I1_O)      0.064     0.165 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.165    vga_inst/doutb[10]
    SLICE_X54Y39         FDRE                                         r  vga_inst/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.846    -0.839    vga_inst/CLK_25
    SLICE_X54Y39         FDRE                                         r  vga_inst/vga_red_reg[2]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.215    -0.069    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.134     0.065    vga_inst/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.453ns (58.425%)  route 0.322ns (41.575%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.580    -0.599    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y37         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         0.216    -0.219    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.174 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    -0.174    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_n_0
    SLICE_X55Y37         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.112 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.107    -0.005    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_8_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I3_O)        0.108     0.103 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.103    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X55Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     0.177 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.177    vga_inst/doutb[6]
    SLICE_X55Y38         FDRE                                         r  vga_inst/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.846    -0.839    vga_inst/CLK_25
    SLICE_X55Y38         FDRE                                         r  vga_inst/vga_green_reg[2]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.215    -0.069    
    SLICE_X55Y38         FDRE (Hold_fdre_C_D)         0.105     0.036    vga_inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.273ns (31.898%)  route 0.583ns (68.102%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.583    -0.596    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X82Y34         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=24, routed)          0.583     0.151    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X90Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.196 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.196    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X90Y31         MUXF7 (Prop_muxf7_I1_O)      0.064     0.260 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.260    vga_inst/doutb[1]
    SLICE_X90Y31         FDRE                                         r  vga_inst/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.870    -0.815    vga_inst/CLK_25
    SLICE_X90Y31         FDRE                                         r  vga_inst/vga_blue_reg[1]/C
                         clock pessimism              0.556    -0.259    
                         clock uncertainty            0.215    -0.045    
    SLICE_X90Y31         FDRE (Hold_fdre_C_D)         0.134     0.089    vga_inst/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.485ns (59.265%)  route 0.333ns (40.735%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.612    -0.566    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.362 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.213    -0.149    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_78[0]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.104 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    -0.104    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.040 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.120     0.080    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_8_n_0
    SLICE_X54Y36         LUT5 (Prop_lut5_I3_O)        0.108     0.188 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.188    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X54Y36         MUXF7 (Prop_muxf7_I1_O)      0.064     0.252 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.252    vga_inst/doutb[3]
    SLICE_X54Y36         FDRE                                         r  vga_inst/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.843    -0.842    vga_inst/CLK_25
    SLICE_X54Y36         FDRE                                         r  vga_inst/vga_blue_reg[3]/C
                         clock pessimism              0.556    -0.286    
                         clock uncertainty            0.215    -0.072    
    SLICE_X54Y36         FDRE (Hold_fdre_C_D)         0.134     0.062    vga_inst/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.226ns (26.996%)  route 0.611ns (73.004%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.577    -0.602    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y37         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.611     0.150    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X55Y39         MUXF7 (Prop_muxf7_S_O)       0.085     0.235 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.235    vga_inst/doutb[9]
    SLICE_X55Y39         FDRE                                         r  vga_inst/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.846    -0.839    vga_inst/CLK_25
    SLICE_X55Y39         FDRE                                         r  vga_inst/vga_red_reg[1]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.215    -0.069    
    SLICE_X55Y39         FDRE (Hold_fdre_C_D)         0.105     0.036    vga_inst/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.443ns (50.586%)  route 0.433ns (49.414%))
  Logic Levels:           3  (LUT5=1 MUXF7=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.579    -0.600    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=93, routed)          0.255    -0.181    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X54Y38         MUXF7 (Prop_muxf7_S_O)       0.096    -0.085 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.178     0.093    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_8_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.108     0.201 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.201    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X54Y40         MUXF7 (Prop_muxf7_I1_O)      0.075     0.276 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.276    vga_inst/doutb[8]
    SLICE_X54Y40         FDRE                                         r  vga_inst/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.847    -0.838    vga_inst/CLK_25
    SLICE_X54Y40         FDRE                                         r  vga_inst/vga_red_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.215    -0.068    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.134     0.066    vga_inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.322ns (37.750%)  route 0.531ns (62.250%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.644    -0.534    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.330 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.531     0.201    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X90Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.246 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.246    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X90Y31         MUXF7 (Prop_muxf7_I0_O)      0.073     0.319 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.319    vga_inst/doutb[2]
    SLICE_X90Y31         FDRE                                         r  vga_inst/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.870    -0.815    vga_inst/CLK_25
    SLICE_X90Y31         FDRE                                         r  vga_inst/vga_blue_reg[2]/C
                         clock pessimism              0.556    -0.259    
                         clock uncertainty            0.215    -0.045    
    SLICE_X90Y31         FDRE (Hold_fdre_C_D)         0.134     0.089    vga_inst/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.426ns (47.521%)  route 0.470ns (52.479%))
  Logic Levels:           3  (LUT5=1 MUXF7=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.579    -0.600    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=93, routed)          0.295    -0.141    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X54Y37         MUXF7 (Prop_muxf7_S_O)       0.090    -0.051 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.176     0.125    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.108     0.233 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.233    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X54Y40         MUXF7 (Prop_muxf7_I1_O)      0.064     0.297 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.297    vga_inst/doutb[4]
    SLICE_X54Y40         FDRE                                         r  vga_inst/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.847    -0.838    vga_inst/CLK_25
    SLICE_X54Y40         FDRE                                         r  vga_inst/vga_green_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.215    -0.068    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.134     0.066    vga_inst/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_inst/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz rise@0.000ns - CLK_50_clk_wiz rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.237ns (26.303%)  route 0.664ns (73.697%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.577    -0.602    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y37         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.664     0.203    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X54Y39         MUXF7 (Prop_muxf7_S_O)       0.096     0.299 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.299    vga_inst/doutb[5]
    SLICE_X54Y39         FDRE                                         r  vga_inst/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.846    -0.839    vga_inst/CLK_25
    SLICE_X54Y39         FDRE                                         r  vga_inst/vga_green_reg[1]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.215    -0.069    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.134     0.065    vga_inst/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.234    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz
  To Clock:  CLK_50_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        13.170ns  (logic 0.456ns (3.462%)  route 12.714ns (96.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)        12.714    12.283    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y5          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.512    18.438    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.726    
                         clock uncertainty           -0.215    18.512    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    17.946    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -12.283    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        12.832ns  (logic 0.456ns (3.554%)  route 12.376ns (96.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)        12.376    11.945    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.518    18.444    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.732    
                         clock uncertainty           -0.215    18.518    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    17.952    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 0.456ns (3.650%)  route 12.038ns (96.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)        12.038    11.607    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y7          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.524    18.450    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.738    
                         clock uncertainty           -0.215    18.524    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    17.958    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.958    
                         arrival time                         -11.607    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 0.456ns (3.751%)  route 11.700ns (96.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)        11.700    11.269    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.527    18.453    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.741    
                         clock uncertainty           -0.215    18.527    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    17.961    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.961    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        11.818ns  (logic 0.456ns (3.858%)  route 11.362ns (96.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)        11.362    10.931    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y9          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.529    18.455    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.743    
                         clock uncertainty           -0.215    18.529    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    17.963    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 0.456ns (3.972%)  route 11.024ns (96.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)        11.024    10.593    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y10         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.519    18.445    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.733    
                         clock uncertainty           -0.215    18.519    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    17.953    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.953    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 0.456ns (4.093%)  route 10.686ns (95.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)        10.686    10.255    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y11         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.518    18.444    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.732    
                         clock uncertainty           -0.215    18.518    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    17.952    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             8.032ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        10.804ns  (logic 0.456ns (4.221%)  route 10.348ns (95.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)        10.348     9.917    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y12         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.516    18.442    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.730    
                         clock uncertainty           -0.215    18.516    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    17.950    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  8.032    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        10.795ns  (logic 0.580ns (5.373%)  route 10.215ns (94.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.728    -0.884    vga_inst/CLK_25
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.428 f  vga_inst/address_reg[18]/Q
                         net (fo=87, routed)          9.725     9.297    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.124     9.421 r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.490     9.911    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.603    18.529    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.817    
                         clock uncertainty           -0.215    18.603    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.160    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.160    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 vga_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz rise@20.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        10.466ns  (logic 0.456ns (4.357%)  route 10.010ns (95.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          1.725    -0.887    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_inst/address_reg[0]/Q
                         net (fo=105, routed)        10.010     9.579    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y13         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         1.512    18.438    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.726    
                         clock uncertainty           -0.215    18.512    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    17.946    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  8.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.584%)  route 0.826ns (85.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.583    -0.596    vga_inst/CLK_25
    SLICE_X69Y38         FDRE                                         r  vga_inst/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_inst/address_reg[9]/Q
                         net (fo=105, routed)         0.826     0.371    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X3Y2          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.888    -0.796    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y2          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.215    -0.026    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.157    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.504%)  route 0.831ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.581    -0.598    vga_inst/CLK_25
    SLICE_X69Y36         FDRE                                         r  vga_inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_inst/address_reg[3]/Q
                         net (fo=105, routed)         0.831     0.374    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.885    -0.799    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.215    -0.029    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.154    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.068%)  route 0.685ns (82.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.583    -0.596    vga_inst/CLK_25
    SLICE_X69Y39         FDRE                                         r  vga_inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_inst/address_reg[13]/Q
                         net (fo=47, routed)          0.685     0.230    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X70Y35         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.847    -0.838    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y35         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.215    -0.068    
    SLICE_X70Y35         FDRE (Hold_fdre_C_D)         0.066    -0.002    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.141ns (14.248%)  route 0.849ns (85.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.582    -0.597    vga_inst/CLK_25
    SLICE_X69Y37         FDRE                                         r  vga_inst/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  vga_inst/address_reg[7]/Q
                         net (fo=105, routed)         0.849     0.393    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.889    -0.795    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.240    
                         clock uncertainty            0.215    -0.025    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.158    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.764%)  route 0.700ns (83.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.584    -0.595    vga_inst/CLK_25
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_inst/address_reg[18]/Q
                         net (fo=87, routed)          0.700     0.246    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[6]
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.850    -0.835    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.215    -0.065    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070     0.005    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.660%)  route 0.705ns (83.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.583    -0.596    vga_inst/CLK_25
    SLICE_X69Y39         FDRE                                         r  vga_inst/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_inst/address_reg[15]/Q
                         net (fo=107, routed)         0.705     0.251    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[3]
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.850    -0.835    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.215    -0.065    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070     0.005    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.073%)  route 0.861ns (85.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.582    -0.597    vga_inst/CLK_25
    SLICE_X69Y37         FDRE                                         r  vga_inst/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  vga_inst/address_reg[6]/Q
                         net (fo=105, routed)         0.861     0.405    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.889    -0.795    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.240    
                         clock uncertainty            0.215    -0.025    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.158    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.857%)  route 0.695ns (83.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.584    -0.595    vga_inst/CLK_25
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_inst/address_reg[17]/Q
                         net (fo=87, routed)          0.695     0.242    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[5]
    SLICE_X82Y33         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.849    -0.836    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X82Y33         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.215    -0.066    
    SLICE_X82Y33         FDRE (Hold_fdre_C_D)         0.059    -0.007    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.686%)  route 0.704ns (83.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.584    -0.595    vga_inst/CLK_25
    SLICE_X69Y40         FDRE                                         r  vga_inst/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_inst/address_reg[16]/Q
                         net (fo=87, routed)          0.704     0.250    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[4]
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.850    -0.835    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.215    -0.065    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.066     0.001    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_inst/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz rise@0.000ns - CLK_25_clk_wiz rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.141ns (13.979%)  route 0.868ns (86.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/CLK_25_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=54, routed)          0.582    -0.597    vga_inst/CLK_25
    SLICE_X69Y37         FDRE                                         r  vga_inst/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  vga_inst/address_reg[4]/Q
                         net (fo=105, routed)         0.868     0.412    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/CLK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/CLK_100_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/CLK_50_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=242, routed)         0.889    -0.795    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y8          RAMB36E1                                     r  blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.240    
                         clock uncertainty            0.215    -0.025    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.158    blk_mem_gen_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.254    





