This folder contains all files related to packaging. The chip's pin list is given below.

| #   | Name  | Description  |
|:--- |:---   |:---          | 
| 1   | IN1   | ADC input 1  |
| 2   | IN2   | ADC input 2  |
| 3   | IN3   | ADC input 3  |
| 4   | VHI   | HI reference voltage, typically 0.9 V |
| 5   | VLO   | LO reference voltage, typically 0.3 V |
| 6   | IN4   | ADC input 4  |
| 7   | IN5   | ADC input 5  |
| 8   | IN6   | ADC input 6  |
| 9   | PAD   | Downbond to die paddle (connection optional) |
| 10  | AVSS  | Analog VSS. Serves as a reference potential output from chip to external analog circuitry.|
| 11  | RES   | Reset input. Shared among all ADCs.|
| 12  | IOVSS | VSS for digital output drivers |
| 13  | CK4   | ADC clock input 4 |
| 14  | CK5   | ADC clock input 5 |
| 15  | CK6   | ADC clock input 6 |
| 16  | VSS   | Digital logic VSS |
| 17  | OUT6  | ADC output 6 (digital bit stream) |
| 18  | OUT5  | ADC output 6 (digital bit stream) |
| 19  | OUT4  | ADC output 6 (digital bit stream) |
| 20  | IOVSS | VSS for digital output drivers |
| 21  | IOVDD | VDD for digital output drivers, typically 3 V |
| 22  | OUT3  | ADC output 3 (digital bit stream) |
| 23  | OUT2  | ADC output 2 (digital bit stream) |
| 24  | OUT1  | ADC output 1 (digital bit stream) |
| 25  | VDD   | Digital logic VDD, typically 1.2 V |
| 26  | CK1   | ADC clock input 1 |
| 27  | CK2   | ADC clock input 2 |
| 28  | CK3   | ADC clock input 3 |
| 29  | IOVDD | VDD for digital output drivers, typically 3 V |
| 30  | VLDO  | Output voltage of internal LDO. |
| 31  | VREF  | Reference voltage for internal LDO, typically 1.2 V |
| 32  | AVDD  | Analog VDD, typically 1.2 V |




