read -sv run_verilog_mid/adder_32b_10_85_f63d17e750e0c07b278449836c6a4bc5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_85_f63d17e750e0c07b278449836c6a4bc5_yosys.v
