Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 25 22:52:38 2023
| Host         : LAPTOP-5JGNVGD2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_on_board_timing_summary_routed.rpt -pb display_on_board_timing_summary_routed.pb -rpx display_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : display_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.382        0.000                      0                   22        0.275        0.000                      0                   22        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.382        0.000                      0                   22        0.275        0.000                      0                   22        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.959ns (53.812%)  route 1.681ns (46.188%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.231 r  seven_segment_array/clk_divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    seven_segment_array/clk_divider_instance/counter0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  seven_segment_array/clk_divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    seven_segment_array/clk_divider_instance/counter0_carry__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  seven_segment_array/clk_divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    seven_segment_array/clk_divider_instance/counter0_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.772 r  seven_segment_array/clk_divider_instance/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.881     8.653    seven_segment_array/clk_divider_instance/counter0_carry__2_n_4
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.306     8.959 r  seven_segment_array/clk_divider_instance/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.959    seven_segment_array/clk_divider_instance/counter_0[16]
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.079    15.341    seven_segment_array/clk_divider_instance/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 2.001ns (55.051%)  route 1.634ns (44.949%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.231 r  seven_segment_array/clk_divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    seven_segment_array/clk_divider_instance/counter0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  seven_segment_array/clk_divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    seven_segment_array/clk_divider_instance/counter0_carry__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  seven_segment_array/clk_divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    seven_segment_array/clk_divider_instance/counter0_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  seven_segment_array/clk_divider_instance/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.573    seven_segment_array/clk_divider_instance/counter0_carry__2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.795 r  seven_segment_array/clk_divider_instance/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.834     8.629    seven_segment_array/clk_divider_instance/counter0_carry__3_n_7
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.325     8.954 r  seven_segment_array/clk_divider_instance/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.954    seven_segment_array/clk_divider_instance/counter_0[17]
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.118    15.380    seven_segment_array/clk_divider_instance/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.863ns (53.813%)  route 1.599ns (46.187%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.231 r  seven_segment_array/clk_divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    seven_segment_array/clk_divider_instance/counter0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  seven_segment_array/clk_divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    seven_segment_array/clk_divider_instance/counter0_carry__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.679 r  seven_segment_array/clk_divider_instance/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.799     8.478    seven_segment_array/clk_divider_instance/counter0_carry__1_n_6
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.303     8.781 r  seven_segment_array/clk_divider_instance/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.781    seven_segment_array/clk_divider_instance/counter_0[10]
    SLICE_X2Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.599    15.022    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[10]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.081    15.342    seven_segment_array/clk_divider_instance/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.731ns (51.010%)  route 1.662ns (48.990%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.231 r  seven_segment_array/clk_divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    seven_segment_array/clk_divider_instance/counter0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.544 r  seven_segment_array/clk_divider_instance/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.862     8.406    seven_segment_array/clk_divider_instance/counter0_carry__0_n_4
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.306     8.712 r  seven_segment_array/clk_divider_instance/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.712    seven_segment_array/clk_divider_instance/counter_0[8]
    SLICE_X2Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.598    15.021    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[8]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.079    15.339    seven_segment_array/clk_divider_instance/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 1.749ns (52.116%)  route 1.607ns (47.884%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.231 r  seven_segment_array/clk_divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    seven_segment_array/clk_divider_instance/counter0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.565 r  seven_segment_array/clk_divider_instance/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.807     8.372    seven_segment_array/clk_divider_instance/counter0_carry__0_n_6
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.303     8.675 r  seven_segment_array/clk_divider_instance/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.675    seven_segment_array/clk_divider_instance/counter_0[6]
    SLICE_X2Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.598    15.021    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[6]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.077    15.337    seven_segment_array/clk_divider_instance/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.881ns (56.273%)  route 1.462ns (43.727%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.231 r  seven_segment_array/clk_divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    seven_segment_array/clk_divider_instance/counter0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  seven_segment_array/clk_divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    seven_segment_array/clk_divider_instance/counter0_carry__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  seven_segment_array/clk_divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    seven_segment_array/clk_divider_instance/counter0_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.698 r  seven_segment_array/clk_divider_instance/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.662     8.359    seven_segment_array/clk_divider_instance/counter0_carry__2_n_5
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.302     8.661 r  seven_segment_array/clk_divider_instance/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.661    seven_segment_array/clk_divider_instance/counter_0[15]
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.079    15.341    seven_segment_array/clk_divider_instance/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.633ns (50.623%)  route 1.593ns (49.377%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.231 r  seven_segment_array/clk_divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    seven_segment_array/clk_divider_instance/counter0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  seven_segment_array/clk_divider_instance/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.793     8.246    seven_segment_array/clk_divider_instance/counter0_carry__0_n_7
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.299     8.545 r  seven_segment_array/clk_divider_instance/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.545    seven_segment_array/clk_divider_instance/counter_0[5]
    SLICE_X1Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.598    15.021    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[5]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.029    15.289    seven_segment_array/clk_divider_instance/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 1.492ns (47.298%)  route 1.662ns (52.702%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.305 r  seven_segment_array/clk_divider_instance/counter0_carry/O[3]
                         net (fo=1, routed)           0.862     8.167    seven_segment_array/clk_divider_instance/counter0_carry_n_4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.306     8.473 r  seven_segment_array/clk_divider_instance/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.473    seven_segment_array/clk_divider_instance/counter_0[4]
    SLICE_X2Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.597    15.020    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[4]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_D)        0.079    15.338    seven_segment_array/clk_divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.977ns (63.127%)  route 1.155ns (36.873%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.231 r  seven_segment_array/clk_divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    seven_segment_array/clk_divider_instance/counter0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  seven_segment_array/clk_divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    seven_segment_array/clk_divider_instance/counter0_carry__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  seven_segment_array/clk_divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    seven_segment_array/clk_divider_instance/counter0_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.793 r  seven_segment_array/clk_divider_instance/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.355     8.148    seven_segment_array/clk_divider_instance/counter0_carry__2_n_6
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.303     8.451 r  seven_segment_array/clk_divider_instance/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.451    seven_segment_array/clk_divider_instance/counter_0[14]
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.081    15.343    seven_segment_array/clk_divider_instance/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 1.767ns (57.161%)  route 1.324ns (42.839%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.716     5.319    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  seven_segment_array/clk_divider_instance/counter_reg[1]/Q
                         net (fo=2, routed)           0.800     6.575    seven_segment_array/clk_divider_instance/counter[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.231 r  seven_segment_array/clk_divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    seven_segment_array/clk_divider_instance/counter0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  seven_segment_array/clk_divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    seven_segment_array/clk_divider_instance/counter0_carry__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.584 r  seven_segment_array/clk_divider_instance/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.524     8.108    seven_segment_array/clk_divider_instance/counter0_carry__1_n_5
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.302     8.410 r  seven_segment_array/clk_divider_instance/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.410    seven_segment_array/clk_divider_instance/counter_0[11]
    SLICE_X2Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.599    15.022    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[11]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.077    15.338    seven_segment_array/clk_divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_divider_instance/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.212ns (49.942%)  route 0.212ns (50.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  seven_segment_array/clk_divider_instance/clockfx_reg/Q
                         net (fo=3, routed)           0.212     1.896    seven_segment_array/counter_instance/clockfx
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.048     1.944 r  seven_segment_array/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.944    seven_segment_array/counter_instance/c[2]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    seven_segment_array/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.131     1.668    seven_segment_array/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_divider_instance/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.585%)  route 0.212ns (50.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  seven_segment_array/clk_divider_instance/clockfx_reg/Q
                         net (fo=3, routed)           0.212     1.896    seven_segment_array/counter_instance/clockfx
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     1.941 r  seven_segment_array/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.941    seven_segment_array/counter_instance/c[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    seven_segment_array/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120     1.657    seven_segment_array/counter_instance/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.518    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  seven_segment_array/clk_divider_instance/counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.891    seven_segment_array/clk_divider_instance/counter[0]
    SLICE_X1Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.936 r  seven_segment_array/clk_divider_instance/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    seven_segment_array/clk_divider_instance/counter_0[0]
    SLICE_X1Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.870     2.035    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.092     1.610    seven_segment_array/clk_divider_instance/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 seven_segment_array/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.754%)  route 0.269ns (56.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    seven_segment_array/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  seven_segment_array/counter_instance/c_reg[0]/Q
                         net (fo=21, routed)          0.269     1.954    seven_segment_array/counter_instance/c_reg[0]_0
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.999 r  seven_segment_array/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.999    seven_segment_array/counter_instance/c[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    seven_segment_array/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.121     1.642    seven_segment_array/counter_instance/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.254ns (51.756%)  route 0.237ns (48.244%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  seven_segment_array/clk_divider_instance/counter_reg[4]/Q
                         net (fo=2, routed)           0.124     1.805    seven_segment_array/clk_divider_instance/counter[4]
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  seven_segment_array/clk_divider_instance/counter[17]_i_2/O
                         net (fo=18, routed)          0.113     1.963    seven_segment_array/clk_divider_instance/counter[17]_i_2_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.045     2.008 r  seven_segment_array/clk_divider_instance/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.008    seven_segment_array/clk_divider_instance/counter_0[4]
    SLICE_X2Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.869     2.034    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.638    seven_segment_array/clk_divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.517%)  route 0.277ns (54.483%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_segment_array/clk_divider_instance/counter_reg[12]/Q
                         net (fo=2, routed)           0.107     1.768    seven_segment_array/clk_divider_instance/counter[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.813 r  seven_segment_array/clk_divider_instance/counter[17]_i_4/O
                         net (fo=18, routed)          0.169     1.982    seven_segment_array/clk_divider_instance/counter[17]_i_4_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.045     2.027 r  seven_segment_array/clk_divider_instance/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.027    seven_segment_array/clk_divider_instance/counter_0[15]
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[15]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.655    seven_segment_array/clk_divider_instance/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.254ns (49.650%)  route 0.258ns (50.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  seven_segment_array/clk_divider_instance/counter_reg[15]/Q
                         net (fo=2, routed)           0.157     1.840    seven_segment_array/clk_divider_instance/counter[15]
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  seven_segment_array/clk_divider_instance/counter[17]_i_3/O
                         net (fo=18, routed)          0.101     1.986    seven_segment_array/clk_divider_instance/counter[17]_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.045     2.031 r  seven_segment_array/clk_divider_instance/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.031    seven_segment_array/clk_divider_instance/counter_0[10]
    SLICE_X2Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[10]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121     1.654    seven_segment_array/clk_divider_instance/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.254ns (49.457%)  route 0.260ns (50.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  seven_segment_array/clk_divider_instance/counter_reg[15]/Q
                         net (fo=2, routed)           0.157     1.840    seven_segment_array/clk_divider_instance/counter[15]
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  seven_segment_array/clk_divider_instance/counter[17]_i_3/O
                         net (fo=18, routed)          0.103     1.988    seven_segment_array/clk_divider_instance/counter[17]_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.045     2.033 r  seven_segment_array/clk_divider_instance/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.033    seven_segment_array/clk_divider_instance/counter_0[11]
    SLICE_X2Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[11]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.653    seven_segment_array/clk_divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.139%)  route 0.345ns (59.861%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_segment_array/clk_divider_instance/counter_reg[12]/Q
                         net (fo=2, routed)           0.107     1.768    seven_segment_array/clk_divider_instance/counter[12]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.813 r  seven_segment_array/clk_divider_instance/counter[17]_i_4/O
                         net (fo=18, routed)          0.237     2.050    seven_segment_array/clk_divider_instance/counter[17]_i_4_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.045     2.095 r  seven_segment_array/clk_divider_instance/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.095    seven_segment_array/clk_divider_instance/counter_0[16]
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[16]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.655    seven_segment_array/clk_divider_instance/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_divider_instance/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_divider_instance/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.204%)  route 0.344ns (59.796%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_segment_array/clk_divider_instance/counter_reg[9]/Q
                         net (fo=2, routed)           0.160     1.820    seven_segment_array/clk_divider_instance/counter[9]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.865 r  seven_segment_array/clk_divider_instance/counter[17]_i_5/O
                         net (fo=18, routed)          0.183     2.049    seven_segment_array/clk_divider_instance/counter[17]_i_5_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.094 r  seven_segment_array/clk_divider_instance/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.094    seven_segment_array/clk_divider_instance/counter_0[8]
    SLICE_X2Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.870     2.035    seven_segment_array/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  seven_segment_array/clk_divider_instance/counter_reg[8]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.653    seven_segment_array/clk_divider_instance/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     cu/reg_dots_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     cu/reg_dots_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     cu/reg_dots_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     cu/reg_dots_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     cu/reg_dots_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     cu/reg_dots_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     cu/reg_dots_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     cu/reg_dots_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     cu/reg_enable_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     cu/reg_enable_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     cu/reg_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_segment_array/clk_divider_instance/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_segment_array/clk_divider_instance/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     seven_segment_array/clk_divider_instance/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     seven_segment_array/clk_divider_instance/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     seven_segment_array/clk_divider_instance/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     seven_segment_array/clk_divider_instance/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     seven_segment_array/clk_divider_instance/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     seven_segment_array/clk_divider_instance/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     cu/reg_enable_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     cu/reg_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     seven_segment_array/clk_divider_instance/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_segment_array/clk_divider_instance/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_segment_array/clk_divider_instance/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     seven_segment_array/clk_divider_instance/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     seven_segment_array/clk_divider_instance/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     seven_segment_array/clk_divider_instance/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     seven_segment_array/clk_divider_instance/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     seven_segment_array/clk_divider_instance/counter_reg[7]/C



