INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/image/sim/image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/average_pooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module average_pooling
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/image_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_input
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
