Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Nov  9 01:01:53 2024
| Host         : LAPTOP-D2QVBJO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file show_adder_sub_342_timing_summary_routed.rpt -pb show_adder_sub_342_timing_summary_routed.pb -rpx show_adder_sub_342_timing_summary_routed.rpx -warn_on_violation
| Design       : show_adder_sub_342
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          2           
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.363      -26.245                     20                   38        0.103        0.000                      0                   38        4.500        0.000                       0                    21  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
Clock_100Mhz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock_100Mhz       -1.330       -2.632                      2                   20        0.103        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Clock_100Mhz       Clock_100Mhz            -1.363      -23.614                     18                   18        0.106        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clock_100Mhz                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock_100Mhz
  To Clock:  Clock_100Mhz

Setup :            2  Failing Endpoints,  Worst Slack       -1.330ns,  Total Violation       -2.632ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LED_activating_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.453ns (16.276%)  route 2.330ns (83.724%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 r  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 r  reset_IBUF_inst/O
                         net (fo=20, routed)          2.330    12.727    U2/reset
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.056    12.783 r  U2/LED_activating_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.783    U2/LED_activating_counter[1]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591    11.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.035    11.439    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.014    11.453    U2/LED_activating_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LED_activating_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.453ns (16.455%)  route 2.300ns (83.545%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 r  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 r  reset_IBUF_inst/O
                         net (fo=20, routed)          2.300    12.697    U2/reset
    SLICE_X1Y13          LUT5 (Prop_lut5_I2_O)        0.056    12.753 r  U2/LED_activating_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.753    U2/LED_activating_counter[0]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591    11.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.035    11.439    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.013    11.452    U2/LED_activating_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 -1.301    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 U2/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 1.241ns (72.153%)  route 0.479ns (27.847%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.296     4.176    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.341     4.517 r  U2/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.479     4.996    U2/refresh_counter_reg[4]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.488 r  U2/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.488    U2/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.577 r  U2/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    U2/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  U2/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    U2/refresh_counter_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.896 r  U2/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.896    U2/refresh_counter_reg[16]_i_1_n_6
    SLICE_X0Y17          FDCE                                         r  U2/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.195    13.921    U2/Clock_100Mhz
    SLICE_X0Y17          FDCE                                         r  U2/refresh_counter_reg[17]/C
                         clock pessimism              0.229    14.150    
                         clock uncertainty           -0.035    14.115    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.056    14.171    U2/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.346ns  (required time - arrival time)
  Source:                 U2/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 1.170ns (70.954%)  route 0.479ns (29.046%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.296     4.176    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.341     4.517 r  U2/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.479     4.996    U2/refresh_counter_reg[4]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.488 r  U2/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.488    U2/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.577 r  U2/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    U2/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  U2/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    U2/refresh_counter_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.825 r  U2/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.825    U2/refresh_counter_reg[16]_i_1_n_7
    SLICE_X0Y17          FDCE                                         r  U2/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.195    13.921    U2/Clock_100Mhz
    SLICE_X0Y17          FDCE                                         r  U2/refresh_counter_reg[16]/C
                         clock pessimism              0.229    14.150    
                         clock uncertainty           -0.035    14.115    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.056    14.171    U2/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  8.346    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 U2/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 1.156ns (70.705%)  route 0.479ns (29.295%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.296     4.176    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.341     4.517 r  U2/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.479     4.996    U2/refresh_counter_reg[4]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.488 r  U2/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.488    U2/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.577 r  U2/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    U2/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.811 r  U2/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.811    U2/refresh_counter_reg[12]_i_1_n_4
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.196    13.922    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[15]/C
                         clock pessimism              0.229    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.056    14.172    U2/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.365ns  (required time - arrival time)
  Source:                 U2/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 1.152ns (70.633%)  route 0.479ns (29.367%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.296     4.176    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.341     4.517 r  U2/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.479     4.996    U2/refresh_counter_reg[4]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.488 r  U2/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.488    U2/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.577 r  U2/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    U2/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.807 r  U2/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.807    U2/refresh_counter_reg[12]_i_1_n_6
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.196    13.922    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[13]/C
                         clock pessimism              0.229    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.056    14.172    U2/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  8.365    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 U2/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 1.103ns (69.723%)  route 0.479ns (30.277%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.296     4.176    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.341     4.517 r  U2/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.479     4.996    U2/refresh_counter_reg[4]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.488 r  U2/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.488    U2/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.577 r  U2/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    U2/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.758 r  U2/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.758    U2/refresh_counter_reg[12]_i_1_n_5
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.196    13.922    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[14]/C
                         clock pessimism              0.229    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.056    14.172    U2/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 U2/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 1.081ns (69.296%)  route 0.479ns (30.704%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.296     4.176    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.341     4.517 r  U2/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.479     4.996    U2/refresh_counter_reg[4]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.488 r  U2/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.488    U2/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.577 r  U2/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    U2/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.736 r  U2/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.736    U2/refresh_counter_reg[12]_i_1_n_7
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.196    13.922    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[12]/C
                         clock pessimism              0.229    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.056    14.172    U2/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.450ns  (required time - arrival time)
  Source:                 U2/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.067ns (69.018%)  route 0.479ns (30.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.296     4.176    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.341     4.517 r  U2/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.479     4.996    U2/refresh_counter_reg[4]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.488 r  U2/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.488    U2/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.722 r  U2/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.722    U2/refresh_counter_reg[8]_i_1_n_4
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.196    13.922    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[11]/C
                         clock pessimism              0.229    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.056    14.172    U2/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  8.450    

Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 U2/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 1.063ns (68.938%)  route 0.479ns (31.062%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.296     4.176    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.341     4.517 r  U2/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.479     4.996    U2/refresh_counter_reg[4]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.488 r  U2/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.488    U2/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.718 r  U2/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.718    U2/refresh_counter_reg[8]_i_1_n_6
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.196    13.922    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[9]/C
                         clock pessimism              0.229    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.056    14.172    U2/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LED_activating_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 1.301ns (28.830%)  route 3.211ns (71.170%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.223     1.223 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.211     4.434    U2/reset
    SLICE_X1Y13          LUT5 (Prop_lut5_I2_O)        0.078     4.512 r  U2/LED_activating_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.512    U2/LED_activating_counter[0]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
                         clock pessimism              0.000     4.178    
                         clock uncertainty            0.035     4.213    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.195     4.408    U2/LED_activating_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LED_activating_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.255ns (11.390%)  route 1.980ns (88.610%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.980     2.190    U2/reset
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  U2/LED_activating_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.235    U2/LED_activating_counter[1]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.092     2.116    U2/LED_activating_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U2/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590     1.473    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U2/refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.739    U2/refresh_counter_reg[14]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  U2/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    U2/refresh_counter_reg[12]_i_1_n_5
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     1.986    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    U2/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U2/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U2/refresh_counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.740    U2/refresh_counter_reg[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  U2/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    U2/refresh_counter_reg[0]_i_1_n_5
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    U2/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U2/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U2/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.740    U2/refresh_counter_reg[10]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  U2/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    U2/refresh_counter_reg[8]_i_1_n_5
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.860     1.987    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    U2/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U2/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U2/refresh_counter_reg[6]/Q
                         net (fo=2, routed)           0.126     1.741    U2/refresh_counter_reg[6]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  U2/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    U2/refresh_counter_reg[4]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    U2/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 U2/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.285ns (69.521%)  route 0.125ns (30.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590     1.473    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U2/refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.739    U2/refresh_counter_reg[14]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  U2/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    U2/refresh_counter_reg[12]_i_1_n_4
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     1.986    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    U2/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 U2/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.285ns (69.521%)  route 0.125ns (30.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U2/refresh_counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.740    U2/refresh_counter_reg[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  U2/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    U2/refresh_counter_reg[0]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    U2/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 U2/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.285ns (69.521%)  route 0.125ns (30.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U2/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.740    U2/refresh_counter_reg[10]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  U2/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    U2/refresh_counter_reg[8]_i_1_n_4
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.860     1.987    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    U2/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 U2/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.285ns (69.318%)  route 0.126ns (30.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U2/refresh_counter_reg[6]/Q
                         net (fo=2, routed)           0.126     1.741    U2/refresh_counter_reg[6]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.885 r  U2/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    U2/refresh_counter_reg[4]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    U2/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  Clock_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    U2/LED_activating_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    U2/LED_activating_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    U2/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    U2/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    U2/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    U2/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    U2/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    U2/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    U2/refresh_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    U2/LED_activating_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    U2/LED_activating_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    U2/LED_activating_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    U2/LED_activating_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    U2/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    U2/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U2/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U2/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U2/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U2/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    U2/LED_activating_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    U2/LED_activating_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    U2/LED_activating_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    U2/LED_activating_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    U2/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    U2/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U2/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U2/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U2/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U2/refresh_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clock_100Mhz
  To Clock:  Clock_100Mhz

Setup :           18  Failing Endpoints,  Worst Slack       -1.363ns,  Total Violation      -23.614ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.363ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.397ns (14.992%)  route 2.251ns (85.008%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.251    12.648    U2/reset
    SLICE_X0Y16          FDCE                                         f  U2/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590    11.473    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[12]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.035    11.438    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.153    11.285    U2/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 -1.363    

Slack (VIOLATED) :        -1.363ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.397ns (14.992%)  route 2.251ns (85.008%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.251    12.648    U2/reset
    SLICE_X0Y16          FDCE                                         f  U2/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590    11.473    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[13]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.035    11.438    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.153    11.285    U2/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 -1.363    

Slack (VIOLATED) :        -1.363ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[14]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.397ns (14.992%)  route 2.251ns (85.008%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.251    12.648    U2/reset
    SLICE_X0Y16          FDCE                                         f  U2/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590    11.473    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[14]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.035    11.438    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.153    11.285    U2/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 -1.363    

Slack (VIOLATED) :        -1.363ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[15]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.397ns (14.992%)  route 2.251ns (85.008%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.251    12.648    U2/reset
    SLICE_X0Y16          FDCE                                         f  U2/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590    11.473    U2/Clock_100Mhz
    SLICE_X0Y16          FDCE                                         r  U2/refresh_counter_reg[15]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.035    11.438    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.153    11.285    U2/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 -1.363    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.397ns (15.151%)  route 2.223ns (84.849%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.223    12.620    U2/reset
    SLICE_X0Y15          FDCE                                         f  U2/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591    11.474    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[10]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.035    11.439    
    SLICE_X0Y15          FDCE (Recov_fdce_C_CLR)     -0.153    11.286    U2/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.397ns (15.151%)  route 2.223ns (84.849%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.223    12.620    U2/reset
    SLICE_X0Y15          FDCE                                         f  U2/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591    11.474    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[11]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.035    11.439    
    SLICE_X0Y15          FDCE (Recov_fdce_C_CLR)     -0.153    11.286    U2/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[8]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.397ns (15.151%)  route 2.223ns (84.849%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.223    12.620    U2/reset
    SLICE_X0Y15          FDCE                                         f  U2/refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591    11.474    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[8]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.035    11.439    
    SLICE_X0Y15          FDCE (Recov_fdce_C_CLR)     -0.153    11.286    U2/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[9]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.397ns (15.151%)  route 2.223ns (84.849%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.223    12.620    U2/reset
    SLICE_X0Y15          FDCE                                         f  U2/refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591    11.474    U2/Clock_100Mhz
    SLICE_X0Y15          FDCE                                         r  U2/refresh_counter_reg[9]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.035    11.439    
    SLICE_X0Y15          FDCE (Recov_fdce_C_CLR)     -0.153    11.286    U2/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.397ns (15.314%)  route 2.195ns (84.686%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.195    12.592    U2/reset
    SLICE_X0Y13          FDCE                                         f  U2/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591    11.474    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[0]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.035    11.439    
    SLICE_X0Y13          FDCE (Recov_fdce_C_CLR)     -0.153    11.286    U2/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 -1.307    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (Clock_100Mhz rise@10.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.397ns (15.314%)  route 2.195ns (84.686%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    U18                                               0.000    10.000 f  reset (IN)
                         net (fo=0)                   0.000    10.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.397    10.397 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.195    12.592    U2/reset
    SLICE_X0Y13          FDCE                                         f  U2/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591    11.474    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[1]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.035    11.439    
    SLICE_X0Y13          FDCE (Recov_fdce_C_CLR)     -0.153    11.286    U2/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 -1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[16]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.210ns (10.297%)  route 1.825ns (89.703%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.825     2.035    U2/reset
    SLICE_X0Y17          FDCE                                         f  U2/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     1.985    U2/Clock_100Mhz
    SLICE_X0Y17          FDCE                                         r  U2/refresh_counter_reg[16]/C
                         clock pessimism              0.000     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X0Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.929    U2/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[17]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.210ns (10.297%)  route 1.825ns (89.703%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.825     2.035    U2/reset
    SLICE_X0Y17          FDCE                                         f  U2/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     1.985    U2/Clock_100Mhz
    SLICE_X0Y17          FDCE                                         r  U2/refresh_counter_reg[17]/C
                         clock pessimism              0.000     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X0Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.929    U2/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.210ns (10.217%)  route 1.841ns (89.783%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.841     2.051    U2/reset
    SLICE_X0Y14          FDCE                                         f  U2/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[4]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X0Y14          FDCE (Remov_fdce_C_CLR)     -0.092     1.932    U2/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.210ns (10.217%)  route 1.841ns (89.783%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.841     2.051    U2/reset
    SLICE_X0Y14          FDCE                                         f  U2/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[5]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X0Y14          FDCE (Remov_fdce_C_CLR)     -0.092     1.932    U2/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.210ns (10.217%)  route 1.841ns (89.783%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.841     2.051    U2/reset
    SLICE_X0Y14          FDCE                                         f  U2/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[6]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X0Y14          FDCE (Remov_fdce_C_CLR)     -0.092     1.932    U2/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[7]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.210ns (10.217%)  route 1.841ns (89.783%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.841     2.051    U2/reset
    SLICE_X0Y14          FDCE                                         f  U2/refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y14          FDCE                                         r  U2/refresh_counter_reg[7]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X0Y14          FDCE (Remov_fdce_C_CLR)     -0.092     1.932    U2/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.210ns (10.064%)  route 1.872ns (89.936%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.872     2.082    U2/reset
    SLICE_X0Y13          FDCE                                         f  U2/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[0]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X0Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.932    U2/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.210ns (10.064%)  route 1.872ns (89.936%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.872     2.082    U2/reset
    SLICE_X0Y13          FDCE                                         f  U2/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[1]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X0Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.932    U2/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[2]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.210ns (10.064%)  route 1.872ns (89.936%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.872     2.082    U2/reset
    SLICE_X0Y13          FDCE                                         f  U2/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[2]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X0Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.932    U2/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/refresh_counter_reg[3]/CLR
                            (removal check against rising-edge clock Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock_100Mhz rise@0.000ns - Clock_100Mhz rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.210ns (10.064%)  route 1.872ns (89.936%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.872     2.082    U2/reset
    SLICE_X0Y13          FDCE                                         f  U2/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U2/Clock_100Mhz
    SLICE_X0Y13          FDCE                                         r  U2/refresh_counter_reg[3]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X0Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.932    U2/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.150    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            LED_Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.373ns  (logic 4.630ns (40.709%)  route 6.743ns (59.291%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_IBUF_inst/O
                         net (fo=2, routed)           3.047     4.349    U2/B3_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.097     4.446 r  U2/LED_Seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.931     5.377    U2/S3_out
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.097     5.474 r  U2/LED_Seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.766     8.240    LED_Seg_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         3.133    11.373 r  LED_Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.373    LED_Seg[6]
    W7                                                                r  LED_Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            LED_Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.305ns  (logic 4.639ns (41.035%)  route 6.666ns (58.965%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_IBUF_inst/O
                         net (fo=2, routed)           3.047     4.349    U2/B3_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.097     4.446 r  U2/LED_Seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.918     5.364    U2/S3_out
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.097     5.461 r  U2/LED_Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.701     8.162    LED_Seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.142    11.305 r  LED_Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.305    LED_Seg[2]
    U5                                                                r  LED_Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            LED_Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.267ns  (logic 4.654ns (41.309%)  route 6.612ns (58.691%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_IBUF_inst/O
                         net (fo=2, routed)           3.047     4.349    U2/B3_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.097     4.446 r  U2/LED_Seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.918     5.364    U2/S3_out
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.097     5.461 r  U2/LED_Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.648     8.109    LED_Seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.158    11.267 r  LED_Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.267    LED_Seg[4]
    U8                                                                r  LED_Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            LED_Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.191ns  (logic 4.655ns (41.593%)  route 6.536ns (58.407%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_IBUF_inst/O
                         net (fo=2, routed)           3.047     4.349    U2/B3_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.097     4.446 r  U2/LED_Seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.931     5.377    U2/S3_out
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.097     5.474 r  U2/LED_Seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.559     8.033    LED_Seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.158    11.191 r  LED_Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.191    LED_Seg[3]
    V8                                                                r  LED_Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            LED_Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.872ns  (logic 4.623ns (42.526%)  route 6.248ns (57.474%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_IBUF_inst/O
                         net (fo=2, routed)           3.047     4.349    U2/B3_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.097     4.446 r  U2/LED_Seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.616     5.062    U2/S3_out
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.097     5.159 r  U2/LED_Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.586     7.745    LED_Seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.127    10.872 r  LED_Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.872    LED_Seg[1]
    V5                                                                r  LED_Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            LED_Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.607ns  (logic 4.650ns (43.842%)  route 5.957ns (56.158%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_IBUF_inst/O
                         net (fo=2, routed)           3.047     4.349    U2/B3_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.097     4.446 f  U2/LED_Seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.304     4.750    U2/S3_out
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.097     4.847 r  U2/LED_Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.606     7.453    LED_Seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.154    10.607 r  LED_Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.607    LED_Seg[0]
    U7                                                                r  LED_Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            Error_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 4.531ns (49.332%)  route 4.653ns (50.668%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  B3_IBUF_inst/O
                         net (fo=2, routed)           3.303     4.606    B3_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.097     4.703 r  Error_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.350     6.053    Error_LED_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.131     9.184 r  Error_LED_OBUF_inst/O
                         net (fo=0)                   0.000     9.184    Error_LED
    W18                                                               r  Error_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            Error_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.471ns (64.636%)  route 0.805ns (35.364%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A2_IBUF_inst/O
                         net (fo=3, routed)           0.396     0.613    A2_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.658 r  Error_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.409     1.067    Error_LED_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.276 r  Error_LED_OBUF_inst/O
                         net (fo=0)                   0.000     2.276    Error_LED
    W18                                                               r  Error_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control
                            (input port)
  Destination:            LED_Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.298ns  (logic 1.543ns (46.795%)  route 1.755ns (53.205%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Control (IN)
                         net (fo=0)                   0.000     0.000    Control
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Control_IBUF_inst/O
                         net (fo=5, routed)           0.346     0.567    U2/Control_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.612 f  U2/LED_Seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.166     0.778    U2/S3_out
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.823 r  U2/LED_Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.242     2.066    LED_Seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.298 r  LED_Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.298    LED_Seg[0]
    U7                                                                r  LED_Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control
                            (input port)
  Destination:            LED_Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.423ns  (logic 1.517ns (44.306%)  route 1.906ns (55.694%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Control (IN)
                         net (fo=0)                   0.000     0.000    Control
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Control_IBUF_inst/O
                         net (fo=5, routed)           0.346     0.567    U2/Control_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.612 r  U2/LED_Seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.332     0.944    U2/S3_out
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.989 r  U2/LED_Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     2.217    LED_Seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.423 r  LED_Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.423    LED_Seg[1]
    V5                                                                r  LED_Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            LED_Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.530ns  (logic 1.529ns (43.306%)  route 2.001ns (56.694%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B1_IBUF_inst/O
                         net (fo=2, routed)           0.395     0.613    U2/B1_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.658 r  U2/LED_Seg_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.328     0.985    U2/S1_out
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.030 r  U2/LED_Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.279     2.309    LED_Seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.530 r  LED_Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.530    LED_Seg[2]
    U5                                                                r  LED_Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            LED_Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.545ns  (logic 1.544ns (43.553%)  route 2.001ns (56.447%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B1_IBUF_inst/O
                         net (fo=2, routed)           0.395     0.613    U2/B1_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.658 r  U2/LED_Seg_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.329     0.986    U2/S1_out
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.031 r  U2/LED_Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.278     2.309    LED_Seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.545 r  LED_Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.545    LED_Seg[4]
    U8                                                                r  LED_Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control
                            (input port)
  Destination:            LED_Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.552ns  (logic 1.547ns (43.569%)  route 2.004ns (56.431%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Control (IN)
                         net (fo=0)                   0.000     0.000    Control
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Control_IBUF_inst/O
                         net (fo=5, routed)           0.417     0.638    U2/Control_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.683 r  U2/LED_Seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.351     1.034    U2/S2_out
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.079 r  U2/LED_Seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.236     2.315    LED_Seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.552 r  LED_Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.552    LED_Seg[3]
    V8                                                                r  LED_Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control
                            (input port)
  Destination:            LED_Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.639ns  (logic 1.523ns (41.849%)  route 2.116ns (58.151%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Control (IN)
                         net (fo=0)                   0.000     0.000    Control
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Control_IBUF_inst/O
                         net (fo=5, routed)           0.417     0.638    U2/Control_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.683 r  U2/LED_Seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.351     1.034    U2/S2_out
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.079 r  U2/LED_Seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.348     2.427    LED_Seg_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.639 r  LED_Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.639    LED_Seg[6]
    W7                                                                r  LED_Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clock_100Mhz
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.653ns  (logic 3.717ns (48.572%)  route 3.936ns (51.428%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 f  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          1.380     5.899    U2/LED_activating_counter[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.101     6.000 r  U2/Anode_Activate_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.556     8.556    Anode_Activate_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.275    11.831 r  Anode_Activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.831    Anode_Activate[0]
    U2                                                                r  Anode_Activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 3.571ns (47.125%)  route 4.007ns (52.875%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 r  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          1.241     5.760    U2/LED_activating_counter[0]
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.097     5.857 r  U2/LED_Seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.766     8.623    LED_Seg_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         3.133    11.756 r  LED_Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.756    LED_Seg[6]
    W7                                                                r  LED_Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 3.565ns (47.334%)  route 3.966ns (52.666%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 r  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          1.380     5.899    U2/LED_activating_counter[0]
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.097     5.996 r  U2/LED_Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.586     8.582    LED_Seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.127    11.709 r  LED_Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.709    LED_Seg[1]
    V5                                                                r  LED_Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.515ns  (logic 3.701ns (49.253%)  route 3.814ns (50.747%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 f  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.937     5.456    U2/LED_activating_counter[1]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.097     5.553 r  U2/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.876     8.430    Anode_Activate_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.263    11.693 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.693    Anode_Activate[1]
    U4                                                                r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 3.583ns (48.145%)  route 3.860ns (51.855%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 r  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.937     5.456    U2/LED_activating_counter[1]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.097     5.553 r  U2/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.922     8.476    Anode_Activate_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.145    11.621 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.621    Anode_Activate[2]
    V4                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 3.596ns (48.620%)  route 3.800ns (51.380%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 r  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          1.241     5.760    U2/LED_activating_counter[0]
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.097     5.857 r  U2/LED_Seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.559     8.416    LED_Seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.158    11.574 r  LED_Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.574    LED_Seg[3]
    V8                                                                r  LED_Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.251ns  (logic 3.580ns (49.375%)  route 3.671ns (50.625%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 r  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          0.970     5.489    U2/LED_activating_counter[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.097     5.586 r  U2/LED_Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.701     8.287    LED_Seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.142    11.429 r  LED_Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.429    LED_Seg[2]
    U5                                                                r  LED_Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 3.596ns (49.813%)  route 3.623ns (50.187%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 r  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          0.975     5.494    U2/LED_activating_counter[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.097     5.591 r  U2/LED_Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.648     8.239    LED_Seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.158    11.396 r  LED_Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.396    LED_Seg[4]
    U8                                                                r  LED_Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 3.571ns (49.557%)  route 3.635ns (50.443%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 r  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          1.194     5.713    U2/LED_activating_counter[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.097     5.810 r  U2/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.440     8.251    Anode_Activate_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.133    11.383 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.383    Anode_Activate[3]
    W4                                                                r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 3.592ns (51.808%)  route 3.341ns (48.192%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.299     4.178    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.341     4.519 r  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          0.735     5.254    U2/LED_activating_counter[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.097     5.351 r  U2/LED_Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.606     7.957    LED_Seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.154    11.111 r  LED_Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.111    LED_Seg[0]
    U7                                                                r  LED_Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.418ns (48.507%)  route 1.506ns (51.493%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.263     1.878    U2/LED_activating_counter[1]
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.045     1.923 r  U2/LED_Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.242     3.166    LED_Seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.398 r  LED_Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.398    LED_Seg[0]
    U7                                                                r  LED_Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.991ns  (logic 1.397ns (46.717%)  route 1.594ns (53.283%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.488     2.104    U2/LED_activating_counter[1]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.045     2.149 r  U2/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.105     3.254    Anode_Activate_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.465 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.465    Anode_Activate[3]
    W4                                                                r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.422ns (47.472%)  route 1.574ns (52.528%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.338     1.953    U2/LED_activating_counter[1]
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.045     1.998 r  U2/LED_Seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.236     3.234    LED_Seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.470 r  LED_Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.470    LED_Seg[3]
    V8                                                                r  LED_Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.083ns  (logic 1.398ns (45.333%)  route 1.686ns (54.667%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.338     1.953    U2/LED_activating_counter[1]
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.045     1.998 r  U2/LED_Seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.348     3.346    LED_Seg_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.558 r  LED_Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.558    LED_Seg[6]
    W7                                                                r  LED_Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.455ns (47.072%)  route 1.636ns (52.928%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.487     2.103    U2/LED_activating_counter[1]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.043     2.146 r  U2/Anode_Activate_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.149     3.294    Anode_Activate_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     4.565 r  Anode_Activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.565    Anode_Activate[0]
    U2                                                                r  Anode_Activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.107ns  (logic 1.392ns (44.786%)  route 1.716ns (55.214%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.487     2.103    U2/LED_activating_counter[1]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.045     2.148 r  U2/LED_Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     3.376    LED_Seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.581 r  LED_Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.581    LED_Seg[1]
    V5                                                                r  LED_Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.407ns (45.243%)  route 1.703ns (54.757%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.424     2.039    U2/LED_activating_counter[1]
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.045     2.084 r  U2/LED_Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.279     3.363    LED_Seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.584 r  LED_Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.584    LED_Seg[2]
    U5                                                                r  LED_Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.122ns  (logic 1.422ns (45.543%)  route 1.700ns (54.457%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U2/LED_activating_counter_reg[1]/Q
                         net (fo=10, routed)          0.423     2.038    U2/LED_activating_counter[1]
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.045     2.083 r  U2/LED_Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.278     3.360    LED_Seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.596 r  LED_Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.596    LED_Seg[4]
    U8                                                                r  LED_Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.410ns (43.270%)  route 1.849ns (56.730%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          0.432     2.048    U2/LED_activating_counter[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.045     2.093 r  U2/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.416     3.509    Anode_Activate_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.733 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.733    Anode_Activate[2]
    V4                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LED_activating_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock_100Mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.292ns  (logic 1.451ns (44.085%)  route 1.841ns (55.915%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock_100Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U2/Clock_100Mhz
    SLICE_X1Y13          FDRE                                         r  U2/LED_activating_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U2/LED_activating_counter_reg[0]/Q
                         net (fo=11, routed)          0.432     2.048    U2/LED_activating_counter[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.048     2.096 r  U2/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.408     3.504    Anode_Activate_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     4.766 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.766    Anode_Activate[1]
    U4                                                                r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------





