<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>Test Report</title>
    <link href="style.css" rel="stylesheet" type="text/css"/></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function find_all(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sort_column(elem) {
    toggle_sort_states(elem);
    var colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    var key;
    if (elem.classList.contains('numeric')) {
        key = key_num;
    } else if (elem.classList.contains('result')) {
        key = key_result;
    } else {
        key = key_alpha;
    }
    sort_table(elem, key(colIndex));
}

function show_all_extras() {
    find_all('.col-result').forEach(show_extras);
}

function hide_all_extras() {
    find_all('.col-result').forEach(hide_extras);
}

function show_all_extras1() {
    find_all('.col-yname').forEach(show_extras);
}

function hide_all_extras1() {
    find_all('.col-yname').forEach(hide_extras);
}

function show_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.remove("collapsed");
    expandcollapse.classList.remove("expander");
    expandcollapse.classList.add("collapser");
}

function hide_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.add("collapsed");
    expandcollapse.classList.remove("collapser");
    expandcollapse.classList.add("expander");
}

function add_collapse() {
    // Add links for show/hide all
    var resulttable = find('table#results-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-result').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

    var resulttable = find('table#yaml-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras1()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras1()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-yname').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

}

function get_query_parameter(name) {
    var match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () {
    reset_sort_headers();

    add_collapse();

    toggle_sort_states(find('.initial-sort'));

    find_all('.sortable').forEach(function(elem) {
        elem.addEventListener("click",
                              function(event) {
                                  sort_column(elem);
                              }, false)
    });
    hide_all_extras1();

};

function sort_table(clicked, key_func) {
    var rows = find_all('.results-table-row');
    var reversed = !clicked.classList.contains('asc');
    var sorted_rows = sort(rows, key_func, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    var thead = document.getElementById("results-table-head");
    document.getElementById('results-table').remove();
    var parent = document.createElement("table");
    parent.id = "results-table";
    parent.appendChild(thead);
    sorted_rows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName("BODY")[0].appendChild(parent);
}

function sort(items, key_func, reversed) {
    var sort_array = items.map(function(item, i) {
        return [key_func(item), i];
    });
    var multiplier = reversed ? -1 : 1;

    sort_array.sort(function(a, b) {
        var key_a = a[0];
        var key_b = b[0];
        return multiplier * (key_a >= key_b ? 1 : -1);
    });

    return sort_array.map(function(item) {
        var index = item[1];
        return items[index];
    });
}

function key_alpha(col_index) {
    return function(elem) {
        return elem.childNodes[1].childNodes[col_index].firstChild.data.toLowerCase();
    };
}

function key_num(col_index) {
    return function(elem) {
        return parseFloat(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function key_result(col_index) {
    return function(elem) {
        var strings = ['Passed','Failed'];
        return strings.indexOf(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function reset_sort_headers() {
    find_all('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    find_all('.sortable').forEach(function(elem) {
        var icon = document.createElement("div");
        icon.className = "sort-icon";
        icon.textContent = "vvv";
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove("desc", "active");
        elem.classList.add("asc", "inactive");
    });
}

function toggle_sort_states(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        reset_sort_headers();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function is_all_rows_hidden(value) {
  return value.hidden == false;
}

function filter_table(elem) {
    var outcome_att = "data-test-result";
    var outcome = elem.getAttribute(outcome_att);
    class_outcome = outcome + " results-table-row";
    var outcome_rows = document.getElementsByClassName(class_outcome);

    for(var i = 0; i < outcome_rows.length; i++){
        outcome_rows[i].hidden = !elem.checked;
    }

    var rows = find_all('.results-table-row').filter(is_all_rows_hidden);
    var all_rows_hidden = rows.length == 0 ? true : false;
    var not_found_message = document.getElementById("not-found-message");
    not_found_message.hidden = !all_rows_hidden;
}

</script>
    <h1></h1>
    <p>Report generated on 2024-09-03 13:00 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v</p>
    <h2>Environment</h2>
    <table id="environment">
      <tr>
        <td>Riscof Version</td>
        <td>1.25.3</td></tr>
      <tr>
        <td>Riscv-arch-test Version/Commit Id</td>
        <td>3.9.1</td></tr>
      <tr>
        <td>DUT</td>
        <td>otter</td></tr>
      <tr>
        <td>Reference</td>
        <td>spike</td></tr>
      <tr>
        <td>ISA</td>
        <td>RV32I</td></tr>
      <tr>
        <td>User Spec Version</td>
        <td>2.3</td></tr>
      <tr>
        <td>Privilege Spec Version</td>
        <td>1.10</td></tr>
     </table>
     <h2>Yaml</h2>
      <table id="yaml-table">
      <thead id="yaml-table-head">
      <tr>
          <th col="yname">Name</th>
      </tr>
      </thead>
      <tbody>
          <tr>
            <td class="col-yname">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/otter_isa_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">hart_ids: [0]
hart0:
    ISA: RV32I
    physical_addr_sz: 32
    User_Spec_Version: '2.3'
    supported_xlen:
      - 32
    Privilege_Spec_Version: '1.10'
    hw_data_misaligned_support: false
    pmp_granularity: 0
    custom_exceptions:
    custom_interrupts:
    pte_ad_hw_update: false
    mtval_update: 0b11111111
    misa:
        rv32:
            accessible: true
            fields:
              - extensions
              - mxl
              -
                  -
                      - 26
                      - 29
            mxl:
                implemented: true
                description: Encodes the native base integer ISA width.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 30
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mxl[1:0] in [0x1]
                        wr_illegal:
                          - unchanged
            extensions:
                implemented: true
                description: Encodes the presence of the standard extensions, with
                    a single bit per letter of the alphabet.
                shadow:
                shadow_type: rw
                msb: 25
                lsb: 0
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - extensions[25:0] bitmask [0x100, 0x00000000]
                        wr_illegal:
                          - unchanged

        rv64:
            accessible: false
        description: misa is a read-write register reporting the ISA supported by
            the hart.
        address: 769
        priv_mode: M
        reset-val: 1073742080
    mstatus:
        rv32:
            accessible: true
            fields:
              - uie
              - sie
              - mie
              - upie
              - spie
              - mpie
              - spp
              - mpp
              - fs
              - xs
              - mprv
              - sum
              - mxr
              - tvm
              - tw
              - tsr
              - spelp
              - sd
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 9
                      - 10
                  -
                      - 24
                      - 30
            uie:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            sie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            mie:
                implemented: true
                description: Stores the state of the machine mode interrupts.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0:1
            upie:
                implemented: false
                description: Stores the state of the user mode interrupts prior to
                    the trap.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            spie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            mpie:
                implemented: true
                description: Stores the state of the machine mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            spp:
                implemented: false
                description: Stores the previous priority mode for supervisor.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            mpp:
                implemented: true
                description: Stores the previous priority mode for machine.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 11
                type: {ro_constant: 0}
            fs:
                implemented: false
                description: Encodes the status of the floating-point unit, including
                    the CSR fcsr and floating-point data registers.
                shadow:
                shadow_type: rw
                msb: 14
                lsb: 13
            xs:
                implemented: false
                description: Encodes the status of additional user-mode extensions
                    and associated state.
                shadow:
                shadow_type: rw
                msb: 16
                lsb: 15
            mprv:
                implemented: false
                description: Modifies the privilege level at which loads and stores
                    execute in all privilege modes.
                shadow:
                shadow_type: rw
                msb: 17
                lsb: 17
            sum:
                implemented: false
                description: Modifies the privilege with which S-mode loads and stores
                    access virtual memory.
                shadow:
                shadow_type: rw
                msb: 18
                lsb: 18
            mxr:
                implemented: false
                description: Modifies the privilege with which loads access virtual
                    memory.
                shadow:
                shadow_type: rw
                msb: 19
                lsb: 19
            tvm:
                implemented: false
                description: Supports intercepting supervisor virtual-memory management
                    operations.
                shadow:
                shadow_type: rw
                msb: 20
                lsb: 20
            tw:
                implemented: false
                description: Supports intercepting the WFI instruction.
                shadow:
                shadow_type: rw
                msb: 21
                lsb: 21
            tsr:
                implemented: false
                description: Supports intercepting the supervisor exception return
                    instruction.
                shadow:
                shadow_type: rw
                msb: 22
                lsb: 22
            spelp:
                implemented: false
                description: Supervisor mode previous expected-landing-pad (ELP) state.
                shadow:
                shadow_type: rw
                msb: 23
                lsb: 23
            sd:
                implemented: false
                description: Read-only bit that summarizes whether either the FS field
                    or XS field signals the presence of some dirty state.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
        rv64:
            accessible: false
        description: The mstatus register keeps track of and controls the hart’s current
            operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mstatush:
        rv32:
            accessible: true
            fields:
              - sbe
              - mbe
              - gva
              - mpv
              - mpelp
              -
                  -
                      - 0
                      - 3
                  -
                      - 8
                  -
                      - 10
                      - 31
            mpv:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
            gva:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for machine mode
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            sbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for supervisor mode
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            mpelp:
                implemented: false
                description: Machine mode previous expected-landing-pad (ELP) state.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
        rv64:
            accessible: false
        description: The mstatush register keeps track of and controls the hart’s
            current operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mvendorid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: 32-bit read-only register providing the JEDEC manufacturer ID
            of the provider of the core.
        address: 3857
        priv_mode: M
        reset-val: 0
    marchid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register encoding the base microarchitecture
            of the hart.
        address: 3858
        priv_mode: M
        reset-val: 0
    mimpid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: Provides a unique encoding of the version of the processor implementation.
        address: 3859
        priv_mode: M
        reset-val: 0
    mhartid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register containing the integer ID of the
            hardware thread running the code.
        address: 3860
        priv_mode: M
        reset-val: 0
    mtvec:
        rv32:
            accessible: true
            fields:
              - mode
              - base
            base:
                implemented: true
                description: Vector base address.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 2
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - base[29:0] bitmask [0x3FFFFFFF, 0x00000000]
                        wr_illegal:
                          - Unchanged
            mode:
                implemented: true
                description: Vector mode.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 0
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mode[1:0] in [0x0,0x1]
                        wr_illegal:
                          - Unchanged
        rv64:
            accessible: false
        description: MXLEN-bit read/write register that holds trap vector configuration.
        address: 773
        priv_mode: M
        reset-val: 0
    mideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Interrupt delegation Register.
        address: 771
        priv_mode: M
        reset-val: 0
    medeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Exception delegation Register.
        address: 770
        priv_mode: M
        reset-val: 0
    mip:
        rv32:
            accessible: true
            fields:
              - usip
              - ssip
              - vssip
              - msip
              - utip
              - stip
              - vstip
              - mtip
              - ueip
              - seip
              - vseip
              - meip
              - sgeip
              -
                  -
                      - 13
                      - 31
            usip:
                implemented: false
                description: User Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssip:
                implemented: false
                description: Supervisor Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssip:
                implemented: false
                description: VS-level Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msip:
                implemented: true
                description: Machine Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    ro_variable: true
            utip:
                implemented: false
                description: User Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stip:
                implemented: false
                description: Supervisor Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstip:
                implemented: false
                description: VS-level Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtip:
                implemented: true
                description: Machine Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    ro_variable: true
            ueip:
                implemented: false
                description: User External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seip:
                implemented: false
                description: Supervisor External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseip:
                implemented: false
                description: VS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meip:
                implemented: true
                description: Machine External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    ro_variable: true
            sgeip:
                implemented: false
                description: HS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mip register is an MXLEN-bit read/write register containing
            information on pending interrupts.
        address: 836
        priv_mode: M
        reset-val: 0
    hie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hie register is an HSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x604
        priv_mode: H
        reset-val: 0
    mie:
        rv32:
            accessible: true
            fields:
              - usie
              - ssie
              - vssie
              - msie
              - utie
              - stie
              - vstie
              - mtie
              - ueie
              - seie
              - vseie
              - meie
              - sgeie
              -
                  -
                      - 13
                      - 31
            usie:
                implemented: false
                description: User Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssie:
                implemented: false
                description: Supervisor Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssie:
                implemented: false
                description: VS-level Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msie:
                implemented: true
                description: Machine Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0x0:0x1
            utie:
                implemented: false
                description: User Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stie:
                implemented: false
                description: Supervisor Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstie:
                implemented: false
                description: VS-level Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtie:
                implemented: true
                description: Machine Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            ueie:
                implemented: false
                description: User External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seie:
                implemented: false
                description: Supervisor External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseie:
                implemented: false
                description: VS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meie:
                implemented: true
                description: Machine External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    wlrl:
                      - 0:1
            sgeie:
                implemented: false
                description: HS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mie register is an MXLEN-bit read/write register containing
            interrupt enable bits.
        address: 772
        priv_mode: M
        reset-val: 0
    mscratch:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mscratch[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 832
        priv_mode: M
        reset-val: 0
    mepc:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mepc[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x341
        priv_mode: M
        reset-val: 0
    mtval:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mtval[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mtval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 835
        priv_mode: M
        reset-val: 0
    mcause:
        rv32:
            accessible: true
            fields:
              - exception_code
              - interrupt
            interrupt:
                implemented: true
                description: Indicates whether the trap was due to an interrupt.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0x0:0x1
            exception_code:
                implemented: true
                description: Encodes the exception code.
                shadow:
                shadow_type: rw
                msb: 30
                lsb: 0
                type:
                    wlrl:
                      - 0:15
        rv64:
            accessible: false
        description: The mcause register stores the information regarding the trap.
        address: 834
        priv_mode: M
        reset-val: 0
    pmpcfg0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A0
        priv_mode: M
        reset-val: 0
    pmpcfg1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A2
        priv_mode: M
        reset-val: 0
    pmpcfg3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A3
        priv_mode: M
        reset-val: 0
    pmpcfg4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A4
        priv_mode: M
        reset-val: 0
    pmpcfg5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A5
        priv_mode: M
        reset-val: 0
    pmpcfg6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A6
        priv_mode: M
        reset-val: 0
    pmpcfg7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A7
        priv_mode: M
        reset-val: 0
    pmpcfg8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A8
        priv_mode: M
        reset-val: 0
    pmpcfg9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A9
        priv_mode: M
        reset-val: 0
    pmpcfg10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AA
        priv_mode: M
        reset-val: 0
    pmpcfg11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AB
        priv_mode: M
        reset-val: 0
    pmpcfg12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AC
        priv_mode: M
        reset-val: 0
    pmpcfg13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AD
        priv_mode: M
        reset-val: 0
    pmpcfg14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AE
        priv_mode: M
        reset-val: 0
    pmpcfg15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AF
        priv_mode: M
        reset-val: 0
    pmpaddr0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B0
        priv_mode: M
        reset-val: 0
    pmpaddr1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B1
        priv_mode: M
        reset-val: 0
    pmpaddr2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B2
        priv_mode: M
        reset-val: 0
    pmpaddr3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B3
        priv_mode: M
        reset-val: 0
    pmpaddr4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B4
        priv_mode: M
        reset-val: 0
    pmpaddr5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B5
        priv_mode: M
        reset-val: 0
    pmpaddr6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B6
        priv_mode: M
        reset-val: 0
    pmpaddr7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B7
        priv_mode: M
        reset-val: 0
    pmpaddr8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B8
        priv_mode: M
        reset-val: 0
    pmpaddr9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B9
        priv_mode: M
        reset-val: 0
    pmpaddr10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BA
        priv_mode: M
        reset-val: 0
    pmpaddr11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BB
        priv_mode: M
        reset-val: 0
    pmpaddr12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BC
        priv_mode: M
        reset-val: 0
    pmpaddr13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BD
        priv_mode: M
        reset-val: 0
    pmpaddr14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BE
        priv_mode: M
        reset-val: 0
    pmpaddr15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BF
        priv_mode: M
        reset-val: 0
    pmpaddr16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C0
        priv_mode: M
        reset-val: 0
    pmpaddr17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C1
        priv_mode: M
        reset-val: 0
    pmpaddr18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C2
        priv_mode: M
        reset-val: 0
    pmpaddr19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C3
        priv_mode: M
        reset-val: 0
    pmpaddr20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C4
        priv_mode: M
        reset-val: 0
    pmpaddr21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C5
        priv_mode: M
        reset-val: 0
    pmpaddr22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C6
        priv_mode: M
        reset-val: 0
    pmpaddr23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C7
        priv_mode: M
        reset-val: 0
    pmpaddr24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C8
        priv_mode: M
        reset-val: 0
    pmpaddr25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C9
        priv_mode: M
        reset-val: 0
    pmpaddr26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CA
        priv_mode: M
        reset-val: 0
    pmpaddr27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CB
        priv_mode: M
        reset-val: 0
    pmpaddr28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CC
        priv_mode: M
        reset-val: 0
    pmpaddr29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CD
        priv_mode: M
        reset-val: 0
    pmpaddr30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CE
        priv_mode: M
        reset-val: 0
    pmpaddr31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CF
        priv_mode: M
        reset-val: 0
    pmpaddr32:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D0
        priv_mode: M
        reset-val: 0
    pmpaddr33:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D1
        priv_mode: M
        reset-val: 0
    pmpaddr34:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D2
        priv_mode: M
        reset-val: 0
    pmpaddr35:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D3
        priv_mode: M
        reset-val: 0
    pmpaddr36:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D4
        priv_mode: M
        reset-val: 0
    pmpaddr37:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D5
        priv_mode: M
        reset-val: 0
    pmpaddr38:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D6
        priv_mode: M
        reset-val: 0
    pmpaddr39:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D7
        priv_mode: M
        reset-val: 0
    pmpaddr40:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D8
        priv_mode: M
        reset-val: 0
    pmpaddr41:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D9
        priv_mode: M
        reset-val: 0
    pmpaddr42:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DA
        priv_mode: M
        reset-val: 0
    pmpaddr43:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DB
        priv_mode: M
        reset-val: 0
    pmpaddr44:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DC
        priv_mode: M
        reset-val: 0
    pmpaddr45:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DD
        priv_mode: M
        reset-val: 0
    pmpaddr46:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DE
        priv_mode: M
        reset-val: 0
    pmpaddr47:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DF
        priv_mode: M
        reset-val: 0
    pmpaddr48:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E0
        priv_mode: M
        reset-val: 0
    pmpaddr49:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E1
        priv_mode: M
        reset-val: 0
    pmpaddr50:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E2
        priv_mode: M
        reset-val: 0
    pmpaddr51:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E3
        priv_mode: M
        reset-val: 0
    pmpaddr52:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E4
        priv_mode: M
        reset-val: 0
    pmpaddr53:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E5
        priv_mode: M
        reset-val: 0
    pmpaddr54:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E6
        priv_mode: M
        reset-val: 0
    pmpaddr55:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E7
        priv_mode: M
        reset-val: 0
    pmpaddr56:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E8
        priv_mode: M
        reset-val: 0
    pmpaddr57:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E9
        priv_mode: M
        reset-val: 0
    pmpaddr58:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EA
        priv_mode: M
        reset-val: 0
    pmpaddr59:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EB
        priv_mode: M
        reset-val: 0
    pmpaddr60:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EC
        priv_mode: M
        reset-val: 0
    pmpaddr61:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3ED
        priv_mode: M
        reset-val: 0
    pmpaddr62:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EE
        priv_mode: M
        reset-val: 0
    pmpaddr63:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EF
        priv_mode: M
        reset-val: 0
    mcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x306
        priv_mode: M
        reset-val: 0
    mcountinhibit:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: {ro_constant: 0}
        rv64:
            accessible: false
        description: The mcountinhibit is a 32-bit WARL register that controls which
            of the hardware performance-monitoring counters increment.
        address: 0x320
        priv_mode: M
        reset-val: 0
    mcycle:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycle[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of clock cycles executed from an arbitrary
            point in time.
        address: 0xB00
        priv_mode: M
        reset-val: 0
    mcycleh:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycleh[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: upper 32 bits of mcycle
        address: 0xB80
        priv_mode: M
        reset-val: 0
    minstret:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstret[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of instructions completed from an arbitrary
            point in time.
        address: 0xB02
        priv_mode: M
        reset-val: 0
    minstreth:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstreth[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Upper 32 bits of minstret.
        address: 0xB82
        priv_mode: M
        reset-val: 0
    mhpmevent3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id001
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
        address: 0x323
        priv_mode: M
        reset-val: 0
    mhpmcounter3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB03
        priv_mode: M
        reset-val: 0
    mhpmcounter3h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id002
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmcounter3h returns the upper half word in RV32I systems.
        address: 0xB83
        priv_mode: M
        reset-val: 0
    mhpmevent4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
        address: 0x324
        priv_mode: M
        reset-val: 0
    mhpmcounter4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in
            RV42I mode.
        address: 0xB04
        priv_mode: M
        reset-val: 0
    mhpmcounter4h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter4h returns the upper half word in RV42I systems.
        address: 0xB84
        priv_mode: M
        reset-val: 0
    mhpmevent5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
        address: 0x325
        priv_mode: M
        reset-val: 0
    mhpmcounter5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in
            RV52I mode.
        address: 0xB05
        priv_mode: M
        reset-val: 0
    mhpmcounter5h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter5h returns the upper half word in RV52I systems.
        address: 0xB85
        priv_mode: M
        reset-val: 0
    mhpmevent6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
        address: 0x326
        priv_mode: M
        reset-val: 0
    mhpmcounter6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in
            RV62I mode.
        address: 0xB06
        priv_mode: M
        reset-val: 0
    mhpmcounter6h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter6h returns the upper half word in RV62I systems.
        address: 0xB86
        priv_mode: M
        reset-val: 0
    mhpmevent7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
        address: 0x327
        priv_mode: M
        reset-val: 0
    mhpmcounter7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in
            RV72I mode.
        address: 0xB07
        priv_mode: M
        reset-val: 0
    mhpmcounter7h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter7h returns the upper half word in RV72I systems.
        address: 0xB87
        priv_mode: M
        reset-val: 0
    mhpmevent8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
        address: 0x328
        priv_mode: M
        reset-val: 0
    mhpmcounter8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in
            RV82I mode.
        address: 0xB08
        priv_mode: M
        reset-val: 0
    mhpmcounter8h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter8h returns the upper half word in RV82I systems.
        address: 0xB88
        priv_mode: M
        reset-val: 0
    mhpmevent9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
        address: 0x329
        priv_mode: M
        reset-val: 0
    mhpmcounter9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB09
        priv_mode: M
        reset-val: 0
    mhpmcounter9h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter9h returns the upper half word in RV32I systems.
        address: 0xB89
        priv_mode: M
        reset-val: 0
    mhpmevent10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent10 is a MXLEN-bit event register which controls
            mhpmcounter10.
        address: 0x32a
        priv_mode: M
        reset-val: 0
    mhpmcounter10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits
            in RV102I mode.
        address: 0xB0A
        priv_mode: M
        reset-val: 0
    mhpmcounter10h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter10h returns the upper half word in RV102I systems.
        address: 0xB8A
        priv_mode: M
        reset-val: 0
    mhpmevent11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent11 is a MXLEN-bit event register which controls
            mhpmcounter11.
        address: 0x32b
        priv_mode: M
        reset-val: 0
    mhpmcounter11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits
            in RV112I mode.
        address: 0xB0B
        priv_mode: M
        reset-val: 0
    mhpmcounter11h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter11h returns the upper half word in RV112I systems.
        address: 0xB8B
        priv_mode: M
        reset-val: 0
    mhpmevent12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent12 is a MXLEN-bit event register which controls
            mhpmcounter12.
        address: 0x32c
        priv_mode: M
        reset-val: 0
    mhpmcounter12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits
            in RV122I mode.
        address: 0xB0C
        priv_mode: M
        reset-val: 0
    mhpmcounter12h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter12h returns the upper half word in RV122I systems.
        address: 0xB8C
        priv_mode: M
        reset-val: 0
    mhpmevent13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent13 is a MXLEN-bit event register which controls
            mhpmcounter13.
        address: 0x32d
        priv_mode: M
        reset-val: 0
    mhpmcounter13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits
            in RV132I mode.
        address: 0xB0D
        priv_mode: M
        reset-val: 0
    mhpmcounter13h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter13h returns the upper half word in RV132I systems.
        address: 0xB8D
        priv_mode: M
        reset-val: 0
    mhpmevent14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent14 is a MXLEN-bit event register which controls
            mhpmcounter14.
        address: 0x32e
        priv_mode: M
        reset-val: 0
    mhpmcounter14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits
            in RV142I mode.
        address: 0xB0E
        priv_mode: M
        reset-val: 0
    mhpmcounter14h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter14h returns the upper half word in RV142I systems.
        address: 0xB8E
        priv_mode: M
        reset-val: 0
    mhpmevent15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent15 is a MXLEN-bit event register which controls
            mhpmcounter15.
        address: 0x32f
        priv_mode: M
        reset-val: 0
    mhpmcounter15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits
            in RV152I mode.
        address: 0xB0F
        priv_mode: M
        reset-val: 0
    mhpmcounter15h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter15h returns the upper half word in RV152I systems.
        address: 0xB8F
        priv_mode: M
        reset-val: 0
    mhpmevent16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent16 is a MXLEN-bit event register which controls
            mhpmcounter16.
        address: 0x330
        priv_mode: M
        reset-val: 0
    mhpmcounter16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits
            in RV162I mode.
        address: 0xB10
        priv_mode: M
        reset-val: 0
    mhpmcounter16h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter16h returns the upper half word in RV162I systems.
        address: 0xB90
        priv_mode: M
        reset-val: 0
    mhpmevent17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent17 is a MXLEN-bit event register which controls
            mhpmcounter17.
        address: 0x331
        priv_mode: M
        reset-val: 0
    mhpmcounter17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits
            in RV172I mode.
        address: 0xB11
        priv_mode: M
        reset-val: 0
    mhpmcounter17h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter17h returns the upper half word in RV172I systems.
        address: 0xB91
        priv_mode: M
        reset-val: 0
    mhpmevent18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent18 is a MXLEN-bit event register which controls
            mhpmcounter18.
        address: 0x332
        priv_mode: M
        reset-val: 0
    mhpmcounter18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits
            in RV182I mode.
        address: 0xB12
        priv_mode: M
        reset-val: 0
    mhpmcounter18h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter18h returns the upper half word in RV182I systems.
        address: 0xB92
        priv_mode: M
        reset-val: 0
    mhpmevent19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent19 is a MXLEN-bit event register which controls
            mhpmcounter19.
        address: 0x333
        priv_mode: M
        reset-val: 0
    mhpmcounter19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter19 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB13
        priv_mode: M
        reset-val: 0
    mhpmcounter19h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter19h returns the upper half word in RV32I systems.
        address: 0xB93
        priv_mode: M
        reset-val: 0
    mhpmevent20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent20 is a MXLEN-bit event register which controls
            mhpmcounter20.
        address: 0x334
        priv_mode: M
        reset-val: 0
    mhpmcounter20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits
            in RV202I mode.
        address: 0xB14
        priv_mode: M
        reset-val: 0
    mhpmcounter20h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter20h returns the upper half word in RV202I systems.
        address: 0xB94
        priv_mode: M
        reset-val: 0
    mhpmevent21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent21 is a MXLEN-bit event register which controls
            mhpmcounter21.
        address: 0x335
        priv_mode: M
        reset-val: 0
    mhpmcounter21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits
            in RV212I mode.
        address: 0xB15
        priv_mode: M
        reset-val: 0
    mhpmcounter21h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter21h returns the upper half word in RV212I systems.
        address: 0xB95
        priv_mode: M
        reset-val: 0
    mhpmevent22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent22 is a MXLEN-bit event register which controls
            mhpmcounter22.
        address: 0x336
        priv_mode: M
        reset-val: 0
    mhpmcounter22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits
            in RV222I mode.
        address: 0xB16
        priv_mode: M
        reset-val: 0
    mhpmcounter22h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter22h returns the upper half word in RV222I systems.
        address: 0xB96
        priv_mode: M
        reset-val: 0
    mhpmevent23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent23 is a MXLEN-bit event register which controls
            mhpmcounter23.
        address: 0x337
        priv_mode: M
        reset-val: 0
    mhpmcounter23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits
            in RV232I mode.
        address: 0xB17
        priv_mode: M
        reset-val: 0
    mhpmcounter23h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter23h returns the upper half word in RV232I systems.
        address: 0xB97
        priv_mode: M
        reset-val: 0
    mhpmevent24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent24 is a MXLEN-bit event register which controls
            mhpmcounter24.
        address: 0x338
        priv_mode: M
        reset-val: 0
    mhpmcounter24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits
            in RV242I mode.
        address: 0xB18
        priv_mode: M
        reset-val: 0
    mhpmcounter24h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter24h returns the upper half word in RV242I systems.
        address: 0xB98
        priv_mode: M
        reset-val: 0
    mhpmevent25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent25 is a MXLEN-bit event register which controls
            mhpmcounter25.
        address: 0x339
        priv_mode: M
        reset-val: 0
    mhpmcounter25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits
            in RV252I mode.
        address: 0xB19
        priv_mode: M
        reset-val: 0
    mhpmcounter25h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter25h returns the upper half word in RV252I systems.
        address: 0xB99
        priv_mode: M
        reset-val: 0
    mhpmevent26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent26 is a MXLEN-bit event register which controls
            mhpmcounter26.
        address: 0x33a
        priv_mode: M
        reset-val: 0
    mhpmcounter26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits
            in RV262I mode.
        address: 0xB1A
        priv_mode: M
        reset-val: 0
    mhpmcounter26h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter26h returns the upper half word in RV262I systems.
        address: 0xB9A
        priv_mode: M
        reset-val: 0
    mhpmevent27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent27 is a MXLEN-bit event register which controls
            mhpmcounter27.
        address: 0x33b
        priv_mode: M
        reset-val: 0
    mhpmcounter27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits
            in RV272I mode.
        address: 0xB1B
        priv_mode: M
        reset-val: 0
    mhpmcounter27h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter27h returns the upper half word in RV272I systems.
        address: 0xB9B
        priv_mode: M
        reset-val: 0
    mhpmevent28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent28 is a MXLEN-bit event register which controls
            mhpmcounter28.
        address: 0x33c
        priv_mode: M
        reset-val: 0
    mhpmcounter28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits
            in RV282I mode.
        address: 0xB1C
        priv_mode: M
        reset-val: 0
    mhpmcounter28h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter28h returns the upper half word in RV282I systems.
        address: 0xB9C
        priv_mode: M
        reset-val: 0
    mhpmevent29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent29 is a MXLEN-bit event register which controls
            mhpmcounter29.
        address: 0x33d
        priv_mode: M
        reset-val: 0
    mhpmcounter29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter29 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB1D
        priv_mode: M
        reset-val: 0
    mhpmcounter29h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter29h returns the upper half word in RV32I systems.
        address: 0xB9D
        priv_mode: M
        reset-val: 0
    mhpmevent30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent30 is a MXLEN-bit event register which controls
            mhpmcounter30.
        address: 0x33e
        priv_mode: M
        reset-val: 0
    mhpmcounter30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits
            in RV302I mode.
        address: 0xB1E
        priv_mode: M
        reset-val: 0
    mhpmcounter30h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter30h returns the upper half word in RV302I systems.
        address: 0xB9E
        priv_mode: M
        reset-val: 0
    mhpmevent31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent31 is a MXLEN-bit event register which controls
            mhpmcounter31.
        address: 0x33f
        priv_mode: M
        reset-val: 0
    mhpmcounter31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits
            in RV312I mode.
        address: 0xB1F
        priv_mode: M
        reset-val: 0
    mhpmcounter31h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter31h returns the upper half word in RV312I systems.
        address: 0xB9F
        priv_mode: M
        reset-val: 0
    sedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sedeleg
        address: 258
        priv_mode: S
        reset-val: 0
    sideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sideleg
        priv_mode: S
        address: 259
        reset-val: 0
    fflags:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold floating point accrued exceptions.
        address: 001
        priv_mode: U
        reset-val: 0
    frm:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Dynamic Rounding Mode.
        address: 002
        priv_mode: U
        reset-val: 0
    fcsr:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Control and Status Register.
        address: 003
        priv_mode: U
        reset-val: 0
    cycle:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of cycles executed from an arbitrary point
            in time.
        priv_mode: U
        address: 0xC00
        reset-val: 0
    cycleh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the mcycle counter; only for rv32.
        address: 0xC80
        priv_mode: U
        reset-val: 0
    time:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Timer for RDTIME instruction and RTC in the processor.
        priv_mode: U
        address: 0xC01
        reset-val: 0
    timeh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the Timer for RDTIME instruction and RTC in
            the processor; only for rv32.
        address: 0xC81
        priv_mode: U
        reset-val: 0
    instret:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of instructions executed from an arbitrary
            point in time.
        priv_mode: U
        address: 0xC02
        reset-val: 0
    instreth:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the minstret counter; only for rv32.
        address: 0xC82
        priv_mode: U
        reset-val: 0
    hpmcounter3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC03
    hpmcounter4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC04
    hpmcounter5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC05
    hpmcounter6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC06
    hpmcounter7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC07
    hpmcounter8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC08
    hpmcounter9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC09
    hpmcounter10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0A
    hpmcounter11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0B
    hpmcounter12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0C
    hpmcounter13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0D
    hpmcounter14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0E
    hpmcounter15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0F
    hpmcounter16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC10
    hpmcounter17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC11
    hpmcounter18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC12
    hpmcounter19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC13
    hpmcounter20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC14
    hpmcounter21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC15
    hpmcounter22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC16
    hpmcounter23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC17
    hpmcounter24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC18
    hpmcounter25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC19
    hpmcounter26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1A
    hpmcounter27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1B
    hpmcounter28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1C
    hpmcounter29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1D
    hpmcounter30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1E
    hpmcounter31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1F
    hpmcounter3h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3h returns the upper half word in RV32I systems.
        address: 0xC83
    hpmcounter4h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4h returns the upper half word in RV32I systems.
        address: 0xC84
    hpmcounter5h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5h returns the upper half word in RV32I systems.
        address: 0xC85
    hpmcounter6h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6h returns the upper half word in RV32I systems.
        address: 0xC86
    hpmcounter7h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7h returns the upper half word in RV32I systems.
        address: 0xC87
    hpmcounter8h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8h returns the upper half word in RV32I systems.
        address: 0xC88
    hpmcounter9h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9h returns the upper half word in RV32I systems.
        address: 0xC89
    hpmcounter10h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10h returns the upper half word in RV32I systems.
        address: 0xC8A
    hpmcounter11h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11h returns the upper half word in RV32I systems.
        address: 0xC8B
    hpmcounter12h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12h returns the upper half word in RV32I systems.
        address: 0xC8C
    hpmcounter13h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13h returns the upper half word in RV32I systems.
        address: 0xC8D
    hpmcounter14h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14h returns the upper half word in RV32I systems.
        address: 0xC8E
    hpmcounter15h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15h returns the upper half word in RV32I systems.
        address: 0xC8F
    hpmcounter16h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16h returns the upper half word in RV32I systems.
        address: 0xC90
    hpmcounter17h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17h returns the upper half word in RV32I systems.
        address: 0xC91
    hpmcounter18h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18h returns the upper half word in RV32I systems.
        address: 0xC92
    hpmcounter19h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19h returns the upper half word in RV32I systems.
        address: 0xC93
    hpmcounter20h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20h returns the upper half word in RV32I systems.
        address: 0xC94
    hpmcounter21h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21h returns the upper half word in RV32I systems.
        address: 0xC95
    hpmcounter22h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22h returns the upper half word in RV32I systems.
        address: 0xC96
    hpmcounter23h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23h returns the upper half word in RV32I systems.
        address: 0xC97
    hpmcounter24h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24h returns the upper half word in RV32I systems.
        address: 0xC98
    hpmcounter25h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25h returns the upper half word in RV32I systems.
        address: 0xC99
    hpmcounter26h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26h returns the upper half word in RV32I systems.
        address: 0xC9A
    hpmcounter27h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27h returns the upper half word in RV32I systems.
        address: 0xC9B
    hpmcounter28h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28h returns the upper half word in RV32I systems.
        address: 0xC9C
    hpmcounter29h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29h returns the upper half word in RV32I systems.
        address: 0xC9D
    hpmcounter30h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30h returns the upper half word in RV32I systems.
        address: 0xC9E
    hpmcounter31h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31h returns the upper half word in RV32I systems.
        address: 0xC9F
    sstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sstatus register keeps track of the processor’s current operating
            state.
        address: 0x100
        priv_mode: S
        reset-val: 0
    sie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sie register is an SXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x104
        priv_mode: S
        reset-val: 0
    sip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sip register is an SXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x144
        priv_mode: S
        reset-val: 0
    sscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x140
        priv_mode: S
        reset-val: 0
    sepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x141
        priv_mode: S
        reset-val: 0
    stval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The stval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x143
        priv_mode: S
        reset-val: 0
    scause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x142
        priv_mode: S
        reset-val: 0
    stvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x105
        priv_mode: S
        reset-val: 0
    satp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x180
        priv_mode: S
        reset-val: 0
    ustatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ustatus register keeps track of the processor’s current operating
            state.
        address: 0x000
        priv_mode: U
        reset-val: 0
    uie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uie register is an UXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x004
        priv_mode: U
        reset-val: 0
    uip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uip register is an UXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x044
        priv_mode: U
        reset-val: 0
    uscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uscratch register is an UXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x040
        priv_mode: U
        reset-val: 0
    uepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x041
        priv_mode: U
        reset-val: 0
    utval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The utval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x043
        priv_mode: U
        reset-val: 0
    ucause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ucause register stores the information regarding the trap.
        address: 0x042
        priv_mode: U
        reset-val: 0
    utvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: UXLEN-bit read/write register that holds trap vector configuration.
        address: 0x005
        priv_mode: U
        reset-val: 0
    scounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x106
        priv_mode: S
        reset-val: 0
    hstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hstatus register keeps track of and controls the hart’s current
            operating state.
        address: 1536
        priv_mode: H
        reset-val: 0
    hideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Interrupt delegation Register.
        address: 1539
        priv_mode: H
        reset-val: 0
    hedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Exception delegation Register.
        address: 1538
        priv_mode: H
        reset-val: 0
    hip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hip register is an HXLEN-bit read/write register containing
            information on pending interrupts.
        address: 1604
        priv_mode: H
        reset-val: 0
    hvip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hvip register is an HSXLEN-bit read/write register that a
            hypervisor can write to indicate virtual interrupts intended for VS-mode.
        address: 1605
        priv_mode: H
        reset-val: 0
    hgeip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeip register is an HSXLEN-bit read-only register that indicates
            pending guest external interrupts for this hart.
        address: 0xE12
        priv_mode: H
        reset-val: 0
    hgeie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeie register is an HSXLEN-bit read/write register that
            contains enable bits for the guest external interrupts at this hart.
        address: 0x607
        priv_mode: H
        reset-val: 0
    htval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x643
        priv_mode: H
        reset-val: 0
    htinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x64A
        priv_mode: H
        reset-val: 0
    mtval2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: When a trap is taken into M-mode, mtval2 is written with additional
            exception-specific information to assist software in handling the trap.
        address: 0x34B
        priv_mode: M
        reset-val: 0
    mtinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mtinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x34A
        priv_mode: M
        reset-val: 0
    hgatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: HSXLEN-bit register which controls G-stage address translation
            and protection
        address: 0x680
        priv_mode: H
        reset-val: 0
    hcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x606
        priv_mode: H
        reset-val: 0
    htimedelta:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htimedelta CSR is a read/write register that contains the
            delta between the value of the time CSR and the value returned in VS-mode
            or VU-mode.
        priv_mode: H
        address: 0x605
        reset-val: 0
    htimedeltah:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of htimedelta
        address: 0x615
        priv_mode: H
        reset-val: 0
    vsstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsstatus register keeps track of the processor’s current
            operating state.
        address: 0x200
        priv_mode: S
        reset-val: 0
    vsie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsie register is an VSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x204
        priv_mode: S
        reset-val: 0
    vsip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsip register is an VSXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x244
        priv_mode: S
        reset-val: 0
    vsscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsscratch register is an VSXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x240
        priv_mode: S
        reset-val: 0
    vsepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x241
        priv_mode: S
        reset-val: 0
    vstval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vstval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x243
        priv_mode: S
        reset-val: 0
    vscause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x242
        priv_mode: S
        reset-val: 0
    vstvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x205
        priv_mode: S
        reset-val: 0
    vsatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: VSXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x280
        priv_mode: S
        reset-val: 0
    vxsat:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vxsat register records the overflow saturation condition
            of P and V instructions.
        address: 9
        priv_mode: U
        reset-val: 0
    mnscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |-
            The mnscratch CSR holds an MXLEN-bit read-write register which enables the NMI trap 
            handler to save and restore the context that was interrupted.
        address: 0x740
        priv_mode: M
        reset-val: 0
    mnepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |-
            The mnepc CSR is an MXLEN-bit read-write register which on entry to the NMI trap handler holds
            the PC of the instruction that took the interrupt.

            The low bit of mnepc (mnepc[0]) is always zero. On implementations that support only
            IALIGN=32, the two low bits (mnepc[1:0]) are always zero.

            If an implementation allows IALIGN to be either 16 or 32 (by changing CSR misa, for example),
            then, whenever IALIGN=32, bit mnepc[1] is masked on reads so that it appears to be 0. This
            masking occurs also for the implicit read by the MRET instruction. Though masked, mnepc[1]
            remains writable when IALIGN=32.

            mnepc is a WARL register that must be able to hold all valid virtual addresses. It need not be
            capable of holding all possible invalid addresses. Prior to writing mnepc, implementations may
            convert an invalid address into some other invalid address that mnepc is capable of holding.
        address: 0x741
        priv_mode: M
        reset-val: 0
    mncause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |-
            The mncause CSR holds the reason for the NMI, with bit MXLEN-1 set to 1, 
            and the NMI cause encoded in the least-significant bits or zero if NMI causes are not supported.
        address: 0x742
        priv_mode: M
        reset-val: 2147483648
    mnstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |2-

            The mnstatus CSR holds a two-bit field, MNPP, which on entry to the trap handler holds the
            privilege mode of the interrupted context, encoded in the same manner as mstatus.MPP. It also

            holds a one-bit field, MNPV, which on entry to the trap handler holds the virtualization mode of
            the interrupted context, encoded in the same manner as mstatus.MPV.
            mnstatus also holds the NMIE bit. When NMIE=1, nonmaskable interrupts are enabled. When
            NMIE=0, all interrupts are disabled.
            When NMIE=0, the hart behaves as though mstatus.MPRV were clear, regardless of the current
            setting of mstatus.MPRV.

            Upon reset, NMIE contains the value 0.
        address: 0x744
        priv_mode: M
        reset-val: 0
</br></div></td>
          </tr>
          </tbody>
          <tbody>
          <tr>
            <td class="col-yname">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/otter_platform_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">nmi:
    label: nmi_vector
reset:
    label: reset_vector
mtime:
    implemented: false
mtimecmp:
    implemented: false
mtval_condition_writes:
    implemented: false
scause_non_standard:
    implemented: false
stval_condition_writes:
    implemented: false
zicbo_cache_block_sz:
    implemented: false
</br></div></td>
          </tr>
          </tbody></table>
    <p>Please visit <a href="https://riscv-config.readthedocs.io/en/latest/yaml-specs.html">YAML specifications</a> for more information. </p>

    <h2>Summary</h2>
    <p class="filter" hidden="true">(Un)check the boxes to filter the results.</p><input checked="true" class="filter" data-test-result="passed" name="filter_checkbox" onChange="filter_table(this)" type="checkbox"/><span class="passed">34Passed</span>, <input checked="true" class="filter" data-test-result="failed" name="filter_checkbox" onChange="filter_table(this)" type="checkbox"/><span class="failed">5Failed</span>
    <h2>Results</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable" col="name">Test</th>
          <th class="sortable result initial-sort" col="result">Result</th>
          <th col="path">Path</th>
          </tr>
        </thead>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/add-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/addi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/and-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/andi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/auipc-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/beq-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/bge-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/bgeu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/blt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/bltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/bne-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/fence-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:81c7a2b769baa2f33f40bc5455299b1362b5d125
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/jal-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/lb-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/lbu-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/lh-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/lhu-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/lui-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/lw-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/misalign1-jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:0c4cdffe19b1a48d9fec8590c8817af2ff924a37
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/or-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/ori-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sb-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sh-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sll-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/slli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/slt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/slt-01.S/dut/DUT-otter.signature
File2 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/slt-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          4 ffffffff 00000001
           5 00000000 00000000
*          7 ffffffff 00000001
*          8 ffffffff 00000001
*          9 ffffffff 00000001
*         10 ffffffff 00000001
          11 00000000 00000000
*         15 ffffffff 00000001
          16 00000000 00000000
*         17 ffffffff 00000001
*         18 ffffffff 00000001
*         19 ffffffff 00000001
          20 00000000 00000000
*         21 ffffffff 00000001
*         22 ffffffff 00000001
*         23 ffffffff 00000001
*         24 ffffffff 00000001
*         25 ffffffff 00000001
*         26 ffffffff 00000001
*         27 ffffffff 00000001
          28 00000000 00000000
*         29 ffffffff 00000001
*         30 ffffffff 00000001
          31 00000000 00000000
*         33 ffffffff 00000001
*         34 ffffffff 00000001
*         35 ffffffff 00000001
*         36 ffffffff 00000001
*         37 ffffffff 00000001
*         38 ffffffff 00000001
*         39 ffffffff 00000001
*         40 ffffffff 00000001
          41 00000000 00000000
*         43 ffffffff 00000001
          44 00000000 00000000
*         45 ffffffff 00000001
          46 00000000 00000000
*         47 ffffffff 00000001
          48 00000000 00000000
*         50 ffffffff 00000001
          51 00000000 00000000
*         54 ffffffff 00000001
          55 00000000 00000000
*         69 ffffffff 00000001
          70 00000000 00000000
*         71 ffffffff 00000001
*         72 ffffffff 00000001
          73 00000000 00000000
*         77 ffffffff 00000001
          78 00000000 00000000
*         82 ffffffff 00000001
          83 00000000 00000000
*         86 ffffffff 00000001
*         87 ffffffff 00000001
          88 00000000 00000000
*         89 ffffffff 00000001
*         90 ffffffff 00000001
          91 00000000 00000000
*         93 ffffffff 00000001
*         94 ffffffff 00000001
*         95 ffffffff 00000001
*         96 ffffffff 00000001
*         97 ffffffff 00000001
*         98 ffffffff 00000001
*         99 ffffffff 00000001
         100 00000000 00000000
*        101 ffffffff 00000001
*        102 ffffffff 00000001
*        103 ffffffff 00000001
*        104 ffffffff 00000001
         105 00000000 00000000
*        106 ffffffff 00000001
         107 00000000 00000000
*        108 ffffffff 00000001
         109 00000000 00000000
*        110 ffffffff 00000001
*        111 ffffffff 00000001
*        112 ffffffff 00000001
*        113 ffffffff 00000001
*        114 ffffffff 00000001
         115 00000000 00000000
*        116 ffffffff 00000001
*        117 ffffffff 00000001
*        118 ffffffff 00000001
         119 00000000 00000000
*        120 ffffffff 00000001
         121 00000000 00000000
*        126 ffffffff 00000001
         127 00000000 00000000
*        134 ffffffff 00000001
         135 00000000 00000000
*        136 ffffffff 00000001
         137 00000000 00000000
*        140 ffffffff 00000001
         141 00000000 00000000
*        143 ffffffff 00000001
*        144 ffffffff 00000001
         145 00000000 00000000
*        146 ffffffff 00000001
*        147 ffffffff 00000001
*        148 ffffffff 00000001
*        149 ffffffff 00000001
*        150 ffffffff 00000001
*        151 ffffffff 00000001
*        152 ffffffff 00000001
*        153 ffffffff 00000001
*        154 ffffffff 00000001
*        155 ffffffff 00000001
*        156 ffffffff 00000001
*        157 ffffffff 00000001
*        158 ffffffff 00000001
*        159 ffffffff 00000001
*        160 ffffffff 00000001
*        161 ffffffff 00000001
*        162 ffffffff 00000001
*        163 ffffffff 00000001
*        164 ffffffff 00000001
         165 00000000 00000000
*        166 ffffffff 00000001
         167 00000000 00000000
*        169 ffffffff 00000001
*        170 ffffffff 00000001
         171 00000000 00000000
*        172 ffffffff 00000001
         173 00000000 00000000
*        174 ffffffff 00000001
         175 00000000 00000000
*        177 ffffffff 00000001
*        178 ffffffff 00000001
*        179 ffffffff 00000001
*        180 ffffffff 00000001
         181 00000000 00000000
*        182 ffffffff 00000001
*        183 ffffffff 00000001
*        184 ffffffff 00000001
         185 00000000 00000000
*        186 ffffffff 00000001
         187 00000000 00000000
*        188 ffffffff 00000001
         189 00000000 00000000
*        192 ffffffff 00000001
         193 00000000 00000000
*        196 ffffffff 00000001
         197 00000000 00000000
*        200 ffffffff 00000001
         201 00000000 00000000
*        202 ffffffff 00000001
         203 00000000 00000000
*        205 ffffffff 00000001
*        206 ffffffff 00000001
         207 00000000 00000000
*        228 ffffffff 00000001
         229 00000000 00000000
*        231 ffffffff 00000001
*        232 ffffffff 00000001
         233 00000000 00000000
*        234 ffffffff 00000001
*        235 ffffffff 00000001
*        236 ffffffff 00000001
         237 00000000 00000000
*        238 ffffffff 00000001
*        239 ffffffff 00000001
*        240 ffffffff 00000001
*        241 ffffffff 00000001
*        242 ffffffff 00000001
*        243 ffffffff 00000001
*        244 ffffffff 00000001
*        245 ffffffff 00000001
*        246 ffffffff 00000001
         247 00000000 00000000
*        248 ffffffff 00000001
*        249 ffffffff 00000001
*        250 ffffffff 00000001
*        251 ffffffff 00000001
*        252 ffffffff 00000001
         253 00000000 00000000
*        254 ffffffff 00000001
         255 00000000 00000000
*        257 ffffffff 00000001
*        258 ffffffff 00000001
         259 00000000 00000000
*        262 ffffffff 00000001
         263 00000000 00000000
*        265 ffffffff 00000001
*        266 ffffffff 00000001
         267 00000000 00000000
*        268 ffffffff 00000001
         269 00000000 00000000
*        271 ffffffff 00000001
*        272 ffffffff 00000001
         273 00000000 00000000
*        274 ffffffff 00000001
*        275 ffffffff 00000001
         276 00000000 00000000
*        277 ffffffff 00000001
*        278 ffffffff 00000001
*        279 ffffffff 00000001
         280 00000000 00000000
*        281 ffffffff 00000001
         282 00000000 00000000
*        283 ffffffff 00000001
         284 00000000 00000000
*        285 ffffffff 00000001
*        286 ffffffff 00000001
*        287 ffffffff 00000001
*        288 ffffffff 00000001
*        289 ffffffff 00000001
         290 00000000 00000000
*        291 ffffffff 00000001
*        292 ffffffff 00000001
*        293 ffffffff 00000001
         294 00000000 00000000
*        295 ffffffff 00000001
         296 00000000 00000000
*        297 ffffffff 00000001
         298 00000000 00000000
*        301 ffffffff 00000001
         302 00000000 00000000
*        309 ffffffff 00000001
         310 00000000 00000000
*        311 ffffffff 00000001
         312 00000000 00000000
*        315 ffffffff 00000001
         316 00000000 00000000
*        318 ffffffff 00000001
*        319 ffffffff 00000001
         320 00000000 00000000
*        321 ffffffff 00000001
*        322 ffffffff 00000001
*        323 ffffffff 00000001
         324 00000000 00000000
*        325 ffffffff 00000001
         326 00000000 00000000
*        327 ffffffff 00000001
*        328 ffffffff 00000001
*        329 ffffffff 00000001
*        330 ffffffff 00000001
*        331 ffffffff 00000001
         332 00000000 00000000
*        333 ffffffff 00000001
         334 00000000 00000000
*        336 ffffffff 00000001
*        337 ffffffff 00000001
         338 00000000 00000000
*        339 ffffffff 00000001
         340 00000000 00000000
*        341 ffffffff 00000001
         342 00000000 00000000
*        344 ffffffff 00000001
*        345 ffffffff 00000001
*        346 ffffffff 00000001
*        347 ffffffff 00000001
         348 00000000 00000000
*        350 ffffffff 00000001
*        351 ffffffff 00000001
         352 00000000 00000000
*        353 ffffffff 00000001
         354 00000000 00000000
*        355 ffffffff 00000001
         356 00000000 00000000
*        359 ffffffff 00000001
         360 00000000 00000000
*        363 ffffffff 00000001
         364 00000000 00000000
*        367 ffffffff 00000001
         368 00000000 00000000
*        369 ffffffff 00000001
         370 00000000 00000000
*        373 ffffffff 00000001
         374 00000000 00000000
*        397 ffffffff 00000001
*        398 ffffffff 00000001
         399 00000000 00000000
*        400 ffffffff 00000001
*        401 ffffffff 00000001
*        402 ffffffff 00000001
         403 00000000 00000000
*        404 ffffffff 00000001
*        405 ffffffff 00000001
*        406 ffffffff 00000001
*        407 ffffffff 00000001
*        408 ffffffff 00000001
*        409 ffffffff 00000001
*        410 ffffffff 00000001
*        411 ffffffff 00000001
*        412 ffffffff 00000001
         413 00000000 00000000
*        414 ffffffff 00000001
*        415 ffffffff 00000001
*        416 ffffffff 00000001
         417 00000000 00000000
*        418 ffffffff 00000001
         419 00000000 00000000
*        420 ffffffff 00000001
         421 00000000 00000000
*        423 ffffffff 00000001
*        424 ffffffff 00000001
         425 00000000 00000000
*        428 ffffffff 00000001
         429 00000000 00000000
*        431 ffffffff 00000001
*        432 ffffffff 00000001
         433 00000000 00000000
*        434 ffffffff 00000001
         435 00000000 00000000
*        437 ffffffff 00000001
*        438 ffffffff 00000001
         439 00000000 00000000
*        441 ffffffff 00000001
*        442 ffffffff 00000001
         443 00000000 00000000
*        444 ffffffff 00000001
*        445 ffffffff 00000001
*        446 ffffffff 00000001
*        447 ffffffff 00000001
*        448 ffffffff 00000001
         449 00000000 00000000
*        450 ffffffff 00000001
*        451 ffffffff 00000001
*        452 ffffffff 00000001
         453 00000000 00000000
*        454 ffffffff 00000001
         455 00000000 00000000
*        456 ffffffff 00000001
         457 00000000 00000000
*        458 ffffffff 00000001
*        459 ffffffff 00000001
*        460 ffffffff 00000001
         461 00000000 00000000
*        462 ffffffff 00000001
         463 00000000 00000000
*        464 ffffffff 00000001
         465 00000000 00000000
*        467 ffffffff 00000001
*        468 ffffffff 00000001
*        469 ffffffff 00000001
*        470 ffffffff 00000001
         471 00000000 00000000
*        472 ffffffff 00000001
*        473 ffffffff 00000001
*        474 ffffffff 00000001
         475 00000000 00000000
*        476 ffffffff 00000001
         477 00000000 00000000
*        478 ffffffff 00000001
         479 00000000 00000000
*        481 ffffffff 00000001
*        482 ffffffff 00000001
         483 00000000 00000000
*        486 ffffffff 00000001
         487 00000000 00000000
*        490 ffffffff 00000001
         491 00000000 00000000
*        492 ffffffff 00000001
         493 00000000 00000000
*        495 ffffffff 00000001
*        496 ffffffff 00000001
         497 00000000 00000000
*        504 ffffffff 00000001
         505 00000000 00000000
*        518 ffffffff 00000001
         519 00000000 00000000
*        522 ffffffff 00000001
         523 00000000 00000000
*        525 ffffffff 00000001
*        526 ffffffff 00000001
         527 00000000 00000000
*        528 ffffffff 00000001
         529 00000000 00000000
*        530 ffffffff 00000001
         531 00000000 00000000
*        533 ffffffff 00000001
*        534 ffffffff 00000001
         535 00000000 00000000
*        536 ffffffff 00000001
         537 00000000 00000000
*        539 ffffffff 00000001
*        540 ffffffff 00000001
         541 00000000 00000000
*        542 ffffffff 00000001
         543 00000000 00000000
*        548 ffffffff 00000001
         549 00000000 00000000
*        556 ffffffff 00000001
         557 00000000 00000000
*        562 ffffffff 00000001
         563 00000000 00000000
*        565 ffffffff 00000001
*        566 ffffffff 00000001
         567 00000000 00000000
*        568 ffffffff 00000001
*        569 ffffffff 00000001
*        570 ffffffff 00000001
*        571 ffffffff 00000001
*        572 ffffffff 00000001
*        573 ffffffff 00000001
*        574 ffffffff 00000001
*        575 ffffffff 00000001
*        576 ffffffff 00000001
*        577 ffffffff 00000001
*        578 ffffffff 00000001
*        579 ffffffff 00000001
*        580 ffffffff 00000001
*        581 ffffffff 00000001
*        582 ffffffff 00000001
*        583 ffffffff 00000001
*        584 ffffffff 00000001
         585 6f5ca309 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/slti-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/slti-01.S/dut/DUT-otter.signature
File2 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/slti-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          2 ffffffff 00000001
*          3 ffffffff 00000001
*          4 ffffffff 00000001
*          5 ffffffff 00000001
*          6 ffffffff 00000001
           7 00000000 00000000
*         12 ffffffff 00000001
*         13 ffffffff 00000001
          14 00000000 00000000
*         16 ffffffff 00000001
          17 00000000 00000000
*         18 ffffffff 00000001
          19 00000000 00000000
*         21 ffffffff 00000001
          22 00000000 00000000
*         23 ffffffff 00000001
*         24 ffffffff 00000001
          25 00000000 00000000
*         26 ffffffff 00000001
          27 00000000 00000000
*         28 ffffffff 00000001
*         29 ffffffff 00000001
*         30 ffffffff 00000001
*         31 ffffffff 00000001
          32 00000000 00000000
*         33 ffffffff 00000001
*         34 ffffffff 00000001
*         35 ffffffff 00000001
          36 00000000 00000000
*         57 ffffffff 00000001
          58 00000000 00000000
*         59 ffffffff 00000001
*         60 ffffffff 00000001
*         61 ffffffff 00000001
*         62 ffffffff 00000001
          63 00000000 00000000
*         64 ffffffff 00000001
*         65 ffffffff 00000001
*         66 ffffffff 00000001
*         67 ffffffff 00000001
*         68 ffffffff 00000001
*         69 ffffffff 00000001
*         70 ffffffff 00000001
*         71 ffffffff 00000001
*         72 ffffffff 00000001
*         73 ffffffff 00000001
*         74 ffffffff 00000001
*         75 ffffffff 00000001
*         76 ffffffff 00000001
*         77 ffffffff 00000001
*         78 ffffffff 00000001
          79 00000000 00000000
*         81 ffffffff 00000001
          82 00000000 00000000
*         83 ffffffff 00000001
*         84 ffffffff 00000001
*         85 ffffffff 00000001
          86 00000000 00000000
*         87 ffffffff 00000001
          88 00000000 00000000
*         89 ffffffff 00000001
          90 00000000 00000000
*         91 ffffffff 00000001
*         92 ffffffff 00000001
*         93 ffffffff 00000001
*         94 ffffffff 00000001
*         95 ffffffff 00000001
          96 00000000 00000000
*         97 ffffffff 00000001
*         98 ffffffff 00000001
*         99 ffffffff 00000001
         100 00000000 00000000
*        101 ffffffff 00000001
         102 00000000 00000000
*        123 ffffffff 00000001
*        124 ffffffff 00000001
*        125 ffffffff 00000001
*        126 ffffffff 00000001
*        127 ffffffff 00000001
*        128 ffffffff 00000001
*        129 ffffffff 00000001
*        130 ffffffff 00000001
*        131 ffffffff 00000001
*        132 ffffffff 00000001
*        133 ffffffff 00000001
*        134 ffffffff 00000001
*        135 ffffffff 00000001
*        136 ffffffff 00000001
*        137 ffffffff 00000001
*        138 ffffffff 00000001
*        139 ffffffff 00000001
*        140 ffffffff 00000001
*        141 ffffffff 00000001
*        142 ffffffff 00000001
*        143 ffffffff 00000001
*        144 ffffffff 00000001
         145 00000000 00000000
*        146 ffffffff 00000001
         147 00000000 00000000
*        149 ffffffff 00000001
*        150 ffffffff 00000001
         151 00000000 00000000
*        152 ffffffff 00000001
         153 00000000 00000000
*        154 ffffffff 00000001
         155 00000000 00000000
*        157 ffffffff 00000001
*        158 ffffffff 00000001
*        159 ffffffff 00000001
*        160 ffffffff 00000001
         161 00000000 00000000
*        162 ffffffff 00000001
*        163 ffffffff 00000001
*        164 ffffffff 00000001
         165 00000000 00000000
*        166 ffffffff 00000001
         167 00000000 00000000
*        211 ffffffff 00000001
*        212 ffffffff 00000001
*        213 ffffffff 00000001
*        214 ffffffff 00000001
*        215 ffffffff 00000001
*        216 ffffffff 00000001
*        217 ffffffff 00000001
*        218 ffffffff 00000001
*        219 ffffffff 00000001
*        220 ffffffff 00000001
*        221 ffffffff 00000001
*        222 ffffffff 00000001
*        223 ffffffff 00000001
*        224 ffffffff 00000001
*        225 ffffffff 00000001
*        226 ffffffff 00000001
*        227 ffffffff 00000001
*        228 ffffffff 00000001
*        229 ffffffff 00000001
*        230 ffffffff 00000001
*        231 ffffffff 00000001
*        232 ffffffff 00000001
         233 00000000 00000000
*        255 ffffffff 00000001
*        256 ffffffff 00000001
         257 00000000 00000000
*        258 ffffffff 00000001
*        259 ffffffff 00000001
*        260 ffffffff 00000001
         261 00000000 00000000
*        262 ffffffff 00000001
         263 00000000 00000000
*        264 ffffffff 00000001
         265 00000000 00000000
*        266 ffffffff 00000001
*        267 ffffffff 00000001
*        268 ffffffff 00000001
*        269 ffffffff 00000001
*        270 ffffffff 00000001
         271 00000000 00000000
*        272 ffffffff 00000001
*        273 ffffffff 00000001
*        274 ffffffff 00000001
         275 00000000 00000000
*        276 ffffffff 00000001
         277 00000000 00000000
*        299 ffffffff 00000001
*        300 ffffffff 00000001
         301 00000000 00000000
*        302 ffffffff 00000001
*        303 ffffffff 00000001
*        304 ffffffff 00000001
         305 00000000 00000000
*        337 ffffffff 00000001
*        338 ffffffff 00000001
*        339 ffffffff 00000001
*        340 ffffffff 00000001
*        341 ffffffff 00000001
*        342 ffffffff 00000001
*        343 ffffffff 00000001
*        344 ffffffff 00000001
*        345 ffffffff 00000001
*        346 ffffffff 00000001
*        347 ffffffff 00000001
*        348 ffffffff 00000001
*        349 ffffffff 00000001
*        350 ffffffff 00000001
*        351 ffffffff 00000001
*        352 ffffffff 00000001
*        353 ffffffff 00000001
*        354 ffffffff 00000001
*        355 ffffffff 00000001
*        356 ffffffff 00000001
*        357 ffffffff 00000001
*        358 ffffffff 00000001
         359 00000000 00000000
*        382 ffffffff 00000001
*        383 ffffffff 00000001
         384 00000000 00000000
*        385 ffffffff 00000001
*        386 ffffffff 00000001
*        387 ffffffff 00000001
*        388 ffffffff 00000001
*        389 ffffffff 00000001
         390 00000000 00000000
*        391 ffffffff 00000001
*        392 ffffffff 00000001
*        393 ffffffff 00000001
         394 00000000 00000000
*        395 ffffffff 00000001
         396 00000000 00000000
*        398 ffffffff 00000001
*        399 ffffffff 00000001
*        400 ffffffff 00000001
         401 00000000 00000000
*        402 ffffffff 00000001
         403 00000000 00000000
*        404 ffffffff 00000001
         405 00000000 00000000
*        407 ffffffff 00000001
*        408 ffffffff 00000001
*        409 ffffffff 00000001
*        410 ffffffff 00000001
         411 00000000 00000000
*        412 ffffffff 00000001
*        413 ffffffff 00000001
*        414 ffffffff 00000001
         415 00000000 00000000
*        416 ffffffff 00000001
         417 00000000 00000000
*        505 ffffffff 00000001
*        506 ffffffff 00000001
*        507 ffffffff 00000001
*        508 ffffffff 00000001
*        509 ffffffff 00000001
*        510 ffffffff 00000001
*        511 ffffffff 00000001
*        512 ffffffff 00000001
*        513 ffffffff 00000001
*        514 ffffffff 00000001
*        515 ffffffff 00000001
*        516 ffffffff 00000001
*        517 ffffffff 00000001
*        518 ffffffff 00000001
*        519 ffffffff 00000001
*        520 ffffffff 00000001
*        521 ffffffff 00000001
*        522 ffffffff 00000001
*        523 ffffffff 00000001
*        524 ffffffff 00000001
*        525 ffffffff 00000001
*        526 ffffffff 00000001
         527 00000000 00000000
*        528 ffffffff 00000001
         529 00000000 00000000
*        531 ffffffff 00000001
*        532 ffffffff 00000001
         533 00000000 00000000
*        534 ffffffff 00000001
         535 00000000 00000000
*        536 ffffffff 00000001
         537 00000000 00000000
*        539 ffffffff 00000001
*        540 ffffffff 00000001
*        541 ffffffff 00000001
*        542 ffffffff 00000001
         543 00000000 00000000
*        545 ffffffff 00000001
*        546 ffffffff 00000001
         547 00000000 00000000
*        548 ffffffff 00000001
         549 00000000 00000000
*        560 ffffffff 00000001
         561 6f5ca309 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sltiu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sltiu-01.S/dut/DUT-otter.signature
File2 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sltiu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          2 ffffffff 00000001
           3 00000000 00000000
*          4 ffffffff 00000001
           5 00000000 00000000
*         12 ffffffff 00000001
          13 00000000 00000000
*         18 ffffffff 00000001
*         19 ffffffff 00000001
*         20 ffffffff 00000001
*         21 ffffffff 00000001
*         22 ffffffff 00000001
*         23 ffffffff 00000001
*         24 ffffffff 00000001
*         25 ffffffff 00000001
*         26 ffffffff 00000001
          27 00000000 00000000
*         28 ffffffff 00000001
*         29 ffffffff 00000001
          30 00000000 00000000
*         32 ffffffff 00000001
*         33 ffffffff 00000001
*         34 ffffffff 00000001
*         35 ffffffff 00000001
          36 00000000 00000000
*         37 ffffffff 00000001
*         38 ffffffff 00000001
*         39 ffffffff 00000001
          40 00000000 00000000
*         48 ffffffff 00000001
*         49 ffffffff 00000001
          50 00000000 00000000
*         51 ffffffff 00000001
          52 00000000 00000000
*         53 ffffffff 00000001
          54 00000000 00000000
*         56 ffffffff 00000001
          57 00000000 00000000
*         58 ffffffff 00000001
          59 00000000 00000000
*         74 ffffffff 00000001
          75 00000000 00000000
*         76 ffffffff 00000001
          77 00000000 00000000
*         81 ffffffff 00000001
*         82 ffffffff 00000001
*         83 ffffffff 00000001
*         84 ffffffff 00000001
*         85 ffffffff 00000001
*         86 ffffffff 00000001
          87 00000000 00000000
*         88 ffffffff 00000001
          89 00000000 00000000
*         90 ffffffff 00000001
*         91 ffffffff 00000001
*         92 ffffffff 00000001
*         93 ffffffff 00000001
*         94 ffffffff 00000001
*         95 ffffffff 00000001
*         96 ffffffff 00000001
*         97 ffffffff 00000001
*         98 ffffffff 00000001
*         99 ffffffff 00000001
*        100 ffffffff 00000001
*        101 ffffffff 00000001
*        102 ffffffff 00000001
         103 00000000 00000000
*        104 ffffffff 00000001
         105 00000000 00000000
*        107 ffffffff 00000001
         108 00000000 00000000
*        116 ffffffff 00000001
         117 00000000 00000000
*        123 ffffffff 00000001
         124 00000000 00000000
*        131 ffffffff 00000001
         132 00000000 00000000
*        139 ffffffff 00000001
         140 00000000 00000000
*        146 ffffffff 00000001
         147 00000000 00000000
*        154 ffffffff 00000001
*        155 ffffffff 00000001
         156 00000000 00000000
*        157 ffffffff 00000001
*        158 ffffffff 00000001
*        159 ffffffff 00000001
         160 00000000 00000000
*        161 ffffffff 00000001
         162 00000000 00000000
*        163 ffffffff 00000001
*        164 ffffffff 00000001
         165 00000000 00000000
*        166 ffffffff 00000001
*        167 ffffffff 00000001
*        168 ffffffff 00000001
*        169 ffffffff 00000001
*        170 ffffffff 00000001
*        171 ffffffff 00000001
*        172 ffffffff 00000001
*        173 ffffffff 00000001
*        174 ffffffff 00000001
*        175 ffffffff 00000001
         176 00000000 00000000
*        177 ffffffff 00000001
         178 00000000 00000000
*        180 ffffffff 00000001
         181 00000000 00000000
*        189 ffffffff 00000001
         190 00000000 00000000
*        196 ffffffff 00000001
         197 00000000 00000000
*        205 ffffffff 00000001
         206 00000000 00000000
*        214 ffffffff 00000001
         215 00000000 00000000
*        221 ffffffff 00000001
         222 00000000 00000000
*        230 ffffffff 00000001
         231 00000000 00000000
*        239 ffffffff 00000001
         240 00000000 00000000
*        246 ffffffff 00000001
         247 00000000 00000000
*        253 ffffffff 00000001
*        254 ffffffff 00000001
*        255 ffffffff 00000001
*        256 ffffffff 00000001
*        257 ffffffff 00000001
*        258 ffffffff 00000001
*        259 ffffffff 00000001
         260 00000000 00000000
*        261 ffffffff 00000001
*        262 ffffffff 00000001
*        263 ffffffff 00000001
*        264 ffffffff 00000001
*        265 ffffffff 00000001
*        266 ffffffff 00000001
*        267 ffffffff 00000001
*        268 ffffffff 00000001
*        269 ffffffff 00000001
*        270 ffffffff 00000001
*        271 ffffffff 00000001
*        272 ffffffff 00000001
*        273 ffffffff 00000001
*        274 ffffffff 00000001
*        275 ffffffff 00000001
*        276 ffffffff 00000001
         277 00000000 00000000
*        279 ffffffff 00000001
         280 00000000 00000000
*        288 ffffffff 00000001
         289 00000000 00000000
*        295 ffffffff 00000001
         296 00000000 00000000
*        302 ffffffff 00000001
*        303 ffffffff 00000001
*        304 ffffffff 00000001
*        305 ffffffff 00000001
*        306 ffffffff 00000001
*        307 ffffffff 00000001
*        308 ffffffff 00000001
         309 00000000 00000000
*        310 ffffffff 00000001
         311 00000000 00000000
*        312 ffffffff 00000001
*        313 ffffffff 00000001
*        314 ffffffff 00000001
*        315 ffffffff 00000001
*        316 ffffffff 00000001
*        317 ffffffff 00000001
*        318 ffffffff 00000001
*        319 ffffffff 00000001
*        320 ffffffff 00000001
*        321 ffffffff 00000001
*        322 ffffffff 00000001
*        323 ffffffff 00000001
*        324 ffffffff 00000001
         325 00000000 00000000
*        326 ffffffff 00000001
         327 00000000 00000000
*        329 ffffffff 00000001
         330 00000000 00000000
*        338 ffffffff 00000001
         339 00000000 00000000
*        345 ffffffff 00000001
         346 00000000 00000000
*        354 ffffffff 00000001
         355 00000000 00000000
*        363 ffffffff 00000001
         364 00000000 00000000
*        370 ffffffff 00000001
         371 00000000 00000000
*        378 ffffffff 00000001
*        379 ffffffff 00000001
*        380 ffffffff 00000001
*        381 ffffffff 00000001
*        382 ffffffff 00000001
*        383 ffffffff 00000001
         384 00000000 00000000
*        385 ffffffff 00000001
         386 00000000 00000000
*        387 ffffffff 00000001
*        388 ffffffff 00000001
         389 00000000 00000000
*        390 ffffffff 00000001
*        391 ffffffff 00000001
*        392 ffffffff 00000001
*        393 ffffffff 00000001
*        394 ffffffff 00000001
*        395 ffffffff 00000001
*        396 ffffffff 00000001
*        397 ffffffff 00000001
*        398 ffffffff 00000001
*        399 ffffffff 00000001
*        400 ffffffff 00000001
         401 00000000 00000000
*        403 ffffffff 00000001
         404 00000000 00000000
*        412 ffffffff 00000001
         413 00000000 00000000
*        419 ffffffff 00000001
         420 00000000 00000000
*        428 ffffffff 00000001
         429 00000000 00000000
*        437 ffffffff 00000001
         438 00000000 00000000
*        448 ffffffff 00000001
         449 00000000 00000000
*        457 ffffffff 00000001
         458 00000000 00000000
*        466 ffffffff 00000001
         467 00000000 00000000
*        473 ffffffff 00000001
         474 00000000 00000000
*        482 ffffffff 00000001
         483 00000000 00000000
*        491 ffffffff 00000001
         492 00000000 00000000
*        498 ffffffff 00000001
         499 00000000 00000000
*        506 ffffffff 00000001
*        507 ffffffff 00000001
         508 00000000 00000000
*        509 ffffffff 00000001
*        510 ffffffff 00000001
*        511 ffffffff 00000001
         512 00000000 00000000
*        513 ffffffff 00000001
         514 00000000 00000000
*        515 ffffffff 00000001
*        516 ffffffff 00000001
         517 00000000 00000000
*        518 ffffffff 00000001
*        519 ffffffff 00000001
*        520 ffffffff 00000001
*        521 ffffffff 00000001
*        522 ffffffff 00000001
*        523 ffffffff 00000001
         524 00000000 00000000
*        525 ffffffff 00000001
*        526 ffffffff 00000001
*        527 ffffffff 00000001
         528 00000000 00000000
*        529 ffffffff 00000001
         530 00000000 00000000
*        532 ffffffff 00000001
         533 00000000 00000000
*        541 ffffffff 00000001
         542 00000000 00000000
*        548 ffffffff 00000001
         549 00000000 00000000
*        557 ffffffff 00000001
         558 00000000 00000000
*        566 ffffffff 00000001
         567 00000000 00000000
*        574 ffffffff 00000001
         575 00000000 00000000
*        583 ffffffff 00000001
         584 00000000 00000000
*        592 ffffffff 00000001
         593 00000000 00000000
*        599 ffffffff 00000001
         600 00000000 00000000
*        606 ffffffff 00000001
*        607 ffffffff 00000001
*        608 ffffffff 00000001
*        609 ffffffff 00000001
*        610 ffffffff 00000001
*        611 ffffffff 00000001
*        612 ffffffff 00000001
*        613 ffffffff 00000001
*        614 ffffffff 00000001
*        615 ffffffff 00000001
*        616 ffffffff 00000001
*        617 ffffffff 00000001
*        618 ffffffff 00000001
*        619 ffffffff 00000001
*        620 ffffffff 00000001
*        621 ffffffff 00000001
*        622 ffffffff 00000001
*        623 ffffffff 00000001
*        624 ffffffff 00000001
*        625 ffffffff 00000001
*        626 ffffffff 00000001
*        627 ffffffff 00000001
         628 00000000 00000000
*        629 ffffffff 00000001
         630 00000000 00000000
*        632 ffffffff 00000001
         633 00000000 00000000
*        640 ffffffff 00000001
         641 00000000 00000000
*        647 ffffffff 00000001
         648 00000000 00000000
*        654 ffffffff 00000001
         655 00000000 00000000
*        663 ffffffff 00000001
         664 00000000 00000000
*        672 ffffffff 00000001
         673 00000000 00000000
*        679 ffffffff 00000001
         680 00000000 00000000
*        688 ffffffff 00000001
         689 00000000 00000000
*        696 ffffffff 00000001
         697 00000000 00000000
*        699 ffffffff 00000001
         700 6f5ca309 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sltu-01.S/dut/DUT-otter.signature
File2 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sltu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          1 ffffffff 00000001
           2 00000000 00000000
*          4 ffffffff 00000001
           5 00000000 00000000
*          6 ffffffff 00000001
           7 00000000 00000000
*         15 ffffffff 00000001
*         16 ffffffff 00000001
          17 00000000 00000000
*         18 ffffffff 00000001
          19 00000000 00000000
*         20 ffffffff 00000001
          21 00000000 00000000
*         24 ffffffff 00000001
          25 00000000 00000000
*         27 ffffffff 00000001
          28 00000000 00000000
*         32 ffffffff 00000001
          33 00000000 00000000
*         36 ffffffff 00000001
*         37 ffffffff 00000001
*         38 ffffffff 00000001
*         39 ffffffff 00000001
*         40 ffffffff 00000001
*         41 ffffffff 00000001
*         42 ffffffff 00000001
*         43 ffffffff 00000001
*         44 ffffffff 00000001
          45 00000000 00000000
*         46 ffffffff 00000001
          47 00000000 00000000
*         48 ffffffff 00000001
*         49 ffffffff 00000001
*         50 ffffffff 00000001
*         51 ffffffff 00000001
*         52 ffffffff 00000001
*         53 ffffffff 00000001
*         54 ffffffff 00000001
*         55 ffffffff 00000001
*         56 ffffffff 00000001
*         57 ffffffff 00000001
*         58 ffffffff 00000001
*         59 ffffffff 00000001
*         60 ffffffff 00000001
*         61 ffffffff 00000001
*         62 ffffffff 00000001
*         63 ffffffff 00000001
*         64 ffffffff 00000001
          65 00000000 00000000
*         66 ffffffff 00000001
*         67 ffffffff 00000001
*         68 ffffffff 00000001
          69 00000000 00000000
*         70 ffffffff 00000001
*         71 ffffffff 00000001
*         72 ffffffff 00000001
          73 00000000 00000000
*         78 ffffffff 00000001
          79 00000000 00000000
*         80 ffffffff 00000001
*         81 ffffffff 00000001
          82 00000000 00000000
*         93 ffffffff 00000001
          94 00000000 00000000
*        100 ffffffff 00000001
*        101 ffffffff 00000001
*        102 ffffffff 00000001
*        103 ffffffff 00000001
*        104 ffffffff 00000001
*        105 ffffffff 00000001
         106 00000000 00000000
*        107 ffffffff 00000001
         108 00000000 00000000
*        109 ffffffff 00000001
*        110 ffffffff 00000001
*        111 ffffffff 00000001
*        112 ffffffff 00000001
*        113 ffffffff 00000001
*        114 ffffffff 00000001
*        115 ffffffff 00000001
*        116 ffffffff 00000001
*        117 ffffffff 00000001
*        118 ffffffff 00000001
*        119 ffffffff 00000001
*        120 ffffffff 00000001
*        121 ffffffff 00000001
         122 00000000 00000000
*        123 ffffffff 00000001
         124 00000000 00000000
*        126 ffffffff 00000001
         127 00000000 00000000
*        129 ffffffff 00000001
         130 00000000 00000000
*        135 ffffffff 00000001
         136 00000000 00000000
*        138 ffffffff 00000001
         139 00000000 00000000
*        141 ffffffff 00000001
*        142 ffffffff 00000001
         143 00000000 00000000
*        145 ffffffff 00000001
         146 00000000 00000000
*        167 ffffffff 00000001
         168 00000000 00000000
*        175 ffffffff 00000001
*        176 ffffffff 00000001
         177 00000000 00000000
*        178 ffffffff 00000001
*        179 ffffffff 00000001
*        180 ffffffff 00000001
         181 00000000 00000000
*        182 ffffffff 00000001
         183 00000000 00000000
*        184 ffffffff 00000001
*        185 ffffffff 00000001
         186 00000000 00000000
*        187 ffffffff 00000001
*        188 ffffffff 00000001
*        189 ffffffff 00000001
*        190 ffffffff 00000001
*        191 ffffffff 00000001
*        192 ffffffff 00000001
*        193 ffffffff 00000001
*        194 ffffffff 00000001
*        195 ffffffff 00000001
*        196 ffffffff 00000001
         197 00000000 00000000
*        198 ffffffff 00000001
         199 00000000 00000000
*        200 ffffffff 00000001
*        201 ffffffff 00000001
         202 00000000 00000000
*        204 ffffffff 00000001
         205 00000000 00000000
*        209 ffffffff 00000001
*        210 ffffffff 00000001
         211 00000000 00000000
*        213 ffffffff 00000001
         214 00000000 00000000
*        216 ffffffff 00000001
*        217 ffffffff 00000001
         218 00000000 00000000
*        219 ffffffff 00000001
*        220 ffffffff 00000001
         221 00000000 00000000
*        226 ffffffff 00000001
         227 00000000 00000000
*        235 ffffffff 00000001
         236 00000000 00000000
*        242 ffffffff 00000001
         243 00000000 00000000
*        245 ffffffff 00000001
         246 00000000 00000000
*        250 ffffffff 00000001
*        251 ffffffff 00000001
         252 00000000 00000000
*        253 ffffffff 00000001
*        254 ffffffff 00000001
         255 00000000 00000000
*        257 ffffffff 00000001
         258 00000000 00000000
*        259 ffffffff 00000001
*        260 ffffffff 00000001
         261 00000000 00000000
*        262 ffffffff 00000001
*        263 ffffffff 00000001
         264 00000000 00000000
*        265 ffffffff 00000001
*        266 ffffffff 00000001
*        267 ffffffff 00000001
         268 00000000 00000000
*        269 ffffffff 00000001
*        270 ffffffff 00000001
*        271 ffffffff 00000001
         272 00000000 00000000
*        273 ffffffff 00000001
*        274 ffffffff 00000001
*        275 ffffffff 00000001
*        276 ffffffff 00000001
*        277 ffffffff 00000001
*        278 ffffffff 00000001
*        279 ffffffff 00000001
*        280 ffffffff 00000001
         281 00000000 00000000
*        282 ffffffff 00000001
*        283 ffffffff 00000001
*        284 ffffffff 00000001
*        285 ffffffff 00000001
*        286 ffffffff 00000001
*        287 ffffffff 00000001
*        288 ffffffff 00000001
*        289 ffffffff 00000001
*        290 ffffffff 00000001
*        291 ffffffff 00000001
*        292 ffffffff 00000001
*        293 ffffffff 00000001
*        294 ffffffff 00000001
*        295 ffffffff 00000001
*        296 ffffffff 00000001
*        297 ffffffff 00000001
*        298 ffffffff 00000001
         299 00000000 00000000
*        300 ffffffff 00000001
*        301 ffffffff 00000001
         302 00000000 00000000
*        303 ffffffff 00000001
*        304 ffffffff 00000001
         305 00000000 00000000
*        309 ffffffff 00000001
*        310 ffffffff 00000001
         311 00000000 00000000
*        312 ffffffff 00000001
*        313 ffffffff 00000001
         314 00000000 00000000
*        316 ffffffff 00000001
*        317 ffffffff 00000001
         318 00000000 00000000
*        319 ffffffff 00000001
*        320 ffffffff 00000001
         321 00000000 00000000
*        323 ffffffff 00000001
*        324 ffffffff 00000001
*        325 ffffffff 00000001
*        326 ffffffff 00000001
*        327 ffffffff 00000001
*        328 ffffffff 00000001
*        329 ffffffff 00000001
*        330 ffffffff 00000001
         331 00000000 00000000
*        332 ffffffff 00000001
         333 00000000 00000000
*        334 ffffffff 00000001
*        335 ffffffff 00000001
*        336 ffffffff 00000001
*        337 ffffffff 00000001
*        338 ffffffff 00000001
*        339 ffffffff 00000001
*        340 ffffffff 00000001
*        341 ffffffff 00000001
*        342 ffffffff 00000001
*        343 ffffffff 00000001
*        344 ffffffff 00000001
*        345 ffffffff 00000001
         346 00000000 00000000
*        347 ffffffff 00000001
         348 00000000 00000000
*        349 ffffffff 00000001
         350 00000000 00000000
*        352 ffffffff 00000001
         353 00000000 00000000
*        358 ffffffff 00000001
         359 00000000 00000000
*        361 ffffffff 00000001
         362 00000000 00000000
*        364 ffffffff 00000001
*        365 ffffffff 00000001
         366 00000000 00000000
*        368 ffffffff 00000001
         369 00000000 00000000
*        374 ffffffff 00000001
         375 00000000 00000000
*        390 ffffffff 00000001
         391 00000000 00000000
*        398 ffffffff 00000001
*        399 ffffffff 00000001
*        400 ffffffff 00000001
*        401 ffffffff 00000001
*        402 ffffffff 00000001
*        403 ffffffff 00000001
         404 00000000 00000000
*        405 ffffffff 00000001
*        406 ffffffff 00000001
*        407 ffffffff 00000001
         408 00000000 00000000
*        409 ffffffff 00000001
*        410 ffffffff 00000001
*        411 ffffffff 00000001
*        412 ffffffff 00000001
*        413 ffffffff 00000001
*        414 ffffffff 00000001
*        415 ffffffff 00000001
*        416 ffffffff 00000001
*        417 ffffffff 00000001
*        418 ffffffff 00000001
         419 00000000 00000000
*        420 ffffffff 00000001
         421 00000000 00000000
*        422 ffffffff 00000001
*        423 ffffffff 00000001
         424 00000000 00000000
*        425 ffffffff 00000001
*        426 ffffffff 00000001
         427 00000000 00000000
*        431 ffffffff 00000001
*        432 ffffffff 00000001
         433 00000000 00000000
*        435 ffffffff 00000001
         436 00000000 00000000
*        438 ffffffff 00000001
*        439 ffffffff 00000001
         440 00000000 00000000
*        441 ffffffff 00000001
*        442 ffffffff 00000001
         443 00000000 00000000
*        448 ffffffff 00000001
         449 00000000 00000000
*        451 ffffffff 00000001
         452 00000000 00000000
*        457 ffffffff 00000001
         458 00000000 00000000
*        467 ffffffff 00000001
*        468 ffffffff 00000001
         469 00000000 00000000
*        470 ffffffff 00000001
*        471 ffffffff 00000001
*        472 ffffffff 00000001
         473 00000000 00000000
*        474 ffffffff 00000001
         475 00000000 00000000
*        476 ffffffff 00000001
*        477 ffffffff 00000001
         478 00000000 00000000
*        479 ffffffff 00000001
*        480 ffffffff 00000001
         481 00000000 00000000
*        482 ffffffff 00000001
*        483 ffffffff 00000001
*        484 ffffffff 00000001
         485 00000000 00000000
*        486 ffffffff 00000001
*        487 ffffffff 00000001
*        488 ffffffff 00000001
         489 00000000 00000000
*        490 ffffffff 00000001
         491 00000000 00000000
*        492 ffffffff 00000001
*        493 ffffffff 00000001
         494 00000000 00000000
*        495 ffffffff 00000001
*        496 ffffffff 00000001
         497 00000000 00000000
*        499 ffffffff 00000001
         500 00000000 00000000
*        501 ffffffff 00000001
*        502 ffffffff 00000001
         503 00000000 00000000
*        504 ffffffff 00000001
*        505 ffffffff 00000001
         506 00000000 00000000
*        508 ffffffff 00000001
*        509 ffffffff 00000001
         510 00000000 00000000
*        511 ffffffff 00000001
*        512 ffffffff 00000001
         513 00000000 00000000
*        515 ffffffff 00000001
         516 00000000 00000000
*        518 ffffffff 00000001
         519 00000000 00000000
*        521 ffffffff 00000001
         522 00000000 00000000
*        527 ffffffff 00000001
         528 00000000 00000000
*        530 ffffffff 00000001
         531 00000000 00000000
*        534 ffffffff 00000001
         535 00000000 00000000
*        537 ffffffff 00000001
         538 00000000 00000000
*        567 ffffffff 00000001
*        568 ffffffff 00000001
         569 00000000 00000000
*        570 ffffffff 00000001
*        571 ffffffff 00000001
*        572 ffffffff 00000001
         573 00000000 00000000
*        574 ffffffff 00000001
         575 00000000 00000000
*        576 ffffffff 00000001
*        577 ffffffff 00000001
         578 00000000 00000000
*        579 ffffffff 00000001
*        580 ffffffff 00000001
*        581 ffffffff 00000001
*        582 ffffffff 00000001
*        583 ffffffff 00000001
*        584 ffffffff 00000001
         585 00000000 00000000
*        586 ffffffff 00000001
*        587 ffffffff 00000001
*        588 ffffffff 00000001
         589 00000000 00000000
*        590 ffffffff 00000001
         591 00000000 00000000
*        592 ffffffff 00000001
*        593 ffffffff 00000001
*        594 ffffffff 00000001
         595 00000000 00000000
*        597 ffffffff 00000001
         598 00000000 00000000
*        602 ffffffff 00000001
*        603 ffffffff 00000001
         604 00000000 00000000
*        606 ffffffff 00000001
         607 00000000 00000000
*        609 ffffffff 00000001
*        610 ffffffff 00000001
         611 00000000 00000000
*        613 ffffffff 00000001
         614 00000000 00000000
*        619 ffffffff 00000001
         620 00000000 00000000
*        628 ffffffff 00000001
         629 00000000 00000000
*        635 ffffffff 00000001
         636 00000000 00000000
*        643 ffffffff 00000001
*        644 ffffffff 00000001
         645 00000000 00000000
*        646 ffffffff 00000001
*        647 ffffffff 00000001
         648 00000000 00000000
*        650 ffffffff 00000001
         651 00000000 00000000
*        652 ffffffff 00000001
*        653 ffffffff 00000001
         654 00000000 00000000
*        655 ffffffff 00000001
*        656 ffffffff 00000001
         657 00000000 00000000
*        658 ffffffff 00000001
*        659 ffffffff 00000001
*        660 ffffffff 00000001
         661 00000000 00000000
*        662 ffffffff 00000001
*        663 ffffffff 00000001
         664 00000000 00000000
*        666 ffffffff 00000001
*        667 ffffffff 00000001
*        668 ffffffff 00000001
*        669 ffffffff 00000001
*        670 ffffffff 00000001
*        671 ffffffff 00000001
*        672 ffffffff 00000001
*        673 ffffffff 00000001
         674 00000000 00000000
*        675 ffffffff 00000001
*        676 ffffffff 00000001
*        677 ffffffff 00000001
*        678 ffffffff 00000001
*        679 ffffffff 00000001
*        680 ffffffff 00000001
*        681 ffffffff 00000001
*        682 ffffffff 00000001
*        683 ffffffff 00000001
*        684 ffffffff 00000001
*        685 ffffffff 00000001
*        686 ffffffff 00000001
*        687 ffffffff 00000001
*        688 ffffffff 00000001
*        689 ffffffff 00000001
*        690 ffffffff 00000001
         691 00000000 00000000
*        692 ffffffff 00000001
*        693 ffffffff 00000001
*        694 ffffffff 00000001
*        695 ffffffff 00000001
         696 00000000 00000000
*        700 ffffffff 00000001
*        701 ffffffff 00000001
         702 00000000 00000000
*        703 ffffffff 00000001
*        704 ffffffff 00000001
         705 00000000 00000000
*        707 ffffffff 00000001
*        708 ffffffff 00000001
         709 00000000 00000000
*        710 ffffffff 00000001
*        711 ffffffff 00000001
         712 00000000 00000000
*        717 ffffffff 00000001
         718 00000000 00000000
*        719 ffffffff 00000001
         720 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sra-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/srai-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/srai-01.S/dut/DUT-otter.signature
File2 Path:/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/srai-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          1 007fffff ffffffff
           2 00000002 00000002
*          5 00000001 ffffffff
           6 00000000 00000000
*         39 7fffffff ffffffff
*         40 0000ffff ffffffff
*         41 00003fff ffffffff
          42 ffffffef ffffffef
*         43 00ffffff ffffffff
*         44 0ffffffb fffffffb
*         45 0001ffff ffffffff
*         46 001fffff ffffffff
*         47 0007ffff ffffffff
*         48 00000003 ffffffff
*         49 0007ffff ffffffff
*         50 0001ffff ffffffff
*         51 00000007 ffffffff
*         52 1ffff7ff fffff7ff
          53 ffff7fff ffff7fff
*         54 0007fff7 fffffff7
*         55 00007ffd fffffffd
*         56 007ffbff fffffbff
*         57 7ff7ffff fff7ffff
*         58 00007fef ffffffef
*         59 00007fdf ffffffdf
*         60 0003fdff fffffdff
*         61 0fdfffff ffdfffff
*         62 00003eff fffffeff
*         63 0007bfff ffffbfff
*         64 1dffffff fdffffff
*         65 01bfffff ffbfffff
*         66 000017ff fffff7ff
          67 000002aa 000002aa
*         68 00015555 ffff5555
          69 00000000 00000000
*         72 7fffa57e ffffa57e
          73 0000b505 0000b505
*         76 000ffff4 fffffff4
          77 0000b504 0000b504
*         83 002aaaaa ffeaaaaa
          84 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/srl-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/srli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sub-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/sw-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/xor-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/mmichilot/OTTER_OrangeCrab/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/mmichilot/OTTER_OrangeCrab/riscof/riscof_work/rv32i_m/I/src/xori-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
      </table>
      </body></html>