Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec  2 17:08:55 2018
| Host         : Linux-Laptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file vending_machine_timing_summary_routed.rpt -pb vending_machine_timing_summary_routed.pb -rpx vending_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: cancelResetSW/sig_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[0]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[0]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[0]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[1]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[1]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[1]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[2]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[2]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[2]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[3]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[3]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[3]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[4]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[4]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[4]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[5]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[5]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[5]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[6]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[6]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[6]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[7]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[7]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[7]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[8]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[8]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[8]_P/Q (HIGH)

 There are 151 register/latch pins with no clock driven by root clock pin: coinsDispSW/sig_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: coins_reg[0]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: coins_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: coins_reg[0]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[1]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[2]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: coins_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[2]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: coins_reg[3]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: coins_reg[3]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: coins_reg[3]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: coins_reg[4]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: coins_reg[4]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: coins_reg[4]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: coins_reg[5]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: coins_reg[5]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: coins_reg[5]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: coins_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: coins_reg[6]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: coins_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: coins_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coins_reg[7]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: coins_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coins_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coins_reg[8]_P/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: decimal_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: dimeSW/sig_out_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: dollarSW/sig_out_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: fiftySW/sig_out_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: fiveSW/sig_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: negative_reg_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: negative_reg_P/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: nickelSW/sig_out_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[0]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[0]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[0]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[1]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[1]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[1]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[2]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[2]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[2]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[3]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[3]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[3]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[4]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[4]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[4]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[5]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[5]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[5]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[6]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[6]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[6]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[7]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[7]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[7]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[8]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[8]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[8]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[9]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[9]_P/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: quarterSW/sig_out_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: swA1/sig_out_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: swA2/sig_out_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: swA3/sig_out_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: swB1/sig_out_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: swB2/sig_out_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: swB3/sig_out_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: swC1/sig_out_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: swC2/sig_out_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: swC3/sig_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: totalMoney_reg[0]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: totalMoney_reg[0]_LDC/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: totalMoney_reg[0]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: totalMoney_reg[1]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: totalMoney_reg[1]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: totalMoney_reg[1]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: totalMoney_reg[2]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: totalMoney_reg[2]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: totalMoney_reg[2]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: totalMoney_reg[3]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: totalMoney_reg[3]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: totalMoney_reg[3]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: totalMoney_reg[4]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: totalMoney_reg[4]_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: totalMoney_reg[4]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: totalMoney_reg[5]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: totalMoney_reg[5]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: totalMoney_reg[5]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: totalMoney_reg[6]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: totalMoney_reg[6]_LDC/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: totalMoney_reg[6]_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: totalMoney_reg[7]_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: totalMoney_reg[7]_LDC/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: totalMoney_reg[7]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: totalMoney_reg[8]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: totalMoney_reg[8]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: totalMoney_reg[8]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 429 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.248        0.000                      0                  869        0.163        0.000                      0                  869        4.500        0.000                       0                   462  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        4.248        0.000                      0                  869        0.163        0.000                      0                  869        4.500        0.000                       0                   462  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.138ns (22.009%)  route 4.033ns (77.991%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.191    10.252    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y17         FDRE                                         r  swB1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.445    14.786    swB1/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  swB1/counter_reg[0]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    swB1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.138ns (22.009%)  route 4.033ns (77.991%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.191    10.252    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y17         FDRE                                         r  swB1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.445    14.786    swB1/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  swB1/counter_reg[1]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    swB1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.138ns (22.009%)  route 4.033ns (77.991%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.191    10.252    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y17         FDRE                                         r  swB1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.445    14.786    swB1/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  swB1/counter_reg[2]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    swB1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.138ns (22.009%)  route 4.033ns (77.991%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.191    10.252    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y17         FDRE                                         r  swB1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.445    14.786    swB1/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  swB1/counter_reg[3]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    swB1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.138ns (22.226%)  route 3.982ns (77.774%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.140    10.201    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y20         FDRE                                         r  swB1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.442    14.783    swB1/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  swB1/counter_reg[12]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y20         FDRE (Setup_fdre_C_R)       -0.524    14.497    swB1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.138ns (22.226%)  route 3.982ns (77.774%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.140    10.201    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y20         FDRE                                         r  swB1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.442    14.783    swB1/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  swB1/counter_reg[13]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y20         FDRE (Setup_fdre_C_R)       -0.524    14.497    swB1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.138ns (22.226%)  route 3.982ns (77.774%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.140    10.201    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y20         FDRE                                         r  swB1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.442    14.783    swB1/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  swB1/counter_reg[14]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y20         FDRE (Setup_fdre_C_R)       -0.524    14.497    swB1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.138ns (22.226%)  route 3.982ns (77.774%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.140    10.201    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y20         FDRE                                         r  swB1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.442    14.783    swB1/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  swB1/counter_reg[15]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y20         FDRE (Setup_fdre_C_R)       -0.524    14.497    swB1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.138ns (22.870%)  route 3.838ns (77.130%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          0.996    10.057    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y22         FDRE                                         r  swB1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.439    14.780    swB1/clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  swB1/counter_reg[20]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y22         FDRE (Setup_fdre_C_R)       -0.524    14.494    swB1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 swB1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.138ns (22.870%)  route 3.838ns (77.130%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.081    swB1/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  swB1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  swB1/counter_reg[7]/Q
                         net (fo=2, routed)           0.850     6.449    swB1/counter_reg[7]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  swB1/sig_out_i_5__2/O
                         net (fo=1, routed)           0.306     6.879    swB1/sig_out_i_5__2_n_1
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.003 f  swB1/sig_out_i_4__2/O
                         net (fo=1, routed)           0.516     7.519    swB1/sig_out_i_4__2_n_1
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  swB1/sig_out_i_3__2/O
                         net (fo=1, routed)           0.577     8.219    swB1/sig_out_i_3__2_n_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.343 r  swB1/sig_out_i_2__2/O
                         net (fo=2, routed)           0.594     8.937    swB1/sig_out_i_2__2_n_1
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  swB1/counter[0]_i_1__2/O
                         net (fo=24, routed)          0.996    10.057    swB1/counter[0]_i_1__2_n_1
    SLICE_X56Y22         FDRE                                         r  swB1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.439    14.780    swB1/clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  swB1/counter_reg[21]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y22         FDRE (Setup_fdre_C_R)       -0.524    14.494    swB1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  4.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 swC2/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swC2/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.593     1.476    swC2/clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  swC2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  swC2/debounced_reg/Q
                         net (fo=3, routed)           0.110     1.728    swC2/debounced
    SLICE_X60Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.773 r  swC2/sig_out_i_1__6/O
                         net (fo=1, routed)           0.000     1.773    swC2/sig_out_i_1__6_n_1
    SLICE_X60Y40         FDRE                                         r  swC2/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.863     1.990    swC2/clk_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  swC2/sig_out_reg/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.120     1.609    swC2/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fiveSW/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiveSW/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.553     1.436    fiveSW/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  fiveSW/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  fiveSW/debounced_reg/Q
                         net (fo=3, routed)           0.109     1.686    fiveSW/debounced
    SLICE_X33Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.731 r  fiveSW/sig_out_i_1__13/O
                         net (fo=1, routed)           0.000     1.731    fiveSW/sig_out_i_1__13_n_1
    SLICE_X33Y22         FDRE                                         r  fiveSW/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.819     1.946    fiveSW/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  fiveSW/sig_out_reg/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.091     1.540    fiveSW/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 swA2/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swA2/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.595     1.478    swA2/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  swA2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  swA2/debounced_reg/Q
                         net (fo=3, routed)           0.119     1.738    swA2/debounced
    SLICE_X62Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  swA2/sig_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    swA2/sig_out_i_1__0_n_1
    SLICE_X62Y44         FDRE                                         r  swA2/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.866     1.993    swA2/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  swA2/sig_out_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X62Y44         FDRE (Hold_fdre_C_D)         0.091     1.582    swA2/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 swC3/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swC3/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.550     1.433    swC3/clk_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  swC3/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  swC3/debounced_reg/Q
                         net (fo=3, routed)           0.120     1.694    swC3/debounced
    SLICE_X28Y25         LUT4 (Prop_lut4_I1_O)        0.045     1.739 r  swC3/sig_out_i_1__7/O
                         net (fo=1, routed)           0.000     1.739    swC3/sig_out_i_1__7_n_1
    SLICE_X28Y25         FDRE                                         r  swC3/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.817     1.944    swC3/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  swC3/sig_out_reg/C
                         clock pessimism             -0.498     1.446    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.091     1.537    swC3/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 swA1/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swA1/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.439%)  route 0.161ns (43.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.567     1.450    swA1/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  swA1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  swA1/debounced_reg/Q
                         net (fo=3, routed)           0.161     1.775    swA1/debounced
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.820 r  swA1/sig_out_i_1/O
                         net (fo=1, routed)           0.000     1.820    swA1/sig_out_i_1_n_1
    SLICE_X54Y47         FDRE                                         r  swA1/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.838     1.965    swA1/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  swA1/sig_out_reg/C
                         clock pessimism             -0.499     1.466    
    SLICE_X54Y47         FDRE (Hold_fdre_C_D)         0.120     1.586    swA1/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 swB2/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB2/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.593     1.476    swB2/clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  swB2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  swB2/debounced_reg/Q
                         net (fo=3, routed)           0.163     1.803    swB2/debounced
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.848 r  swB2/sig_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    swB2/sig_out_i_1__3_n_1
    SLICE_X60Y43         FDRE                                         r  swB2/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.864     1.991    swB2/clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  swB2/sig_out_reg/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.120     1.613    swB2/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fiftySW/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.021%)  route 0.158ns (45.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.557     1.440    fiftySW/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  fiftySW/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  fiftySW/debounced_reg/Q
                         net (fo=3, routed)           0.158     1.739    fiftySW/debounced
    SLICE_X33Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.784 r  fiftySW/sig_out_i_1__11/O
                         net (fo=1, routed)           0.000     1.784    fiftySW/sig_out_i_1__11_n_1
    SLICE_X33Y18         FDRE                                         r  fiftySW/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.823     1.950    fiftySW/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  fiftySW/sig_out_reg/C
                         clock pessimism             -0.497     1.453    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.091     1.544    fiftySW/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fiftySW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.558     1.441    fiftySW/clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  fiftySW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  fiftySW/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.690    fiftySW/counter_reg_n_1_[3]
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  fiftySW/counter_reg[0]_i_2__11/O[3]
                         net (fo=1, routed)           0.000     1.798    fiftySW/counter_reg[0]_i_2__11_n_5
    SLICE_X35Y14         FDRE                                         r  fiftySW/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.826     1.953    fiftySW/clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  fiftySW/counter_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.105     1.546    fiftySW/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fiveSW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiveSW/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.556     1.439    fiveSW/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  fiveSW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  fiveSW/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.688    fiveSW/counter_reg_n_1_[3]
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  fiveSW/counter_reg[0]_i_2__13/O[3]
                         net (fo=1, routed)           0.000     1.796    fiveSW/counter_reg[0]_i_2__13_n_5
    SLICE_X31Y18         FDRE                                         r  fiveSW/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.823     1.950    fiveSW/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  fiveSW/counter_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    fiveSW/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nickelSW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.557     1.440    nickelSW/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  nickelSW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  nickelSW/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.689    nickelSW/counter_reg_n_1_[3]
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  nickelSW/counter_reg[0]_i_2__8/O[3]
                         net (fo=1, routed)           0.000     1.797    nickelSW/counter_reg[0]_i_2__8_n_5
    SLICE_X29Y17         FDRE                                         r  nickelSW/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.825     1.952    nickelSW/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  nickelSW/counter_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    nickelSW/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y12   cancelResetSW/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y21   dimeSW/counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y21   dimeSW/counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y16   dimeSW/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y16   dimeSW/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   dimeSW/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   dimeSW/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   dimeSW/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   dimeSW/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y12   cancelResetSW/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   dimeSW/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   dimeSW/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y42   swA2/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y42   swA2/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y42   swA2/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y38   swA2/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y16   dimeSW/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y16   dimeSW/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   dimeSW/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   dimeSW/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   dimeSW/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   dimeSW/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y17   nickelSW/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   swA2/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   swA2/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   swA2/counter_reg[22]/C



