-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- PROGRAM		"Quartus II"
-- VERSION		"Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition"
-- CREATED		"Fri Nov 30 11:19:14 2018"

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY clockdiv2 IS 
	PORT
	(
		ClockIn :  IN  STD_LOGIC;
		Reset :  IN  STD_LOGIC;
		ClockOut :  OUT  STD_LOGIC
	);
END clockdiv2;

ARCHITECTURE bdf_type OF clockdiv2 IS 

COMPONENT testin
	PORT(inclk0 : IN STD_LOGIC;
		 c0 : OUT STD_LOGIC
	);
END COMPONENT;



BEGIN 



b2v_inst : testin
PORT MAP(inclk0 => ClockIn,
		 c0 => ClockOut);


END bdf_type;