INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:55:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 buffer23/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer60/fifo/Memory_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.928ns (21.245%)  route 3.440ns (78.755%))
  Logic Levels:           12  (LUT2=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2679, unset)         0.508     0.508    buffer23/fifo/clk
    SLICE_X35Y96         FDRE                                         r  buffer23/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer23/fifo/Head_reg[0]/Q
                         net (fo=6, routed)           0.511     1.235    buffer23/fifo/Head[0]
    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.043     1.278 r  buffer23/fifo/i___3_i_7/O
                         net (fo=1, routed)           0.090     1.368    buffer23/fifo/i___3_i_7_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I1_O)        0.043     1.411 r  buffer23/fifo/i___3_i_6/O
                         net (fo=5, routed)           0.244     1.655    fork27/control/generateBlocks[3].regblock/buffer23_outs
    SLICE_X39Y95         LUT5 (Prop_lut5_I4_O)        0.043     1.698 r  fork27/control/generateBlocks[3].regblock/transmitValue_i_7__5/O
                         net (fo=3, routed)           0.247     1.945    buffer70/fifo/fullReg_i_3__12
    SLICE_X38Y95         LUT5 (Prop_lut5_I3_O)        0.051     1.996 f  buffer70/fifo/transmitValue_i_5__6/O
                         net (fo=3, routed)           0.316     2.312    buffer80/fifo/Full_reg_2
    SLICE_X40Y95         LUT6 (Prop_lut6_I1_O)        0.132     2.444 f  buffer80/fifo/Empty_i_6__1/O
                         net (fo=1, routed)           0.163     2.608    buffer80/fifo/Empty_i_6__1_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.043     2.651 f  buffer80/fifo/Empty_i_3__9/O
                         net (fo=2, routed)           0.298     2.949    fork27/control/generateBlocks[3].regblock/store_complete[1]_i_3
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.054     3.003 f  fork27/control/generateBlocks[3].regblock/store_complete[1]_i_5/O
                         net (fo=1, routed)           0.216     3.219    buffer23/fifo/transmitValue_i_7_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.131     3.350 f  buffer23/fifo/store_complete[1]_i_3/O
                         net (fo=3, routed)           0.170     3.520    fork25/control/generateBlocks[3].regblock/transmitValue_i_2_1
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.043     3.563 f  fork25/control/generateBlocks[3].regblock/transmitValue_i_7/O
                         net (fo=1, routed)           0.370     3.933    fork25/control/generateBlocks[3].regblock/transmitValue_i_7_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.043     3.976 f  fork25/control/generateBlocks[3].regblock/transmitValue_i_2/O
                         net (fo=3, routed)           0.434     4.410    buffer81/control/transmitValue_reg_9
    SLICE_X38Y91         LUT6 (Prop_lut6_I1_O)        0.043     4.453 r  buffer81/control/transmitValue_i_3__71/O
                         net (fo=17, routed)          0.130     4.583    buffer60/fifo/outputValid_reg_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I4_O)        0.043     4.626 r  buffer60/fifo/Memory[0][5]_i_1__6/O
                         net (fo=5, routed)           0.250     4.876    buffer60/fifo/WriteEn3_out
    SLICE_X40Y91         FDRE                                         r  buffer60/fifo/Memory_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2679, unset)         0.483     5.183    buffer60/fifo/clk
    SLICE_X40Y91         FDRE                                         r  buffer60/fifo/Memory_reg[0][1]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X40Y91         FDRE (Setup_fdre_C_CE)      -0.169     4.978    buffer60/fifo/Memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  0.102    




