/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2023 ROHM Semiconductors
 */

#ifndef __LINUX_MFD_BD96811_H__
#define __LINUX_MFD_BD96811_H__

#define BD96811_REG_DIN_STAT		0x19
#define BD96811_REG_PMIC_STATE		0x1a
#define BD96811_REG_WD_FEED		0x22
#define BD96811_REG_WD_FAILCOUNT	0x23
#define BD96811_REG_WD_ASK		0x26
#define BD96811_REG_WD_STATUS		0x2a
#define BD96811_REG_ERR_CNT		0x2e
#define BD96811_REG_LDO5_STAT		0x3d
#define BD96811_REG_ADC1_VAL		0x50
#define BD96811_REG_ADC2_VAL		0x51
#define BD96811_REG_ADC0_VAL		0x52
#define BD96811_LOCK_REG		0x03
#define BD96811_UNLOCK			0x9d

/* IRQ register area */
#define BD96811_REG_INT_MAIN		0x30
#define BD96811_REG_INT_LDO5_DET	0x3d
#define BD96811_REG_INT_SYS1		0x31

#define BD96811_REG_MASK_INT_SYS1	0x40

/* IRQs */
enum {
	BD96811_CMD_SHDN_STAT,
	BD96811_GC_ERR_STAT,
	BD96811_VOUT_BIST_ERR_STAT,
	BD96811_ABIST_ERR_STAT,
	BD96811_DIN3_ERR_STAT,
	BD96811_TW_ERR_STAT,
	BD96811_AD1_ERR_STAT,
	BD96811_AD2_ERR_STAT,

	BD96811_VREF_ERR_STAT,
	BD96811_TSD_ERR_STAT,
	BD96811_UVLO_VIN_ERR_STAT,
	BD96811_OVLO_ERR_STAT,
	BD96811_OSC_ERR_STAT,
	BD96811_SLEEP_ERR_STAT,
	BD96811_UVLO_PVIN1_ERR_STAT,
	BD96811_PWR_CTRL_SEQ_ERR_STAT,

	/* Reg 0x55 VOUT1 ERR IRQs */
	BD96811_VOUT1_PVIN_ERR_STAT,
	BD96811_VOUT1_OVP_ERR_STAT,
	BD96811_VOUT1_UVP_ERR_STAT,
	BD96811_VOUT1_SHDN_ERR_STAT,

	/* Reg 0x56 VOUT2 ERR IRQs */
	BD96811_VOUT2_PVIN_ERR_STAT,
	BD96811_VOUT2_OVP_ERR_STAT,
	BD96811_VOUT2_UVP_ERR_STAT,
	BD96811_VOUT2_SHDN_ERR_STAT,

	/* Reg 0x57 VOUT3 ERR IRQs */
	BD96811_VOUT3_PVIN_ERR_STAT,
	BD96811_VOUT3_OVP_ERR_STAT,
	BD96811_VOUT3_UVP_ERR_STAT,
	BD96811_VOUT3_SHDN_ERR_STAT,

	/* Reg 0x58 VOUT4 ERR IRQs */
	BD96811_VOUT4_PVIN_ERR_STAT,
	BD96811_VOUT4_OVP_ERR_STAT,
	BD96811_VOUT4_UVP_ERR_STAT,
	BD96811_VOUT4_SHDN_ERR_STAT,

	/* Reg 0x59 LDO5 ERR IRQs */
	BD96811_LDO5_UVLO_ERR_STAT,
	BD96811_LDO5_OVP_ERR_STAT,
	BD96811_LDO5_UVP_ERR_STAT,
	BD96811_LDO5_SHDN_ERR_STAT,

	BD96811_TW_STAT,
	BD96811_WDT_ERR_STAT,
	BD96811_I2C_ERR_STAT,
	BD96811_TERR1_ERR_STAT,
	BD96811_TERR2_ERR_STAT,
	BD96811_DIN4_ERR_STAT,

	BD96811_VOUT1_HOCL_STAT,
	BD96811_VOUT1_LOCL_STAT,
	BD96811_VOUT1_NOCL_STAT,
	BD96811_VOUT1_OVD_STAT,
	BD96811_VOUT1_UVD_STAT,
	BD96811_VOUT1_TW_CH_STAT,

	BD96811_VOUT2_HOCL_STAT,
	BD96811_VOUT2_LOCL_STAT,
	BD96811_VOUT2_NOCL_STAT,
	BD96811_VOUT2_OVD_STAT,
	BD96811_VOUT2_UVD_STAT,
	BD96811_VOUT2_TW_CH_STAT,

	BD96811_VOUT3_HOCL_STAT,
	BD96811_VOUT3_LOCL_STAT,
	BD96811_VOUT3_NOCL_STAT,
	BD96811_VOUT3_OVD_STAT,
	BD96811_VOUT3_UVD_STAT,
	BD96811_VOUT3_TW_CH_STAT,

	BD96811_VOUT4_HOCL_STAT,
	BD96811_VOUT4_LOCL_STAT,
	BD96811_VOUT4_NOCL_STAT,
	BD96811_VOUT4_OVD_STAT,
	BD96811_VOUT4_UVD_STAT,
	BD96811_VOUT4_TW_CH_STAT,

	BD96811_LDO5_OVD_STAT,
	BD96811_LDO5_UVD_STAT,
};

#define BD96811_CMD_SHDN_MASK BIT(0)
#define BD96811_GC_ERR_MASK BIT(1)
#define BD96811_VOUT_BIST_ERR_MASK BIT(2)
#define BD96811_ABIST_ERR_MASK BIT(3)
#define BD96811_DIN3_ERR_MASK BIT(4)
#define BD96811_TW_ERR_MASK BIT(5)
#define BD96811_AD1_ERR_MASK BIT(6)
#define BD96811_AD2_ERR_MASK BIT(7)

#define BD96811_VREF_ERR_MASK BIT(0)
#define BD96811_TSD_ERR_MASK BIT(1)
#define BD96811_UVLO_VIN_ERR_MASK BIT(2)
#define BD96811_OVLO_ERR_MASK BIT(3)
#define BD96811_OSC_ERR_MASK BIT(4)
#define BD96811_SLEEP_ERR_MASK BIT(5)
#define BD96811_UVLO_PVIN1_ERR_MASK BIT(6)
#define BD96811_PWR_CTRL_SEQ_ERR_MASK BIT(7)

	/* Reg 0x55 VOUT1 ERR IRQs */
#define BD96811_VOUT1_PVIN_ERR_MASK BIT(0)
#define BD96811_VOUT1_OVP_ERR_MASK BIT(1)
#define BD96811_VOUT1_UVP_ERR_MASK BIT(2)
#define BD96811_VOUT1_SHDN_ERR_MASK BIT(3)

	/* Reg 0x56 VOUT2 ERR IRQs */
#define BD96811_VOUT2_PVIN_ERR_MASK BIT(0)
#define BD96811_VOUT2_OVP_ERR_MASK BIT(1)
#define BD96811_VOUT2_UVP_ERR_MASK BIT(2)
#define BD96811_VOUT2_SHDN_ERR_MASK BIT(3)

	/* Reg 0x57 VOUT3 ERR IRQs */
#define BD96811_VOUT3_PVIN_ERR_MASK BIT(0)
#define BD96811_VOUT3_OVP_ERR_MASK BIT(1)
#define BD96811_VOUT3_UVP_ERR_MASK BIT(2)
#define BD96811_VOUT3_SHDN_ERR_MASK BIT(3)

	/* Reg 0x58 VOUT4 ERR IRQs */
#define BD96811_VOUT4_PVIN_ERR_MASK BIT(0)
#define BD96811_VOUT4_OVP_ERR_MASK BIT(1)
#define BD96811_VOUT4_UVP_ERR_MASK BIT(2)
#define BD96811_VOUT4_SHDN_ERR_MASK BIT(3)

	/* Reg 0x59 LDO5 ERR IRQs */
#define BD96811_LDO5_UVLO_ERR_MASK BIT(0)
#define BD96811_LDO5_OVP_ERR_MASK BIT(1)
#define BD96811_LDO5_UVP_ERR_MASK BIT(2)
#define BD96811_LDO5_SHDN_ERR_MASK BIT(3)

#define BD96811_TW_MASK BIT(0)
#define BD96811_WDT_ERR_MASK BIT(1)
#define BD96811_I2C_ERR_MASK BIT(2)
#define BD96811_TERR1_ERR_MASK BIT(3)
#define BD96811_TERR2_ERR_MASK BIT(4)
#define BD96811_DIN4_ERR_MASK BIT(5)

#define BD96811_VOUT1_HOCL_MASK BIT(0)
#define BD96811_VOUT1_LOCL_MASK BIT(1)
#define BD96811_VOUT1_NOCL_MASK BIT(2)
#define BD96811_VOUT1_OVD_MASK BIT(3)
#define BD96811_VOUT1_UVD_MASK BIT(4)
#define BD96811_VOUT1_TW_CH_MASK BIT(5)

#define BD96811_VOUT2_HOCL_MASK BIT(0)
#define BD96811_VOUT2_LOCL_MASK BIT(1)
#define BD96811_VOUT2_NOCL_MASK BIT(2)
#define BD96811_VOUT2_OVD_MASK BIT(3)
#define BD96811_VOUT2_UVD_MASK BIT(4)
#define BD96811_VOUT2_TW_CH_MASK BIT(5)

#define BD96811_VOUT3_HOCL_MASK BIT(0)
#define BD96811_VOUT3_LOCL_MASK BIT(1)
#define BD96811_VOUT3_NOCL_MASK BIT(2)
#define BD96811_VOUT3_OVD_MASK BIT(3)
#define BD96811_VOUT3_UVD_MASK BIT(4)
#define BD96811_VOUT3_TW_CH_MASK BIT(5)

#define BD96811_VOUT4_HOCL_MASK BIT(0)
#define BD96811_VOUT4_LOCL_MASK BIT(1)
#define BD96811_VOUT4_NOCL_MASK BIT(2)
#define BD96811_VOUT4_OVD_MASK BIT(3)
#define BD96811_VOUT4_UVD_MASK BIT(4)
#define BD96811_VOUT4_TW_CH_MASK BIT(5)

#define BD96811_LDO5_OVD_MASK BIT(3)
#define BD96811_LDO5_UVD_MASK BIT(4)

#endif
