/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [10:0] _02_;
  wire [3:0] _03_;
  wire [3:0] _04_;
  reg [4:0] _05_;
  reg [15:0] _06_;
  reg [5:0] _07_;
  wire [4:0] _08_;
  reg [6:0] _09_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [27:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [15:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire [15:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_73z;
  wire celloutsig_0_76z;
  wire [12:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [23:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_5z[3];
  assign celloutsig_0_29z = celloutsig_0_6z[0] ? celloutsig_0_2z[0] : celloutsig_0_15z[24];
  assign celloutsig_1_8z = ~(in_data[125] & celloutsig_1_1z);
  assign celloutsig_0_17z = ~(celloutsig_0_15z[22] & celloutsig_0_14z);
  assign celloutsig_0_30z = ~(celloutsig_0_3z & celloutsig_0_9z);
  assign celloutsig_1_3z = !(in_data[175] ? celloutsig_1_0z : celloutsig_1_2z);
  assign celloutsig_0_42z = ~((celloutsig_0_15z[26] | celloutsig_0_4z[1]) & celloutsig_0_7z);
  assign celloutsig_1_17z = ~((celloutsig_1_11z | in_data[129]) & celloutsig_1_14z[2]);
  assign celloutsig_0_50z = _00_ ^ celloutsig_0_19z;
  assign celloutsig_0_51z = celloutsig_0_42z ^ celloutsig_0_2z[3];
  assign celloutsig_0_8z = celloutsig_0_2z[0] ^ celloutsig_0_3z;
  assign celloutsig_0_27z = ~(celloutsig_0_24z[4] ^ celloutsig_0_8z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= { celloutsig_0_31z[9:0], celloutsig_0_29z };
  reg [3:0] _23_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 4'h0;
    else _23_ <= { celloutsig_0_9z, _03_[2:0] };
  assign { out_data[12], _04_[2:0] } = _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 5'h00;
    else _05_ <= { celloutsig_0_6z[5:2], celloutsig_0_60z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 16'h0000;
    else _06_ <= { in_data[170:161], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 6'h00;
    else _07_ <= { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z };
  reg [5:0] _27_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _27_ <= 6'h00;
    else _27_ <= _06_[15:10];
  assign out_data[133:128] = _27_;
  reg [2:0] _28_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 3'h0;
    else _28_ <= celloutsig_0_4z[2:0];
  assign _03_[2:0] = _28_;
  reg [4:0] _29_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 5'h00;
    else _29_ <= celloutsig_0_15z[9:5];
  assign { _08_[4:3], _00_, _01_, _08_[0] } = _29_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 7'h00;
    else _09_ <= in_data[6:0];
  assign celloutsig_1_10z = in_data[168:152] & { in_data[134:124], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_10z[10:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_15z } & { celloutsig_1_10z[15:7], celloutsig_1_6z, _07_, celloutsig_1_17z, _07_, celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[62:58] == in_data[40:36];
  assign celloutsig_1_6z = in_data[125:123] == in_data[99:97];
  assign celloutsig_0_28z = { celloutsig_0_6z[14:3], celloutsig_0_1z, 1'h0 } == { _09_[3:0], celloutsig_0_9z, _03_[2:0], celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_0_59z = celloutsig_0_24z === { celloutsig_0_15z[20:19], celloutsig_0_41z };
  assign celloutsig_0_60z = { _09_[6:3], celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_59z } === { celloutsig_0_35z[10:9], celloutsig_0_47z, celloutsig_0_24z };
  assign celloutsig_0_3z = celloutsig_0_2z[3:1] >= { in_data[76:75], celloutsig_0_0z };
  assign celloutsig_0_19z = in_data[44:33] >= { in_data[66:59], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_12z } > { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[14:6], celloutsig_0_0z } > { in_data[95:87], celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_30z } <= { celloutsig_0_2z[1], celloutsig_0_9z, 1'h0 };
  assign celloutsig_0_38z = { celloutsig_0_37z, celloutsig_0_4z, _03_[2:0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_28z, 1'h0, celloutsig_0_3z, celloutsig_0_37z } <= { _09_[6:4], celloutsig_0_8z, _08_[4:3], _00_, _01_, _08_[0], _08_[4:3], _00_, _01_, _08_[0], celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_16z } <= { celloutsig_0_6z[3:0], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_1z = ! { in_data[191:184], celloutsig_1_0z };
  assign celloutsig_0_12z = ! { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_55z = { celloutsig_0_21z[20:14], celloutsig_0_2z, celloutsig_0_50z } < { celloutsig_0_21z[11:9], celloutsig_0_27z, _03_[2:0], celloutsig_0_38z, celloutsig_0_47z, celloutsig_0_51z, celloutsig_0_47z, celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[28] & ~(1'h0);
  assign celloutsig_0_76z = celloutsig_0_51z & ~(celloutsig_0_51z);
  assign celloutsig_0_31z = { celloutsig_0_15z[8:3], celloutsig_0_20z, celloutsig_0_14z } % { 1'h1, celloutsig_0_6z[8], celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_7z, 1'h0 };
  assign celloutsig_0_73z = celloutsig_0_20z % { 1'h1, celloutsig_0_6z[6:3] };
  assign celloutsig_0_41z = celloutsig_0_2z[2:0] % { 1'h1, celloutsig_0_2z[2:1] };
  assign celloutsig_0_77z = - { celloutsig_0_73z[1], celloutsig_0_40z[6:5], 1'h0, celloutsig_0_40z[3:0], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_59z, celloutsig_0_55z, celloutsig_0_38z };
  assign celloutsig_1_14z = - _06_[9:2];
  assign celloutsig_0_63z = { celloutsig_0_1z, _02_, celloutsig_0_6z } !== celloutsig_0_15z;
  assign celloutsig_1_0z = | in_data[175:161];
  assign celloutsig_1_7z = | { in_data[114], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_12z = | { celloutsig_1_5z[2:0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_47z = ~^ celloutsig_0_2z;
  assign celloutsig_0_9z = ~^ { celloutsig_0_6z[11:4], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, 1'h0, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_4z[2:1], celloutsig_0_3z };
  assign celloutsig_0_16z = { in_data[82:79], celloutsig_0_7z, celloutsig_0_9z } >> { in_data[8], celloutsig_0_2z, 1'h0 };
  assign celloutsig_0_4z = { in_data[51:49], celloutsig_0_0z, celloutsig_0_3z } << { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[68:55], celloutsig_0_3z, celloutsig_0_3z } >> { in_data[55:42], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3:0], 1'h0 } >> { celloutsig_0_4z[4:1], celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_6z[15:6], 1'h0, celloutsig_0_6z, celloutsig_0_9z } >> { celloutsig_0_6z[10:3], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_17z } >> { 2'h0, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_32z = { celloutsig_0_6z[4], 1'h0, celloutsig_0_29z, celloutsig_0_11z } <<< celloutsig_0_15z[17:14];
  assign celloutsig_0_35z = { celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_11z } >>> { celloutsig_0_10z[3:1], celloutsig_0_32z, celloutsig_0_14z, 1'h0, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } >>> _06_[9:5];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >>> in_data[68:65];
  assign celloutsig_0_24z = { celloutsig_0_4z[2:0], celloutsig_0_17z, celloutsig_0_3z } >>> celloutsig_0_10z;
  assign celloutsig_0_37z = ~((celloutsig_0_30z & celloutsig_0_11z) | (celloutsig_0_16z[2] & celloutsig_0_16z[5]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[180]) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_0_14z = ~((1'h0 & celloutsig_0_7z) | (celloutsig_0_8z & 1'h0));
  assign { celloutsig_0_21z[5:1], celloutsig_0_21z[6], celloutsig_0_21z[21:9], celloutsig_0_21z[0], celloutsig_0_21z[8] } = { celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_15z[12:0], celloutsig_0_14z, celloutsig_0_1z } & { celloutsig_0_16z[1:0], _03_[2:0], celloutsig_0_16z[2], in_data[28:17], celloutsig_0_16z[5], celloutsig_0_19z, celloutsig_0_16z[4] };
  assign { celloutsig_0_40z[6:5], celloutsig_0_40z[3:0] } = { celloutsig_0_30z, celloutsig_0_16z[5], celloutsig_0_16z[3:0] } & { celloutsig_0_21z[9:8], celloutsig_0_21z[6:4], celloutsig_0_33z };
  assign { out_data[14:13], out_data[11:8], out_data[5:1], out_data[15], out_data[6], out_data[7], out_data[0], out_data[16] } = { celloutsig_0_40z[6:5], celloutsig_0_40z[3:0], celloutsig_0_76z, out_data[12], _04_[2:0], celloutsig_0_63z, celloutsig_0_50z, celloutsig_0_18z, celloutsig_0_18z, in_data[40] } | { _05_[1:0], _04_[2:0], celloutsig_0_10z[4], celloutsig_0_10z[1:0], celloutsig_0_2z[3:1], _05_[2], celloutsig_0_10z[2], celloutsig_0_10z[3], celloutsig_0_2z[0], _05_[3] };
  assign _03_[3] = celloutsig_0_9z;
  assign _04_[3] = out_data[12];
  assign _08_[2:1] = { _00_, _01_ };
  assign celloutsig_0_21z[7] = 1'h0;
  assign celloutsig_0_40z[4] = 1'h0;
  assign { out_data[119:96], out_data[44:32] } = { celloutsig_1_19z, celloutsig_0_77z };
endmodule
