INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/sim/DenseW4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/sim/DenseW3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/sim/DenseW2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/sim/DenseW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/sim/DenseW0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dense_Seq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sim_1/new/DenseTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseTest
