#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f9353a041e0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x7f935381afe0_0 .net "alu_out_bus", 7 0, v0x7f9353818c70_0;  1 drivers
v0x7f935381b100_0 .var "cl", 0 0;
E_0x7f9353a04350 .event anyedge, v0x7f9353819210_0;
S_0x7f9353a043b0 .scope module, "Comp" "computer" 2 5, 3 1 0, S_0x7f9353a041e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
L_0x7f9353b63050 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f935381a8e0_0 .net/2u *"_ivl_4", 3 0, L_0x7f9353b63050;  1 drivers
v0x7f935381a9a0_0 .net *"_ivl_7", 3 0, L_0x7f935381b680;  1 drivers
v0x7f935381aa40_0 .net "alu_out_bus", 7 0, v0x7f9353818c70_0;  alias, 1 drivers
v0x7f935381aaf0_0 .net "clk", 0 0, v0x7f935381b100_0;  1 drivers
v0x7f935381ab80_0 .net "im_out_bus", 8 0, L_0x7f935381b3d0;  1 drivers
v0x7f935381ac50_0 .net "muxB_out_bus", 7 0, v0x7f9353819d10_0;  1 drivers
v0x7f935381ad20_0 .net "pc_out_bus", 3 0, v0x7f9353819770_0;  1 drivers
v0x7f935381ae00_0 .net "regA_out_bus", 7 0, v0x7f935381a290_0;  1 drivers
v0x7f935381aed0_0 .net "regB_out_bus", 7 0, v0x7f935381a7f0_0;  1 drivers
L_0x7f935381b4c0 .part L_0x7f935381b3d0, 6, 1;
L_0x7f935381b560 .part L_0x7f935381b3d0, 7, 1;
L_0x7f935381b680 .part L_0x7f935381b3d0, 0, 4;
L_0x7f935381b720 .concat [ 4 4 0 0], L_0x7f935381b680, L_0x7f9353b63050;
L_0x7f935381b860 .part L_0x7f935381b3d0, 8, 1;
L_0x7f935381b900 .part L_0x7f935381b3d0, 4, 2;
S_0x7f9353a045c0 .scope module, "ALU" "alu" 3 28, 4 1 0, S_0x7f9353a043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 2 "s";
    .port_info 3 /OUTPUT 8 "out";
v0x7f9353a04860_0 .net "a", 7 0, v0x7f935381a290_0;  alias, 1 drivers
v0x7f9353818bb0_0 .net "b", 7 0, v0x7f9353819d10_0;  alias, 1 drivers
v0x7f9353818c70_0 .var "out", 7 0;
v0x7f9353818d20_0 .net "s", 1 0, L_0x7f935381b900;  1 drivers
E_0x7f9353a047f0 .event anyedge, v0x7f9353818d20_0, v0x7f9353818bb0_0, v0x7f9353a04860_0;
S_0x7f9353818dd0 .scope module, "IM" "instruction_memory" 3 14, 5 1 0, S_0x7f9353a043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /OUTPUT 9 "out";
L_0x7f935381b3d0 .functor BUFZ 9, L_0x7f935381b210, C4<000000000>, C4<000000000>, C4<000000000>;
v0x7f9353818fe0_0 .net *"_ivl_0", 8 0, L_0x7f935381b210;  1 drivers
v0x7f93538190a0_0 .net *"_ivl_2", 5 0, L_0x7f935381b2b0;  1 drivers
L_0x7f9353b63008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9353819150_0 .net *"_ivl_5", 1 0, L_0x7f9353b63008;  1 drivers
v0x7f9353819210_0 .net "address", 3 0, v0x7f9353819770_0;  alias, 1 drivers
v0x7f93538192c0 .array "mem", 15 0, 8 0;
v0x7f93538193a0_0 .net "out", 8 0, L_0x7f935381b3d0;  alias, 1 drivers
L_0x7f935381b210 .array/port v0x7f93538192c0, L_0x7f935381b2b0;
L_0x7f935381b2b0 .concat [ 4 2 0 0], v0x7f9353819770_0, L_0x7f9353b63008;
S_0x7f9353819480 .scope module, "PC" "pc" 3 12, 6 1 0, S_0x7f9353a043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "pc";
v0x7f93538196c0_0 .net "clk", 0 0, v0x7f935381b100_0;  alias, 1 drivers
v0x7f9353819770_0 .var "pc", 3 0;
E_0x7f9353819670 .event posedge, v0x7f93538196c0_0;
S_0x7f9353819850 .scope module, "muxB" "mux2" 3 24, 7 1 0, S_0x7f9353a043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 8 "out";
v0x7f9353819af0_0 .net "c", 0 0, L_0x7f935381b860;  1 drivers
v0x7f9353819ba0_0 .net "e0", 7 0, v0x7f935381a7f0_0;  alias, 1 drivers
v0x7f9353819c50_0 .net "e1", 7 0, L_0x7f935381b720;  1 drivers
v0x7f9353819d10_0 .var "out", 7 0;
E_0x7f9353819a90 .event anyedge, v0x7f9353819af0_0, v0x7f9353819c50_0, v0x7f9353819ba0_0;
S_0x7f9353819e20 .scope module, "regA" "register" 3 16, 8 1 0, S_0x7f9353a043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x7f935381a080_0 .net "clk", 0 0, v0x7f935381b100_0;  alias, 1 drivers
v0x7f935381a130_0 .net "data", 7 0, v0x7f9353818c70_0;  alias, 1 drivers
v0x7f935381a1e0_0 .net "load", 0 0, L_0x7f935381b4c0;  1 drivers
v0x7f935381a290_0 .var "out", 7 0;
S_0x7f935381a380 .scope module, "regB" "register" 3 20, 8 1 0, S_0x7f9353a043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x7f935381a5a0_0 .net "clk", 0 0, v0x7f935381b100_0;  alias, 1 drivers
v0x7f935381a680_0 .net "data", 7 0, v0x7f9353818c70_0;  alias, 1 drivers
v0x7f935381a760_0 .net "load", 0 0, L_0x7f935381b560;  1 drivers
v0x7f935381a7f0_0 .var "out", 7 0;
    .scope S_0x7f9353819480;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9353819770_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7f9353819480;
T_1 ;
    %wait E_0x7f9353819670;
    %load/vec4 v0x7f9353819770_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9353819770_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9353819e20;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f935381a290_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x7f9353819e20;
T_3 ;
    %wait E_0x7f9353819670;
    %load/vec4 v0x7f935381a1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f935381a130_0;
    %assign/vec4 v0x7f935381a290_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f935381a380;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f935381a7f0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x7f935381a380;
T_5 ;
    %wait E_0x7f9353819670;
    %load/vec4 v0x7f935381a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f935381a680_0;
    %assign/vec4 v0x7f935381a7f0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9353819850;
T_6 ;
    %wait E_0x7f9353819a90;
    %load/vec4 v0x7f9353819af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x7f9353819ba0_0;
    %store/vec4 v0x7f9353819d10_0, 0, 8;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x7f9353819c50_0;
    %store/vec4 v0x7f9353819d10_0, 0, 8;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9353a045c0;
T_7 ;
    %wait E_0x7f9353a047f0;
    %load/vec4 v0x7f9353818d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7f9353a04860_0;
    %load/vec4 v0x7f9353818bb0_0;
    %add;
    %store/vec4 v0x7f9353818c70_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7f9353a04860_0;
    %load/vec4 v0x7f9353818bb0_0;
    %sub;
    %store/vec4 v0x7f9353818c70_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7f9353a04860_0;
    %load/vec4 v0x7f9353818bb0_0;
    %and;
    %store/vec4 v0x7f9353818c70_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7f9353a04860_0;
    %load/vec4 v0x7f9353818bb0_0;
    %or;
    %store/vec4 v0x7f9353818c70_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9353a041e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f935381b100_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f9353a041e0;
T_9 ;
    %vpi_call 2 8 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9353a041e0 {0 0 0};
    %vpi_call 2 11 "$readmemb", "im.dat", v0x7f93538192c0 {0 0 0};
    %vpi_call 2 13 "$display", "mem[0] = %h", &A<v0x7f93538192c0, 0> {0 0 0};
    %vpi_call 2 14 "$display", "mem[1] = %h", &A<v0x7f93538192c0, 1> {0 0 0};
    %vpi_call 2 15 "$display", "mem[2] = %h", &A<v0x7f93538192c0, 2> {0 0 0};
    %vpi_call 2 16 "$display", "mem[3] = %h", &A<v0x7f93538192c0, 3> {0 0 0};
    %vpi_call 2 18 "$monitor", "At time %t, pc = 0x%h, im = b%b, regA = 0x%h, regB = 0x%h, alu=0x%h (b=0x%h)", $time, v0x7f935381ad20_0, v0x7f935381ab80_0, v0x7f935381ae00_0, v0x7f935381aed0_0, v0x7f935381afe0_0, &PV<v0x7f935381ab80_0, 0, 4> {0 0 0};
T_9.0 ;
    %load/vec4 v0x7f9353819770_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_0x7f9353a04350;
    %jmp T_9.0;
T_9.1 ;
    %delay 2, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7f9353a041e0;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x7f935381b100_0;
    %inv;
    %store/vec4 v0x7f935381b100_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "instruction_memory.v";
    "pc.v";
    "mux2.v";
    "register.v";
