// Seed: 1325268251
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output tri1 id_2
);
  tri id_4 = 1;
  logic [7:0] id_5;
  assign id_4 = id_0;
  wand id_6;
  assign id_5[1] = id_6 + id_0 || 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    input supply0 id_6,
    input tri id_7,
    output supply1 id_8
);
  wire id_10;
  module_0(
      id_6, id_7, id_4
  );
  assign id_5 = id_3;
  initial begin
    fork
      id_11(id_10);
    join
    id_11 = {1{1'b0}} == (id_11);
  end
endmodule
