

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Tue Apr 16 09:36:17 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  699634|  699634|  699634|  699634|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_dense_out_fu_427   |dense_out   |    1364|    1364|    1364|    1364|   none  |
        |grp_conv_2_fu_439      |conv_2      |  439473|  439473|  439473|  439473|   none  |
        |grp_conv_1_fu_451      |conv_1      |  186577|  186577|  186577|  186577|   none  |
        |grp_max_pool_1_fu_462  |max_pool_1  |    4060|    4060|    4060|    4060|   none  |
        |grp_max_pool_2_fu_470  |max_pool_2  |    1603|    1603|    1603|    1603|   none  |
        |grp_flat_fu_478        |flat        |     402|     402|     402|     402|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|     28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|     28|    no    |
        |- DENSE_LOOP_FLAT_LOOP  |  60008|  60008|        12|          3|          1|  20000|    yes   |
        |- DENSE_LOOP_FLAT_LOOP  |   4508|   4508|        12|          3|          1|   1500|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    522|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|     32|    4319|  10259|    0|
|Memory           |       88|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|    667|    -|
|Register         |        0|      -|     690|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       92|     33|    5105|  11606|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       32|     15|       4|     21|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|    36|    40|    0|
    |cnn_fadd_32ns_32ncud_U43  |cnn_fadd_32ns_32ncud  |        0|      2|   227|   403|    0|
    |cnn_fcmp_32ns_32neOg_U45  |cnn_fcmp_32ns_32neOg  |        0|      0|    66|   239|    0|
    |cnn_fmul_32ns_32ndEe_U44  |cnn_fmul_32ns_32ndEe  |        0|      3|   128|   320|    0|
    |grp_conv_1_fu_451         |conv_1                |        1|      6|   671|  1555|    0|
    |grp_conv_2_fu_439         |conv_2                |        2|      7|   739|  1677|    0|
    |grp_dense_out_fu_427      |dense_out             |        1|     14|  1685|  3526|    0|
    |grp_flat_fu_478           |flat                  |        0|      0|    76|   390|    0|
    |grp_max_pool_1_fu_462     |max_pool_1            |        0|      0|   366|  1079|    0|
    |grp_max_pool_2_fu_470     |max_pool_2            |        0|      0|   325|  1030|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        4|     32|  4319| 10259|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_9nncg_U46  |cnn_mac_muladd_9nncg  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_U     |cnn_conv_1_input     |        2|   0|   0|    0|    784|   32|     1|        25088|
    |conv_1_out_U       |cnn_conv_1_out       |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_U       |cnn_conv_2_out       |        4|   0|   0|    0|   1936|   32|     1|        61952|
    |dense_1_bias_U     |cnn_dense_1_bias     |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U      |cnn_dense_1_out      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U  |cnn_dense_1_weights  |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U     |cnn_dense_2_bias     |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U      |cnn_dense_2_out      |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U  |cnn_dense_2_weights  |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |max_pool_1_out_U   |cnn_max_pool_1_out   |        2|   0|   0|    0|   1014|   32|     1|        32448|
    |max_pool_2_out_U   |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    |flat_array_U       |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                     |       88|  96|  30|    0|  30250|  384|    12|       968000|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_816_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln27_fu_592_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln28_fu_597_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln9_2_fu_743_p2      |     +    |      0|  0|  13|          11|           1|
    |add_ln9_fu_613_p2        |     +    |      0|  0|  21|          15|           1|
    |i_1_fu_619_p2            |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_749_p2            |     +    |      0|  0|  15|           5|           1|
    |i_fu_529_p2              |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_535_p2          |     +    |      0|  0|  14|          10|           5|
    |j_1_fu_577_p2            |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_827_p2            |     +    |      0|  0|  15|           6|           1|
    |j_fu_664_p2              |     +    |      0|  0|  15|           9|           1|
    |sub_ln14_fu_810_p2       |     -    |      0|  0|  12|          12|          12|
    |sub_ln27_fu_565_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln19_1_fu_885_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_722_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_677_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln13_2_fu_755_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_3_fu_840_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_625_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_710_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_867_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_873_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_704_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_fu_523_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_571_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_1_fu_737_p2     |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln9_fu_607_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln19_1_fu_879_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_716_p2        |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0           |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0           |  select  |      0|  0|  32|           1|           1|
    |select_ln14_1_fu_631_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln14_2_fu_639_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln14_3_fu_832_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln14_4_fu_761_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln14_5_fu_769_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln14_fu_669_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 522|         270|         151|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  109|         23|    1|         23|
    |ap_enable_reg_pp0_iter3                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                    |    9|          2|    1|          2|
    |ap_phi_mux_i_0_i3_phi_fu_397_p4            |    9|          2|    5|         10|
    |ap_phi_mux_i_0_i_phi_fu_352_p4             |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten11_phi_fu_386_p4  |    9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_341_p4    |    9|          2|   15|         30|
    |ap_phi_mux_j_0_i7_phi_fu_420_p4            |    9|          2|    6|         12|
    |ap_phi_mux_j_0_i_phi_fu_375_p4             |    9|          2|    9|         18|
    |ap_phi_mux_sum_0_i6_phi_fu_408_p4          |    9|          2|   32|         64|
    |ap_phi_mux_sum_0_i_phi_fu_363_p4           |    9|          2|   32|         64|
    |conv_1_input_address0                      |   15|          3|   10|         30|
    |conv_1_input_ce0                           |   15|          3|    1|          3|
    |conv_1_out_address0                        |   15|          3|   12|         36|
    |conv_1_out_ce0                             |   15|          3|    1|          3|
    |conv_1_out_ce1                             |    9|          2|    1|          2|
    |conv_1_out_we0                             |    9|          2|    1|          2|
    |conv_2_out_address0                        |   15|          3|   11|         33|
    |conv_2_out_ce0                             |   15|          3|    1|          3|
    |conv_2_out_ce1                             |    9|          2|    1|          2|
    |conv_2_out_we0                             |    9|          2|    1|          2|
    |dense_1_out_address0                       |   15|          3|    6|         18|
    |dense_2_out_address0                       |   15|          3|    5|         15|
    |dense_2_out_ce0                            |   15|          3|    1|          3|
    |flat_array_address0                        |   15|          3|    9|         27|
    |flat_array_ce0                             |   15|          3|    1|          3|
    |flat_array_we0                             |    9|          2|    1|          2|
    |grp_fu_486_p0                              |   21|          4|   32|        128|
    |grp_fu_486_p1                              |   21|          4|   32|        128|
    |grp_fu_492_p0                              |   15|          3|   32|         96|
    |grp_fu_492_p1                              |   15|          3|   32|         96|
    |i_0_i3_reg_393                             |    9|          2|    5|         10|
    |i_0_i_reg_348                              |    9|          2|    6|         12|
    |i_0_reg_305                                |    9|          2|    5|         10|
    |indvar_flatten11_reg_382                   |    9|          2|   11|         22|
    |indvar_flatten_reg_337                     |    9|          2|   15|         30|
    |ix_in_0_reg_293                            |    9|          2|   10|         20|
    |ix_in_1_reg_316                            |    9|          2|   10|         20|
    |j_0_i7_reg_416                             |    9|          2|    6|         12|
    |j_0_i_reg_371                              |    9|          2|    9|         18|
    |j_0_reg_326                                |    9|          2|    5|         10|
    |max_pool_1_out_address0                    |   15|          3|   10|         30|
    |max_pool_1_out_ce0                         |   15|          3|    1|          3|
    |max_pool_1_out_we0                         |    9|          2|    1|          2|
    |max_pool_2_out_address0                    |   15|          3|    9|         27|
    |max_pool_2_out_ce0                         |   15|          3|    1|          3|
    |max_pool_2_out_we0                         |    9|          2|    1|          2|
    |sum_0_i6_reg_404                           |    9|          2|   32|         64|
    |sum_0_i_reg_359                            |    9|          2|   32|         64|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  667|        140|  479|       1250|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln27_reg_940                      |  11|   0|   11|          0|
    |add_ln28_reg_945                      |  10|   0|   10|          0|
    |add_ln9_2_reg_1029                    |  11|   0|   11|          0|
    |add_ln9_reg_954                       |  15|   0|   15|          0|
    |ap_CS_fsm                             |  22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |grp_conv_1_fu_451_ap_start_reg        |   1|   0|    1|          0|
    |grp_conv_2_fu_439_ap_start_reg        |   1|   0|    1|          0|
    |grp_dense_out_fu_427_ap_start_reg     |   1|   0|    1|          0|
    |grp_flat_fu_478_ap_start_reg          |   1|   0|    1|          0|
    |grp_max_pool_1_fu_462_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pool_2_fu_470_ap_start_reg    |   1|   0|    1|          0|
    |i_0_i3_reg_393                        |   5|   0|    5|          0|
    |i_0_i_reg_348                         |   6|   0|    6|          0|
    |i_0_reg_305                           |   5|   0|    5|          0|
    |i_reg_912                             |   5|   0|    5|          0|
    |icmp_ln13_1_reg_1006                  |   1|   0|    1|          0|
    |icmp_ln13_2_reg_1034                  |   1|   0|    1|          0|
    |icmp_ln13_3_reg_1081                  |   1|   0|    1|          0|
    |icmp_ln13_reg_959                     |   1|   0|    1|          0|
    |icmp_ln9_1_reg_1025                   |   1|   0|    1|          0|
    |icmp_ln9_reg_950                      |   1|   0|    1|          0|
    |indvar_flatten11_reg_382              |  11|   0|   11|          0|
    |indvar_flatten_reg_337                |  15|   0|   15|          0|
    |ix_in_0_reg_293                       |  10|   0|   10|          0|
    |ix_in_1_reg_316                       |  10|   0|   10|          0|
    |ix_in_reg_917                         |  10|   0|   10|          0|
    |j_0_i7_reg_416                        |   6|   0|    6|          0|
    |j_0_i_reg_371                         |   9|   0|    9|          0|
    |j_0_reg_326                           |   5|   0|    5|          0|
    |j_1_reg_930                           |   5|   0|    5|          0|
    |j_2_reg_1070                          |   6|   0|    6|          0|
    |j_reg_995                             |   9|   0|    9|          0|
    |reg_506                               |  32|   0|   32|          0|
    |reg_511                               |  32|   0|   32|          0|
    |reg_518                               |  32|   0|   32|          0|
    |select_ln14_1_reg_964                 |   9|   0|    9|          0|
    |select_ln14_2_reg_969                 |   6|   0|    6|          0|
    |select_ln14_2_reg_969_pp0_iter1_reg   |   6|   0|    6|          0|
    |select_ln14_4_reg_1039                |   6|   0|    6|          0|
    |select_ln14_5_reg_1044                |   5|   0|    5|          0|
    |select_ln14_5_reg_1044_pp1_iter1_reg  |   5|   0|    5|          0|
    |sub_ln27_reg_922                      |   9|   0|   11|          2|
    |sum_0_i6_reg_404                      |  32|   0|   32|          0|
    |sum_0_i_reg_359                       |  32|   0|   32|          0|
    |zext_ln14_7_reg_1085                  |   5|   0|   64|         59|
    |zext_ln14_7_reg_1085_pp1_iter3_reg    |   5|   0|   64|         59|
    |zext_ln14_reg_1010                    |   6|   0|   64|         58|
    |zext_ln14_reg_1010_pp0_iter3_reg      |   6|   0|   64|         58|
    |icmp_ln13_1_reg_1006                  |  64|  32|    1|          0|
    |icmp_ln13_3_reg_1081                  |  64|  32|    1|          0|
    |icmp_ln9_1_reg_1025                   |  64|  32|    1|          0|
    |icmp_ln9_reg_950                      |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 690| 128|  674|        236|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

