0.7
2020.2
Oct 13 2023
20:47:58
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/AESL_automem_a.v,1710246650,systemVerilog,,,,AESL_automem_a,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/AESL_automem_b.v,1710246650,systemVerilog,,,,AESL_automem_b,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/AESL_automem_res.v,1710246650,systemVerilog,,,,AESL_automem_res,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/csv_file_dump.svh,1710246650,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/dataflow_monitor.sv,1710246650,systemVerilog,D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/nodf_module_interface.svh;D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/upc_loop_interface.svh,,D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/dump_file_agent.svh;D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/csv_file_dump.svh;D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/sample_agent.svh;D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/loop_sample_agent.svh;D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/sample_manager.svh;D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/nodf_module_interface.svh;D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/nodf_module_monitor.svh;D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/upc_loop_interface.svh;D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/dump_file_agent.svh,1710246650,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/fifo_para.vh,1710246650,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/loop_sample_agent.svh,1710246650,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/matrixmul.autotb.v,1710246650,systemVerilog,,,D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/fifo_para.vh,apatb_matrixmul_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/matrixmul.v,1710245471,systemVerilog,,,,matrixmul,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/matrixmul_flow_control_loop_pipe.v,1710245472,systemVerilog,,,,matrixmul_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v,1710245472,systemVerilog,,,,matrixmul_mac_muladd_8s_8s_16ns_16_4_1;matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v,1710245472,systemVerilog,,,,matrixmul_mac_muladd_8s_8s_16s_16_4_1;matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/matrixmul_mul_8s_8s_16_1_1.v,1710245471,systemVerilog,,,,matrixmul_mul_8s_8s_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/nodf_module_interface.svh,1710246650,verilog,,,,nodf_module_intf,,,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/nodf_module_monitor.svh,1710246650,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/sample_agent.svh,1710246650,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/sample_manager.svh,1710246650,verilog,,,,,,,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/upc_loop_interface.svh,1710246650,verilog,,,,upc_loop_intf,,,,,,,,
D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/sim/verilog/upc_loop_monitor.svh,1710246650,verilog,,,,,,,,,,,,
