<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="37ebd90759a0438b977d57ca37390d32"/>
    <Option Name="Part" Val="xc7z100ffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/zynq_design_1.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/zynq_design_1.bd"/>
          <Attr Name="ImportTime" Val="1439401031"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="hdl/zynq_design_1.vhd"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_xbar_0/zynq_design_1_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_xlconstant_0_0/zynq_design_1_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_axi_emc_1_0/zynq_design_1_axi_emc_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_proc_sys_reset_0/zynq_design_1_proc_sys_reset_0.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_processing_system7_1_axi_periph_0/zynq_design_1_processing_system7_1_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_axi_gpio_2_1/zynq_design_1_axi_gpio_2_1.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_axi_gpio_3_2/zynq_design_1_axi_gpio_3_2.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_processing_system7_1_0/zynq_design_1_processing_system7_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="hw_handoff/zynq_design_1.hwh"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_auto_pc_0/zynq_design_1_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="zynq_design_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_auto_pc_2/zynq_design_1_auto_pc_2.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_auto_pc_1/zynq_design_1_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="ip/zynq_design_1_auto_pc_3/zynq_design_1_auto_pc_3.xci"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="hw_handoff/zynq_design_1_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="zynq_design_1.bd" FileRelPathName="hdl/zynq_design_1.hwdef"/>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/zynq_design_1_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/hdl/zynq_design_1_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1439400869"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_axi_periph_0/zynq_design_1_processing_system7_1_axi_periph_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_axi_periph_0/zynq_design_1_processing_system7_1_axi_periph_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1439400774"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_0/zynq_design_1_processing_system7_1_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_0/zynq_design_1_processing_system7_1_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1439400773"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_3_2/zynq_design_1_axi_gpio_3_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_3_2/zynq_design_1_axi_gpio_3_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1439400761"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1439400761"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0/zynq_design_1_proc_sys_reset_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0/zynq_design_1_proc_sys_reset_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1439400761"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_emc_1_0/zynq_design_1_axi_emc_1_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_emc_1_0/zynq_design_1_axi_emc_1_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1439400760"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_1/zynq_design_1_axi_gpio_2_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_1/zynq_design_1_axi_gpio_2_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1439400761"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_design_1/ip/zynq_design_1_xlconstant_0_0/zynq_design_1_xlconstant_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/Zynq_MMP/7z100_embedded/zynq_mmp_embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_xlconstant_0_0/zynq_design_1_xlconstant_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418502749"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zynq_design_1_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/system.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/V15_2_Designs/system.xdc"/>
          <Attr Name="ImportTime" Val="1372777765"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zynq_design_1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z100ffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2013"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z100ffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2013"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
