// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module flashReceiveNoFilter (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        flash_Disp2rec_V_V_dout,
        flash_Disp2rec_V_V_empty_n,
        flash_Disp2rec_V_V_read,
        memRdData_V_V_TVALID,
        flashGetPath2remux_V_din,
        flashGetPath2remux_V_full_n,
        flashGetPath2remux_V_write,
        start_out,
        start_write,
        memRdData_V_V_TDATA,
        memRdData_V_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] flash_Disp2rec_V_V_dout;
input   flash_Disp2rec_V_V_empty_n;
output   flash_Disp2rec_V_V_read;
input   memRdData_V_V_TVALID;
output  [63:0] flashGetPath2remux_V_din;
input   flashGetPath2remux_V_full_n;
output   flashGetPath2remux_V_write;
output   start_out;
output   start_write;
input  [63:0] memRdData_V_V_TDATA;
output   memRdData_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg flash_Disp2rec_V_V_read;
reg flashGetPath2remux_V_write;
reg start_write;
reg memRdData_V_V_TREADY;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg    internal_ap_ready;
wire   [0:0] tmp_468_nbreadreq_fu_66_p3;
wire   [0:0] grp_nbreadreq_fu_74_p3;
reg    ap_predicate_op9_read_state1;
reg    ap_predicate_op15_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] flashGetState_load_reg_202;
reg   [0:0] tmp_468_reg_206;
reg   [0:0] tmp_470_reg_210;
reg    ap_predicate_op29_write_state2;
reg   [0:0] tmp_reg_214;
reg    ap_predicate_op36_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [0:0] flashGetState;
reg   [15:0] getValueLength_V;
reg   [7:0] getCounter_1;
reg    memRdData_V_V_TDATA_blk_n;
reg    flash_Disp2rec_V_V_blk_n;
reg    flashGetPath2remux_V_blk_n;
reg   [63:0] reg_101;
wire   [0:0] tmp_237_i_fu_168_p2;
reg   [0:0] tmp_237_i_reg_218;
wire   [0:0] tmp_237_i_reg_218_pp0_iter0_reg;
wire   [15:0] tmp_238_i_fu_114_p2;
wire   [15:0] storemerge_i_fu_154_p3;
wire   [7:0] tmp_239_i_fu_184_p2;
wire   [12:0] tmp_469_fu_132_p4;
wire   [0:0] icmp_fu_142_p2;
wire   [15:0] tmp_236_i_fu_148_p2;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg    ap_condition_162;
reg    ap_condition_108;
reg    ap_condition_171;
reg    ap_condition_157;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 flashGetState_load_reg_202 = 1'd0;
#0 tmp_468_reg_206 = 1'd0;
#0 tmp_470_reg_210 = 1'd0;
#0 tmp_reg_214 = 1'd0;
#0 flashGetState = 1'd0;
#0 getValueLength_V = 16'd0;
#0 getCounter_1 = 8'd0;
#0 reg_101 = 64'd0;
#0 tmp_237_i_reg_218 = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        flashGetState <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_108)) begin
            if ((1'b1 == ap_condition_162)) begin
                flashGetState <= 1'd0;
            end else if ((ap_predicate_op9_read_state1 == 1'b1)) begin
                flashGetState <= 1'd1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        flashGetState_load_reg_202 <= 1'd0;
    end else begin
        if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            flashGetState_load_reg_202 <= flashGetState;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        getCounter_1 <= 8'd0;
    end else begin
        if ((1'b1 == ap_condition_157)) begin
            if ((1'b1 == ap_condition_171)) begin
                getCounter_1 <= 8'd0;
            end else if ((ap_predicate_op29_write_state2 == 1'b1)) begin
                getCounter_1 <= tmp_239_i_fu_184_p2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        getValueLength_V <= 16'd0;
    end else begin
        if ((1'b1 == ap_condition_108)) begin
            if ((ap_predicate_op15_read_state1 == 1'b1)) begin
                getValueLength_V <= storemerge_i_fu_154_p3;
            end else if ((ap_predicate_op9_read_state1 == 1'b1)) begin
                getValueLength_V <= tmp_238_i_fu_114_p2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        reg_101 <= 64'd0;
    end else begin
        if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op15_read_state1 == 1'b1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1)))) begin
            reg_101 <= memRdData_V_V_TDATA;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_237_i_reg_218 <= 1'd0;
    end else begin
        if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op15_read_state1 == 1'b1))) begin
            tmp_237_i_reg_218 <= tmp_237_i_fu_168_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_468_reg_206 <= 1'd0;
    end else begin
        if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (flashGetState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_468_reg_206 <= flash_Disp2rec_V_V_empty_n;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_470_reg_210 <= 1'd0;
    end else begin
        if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (tmp_468_nbreadreq_fu_66_p3 == 1'd1) & (flashGetState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_470_reg_210 <= memRdData_V_V_TVALID;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_reg_214 <= 1'd0;
    end else begin
        if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (flashGetState == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_reg_214 <= memRdData_V_V_TVALID;
        end
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op36_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op29_write_state2 == 1'b1)))) begin
        flashGetPath2remux_V_blk_n = flashGetPath2remux_V_full_n;
    end else begin
        flashGetPath2remux_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op36_write_state2 == 1'b1)) | (~((ap_done_reg == 1'b1) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op29_write_state2 == 1'b1)))) begin
        flashGetPath2remux_V_write = 1'b1;
    end else begin
        flashGetPath2remux_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (real_start == 1'b1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        flash_Disp2rec_V_V_blk_n = flash_Disp2rec_V_V_empty_n;
    end else begin
        flash_Disp2rec_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        flash_Disp2rec_V_V_read = 1'b1;
    end else begin
        flash_Disp2rec_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (real_start == 1'b1) & (ap_predicate_op15_read_state1 == 1'b1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (real_start == 1'b1) & (ap_predicate_op9_read_state1 == 1'b1)))) begin
        memRdData_V_V_TDATA_blk_n = memRdData_V_V_TVALID;
    end else begin
        memRdData_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op15_read_state1 == 1'b1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1)))) begin
        memRdData_V_V_TREADY = 1'b1;
    end else begin
        memRdData_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & ~((ap_done_reg == 1'b1) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_108 = (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)))) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((memRdData_V_V_TVALID == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flash_Disp2rec_V_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_157 = (~((ap_done_reg == 1'b1) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op36_write_state2 == 1'b1)) | ((flashGetPath2remux_V_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2));
end

always @ (*) begin
    ap_condition_162 = ((grp_nbreadreq_fu_74_p3 == 1'd1) & (tmp_237_i_fu_168_p2 == 1'd1) & (flashGetState == 1'd1));
end

always @ (*) begin
    ap_condition_171 = ((tmp_reg_214 == 1'd1) & (flashGetState_load_reg_202 == 1'd1) & (tmp_237_i_reg_218_pp0_iter0_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op15_read_state1 = ((grp_nbreadreq_fu_74_p3 == 1'd1) & (flashGetState == 1'd1));
end

always @ (*) begin
    ap_predicate_op29_write_state2 = ((tmp_470_reg_210 == 1'd1) & (tmp_468_reg_206 == 1'd1) & (flashGetState_load_reg_202 == 1'd0));
end

always @ (*) begin
    ap_predicate_op36_write_state2 = ((tmp_reg_214 == 1'd1) & (flashGetState_load_reg_202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op9_read_state1 = ((grp_nbreadreq_fu_74_p3 == 1'd1) & (tmp_468_nbreadreq_fu_66_p3 == 1'd1) & (flashGetState == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign flashGetPath2remux_V_din = reg_101;

assign grp_nbreadreq_fu_74_p3 = memRdData_V_V_TVALID;

assign icmp_fu_142_p2 = ((tmp_469_fu_132_p4 != 13'd0) ? 1'b1 : 1'b0);

assign start_out = real_start;

assign storemerge_i_fu_154_p3 = ((icmp_fu_142_p2[0:0] === 1'b1) ? tmp_236_i_fu_148_p2 : 16'd0);

assign tmp_236_i_fu_148_p2 = ($signed(getValueLength_V) + $signed(16'd65528));

assign tmp_237_i_fu_168_p2 = ((storemerge_i_fu_154_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_237_i_reg_218_pp0_iter0_reg = tmp_237_i_reg_218;

assign tmp_238_i_fu_114_p2 = ($signed(flash_Disp2rec_V_V_dout) + $signed(16'd65528));

assign tmp_239_i_fu_184_p2 = (getCounter_1 + 8'd1);

assign tmp_468_nbreadreq_fu_66_p3 = flash_Disp2rec_V_V_empty_n;

assign tmp_469_fu_132_p4 = {{getValueLength_V[15:3]}};

endmodule //flashReceiveNoFilter
