// Seed: 2209686112
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output supply1 id_1;
  logic id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout supply0 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  tri   id_1,
    output tri0  id_2
);
  supply0 id_4;
  parameter id_5 = 1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
