INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'instruction_memory'...
WARNING:sim - A core named 'instruction_memory' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'instruction_memory'...
Delivering associated files for 'instruction_memory'...
Delivering EJava files for 'instruction_memory'...
Generating implementation netlist for 'instruction_memory'...
INFO:sim - Pre-processing HDL files for 'instruction_memory'...
Running synthesis for 'instruction_memory'
Running ngcbuild...
Writing VEO instantiation template for 'instruction_memory'...
Writing Verilog behavioral simulation model for 'instruction_memory'...
WARNING:sim - Overwriting existing file
   I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/M
   MU/test/mmu/ipcore_dir/tmp/_cg/instruction_memory/doc/blk_mem_gen_v7_3_vinfo.
   html with file from view xilinx_documentation
Delivered 1 file into directory
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/instruction_memory
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'instruction_memory'...
Generating metadata file...
Regenerating ISE project file for 'instruction_memory'...
Generating ISE project...
XCO file found: instruction_memory.xco
XMDF file found: instruction_memory_xmdf.tcl
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/instruction_memory.asy -view all -origin_type
imported
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/instruction_memory.ngc -view all -origin_type
created
Checking file
"I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU
/test/mmu/ipcore_dir/tmp/_cg/instruction_memory.ngc" for project device match
...
File
"I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU
/test/mmu/ipcore_dir/tmp/_cg/instruction_memory.ngc" device information matches
project device.
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/instruction_memory.sym -view all -origin_type
imported
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/instruction_memory.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/
   MMU/test/mmu/ipcore_dir/tmp/_cg/instruction_memory.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/instruction_memory.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/instruction_memory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'instruction_memory'.
