<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-usbdrdx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-usbdrdx-defs.h</h1><a href="cvmx-usbdrdx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-usbdrdx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon usbdrdx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_USBDRDX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_USBDRDX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aa7c29ff8cfca82c9636d84440b20accd" title="cvmx-usbdrdx-defs.h">CVMX_USBDRDX_UAHC_CAPLENGTH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00062"></a>00062         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_CAPLENGTH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00063"></a>00063     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000000ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00064"></a>00064 }
<a name="l00065"></a>00065 <span class="preprocessor">#else</span>
<a name="l00066"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aa7c29ff8cfca82c9636d84440b20accd">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_CAPLENGTH(offset) (CVMX_ADD_IO_SEG(0x0001680000000000ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a2ab7440e5fdd0ff2795fb62e3418abc1">CVMX_USBDRDX_UAHC_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keywordflow">if</span> (!(
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00073"></a>00073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00074"></a>00074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00075"></a>00075         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00076"></a>00076     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000058ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00077"></a>00077 }
<a name="l00078"></a>00078 <span class="preprocessor">#else</span>
<a name="l00079"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2ab7440e5fdd0ff2795fb62e3418abc1">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_CONFIG(offset) (CVMX_ADD_IO_SEG(0x0001680000000058ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a79e5db7e9c20b2da81ad063385704ce6">CVMX_USBDRDX_UAHC_CRCR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00083"></a>00083 {
<a name="l00084"></a>00084     <span class="keywordflow">if</span> (!(
<a name="l00085"></a>00085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00086"></a>00086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00088"></a>00088         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_CRCR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00089"></a>00089     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000038ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00090"></a>00090 }
<a name="l00091"></a>00091 <span class="preprocessor">#else</span>
<a name="l00092"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a79e5db7e9c20b2da81ad063385704ce6">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_CRCR(offset) (CVMX_ADD_IO_SEG(0x0001680000000038ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ad69604a9f14d9b104e5997451df59c4c">CVMX_USBDRDX_UAHC_DALEPENA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00096"></a>00096 {
<a name="l00097"></a>00097     <span class="keywordflow">if</span> (!(
<a name="l00098"></a>00098           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00099"></a>00099           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00100"></a>00100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00101"></a>00101         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DALEPENA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00102"></a>00102     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C720ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00103"></a>00103 }
<a name="l00104"></a>00104 <span class="preprocessor">#else</span>
<a name="l00105"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ad69604a9f14d9b104e5997451df59c4c">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DALEPENA(offset) (CVMX_ADD_IO_SEG(0x000168000000C720ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ae31a88cc9cdc9e53e4f37b16daf94151">CVMX_USBDRDX_UAHC_DBOFF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00109"></a>00109 {
<a name="l00110"></a>00110     <span class="keywordflow">if</span> (!(
<a name="l00111"></a>00111           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00112"></a>00112           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00113"></a>00113           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00114"></a>00114         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DBOFF(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00115"></a>00115     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000014ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00116"></a>00116 }
<a name="l00117"></a>00117 <span class="preprocessor">#else</span>
<a name="l00118"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ae31a88cc9cdc9e53e4f37b16daf94151">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DBOFF(offset) (CVMX_ADD_IO_SEG(0x0001680000000014ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a6e39be45be486aebee728f1da44bf685">CVMX_USBDRDX_UAHC_DBX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00122"></a>00122 {
<a name="l00123"></a>00123     <span class="keywordflow">if</span> (!(
<a name="l00124"></a>00124           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 64)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 64)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00126"></a>00126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 64)) &amp;&amp; ((block_id == 0))))))
<a name="l00127"></a>00127         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DBX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00128"></a>00128     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000480ull) + (((offset) &amp; 127) + ((block_id) &amp; 1) * 0x4000000000ull) * 4;
<a name="l00129"></a>00129 }
<a name="l00130"></a>00130 <span class="preprocessor">#else</span>
<a name="l00131"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a6e39be45be486aebee728f1da44bf685">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DBX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000480ull) + (((offset) &amp; 127) + ((block_id) &amp; 1) * 0x4000000000ull) * 4)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aeb3a19cf77f7dc48334ef20d1fa33bf4">CVMX_USBDRDX_UAHC_DCBAAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(
<a name="l00137"></a>00137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00138"></a>00138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00139"></a>00139           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00140"></a>00140         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DCBAAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00141"></a>00141     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000050ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00142"></a>00142 }
<a name="l00143"></a>00143 <span class="preprocessor">#else</span>
<a name="l00144"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aeb3a19cf77f7dc48334ef20d1fa33bf4">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DCBAAP(offset) (CVMX_ADD_IO_SEG(0x0001680000000050ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ab611ffb8e2c791d37717ac2faaadb80f">CVMX_USBDRDX_UAHC_DCFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149     <span class="keywordflow">if</span> (!(
<a name="l00150"></a>00150           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00151"></a>00151           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00152"></a>00152           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00153"></a>00153         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DCFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00154"></a>00154     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C700ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 <span class="preprocessor">#else</span>
<a name="l00157"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ab611ffb8e2c791d37717ac2faaadb80f">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DCFG(offset) (CVMX_ADD_IO_SEG(0x000168000000C700ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a708a401d53c9bb5cd7745cb250418c9b">CVMX_USBDRDX_UAHC_DCTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00161"></a>00161 {
<a name="l00162"></a>00162     <span class="keywordflow">if</span> (!(
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00164"></a>00164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00165"></a>00165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00166"></a>00166         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DCTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00167"></a>00167     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C704ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00168"></a>00168 }
<a name="l00169"></a>00169 <span class="preprocessor">#else</span>
<a name="l00170"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a708a401d53c9bb5cd7745cb250418c9b">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DCTL(offset) (CVMX_ADD_IO_SEG(0x000168000000C704ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ac5d43afa4065f835dc38dc25b202211d">CVMX_USBDRDX_UAHC_DEPCMDPAR0_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00174"></a>00174 {
<a name="l00175"></a>00175     <span class="keywordflow">if</span> (!(
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00178"></a>00178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id == 0))))))
<a name="l00179"></a>00179         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DEPCMDPAR0_X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00180"></a>00180     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C808ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000000000ull) * 16;
<a name="l00181"></a>00181 }
<a name="l00182"></a>00182 <span class="preprocessor">#else</span>
<a name="l00183"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac5d43afa4065f835dc38dc25b202211d">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DEPCMDPAR0_X(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C808ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000000000ull) * 16)</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a642001dd2061faa51a878d29278ed094">CVMX_USBDRDX_UAHC_DEPCMDPAR1_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00187"></a>00187 {
<a name="l00188"></a>00188     <span class="keywordflow">if</span> (!(
<a name="l00189"></a>00189           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00190"></a>00190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id == 0))))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DEPCMDPAR1_X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C804ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000000000ull) * 16;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a642001dd2061faa51a878d29278ed094">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DEPCMDPAR1_X(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C804ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000000000ull) * 16)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a2515c39ad0fe18015af2e33748a30340">CVMX_USBDRDX_UAHC_DEPCMDPAR2_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id == 0))))))
<a name="l00205"></a>00205         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DEPCMDPAR2_X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C800ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000000000ull) * 16;
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2515c39ad0fe18015af2e33748a30340">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DEPCMDPAR2_X(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C800ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000000000ull) * 16)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a9d9417ce3054f53d075f579db77d0be7">CVMX_USBDRDX_UAHC_DEPCMDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214     <span class="keywordflow">if</span> (!(
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00217"></a>00217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id == 0))))))
<a name="l00218"></a>00218         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DEPCMDX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00219"></a>00219     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C80Cull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000000000ull) * 16;
<a name="l00220"></a>00220 }
<a name="l00221"></a>00221 <span class="preprocessor">#else</span>
<a name="l00222"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a9d9417ce3054f53d075f579db77d0be7">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DEPCMDX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C80Cull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000000000ull) * 16)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a6070fa31422ddb33e6c00dba63999e71">CVMX_USBDRDX_UAHC_DEVTEN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227     <span class="keywordflow">if</span> (!(
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00229"></a>00229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00230"></a>00230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00231"></a>00231         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DEVTEN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00232"></a>00232     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C708ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00233"></a>00233 }
<a name="l00234"></a>00234 <span class="preprocessor">#else</span>
<a name="l00235"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a6070fa31422ddb33e6c00dba63999e71">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DEVTEN(offset) (CVMX_ADD_IO_SEG(0x000168000000C708ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a65032d04db7eff5120caa3adc28fd733">CVMX_USBDRDX_UAHC_DGCMD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00239"></a>00239 {
<a name="l00240"></a>00240     <span class="keywordflow">if</span> (!(
<a name="l00241"></a>00241           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00242"></a>00242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00243"></a>00243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00244"></a>00244         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DGCMD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00245"></a>00245     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C714ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00246"></a>00246 }
<a name="l00247"></a>00247 <span class="preprocessor">#else</span>
<a name="l00248"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a65032d04db7eff5120caa3adc28fd733">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DGCMD(offset) (CVMX_ADD_IO_SEG(0x000168000000C714ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a6d396fef13d60c3c59ec75efaeba7e11">CVMX_USBDRDX_UAHC_DGCMDPAR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00252"></a>00252 {
<a name="l00253"></a>00253     <span class="keywordflow">if</span> (!(
<a name="l00254"></a>00254           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00255"></a>00255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00256"></a>00256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00257"></a>00257         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DGCMDPAR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00258"></a>00258     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C710ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00259"></a>00259 }
<a name="l00260"></a>00260 <span class="preprocessor">#else</span>
<a name="l00261"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a6d396fef13d60c3c59ec75efaeba7e11">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DGCMDPAR(offset) (CVMX_ADD_IO_SEG(0x000168000000C710ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a053aab10f3275b3be9b2abe126dfc08a">CVMX_USBDRDX_UAHC_DNCTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00265"></a>00265 {
<a name="l00266"></a>00266     <span class="keywordflow">if</span> (!(
<a name="l00267"></a>00267           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00269"></a>00269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00270"></a>00270         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DNCTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00271"></a>00271     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000034ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00272"></a>00272 }
<a name="l00273"></a>00273 <span class="preprocessor">#else</span>
<a name="l00274"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a053aab10f3275b3be9b2abe126dfc08a">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DNCTRL(offset) (CVMX_ADD_IO_SEG(0x0001680000000034ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ab9558b378d9e35584729e033b7b6aced">CVMX_USBDRDX_UAHC_DSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00278"></a>00278 {
<a name="l00279"></a>00279     <span class="keywordflow">if</span> (!(
<a name="l00280"></a>00280           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00281"></a>00281           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00282"></a>00282           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00283"></a>00283         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_DSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00284"></a>00284     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C70Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00285"></a>00285 }
<a name="l00286"></a>00286 <span class="preprocessor">#else</span>
<a name="l00287"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ab9558b378d9e35584729e033b7b6aced">00287</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_DSTS(offset) (CVMX_ADD_IO_SEG(0x000168000000C70Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a5d770b15da524cb770732fb423687906">CVMX_USBDRDX_UAHC_ERDPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00291"></a>00291 {
<a name="l00292"></a>00292     <span class="keywordflow">if</span> (!(
<a name="l00293"></a>00293           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00294"></a>00294           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00295"></a>00295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00296"></a>00296         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_ERDPX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00297"></a>00297     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000478ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00298"></a>00298 }
<a name="l00299"></a>00299 <span class="preprocessor">#else</span>
<a name="l00300"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a5d770b15da524cb770732fb423687906">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_ERDPX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000478ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ac7d6f932a3c194725b2a287087123c36">CVMX_USBDRDX_UAHC_ERSTBAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00304"></a>00304 {
<a name="l00305"></a>00305     <span class="keywordflow">if</span> (!(
<a name="l00306"></a>00306           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00307"></a>00307           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00308"></a>00308           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00309"></a>00309         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_ERSTBAX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00310"></a>00310     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000470ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00311"></a>00311 }
<a name="l00312"></a>00312 <span class="preprocessor">#else</span>
<a name="l00313"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac7d6f932a3c194725b2a287087123c36">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_ERSTBAX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000470ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a68dd194ced1026465d835e3458020f15">CVMX_USBDRDX_UAHC_ERSTSZX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00317"></a>00317 {
<a name="l00318"></a>00318     <span class="keywordflow">if</span> (!(
<a name="l00319"></a>00319           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00320"></a>00320           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00321"></a>00321           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00322"></a>00322         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_ERSTSZX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00323"></a>00323     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000468ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00324"></a>00324 }
<a name="l00325"></a>00325 <span class="preprocessor">#else</span>
<a name="l00326"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a68dd194ced1026465d835e3458020f15">00326</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_ERSTSZX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000468ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aeea1092af549823cc1dfeaa43f1993ea">CVMX_USBDRDX_UAHC_GBUSERRADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00330"></a>00330 {
<a name="l00331"></a>00331     <span class="keywordflow">if</span> (!(
<a name="l00332"></a>00332           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00333"></a>00333           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GBUSERRADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C130ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aeea1092af549823cc1dfeaa43f1993ea">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GBUSERRADDR(offset) (CVMX_ADD_IO_SEG(0x000168000000C130ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a611afa9364fc9a01bd0567815b4e2541">CVMX_USBDRDX_UAHC_GCTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00346"></a>00346           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00347"></a>00347           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00348"></a>00348         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GCTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00349"></a>00349     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C110ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00350"></a>00350 }
<a name="l00351"></a>00351 <span class="preprocessor">#else</span>
<a name="l00352"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a611afa9364fc9a01bd0567815b4e2541">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GCTL(offset) (CVMX_ADD_IO_SEG(0x000168000000C110ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aab345e02a58b0eb5c076ecbfa4a28ee1">CVMX_USBDRDX_UAHC_GDBGBMU</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00356"></a>00356 {
<a name="l00357"></a>00357     <span class="keywordflow">if</span> (!(
<a name="l00358"></a>00358           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00359"></a>00359           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00360"></a>00360           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00361"></a>00361         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GDBGBMU(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00362"></a>00362     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C16Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00363"></a>00363 }
<a name="l00364"></a>00364 <span class="preprocessor">#else</span>
<a name="l00365"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aab345e02a58b0eb5c076ecbfa4a28ee1">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GDBGBMU(offset) (CVMX_ADD_IO_SEG(0x000168000000C16Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a2278acc9c6c39d37299e1a2ec7e7da9b">CVMX_USBDRDX_UAHC_GDBGEPINFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00369"></a>00369 {
<a name="l00370"></a>00370     <span class="keywordflow">if</span> (!(
<a name="l00371"></a>00371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00372"></a>00372           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00373"></a>00373           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00374"></a>00374         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GDBGEPINFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00375"></a>00375     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C178ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00376"></a>00376 }
<a name="l00377"></a>00377 <span class="preprocessor">#else</span>
<a name="l00378"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2278acc9c6c39d37299e1a2ec7e7da9b">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GDBGEPINFO(offset) (CVMX_ADD_IO_SEG(0x000168000000C178ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ac011dbdf89ca34e47b548f97cf87211d">CVMX_USBDRDX_UAHC_GDBGFIFOSPACE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00382"></a>00382 {
<a name="l00383"></a>00383     <span class="keywordflow">if</span> (!(
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00385"></a>00385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00386"></a>00386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00387"></a>00387         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GDBGFIFOSPACE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00388"></a>00388     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C160ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00389"></a>00389 }
<a name="l00390"></a>00390 <span class="preprocessor">#else</span>
<a name="l00391"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac011dbdf89ca34e47b548f97cf87211d">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GDBGFIFOSPACE(offset) (CVMX_ADD_IO_SEG(0x000168000000C160ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aea282dade1c9342c70e16d85d65a9331">CVMX_USBDRDX_UAHC_GDBGLNMCC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00395"></a>00395 {
<a name="l00396"></a>00396     <span class="keywordflow">if</span> (!(
<a name="l00397"></a>00397           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00398"></a>00398           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00399"></a>00399           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00400"></a>00400         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GDBGLNMCC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00401"></a>00401     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C168ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00402"></a>00402 }
<a name="l00403"></a>00403 <span class="preprocessor">#else</span>
<a name="l00404"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aea282dade1c9342c70e16d85d65a9331">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GDBGLNMCC(offset) (CVMX_ADD_IO_SEG(0x000168000000C168ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ad9786256a552b60ccf976b441adb3464">CVMX_USBDRDX_UAHC_GDBGLSP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00408"></a>00408 {
<a name="l00409"></a>00409     <span class="keywordflow">if</span> (!(
<a name="l00410"></a>00410           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00412"></a>00412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00413"></a>00413         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GDBGLSP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00414"></a>00414     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C174ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00415"></a>00415 }
<a name="l00416"></a>00416 <span class="preprocessor">#else</span>
<a name="l00417"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ad9786256a552b60ccf976b441adb3464">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GDBGLSP(offset) (CVMX_ADD_IO_SEG(0x000168000000C174ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a5c9b97a7b96ece7f37f3ef250d4c1ffb">CVMX_USBDRDX_UAHC_GDBGLSPMUX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00421"></a>00421 {
<a name="l00422"></a>00422     <span class="keywordflow">if</span> (!(
<a name="l00423"></a>00423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00424"></a>00424           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00425"></a>00425           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00426"></a>00426         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GDBGLSPMUX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00427"></a>00427     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C170ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00428"></a>00428 }
<a name="l00429"></a>00429 <span class="preprocessor">#else</span>
<a name="l00430"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a5c9b97a7b96ece7f37f3ef250d4c1ffb">00430</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GDBGLSPMUX(offset) (CVMX_ADD_IO_SEG(0x000168000000C170ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a24480c122429156fa16e2f4bacfba585">CVMX_USBDRDX_UAHC_GDBGLTSSM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00434"></a>00434 {
<a name="l00435"></a>00435     <span class="keywordflow">if</span> (!(
<a name="l00436"></a>00436           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00437"></a>00437           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00438"></a>00438           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00439"></a>00439         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GDBGLTSSM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00440"></a>00440     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C164ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00441"></a>00441 }
<a name="l00442"></a>00442 <span class="preprocessor">#else</span>
<a name="l00443"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a24480c122429156fa16e2f4bacfba585">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GDBGLTSSM(offset) (CVMX_ADD_IO_SEG(0x000168000000C164ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aaa46a26ac5c919fb0945f2914dad6845">CVMX_USBDRDX_UAHC_GDMAHLRATIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00447"></a>00447 {
<a name="l00448"></a>00448     <span class="keywordflow">if</span> (!(
<a name="l00449"></a>00449           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00450"></a>00450           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00451"></a>00451           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00452"></a>00452         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GDMAHLRATIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00453"></a>00453     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C624ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00454"></a>00454 }
<a name="l00455"></a>00455 <span class="preprocessor">#else</span>
<a name="l00456"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aaa46a26ac5c919fb0945f2914dad6845">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GDMAHLRATIO(offset) (CVMX_ADD_IO_SEG(0x000168000000C624ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a598801509feeae9ca3260867e1d965c0">CVMX_USBDRDX_UAHC_GEVNTADRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00460"></a>00460 {
<a name="l00461"></a>00461     <span class="keywordflow">if</span> (!(
<a name="l00462"></a>00462           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00463"></a>00463           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00464"></a>00464           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00465"></a>00465         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GEVNTADRX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00466"></a>00466     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C400ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00467"></a>00467 }
<a name="l00468"></a>00468 <span class="preprocessor">#else</span>
<a name="l00469"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a598801509feeae9ca3260867e1d965c0">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GEVNTADRX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C400ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a968e8e3dd39ad47e82e60d8cecd22d5c">CVMX_USBDRDX_UAHC_GEVNTCOUNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00473"></a>00473 {
<a name="l00474"></a>00474     <span class="keywordflow">if</span> (!(
<a name="l00475"></a>00475           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00476"></a>00476           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GEVNTCOUNTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C40Cull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a968e8e3dd39ad47e82e60d8cecd22d5c">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GEVNTCOUNTX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C40Cull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a7224f8edbfada813516c63df7e282860">CVMX_USBDRDX_UAHC_GEVNTSIZX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00489"></a>00489           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00490"></a>00490           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00491"></a>00491         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GEVNTSIZX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00492"></a>00492     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C408ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00493"></a>00493 }
<a name="l00494"></a>00494 <span class="preprocessor">#else</span>
<a name="l00495"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7224f8edbfada813516c63df7e282860">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GEVNTSIZX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C408ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#acd229c3a3a73611cc20226658048c5ef">CVMX_USBDRDX_UAHC_GFLADJ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00499"></a>00499 {
<a name="l00500"></a>00500     <span class="keywordflow">if</span> (!(
<a name="l00501"></a>00501           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00502"></a>00502           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00503"></a>00503           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00504"></a>00504         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GFLADJ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00505"></a>00505     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C630ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00506"></a>00506 }
<a name="l00507"></a>00507 <span class="preprocessor">#else</span>
<a name="l00508"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#acd229c3a3a73611cc20226658048c5ef">00508</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GFLADJ(offset) (CVMX_ADD_IO_SEG(0x000168000000C630ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a72a7acd27ef0de871854880e20046588">CVMX_USBDRDX_UAHC_GGPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00512"></a>00512 {
<a name="l00513"></a>00513     <span class="keywordflow">if</span> (!(
<a name="l00514"></a>00514           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00515"></a>00515           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00516"></a>00516           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00517"></a>00517         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GGPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00518"></a>00518     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C124ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00519"></a>00519 }
<a name="l00520"></a>00520 <span class="preprocessor">#else</span>
<a name="l00521"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a72a7acd27ef0de871854880e20046588">00521</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GGPIO(offset) (CVMX_ADD_IO_SEG(0x000168000000C124ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aa504ad4111e2b0dcc0ad2e69728c8b8d">CVMX_USBDRDX_UAHC_GHWPARAMS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00525"></a>00525 {
<a name="l00526"></a>00526     <span class="keywordflow">if</span> (!(
<a name="l00527"></a>00527           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00528"></a>00528           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00529"></a>00529           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00530"></a>00530         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GHWPARAMS0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00531"></a>00531     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C140ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00532"></a>00532 }
<a name="l00533"></a>00533 <span class="preprocessor">#else</span>
<a name="l00534"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aa504ad4111e2b0dcc0ad2e69728c8b8d">00534</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GHWPARAMS0(offset) (CVMX_ADD_IO_SEG(0x000168000000C140ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a27e7f051be64389926f4d7623dd0b8e2">CVMX_USBDRDX_UAHC_GHWPARAMS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00538"></a>00538 {
<a name="l00539"></a>00539     <span class="keywordflow">if</span> (!(
<a name="l00540"></a>00540           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00541"></a>00541           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00542"></a>00542           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00543"></a>00543         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GHWPARAMS1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00544"></a>00544     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C144ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00545"></a>00545 }
<a name="l00546"></a>00546 <span class="preprocessor">#else</span>
<a name="l00547"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a27e7f051be64389926f4d7623dd0b8e2">00547</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GHWPARAMS1(offset) (CVMX_ADD_IO_SEG(0x000168000000C144ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#af7de148a237157a86380b1907d51fbd3">CVMX_USBDRDX_UAHC_GHWPARAMS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00551"></a>00551 {
<a name="l00552"></a>00552     <span class="keywordflow">if</span> (!(
<a name="l00553"></a>00553           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00555"></a>00555           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00556"></a>00556         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GHWPARAMS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00557"></a>00557     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C148ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00558"></a>00558 }
<a name="l00559"></a>00559 <span class="preprocessor">#else</span>
<a name="l00560"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#af7de148a237157a86380b1907d51fbd3">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GHWPARAMS2(offset) (CVMX_ADD_IO_SEG(0x000168000000C148ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a87fe10b97317a1d8fd644ee63d216cb9">CVMX_USBDRDX_UAHC_GHWPARAMS3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00564"></a>00564 {
<a name="l00565"></a>00565     <span class="keywordflow">if</span> (!(
<a name="l00566"></a>00566           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00567"></a>00567           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00568"></a>00568           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00569"></a>00569         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GHWPARAMS3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00570"></a>00570     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C14Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00571"></a>00571 }
<a name="l00572"></a>00572 <span class="preprocessor">#else</span>
<a name="l00573"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a87fe10b97317a1d8fd644ee63d216cb9">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GHWPARAMS3(offset) (CVMX_ADD_IO_SEG(0x000168000000C14Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a013028bd1a1c882c43d8e4841d7b5995">CVMX_USBDRDX_UAHC_GHWPARAMS4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00577"></a>00577 {
<a name="l00578"></a>00578     <span class="keywordflow">if</span> (!(
<a name="l00579"></a>00579           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00580"></a>00580           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00581"></a>00581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00582"></a>00582         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GHWPARAMS4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00583"></a>00583     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C150ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00584"></a>00584 }
<a name="l00585"></a>00585 <span class="preprocessor">#else</span>
<a name="l00586"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a013028bd1a1c882c43d8e4841d7b5995">00586</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GHWPARAMS4(offset) (CVMX_ADD_IO_SEG(0x000168000000C150ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a1a70cb6dbd632afcd27f4f00c809b5f7">CVMX_USBDRDX_UAHC_GHWPARAMS5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00590"></a>00590 {
<a name="l00591"></a>00591     <span class="keywordflow">if</span> (!(
<a name="l00592"></a>00592           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00593"></a>00593           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00594"></a>00594           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00595"></a>00595         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GHWPARAMS5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00596"></a>00596     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C154ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00597"></a>00597 }
<a name="l00598"></a>00598 <span class="preprocessor">#else</span>
<a name="l00599"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a1a70cb6dbd632afcd27f4f00c809b5f7">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GHWPARAMS5(offset) (CVMX_ADD_IO_SEG(0x000168000000C154ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a1e4baf4dc0b4a7ab7a155d1460e29f4d">CVMX_USBDRDX_UAHC_GHWPARAMS6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00603"></a>00603 {
<a name="l00604"></a>00604     <span class="keywordflow">if</span> (!(
<a name="l00605"></a>00605           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00606"></a>00606           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00607"></a>00607           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00608"></a>00608         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GHWPARAMS6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00609"></a>00609     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C158ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00610"></a>00610 }
<a name="l00611"></a>00611 <span class="preprocessor">#else</span>
<a name="l00612"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a1e4baf4dc0b4a7ab7a155d1460e29f4d">00612</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GHWPARAMS6(offset) (CVMX_ADD_IO_SEG(0x000168000000C158ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a8e539d1b860d756b9824554ac0d611b0">CVMX_USBDRDX_UAHC_GHWPARAMS7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00616"></a>00616 {
<a name="l00617"></a>00617     <span class="keywordflow">if</span> (!(
<a name="l00618"></a>00618           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00619"></a>00619           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GHWPARAMS7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C15Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8e539d1b860d756b9824554ac0d611b0">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GHWPARAMS7(offset) (CVMX_ADD_IO_SEG(0x000168000000C15Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a4a2ae5688554c6ba344ece460a276c3b">CVMX_USBDRDX_UAHC_GHWPARAMS8</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00632"></a>00632           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00633"></a>00633           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00634"></a>00634         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GHWPARAMS8(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00635"></a>00635     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C600ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00636"></a>00636 }
<a name="l00637"></a>00637 <span class="preprocessor">#else</span>
<a name="l00638"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a4a2ae5688554c6ba344ece460a276c3b">00638</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GHWPARAMS8(offset) (CVMX_ADD_IO_SEG(0x000168000000C600ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#acfaafc47ef352e2248525f5b999fdb4b">CVMX_USBDRDX_UAHC_GPMSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00642"></a>00642 {
<a name="l00643"></a>00643     <span class="keywordflow">if</span> (!(
<a name="l00644"></a>00644           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00645"></a>00645           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00646"></a>00646           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00647"></a>00647         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GPMSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00648"></a>00648     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C114ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00649"></a>00649 }
<a name="l00650"></a>00650 <span class="preprocessor">#else</span>
<a name="l00651"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#acfaafc47ef352e2248525f5b999fdb4b">00651</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GPMSTS(offset) (CVMX_ADD_IO_SEG(0x000168000000C114ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ab75eb15102b58b85ec56c68c039c2102">CVMX_USBDRDX_UAHC_GPRTBIMAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00655"></a>00655 {
<a name="l00656"></a>00656     <span class="keywordflow">if</span> (!(
<a name="l00657"></a>00657           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00658"></a>00658           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00659"></a>00659           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00660"></a>00660         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GPRTBIMAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00661"></a>00661     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C138ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00662"></a>00662 }
<a name="l00663"></a>00663 <span class="preprocessor">#else</span>
<a name="l00664"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ab75eb15102b58b85ec56c68c039c2102">00664</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GPRTBIMAP(offset) (CVMX_ADD_IO_SEG(0x000168000000C138ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a04905fdb7975ac864cf49843b021f334">CVMX_USBDRDX_UAHC_GPRTBIMAP_FS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00668"></a>00668 {
<a name="l00669"></a>00669     <span class="keywordflow">if</span> (!(
<a name="l00670"></a>00670           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00671"></a>00671           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00672"></a>00672           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00673"></a>00673         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GPRTBIMAP_FS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00674"></a>00674     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C188ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00675"></a>00675 }
<a name="l00676"></a>00676 <span class="preprocessor">#else</span>
<a name="l00677"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a04905fdb7975ac864cf49843b021f334">00677</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GPRTBIMAP_FS(offset) (CVMX_ADD_IO_SEG(0x000168000000C188ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ace1670b66a0bd5615e215171f5327306">CVMX_USBDRDX_UAHC_GPRTBIMAP_HS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00681"></a>00681 {
<a name="l00682"></a>00682     <span class="keywordflow">if</span> (!(
<a name="l00683"></a>00683           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00684"></a>00684           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00685"></a>00685           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00686"></a>00686         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GPRTBIMAP_HS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00687"></a>00687     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C180ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00688"></a>00688 }
<a name="l00689"></a>00689 <span class="preprocessor">#else</span>
<a name="l00690"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ace1670b66a0bd5615e215171f5327306">00690</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GPRTBIMAP_HS(offset) (CVMX_ADD_IO_SEG(0x000168000000C180ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a536734dfe130fe679bfbd48146d7ee0e">CVMX_USBDRDX_UAHC_GRLSID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00694"></a>00694 {
<a name="l00695"></a>00695     <span class="keywordflow">if</span> (!(
<a name="l00696"></a>00696           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00698"></a>00698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00699"></a>00699         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GRLSID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00700"></a>00700     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C120ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00701"></a>00701 }
<a name="l00702"></a>00702 <span class="preprocessor">#else</span>
<a name="l00703"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a536734dfe130fe679bfbd48146d7ee0e">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GRLSID(offset) (CVMX_ADD_IO_SEG(0x000168000000C120ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a907707c4260320b76cc9b76d1596e2f3">CVMX_USBDRDX_UAHC_GRXFIFOPRIHST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00707"></a>00707 {
<a name="l00708"></a>00708     <span class="keywordflow">if</span> (!(
<a name="l00709"></a>00709           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00710"></a>00710           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00711"></a>00711           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00712"></a>00712         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GRXFIFOPRIHST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00713"></a>00713     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C61Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00714"></a>00714 }
<a name="l00715"></a>00715 <span class="preprocessor">#else</span>
<a name="l00716"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a907707c4260320b76cc9b76d1596e2f3">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GRXFIFOPRIHST(offset) (CVMX_ADD_IO_SEG(0x000168000000C61Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a20b27f4ac7d6a2d59f4c2a47c24df9c9">CVMX_USBDRDX_UAHC_GRXFIFOSIZX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00720"></a>00720 {
<a name="l00721"></a>00721     <span class="keywordflow">if</span> (!(
<a name="l00722"></a>00722           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00723"></a>00723           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00724"></a>00724           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00725"></a>00725         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GRXFIFOSIZX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00726"></a>00726     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C380ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x4000000000ull) * 4;
<a name="l00727"></a>00727 }
<a name="l00728"></a>00728 <span class="preprocessor">#else</span>
<a name="l00729"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a20b27f4ac7d6a2d59f4c2a47c24df9c9">00729</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GRXFIFOSIZX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C380ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x4000000000ull) * 4)</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#acbc7ca61a4cfc113c5a2dbc500c90363">CVMX_USBDRDX_UAHC_GRXTHRCFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00733"></a>00733 {
<a name="l00734"></a>00734     <span class="keywordflow">if</span> (!(
<a name="l00735"></a>00735           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00736"></a>00736           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00737"></a>00737           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00738"></a>00738         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GRXTHRCFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00739"></a>00739     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C10Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00740"></a>00740 }
<a name="l00741"></a>00741 <span class="preprocessor">#else</span>
<a name="l00742"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#acbc7ca61a4cfc113c5a2dbc500c90363">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GRXTHRCFG(offset) (CVMX_ADD_IO_SEG(0x000168000000C10Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a5ef808ca8ba44c87a74c78c87bf8e5f4">CVMX_USBDRDX_UAHC_GSBUSCFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00746"></a>00746 {
<a name="l00747"></a>00747     <span class="keywordflow">if</span> (!(
<a name="l00748"></a>00748           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00749"></a>00749           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00750"></a>00750           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00751"></a>00751         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GSBUSCFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00752"></a>00752     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C100ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00753"></a>00753 }
<a name="l00754"></a>00754 <span class="preprocessor">#else</span>
<a name="l00755"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a5ef808ca8ba44c87a74c78c87bf8e5f4">00755</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GSBUSCFG0(offset) (CVMX_ADD_IO_SEG(0x000168000000C100ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a165db62e0d1483256b67f966c71b381a">CVMX_USBDRDX_UAHC_GSBUSCFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00759"></a>00759 {
<a name="l00760"></a>00760     <span class="keywordflow">if</span> (!(
<a name="l00761"></a>00761           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00762"></a>00762           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00763"></a>00763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GSBUSCFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C104ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a165db62e0d1483256b67f966c71b381a">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GSBUSCFG1(offset) (CVMX_ADD_IO_SEG(0x000168000000C104ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a879d0273259c70b98723c6ae9acc810d">CVMX_USBDRDX_UAHC_GSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="keywordflow">if</span> (!(
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00775"></a>00775           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00776"></a>00776           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00777"></a>00777         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00778"></a>00778     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C118ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00779"></a>00779 }
<a name="l00780"></a>00780 <span class="preprocessor">#else</span>
<a name="l00781"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a879d0273259c70b98723c6ae9acc810d">00781</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GSTS(offset) (CVMX_ADD_IO_SEG(0x000168000000C118ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a3ec9c6a4ffa74158fd17baf06ff09ba3">CVMX_USBDRDX_UAHC_GTXFIFOPRIDEV</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00785"></a>00785 {
<a name="l00786"></a>00786     <span class="keywordflow">if</span> (!(
<a name="l00787"></a>00787           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00788"></a>00788           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00789"></a>00789           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00790"></a>00790         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GTXFIFOPRIDEV(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00791"></a>00791     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C610ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00792"></a>00792 }
<a name="l00793"></a>00793 <span class="preprocessor">#else</span>
<a name="l00794"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a3ec9c6a4ffa74158fd17baf06ff09ba3">00794</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GTXFIFOPRIDEV(offset) (CVMX_ADD_IO_SEG(0x000168000000C610ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00797"></a>00797 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a8c41e38eb1b254900922e48d04f4e328">CVMX_USBDRDX_UAHC_GTXFIFOPRIHST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00798"></a>00798 {
<a name="l00799"></a>00799     <span class="keywordflow">if</span> (!(
<a name="l00800"></a>00800           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00801"></a>00801           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00802"></a>00802           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00803"></a>00803         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GTXFIFOPRIHST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00804"></a>00804     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C618ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00805"></a>00805 }
<a name="l00806"></a>00806 <span class="preprocessor">#else</span>
<a name="l00807"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8c41e38eb1b254900922e48d04f4e328">00807</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GTXFIFOPRIHST(offset) (CVMX_ADD_IO_SEG(0x000168000000C618ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a20d9bb7010d34d519cb0117f15eab747">CVMX_USBDRDX_UAHC_GTXFIFOSIZX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00811"></a>00811 {
<a name="l00812"></a>00812     <span class="keywordflow">if</span> (!(
<a name="l00813"></a>00813           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00814"></a>00814           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00815"></a>00815           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00816"></a>00816         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GTXFIFOSIZX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00817"></a>00817     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C300ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x4000000000ull) * 4;
<a name="l00818"></a>00818 }
<a name="l00819"></a>00819 <span class="preprocessor">#else</span>
<a name="l00820"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a20d9bb7010d34d519cb0117f15eab747">00820</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GTXFIFOSIZX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C300ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x4000000000ull) * 4)</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00823"></a>00823 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a21157ec99cd0ad452ca9d0cbee26750e">CVMX_USBDRDX_UAHC_GTXTHRCFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00824"></a>00824 {
<a name="l00825"></a>00825     <span class="keywordflow">if</span> (!(
<a name="l00826"></a>00826           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00827"></a>00827           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00828"></a>00828           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00829"></a>00829         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GTXTHRCFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00830"></a>00830     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C108ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00831"></a>00831 }
<a name="l00832"></a>00832 <span class="preprocessor">#else</span>
<a name="l00833"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a21157ec99cd0ad452ca9d0cbee26750e">00833</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GTXTHRCFG(offset) (CVMX_ADD_IO_SEG(0x000168000000C108ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a704d86cc91f4b455a51742b898a1c69b">CVMX_USBDRDX_UAHC_GUCTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00837"></a>00837 {
<a name="l00838"></a>00838     <span class="keywordflow">if</span> (!(
<a name="l00839"></a>00839           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00840"></a>00840           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00841"></a>00841           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00842"></a>00842         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GUCTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00843"></a>00843     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C12Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00844"></a>00844 }
<a name="l00845"></a>00845 <span class="preprocessor">#else</span>
<a name="l00846"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a704d86cc91f4b455a51742b898a1c69b">00846</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GUCTL(offset) (CVMX_ADD_IO_SEG(0x000168000000C12Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ac1a8d8bf17a5e66749563273aad3816f">CVMX_USBDRDX_UAHC_GUCTL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00850"></a>00850 {
<a name="l00851"></a>00851     <span class="keywordflow">if</span> (!(
<a name="l00852"></a>00852           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00853"></a>00853           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00854"></a>00854           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00855"></a>00855         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GUCTL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00856"></a>00856     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C11Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00857"></a>00857 }
<a name="l00858"></a>00858 <span class="preprocessor">#else</span>
<a name="l00859"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac1a8d8bf17a5e66749563273aad3816f">00859</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GUCTL1(offset) (CVMX_ADD_IO_SEG(0x000168000000C11Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00861"></a>00861 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a879cf8bd50f554c2128ef9b286d913cf">CVMX_USBDRDX_UAHC_GUID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00863"></a>00863 {
<a name="l00864"></a>00864     <span class="keywordflow">if</span> (!(
<a name="l00865"></a>00865           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00866"></a>00866           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00867"></a>00867           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00868"></a>00868         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GUID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00869"></a>00869     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C128ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00870"></a>00870 }
<a name="l00871"></a>00871 <span class="preprocessor">#else</span>
<a name="l00872"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a879cf8bd50f554c2128ef9b286d913cf">00872</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GUID(offset) (CVMX_ADD_IO_SEG(0x000168000000C128ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a47ae78793f7bae13b60fecbf064a089c">CVMX_USBDRDX_UAHC_GUSB2I2CCTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00876"></a>00876 {
<a name="l00877"></a>00877     <span class="keywordflow">if</span> (!(
<a name="l00878"></a>00878           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00879"></a>00879           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00880"></a>00880           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00881"></a>00881         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GUSB2I2CCTLX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00882"></a>00882     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C240ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00883"></a>00883 }
<a name="l00884"></a>00884 <span class="preprocessor">#else</span>
<a name="l00885"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a47ae78793f7bae13b60fecbf064a089c">00885</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GUSB2I2CCTLX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C240ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ac665305b602df1e9c9b71fd06be80daf">CVMX_USBDRDX_UAHC_GUSB2PHYCFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00889"></a>00889 {
<a name="l00890"></a>00890     <span class="keywordflow">if</span> (!(
<a name="l00891"></a>00891           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00892"></a>00892           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00893"></a>00893           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00894"></a>00894         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GUSB2PHYCFGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00895"></a>00895     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C200ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00896"></a>00896 }
<a name="l00897"></a>00897 <span class="preprocessor">#else</span>
<a name="l00898"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac665305b602df1e9c9b71fd06be80daf">00898</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GUSB2PHYCFGX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C200ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ab195d582d35daafd776e532bf6829af8">CVMX_USBDRDX_UAHC_GUSB3PIPECTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00902"></a>00902 {
<a name="l00903"></a>00903     <span class="keywordflow">if</span> (!(
<a name="l00904"></a>00904           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00905"></a>00905           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00906"></a>00906           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00907"></a>00907         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_GUSB3PIPECTLX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00908"></a>00908     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C2C0ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00909"></a>00909 }
<a name="l00910"></a>00910 <span class="preprocessor">#else</span>
<a name="l00911"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ab195d582d35daafd776e532bf6829af8">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_GUSB3PIPECTLX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C2C0ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a3edda42315e89b0acf49823f928e6e52">CVMX_USBDRDX_UAHC_HCCPARAMS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00915"></a>00915 {
<a name="l00916"></a>00916     <span class="keywordflow">if</span> (!(
<a name="l00917"></a>00917           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00918"></a>00918           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00919"></a>00919           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00920"></a>00920         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_HCCPARAMS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00921"></a>00921     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000010ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00922"></a>00922 }
<a name="l00923"></a>00923 <span class="preprocessor">#else</span>
<a name="l00924"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a3edda42315e89b0acf49823f928e6e52">00924</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_HCCPARAMS(offset) (CVMX_ADD_IO_SEG(0x0001680000000010ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ac9d6832d3908b297775e506c72581a95">CVMX_USBDRDX_UAHC_HCSPARAMS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00928"></a>00928 {
<a name="l00929"></a>00929     <span class="keywordflow">if</span> (!(
<a name="l00930"></a>00930           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00931"></a>00931           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00932"></a>00932           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00933"></a>00933         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_HCSPARAMS1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00934"></a>00934     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000004ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00935"></a>00935 }
<a name="l00936"></a>00936 <span class="preprocessor">#else</span>
<a name="l00937"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac9d6832d3908b297775e506c72581a95">00937</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_HCSPARAMS1(offset) (CVMX_ADD_IO_SEG(0x0001680000000004ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00938"></a>00938 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ad600e5ee97505dc5e2cdae650240e348">CVMX_USBDRDX_UAHC_HCSPARAMS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00941"></a>00941 {
<a name="l00942"></a>00942     <span class="keywordflow">if</span> (!(
<a name="l00943"></a>00943           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00944"></a>00944           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00945"></a>00945           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00946"></a>00946         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_HCSPARAMS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00947"></a>00947     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000008ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00948"></a>00948 }
<a name="l00949"></a>00949 <span class="preprocessor">#else</span>
<a name="l00950"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ad600e5ee97505dc5e2cdae650240e348">00950</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_HCSPARAMS2(offset) (CVMX_ADD_IO_SEG(0x0001680000000008ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00952"></a>00952 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00953"></a>00953 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a897cda1c007f2b9c79a6e67dfc49950d">CVMX_USBDRDX_UAHC_HCSPARAMS3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00954"></a>00954 {
<a name="l00955"></a>00955     <span class="keywordflow">if</span> (!(
<a name="l00956"></a>00956           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00957"></a>00957           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00958"></a>00958           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00959"></a>00959         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_HCSPARAMS3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00960"></a>00960     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000000Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l00961"></a>00961 }
<a name="l00962"></a>00962 <span class="preprocessor">#else</span>
<a name="l00963"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a897cda1c007f2b9c79a6e67dfc49950d">00963</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_HCSPARAMS3(offset) (CVMX_ADD_IO_SEG(0x000168000000000Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ae577303dccd1813f000839d001b94503">CVMX_USBDRDX_UAHC_IMANX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00967"></a>00967 {
<a name="l00968"></a>00968     <span class="keywordflow">if</span> (!(
<a name="l00969"></a>00969           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00970"></a>00970           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00971"></a>00971           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00972"></a>00972         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_IMANX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00973"></a>00973     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000460ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 <span class="preprocessor">#else</span>
<a name="l00976"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ae577303dccd1813f000839d001b94503">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_IMANX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000460ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a8611b488a8678af95f14ccdebf9b0342">CVMX_USBDRDX_UAHC_IMODX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00980"></a>00980 {
<a name="l00981"></a>00981     <span class="keywordflow">if</span> (!(
<a name="l00982"></a>00982           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00983"></a>00983           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00984"></a>00984           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00985"></a>00985         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_IMODX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00986"></a>00986     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000464ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l00987"></a>00987 }
<a name="l00988"></a>00988 <span class="preprocessor">#else</span>
<a name="l00989"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8611b488a8678af95f14ccdebf9b0342">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_IMODX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000464ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ad67a63e611dedf0b78b273bdade2014e">CVMX_USBDRDX_UAHC_MFINDEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00993"></a>00993 {
<a name="l00994"></a>00994     <span class="keywordflow">if</span> (!(
<a name="l00995"></a>00995           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00996"></a>00996           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00997"></a>00997           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00998"></a>00998         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_MFINDEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00999"></a>00999     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000440ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01000"></a>01000 }
<a name="l01001"></a>01001 <span class="preprocessor">#else</span>
<a name="l01002"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ad67a63e611dedf0b78b273bdade2014e">01002</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_MFINDEX(offset) (CVMX_ADD_IO_SEG(0x0001680000000440ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01004"></a>01004 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a506b8575eb5b4dc2f8012fb0e31e73f6">CVMX_USBDRDX_UAHC_PAGESIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01006"></a>01006 {
<a name="l01007"></a>01007     <span class="keywordflow">if</span> (!(
<a name="l01008"></a>01008           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01009"></a>01009           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01010"></a>01010           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01011"></a>01011         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_PAGESIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01012"></a>01012     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000028ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01013"></a>01013 }
<a name="l01014"></a>01014 <span class="preprocessor">#else</span>
<a name="l01015"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a506b8575eb5b4dc2f8012fb0e31e73f6">01015</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_PAGESIZE(offset) (CVMX_ADD_IO_SEG(0x0001680000000028ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01017"></a>01017 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a571c990b9544800519dfd000e5a0d0d1">CVMX_USBDRDX_UAHC_PORTHLPMC_20X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01019"></a>01019 {
<a name="l01020"></a>01020     <span class="keywordflow">if</span> (!(
<a name="l01021"></a>01021           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01022"></a>01022           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01023"></a>01023           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01024"></a>01024         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_PORTHLPMC_20X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01025"></a>01025     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000042Cull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l01026"></a>01026 }
<a name="l01027"></a>01027 <span class="preprocessor">#else</span>
<a name="l01028"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a571c990b9544800519dfd000e5a0d0d1">01028</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_PORTHLPMC_20X(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000042Cull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a26e53e1a007023893f120d7d02e5ba80">CVMX_USBDRDX_UAHC_PORTHLPMC_SSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01032"></a>01032 {
<a name="l01033"></a>01033     <span class="keywordflow">if</span> (!(
<a name="l01034"></a>01034           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01035"></a>01035           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01036"></a>01036           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id == 0))))))
<a name="l01037"></a>01037         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_PORTHLPMC_SSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01038"></a>01038     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000043Cull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l01039"></a>01039 }
<a name="l01040"></a>01040 <span class="preprocessor">#else</span>
<a name="l01041"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a26e53e1a007023893f120d7d02e5ba80">01041</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_PORTHLPMC_SSX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000043Cull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a2d4de1251a460ab7ee0a82407514076c">CVMX_USBDRDX_UAHC_PORTLI_20X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01045"></a>01045 {
<a name="l01046"></a>01046     <span class="keywordflow">if</span> (!(
<a name="l01047"></a>01047           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01048"></a>01048           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01049"></a>01049           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01050"></a>01050         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_PORTLI_20X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01051"></a>01051     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000428ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l01052"></a>01052 }
<a name="l01053"></a>01053 <span class="preprocessor">#else</span>
<a name="l01054"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2d4de1251a460ab7ee0a82407514076c">01054</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_PORTLI_20X(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000428ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ac961d868c3a2a860ae319989477e86e4">CVMX_USBDRDX_UAHC_PORTLI_SSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01058"></a>01058 {
<a name="l01059"></a>01059     <span class="keywordflow">if</span> (!(
<a name="l01060"></a>01060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01061"></a>01061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01062"></a>01062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id == 0))))))
<a name="l01063"></a>01063         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_PORTLI_SSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01064"></a>01064     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000438ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l01065"></a>01065 }
<a name="l01066"></a>01066 <span class="preprocessor">#else</span>
<a name="l01067"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac961d868c3a2a860ae319989477e86e4">01067</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_PORTLI_SSX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000438ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01070"></a>01070 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#af8ca7c3649f25e0329dd390b74a59f74">CVMX_USBDRDX_UAHC_PORTPMSC_20X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01071"></a>01071 {
<a name="l01072"></a>01072     <span class="keywordflow">if</span> (!(
<a name="l01073"></a>01073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01074"></a>01074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01075"></a>01075           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01076"></a>01076         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_PORTPMSC_20X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01077"></a>01077     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000424ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l01078"></a>01078 }
<a name="l01079"></a>01079 <span class="preprocessor">#else</span>
<a name="l01080"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#af8ca7c3649f25e0329dd390b74a59f74">01080</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_PORTPMSC_20X(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000424ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l01081"></a>01081 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01082"></a>01082 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a88b80f1ae1bab974cffb407c2cc9a0b0">CVMX_USBDRDX_UAHC_PORTPMSC_SSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01084"></a>01084 {
<a name="l01085"></a>01085     <span class="keywordflow">if</span> (!(
<a name="l01086"></a>01086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01087"></a>01087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01088"></a>01088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id == 0))))))
<a name="l01089"></a>01089         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_PORTPMSC_SSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01090"></a>01090     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000434ull) + ((block_id) &amp; 1) * 0x10000000000ull;
<a name="l01091"></a>01091 }
<a name="l01092"></a>01092 <span class="preprocessor">#else</span>
<a name="l01093"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a88b80f1ae1bab974cffb407c2cc9a0b0">01093</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_PORTPMSC_SSX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000434ull) + ((block_id) &amp; 1) * 0x10000000000ull)</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a7d6cdd96716c5a9385b612f4876243de">CVMX_USBDRDX_UAHC_PORTSCX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01097"></a>01097 {
<a name="l01098"></a>01098     <span class="keywordflow">if</span> (!(
<a name="l01099"></a>01099           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01100"></a>01100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01101"></a>01101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0))))))
<a name="l01102"></a>01102         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_PORTSCX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01103"></a>01103     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000420ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x1000000000ull) * 16;
<a name="l01104"></a>01104 }
<a name="l01105"></a>01105 <span class="preprocessor">#else</span>
<a name="l01106"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7d6cdd96716c5a9385b612f4876243de">01106</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_PORTSCX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000420ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x1000000000ull) * 16)</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aaad3c028961266ad216490a8a75c6edc">CVMX_USBDRDX_UAHC_RTSOFF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01110"></a>01110 {
<a name="l01111"></a>01111     <span class="keywordflow">if</span> (!(
<a name="l01112"></a>01112           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01113"></a>01113           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01114"></a>01114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01115"></a>01115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_RTSOFF(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01116"></a>01116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000018ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01117"></a>01117 }
<a name="l01118"></a>01118 <span class="preprocessor">#else</span>
<a name="l01119"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aaad3c028961266ad216490a8a75c6edc">01119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_RTSOFF(offset) (CVMX_ADD_IO_SEG(0x0001680000000018ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a695d5bf39ef4b824bf606c95692c5ca1">CVMX_USBDRDX_UAHC_SUPTPRT2_DW0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01123"></a>01123 {
<a name="l01124"></a>01124     <span class="keywordflow">if</span> (!(
<a name="l01125"></a>01125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01126"></a>01126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01127"></a>01127           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01128"></a>01128         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_SUPTPRT2_DW0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01129"></a>01129     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000890ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01130"></a>01130 }
<a name="l01131"></a>01131 <span class="preprocessor">#else</span>
<a name="l01132"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a695d5bf39ef4b824bf606c95692c5ca1">01132</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_SUPTPRT2_DW0(offset) (CVMX_ADD_IO_SEG(0x0001680000000890ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a398304daa0858526e407de78e370bc48">CVMX_USBDRDX_UAHC_SUPTPRT2_DW1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01136"></a>01136 {
<a name="l01137"></a>01137     <span class="keywordflow">if</span> (!(
<a name="l01138"></a>01138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01139"></a>01139           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01140"></a>01140           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01141"></a>01141         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_SUPTPRT2_DW1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01142"></a>01142     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000894ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01143"></a>01143 }
<a name="l01144"></a>01144 <span class="preprocessor">#else</span>
<a name="l01145"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a398304daa0858526e407de78e370bc48">01145</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_SUPTPRT2_DW1(offset) (CVMX_ADD_IO_SEG(0x0001680000000894ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a20debabb24ff45d5023faaa82626c862">CVMX_USBDRDX_UAHC_SUPTPRT2_DW2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01149"></a>01149 {
<a name="l01150"></a>01150     <span class="keywordflow">if</span> (!(
<a name="l01151"></a>01151           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01152"></a>01152           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01153"></a>01153           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01154"></a>01154         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_SUPTPRT2_DW2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01155"></a>01155     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000898ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01156"></a>01156 }
<a name="l01157"></a>01157 <span class="preprocessor">#else</span>
<a name="l01158"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a20debabb24ff45d5023faaa82626c862">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_SUPTPRT2_DW2(offset) (CVMX_ADD_IO_SEG(0x0001680000000898ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a959a9b420263fdfae68d6f41db9464b0">CVMX_USBDRDX_UAHC_SUPTPRT2_DW3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01162"></a>01162 {
<a name="l01163"></a>01163     <span class="keywordflow">if</span> (!(
<a name="l01164"></a>01164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01165"></a>01165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01166"></a>01166           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01167"></a>01167         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_SUPTPRT2_DW3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01168"></a>01168     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000089Cull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01169"></a>01169 }
<a name="l01170"></a>01170 <span class="preprocessor">#else</span>
<a name="l01171"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a959a9b420263fdfae68d6f41db9464b0">01171</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_SUPTPRT2_DW3(offset) (CVMX_ADD_IO_SEG(0x000168000000089Cull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01174"></a>01174 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aeed0f3d7e83d35ddef6e9529f7fa168f">CVMX_USBDRDX_UAHC_SUPTPRT3_DW0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01175"></a>01175 {
<a name="l01176"></a>01176     <span class="keywordflow">if</span> (!(
<a name="l01177"></a>01177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01178"></a>01178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01179"></a>01179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01180"></a>01180         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_SUPTPRT3_DW0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01181"></a>01181     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016800000008A0ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01182"></a>01182 }
<a name="l01183"></a>01183 <span class="preprocessor">#else</span>
<a name="l01184"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aeed0f3d7e83d35ddef6e9529f7fa168f">01184</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_SUPTPRT3_DW0(offset) (CVMX_ADD_IO_SEG(0x00016800000008A0ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a6a251e8bf46dee63da309dea1eb14509">CVMX_USBDRDX_UAHC_SUPTPRT3_DW1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01188"></a>01188 {
<a name="l01189"></a>01189     <span class="keywordflow">if</span> (!(
<a name="l01190"></a>01190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01191"></a>01191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01192"></a>01192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01193"></a>01193         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_SUPTPRT3_DW1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01194"></a>01194     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016800000008A4ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01195"></a>01195 }
<a name="l01196"></a>01196 <span class="preprocessor">#else</span>
<a name="l01197"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a6a251e8bf46dee63da309dea1eb14509">01197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_SUPTPRT3_DW1(offset) (CVMX_ADD_IO_SEG(0x00016800000008A4ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a3864d8233c6563e597a1bc92b26ccaef">CVMX_USBDRDX_UAHC_SUPTPRT3_DW2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01201"></a>01201 {
<a name="l01202"></a>01202     <span class="keywordflow">if</span> (!(
<a name="l01203"></a>01203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01204"></a>01204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01205"></a>01205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01206"></a>01206         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_SUPTPRT3_DW2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01207"></a>01207     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016800000008A8ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01208"></a>01208 }
<a name="l01209"></a>01209 <span class="preprocessor">#else</span>
<a name="l01210"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a3864d8233c6563e597a1bc92b26ccaef">01210</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_SUPTPRT3_DW2(offset) (CVMX_ADD_IO_SEG(0x00016800000008A8ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01213"></a>01213 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ac3d094d31ba31786f902d0fcc76955ca">CVMX_USBDRDX_UAHC_SUPTPRT3_DW3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01214"></a>01214 {
<a name="l01215"></a>01215     <span class="keywordflow">if</span> (!(
<a name="l01216"></a>01216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01217"></a>01217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01218"></a>01218           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01219"></a>01219         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_SUPTPRT3_DW3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01220"></a>01220     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016800000008ACull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01221"></a>01221 }
<a name="l01222"></a>01222 <span class="preprocessor">#else</span>
<a name="l01223"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac3d094d31ba31786f902d0fcc76955ca">01223</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_SUPTPRT3_DW3(offset) (CVMX_ADD_IO_SEG(0x00016800000008ACull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a7212cf5435b1ebc57909e455b82e639a">CVMX_USBDRDX_UAHC_USBCMD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01227"></a>01227 {
<a name="l01228"></a>01228     <span class="keywordflow">if</span> (!(
<a name="l01229"></a>01229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01230"></a>01230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01231"></a>01231           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01232"></a>01232         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_USBCMD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01233"></a>01233     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000020ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01234"></a>01234 }
<a name="l01235"></a>01235 <span class="preprocessor">#else</span>
<a name="l01236"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7212cf5435b1ebc57909e455b82e639a">01236</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_USBCMD(offset) (CVMX_ADD_IO_SEG(0x0001680000000020ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01237"></a>01237 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01238"></a>01238 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01239"></a>01239 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#acdd601f1dbdb184681fbdb5c9982e2e8">CVMX_USBDRDX_UAHC_USBLEGCTLSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01240"></a>01240 {
<a name="l01241"></a>01241     <span class="keywordflow">if</span> (!(
<a name="l01242"></a>01242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01243"></a>01243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01244"></a>01244           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01245"></a>01245         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_USBLEGCTLSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01246"></a>01246     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000884ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01247"></a>01247 }
<a name="l01248"></a>01248 <span class="preprocessor">#else</span>
<a name="l01249"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#acdd601f1dbdb184681fbdb5c9982e2e8">01249</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_USBLEGCTLSTS(offset) (CVMX_ADD_IO_SEG(0x0001680000000884ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01252"></a>01252 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#acc20c725492d93640265611b5e957685">CVMX_USBDRDX_UAHC_USBLEGSUP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01253"></a>01253 {
<a name="l01254"></a>01254     <span class="keywordflow">if</span> (!(
<a name="l01255"></a>01255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01256"></a>01256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01257"></a>01257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01258"></a>01258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_USBLEGSUP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01259"></a>01259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000880ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01260"></a>01260 }
<a name="l01261"></a>01261 <span class="preprocessor">#else</span>
<a name="l01262"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#acc20c725492d93640265611b5e957685">01262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_USBLEGSUP(offset) (CVMX_ADD_IO_SEG(0x0001680000000880ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a22c02f230c84aefc5bc8b557adbafe15">CVMX_USBDRDX_UAHC_USBSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01266"></a>01266 {
<a name="l01267"></a>01267     <span class="keywordflow">if</span> (!(
<a name="l01268"></a>01268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01269"></a>01269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01270"></a>01270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01271"></a>01271         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UAHC_USBSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01272"></a>01272     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000024ull) + ((offset) &amp; 1) * 0x10000000000ull;
<a name="l01273"></a>01273 }
<a name="l01274"></a>01274 <span class="preprocessor">#else</span>
<a name="l01275"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a22c02f230c84aefc5bc8b557adbafe15">01275</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UAHC_USBSTS(offset) (CVMX_ADD_IO_SEG(0x0001680000000024ull) + ((offset) &amp; 1) * 0x10000000000ull)</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a0d54725b118a396a0bb82b4e6ac02edc">CVMX_USBDRDX_UCTL_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01279"></a>01279 {
<a name="l01280"></a>01280     <span class="keywordflow">if</span> (!(
<a name="l01281"></a>01281           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01282"></a>01282           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01283"></a>01283           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01284"></a>01284         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01285"></a>01285     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000008ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01286"></a>01286 }
<a name="l01287"></a>01287 <span class="preprocessor">#else</span>
<a name="l01288"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a0d54725b118a396a0bb82b4e6ac02edc">01288</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001180068000008ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a9380f9b94f069dace61d1e5bfbd9d25f">CVMX_USBDRDX_UCTL_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01292"></a>01292 {
<a name="l01293"></a>01293     <span class="keywordflow">if</span> (!(
<a name="l01294"></a>01294           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01295"></a>01295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01296"></a>01296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01297"></a>01297         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01298"></a>01298     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000000ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01299"></a>01299 }
<a name="l01300"></a>01300 <span class="preprocessor">#else</span>
<a name="l01301"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a9380f9b94f069dace61d1e5bfbd9d25f">01301</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180068000000ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01302"></a>01302 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01303"></a>01303 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a333619a34cf21dd1cd705992964bdca5">CVMX_USBDRDX_UCTL_ECC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01305"></a>01305 {
<a name="l01306"></a>01306     <span class="keywordflow">if</span> (!(
<a name="l01307"></a>01307           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01308"></a>01308           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01309"></a>01309           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01310"></a>01310         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_ECC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01311"></a>01311     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800680000F0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01312"></a>01312 }
<a name="l01313"></a>01313 <span class="preprocessor">#else</span>
<a name="l01314"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a333619a34cf21dd1cd705992964bdca5">01314</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_ECC(offset) (CVMX_ADD_IO_SEG(0x00011800680000F0ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#ace9619324166fdcab8879dedeb9df1c9">CVMX_USBDRDX_UCTL_HOST_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01318"></a>01318 {
<a name="l01319"></a>01319     <span class="keywordflow">if</span> (!(
<a name="l01320"></a>01320           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01321"></a>01321           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01322"></a>01322           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01323"></a>01323         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_HOST_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01324"></a>01324     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800680000E0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01325"></a>01325 }
<a name="l01326"></a>01326 <span class="preprocessor">#else</span>
<a name="l01327"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ace9619324166fdcab8879dedeb9df1c9">01327</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_HOST_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800680000E0ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01328"></a>01328 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a522e90029b48ef5a19c7f98998c9659e">CVMX_USBDRDX_UCTL_INTSTAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01331"></a>01331 {
<a name="l01332"></a>01332     <span class="keywordflow">if</span> (!(
<a name="l01333"></a>01333           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01334"></a>01334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01335"></a>01335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01336"></a>01336         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_INTSTAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01337"></a>01337     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000030ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01338"></a>01338 }
<a name="l01339"></a>01339 <span class="preprocessor">#else</span>
<a name="l01340"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a522e90029b48ef5a19c7f98998c9659e">01340</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_INTSTAT(offset) (CVMX_ADD_IO_SEG(0x0001180068000030ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a930b690bc6edd2681c02124f3b4e3aee">CVMX_USBDRDX_UCTL_PORTX_CFG_HS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01344"></a>01344 {
<a name="l01345"></a>01345     <span class="keywordflow">if</span> (!(
<a name="l01346"></a>01346           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01347"></a>01347           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01348"></a>01348           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01349"></a>01349         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_PORTX_CFG_HS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01350"></a>01350     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000040ull) + ((block_id) &amp; 1) * 0x1000000ull;
<a name="l01351"></a>01351 }
<a name="l01352"></a>01352 <span class="preprocessor">#else</span>
<a name="l01353"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a930b690bc6edd2681c02124f3b4e3aee">01353</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_PORTX_CFG_HS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180068000040ull) + ((block_id) &amp; 1) * 0x1000000ull)</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01356"></a>01356 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a8d2d689d91f57d7bbaa1285068afba5f">CVMX_USBDRDX_UCTL_PORTX_CFG_SS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01357"></a>01357 {
<a name="l01358"></a>01358     <span class="keywordflow">if</span> (!(
<a name="l01359"></a>01359           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01360"></a>01360           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01361"></a>01361           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01362"></a>01362         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_PORTX_CFG_SS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01363"></a>01363     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000048ull) + ((block_id) &amp; 1) * 0x1000000ull;
<a name="l01364"></a>01364 }
<a name="l01365"></a>01365 <span class="preprocessor">#else</span>
<a name="l01366"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8d2d689d91f57d7bbaa1285068afba5f">01366</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_PORTX_CFG_SS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180068000048ull) + ((block_id) &amp; 1) * 0x1000000ull)</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01368"></a>01368 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01369"></a>01369 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a5cf6713a258c8e9390b67c153e21cd95">CVMX_USBDRDX_UCTL_PORTX_CR_DBG_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01370"></a>01370 {
<a name="l01371"></a>01371     <span class="keywordflow">if</span> (!(
<a name="l01372"></a>01372           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01373"></a>01373           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01374"></a>01374           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01375"></a>01375         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_PORTX_CR_DBG_CFG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01376"></a>01376     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000050ull) + ((block_id) &amp; 1) * 0x1000000ull;
<a name="l01377"></a>01377 }
<a name="l01378"></a>01378 <span class="preprocessor">#else</span>
<a name="l01379"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a5cf6713a258c8e9390b67c153e21cd95">01379</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_PORTX_CR_DBG_CFG(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180068000050ull) + ((block_id) &amp; 1) * 0x1000000ull)</span>
<a name="l01380"></a>01380 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a6aa3ccbbea4067cb78d4a77f3da854a3">CVMX_USBDRDX_UCTL_PORTX_CR_DBG_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01383"></a>01383 {
<a name="l01384"></a>01384     <span class="keywordflow">if</span> (!(
<a name="l01385"></a>01385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01386"></a>01386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01387"></a>01387           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01388"></a>01388         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_PORTX_CR_DBG_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01389"></a>01389     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000058ull) + ((block_id) &amp; 1) * 0x1000000ull;
<a name="l01390"></a>01390 }
<a name="l01391"></a>01391 <span class="preprocessor">#else</span>
<a name="l01392"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a6aa3ccbbea4067cb78d4a77f3da854a3">01392</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_PORTX_CR_DBG_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180068000058ull) + ((block_id) &amp; 1) * 0x1000000ull)</span>
<a name="l01393"></a>01393 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a09c79d4d9a9167624c2aa498f9e18883">CVMX_USBDRDX_UCTL_SHIM_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01396"></a>01396 {
<a name="l01397"></a>01397     <span class="keywordflow">if</span> (!(
<a name="l01398"></a>01398           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01399"></a>01399           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01400"></a>01400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01401"></a>01401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_SHIM_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01402"></a>01402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800680000E8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01403"></a>01403 }
<a name="l01404"></a>01404 <span class="preprocessor">#else</span>
<a name="l01405"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a09c79d4d9a9167624c2aa498f9e18883">01405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_SHIM_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800680000E8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01406"></a>01406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a0c341497aa200ac8c79c89bc6a58c6fe">CVMX_USBDRDX_UCTL_SPARE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01409"></a>01409 {
<a name="l01410"></a>01410     <span class="keywordflow">if</span> (!(
<a name="l01411"></a>01411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01412"></a>01412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_SPARE0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01413"></a>01413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000010ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01414"></a>01414 }
<a name="l01415"></a>01415 <span class="preprocessor">#else</span>
<a name="l01416"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a0c341497aa200ac8c79c89bc6a58c6fe">01416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_SPARE0(offset) (CVMX_ADD_IO_SEG(0x0001180068000010ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01417"></a>01417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a1faaee4ab696fa1bcf055bcda70e6a08">CVMX_USBDRDX_UCTL_SPARE0_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01420"></a>01420 {
<a name="l01421"></a>01421     <span class="keywordflow">if</span> (!(
<a name="l01422"></a>01422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01423"></a>01423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01424"></a>01424         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_SPARE0_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01425"></a>01425     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000010ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01426"></a>01426 }
<a name="l01427"></a>01427 <span class="preprocessor">#else</span>
<a name="l01428"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a1faaee4ab696fa1bcf055bcda70e6a08">01428</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_SPARE0_ECO(offset) (CVMX_ADD_IO_SEG(0x0001180068000010ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#aaa48d2d1b846c3875d0580d67a19530f">CVMX_USBDRDX_UCTL_SPARE1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01432"></a>01432 {
<a name="l01433"></a>01433     <span class="keywordflow">if</span> (!(
<a name="l01434"></a>01434           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01435"></a>01435         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_SPARE1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01436"></a>01436     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800680000F8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01437"></a>01437 }
<a name="l01438"></a>01438 <span class="preprocessor">#else</span>
<a name="l01439"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aaa48d2d1b846c3875d0580d67a19530f">01439</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_SPARE1(offset) (CVMX_ADD_IO_SEG(0x00011800680000F8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-usbdrdx-defs_8h.html#a9cb475c4c6ab3fff1f646ebdb11c13b9">CVMX_USBDRDX_UCTL_SPARE1_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01443"></a>01443 {
<a name="l01444"></a>01444     <span class="keywordflow">if</span> (!(
<a name="l01445"></a>01445           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01446"></a>01446           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01447"></a>01447         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_USBDRDX_UCTL_SPARE1_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01448"></a>01448     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800680000F8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01449"></a>01449 }
<a name="l01450"></a>01450 <span class="preprocessor">#else</span>
<a name="l01451"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a9cb475c4c6ab3fff1f646ebdb11c13b9">01451</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_USBDRDX_UCTL_SPARE1_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800680000F8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01454"></a>01454 <span class="comment">/**</span>
<a name="l01455"></a>01455 <span class="comment"> * cvmx_usbdrd#_uahc_caplength</span>
<a name="l01456"></a>01456 <span class="comment"> *</span>
<a name="l01457"></a>01457 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.1.</span>
<a name="l01458"></a>01458 <span class="comment"> *</span>
<a name="l01459"></a>01459 <span class="comment"> */</span>
<a name="l01460"></a><a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html">01460</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html" title="cvmx_usbdrd::_uahc_caplength">cvmx_usbdrdx_uahc_caplength</a> {
<a name="l01461"></a><a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#a27e22c877193c9719ea0b7d5d29d8bcd">01461</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#a27e22c877193c9719ea0b7d5d29d8bcd">u32</a>;
<a name="l01462"></a><a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html">01462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html">cvmx_usbdrdx_uahc_caplength_s</a> {
<a name="l01463"></a>01463 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html#a1d41db407a1c478373c6c08bd79fb941">hciversion</a>                   : 16; <span class="comment">/**&lt; Host controller interface version number. */</span>
<a name="l01465"></a>01465     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html#aec3c179de7e54ba2a6594191ad999e5f">reserved_8_15</a>                : 8;
<a name="l01466"></a>01466     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html#ae8ee44c58edffd4811c75b535b6017c2">caplength</a>                    : 8;  <span class="comment">/**&lt; Capability registers length. */</span>
<a name="l01467"></a>01467 <span class="preprocessor">#else</span>
<a name="l01468"></a><a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html#ae8ee44c58edffd4811c75b535b6017c2">01468</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html#ae8ee44c58edffd4811c75b535b6017c2">caplength</a>                    : 8;
<a name="l01469"></a><a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html#aec3c179de7e54ba2a6594191ad999e5f">01469</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html#aec3c179de7e54ba2a6594191ad999e5f">reserved_8_15</a>                : 8;
<a name="l01470"></a><a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html#a1d41db407a1c478373c6c08bd79fb941">01470</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html#a1d41db407a1c478373c6c08bd79fb941">hciversion</a>                   : 16;
<a name="l01471"></a>01471 <span class="preprocessor">#endif</span>
<a name="l01472"></a>01472 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#a3d0f563e455653925d35f80ddb390b0d">s</a>;
<a name="l01473"></a><a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#a1e970346f7b625b8b6016df809e3e238">01473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html">cvmx_usbdrdx_uahc_caplength_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#a1e970346f7b625b8b6016df809e3e238">cn70xx</a>;
<a name="l01474"></a><a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#aa0e27c9165957cadffea79e39a5fe791">01474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html">cvmx_usbdrdx_uahc_caplength_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#aa0e27c9165957cadffea79e39a5fe791">cn70xxp1</a>;
<a name="l01475"></a><a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#aa6f3521ed42063cb6269afe894a2d08c">01475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html">cvmx_usbdrdx_uahc_caplength_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#aa6f3521ed42063cb6269afe894a2d08c">cn73xx</a>;
<a name="l01476"></a><a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#af184cd93669ac518cbfdb2b3264676dd">01476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__caplength_1_1cvmx__usbdrdx__uahc__caplength__s.html">cvmx_usbdrdx_uahc_caplength_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html#af184cd93669ac518cbfdb2b3264676dd">cnf75xx</a>;
<a name="l01477"></a>01477 };
<a name="l01478"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a80f1a01c7629cdd1c97d0c542be3c867">01478</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html" title="cvmx_usbdrd::_uahc_caplength">cvmx_usbdrdx_uahc_caplength</a> <a class="code" href="unioncvmx__usbdrdx__uahc__caplength.html" title="cvmx_usbdrd::_uahc_caplength">cvmx_usbdrdx_uahc_caplength_t</a>;
<a name="l01479"></a>01479 <span class="comment"></span>
<a name="l01480"></a>01480 <span class="comment">/**</span>
<a name="l01481"></a>01481 <span class="comment"> * cvmx_usbdrd#_uahc_config</span>
<a name="l01482"></a>01482 <span class="comment"> *</span>
<a name="l01483"></a>01483 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.7.</span>
<a name="l01484"></a>01484 <span class="comment"> *</span>
<a name="l01485"></a>01485 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l01486"></a>01486 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l01487"></a>01487 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l01488"></a>01488 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l01489"></a>01489 <span class="comment"> */</span>
<a name="l01490"></a><a class="code" href="unioncvmx__usbdrdx__uahc__config.html">01490</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__config.html" title="cvmx_usbdrd::_uahc_config">cvmx_usbdrdx_uahc_config</a> {
<a name="l01491"></a><a class="code" href="unioncvmx__usbdrdx__uahc__config.html#aee2d37e1733d3658860462b57e9f9f95">01491</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__config.html#aee2d37e1733d3658860462b57e9f9f95">u32</a>;
<a name="l01492"></a><a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html">01492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html">cvmx_usbdrdx_uahc_config_s</a> {
<a name="l01493"></a>01493 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html#a4ed392a66a1df5832f75fd8b1dc44902">reserved_8_31</a>                : 24;
<a name="l01495"></a>01495     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html#ad7698f11726ff3695f1e0ac05b1a7ae2">maxslotsen</a>                   : 8;  <span class="comment">/**&lt; Maximum device slots enabled. */</span>
<a name="l01496"></a>01496 <span class="preprocessor">#else</span>
<a name="l01497"></a><a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html#ad7698f11726ff3695f1e0ac05b1a7ae2">01497</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html#ad7698f11726ff3695f1e0ac05b1a7ae2">maxslotsen</a>                   : 8;
<a name="l01498"></a><a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html#a4ed392a66a1df5832f75fd8b1dc44902">01498</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html#a4ed392a66a1df5832f75fd8b1dc44902">reserved_8_31</a>                : 24;
<a name="l01499"></a>01499 <span class="preprocessor">#endif</span>
<a name="l01500"></a>01500 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__config.html#ab09120ab13345a2b46084cda8eda6e1a">s</a>;
<a name="l01501"></a><a class="code" href="unioncvmx__usbdrdx__uahc__config.html#a0e157fe59aba753043f98f015e826b02">01501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html">cvmx_usbdrdx_uahc_config_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__config.html#a0e157fe59aba753043f98f015e826b02">cn70xx</a>;
<a name="l01502"></a><a class="code" href="unioncvmx__usbdrdx__uahc__config.html#a33e31f6e197d3a0d1cbf884c29f8eb0d">01502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html">cvmx_usbdrdx_uahc_config_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__config.html#a33e31f6e197d3a0d1cbf884c29f8eb0d">cn70xxp1</a>;
<a name="l01503"></a><a class="code" href="unioncvmx__usbdrdx__uahc__config.html#acd0a471653dc63142e647c13f2f4944a">01503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html">cvmx_usbdrdx_uahc_config_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__config.html#acd0a471653dc63142e647c13f2f4944a">cn73xx</a>;
<a name="l01504"></a><a class="code" href="unioncvmx__usbdrdx__uahc__config.html#ab275d45a687e3c48470d4a4f662ffe24">01504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__config_1_1cvmx__usbdrdx__uahc__config__s.html">cvmx_usbdrdx_uahc_config_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__config.html#ab275d45a687e3c48470d4a4f662ffe24">cnf75xx</a>;
<a name="l01505"></a>01505 };
<a name="l01506"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac944217a4d2efced88b54a275062ff22">01506</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__config.html" title="cvmx_usbdrd::_uahc_config">cvmx_usbdrdx_uahc_config</a> <a class="code" href="unioncvmx__usbdrdx__uahc__config.html" title="cvmx_usbdrd::_uahc_config">cvmx_usbdrdx_uahc_config_t</a>;
<a name="l01507"></a>01507 <span class="comment"></span>
<a name="l01508"></a>01508 <span class="comment">/**</span>
<a name="l01509"></a>01509 <span class="comment"> * cvmx_usbdrd#_uahc_crcr</span>
<a name="l01510"></a>01510 <span class="comment"> *</span>
<a name="l01511"></a>01511 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.5.</span>
<a name="l01512"></a>01512 <span class="comment"> *</span>
<a name="l01513"></a>01513 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l01514"></a>01514 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l01515"></a>01515 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l01516"></a>01516 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l01517"></a>01517 <span class="comment"> */</span>
<a name="l01518"></a><a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html">01518</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html" title="cvmx_usbdrd::_uahc_crcr">cvmx_usbdrdx_uahc_crcr</a> {
<a name="l01519"></a><a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#a020358702105bae20316e4e4a5f7e630">01519</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#a020358702105bae20316e4e4a5f7e630">u64</a>;
<a name="l01520"></a><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html">01520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html">cvmx_usbdrdx_uahc_crcr_s</a> {
<a name="l01521"></a>01521 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01522"></a>01522 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a19fbc7f5df83540633731919236f40ae">cmd_ring_ptr</a>                 : 58; <span class="comment">/**&lt; Command ring pointer. */</span>
<a name="l01523"></a>01523     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a4c12813c88dcb73a39313ef2e4aa9d5b">reserved_4_5</a>                 : 2;
<a name="l01524"></a>01524     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a8d8b57641e92c2306ff110e432d4c169">crr</a>                          : 1;  <span class="comment">/**&lt; Command ring running. */</span>
<a name="l01525"></a>01525     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#acb07e4b4a7ae58a8a93deab7725926c8">ca</a>                           : 1;  <span class="comment">/**&lt; Command abort. */</span>
<a name="l01526"></a>01526     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a7f087c18b7d2ce8a4df15f95a1d626da">cs</a>                           : 1;  <span class="comment">/**&lt; Command stop. */</span>
<a name="l01527"></a>01527     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#af7118fe5c7ede87366a6bc1b38e71106">rcs</a>                          : 1;  <span class="comment">/**&lt; Ring cycle state. */</span>
<a name="l01528"></a>01528 <span class="preprocessor">#else</span>
<a name="l01529"></a><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#af7118fe5c7ede87366a6bc1b38e71106">01529</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#af7118fe5c7ede87366a6bc1b38e71106">rcs</a>                          : 1;
<a name="l01530"></a><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a7f087c18b7d2ce8a4df15f95a1d626da">01530</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a7f087c18b7d2ce8a4df15f95a1d626da">cs</a>                           : 1;
<a name="l01531"></a><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#acb07e4b4a7ae58a8a93deab7725926c8">01531</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#acb07e4b4a7ae58a8a93deab7725926c8">ca</a>                           : 1;
<a name="l01532"></a><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a8d8b57641e92c2306ff110e432d4c169">01532</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a8d8b57641e92c2306ff110e432d4c169">crr</a>                          : 1;
<a name="l01533"></a><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a4c12813c88dcb73a39313ef2e4aa9d5b">01533</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a4c12813c88dcb73a39313ef2e4aa9d5b">reserved_4_5</a>                 : 2;
<a name="l01534"></a><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a19fbc7f5df83540633731919236f40ae">01534</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html#a19fbc7f5df83540633731919236f40ae">cmd_ring_ptr</a>                 : 58;
<a name="l01535"></a>01535 <span class="preprocessor">#endif</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#add252425b9cb66eb3a7085c586cc55fe">s</a>;
<a name="l01537"></a><a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#ae0e2ce6cd5ef0030a58e0b35753eb7bb">01537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html">cvmx_usbdrdx_uahc_crcr_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#ae0e2ce6cd5ef0030a58e0b35753eb7bb">cn70xx</a>;
<a name="l01538"></a><a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#ac860b3c372b69c29d7a35f05f5e4382c">01538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html">cvmx_usbdrdx_uahc_crcr_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#ac860b3c372b69c29d7a35f05f5e4382c">cn70xxp1</a>;
<a name="l01539"></a><a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#a0928149d0a604da8d525115e60f0e608">01539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html">cvmx_usbdrdx_uahc_crcr_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#a0928149d0a604da8d525115e60f0e608">cn73xx</a>;
<a name="l01540"></a><a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#aed8fed39985232228f5aba4d66d0a380">01540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__crcr_1_1cvmx__usbdrdx__uahc__crcr__s.html">cvmx_usbdrdx_uahc_crcr_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html#aed8fed39985232228f5aba4d66d0a380">cnf75xx</a>;
<a name="l01541"></a>01541 };
<a name="l01542"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aa87d29cb67240fc7a927525d63e42e68">01542</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html" title="cvmx_usbdrd::_uahc_crcr">cvmx_usbdrdx_uahc_crcr</a> <a class="code" href="unioncvmx__usbdrdx__uahc__crcr.html" title="cvmx_usbdrd::_uahc_crcr">cvmx_usbdrdx_uahc_crcr_t</a>;
<a name="l01543"></a>01543 <span class="comment"></span>
<a name="l01544"></a>01544 <span class="comment">/**</span>
<a name="l01545"></a>01545 <span class="comment"> * cvmx_usbdrd#_uahc_dalepena</span>
<a name="l01546"></a>01546 <span class="comment"> *</span>
<a name="l01547"></a>01547 <span class="comment"> * This register indicates whether a USB endpoint is active in a given configuration or</span>
<a name="l01548"></a>01548 <span class="comment"> * interface.</span>
<a name="l01549"></a>01549 <span class="comment"> *</span>
<a name="l01550"></a>01550 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST] or</span>
<a name="l01551"></a>01551 <span class="comment"> * USBDRD()_UAHC_GCTL[CORESOFTRESET] or</span>
<a name="l01552"></a>01552 <span class="comment"> * USBDRD()_UAHC_USBCMD[HCRST] or USBDRD()_UAHC_USBCMD[LHCRST] or</span>
<a name="l01553"></a>01553 <span class="comment"> * USBDRD()_UAHC_DCTL[CSFTRST].</span>
<a name="l01554"></a>01554 <span class="comment"> */</span>
<a name="l01555"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html">01555</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html" title="cvmx_usbdrd::_uahc_dalepena">cvmx_usbdrdx_uahc_dalepena</a> {
<a name="l01556"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#ade4f707e8145454ebc37dfbc1f52fa21">01556</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#ade4f707e8145454ebc37dfbc1f52fa21">u32</a>;
<a name="l01557"></a><a class="code" href="structcvmx__usbdrdx__uahc__dalepena_1_1cvmx__usbdrdx__uahc__dalepena__s.html">01557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dalepena_1_1cvmx__usbdrdx__uahc__dalepena__s.html">cvmx_usbdrdx_uahc_dalepena_s</a> {
<a name="l01558"></a>01558 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dalepena_1_1cvmx__usbdrdx__uahc__dalepena__s.html#aa11c62ed2cbe4a37a81a62f38fd0c7f6">usbactep</a>                     : 32; <span class="comment">/**&lt; This field indicates if a USB endpoint is active in the current configuration</span>
<a name="l01560"></a>01560 <span class="comment">                                                         and interface. It applies to USB IN endpoints 0-15 and OUT endpoints 0-15,</span>
<a name="l01561"></a>01561 <span class="comment">                                                         with one bit for each of the 32 possible endpoints. Even numbers are for</span>
<a name="l01562"></a>01562 <span class="comment">                                                         USB OUT endpoints, and odd numbers are for USB IN endpoints, as</span>
<a name="l01563"></a>01563 <span class="comment">                                                         follows:</span>
<a name="l01564"></a>01564 <span class="comment">                                                          &lt;0&gt; = USB EP0-OUT.</span>
<a name="l01565"></a>01565 <span class="comment">                                                          &lt;1&gt; = USB EP0-IN.</span>
<a name="l01566"></a>01566 <span class="comment">                                                          &lt;2&gt; = USB EP1-OUT.</span>
<a name="l01567"></a>01567 <span class="comment">                                                          &lt;3&gt; = USB EP1-IN.</span>
<a name="l01568"></a>01568 <span class="comment">                                                         The entity programming this register must set bits 0 and 1 because they</span>
<a name="l01569"></a>01569 <span class="comment">                                                         enable control endpoints that map to physical endpoints (resources) after</span>
<a name="l01570"></a>01570 <span class="comment">                                                         USBReset.</span>
<a name="l01571"></a>01571 <span class="comment">                                                         Application software clears these bits for all endpoints (other than EP0-OUT</span>
<a name="l01572"></a>01572 <span class="comment">                                                         and EP0-IN) after detecting a USB reset. After receiving SetConfiguration</span>
<a name="l01573"></a>01573 <span class="comment">                                                         and SetInterface requests, the application must program endpoint registers</span>
<a name="l01574"></a>01574 <span class="comment">                                                         accordingly and set these bits. */</span>
<a name="l01575"></a>01575 <span class="preprocessor">#else</span>
<a name="l01576"></a><a class="code" href="structcvmx__usbdrdx__uahc__dalepena_1_1cvmx__usbdrdx__uahc__dalepena__s.html#aa11c62ed2cbe4a37a81a62f38fd0c7f6">01576</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dalepena_1_1cvmx__usbdrdx__uahc__dalepena__s.html#aa11c62ed2cbe4a37a81a62f38fd0c7f6">usbactep</a>                     : 32;
<a name="l01577"></a>01577 <span class="preprocessor">#endif</span>
<a name="l01578"></a>01578 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#a980e7c4dce565f941c0967cf87093fd8">s</a>;
<a name="l01579"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#ac55d30f2987574d3feb6962d7ad09c40">01579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dalepena_1_1cvmx__usbdrdx__uahc__dalepena__s.html">cvmx_usbdrdx_uahc_dalepena_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#ac55d30f2987574d3feb6962d7ad09c40">cn70xx</a>;
<a name="l01580"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#aad295a7a688740f900827113aacb5cf7">01580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dalepena_1_1cvmx__usbdrdx__uahc__dalepena__s.html">cvmx_usbdrdx_uahc_dalepena_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#aad295a7a688740f900827113aacb5cf7">cn70xxp1</a>;
<a name="l01581"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#ae745a061fe90a8fab3ea5a501a9f3846">01581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dalepena_1_1cvmx__usbdrdx__uahc__dalepena__s.html">cvmx_usbdrdx_uahc_dalepena_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#ae745a061fe90a8fab3ea5a501a9f3846">cn73xx</a>;
<a name="l01582"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#ad4e5394904f1ff1dfe08073fc269dc72">01582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dalepena_1_1cvmx__usbdrdx__uahc__dalepena__s.html">cvmx_usbdrdx_uahc_dalepena_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html#ad4e5394904f1ff1dfe08073fc269dc72">cnf75xx</a>;
<a name="l01583"></a>01583 };
<a name="l01584"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a0d47807e89773f0043faa6234ec342a7">01584</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html" title="cvmx_usbdrd::_uahc_dalepena">cvmx_usbdrdx_uahc_dalepena</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dalepena.html" title="cvmx_usbdrd::_uahc_dalepena">cvmx_usbdrdx_uahc_dalepena_t</a>;
<a name="l01585"></a>01585 <span class="comment"></span>
<a name="l01586"></a>01586 <span class="comment">/**</span>
<a name="l01587"></a>01587 <span class="comment"> * cvmx_usbdrd#_uahc_db#</span>
<a name="l01588"></a>01588 <span class="comment"> *</span>
<a name="l01589"></a>01589 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.6.</span>
<a name="l01590"></a>01590 <span class="comment"> *</span>
<a name="l01591"></a>01591 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l01592"></a>01592 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l01593"></a>01593 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l01594"></a>01594 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l01595"></a>01595 <span class="comment"> */</span>
<a name="l01596"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html">01596</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html" title="cvmx_usbdrd::_uahc_db#">cvmx_usbdrdx_uahc_dbx</a> {
<a name="l01597"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#ab3999b7cc42e3abcd5a8581b38361d60">01597</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#ab3999b7cc42e3abcd5a8581b38361d60">u32</a>;
<a name="l01598"></a><a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html">01598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html">cvmx_usbdrdx_uahc_dbx_s</a> {
<a name="l01599"></a>01599 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html#ade64f12314b201d6ce4a09df8ddf692e">dbstreamid</a>                   : 16; <span class="comment">/**&lt; Doorbell stream ID. */</span>
<a name="l01601"></a>01601     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html#a1a48e12b08fdaf9478060fd28d39ed43">reserved_8_15</a>                : 8;
<a name="l01602"></a>01602     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html#a5175e95d8ad41f174887843511c9a8ea">dbtarget</a>                     : 8;  <span class="comment">/**&lt; Doorbell target. */</span>
<a name="l01603"></a>01603 <span class="preprocessor">#else</span>
<a name="l01604"></a><a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html#a5175e95d8ad41f174887843511c9a8ea">01604</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html#a5175e95d8ad41f174887843511c9a8ea">dbtarget</a>                     : 8;
<a name="l01605"></a><a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html#a1a48e12b08fdaf9478060fd28d39ed43">01605</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html#a1a48e12b08fdaf9478060fd28d39ed43">reserved_8_15</a>                : 8;
<a name="l01606"></a><a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html#ade64f12314b201d6ce4a09df8ddf692e">01606</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html#ade64f12314b201d6ce4a09df8ddf692e">dbstreamid</a>                   : 16;
<a name="l01607"></a>01607 <span class="preprocessor">#endif</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#a4b4aea563fd3475f59523ae6c3548464">s</a>;
<a name="l01609"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#ae1bfc65ea4e53f222ab12b6b2a83446d">01609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html">cvmx_usbdrdx_uahc_dbx_s</a>        <a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#ae1bfc65ea4e53f222ab12b6b2a83446d">cn70xx</a>;
<a name="l01610"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#a87746bf236d469e4d04177f409bb87e8">01610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html">cvmx_usbdrdx_uahc_dbx_s</a>        <a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#a87746bf236d469e4d04177f409bb87e8">cn70xxp1</a>;
<a name="l01611"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#ad6eec17276c89573c1f404186fd02f79">01611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html">cvmx_usbdrdx_uahc_dbx_s</a>        <a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#ad6eec17276c89573c1f404186fd02f79">cn73xx</a>;
<a name="l01612"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#a65038d70664228a7bf95df885daece9a">01612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dbx_1_1cvmx__usbdrdx__uahc__dbx__s.html">cvmx_usbdrdx_uahc_dbx_s</a>        <a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html#a65038d70664228a7bf95df885daece9a">cnf75xx</a>;
<a name="l01613"></a>01613 };
<a name="l01614"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac0d8d0e00f3ccbaa07139c6945b8aa6f">01614</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html" title="cvmx_usbdrd::_uahc_db#">cvmx_usbdrdx_uahc_dbx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dbx.html" title="cvmx_usbdrd::_uahc_db#">cvmx_usbdrdx_uahc_dbx_t</a>;
<a name="l01615"></a>01615 <span class="comment"></span>
<a name="l01616"></a>01616 <span class="comment">/**</span>
<a name="l01617"></a>01617 <span class="comment"> * cvmx_usbdrd#_uahc_dboff</span>
<a name="l01618"></a>01618 <span class="comment"> *</span>
<a name="l01619"></a>01619 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.7.</span>
<a name="l01620"></a>01620 <span class="comment"> *</span>
<a name="l01621"></a>01621 <span class="comment"> */</span>
<a name="l01622"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html">01622</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html" title="cvmx_usbdrd::_uahc_dboff">cvmx_usbdrdx_uahc_dboff</a> {
<a name="l01623"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#a5b0c1de661fd8da42ff24a4f24434f53">01623</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#a5b0c1de661fd8da42ff24a4f24434f53">u32</a>;
<a name="l01624"></a><a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html">01624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html">cvmx_usbdrdx_uahc_dboff_s</a> {
<a name="l01625"></a>01625 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01626"></a>01626 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html#a5cdbb151e34facca1b4601ee33111c04">dboff</a>                        : 30; <span class="comment">/**&lt; Doorbell array offset. */</span>
<a name="l01627"></a>01627     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html#a916afe39ae6b9939b2aa8b8ded1ba05f">reserved_0_1</a>                 : 2;
<a name="l01628"></a>01628 <span class="preprocessor">#else</span>
<a name="l01629"></a><a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html#a916afe39ae6b9939b2aa8b8ded1ba05f">01629</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html#a916afe39ae6b9939b2aa8b8ded1ba05f">reserved_0_1</a>                 : 2;
<a name="l01630"></a><a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html#a5cdbb151e34facca1b4601ee33111c04">01630</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html#a5cdbb151e34facca1b4601ee33111c04">dboff</a>                        : 30;
<a name="l01631"></a>01631 <span class="preprocessor">#endif</span>
<a name="l01632"></a>01632 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#a4d11f866848886bd7dad9768185f7437">s</a>;
<a name="l01633"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#a427a8d8c355083e9968800815ef211bb">01633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html">cvmx_usbdrdx_uahc_dboff_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#a427a8d8c355083e9968800815ef211bb">cn70xx</a>;
<a name="l01634"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#adf13a3f3f2cf5af97512cdf3dd76b417">01634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html">cvmx_usbdrdx_uahc_dboff_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#adf13a3f3f2cf5af97512cdf3dd76b417">cn70xxp1</a>;
<a name="l01635"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#aa2d9be55b3ceaa1ac585db816b01abff">01635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html">cvmx_usbdrdx_uahc_dboff_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#aa2d9be55b3ceaa1ac585db816b01abff">cn73xx</a>;
<a name="l01636"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#a15d21aef15b71762cd9b502d4ef00a49">01636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dboff_1_1cvmx__usbdrdx__uahc__dboff__s.html">cvmx_usbdrdx_uahc_dboff_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html#a15d21aef15b71762cd9b502d4ef00a49">cnf75xx</a>;
<a name="l01637"></a>01637 };
<a name="l01638"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#accf93c2e405c62df0bb1d934f163cf54">01638</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html" title="cvmx_usbdrd::_uahc_dboff">cvmx_usbdrdx_uahc_dboff</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dboff.html" title="cvmx_usbdrd::_uahc_dboff">cvmx_usbdrdx_uahc_dboff_t</a>;
<a name="l01639"></a>01639 <span class="comment"></span>
<a name="l01640"></a>01640 <span class="comment">/**</span>
<a name="l01641"></a>01641 <span class="comment"> * cvmx_usbdrd#_uahc_dcbaap</span>
<a name="l01642"></a>01642 <span class="comment"> *</span>
<a name="l01643"></a>01643 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.6.</span>
<a name="l01644"></a>01644 <span class="comment"> *</span>
<a name="l01645"></a>01645 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l01646"></a>01646 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l01647"></a>01647 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l01648"></a>01648 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l01649"></a>01649 <span class="comment"> */</span>
<a name="l01650"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html">01650</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html" title="cvmx_usbdrd::_uahc_dcbaap">cvmx_usbdrdx_uahc_dcbaap</a> {
<a name="l01651"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#afec26d1616c3cac02799fb1ab28b3e1c">01651</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#afec26d1616c3cac02799fb1ab28b3e1c">u64</a>;
<a name="l01652"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html">01652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html">cvmx_usbdrdx_uahc_dcbaap_s</a> {
<a name="l01653"></a>01653 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html#ab7b8886965a4d6507f2fcf5af15c8a82">dcbaap</a>                       : 58; <span class="comment">/**&lt; Device context base address array pointer. */</span>
<a name="l01655"></a>01655     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html#a973d478cccb738672146c53c6c8da79d">reserved_0_5</a>                 : 6;
<a name="l01656"></a>01656 <span class="preprocessor">#else</span>
<a name="l01657"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html#a973d478cccb738672146c53c6c8da79d">01657</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html#a973d478cccb738672146c53c6c8da79d">reserved_0_5</a>                 : 6;
<a name="l01658"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html#ab7b8886965a4d6507f2fcf5af15c8a82">01658</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html#ab7b8886965a4d6507f2fcf5af15c8a82">dcbaap</a>                       : 58;
<a name="l01659"></a>01659 <span class="preprocessor">#endif</span>
<a name="l01660"></a>01660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#a77ac55968f71de5963eb0b860f555969">s</a>;
<a name="l01661"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#af5c7bee9948c0ce0835bfe7baf11ec0c">01661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html">cvmx_usbdrdx_uahc_dcbaap_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#af5c7bee9948c0ce0835bfe7baf11ec0c">cn70xx</a>;
<a name="l01662"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#a04625756bab3c0e3c97e21cae5044baa">01662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html">cvmx_usbdrdx_uahc_dcbaap_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#a04625756bab3c0e3c97e21cae5044baa">cn70xxp1</a>;
<a name="l01663"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#a4a4e66f91ac8c276e49e0ff6c2ff9310">01663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html">cvmx_usbdrdx_uahc_dcbaap_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#a4a4e66f91ac8c276e49e0ff6c2ff9310">cn73xx</a>;
<a name="l01664"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#a627d7dea9ba0078b2d253a68966ce3bb">01664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcbaap_1_1cvmx__usbdrdx__uahc__dcbaap__s.html">cvmx_usbdrdx_uahc_dcbaap_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html#a627d7dea9ba0078b2d253a68966ce3bb">cnf75xx</a>;
<a name="l01665"></a>01665 };
<a name="l01666"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aa9c6b9e6c6138fa10df625389c5ba8c3">01666</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html" title="cvmx_usbdrd::_uahc_dcbaap">cvmx_usbdrdx_uahc_dcbaap</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dcbaap.html" title="cvmx_usbdrd::_uahc_dcbaap">cvmx_usbdrdx_uahc_dcbaap_t</a>;
<a name="l01667"></a>01667 <span class="comment"></span>
<a name="l01668"></a>01668 <span class="comment">/**</span>
<a name="l01669"></a>01669 <span class="comment"> * cvmx_usbdrd#_uahc_dcfg</span>
<a name="l01670"></a>01670 <span class="comment"> *</span>
<a name="l01671"></a>01671 <span class="comment"> * This register configures the core in device mode after power-on or after certain control</span>
<a name="l01672"></a>01672 <span class="comment"> * commands or enumeration. Do not make changes to this register after initial programming.</span>
<a name="l01673"></a>01673 <span class="comment"> *</span>
<a name="l01674"></a>01674 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l01675"></a>01675 <span class="comment"> */</span>
<a name="l01676"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html">01676</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html" title="cvmx_usbdrd::_uahc_dcfg">cvmx_usbdrdx_uahc_dcfg</a> {
<a name="l01677"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#abd98fa719323c6c82f2ed8b06015732d">01677</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#abd98fa719323c6c82f2ed8b06015732d">u32</a>;
<a name="l01678"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html">01678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html">cvmx_usbdrdx_uahc_dcfg_s</a> {
<a name="l01679"></a>01679 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01680"></a>01680 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a1ae51bab14a5197782375b8b240ac591">reserved_24_31</a>               : 8;
<a name="l01681"></a>01681     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a588aa2dac1155c48ec3f005d213d77e6">ignorestreampp</a>               : 1;  <span class="comment">/**&lt; This bit only affects stream-capable bulk endpoints.</span>
<a name="l01682"></a>01682 <span class="comment">                                                         When this bit is set to 0x0 and the controller receives a data packet with the</span>
<a name="l01683"></a>01683 <span class="comment">                                                         packet pending (PP) bit set to 0 for OUT endpoints, or it receives an ACK</span>
<a name="l01684"></a>01684 <span class="comment">                                                         with the NumP field set to 0 and PP set to 0 for IN endpoints, the core</span>
<a name="l01685"></a>01685 <span class="comment">                                                         attempts to search for another stream (CStream) to initiate to the host.</span>
<a name="l01686"></a>01686 <span class="comment">                                                         However, there are two situations where this behavior is not optimal:</span>
<a name="l01687"></a>01687 <span class="comment">                                                         * When the host is setting PP=0 even though it has not finished the</span>
<a name="l01688"></a>01688 <span class="comment">                                                         stream, or.</span>
<a name="l01689"></a>01689 <span class="comment">                                                         * When the endpoint on the device is configured with one transfer</span>
<a name="l01690"></a>01690 <span class="comment">                                                         resource and therefore does not have any other streams to initiate to the</span>
<a name="l01691"></a>01691 <span class="comment">                                                         host.</span>
<a name="l01692"></a>01692 <span class="comment">                                                         When this bit is set to 0x1, the core ignores the packet pending bit for the</span>
<a name="l01693"></a>01693 <span class="comment">                                                         purposes of stream selection and does not search for another stream when</span>
<a name="l01694"></a>01694 <span class="comment">                                                         it receives DP(PP=0) or ACK(NumP=0, PP=0). This can enhance the</span>
<a name="l01695"></a>01695 <span class="comment">                                                         performance when the device system bus bandwidth is low */</span>
<a name="l01696"></a>01696     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a6cdabc0b46ffc7f7600c2731a3caa931">lpmcap</a>                       : 1;  <span class="comment">/**&lt; LPM capable.</span>
<a name="l01697"></a>01697 <span class="comment">                                                         The application uses this bit to control the controller&apos;s core LPM</span>
<a name="l01698"></a>01698 <span class="comment">                                                         capabilities. If the core operates as a non-LPM-capable device, it cannot</span>
<a name="l01699"></a>01699 <span class="comment">                                                         respond to LPM transactions.</span>
<a name="l01700"></a>01700 <span class="comment">                                                           0x0 = LPM capability is not enabled.</span>
<a name="l01701"></a>01701 <span class="comment">                                                           0x1 = LPM capability is enabled. */</span>
<a name="l01702"></a>01702     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#af120bc1b103e2bfbbc53431c995a8e0c">nump</a>                         : 5;  <span class="comment">/**&lt; Number of receive buffers.</span>
<a name="l01703"></a>01703 <span class="comment">                                                         This bit indicates the number of receive buffers to be reported in the ACK</span>
<a name="l01704"></a>01704 <span class="comment">                                                         TP.</span>
<a name="l01705"></a>01705 <span class="comment">                                                         The DWC_usb3 controller uses this field if USBDRD()_UAHC_GRXTHRCFG[USBRXPKTCNTSEL]</span>
<a name="l01706"></a>01706 <span class="comment">                                                         is set to 0x0. The application can program this value based on RxFIFO size,</span>
<a name="l01707"></a>01707 <span class="comment">                                                         buffer sizes programmed in descriptors, and system latency.</span>
<a name="l01708"></a>01708 <span class="comment">                                                         For an OUT endpoint, this field controls the number of receive buffers</span>
<a name="l01709"></a>01709 <span class="comment">                                                         reported in the NumP field of the ACK TP transmitted by the core. */</span>
<a name="l01710"></a>01710     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a2d236b161de675219a909b4e5a18bcdd">intrnum</a>                      : 5;  <span class="comment">/**&lt; Interrupt number.</span>
<a name="l01711"></a>01711 <span class="comment">                                                         Indicates interrupt/EventQ number on which non-endpoint-specific device-related</span>
<a name="l01712"></a>01712 <span class="comment">                                                         interrupts (see DEVT) are generated. */</span>
<a name="l01713"></a>01713     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#ab001bc3577c690fdc3d2a713657d5047">reserved_10_11</a>               : 2;
<a name="l01714"></a>01714     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a36fae3f61736276aa8bb0b903b8f2ade">devaddr</a>                      : 7;  <span class="comment">/**&lt; Device address.</span>
<a name="l01715"></a>01715 <span class="comment">                                                         The application must perform the following:</span>
<a name="l01716"></a>01716 <span class="comment">                                                          * Program this field after every SetAddress request.</span>
<a name="l01717"></a>01717 <span class="comment">                                                          * Reset this field to zero after USB reset. */</span>
<a name="l01718"></a>01718     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a3e341cb82dd71dc11dd83cf50eb3e85a">devspd</a>                       : 3;  <span class="comment">/**&lt; Device speed.</span>
<a name="l01719"></a>01719 <span class="comment">                                                         Indicates the speed at which the application requires the core to connect, or</span>
<a name="l01720"></a>01720 <span class="comment">                                                         the maximum speed the application can support. However, the actual bus</span>
<a name="l01721"></a>01721 <span class="comment">                                                         speed is determined only after the chirp sequence is completed, and is</span>
<a name="l01722"></a>01722 <span class="comment">                                                         based on the speed of the USB host to which the core is connected.</span>
<a name="l01723"></a>01723 <span class="comment">                                                           0x0 = High-speed (USB 2.0 PHY clock is 30 MHz or 60 MHz).</span>
<a name="l01724"></a>01724 <span class="comment">                                                           0x1 = Full-speed (USB 2.0 PHY clock is 30 MHz or 60 MHz).</span>
<a name="l01725"></a>01725 <span class="comment">                                                           0x4 = SuperSpeed (USB 3.0 PHY clock is 125 MHz or 250 MHz). */</span>
<a name="l01726"></a>01726 <span class="preprocessor">#else</span>
<a name="l01727"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a3e341cb82dd71dc11dd83cf50eb3e85a">01727</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a3e341cb82dd71dc11dd83cf50eb3e85a">devspd</a>                       : 3;
<a name="l01728"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a36fae3f61736276aa8bb0b903b8f2ade">01728</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a36fae3f61736276aa8bb0b903b8f2ade">devaddr</a>                      : 7;
<a name="l01729"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#ab001bc3577c690fdc3d2a713657d5047">01729</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#ab001bc3577c690fdc3d2a713657d5047">reserved_10_11</a>               : 2;
<a name="l01730"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a2d236b161de675219a909b4e5a18bcdd">01730</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a2d236b161de675219a909b4e5a18bcdd">intrnum</a>                      : 5;
<a name="l01731"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#af120bc1b103e2bfbbc53431c995a8e0c">01731</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#af120bc1b103e2bfbbc53431c995a8e0c">nump</a>                         : 5;
<a name="l01732"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a6cdabc0b46ffc7f7600c2731a3caa931">01732</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a6cdabc0b46ffc7f7600c2731a3caa931">lpmcap</a>                       : 1;
<a name="l01733"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a588aa2dac1155c48ec3f005d213d77e6">01733</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a588aa2dac1155c48ec3f005d213d77e6">ignorestreampp</a>               : 1;
<a name="l01734"></a><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a1ae51bab14a5197782375b8b240ac591">01734</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html#a1ae51bab14a5197782375b8b240ac591">reserved_24_31</a>               : 8;
<a name="l01735"></a>01735 <span class="preprocessor">#endif</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#a60f207c1183e23131e5997baf0f33252">s</a>;
<a name="l01737"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#a56996cc57ff5df60db073a2021ec6f80">01737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html">cvmx_usbdrdx_uahc_dcfg_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#a56996cc57ff5df60db073a2021ec6f80">cn70xx</a>;
<a name="l01738"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#a0557ec0c0dc00a45f9a0231e11c5dbbf">01738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html">cvmx_usbdrdx_uahc_dcfg_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#a0557ec0c0dc00a45f9a0231e11c5dbbf">cn70xxp1</a>;
<a name="l01739"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#a7cbd74392a86344081577f7c90a9710b">01739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html">cvmx_usbdrdx_uahc_dcfg_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#a7cbd74392a86344081577f7c90a9710b">cn73xx</a>;
<a name="l01740"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#a56470c230211a5a3065429db77bfb9ba">01740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dcfg_1_1cvmx__usbdrdx__uahc__dcfg__s.html">cvmx_usbdrdx_uahc_dcfg_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html#a56470c230211a5a3065429db77bfb9ba">cnf75xx</a>;
<a name="l01741"></a>01741 };
<a name="l01742"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a84fc95be87ef675335fc6bcc3c186c13">01742</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html" title="cvmx_usbdrd::_uahc_dcfg">cvmx_usbdrdx_uahc_dcfg</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dcfg.html" title="cvmx_usbdrd::_uahc_dcfg">cvmx_usbdrdx_uahc_dcfg_t</a>;
<a name="l01743"></a>01743 <span class="comment"></span>
<a name="l01744"></a>01744 <span class="comment">/**</span>
<a name="l01745"></a>01745 <span class="comment"> * cvmx_usbdrd#_uahc_dctl</span>
<a name="l01746"></a>01746 <span class="comment"> *</span>
<a name="l01747"></a>01747 <span class="comment"> * This register controls devlice mode.</span>
<a name="l01748"></a>01748 <span class="comment"> *</span>
<a name="l01749"></a>01749 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l01750"></a>01750 <span class="comment"> */</span>
<a name="l01751"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html">01751</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html" title="cvmx_usbdrd::_uahc_dctl">cvmx_usbdrdx_uahc_dctl</a> {
<a name="l01752"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#ab136d7c9ed48c504e3b9021776467cf7">01752</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#ab136d7c9ed48c504e3b9021776467cf7">u32</a>;
<a name="l01753"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html">01753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html">cvmx_usbdrdx_uahc_dctl_s</a> {
<a name="l01754"></a>01754 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aad0ad29baf6fc4726a4ece948fd3a061">rs</a>                           : 1;  <span class="comment">/**&lt; Run/Stop.</span>
<a name="l01756"></a>01756 <span class="comment">                                                         The software writes 1 to this bit to start the device controller operation.</span>
<a name="l01757"></a>01757 <span class="comment">                                                         To stop the device controller operation, the software must remove any active</span>
<a name="l01758"></a>01758 <span class="comment">                                                         transfers and write 0 to this bit. When the controller is stopped, it sets the</span>
<a name="l01759"></a>01759 <span class="comment">                                                         USBDRD()_UAHC_DSTS[DEVCTRLHLT] bit when the core is idle and the lower layer finishes</span>
<a name="l01760"></a>01760 <span class="comment">                                                         the disconnect process.</span>
<a name="l01761"></a>01761 <span class="comment">                                                         The Run/Stop bit must be used in following cases as specified:</span>
<a name="l01762"></a>01762 <span class="comment">                                                            1. After power-on reset and CSR initialization, the software must write 1 to this bit</span>
<a name="l01763"></a>01763 <span class="comment">                                                            to start the device controller. The controller does not signal connect to the host</span>
<a name="l01764"></a>01764 <span class="comment">                                                            until this bit is set.</span>
<a name="l01765"></a>01765 <span class="comment">                                                            2. The software uses this bit to control the device controller to perform a soft</span>
<a name="l01766"></a>01766 <span class="comment">                                                            disconnect. When the software writes 0 to this bit, the host does not see that</span>
<a name="l01767"></a>01767 <span class="comment">                                                            the device is connected. The device controller stays in the disconnected state</span>
<a name="l01768"></a>01768 <span class="comment">                                                            until the software writes 1 to this bit. The minimum duration of keeping this bit</span>
<a name="l01769"></a>01769 <span class="comment">                                                            cleared is 30ms in SuperSpeed and 10ms in High/Full/LowSpeed.</span>
<a name="l01770"></a>01770 <span class="comment">                                                            If the software attempts a connect after the soft disconnect or detects a</span>
<a name="l01771"></a>01771 <span class="comment">                                                            disconnect event, it must set USBDRD()_UAHC_DCTL[ULSTCHNGREQ] to</span>
<a name="l01772"></a>01772 <span class="comment">                                                            &quot;Rx.Detect&quot; before reasserting the Run/Stop bit. */</span>
<a name="l01773"></a>01773     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a0f6ab69fcfdf6d4bdff08673ec0b2efd">csftrst</a>                      : 1;  <span class="comment">/**&lt; Core soft reset.</span>
<a name="l01774"></a>01774 <span class="comment">                                                         Resets the all clock domains as follows:</span>
<a name="l01775"></a>01775 <span class="comment">                                                         * Clears the interrupts and all the CSRs except the following registers:</span>
<a name="l01776"></a>01776 <span class="comment">                                                           GCTL, GUCTL, GSTS, GSNPSID, GGPIO, GUID, GUSB2PHYCFGn registers,</span>
<a name="l01777"></a>01777 <span class="comment">                                                           GUSB3PIPECTLn registers, DCFG, DCTL, DEVTEN, DSTS.</span>
<a name="l01778"></a>01778 <span class="comment">                                                         * All module state machines (except the SoC Bus Slave Unit) are reset to the</span>
<a name="l01779"></a>01779 <span class="comment">                                                            IDLE state, and all the TxFIFOs and the RxFIFO are flushed.</span>
<a name="l01780"></a>01780 <span class="comment">                                                         * Any transactions on the SoC bus Master are terminated as soon as possible,</span>
<a name="l01781"></a>01781 <span class="comment">                                                           after gracefully completing the last data phase of a SoC bus transfer. Any</span>
<a name="l01782"></a>01782 <span class="comment">                                                           transactions on the USB are terminated immediately.</span>
<a name="l01783"></a>01783 <span class="comment">                                                         The application can write this bit at any time to reset the core. This is a self-clearing</span>
<a name="l01784"></a>01784 <span class="comment">                                                         bit; the core clears this bit after all necessary logic is reset in the core,</span>
<a name="l01785"></a>01785 <span class="comment">                                                         which may take several clocks depending on the corefs current state. Once this</span>
<a name="l01786"></a>01786 <span class="comment">                                                         bit is cleared, the software must wait at least 3 PHY clocks before accessing the</span>
<a name="l01787"></a>01787 <span class="comment">                                                         PHY domain (synchronization delay). Typically, software reset is used during</span>
<a name="l01788"></a>01788 <span class="comment">                                                         software development and also when you dynamically change the PHY selection</span>
<a name="l01789"></a>01789 <span class="comment">                                                         bits in the USB configuration registers listed above. When you change the PHY,</span>
<a name="l01790"></a>01790 <span class="comment">                                                         the corresponding clock for the PHY is selected and used in the PHY domain.</span>
<a name="l01791"></a>01791 <span class="comment">                                                         Once a new clock is selected, the PHY domain must be reset for proper</span>
<a name="l01792"></a>01792 <span class="comment">                                                         operation. */</span>
<a name="l01793"></a>01793     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a9febfff1d8531bea6e0211dc04396467">reserved_29_29</a>               : 1;
<a name="l01794"></a>01794     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a40b3fb4dd242c85873d32482ee292693">hird_thres</a>                   : 5;  <span class="comment">/**&lt; HIRD threshold.</span>
<a name="l01795"></a>01795 <span class="comment">                                                         The core asserts output signals utmi_l1_suspend_n and utmi_sleep_n on the basis of this</span>
<a name="l01796"></a>01796 <span class="comment">                                                         signal:</span>
<a name="l01797"></a>01797 <span class="comment">                                                         * The core asserts utmi_l1_suspend_n to put the PHY into Deep Low-Power</span>
<a name="l01798"></a>01798 <span class="comment">                                                           mode in L1 when both of the following are true:</span>
<a name="l01799"></a>01799 <span class="comment">                                                           - HIRD value is greater than or equal to the value in HIRD_Thres[3:0]</span>
<a name="l01800"></a>01800 <span class="comment">                                                           - HIRD_Thres[4] is set to 1&apos;b1.</span>
<a name="l01801"></a>01801 <span class="comment">                                                         * The core asserts utmi_sleep_n on L1 when one of the following is true:</span>
<a name="l01802"></a>01802 <span class="comment">                                                           - If the HIRD value is less than HIRD_Thres[3:0] or</span>
<a name="l01803"></a>01803 <span class="comment">                                                           - HIRD_Thres[4] is set to 1&apos;b0. */</span>
<a name="l01804"></a>01804     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a4aa68deb1aa8128bc5bf6d4f840af25b">appl1res</a>                     : 1;  <span class="comment">/**&lt; LPM response programmed by application.</span>
<a name="l01805"></a>01805 <span class="comment">                                                         Handshake response to LPM token specified by device application. Response</span>
<a name="l01806"></a>01806 <span class="comment">                                                         depends on USBDRD()_UAHC_DCFG[LPMCAP].</span>
<a name="l01807"></a>01807 <span class="comment">                                                          LPMCAP is 0x0 - The core always responds with timeout (that is, no</span>
<a name="l01808"></a>01808 <span class="comment">                                                          response).</span>
<a name="l01809"></a>01809 <span class="comment">                                                          LPMCAP is 0x1 and this bit is 0:</span>
<a name="l01810"></a>01810 <span class="comment">                                                          The core responds with an ACK upon a successful LPM transaction,</span>
<a name="l01811"></a>01811 <span class="comment">                                                              which requires all of the following are satisfied:</span>
<a name="l01812"></a>01812 <span class="comment">                                                              * There are no PID/CRC5 errors in both the EXT token and the LPM token</span>
<a name="l01813"></a>01813 <span class="comment">                                                              (if not true, inactivity results in a timeout ERROR).</span>
<a name="l01814"></a>01814 <span class="comment">                                                              * A valid bLinkState = 0001B (L1) is received in the LPM transaction (else</span>
<a name="l01815"></a>01815 <span class="comment">                                                              STALL).</span>
<a name="l01816"></a>01816 <span class="comment">                                                              * No data is pending in the Transmit FIFO and OUT endpoints not in flow</span>
<a name="l01817"></a>01817 <span class="comment">                                                              controlled state (else NYET).</span>
<a name="l01818"></a>01818 <span class="comment">                                                          LPMCAP is 0x1 and this bit is 1:</span>
<a name="l01819"></a>01819 <span class="comment">                                                         The core responds with an ACK upon a successful LPM, independent</span>
<a name="l01820"></a>01820 <span class="comment">                                                             of transmit FIFO status and OUT endpoint flow control state. The LPM</span>
<a name="l01821"></a>01821 <span class="comment">                                                             transaction is successful if all of the following are satisfied:</span>
<a name="l01822"></a>01822 <span class="comment">                                                             * There are no PID/CRC5 errors in both the EXT token and the LPM token</span>
<a name="l01823"></a>01823 <span class="comment">                                                             (else ERROR).</span>
<a name="l01824"></a>01824 <span class="comment">                                                             * A valid bLinkState = 0001B (L1) is received in the LPM transaction (else</span>
<a name="l01825"></a>01825 <span class="comment">                                                             STALL). */</span>
<a name="l01826"></a>01826     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aa3d6f453379cca837bfa112466fbf08e">reserved_20_22</a>               : 3;
<a name="l01827"></a>01827     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a8bb2f2e87c79ecb07288217e0ed03020">keepconnect</a>                  : 1;  <span class="comment">/**&lt; Always write 0. */</span>
<a name="l01828"></a>01828     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a95d55136e835500c00e3b96f6bf40348">l1hibernationen</a>              : 1;  <span class="comment">/**&lt; Always write 0. */</span>
<a name="l01829"></a>01829     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#adcae3e5428695bdc0ffbf1dbdae4a1b1">crs</a>                          : 1;  <span class="comment">/**&lt; Controller restore state.</span>
<a name="l01830"></a>01830 <span class="comment">                                                         This command is similar to the USBDRD()_UAHC_USBCMD[CRS] bit in host mode and</span>
<a name="l01831"></a>01831 <span class="comment">                                                         initiates the restore process. When software sets this bit to 1, the controller</span>
<a name="l01832"></a>01832 <span class="comment">                                                         immediately sets USBDRD()_UAHC_DSTS[RSS] to 1. When the controller has finished</span>
<a name="l01833"></a>01833 <span class="comment">                                                         the restore process, it sets USBDRD()_UAHC_DSTS[RSS] to 0.</span>
<a name="l01834"></a>01834 <span class="comment">                                                         Note: When read, this field always returns 0. */</span>
<a name="l01835"></a>01835     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a6d184848ac4071f23cddbc38cf99995d">css</a>                          : 1;  <span class="comment">/**&lt; Controller save state.</span>
<a name="l01836"></a>01836 <span class="comment">                                                         This command is similar to the USBDRD()_UAHC_USBCMD[CSS] bit in host mode and</span>
<a name="l01837"></a>01837 <span class="comment">                                                         initiates the restore process. When software sets this bit to 1, the controller</span>
<a name="l01838"></a>01838 <span class="comment">                                                         immediately sets USBDRD()_UAHC_DSTS[SSS] to 1. When the controller has finished</span>
<a name="l01839"></a>01839 <span class="comment">                                                         the save process, it sets USBDRD()_UAHC_DSTS[SSS] to 0.</span>
<a name="l01840"></a>01840 <span class="comment">                                                         Note: When read, this field always returns 0. */</span>
<a name="l01841"></a>01841     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aeddc74b835c53c2f1712814333596387">reserved_13_15</a>               : 3;
<a name="l01842"></a>01842     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a89b370422422d844d35ea09d4ecb321c">initu2ena</a>                    : 1;  <span class="comment">/**&lt; Initiate U2 enable.</span>
<a name="l01843"></a>01843 <span class="comment">                                                          0 = May not initiate U2 (default).</span>
<a name="l01844"></a>01844 <span class="comment">                                                          1 = May initiate U2.</span>
<a name="l01845"></a>01845 <span class="comment">                                                         On USB reset, hardware clears this bit to 0. Software sets this bit after receiving</span>
<a name="l01846"></a>01846 <span class="comment">                                                         SetFeature(U2_ENABLE), and clears this bit when ClearFeature(U2_ENABLE) is</span>
<a name="l01847"></a>01847 <span class="comment">                                                         received.</span>
<a name="l01848"></a>01848 <span class="comment">                                                         If USBDRD()_UAHC_DCTL[ACCEPTU2ENA] is 0, the link immediately exits U2 state. */</span>
<a name="l01849"></a>01849     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a02fce8cd9de2fa992ab2329923937deb">acceptu2ena</a>                  : 1;  <span class="comment">/**&lt; Accept U2 enable.</span>
<a name="l01850"></a>01850 <span class="comment">                                                          0 = Reject U2 except when Force_LinkPM_Accept bit is set (default).</span>
<a name="l01851"></a>01851 <span class="comment">                                                          1 = Core accepts transition to U2 state if nothing is pending on the</span>
<a name="l01852"></a>01852 <span class="comment">                                                             application side.</span>
<a name="l01853"></a>01853 <span class="comment">                                                         On USB reset, hardware clears this bit to 0. Software sets this bit after receiving</span>
<a name="l01854"></a>01854 <span class="comment">                                                         a SetConfiguration command. */</span>
<a name="l01855"></a>01855     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a21cc56f152f92ca2d34518a0ceab74f2">initu1ena</a>                    : 1;  <span class="comment">/**&lt; Initiate U1 enable.</span>
<a name="l01856"></a>01856 <span class="comment">                                                          0 = May not initiate U1 (default).</span>
<a name="l01857"></a>01857 <span class="comment">                                                          1 = May initiate U1.</span>
<a name="l01858"></a>01858 <span class="comment">                                                         On USB reset, hardware clears this bit to 0. Software sets this bit after receiving</span>
<a name="l01859"></a>01859 <span class="comment">                                                         SetFeature(U1_ENABLE), and clears this bit when ClearFeature(U1_ENABLE) is</span>
<a name="l01860"></a>01860 <span class="comment">                                                         received.</span>
<a name="l01861"></a>01861 <span class="comment">                                                         If USBDRD()_UAHC_DCTL[ACCEPTU1ENA] is 0, the link immediately exits U1 state. */</span>
<a name="l01862"></a>01862     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aafa8b12d10988a79830295d119ae907a">acceptu1ena</a>                  : 1;  <span class="comment">/**&lt; Accept U1 enable.</span>
<a name="l01863"></a>01863 <span class="comment">                                                          0 = Reject U1 except when Force_LinkPM_Accept bit is set (default)</span>
<a name="l01864"></a>01864 <span class="comment">                                                          1 = Core accepts transition to U1 state if nothing is pending on the</span>
<a name="l01865"></a>01865 <span class="comment">                                                             application side.</span>
<a name="l01866"></a>01866 <span class="comment">                                                         On USB reset, hardware clears this bit to 0. Software sets this bit after receiving</span>
<a name="l01867"></a>01867 <span class="comment">                                                         a SetConfiguration command. */</span>
<a name="l01868"></a>01868     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#ad83c7e3da72b5b2809caba773083a130">ulstchngreq</a>                  : 4;  <span class="comment">/**&lt; USB/link state change request.</span>
<a name="l01869"></a>01869 <span class="comment">                                                         Software writes this field to issue a USB/link state change request. A change in</span>
<a name="l01870"></a>01870 <span class="comment">                                                         this field indicates a new request to the core. If software wants to issue the same</span>
<a name="l01871"></a>01871 <span class="comment">                                                         request back-to-back, it must write a 0 to this field between the two requests. The</span>
<a name="l01872"></a>01872 <span class="comment">                                                         result of the state change request is reflected in USBDRD()_UAHC_DSTS[USBLNKST].</span>
<a name="l01873"></a>01873 <span class="comment">                                                         These bits are self-cleared on the MAC Layer exiting suspended state.</span>
<a name="l01874"></a>01874 <span class="comment">                                                         If software is updating other fields of the USBDRD()_UAHC_DCTL register and not</span>
<a name="l01875"></a>01875 <span class="comment">                                                         intending to force any link state change, then it must write a 0 to this field.</span>
<a name="l01876"></a>01876 <span class="comment">                                                         SuperSpeed compliance mode is normally entered and controlled by the remote link</span>
<a name="l01877"></a>01877 <span class="comment">                                                         partner. Refer to the USB3 specification. Alternatively, you can force the local link</span>
<a name="l01878"></a>01878 <span class="comment">                                                         directly into Compliance mode, by resetting the SuperSpeed link with the</span>
<a name="l01879"></a>01879 <span class="comment">                                                         USBDRD()_UAHC_DCTL[RS] bit set to zero. If you then write 0xA to the ULSTCHNGREQ</span>
<a name="l01880"></a>01880 <span class="comment">                                                         field and 1 to USBDRD()_UAHC_DCTL[RS], the Link will go to compliance. Once you</span>
<a name="l01881"></a>01881 <span class="comment">                                                         are in compliance, you may alternately write 0x0 and 0xA to this field to advance</span>
<a name="l01882"></a>01882 <span class="comment">                                                         the compliance pattern.</span>
<a name="l01883"></a>01883 <span class="comment">                                                         In SS mode:</span>
<a name="l01884"></a>01884 <span class="comment">                                                             0x0 = No Action.</span>
<a name="l01885"></a>01885 <span class="comment">                                                             0x4 = SS.Disabled.</span>
<a name="l01886"></a>01886 <span class="comment">                                                             0x5 = Rx.Detect.</span>
<a name="l01887"></a>01887 <span class="comment">                                                             0x6 = SS.Inactive.</span>
<a name="l01888"></a>01888 <span class="comment">                                                             0x8 = Recovery.</span>
<a name="l01889"></a>01889 <span class="comment">                                                             0xA = Compliance.</span>
<a name="l01890"></a>01890 <span class="comment">                                                             Others = Reserved.</span>
<a name="l01891"></a>01891 <span class="comment">                                                         In HS/FS/LS mode:</span>
<a name="l01892"></a>01892 <span class="comment">                                                             0x8 = Remote wakeup request.</span>
<a name="l01893"></a>01893 <span class="comment">                                                             The remote wakeup request should be issued 2us after the device goes into</span>
<a name="l01894"></a>01894 <span class="comment">                                                             suspend state (USBDRD()_UAHC_DSTS[USBLNKST] is 0x3).</span>
<a name="l01895"></a>01895 <span class="comment">                                                             Others = Reserved. */</span>
<a name="l01896"></a>01896     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a9fde7a58bf8142bfd4d994702ba6acd9">tstctl</a>                       : 4;  <span class="comment">/**&lt; Test control.</span>
<a name="l01897"></a>01897 <span class="comment">                                                         0x0 = Test mode disabled.</span>
<a name="l01898"></a>01898 <span class="comment">                                                         0x1 = Test_J mode.</span>
<a name="l01899"></a>01899 <span class="comment">                                                         0x2 = Test_K mode.</span>
<a name="l01900"></a>01900 <span class="comment">                                                         0x3 = Test_SE0_NAK mode.</span>
<a name="l01901"></a>01901 <span class="comment">                                                         0x4 = Test_Packet mode.</span>
<a name="l01902"></a>01902 <span class="comment">                                                         0x5 = Test_Force_Enable.</span>
<a name="l01903"></a>01903 <span class="comment">                                                         Others = Reserved. */</span>
<a name="l01904"></a>01904     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a643e012d0231b9a5507e28017385b543">reserved_0_0</a>                 : 1;
<a name="l01905"></a>01905 <span class="preprocessor">#else</span>
<a name="l01906"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a643e012d0231b9a5507e28017385b543">01906</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a643e012d0231b9a5507e28017385b543">reserved_0_0</a>                 : 1;
<a name="l01907"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a9fde7a58bf8142bfd4d994702ba6acd9">01907</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a9fde7a58bf8142bfd4d994702ba6acd9">tstctl</a>                       : 4;
<a name="l01908"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#ad83c7e3da72b5b2809caba773083a130">01908</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#ad83c7e3da72b5b2809caba773083a130">ulstchngreq</a>                  : 4;
<a name="l01909"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aafa8b12d10988a79830295d119ae907a">01909</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aafa8b12d10988a79830295d119ae907a">acceptu1ena</a>                  : 1;
<a name="l01910"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a21cc56f152f92ca2d34518a0ceab74f2">01910</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a21cc56f152f92ca2d34518a0ceab74f2">initu1ena</a>                    : 1;
<a name="l01911"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a02fce8cd9de2fa992ab2329923937deb">01911</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a02fce8cd9de2fa992ab2329923937deb">acceptu2ena</a>                  : 1;
<a name="l01912"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a89b370422422d844d35ea09d4ecb321c">01912</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a89b370422422d844d35ea09d4ecb321c">initu2ena</a>                    : 1;
<a name="l01913"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aeddc74b835c53c2f1712814333596387">01913</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aeddc74b835c53c2f1712814333596387">reserved_13_15</a>               : 3;
<a name="l01914"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a6d184848ac4071f23cddbc38cf99995d">01914</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a6d184848ac4071f23cddbc38cf99995d">css</a>                          : 1;
<a name="l01915"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#adcae3e5428695bdc0ffbf1dbdae4a1b1">01915</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#adcae3e5428695bdc0ffbf1dbdae4a1b1">crs</a>                          : 1;
<a name="l01916"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a95d55136e835500c00e3b96f6bf40348">01916</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a95d55136e835500c00e3b96f6bf40348">l1hibernationen</a>              : 1;
<a name="l01917"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a8bb2f2e87c79ecb07288217e0ed03020">01917</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a8bb2f2e87c79ecb07288217e0ed03020">keepconnect</a>                  : 1;
<a name="l01918"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aa3d6f453379cca837bfa112466fbf08e">01918</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aa3d6f453379cca837bfa112466fbf08e">reserved_20_22</a>               : 3;
<a name="l01919"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a4aa68deb1aa8128bc5bf6d4f840af25b">01919</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a4aa68deb1aa8128bc5bf6d4f840af25b">appl1res</a>                     : 1;
<a name="l01920"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a40b3fb4dd242c85873d32482ee292693">01920</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a40b3fb4dd242c85873d32482ee292693">hird_thres</a>                   : 5;
<a name="l01921"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a9febfff1d8531bea6e0211dc04396467">01921</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a9febfff1d8531bea6e0211dc04396467">reserved_29_29</a>               : 1;
<a name="l01922"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a0f6ab69fcfdf6d4bdff08673ec0b2efd">01922</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#a0f6ab69fcfdf6d4bdff08673ec0b2efd">csftrst</a>                      : 1;
<a name="l01923"></a><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aad0ad29baf6fc4726a4ece948fd3a061">01923</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html#aad0ad29baf6fc4726a4ece948fd3a061">rs</a>                           : 1;
<a name="l01924"></a>01924 <span class="preprocessor">#endif</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#ab37a7f08573c2b082481632d5fc0a68c">s</a>;
<a name="l01926"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#a82d9643ee0eaa6df143965c729352661">01926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html">cvmx_usbdrdx_uahc_dctl_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#a82d9643ee0eaa6df143965c729352661">cn70xx</a>;
<a name="l01927"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#a9fd01bc3c6b0923a42cb8a60dea82ef8">01927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html">cvmx_usbdrdx_uahc_dctl_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#a9fd01bc3c6b0923a42cb8a60dea82ef8">cn70xxp1</a>;
<a name="l01928"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#a229f21bfc959b0b029fc30cbdf2c98f2">01928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html">cvmx_usbdrdx_uahc_dctl_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#a229f21bfc959b0b029fc30cbdf2c98f2">cn73xx</a>;
<a name="l01929"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#ab0ace07144a665dec048ac6a2c1cc5fa">01929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dctl_1_1cvmx__usbdrdx__uahc__dctl__s.html">cvmx_usbdrdx_uahc_dctl_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html#ab0ace07144a665dec048ac6a2c1cc5fa">cnf75xx</a>;
<a name="l01930"></a>01930 };
<a name="l01931"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ab7ef81291c12226dbfcb9d765c232c2c">01931</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html" title="cvmx_usbdrd::_uahc_dctl">cvmx_usbdrdx_uahc_dctl</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dctl.html" title="cvmx_usbdrd::_uahc_dctl">cvmx_usbdrdx_uahc_dctl_t</a>;
<a name="l01932"></a>01932 <span class="comment"></span>
<a name="l01933"></a>01933 <span class="comment">/**</span>
<a name="l01934"></a>01934 <span class="comment"> * cvmx_usbdrd#_uahc_depcmd#</span>
<a name="l01935"></a>01935 <span class="comment"> *</span>
<a name="l01936"></a>01936 <span class="comment"> * This register enables software to issue physical endpoint-specific commands. This register</span>
<a name="l01937"></a>01937 <span class="comment"> * contains command, control, and status fields relevant to the current generic command,</span>
<a name="l01938"></a>01938 <span class="comment"> * while the USBDRD()_UAHC_DEPCMDPAR* registers provide command parameters and return</span>
<a name="l01939"></a>01939 <span class="comment"> * status information.</span>
<a name="l01940"></a>01940 <span class="comment"> *</span>
<a name="l01941"></a>01941 <span class="comment"> * Several fields (including CMDTYPE) are write-only, so their read values are undefined. After</span>
<a name="l01942"></a>01942 <span class="comment"> * power-on, prior to issuing the first endpoint command, the read value of this register is</span>
<a name="l01943"></a>01943 <span class="comment"> * undefined. In particular, [CMDACT] may be set after power-on. In this case, it is safe</span>
<a name="l01944"></a>01944 <span class="comment"> * to issue an endpoint command.</span>
<a name="l01945"></a>01945 <span class="comment"> *</span>
<a name="l01946"></a>01946 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST] or</span>
<a name="l01947"></a>01947 <span class="comment"> * USBDRD()_UAHC_GCTL[CORESOFTRESET] or</span>
<a name="l01948"></a>01948 <span class="comment"> * USBDRD()_UAHC_USBCMD[HCRST] or USBDRD()_UAHC_USBCMD[LHCRST] or</span>
<a name="l01949"></a>01949 <span class="comment"> * USBDRD()_UAHC_DCTL[CSFTRST].</span>
<a name="l01950"></a>01950 <span class="comment"> */</span>
<a name="l01951"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html">01951</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html" title="cvmx_usbdrd::_uahc_depcmd#">cvmx_usbdrdx_uahc_depcmdx</a> {
<a name="l01952"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#a3e547c44237ab130ee9c08abe7817ce4">01952</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#a3e547c44237ab130ee9c08abe7817ce4">u32</a>;
<a name="l01953"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html">01953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html">cvmx_usbdrdx_uahc_depcmdx_s</a> {
<a name="l01954"></a>01954 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01955"></a>01955 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a27e23da8f3ed2b02f5feee2b0f964c4e">commandparam</a>                 : 16; <span class="comment">/**&lt; Command or event parameters.</span>
<a name="l01956"></a>01956 <span class="comment">                                                         When this register is written:</span>
<a name="l01957"></a>01957 <span class="comment">                                                           Command parameters:</span>
<a name="l01958"></a>01958 <span class="comment">                                                             For start transfer command:</span>
<a name="l01959"></a>01959 <span class="comment">                                                             _  - [31:16]: StreamID. The USB StreamID assigned to this transfer</span>
<a name="l01960"></a>01960 <span class="comment">                                                             For start transfer command applied to an isochronous endpoint:</span>
<a name="l01961"></a>01961 <span class="comment">                                                             _  - [31:16]: StartMicroFramNum: Indicates the (micro)frame number to</span>
<a name="l01962"></a>01962 <span class="comment">                                                               which the first TRB applies</span>
<a name="l01963"></a>01963 <span class="comment">                                                             For update transfer, end transfer, and start new configuration</span>
<a name="l01964"></a>01964 <span class="comment">                                                             commands:</span>
<a name="l01965"></a>01965 <span class="comment">                                                             _  - [22:16]: Transfer resource index (XferRscIdx). The hardware-assigned</span>
<a name="l01966"></a>01966 <span class="comment">                                                               transfer resource index for the transfer, which was returned</span>
<a name="l01967"></a>01967 <span class="comment">                                                               in response to the Start Transfer command. The application</span>
<a name="l01968"></a>01968 <span class="comment">                                                               software-assigned transfer resource index for a Start New</span>
<a name="l01969"></a>01969 <span class="comment">                                                               Configuration command.</span>
<a name="l01970"></a>01970 <span class="comment">                                                         When this register is read:</span>
<a name="l01971"></a>01971 <span class="comment">                                                             For XferNotReady, XferComplete, and stream events on bulk endpoints:</span>
<a name="l01972"></a>01972 <span class="comment">                                                             _  - [31:16]: StreamID. Applies only to bulk endpoints that support streams. This</span>
<a name="l01973"></a>01973 <span class="comment">                                                                          indicates the StreamID of the transfer for which the event is</span>
<a name="l01974"></a>01974 <span class="comment">                                                                          generated</span>
<a name="l01975"></a>01975 <span class="comment">                                                             For XferInProgress:</span>
<a name="l01976"></a>01976 <span class="comment">                                                             _  - [31:16]: Isochronous microframe number (IsocMicroFrameNum): Indicates the</span>
<a name="l01977"></a>01977 <span class="comment">                                                                          microframe number of the beginning of the interval that generated</span>
<a name="l01978"></a>01978 <span class="comment">                                                                          the XferInProgress event (debug purposes only)</span>
<a name="l01979"></a>01979 <span class="comment">                                                             For XferNotReady events on Isochronous Endpoints:</span>
<a name="l01980"></a>01980 <span class="comment">                                                             _  - [31:16]: Isochronous microframe number (IsocMicroFrameNum). Indicates the</span>
<a name="l01981"></a>01981 <span class="comment">                                                                          microframe number during which the endpoint was not ready</span>
<a name="l01982"></a>01982 <span class="comment">                                                               Note: controller core represents USB bus time as a 14-bit value on the bus and also</span>
<a name="l01983"></a>01983 <span class="comment">                                                               in the DSTS register (USBDRD()_UAHC_DSTS[SOFFN]), but as a 16-bit value in the</span>
<a name="l01984"></a>01984 <span class="comment">                                                               XferNotReady event. Use the 16-bit value to interact with isochronous endpoints via</span>
<a name="l01985"></a>01985 <span class="comment">                                                               the StartXfer command. The extra two bits that the controller core produces will be</span>
<a name="l01986"></a>01986 <span class="comment">                                                               necessary for handling wrap-around conditions in the interaction between software</span>
<a name="l01987"></a>01987 <span class="comment">                                                               and hardware.</span>
<a name="l01988"></a>01988 <span class="comment">                                                            For all EPCmdCmplt events</span>
<a name="l01989"></a>01989 <span class="comment">                                                            _  - [27:24]: Command type. The command type that completed (Valid only in a DEPEVT</span>
<a name="l01990"></a>01990 <span class="comment">                                                                            event. Undefined when read from the</span>
<a name="l01991"></a>01991 <span class="comment">                                                                            USBDRD()_UAHC_DEPCMD()[COMMANDPARAM] field).</span>
<a name="l01992"></a>01992 <span class="comment">                                                            For EPCmdCmplt event in response to start transfer command:</span>
<a name="l01993"></a>01993 <span class="comment">                                                            _  - [22:16]: Transfer resource index (XferRscIdx). The internal hardware transfer</span>
<a name="l01994"></a>01994 <span class="comment">                                                                            resource index assigned to this transfer. This index must be used in</span>
<a name="l01995"></a>01995 <span class="comment">                                                                            all update transfer and end transfer commands. */</span>
<a name="l01996"></a>01996     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a2daaedb221cae63ad777126490afcded">cmdstatus</a>                    : 4;  <span class="comment">/**&lt; Command completion status.</span>
<a name="l01997"></a>01997 <span class="comment">                                                         Additional information about the completion of this command is available in</span>
<a name="l01998"></a>01998 <span class="comment">                                                         this field.</span>
<a name="l01999"></a>01999 <span class="comment">                                                         Within an XferNotReady event:</span>
<a name="l02000"></a>02000 <span class="comment">                                                         _ [15]: Indicates the reason why the XferNotReady event is generated:</span>
<a name="l02001"></a>02001 <span class="comment">                                                         _ [15] = 0: XferNotActive: Host initiated a transfer, but the requested transfer is not</span>
<a name="l02002"></a>02002 <span class="comment">                                                               present in the hardware.</span>
<a name="l02003"></a>02003 <span class="comment">                                                         _ [15] = 1: XferActive: Host initiated a transfer, the transfer is present, but no valid</span>
<a name="l02004"></a>02004 <span class="comment">                                                         TRBs</span>
<a name="l02005"></a>02005 <span class="comment">                                                               are available</span>
<a name="l02006"></a>02006 <span class="comment">                                                         _ [14]: Not Used</span>
<a name="l02007"></a>02007 <span class="comment">                                                         _ [13:12]: For control endpoints, indicates what stage was requested when the transfer was</span>
<a name="l02008"></a>02008 <span class="comment">                                                           not ready:</span>
<a name="l02009"></a>02009 <span class="comment">                                                         _ [13:12] = 0x1: Control data request</span>
<a name="l02010"></a>02010 <span class="comment">                                                         _ [13:12] = 0x2: Control status request</span>
<a name="l02011"></a>02011 <span class="comment">                                                         Within an XferComplete or XferInProgress event:</span>
<a name="l02012"></a>02012 <span class="comment">                                                         _ [15]: LST bit of the completed TRB (XferComplete only)</span>
<a name="l02013"></a>02013 <span class="comment">                                                         _ [15]: MissedIsoc: Indicates the interval did not complete successfully (XferInProgress</span>
<a name="l02014"></a>02014 <span class="comment">                                                           only)</span>
<a name="l02015"></a>02015 <span class="comment">                                                         _ [14]: IOC bit of the TRB that completed.</span>
<a name="l02016"></a>02016 <span class="comment">                                                         _ [13]: Indicates the TRB completed with a short packet reception or the last packet of an</span>
<a name="l02017"></a>02017 <span class="comment">                                                           isochronous interval</span>
<a name="l02018"></a>02018 <span class="comment">                                                         _ [12]: Reserved.</span>
<a name="l02019"></a>02019 <span class="comment">                                                           If the host aborts the data stage of a control transfer, software may receive a</span>
<a name="l02020"></a>02020 <span class="comment">                                                           XferComplete event with the EventStatus field equal to 0. This is a valid event</span>
<a name="l02021"></a>02021 <span class="comment">                                                           that must be processed as a part of the control transfer programming model.</span>
<a name="l02022"></a>02022 <span class="comment">                                                         Within a stream event:</span>
<a name="l02023"></a>02023 <span class="comment">                                                         _ [15:12] = 0x2: StreamNotFound: This stream event is issued when the stream-capable</span>
<a name="l02024"></a>02024 <span class="comment">                                                         endpoint</span>
<a name="l02025"></a>02025 <span class="comment">                                                               performed a search in its transfer resource cache, but could not find an active</span>
<a name="l02026"></a>02026 <span class="comment">                                                               and ready stream.</span>
<a name="l02027"></a>02027 <span class="comment">                                                         _ [15:12] = 0x1: StreamFound: This stream event is issued when the stream-capable endpoint</span>
<a name="l02028"></a>02028 <span class="comment">                                                         found</span>
<a name="l02029"></a>02029 <span class="comment">                                                               an active and ready stream in its transfer resource cache, and initiated traffic for</span>
<a name="l02030"></a>02030 <span class="comment">                                                               that stream to the host. The ID of the selected Stream is in the EventParam field.</span>
<a name="l02031"></a>02031 <span class="comment">                                                         In response to a Start Transfer command:</span>
<a name="l02032"></a>02032 <span class="comment">                                                         _ [15:12] = 0x2: Indicates expiry of the bus time reflected in the Start Transfer command.</span>
<a name="l02033"></a>02033 <span class="comment">                                                         _ [15:12] = 0x1: Indicates there is no transfer resource available on the endpoint.</span>
<a name="l02034"></a>02034 <span class="comment">                                                         In response to a Set Transfer Resource (DEPXFERCFG) command:</span>
<a name="l02035"></a>02035 <span class="comment">                                                         _ [15:12] = 0x1: Indicates an error has occurred because software is requesting more</span>
<a name="l02036"></a>02036 <span class="comment">                                                         transfer</span>
<a name="l02037"></a>02037 <span class="comment">                                                               resources to be assigned than have been configured in the hardware.</span>
<a name="l02038"></a>02038 <span class="comment">                                                         In response to a end transfer command:</span>
<a name="l02039"></a>02039 <span class="comment">                                                         _ [15:12] = 0x1: Indicates an invalid transfer resource was specified. */</span>
<a name="l02040"></a>02040     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a880b20e59c41ec939910d70be8c07d6e">hipri_forcerm</a>                : 1;  <span class="comment">/**&lt; HighPriority: Only valid for start transfer command.</span>
<a name="l02041"></a>02041 <span class="comment">                                                         ForceRM: Only valid for end transfer command. */</span>
<a name="l02042"></a>02042     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a7c345ca8f869604469fdb9fc8bab7256">cmdact</a>                       : 1;  <span class="comment">/**&lt; Software sets this bit to 1 to enable the device endpoint controller to</span>
<a name="l02043"></a>02043 <span class="comment">                                                         execute the generic command.</span>
<a name="l02044"></a>02044 <span class="comment">                                                         The device controller sets this bit to 0 when [CMDSTATUS] is valid and</span>
<a name="l02045"></a>02045 <span class="comment">                                                         the endpoint is ready to accept another command. This does not imply that</span>
<a name="l02046"></a>02046 <span class="comment">                                                         all the effects of the previously-issued command have taken place. */</span>
<a name="l02047"></a>02047     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#afe73c712c4b011c35381534da1d4b976">reserved_9_9</a>                 : 1;
<a name="l02048"></a>02048     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#aa31a037c9c7377a1a4b745401fe20cea">cmdioc</a>                       : 1;  <span class="comment">/**&lt; Command interrupt on complete.</span>
<a name="l02049"></a>02049 <span class="comment">                                                         When this bit is set, the device controller issues a generic endpoint</span>
<a name="l02050"></a>02050 <span class="comment">                                                         command complete event after executing the command. Note that this</span>
<a name="l02051"></a>02051 <span class="comment">                                                         interrupt is mapped to DEPCFG.IntrNum. When the DEPCFG command is</span>
<a name="l02052"></a>02052 <span class="comment">                                                         executed, the command interrupt on completion goes to the interrupt</span>
<a name="l02053"></a>02053 <span class="comment">                                                         pointed by the USBDRD()_UAHC_DCFG[INTRNUM] in the current command.</span>
<a name="l02054"></a>02054 <span class="comment">                                                         Note: This field must not set to 1 if the USBDRD()_UAHC_DCTL[RS] field is 0. */</span>
<a name="l02055"></a>02055     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a56f73b0b394b50b3bd618a0aca453b3c">reserved_4_7</a>                 : 4;
<a name="l02056"></a>02056     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#ae6d61cd90a2c113526150f9d4040093a">cmdtyp</a>                       : 4;  <span class="comment">/**&lt; Command type.</span>
<a name="l02057"></a>02057 <span class="comment">                                                         Specifies the type of command the software driver is requesting the core to</span>
<a name="l02058"></a>02058 <span class="comment">                                                         perform.</span>
<a name="l02059"></a>02059 <span class="comment">                                                         0x0 = Reserved.</span>
<a name="l02060"></a>02060 <span class="comment">                                                         0x1 = Set endpoint configuration (64 or 96-bit parameter).</span>
<a name="l02061"></a>02061 <span class="comment">                                                         0x2 = Set endpoint transfer resource configuration (32-bit parameter).</span>
<a name="l02062"></a>02062 <span class="comment">                                                         0x3 = Get endpoint state (no parameter needed).</span>
<a name="l02063"></a>02063 <span class="comment">                                                         0x4 = Set stall (no parameter needed).</span>
<a name="l02064"></a>02064 <span class="comment">                                                         0x5 = Clear stall (see set stall, no parameter needed).</span>
<a name="l02065"></a>02065 <span class="comment">                                                         0x6 = Start transfer (64-bit parameter).</span>
<a name="l02066"></a>02066 <span class="comment">                                                         0x7 = Update transfer (no parameter needed).</span>
<a name="l02067"></a>02067 <span class="comment">                                                         0x8 = End transfer (no parameter needed).</span>
<a name="l02068"></a>02068 <span class="comment">                                                         0x9 = Start new configuration (no parameter needed). */</span>
<a name="l02069"></a>02069 <span class="preprocessor">#else</span>
<a name="l02070"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#ae6d61cd90a2c113526150f9d4040093a">02070</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#ae6d61cd90a2c113526150f9d4040093a">cmdtyp</a>                       : 4;
<a name="l02071"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a56f73b0b394b50b3bd618a0aca453b3c">02071</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a56f73b0b394b50b3bd618a0aca453b3c">reserved_4_7</a>                 : 4;
<a name="l02072"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#aa31a037c9c7377a1a4b745401fe20cea">02072</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#aa31a037c9c7377a1a4b745401fe20cea">cmdioc</a>                       : 1;
<a name="l02073"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#afe73c712c4b011c35381534da1d4b976">02073</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#afe73c712c4b011c35381534da1d4b976">reserved_9_9</a>                 : 1;
<a name="l02074"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a7c345ca8f869604469fdb9fc8bab7256">02074</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a7c345ca8f869604469fdb9fc8bab7256">cmdact</a>                       : 1;
<a name="l02075"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a880b20e59c41ec939910d70be8c07d6e">02075</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a880b20e59c41ec939910d70be8c07d6e">hipri_forcerm</a>                : 1;
<a name="l02076"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a2daaedb221cae63ad777126490afcded">02076</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a2daaedb221cae63ad777126490afcded">cmdstatus</a>                    : 4;
<a name="l02077"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a27e23da8f3ed2b02f5feee2b0f964c4e">02077</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html#a27e23da8f3ed2b02f5feee2b0f964c4e">commandparam</a>                 : 16;
<a name="l02078"></a>02078 <span class="preprocessor">#endif</span>
<a name="l02079"></a>02079 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#a4bb4041ca935bd45b36b65868374637a">s</a>;
<a name="l02080"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#a9e8f5cc51aa4b00cefc889b357388e2f">02080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html">cvmx_usbdrdx_uahc_depcmdx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#a9e8f5cc51aa4b00cefc889b357388e2f">cn70xx</a>;
<a name="l02081"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#ab581bd97510893e71ed02f712cf62c2b">02081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html">cvmx_usbdrdx_uahc_depcmdx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#ab581bd97510893e71ed02f712cf62c2b">cn70xxp1</a>;
<a name="l02082"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#a01f4821129bc13662e73fbf2b2885388">02082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html">cvmx_usbdrdx_uahc_depcmdx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#a01f4821129bc13662e73fbf2b2885388">cn73xx</a>;
<a name="l02083"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#a8d35fedc5c11a5bf3135f5413535314e">02083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdx_1_1cvmx__usbdrdx__uahc__depcmdx__s.html">cvmx_usbdrdx_uahc_depcmdx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html#a8d35fedc5c11a5bf3135f5413535314e">cnf75xx</a>;
<a name="l02084"></a>02084 };
<a name="l02085"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a5311c54a044b33fc76b7db72e1965b62">02085</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html" title="cvmx_usbdrd::_uahc_depcmd#">cvmx_usbdrdx_uahc_depcmdx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdx.html" title="cvmx_usbdrd::_uahc_depcmd#">cvmx_usbdrdx_uahc_depcmdx_t</a>;
<a name="l02086"></a>02086 <span class="comment"></span>
<a name="l02087"></a>02087 <span class="comment">/**</span>
<a name="l02088"></a>02088 <span class="comment"> * cvmx_usbdrd#_uahc_depcmdpar0_#</span>
<a name="l02089"></a>02089 <span class="comment"> *</span>
<a name="l02090"></a>02090 <span class="comment"> * This register indicates the physical endpoint command parameter 0. It must be programmed</span>
<a name="l02091"></a>02091 <span class="comment"> * before issuing the command.</span>
<a name="l02092"></a>02092 <span class="comment"> *</span>
<a name="l02093"></a>02093 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST] or</span>
<a name="l02094"></a>02094 <span class="comment"> * USBDRD()_UAHC_GCTL[CORESOFTRESET] or</span>
<a name="l02095"></a>02095 <span class="comment"> * USBDRD()_UAHC_USBCMD[HCRST] or USBDRD()_UAHC_USBCMD[LHCRST] or</span>
<a name="l02096"></a>02096 <span class="comment"> * USBDRD()_UAHC_DCTL[CSFTRST].</span>
<a name="l02097"></a>02097 <span class="comment"> */</span>
<a name="l02098"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html">02098</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html" title="cvmx_usbdrd::_uahc_depcmdpar0_#">cvmx_usbdrdx_uahc_depcmdpar0_x</a> {
<a name="l02099"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#a4774924f2fa4867309697434e52e5825">02099</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#a4774924f2fa4867309697434e52e5825">u32</a>;
<a name="l02100"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar0__x_1_1cvmx__usbdrdx__uahc__depcmdpar0__x__s.html">02100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar0__x_1_1cvmx__usbdrdx__uahc__depcmdpar0__x__s.html">cvmx_usbdrdx_uahc_depcmdpar0_x_s</a> {
<a name="l02101"></a>02101 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02102"></a>02102 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar0__x_1_1cvmx__usbdrdx__uahc__depcmdpar0__x__s.html#a21ec3ca62c54b74f99045b7f97a653a3">param0</a>                       : 32; <span class="comment">/**&lt; Physical endpoint command parameter 0 */</span>
<a name="l02103"></a>02103 <span class="preprocessor">#else</span>
<a name="l02104"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar0__x_1_1cvmx__usbdrdx__uahc__depcmdpar0__x__s.html#a21ec3ca62c54b74f99045b7f97a653a3">02104</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar0__x_1_1cvmx__usbdrdx__uahc__depcmdpar0__x__s.html#a21ec3ca62c54b74f99045b7f97a653a3">param0</a>                       : 32;
<a name="l02105"></a>02105 <span class="preprocessor">#endif</span>
<a name="l02106"></a>02106 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#a35b6bffacf40a15947fc041fe92a507c">s</a>;
<a name="l02107"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#ad305fc9cd785f0501e5a8f2d7931a0c7">02107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar0__x_1_1cvmx__usbdrdx__uahc__depcmdpar0__x__s.html">cvmx_usbdrdx_uahc_depcmdpar0_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#ad305fc9cd785f0501e5a8f2d7931a0c7">cn70xx</a>;
<a name="l02108"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#aabcbfc3e0b267bbcdbc767d564c9ce7f">02108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar0__x_1_1cvmx__usbdrdx__uahc__depcmdpar0__x__s.html">cvmx_usbdrdx_uahc_depcmdpar0_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#aabcbfc3e0b267bbcdbc767d564c9ce7f">cn70xxp1</a>;
<a name="l02109"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#a2b0b53b252e47d84773cb150e71e3ba4">02109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar0__x_1_1cvmx__usbdrdx__uahc__depcmdpar0__x__s.html">cvmx_usbdrdx_uahc_depcmdpar0_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#a2b0b53b252e47d84773cb150e71e3ba4">cn73xx</a>;
<a name="l02110"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#a76f66d7f981d4115171ad6769703dcdb">02110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar0__x_1_1cvmx__usbdrdx__uahc__depcmdpar0__x__s.html">cvmx_usbdrdx_uahc_depcmdpar0_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html#a76f66d7f981d4115171ad6769703dcdb">cnf75xx</a>;
<a name="l02111"></a>02111 };
<a name="l02112"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8a9d0559d1eeaac0cd60b7b5f335ce1a">02112</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html" title="cvmx_usbdrd::_uahc_depcmdpar0_#">cvmx_usbdrdx_uahc_depcmdpar0_x</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar0__x.html" title="cvmx_usbdrd::_uahc_depcmdpar0_#">cvmx_usbdrdx_uahc_depcmdpar0_x_t</a>;
<a name="l02113"></a>02113 <span class="comment"></span>
<a name="l02114"></a>02114 <span class="comment">/**</span>
<a name="l02115"></a>02115 <span class="comment"> * cvmx_usbdrd#_uahc_depcmdpar1_#</span>
<a name="l02116"></a>02116 <span class="comment"> *</span>
<a name="l02117"></a>02117 <span class="comment"> * This register indicates the physical endpoint command parameter 1. It must be programmed</span>
<a name="l02118"></a>02118 <span class="comment"> * before issuing the command.</span>
<a name="l02119"></a>02119 <span class="comment"> *</span>
<a name="l02120"></a>02120 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST] or</span>
<a name="l02121"></a>02121 <span class="comment"> * USBDRD()_UAHC_GCTL[CORESOFTRESET] or</span>
<a name="l02122"></a>02122 <span class="comment"> * USBDRD()_UAHC_USBCMD[HCRST] or USBDRD()_UAHC_USBCMD[LHCRST] or</span>
<a name="l02123"></a>02123 <span class="comment"> * USBDRD()_UAHC_DCTL[CSFTRST].</span>
<a name="l02124"></a>02124 <span class="comment"> */</span>
<a name="l02125"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html">02125</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html" title="cvmx_usbdrd::_uahc_depcmdpar1_#">cvmx_usbdrdx_uahc_depcmdpar1_x</a> {
<a name="l02126"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#aec8fb3fd998add5cafb62c5b9c54ff24">02126</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#aec8fb3fd998add5cafb62c5b9c54ff24">u32</a>;
<a name="l02127"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar1__x_1_1cvmx__usbdrdx__uahc__depcmdpar1__x__s.html">02127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar1__x_1_1cvmx__usbdrdx__uahc__depcmdpar1__x__s.html">cvmx_usbdrdx_uahc_depcmdpar1_x_s</a> {
<a name="l02128"></a>02128 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02129"></a>02129 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar1__x_1_1cvmx__usbdrdx__uahc__depcmdpar1__x__s.html#a17c73e339ec3f9ed8352340b02573805">param1</a>                       : 32; <span class="comment">/**&lt; Physical endpoint command parameter 1 */</span>
<a name="l02130"></a>02130 <span class="preprocessor">#else</span>
<a name="l02131"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar1__x_1_1cvmx__usbdrdx__uahc__depcmdpar1__x__s.html#a17c73e339ec3f9ed8352340b02573805">02131</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar1__x_1_1cvmx__usbdrdx__uahc__depcmdpar1__x__s.html#a17c73e339ec3f9ed8352340b02573805">param1</a>                       : 32;
<a name="l02132"></a>02132 <span class="preprocessor">#endif</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#a04556da8e18a82c84d043cd72681755d">s</a>;
<a name="l02134"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#ae41eb56c951fb2f252f8b001812f8d1f">02134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar1__x_1_1cvmx__usbdrdx__uahc__depcmdpar1__x__s.html">cvmx_usbdrdx_uahc_depcmdpar1_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#ae41eb56c951fb2f252f8b001812f8d1f">cn70xx</a>;
<a name="l02135"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#a819e2cc8c4d9f145f48a795983ff805d">02135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar1__x_1_1cvmx__usbdrdx__uahc__depcmdpar1__x__s.html">cvmx_usbdrdx_uahc_depcmdpar1_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#a819e2cc8c4d9f145f48a795983ff805d">cn70xxp1</a>;
<a name="l02136"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#ae07a96f2798e3369d68d6109b05e4b82">02136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar1__x_1_1cvmx__usbdrdx__uahc__depcmdpar1__x__s.html">cvmx_usbdrdx_uahc_depcmdpar1_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#ae07a96f2798e3369d68d6109b05e4b82">cn73xx</a>;
<a name="l02137"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#ad33da6fc39b97a40eb6f40d0d6fa0ca4">02137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar1__x_1_1cvmx__usbdrdx__uahc__depcmdpar1__x__s.html">cvmx_usbdrdx_uahc_depcmdpar1_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html#ad33da6fc39b97a40eb6f40d0d6fa0ca4">cnf75xx</a>;
<a name="l02138"></a>02138 };
<a name="l02139"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a4ae391066623062649838c1a08ed9b4e">02139</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html" title="cvmx_usbdrd::_uahc_depcmdpar1_#">cvmx_usbdrdx_uahc_depcmdpar1_x</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar1__x.html" title="cvmx_usbdrd::_uahc_depcmdpar1_#">cvmx_usbdrdx_uahc_depcmdpar1_x_t</a>;
<a name="l02140"></a>02140 <span class="comment"></span>
<a name="l02141"></a>02141 <span class="comment">/**</span>
<a name="l02142"></a>02142 <span class="comment"> * cvmx_usbdrd#_uahc_depcmdpar2_#</span>
<a name="l02143"></a>02143 <span class="comment"> *</span>
<a name="l02144"></a>02144 <span class="comment"> * This register indicates the physical endpoint command parameter 2. It must be programmed</span>
<a name="l02145"></a>02145 <span class="comment"> * before issuing the command.</span>
<a name="l02146"></a>02146 <span class="comment"> *</span>
<a name="l02147"></a>02147 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST] or</span>
<a name="l02148"></a>02148 <span class="comment"> * USBDRD()_UAHC_GCTL[CORESOFTRESET] or</span>
<a name="l02149"></a>02149 <span class="comment"> * USBDRD()_UAHC_USBCMD[HCRST] or USBDRD()_UAHC_USBCMD[LHCRST] or</span>
<a name="l02150"></a>02150 <span class="comment"> * USBDRD()_UAHC_DCTL[CSFTRST].</span>
<a name="l02151"></a>02151 <span class="comment"> */</span>
<a name="l02152"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html">02152</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html" title="cvmx_usbdrd::_uahc_depcmdpar2_#">cvmx_usbdrdx_uahc_depcmdpar2_x</a> {
<a name="l02153"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#a12caa97778ed68519e5c2c9d0dcc1720">02153</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#a12caa97778ed68519e5c2c9d0dcc1720">u32</a>;
<a name="l02154"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar2__x_1_1cvmx__usbdrdx__uahc__depcmdpar2__x__s.html">02154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar2__x_1_1cvmx__usbdrdx__uahc__depcmdpar2__x__s.html">cvmx_usbdrdx_uahc_depcmdpar2_x_s</a> {
<a name="l02155"></a>02155 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02156"></a>02156 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar2__x_1_1cvmx__usbdrdx__uahc__depcmdpar2__x__s.html#a5f88dd094fcfbf86bd18a3321c6a16d9">param2</a>                       : 32; <span class="comment">/**&lt; Physical endpoint command parameter 2 */</span>
<a name="l02157"></a>02157 <span class="preprocessor">#else</span>
<a name="l02158"></a><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar2__x_1_1cvmx__usbdrdx__uahc__depcmdpar2__x__s.html#a5f88dd094fcfbf86bd18a3321c6a16d9">02158</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar2__x_1_1cvmx__usbdrdx__uahc__depcmdpar2__x__s.html#a5f88dd094fcfbf86bd18a3321c6a16d9">param2</a>                       : 32;
<a name="l02159"></a>02159 <span class="preprocessor">#endif</span>
<a name="l02160"></a>02160 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#a6c8ba846cfa783a5a052ebcaab76b369">s</a>;
<a name="l02161"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#a3a8a5a1d50edb17045083175febb5c5d">02161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar2__x_1_1cvmx__usbdrdx__uahc__depcmdpar2__x__s.html">cvmx_usbdrdx_uahc_depcmdpar2_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#a3a8a5a1d50edb17045083175febb5c5d">cn70xx</a>;
<a name="l02162"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#a1c7a4ed7da5d108bbdb660fd247a0ad8">02162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar2__x_1_1cvmx__usbdrdx__uahc__depcmdpar2__x__s.html">cvmx_usbdrdx_uahc_depcmdpar2_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#a1c7a4ed7da5d108bbdb660fd247a0ad8">cn70xxp1</a>;
<a name="l02163"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#a4a5c5526e2e4acffdc0c945c457fb697">02163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar2__x_1_1cvmx__usbdrdx__uahc__depcmdpar2__x__s.html">cvmx_usbdrdx_uahc_depcmdpar2_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#a4a5c5526e2e4acffdc0c945c457fb697">cn73xx</a>;
<a name="l02164"></a><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#ac426aaa353457d1f84aebf2f75807bd4">02164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__depcmdpar2__x_1_1cvmx__usbdrdx__uahc__depcmdpar2__x__s.html">cvmx_usbdrdx_uahc_depcmdpar2_x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html#ac426aaa353457d1f84aebf2f75807bd4">cnf75xx</a>;
<a name="l02165"></a>02165 };
<a name="l02166"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2d5f5ac10a5165251d429a6b03a9d4dc">02166</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html" title="cvmx_usbdrd::_uahc_depcmdpar2_#">cvmx_usbdrdx_uahc_depcmdpar2_x</a> <a class="code" href="unioncvmx__usbdrdx__uahc__depcmdpar2__x.html" title="cvmx_usbdrd::_uahc_depcmdpar2_#">cvmx_usbdrdx_uahc_depcmdpar2_x_t</a>;
<a name="l02167"></a>02167 <span class="comment"></span>
<a name="l02168"></a>02168 <span class="comment">/**</span>
<a name="l02169"></a>02169 <span class="comment"> * cvmx_usbdrd#_uahc_devten</span>
<a name="l02170"></a>02170 <span class="comment"> *</span>
<a name="l02171"></a>02171 <span class="comment"> * This register controls the generation of Device-Specific events.</span>
<a name="l02172"></a>02172 <span class="comment"> * If an enable bit is set to 0, the event will not be generated.</span>
<a name="l02173"></a>02173 <span class="comment"> *</span>
<a name="l02174"></a>02174 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02175"></a>02175 <span class="comment"> */</span>
<a name="l02176"></a><a class="code" href="unioncvmx__usbdrdx__uahc__devten.html">02176</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__devten.html" title="cvmx_usbdrd::_uahc_devten">cvmx_usbdrdx_uahc_devten</a> {
<a name="l02177"></a><a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#a1e30754f9b522e401d3f939086971af3">02177</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#a1e30754f9b522e401d3f939086971af3">u32</a>;
<a name="l02178"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html">02178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html">cvmx_usbdrdx_uahc_devten_s</a> {
<a name="l02179"></a>02179 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02180"></a>02180 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a0b1c57910f6f57bb686b5cb3d300c1a1">reserved_13_31</a>               : 19;
<a name="l02181"></a>02181     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a8af2b33a6bfbd4aaa7e029623cc204d2">vndrdevtstrcveden</a>            : 1;  <span class="comment">/**&lt; Vendor device test LMP received event. */</span>
<a name="l02182"></a>02182     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#ab0dbe6e5221453fbd9f57a785d04aaba">reserved_10_11</a>               : 2;
<a name="l02183"></a>02183     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a1299174c88486ed7373e99f0877e9a95">errticerren</a>                  : 1;  <span class="comment">/**&lt; Erratic error event enable. */</span>
<a name="l02184"></a>02184     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a584829b36d8a5d146d41974f13eddb64">reserved_8_8</a>                 : 1;
<a name="l02185"></a>02185     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a1f5fa5479820697b33149720724b878e">sofen</a>                        : 1;  <span class="comment">/**&lt; Start of (micro)frame enable.</span>
<a name="l02186"></a>02186 <span class="comment">                                                         For debug purposes only; normally software must disable this event. */</span>
<a name="l02187"></a>02187     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#ac80e74a49dfdc0da7efcdd9b786db987">u3l2l1suspen</a>                 : 1;  <span class="comment">/**&lt; U3/L2-L1 suspend event enable. */</span>
<a name="l02188"></a>02188     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#ab2b3e9c63b06ac99467642d30b2d96fa">hibernationreqevten</a>          : 1;  <span class="comment">/**&lt; This bit enables/disables the generation of the hibernation request event. */</span>
<a name="l02189"></a>02189     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#aba2e055fd2d898a99bc17a6d205050bb">wkupevten</a>                    : 1;  <span class="comment">/**&lt; Resume/remote wakeup detected event enable. */</span>
<a name="l02190"></a>02190     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a60cf98fcf3dd5cb134f019abb73f6111">ulstcngen</a>                    : 1;  <span class="comment">/**&lt; USB/link state change event enable. */</span>
<a name="l02191"></a>02191     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a6c011bc1cf984f667e03c3d13c51b70d">connectdoneen</a>                : 1;  <span class="comment">/**&lt; Connection done enable. */</span>
<a name="l02192"></a>02192     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a08b62449aef0d9e8a32a601e965e638e">usbrsten</a>                     : 1;  <span class="comment">/**&lt; USB reset enable. */</span>
<a name="l02193"></a>02193     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a52a453ab2ebb2c8c5af554128a7b8ab9">disconnevten</a>                 : 1;  <span class="comment">/**&lt; Disconnect detected event enable. */</span>
<a name="l02194"></a>02194 <span class="preprocessor">#else</span>
<a name="l02195"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a52a453ab2ebb2c8c5af554128a7b8ab9">02195</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a52a453ab2ebb2c8c5af554128a7b8ab9">disconnevten</a>                 : 1;
<a name="l02196"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a08b62449aef0d9e8a32a601e965e638e">02196</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a08b62449aef0d9e8a32a601e965e638e">usbrsten</a>                     : 1;
<a name="l02197"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a6c011bc1cf984f667e03c3d13c51b70d">02197</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a6c011bc1cf984f667e03c3d13c51b70d">connectdoneen</a>                : 1;
<a name="l02198"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a60cf98fcf3dd5cb134f019abb73f6111">02198</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a60cf98fcf3dd5cb134f019abb73f6111">ulstcngen</a>                    : 1;
<a name="l02199"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#aba2e055fd2d898a99bc17a6d205050bb">02199</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#aba2e055fd2d898a99bc17a6d205050bb">wkupevten</a>                    : 1;
<a name="l02200"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#ab2b3e9c63b06ac99467642d30b2d96fa">02200</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#ab2b3e9c63b06ac99467642d30b2d96fa">hibernationreqevten</a>          : 1;
<a name="l02201"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#ac80e74a49dfdc0da7efcdd9b786db987">02201</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#ac80e74a49dfdc0da7efcdd9b786db987">u3l2l1suspen</a>                 : 1;
<a name="l02202"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a1f5fa5479820697b33149720724b878e">02202</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a1f5fa5479820697b33149720724b878e">sofen</a>                        : 1;
<a name="l02203"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a584829b36d8a5d146d41974f13eddb64">02203</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a584829b36d8a5d146d41974f13eddb64">reserved_8_8</a>                 : 1;
<a name="l02204"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a1299174c88486ed7373e99f0877e9a95">02204</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a1299174c88486ed7373e99f0877e9a95">errticerren</a>                  : 1;
<a name="l02205"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#ab0dbe6e5221453fbd9f57a785d04aaba">02205</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#ab0dbe6e5221453fbd9f57a785d04aaba">reserved_10_11</a>               : 2;
<a name="l02206"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a8af2b33a6bfbd4aaa7e029623cc204d2">02206</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a8af2b33a6bfbd4aaa7e029623cc204d2">vndrdevtstrcveden</a>            : 1;
<a name="l02207"></a><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a0b1c57910f6f57bb686b5cb3d300c1a1">02207</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html#a0b1c57910f6f57bb686b5cb3d300c1a1">reserved_13_31</a>               : 19;
<a name="l02208"></a>02208 <span class="preprocessor">#endif</span>
<a name="l02209"></a>02209 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#a0993e6001358e3bbd5178d88e23eaa43">s</a>;
<a name="l02210"></a><a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#a27032fd23ee860caf57ca75837adb369">02210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html">cvmx_usbdrdx_uahc_devten_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#a27032fd23ee860caf57ca75837adb369">cn70xx</a>;
<a name="l02211"></a><a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#a299f0ee031fec81eedb67f9e0d629f89">02211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html">cvmx_usbdrdx_uahc_devten_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#a299f0ee031fec81eedb67f9e0d629f89">cn70xxp1</a>;
<a name="l02212"></a><a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#ad5f823240e13b24a312d31087ae0126c">02212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html">cvmx_usbdrdx_uahc_devten_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#ad5f823240e13b24a312d31087ae0126c">cn73xx</a>;
<a name="l02213"></a><a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#a9ae6eac22cd49b8ca8b32c0acb9bdfaf">02213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__devten_1_1cvmx__usbdrdx__uahc__devten__s.html">cvmx_usbdrdx_uahc_devten_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__devten.html#a9ae6eac22cd49b8ca8b32c0acb9bdfaf">cnf75xx</a>;
<a name="l02214"></a>02214 };
<a name="l02215"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7b6b262a717278dfb10e6f7f66721917">02215</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__devten.html" title="cvmx_usbdrd::_uahc_devten">cvmx_usbdrdx_uahc_devten</a> <a class="code" href="unioncvmx__usbdrdx__uahc__devten.html" title="cvmx_usbdrd::_uahc_devten">cvmx_usbdrdx_uahc_devten_t</a>;
<a name="l02216"></a>02216 <span class="comment"></span>
<a name="l02217"></a>02217 <span class="comment">/**</span>
<a name="l02218"></a>02218 <span class="comment"> * cvmx_usbdrd#_uahc_dgcmd</span>
<a name="l02219"></a>02219 <span class="comment"> *</span>
<a name="l02220"></a>02220 <span class="comment"> * This register enables software to program the core using a single generic command interface to</span>
<a name="l02221"></a>02221 <span class="comment"> * send link management packets and notifications. This register contains command, control, and</span>
<a name="l02222"></a>02222 <span class="comment"> * status fields relevant to the current generic command, while the USBDRD()_UAHC_DGCMDPAR</span>
<a name="l02223"></a>02223 <span class="comment"> * register provides the command parameter.</span>
<a name="l02224"></a>02224 <span class="comment"> *</span>
<a name="l02225"></a>02225 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST] or</span>
<a name="l02226"></a>02226 <span class="comment"> * USBDRD()_UAHC_GCTL[CORESOFTRESET] or</span>
<a name="l02227"></a>02227 <span class="comment"> * USBDRD()_UAHC_USBCMD[HCRST] or USBDRD()_UAHC_USBCMD[LHCRST] or</span>
<a name="l02228"></a>02228 <span class="comment"> * USBDRD()_UAHC_DCTL[CSFTRST].</span>
<a name="l02229"></a>02229 <span class="comment"> */</span>
<a name="l02230"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html">02230</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html" title="cvmx_usbdrd::_uahc_dgcmd">cvmx_usbdrdx_uahc_dgcmd</a> {
<a name="l02231"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#a4459e04a69f271e807030b6832ed9813">02231</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#a4459e04a69f271e807030b6832ed9813">u32</a>;
<a name="l02232"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html">02232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html">cvmx_usbdrdx_uahc_dgcmd_s</a> {
<a name="l02233"></a>02233 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02234"></a>02234 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#abeb076bd893fb6f553563c03c11d928b">reserved_16_31</a>               : 16;
<a name="l02235"></a>02235     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#a0f3875e94fac1cfd1ca89b8e1b837462">cmdstatus</a>                    : 1;  <span class="comment">/**&lt; Command status.</span>
<a name="l02236"></a>02236 <span class="comment">                                                         0 = Indicates command success.</span>
<a name="l02237"></a>02237 <span class="comment">                                                         1 = CmdErr - Indicates that the device controller encountered an error</span>
<a name="l02238"></a>02238 <span class="comment">                                                            while processing the command. */</span>
<a name="l02239"></a>02239     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#a898afa416e98cb1e3d0e328d6b1f4f2a">reserved_11_14</a>               : 4;
<a name="l02240"></a>02240     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#ae684b9bc8ed64402e5c4459704033ffd">cmdact</a>                       : 1;  <span class="comment">/**&lt; Command active.</span>
<a name="l02241"></a>02241 <span class="comment">                                                         The software sets this bit to 1 to enable the device controller to execute the</span>
<a name="l02242"></a>02242 <span class="comment">                                                         generic command.</span>
<a name="l02243"></a>02243 <span class="comment">                                                         The device controller sets this bit to 0 after executing the command. */</span>
<a name="l02244"></a>02244     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#a3f93ee6ca281f20cb98ec0ed2edbf820">reserved_9_9</a>                 : 1;
<a name="l02245"></a>02245     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#adb6f3858cddfbfb17c15a001772b995c">cmdioc</a>                       : 1;  <span class="comment">/**&lt; Command interrupt on complete.</span>
<a name="l02246"></a>02246 <span class="comment">                                                         When this bit is set, the device controller issues a generic command</span>
<a name="l02247"></a>02247 <span class="comment">                                                         completion event after executing the command. Note that this interrupt is</span>
<a name="l02248"></a>02248 <span class="comment">                                                         mapped to USBDRD()_UAHC_DCFG[INTRNUM].</span>
<a name="l02249"></a>02249 <span class="comment">                                                         Note: This field must not set to 1 if the USBDRD()_UAHC_DCTL[RS] field is 0. */</span>
<a name="l02250"></a>02250     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#adbfd5b3479937e4a005db5d442ecb9c1">cmdtyp</a>                       : 8;  <span class="comment">/**&lt; Specifies the type of command the software driver is requesting the core to</span>
<a name="l02251"></a>02251 <span class="comment">                                                         perform. See USBDRD_UAHC_DGCMD_CMDTYPE_E for encodings and usage. */</span>
<a name="l02252"></a>02252 <span class="preprocessor">#else</span>
<a name="l02253"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#adbfd5b3479937e4a005db5d442ecb9c1">02253</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#adbfd5b3479937e4a005db5d442ecb9c1">cmdtyp</a>                       : 8;
<a name="l02254"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#adb6f3858cddfbfb17c15a001772b995c">02254</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#adb6f3858cddfbfb17c15a001772b995c">cmdioc</a>                       : 1;
<a name="l02255"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#a3f93ee6ca281f20cb98ec0ed2edbf820">02255</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#a3f93ee6ca281f20cb98ec0ed2edbf820">reserved_9_9</a>                 : 1;
<a name="l02256"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#ae684b9bc8ed64402e5c4459704033ffd">02256</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#ae684b9bc8ed64402e5c4459704033ffd">cmdact</a>                       : 1;
<a name="l02257"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#a898afa416e98cb1e3d0e328d6b1f4f2a">02257</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#a898afa416e98cb1e3d0e328d6b1f4f2a">reserved_11_14</a>               : 4;
<a name="l02258"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#a0f3875e94fac1cfd1ca89b8e1b837462">02258</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#a0f3875e94fac1cfd1ca89b8e1b837462">cmdstatus</a>                    : 1;
<a name="l02259"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#abeb076bd893fb6f553563c03c11d928b">02259</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html#abeb076bd893fb6f553563c03c11d928b">reserved_16_31</a>               : 16;
<a name="l02260"></a>02260 <span class="preprocessor">#endif</span>
<a name="l02261"></a>02261 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#ad6b087bef59f2b75aa1243a90a50a324">s</a>;
<a name="l02262"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#ab51716f3a57be4ef3210d0dfe2c4ddc1">02262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html">cvmx_usbdrdx_uahc_dgcmd_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#ab51716f3a57be4ef3210d0dfe2c4ddc1">cn70xx</a>;
<a name="l02263"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#a71d0ea3ca55d340ffff395a256f53e3d">02263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html">cvmx_usbdrdx_uahc_dgcmd_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#a71d0ea3ca55d340ffff395a256f53e3d">cn70xxp1</a>;
<a name="l02264"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#a3dfcfdc584784025c99822df086d5d9f">02264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html">cvmx_usbdrdx_uahc_dgcmd_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#a3dfcfdc584784025c99822df086d5d9f">cn73xx</a>;
<a name="l02265"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#aa0f7b7f84ea9603319501eaaa9285d10">02265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmd_1_1cvmx__usbdrdx__uahc__dgcmd__s.html">cvmx_usbdrdx_uahc_dgcmd_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html#aa0f7b7f84ea9603319501eaaa9285d10">cnf75xx</a>;
<a name="l02266"></a>02266 };
<a name="l02267"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7ffad8cb623bf97ba04b6cc54696d77e">02267</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html" title="cvmx_usbdrd::_uahc_dgcmd">cvmx_usbdrdx_uahc_dgcmd</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmd.html" title="cvmx_usbdrd::_uahc_dgcmd">cvmx_usbdrdx_uahc_dgcmd_t</a>;
<a name="l02268"></a>02268 <span class="comment"></span>
<a name="l02269"></a>02269 <span class="comment">/**</span>
<a name="l02270"></a>02270 <span class="comment"> * cvmx_usbdrd#_uahc_dgcmdpar</span>
<a name="l02271"></a>02271 <span class="comment"> *</span>
<a name="l02272"></a>02272 <span class="comment"> * This register indicates the device command parameter.</span>
<a name="l02273"></a>02273 <span class="comment"> * This must be programmed before or along with USBDRD()_UAHC_DGCMD.</span>
<a name="l02274"></a>02274 <span class="comment"> *</span>
<a name="l02275"></a>02275 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST] or</span>
<a name="l02276"></a>02276 <span class="comment"> * USBDRD()_UAHC_GCTL[CORESOFTRESET] or</span>
<a name="l02277"></a>02277 <span class="comment"> * USBDRD()_UAHC_USBCMD[HCRST] or USBDRD()_UAHC_USBCMD[LHCRST] or</span>
<a name="l02278"></a>02278 <span class="comment"> * USBDRD()_UAHC_DCTL[CSFTRST].</span>
<a name="l02279"></a>02279 <span class="comment"> */</span>
<a name="l02280"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html">02280</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html" title="cvmx_usbdrd::_uahc_dgcmdpar">cvmx_usbdrdx_uahc_dgcmdpar</a> {
<a name="l02281"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#a993a00d67a7fd1a8ad14a4e8d13a18e4">02281</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#a993a00d67a7fd1a8ad14a4e8d13a18e4">u32</a>;
<a name="l02282"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmdpar_1_1cvmx__usbdrdx__uahc__dgcmdpar__s.html">02282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmdpar_1_1cvmx__usbdrdx__uahc__dgcmdpar__s.html">cvmx_usbdrdx_uahc_dgcmdpar_s</a> {
<a name="l02283"></a>02283 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02284"></a>02284 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmdpar_1_1cvmx__usbdrdx__uahc__dgcmdpar__s.html#a8163e2c3b33bfbea25496df5bc448036">param</a>                        : 32; <span class="comment">/**&lt; Device generic command parameter.</span>
<a name="l02285"></a>02285 <span class="comment">                                                         Usage depends on which USBDRD()_UAHC_DGCMD[CMDTYPE] is used,</span>
<a name="l02286"></a>02286 <span class="comment">                                                         see usage notes in USBDRD_UAHC_DGCMD_CMDTYPE_E descriptions. */</span>
<a name="l02287"></a>02287 <span class="preprocessor">#else</span>
<a name="l02288"></a><a class="code" href="structcvmx__usbdrdx__uahc__dgcmdpar_1_1cvmx__usbdrdx__uahc__dgcmdpar__s.html#a8163e2c3b33bfbea25496df5bc448036">02288</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dgcmdpar_1_1cvmx__usbdrdx__uahc__dgcmdpar__s.html#a8163e2c3b33bfbea25496df5bc448036">param</a>                        : 32;
<a name="l02289"></a>02289 <span class="preprocessor">#endif</span>
<a name="l02290"></a>02290 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#ae3afbe15ad02652f08f0aeca0bffb3e9">s</a>;
<a name="l02291"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#a3ef725bebc6a7de955350ce8daf7b5ec">02291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmdpar_1_1cvmx__usbdrdx__uahc__dgcmdpar__s.html">cvmx_usbdrdx_uahc_dgcmdpar_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#a3ef725bebc6a7de955350ce8daf7b5ec">cn70xx</a>;
<a name="l02292"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#ad34f1e964b921f6dfea024daf27f1f7d">02292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmdpar_1_1cvmx__usbdrdx__uahc__dgcmdpar__s.html">cvmx_usbdrdx_uahc_dgcmdpar_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#ad34f1e964b921f6dfea024daf27f1f7d">cn70xxp1</a>;
<a name="l02293"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#af58f8d17ff2fe70b66342f0432e5544a">02293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmdpar_1_1cvmx__usbdrdx__uahc__dgcmdpar__s.html">cvmx_usbdrdx_uahc_dgcmdpar_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#af58f8d17ff2fe70b66342f0432e5544a">cn73xx</a>;
<a name="l02294"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#a57f6b09785356b291105100b1f587b1b">02294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dgcmdpar_1_1cvmx__usbdrdx__uahc__dgcmdpar__s.html">cvmx_usbdrdx_uahc_dgcmdpar_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html#a57f6b09785356b291105100b1f587b1b">cnf75xx</a>;
<a name="l02295"></a>02295 };
<a name="l02296"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2d46aedd60c2b7aecc5e82911c7ef5c2">02296</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html" title="cvmx_usbdrd::_uahc_dgcmdpar">cvmx_usbdrdx_uahc_dgcmdpar</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dgcmdpar.html" title="cvmx_usbdrd::_uahc_dgcmdpar">cvmx_usbdrdx_uahc_dgcmdpar_t</a>;
<a name="l02297"></a>02297 <span class="comment"></span>
<a name="l02298"></a>02298 <span class="comment">/**</span>
<a name="l02299"></a>02299 <span class="comment"> * cvmx_usbdrd#_uahc_dnctrl</span>
<a name="l02300"></a>02300 <span class="comment"> *</span>
<a name="l02301"></a>02301 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.4.</span>
<a name="l02302"></a>02302 <span class="comment"> *</span>
<a name="l02303"></a>02303 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l02304"></a>02304 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l02305"></a>02305 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l02306"></a>02306 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l02307"></a>02307 <span class="comment"> */</span>
<a name="l02308"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html">02308</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html" title="cvmx_usbdrd::_uahc_dnctrl">cvmx_usbdrdx_uahc_dnctrl</a> {
<a name="l02309"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#a259cc5c43db70cb93ad7817b8205ecfb">02309</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#a259cc5c43db70cb93ad7817b8205ecfb">u32</a>;
<a name="l02310"></a><a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html">02310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html">cvmx_usbdrdx_uahc_dnctrl_s</a> {
<a name="l02311"></a>02311 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02312"></a>02312 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html#a14b0bf7679e7b898bb91a09e65e6a533">reserved_16_31</a>               : 16;
<a name="l02313"></a>02313     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html#a8126217e19ebf1885e5fa3b4c8553eca">n</a>                            : 16; <span class="comment">/**&lt; Notification enable. */</span>
<a name="l02314"></a>02314 <span class="preprocessor">#else</span>
<a name="l02315"></a><a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html#a8126217e19ebf1885e5fa3b4c8553eca">02315</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html#a8126217e19ebf1885e5fa3b4c8553eca">n</a>                            : 16;
<a name="l02316"></a><a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html#a14b0bf7679e7b898bb91a09e65e6a533">02316</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html#a14b0bf7679e7b898bb91a09e65e6a533">reserved_16_31</a>               : 16;
<a name="l02317"></a>02317 <span class="preprocessor">#endif</span>
<a name="l02318"></a>02318 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#a7a6dd4cf700946f90a0317379254360b">s</a>;
<a name="l02319"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#afb68987676ff13fca1c4312c186a2a2b">02319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html">cvmx_usbdrdx_uahc_dnctrl_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#afb68987676ff13fca1c4312c186a2a2b">cn70xx</a>;
<a name="l02320"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#a01855aafaa0713a3029640dd6aae66be">02320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html">cvmx_usbdrdx_uahc_dnctrl_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#a01855aafaa0713a3029640dd6aae66be">cn70xxp1</a>;
<a name="l02321"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#a00967702b1c07d11dce257e6adef0be2">02321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html">cvmx_usbdrdx_uahc_dnctrl_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#a00967702b1c07d11dce257e6adef0be2">cn73xx</a>;
<a name="l02322"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#ac016e1dee60f638685545ad173b74a56">02322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dnctrl_1_1cvmx__usbdrdx__uahc__dnctrl__s.html">cvmx_usbdrdx_uahc_dnctrl_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html#ac016e1dee60f638685545ad173b74a56">cnf75xx</a>;
<a name="l02323"></a>02323 };
<a name="l02324"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#adc039d1dfa042d5310d9e6195df95cd7">02324</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html" title="cvmx_usbdrd::_uahc_dnctrl">cvmx_usbdrdx_uahc_dnctrl</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dnctrl.html" title="cvmx_usbdrd::_uahc_dnctrl">cvmx_usbdrdx_uahc_dnctrl_t</a>;
<a name="l02325"></a>02325 <span class="comment"></span>
<a name="l02326"></a>02326 <span class="comment">/**</span>
<a name="l02327"></a>02327 <span class="comment"> * cvmx_usbdrd#_uahc_dsts</span>
<a name="l02328"></a>02328 <span class="comment"> *</span>
<a name="l02329"></a>02329 <span class="comment"> * This register indicates the status of the device controller with respect to USB-related</span>
<a name="l02330"></a>02330 <span class="comment"> * events.</span>
<a name="l02331"></a>02331 <span class="comment"> *</span>
<a name="l02332"></a>02332 <span class="comment"> * This register can be reset by IOI reset or USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02333"></a>02333 <span class="comment"> */</span>
<a name="l02334"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html">02334</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html" title="cvmx_usbdrd::_uahc_dsts">cvmx_usbdrdx_uahc_dsts</a> {
<a name="l02335"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#ac18fbd596acb7936e5c319a729bbe8e7">02335</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#ac18fbd596acb7936e5c319a729bbe8e7">u32</a>;
<a name="l02336"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html">02336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html">cvmx_usbdrdx_uahc_dsts_s</a> {
<a name="l02337"></a>02337 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02338"></a>02338 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#afef87dd3d1a1097fa67d1c449b518a69">reserved_30_31</a>               : 2;
<a name="l02339"></a>02339     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a57c25d1781857d1ba8a0ac2bfef35df3">dcnrd</a>                        : 1;  <span class="comment">/**&lt; Device controller not ready.</span>
<a name="l02340"></a>02340 <span class="comment">                                                         Will always read-as-zero. */</span>
<a name="l02341"></a>02341     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a665f0d6568cd9ec5b78d3d4dec73326a">sre</a>                          : 1;  <span class="comment">/**&lt; Save/restore error.</span>
<a name="l02342"></a>02342 <span class="comment">                                                         This bit is currently not supported. */</span>
<a name="l02343"></a>02343     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a167ac6878e842916aec0a6ec54b41a5e">reserved_26_27</a>               : 2;
<a name="l02344"></a>02344     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a2c84e167d36b4fa92573e28ede3669c2">rss</a>                          : 1;  <span class="comment">/**&lt; Restore state status.</span>
<a name="l02345"></a>02345 <span class="comment">                                                         This bit is similar to the USBDRD()_USBSTS[RSS] in host mode.</span>
<a name="l02346"></a>02346 <span class="comment">                                                         When the controller has finished the restore process, it will complete the</span>
<a name="l02347"></a>02347 <span class="comment">                                                         command by setting RSS to 0.</span>
<a name="l02348"></a>02348 <span class="comment">                                                         Will always read-as-zero. */</span>
<a name="l02349"></a>02349     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a2c85c65ff416908a9bd3e1657ae0d8ac">sss</a>                          : 1;  <span class="comment">/**&lt; Save state status.</span>
<a name="l02350"></a>02350 <span class="comment">                                                         This bit is similar to the USBDRD()_UAHC_USBSTS[SSS] in host mode.</span>
<a name="l02351"></a>02351 <span class="comment">                                                         When the controller has finished the save process, it will complete the</span>
<a name="l02352"></a>02352 <span class="comment">                                                         command by setting SSS to 0.</span>
<a name="l02353"></a>02353 <span class="comment">                                                         Will always read-as-zero. */</span>
<a name="l02354"></a>02354     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a100446220693bac5f6319c77c28b01bb">coreidle</a>                     : 1;  <span class="comment">/**&lt; Core idle.</span>
<a name="l02355"></a>02355 <span class="comment">                                                         The bit indicates that the core finished transferring all RxFIFO data to</span>
<a name="l02356"></a>02356 <span class="comment">                                                         system memory, writing out all completed descriptors, and all event counts</span>
<a name="l02357"></a>02357 <span class="comment">                                                         are zero.</span>
<a name="l02358"></a>02358 <span class="comment">                                                         Note: While testing for Reset values, mask out the read value. This bit</span>
<a name="l02359"></a>02359 <span class="comment">                                                         represents the changing state of the core and does not hold a static value. */</span>
<a name="l02360"></a>02360     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a9053a456e43b11bc2a768052a69632c3">devctrlhlt</a>                   : 1;  <span class="comment">/**&lt; Device controller halted.</span>
<a name="l02361"></a>02361 <span class="comment">                                                         When 1, the core does not generate device events.</span>
<a name="l02362"></a>02362 <span class="comment">                                                         - This bit is set to 0 when the USBDRD()_UAHC_DCTL[RS] register is set to 1.</span>
<a name="l02363"></a>02363 <span class="comment">                                                         - The core sets this bit to 1 when, after software sets USBDRD()_UAHC_DCTL[RS] to 0,</span>
<a name="l02364"></a>02364 <span class="comment">                                                         the core is</span>
<a name="l02365"></a>02365 <span class="comment">                                                           idle and the lower layer finishes the disconnect process. */</span>
<a name="l02366"></a>02366     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#ae10690dc2b93288c59eab72b4187cf48">usblnkst</a>                     : 4;  <span class="comment">/**&lt; USB/link state.</span>
<a name="l02367"></a>02367 <span class="comment">                                                         In SuperSpeed mode, uses LTSSM State:</span>
<a name="l02368"></a>02368 <span class="comment">                                                            0x0 = U0.</span>
<a name="l02369"></a>02369 <span class="comment">                                                            0x1 = U1.</span>
<a name="l02370"></a>02370 <span class="comment">                                                            0x2 = U2.</span>
<a name="l02371"></a>02371 <span class="comment">                                                            0x3 = U3.</span>
<a name="l02372"></a>02372 <span class="comment">                                                            0x4 = SS_DIS.</span>
<a name="l02373"></a>02373 <span class="comment">                                                            0x5 = RX_DET.</span>
<a name="l02374"></a>02374 <span class="comment">                                                            0x6 = SS_INACT.</span>
<a name="l02375"></a>02375 <span class="comment">                                                            0x7 = POLL.</span>
<a name="l02376"></a>02376 <span class="comment">                                                            0x8 = RECOV.</span>
<a name="l02377"></a>02377 <span class="comment">                                                            0x9 = HRESET.</span>
<a name="l02378"></a>02378 <span class="comment">                                                            0xa = CMPLY.</span>
<a name="l02379"></a>02379 <span class="comment">                                                            0xb = LPBK.</span>
<a name="l02380"></a>02380 <span class="comment">                                                            0xf = Resume/Reset.</span>
<a name="l02381"></a>02381 <span class="comment">                                                            others: Reserved.</span>
<a name="l02382"></a>02382 <span class="comment">                                                         In High/Full/LowSpeed mode:</span>
<a name="l02383"></a>02383 <span class="comment">                                                            0x0 = On state.</span>
<a name="l02384"></a>02384 <span class="comment">                                                            0x2 = Sleep (L1) state.</span>
<a name="l02385"></a>02385 <span class="comment">                                                            0x3 = Suspend (L2) state.</span>
<a name="l02386"></a>02386 <span class="comment">                                                            0x4 = Disconnected state (Default state).</span>
<a name="l02387"></a>02387 <span class="comment">                                                            0x5 = Early Suspend state.</span>
<a name="l02388"></a>02388 <span class="comment">                                                            others: Reserved.</span>
<a name="l02389"></a>02389 <span class="comment">                                                         The link state resume/reset indicates that the core received a resume or</span>
<a name="l02390"></a>02390 <span class="comment">                                                         USB reset request from the host while the link was in hibernation. Software</span>
<a name="l02391"></a>02391 <span class="comment">                                                         must write &apos;8&apos; (recovery) to the USBDRD()_UAHC_DCTL[ULSTCHNGREQ] field to acknowledge</span>
<a name="l02392"></a>02392 <span class="comment">                                                         the resume/reset request. */</span>
<a name="l02393"></a>02393     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a207bb59c91dbdbec6c87cddb172da6b1">rxfifoempty</a>                  : 1;  <span class="comment">/**&lt; RxFIFO Empty Indication. */</span>
<a name="l02394"></a>02394     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#ab3a869282dfef92c0248547c5ab79b2c">soffn</a>                        : 14; <span class="comment">/**&lt; Frame/MicroFrame number of the received SOF.</span>
<a name="l02395"></a>02395 <span class="comment">                                                         When the core is operating at high-speed:</span>
<a name="l02396"></a>02396 <span class="comment">                                                           &lt;16:6&gt; = Frame number.</span>
<a name="l02397"></a>02397 <span class="comment">                                                           &lt;5:3&gt; = Microframe number.</span>
<a name="l02398"></a>02398 <span class="comment">                                                         When the core is operating at full-speed:</span>
<a name="l02399"></a>02399 <span class="comment">                                                           &lt;16:14&gt; = Not used, software can ignore these 3 bits.</span>
<a name="l02400"></a>02400 <span class="comment">                                                           &lt;13:3&gt; = Frame number. */</span>
<a name="l02401"></a>02401     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a90902061cb118c6cbb5f58171cbddf0e">connectspd</a>                   : 3;  <span class="comment">/**&lt; Connected speed.</span>
<a name="l02402"></a>02402 <span class="comment">                                                         Indicates the speed at which the controller core has come up after speed</span>
<a name="l02403"></a>02403 <span class="comment">                                                         detection through a chirp sequence.</span>
<a name="l02404"></a>02404 <span class="comment">                                                          0x0 = High-speed (PHY clock is running at 60 MHz).</span>
<a name="l02405"></a>02405 <span class="comment">                                                          0x1 = Full-speed (PHY clock is running at 60 MHz).</span>
<a name="l02406"></a>02406 <span class="comment">                                                          0x2 = Low-speed  (not supported).</span>
<a name="l02407"></a>02407 <span class="comment">                                                          0x3 = Full-speed (PHY clock is running at 48 MHz).</span>
<a name="l02408"></a>02408 <span class="comment">                                                          0x4 = SuperSpeed (PHY clock is running at 125 or 250 MHz). */</span>
<a name="l02409"></a>02409 <span class="preprocessor">#else</span>
<a name="l02410"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a90902061cb118c6cbb5f58171cbddf0e">02410</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a90902061cb118c6cbb5f58171cbddf0e">connectspd</a>                   : 3;
<a name="l02411"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#ab3a869282dfef92c0248547c5ab79b2c">02411</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#ab3a869282dfef92c0248547c5ab79b2c">soffn</a>                        : 14;
<a name="l02412"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a207bb59c91dbdbec6c87cddb172da6b1">02412</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a207bb59c91dbdbec6c87cddb172da6b1">rxfifoempty</a>                  : 1;
<a name="l02413"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#ae10690dc2b93288c59eab72b4187cf48">02413</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#ae10690dc2b93288c59eab72b4187cf48">usblnkst</a>                     : 4;
<a name="l02414"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a9053a456e43b11bc2a768052a69632c3">02414</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a9053a456e43b11bc2a768052a69632c3">devctrlhlt</a>                   : 1;
<a name="l02415"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a100446220693bac5f6319c77c28b01bb">02415</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a100446220693bac5f6319c77c28b01bb">coreidle</a>                     : 1;
<a name="l02416"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a2c85c65ff416908a9bd3e1657ae0d8ac">02416</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a2c85c65ff416908a9bd3e1657ae0d8ac">sss</a>                          : 1;
<a name="l02417"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a2c84e167d36b4fa92573e28ede3669c2">02417</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a2c84e167d36b4fa92573e28ede3669c2">rss</a>                          : 1;
<a name="l02418"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a167ac6878e842916aec0a6ec54b41a5e">02418</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a167ac6878e842916aec0a6ec54b41a5e">reserved_26_27</a>               : 2;
<a name="l02419"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a665f0d6568cd9ec5b78d3d4dec73326a">02419</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a665f0d6568cd9ec5b78d3d4dec73326a">sre</a>                          : 1;
<a name="l02420"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a57c25d1781857d1ba8a0ac2bfef35df3">02420</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#a57c25d1781857d1ba8a0ac2bfef35df3">dcnrd</a>                        : 1;
<a name="l02421"></a><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#afef87dd3d1a1097fa67d1c449b518a69">02421</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html#afef87dd3d1a1097fa67d1c449b518a69">reserved_30_31</a>               : 2;
<a name="l02422"></a>02422 <span class="preprocessor">#endif</span>
<a name="l02423"></a>02423 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#a18106ef4a8b033b99d27b5e7ffced583">s</a>;
<a name="l02424"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#ae75ab80564801e5e6380e681fbbf5905">02424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html">cvmx_usbdrdx_uahc_dsts_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#ae75ab80564801e5e6380e681fbbf5905">cn70xx</a>;
<a name="l02425"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#ad86fb52f30055fb0cdf6664cff1bef1a">02425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html">cvmx_usbdrdx_uahc_dsts_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#ad86fb52f30055fb0cdf6664cff1bef1a">cn70xxp1</a>;
<a name="l02426"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#a50bc4593f06236a9318b44595aebde46">02426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html">cvmx_usbdrdx_uahc_dsts_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#a50bc4593f06236a9318b44595aebde46">cn73xx</a>;
<a name="l02427"></a><a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#aaf428b802d5cfc57e56bf8a749f1dc9e">02427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__dsts_1_1cvmx__usbdrdx__uahc__dsts__s.html">cvmx_usbdrdx_uahc_dsts_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html#aaf428b802d5cfc57e56bf8a749f1dc9e">cnf75xx</a>;
<a name="l02428"></a>02428 };
<a name="l02429"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aad79086347200e4af2aa5657c8e15a30">02429</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html" title="cvmx_usbdrd::_uahc_dsts">cvmx_usbdrdx_uahc_dsts</a> <a class="code" href="unioncvmx__usbdrdx__uahc__dsts.html" title="cvmx_usbdrd::_uahc_dsts">cvmx_usbdrdx_uahc_dsts_t</a>;
<a name="l02430"></a>02430 <span class="comment"></span>
<a name="l02431"></a>02431 <span class="comment">/**</span>
<a name="l02432"></a>02432 <span class="comment"> * cvmx_usbdrd#_uahc_erdp#</span>
<a name="l02433"></a>02433 <span class="comment"> *</span>
<a name="l02434"></a>02434 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.3.3.</span>
<a name="l02435"></a>02435 <span class="comment"> *</span>
<a name="l02436"></a>02436 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l02437"></a>02437 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l02438"></a>02438 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l02439"></a>02439 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l02440"></a>02440 <span class="comment"> */</span>
<a name="l02441"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html">02441</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html" title="cvmx_usbdrd::_uahc_erdp#">cvmx_usbdrdx_uahc_erdpx</a> {
<a name="l02442"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#a3a5fde6a7e77496b9b2c2067b635a5d1">02442</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#a3a5fde6a7e77496b9b2c2067b635a5d1">u64</a>;
<a name="l02443"></a><a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html">02443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html">cvmx_usbdrdx_uahc_erdpx_s</a> {
<a name="l02444"></a>02444 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02445"></a>02445 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html#a2e4eacfb73463210a71b850272ff7108">erdp</a>                         : 60; <span class="comment">/**&lt; Event ring dequeue pointer bits &lt;63:4&gt;. */</span>
<a name="l02446"></a>02446     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html#a2f84c8102d116d9b29b01c2fa5b127c4">ehb</a>                          : 1;  <span class="comment">/**&lt; Event handler busy */</span>
<a name="l02447"></a>02447     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html#a572146e7165489bba99ada1315231463">desi</a>                         : 3;  <span class="comment">/**&lt; Dequeue ERST segment index. */</span>
<a name="l02448"></a>02448 <span class="preprocessor">#else</span>
<a name="l02449"></a><a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html#a572146e7165489bba99ada1315231463">02449</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html#a572146e7165489bba99ada1315231463">desi</a>                         : 3;
<a name="l02450"></a><a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html#a2f84c8102d116d9b29b01c2fa5b127c4">02450</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html#a2f84c8102d116d9b29b01c2fa5b127c4">ehb</a>                          : 1;
<a name="l02451"></a><a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html#a2e4eacfb73463210a71b850272ff7108">02451</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html#a2e4eacfb73463210a71b850272ff7108">erdp</a>                         : 60;
<a name="l02452"></a>02452 <span class="preprocessor">#endif</span>
<a name="l02453"></a>02453 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#ad0629009514cd013e9f2ff4e56f56782">s</a>;
<a name="l02454"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#a7b5d0617e056dd09e2f342f3fe410e26">02454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html">cvmx_usbdrdx_uahc_erdpx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#a7b5d0617e056dd09e2f342f3fe410e26">cn70xx</a>;
<a name="l02455"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#a9669592206eb808f102f1b2b67ccae6e">02455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html">cvmx_usbdrdx_uahc_erdpx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#a9669592206eb808f102f1b2b67ccae6e">cn70xxp1</a>;
<a name="l02456"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#aa24c41e4abee2167dabef9201a974fc7">02456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html">cvmx_usbdrdx_uahc_erdpx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#aa24c41e4abee2167dabef9201a974fc7">cn73xx</a>;
<a name="l02457"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#abcc5f26713c1b6c05ec9a5105c72b5c5">02457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erdpx_1_1cvmx__usbdrdx__uahc__erdpx__s.html">cvmx_usbdrdx_uahc_erdpx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html#abcc5f26713c1b6c05ec9a5105c72b5c5">cnf75xx</a>;
<a name="l02458"></a>02458 };
<a name="l02459"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a9d8c5a2c2a5cee3ff10b3e05f33b9817">02459</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html" title="cvmx_usbdrd::_uahc_erdp#">cvmx_usbdrdx_uahc_erdpx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__erdpx.html" title="cvmx_usbdrd::_uahc_erdp#">cvmx_usbdrdx_uahc_erdpx_t</a>;
<a name="l02460"></a>02460 <span class="comment"></span>
<a name="l02461"></a>02461 <span class="comment">/**</span>
<a name="l02462"></a>02462 <span class="comment"> * cvmx_usbdrd#_uahc_erstba#</span>
<a name="l02463"></a>02463 <span class="comment"> *</span>
<a name="l02464"></a>02464 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.3.2.</span>
<a name="l02465"></a>02465 <span class="comment"> *</span>
<a name="l02466"></a>02466 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l02467"></a>02467 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l02468"></a>02468 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l02469"></a>02469 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l02470"></a>02470 <span class="comment"> */</span>
<a name="l02471"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html">02471</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html" title="cvmx_usbdrd::_uahc_erstba#">cvmx_usbdrdx_uahc_erstbax</a> {
<a name="l02472"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#a768551c7e8a67a81d72fdc65703fa158">02472</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#a768551c7e8a67a81d72fdc65703fa158">u64</a>;
<a name="l02473"></a><a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html">02473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html">cvmx_usbdrdx_uahc_erstbax_s</a> {
<a name="l02474"></a>02474 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02475"></a>02475 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html#a1ffe8f5afc666a1968cdb8acf899e6b6">erstba</a>                       : 58; <span class="comment">/**&lt; Event-ring segment-table base-address bits&lt;63:6&gt;. */</span>
<a name="l02476"></a>02476     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html#a4cbf1e1022a917a1a8ddb30b023706be">reserved_0_5</a>                 : 6;
<a name="l02477"></a>02477 <span class="preprocessor">#else</span>
<a name="l02478"></a><a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html#a4cbf1e1022a917a1a8ddb30b023706be">02478</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html#a4cbf1e1022a917a1a8ddb30b023706be">reserved_0_5</a>                 : 6;
<a name="l02479"></a><a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html#a1ffe8f5afc666a1968cdb8acf899e6b6">02479</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html#a1ffe8f5afc666a1968cdb8acf899e6b6">erstba</a>                       : 58;
<a name="l02480"></a>02480 <span class="preprocessor">#endif</span>
<a name="l02481"></a>02481 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#a5b78a90479ae6866f0f20edc87ec7311">s</a>;
<a name="l02482"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#a3673361a5f235528b8ac4f7745e6621b">02482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html">cvmx_usbdrdx_uahc_erstbax_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#a3673361a5f235528b8ac4f7745e6621b">cn70xx</a>;
<a name="l02483"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#ac3bc75757a08eeb49a3e5ca25da89f7e">02483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html">cvmx_usbdrdx_uahc_erstbax_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#ac3bc75757a08eeb49a3e5ca25da89f7e">cn70xxp1</a>;
<a name="l02484"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#aa17098179a7b575f09ddbf0beba0252f">02484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html">cvmx_usbdrdx_uahc_erstbax_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#aa17098179a7b575f09ddbf0beba0252f">cn73xx</a>;
<a name="l02485"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#a0d5898b38e3f9396fb82b6834d949f84">02485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstbax_1_1cvmx__usbdrdx__uahc__erstbax__s.html">cvmx_usbdrdx_uahc_erstbax_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html#a0d5898b38e3f9396fb82b6834d949f84">cnf75xx</a>;
<a name="l02486"></a>02486 };
<a name="l02487"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8a6b762d2b9e37f16bbfcbd31fee0ca4">02487</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html" title="cvmx_usbdrd::_uahc_erstba#">cvmx_usbdrdx_uahc_erstbax</a> <a class="code" href="unioncvmx__usbdrdx__uahc__erstbax.html" title="cvmx_usbdrd::_uahc_erstba#">cvmx_usbdrdx_uahc_erstbax_t</a>;
<a name="l02488"></a>02488 <span class="comment"></span>
<a name="l02489"></a>02489 <span class="comment">/**</span>
<a name="l02490"></a>02490 <span class="comment"> * cvmx_usbdrd#_uahc_erstsz#</span>
<a name="l02491"></a>02491 <span class="comment"> *</span>
<a name="l02492"></a>02492 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.3.1.</span>
<a name="l02493"></a>02493 <span class="comment"> *</span>
<a name="l02494"></a>02494 <span class="comment"> * This register can be reset by NCB reset,</span>
<a name="l02495"></a>02495 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l02496"></a>02496 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l02497"></a>02497 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l02498"></a>02498 <span class="comment"> */</span>
<a name="l02499"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html">02499</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html" title="cvmx_usbdrd::_uahc_erstsz#">cvmx_usbdrdx_uahc_erstszx</a> {
<a name="l02500"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#af0bbabd6a6c706f5e4d0411e393d18b5">02500</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#af0bbabd6a6c706f5e4d0411e393d18b5">u32</a>;
<a name="l02501"></a><a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html">02501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html">cvmx_usbdrdx_uahc_erstszx_s</a> {
<a name="l02502"></a>02502 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02503"></a>02503 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html#a54506715df014531251896c33f5dcd1c">reserved_16_31</a>               : 16;
<a name="l02504"></a>02504     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html#a4572db5bd48e54b9e194962f0362d7a3">erstsz</a>                       : 16; <span class="comment">/**&lt; Event-ring segment-table size. */</span>
<a name="l02505"></a>02505 <span class="preprocessor">#else</span>
<a name="l02506"></a><a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html#a4572db5bd48e54b9e194962f0362d7a3">02506</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html#a4572db5bd48e54b9e194962f0362d7a3">erstsz</a>                       : 16;
<a name="l02507"></a><a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html#a54506715df014531251896c33f5dcd1c">02507</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html#a54506715df014531251896c33f5dcd1c">reserved_16_31</a>               : 16;
<a name="l02508"></a>02508 <span class="preprocessor">#endif</span>
<a name="l02509"></a>02509 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#a860d73d888ddfc005a3a2f3648de3326">s</a>;
<a name="l02510"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#ad46cc2451076051b4acd5405a81e8628">02510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html">cvmx_usbdrdx_uahc_erstszx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#ad46cc2451076051b4acd5405a81e8628">cn70xx</a>;
<a name="l02511"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#a575388fc79c3efce8bcbc252badb0c00">02511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html">cvmx_usbdrdx_uahc_erstszx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#a575388fc79c3efce8bcbc252badb0c00">cn70xxp1</a>;
<a name="l02512"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#aba7b86a720a54dffb05a2fd03337a0f3">02512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html">cvmx_usbdrdx_uahc_erstszx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#aba7b86a720a54dffb05a2fd03337a0f3">cn73xx</a>;
<a name="l02513"></a><a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#a035335e5a5e683813d9a20becc1f8da0">02513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__erstszx_1_1cvmx__usbdrdx__uahc__erstszx__s.html">cvmx_usbdrdx_uahc_erstszx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html#a035335e5a5e683813d9a20becc1f8da0">cnf75xx</a>;
<a name="l02514"></a>02514 };
<a name="l02515"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2b39fd7bfa7236dee11bde9e4a6062b7">02515</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html" title="cvmx_usbdrd::_uahc_erstsz#">cvmx_usbdrdx_uahc_erstszx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__erstszx.html" title="cvmx_usbdrd::_uahc_erstsz#">cvmx_usbdrdx_uahc_erstszx_t</a>;
<a name="l02516"></a>02516 <span class="comment"></span>
<a name="l02517"></a>02517 <span class="comment">/**</span>
<a name="l02518"></a>02518 <span class="comment"> * cvmx_usbdrd#_uahc_gbuserraddr</span>
<a name="l02519"></a>02519 <span class="comment"> *</span>
<a name="l02520"></a>02520 <span class="comment"> * When the AXI master bus returns error response, the SoC bus error is generated. In the host</span>
<a name="l02521"></a>02521 <span class="comment"> * mode, the host_system_err port indicates this condition. In addition, it is also indicated in</span>
<a name="l02522"></a>02522 <span class="comment"> * USBDRD()_UAHC_USBSTS[HSE]. Due to the nature of AXI, it is possible that multiple AXI</span>
<a name="l02523"></a>02523 <span class="comment"> * transactions</span>
<a name="l02524"></a>02524 <span class="comment"> * are active at a time. The host controller does not keep track of the start address of all</span>
<a name="l02525"></a>02525 <span class="comment"> * outstanding transactions. Instead, it keeps track of the start address of the DMA transfer</span>
<a name="l02526"></a>02526 <span class="comment"> * associated with all active transactions. It is this address that is reported in</span>
<a name="l02527"></a>02527 <span class="comment"> * USBDRD()_UAHC_GBUSERRADDR when a bus error occurs. For example, if the host controller</span>
<a name="l02528"></a>02528 <span class="comment"> * initiates a DMA</span>
<a name="l02529"></a>02529 <span class="comment"> * transfer to write 1 k of packet data starting at buffer address 0xABCD0000, and this DMA is</span>
<a name="l02530"></a>02530 <span class="comment"> * broken up into multiple 256 B bursts on the AXI, then if a bus error occurs on any of these</span>
<a name="l02531"></a>02531 <span class="comment"> * associated AXI transfers, USBDRD()_UAHC_GBUSERRADDR reflects the DMA start address of</span>
<a name="l02532"></a>02532 <span class="comment"> * 0xABCD0000</span>
<a name="l02533"></a>02533 <span class="comment"> * regardless of which AXI transaction received the error.</span>
<a name="l02534"></a>02534 <span class="comment"> *</span>
<a name="l02535"></a>02535 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02536"></a>02536 <span class="comment"> */</span>
<a name="l02537"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html">02537</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html" title="cvmx_usbdrd::_uahc_gbuserraddr">cvmx_usbdrdx_uahc_gbuserraddr</a> {
<a name="l02538"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a7b8927600d02ddbaee19ef8fcdfe9c15">02538</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a7b8927600d02ddbaee19ef8fcdfe9c15">u64</a>;
<a name="l02539"></a><a class="code" href="structcvmx__usbdrdx__uahc__gbuserraddr_1_1cvmx__usbdrdx__uahc__gbuserraddr__s.html">02539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gbuserraddr_1_1cvmx__usbdrdx__uahc__gbuserraddr__s.html">cvmx_usbdrdx_uahc_gbuserraddr_s</a> {
<a name="l02540"></a>02540 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02541"></a>02541 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gbuserraddr_1_1cvmx__usbdrdx__uahc__gbuserraddr__s.html#ad17502529039dce25dab8b5951e453b3">busaddr</a>                      : 64; <span class="comment">/**&lt; Bus address. Contains the first bus address that encountered an SoC bus error. It is valid</span>
<a name="l02542"></a>02542 <span class="comment">                                                         when the USBDRD()_UAHC_GSTS[BUSERRADDRVLD] = 1. It can only be cleared by resetting the</span>
<a name="l02543"></a>02543 <span class="comment">                                                         core. */</span>
<a name="l02544"></a>02544 <span class="preprocessor">#else</span>
<a name="l02545"></a><a class="code" href="structcvmx__usbdrdx__uahc__gbuserraddr_1_1cvmx__usbdrdx__uahc__gbuserraddr__s.html#ad17502529039dce25dab8b5951e453b3">02545</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gbuserraddr_1_1cvmx__usbdrdx__uahc__gbuserraddr__s.html#ad17502529039dce25dab8b5951e453b3">busaddr</a>                      : 64;
<a name="l02546"></a>02546 <span class="preprocessor">#endif</span>
<a name="l02547"></a>02547 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a82c38e67437a3cab8ad27fd997a0d02c">s</a>;
<a name="l02548"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a205de0ec98552f183f04f626301b9ca1">02548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gbuserraddr_1_1cvmx__usbdrdx__uahc__gbuserraddr__s.html">cvmx_usbdrdx_uahc_gbuserraddr_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a205de0ec98552f183f04f626301b9ca1">cn70xx</a>;
<a name="l02549"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a235c7b519dba473e9543d775acc02319">02549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gbuserraddr_1_1cvmx__usbdrdx__uahc__gbuserraddr__s.html">cvmx_usbdrdx_uahc_gbuserraddr_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a235c7b519dba473e9543d775acc02319">cn70xxp1</a>;
<a name="l02550"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a9ea5c038a2bce24faeb67d162a7cbf09">02550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gbuserraddr_1_1cvmx__usbdrdx__uahc__gbuserraddr__s.html">cvmx_usbdrdx_uahc_gbuserraddr_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a9ea5c038a2bce24faeb67d162a7cbf09">cn73xx</a>;
<a name="l02551"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a534ec787f4f1462e978c549e22b36bb6">02551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gbuserraddr_1_1cvmx__usbdrdx__uahc__gbuserraddr__s.html">cvmx_usbdrdx_uahc_gbuserraddr_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html#a534ec787f4f1462e978c549e22b36bb6">cnf75xx</a>;
<a name="l02552"></a>02552 };
<a name="l02553"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a3ef91c6616a48cd1f63b6d041ec1e584">02553</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html" title="cvmx_usbdrd::_uahc_gbuserraddr">cvmx_usbdrdx_uahc_gbuserraddr</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gbuserraddr.html" title="cvmx_usbdrd::_uahc_gbuserraddr">cvmx_usbdrdx_uahc_gbuserraddr_t</a>;
<a name="l02554"></a>02554 <span class="comment"></span>
<a name="l02555"></a>02555 <span class="comment">/**</span>
<a name="l02556"></a>02556 <span class="comment"> * cvmx_usbdrd#_uahc_gctl</span>
<a name="l02557"></a>02557 <span class="comment"> *</span>
<a name="l02558"></a>02558 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02559"></a>02559 <span class="comment"> *</span>
<a name="l02560"></a>02560 <span class="comment"> */</span>
<a name="l02561"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html">02561</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html" title="cvmx_usbdrd::_uahc_gctl">cvmx_usbdrdx_uahc_gctl</a> {
<a name="l02562"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a5806d82696fa7f18a6c977a523a700ad">02562</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a5806d82696fa7f18a6c977a523a700ad">u32</a>;
<a name="l02563"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html">02563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html">cvmx_usbdrdx_uahc_gctl_s</a> {
<a name="l02564"></a>02564 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02565"></a>02565 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a6c612ffb4d61b03dfa5bc10d0ebf8665">pwrdnscale</a>                   : 13; <span class="comment">/**&lt; Power down scale. The USB3 suspend-clock input replaces pipe3_rx_pclk as a clock source to</span>
<a name="l02566"></a>02566 <span class="comment">                                                         a small part of the USB3 core that operates when the SuperSpeed PHY is in its lowest power</span>
<a name="l02567"></a>02567 <span class="comment">                                                         (P3) state, and therefore does not provide a clock. This field specifies how many suspend-</span>
<a name="l02568"></a>02568 <span class="comment">                                                         clock periods fit into a 16 kHz clock period. When performing the division, round up the</span>
<a name="l02569"></a>02569 <span class="comment">                                                         remainder.</span>
<a name="l02570"></a>02570 <span class="comment">                                                         For example, when using an 32-bit PHY and 25-MHz suspend clock, PWRDNSCALE = 25000 kHz/16</span>
<a name="l02571"></a>02571 <span class="comment">                                                         kHz = 1563 (rounded up).</span>
<a name="l02572"></a>02572 <span class="comment">                                                         The minimum suspend-clock frequency is 32 KHz, and maximum suspend-clock frequency is 125</span>
<a name="l02573"></a>02573 <span class="comment">                                                         MHz.</span>
<a name="l02574"></a>02574 <span class="comment">                                                         The LTSSM uses suspend clock for 12-ms and 100-ms timers during suspend mode. According to</span>
<a name="l02575"></a>02575 <span class="comment">                                                         the USB 3.0 specification, the accuracy on these timers is 0% to +50%. 12 ms + 0~+50%</span>
<a name="l02576"></a>02576 <span class="comment">                                                         accuracy = 18 ms (Range is 12 ms - 18 ms)</span>
<a name="l02577"></a>02577 <span class="comment">                                                         100 ms + 0~+50% accuracy = 150 ms (Range is 100 ms - 150 ms).</span>
<a name="l02578"></a>02578 <span class="comment">                                                         The suspend clock accuracy requirement is:</span>
<a name="l02579"></a>02579 <span class="comment">                                                         _ (12,000/62.5) * (GCTL[31:19]) * actual suspend_clk_period should be between 12,000 and</span>
<a name="l02580"></a>02580 <span class="comment">                                                         18,000</span>
<a name="l02581"></a>02581 <span class="comment">                                                         _ (100,000/62.5) * (GCTL[31:19]) * actual suspend_clk_period should be between 100,000 and</span>
<a name="l02582"></a>02582 <span class="comment">                                                         150,000</span>
<a name="l02583"></a>02583 <span class="comment">                                                         For example, if your suspend_clk frequency varies from 7.5 MHz to 10.5 MHz, then the value</span>
<a name="l02584"></a>02584 <span class="comment">                                                         needs to programmed is: power down scale = 10500/16 = 657 (rounded up; and fastest</span>
<a name="l02585"></a>02585 <span class="comment">                                                         frequency used). */</span>
<a name="l02586"></a>02586     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ae71f830f20a82bfc1b4f0e9c25f3d0b7">masterfiltbypass</a>             : 1;  <span class="comment">/**&lt; Master filter bypass. Not relevant for Cavium&apos;s configuration. */</span>
<a name="l02587"></a>02587     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#abfbaaf151304be17de2c918244248e6a">bypssetaddr</a>                  : 1;  <span class="comment">/**&lt; Bypass SetAddress in Device Mode.</span>
<a name="l02588"></a>02588 <span class="comment">                                                         Always set to 0. */</span>
<a name="l02589"></a>02589     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a9d14c137d61d137f9ba4f729f6be5de1">u2rstecn</a>                     : 1;  <span class="comment">/**&lt; If the SuperSpeed connection fails during POLL or LMP exchange, the device connects</span>
<a name="l02590"></a>02590 <span class="comment">                                                         at non-SuperSpeed mode. If this bit is set, then device attempts three more times to</span>
<a name="l02591"></a>02591 <span class="comment">                                                         connect at SuperSpeed, even if it previously failed to operate in SuperSpeed mode.</span>
<a name="l02592"></a>02592 <span class="comment">                                                         This bit is only applicable in device mode. */</span>
<a name="l02593"></a>02593     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ac88cb08b4a2f30322aa80563498fcb4b">frmscldwn</a>                    : 2;  <span class="comment">/**&lt; Frame scale down. Scales down device view of a SOF/USOF/ITP duration.</span>
<a name="l02594"></a>02594 <span class="comment">                                                         For SuperSpeed/high-speed mode:</span>
<a name="l02595"></a>02595 <span class="comment">                                                         0x0 = Interval is 125 us.</span>
<a name="l02596"></a>02596 <span class="comment">                                                         0x1 = Interval is 62.5 us.</span>
<a name="l02597"></a>02597 <span class="comment">                                                         0x2 = Interval is 31.25 us.</span>
<a name="l02598"></a>02598 <span class="comment">                                                         0x3 = Interval is 15.625 us.</span>
<a name="l02599"></a>02599 <span class="comment">                                                         For full speed mode, the scale down value is multiplied by 8. */</span>
<a name="l02600"></a>02600     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ab6f854fdd8a32b00520117440337d216">prtcapdir</a>                    : 2;  <span class="comment">/**&lt; 0x1 = for Host configurations.</span>
<a name="l02601"></a>02601 <span class="comment">                                                         0x2 = for Device configurations. */</span>
<a name="l02602"></a>02602     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ad8e8c78002814a99d6ee167605771464">coresoftreset</a>                : 1;  <span class="comment">/**&lt; Core soft reset: 1 = soft reset to core, 0 = no soft reset.</span>
<a name="l02603"></a>02603 <span class="comment">                                                         Clears the interrupts and all the USBDRD()_UAHC_* CSRs except the</span>
<a name="l02604"></a>02604 <span class="comment">                                                         following registers: USBDRD()_UAHC_GCTL, USBDRD()_UAHC_GUCTL, USBDRD()_UAHC_GSTS,</span>
<a name="l02605"></a>02605 <span class="comment">                                                         USBDRD()_UAHC_GRLSID, USBDRD()_UAHC_GGPIO, USBDRD()_UAHC_GUID,</span>
<a name="l02606"></a>02606 <span class="comment">                                                         USBDRD()_UAHC_GUSB2PHYCFG(),</span>
<a name="l02607"></a>02607 <span class="comment">                                                         USBDRD()_UAHC_GUSB3PIPECTL().</span>
<a name="l02608"></a>02608 <span class="comment">                                                         When you reset PHYs (using USBDRD()_UAHC_GUSB2PHYCFG() or</span>
<a name="l02609"></a>02609 <span class="comment">                                                         USBDRD()_UAHC_GUSB3PIPECTL()), you must keep the core in reset state until PHY</span>
<a name="l02610"></a>02610 <span class="comment">                                                         clocks are stable. This controls the bus, RAM, and MAC domain resets. */</span>
<a name="l02611"></a>02611     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a8dac16c6d84fafe0fb757d57b5f964d8">sofitpsync</a>                   : 1;  <span class="comment">/**&lt; Synchronize ITP to reference clock. In host mode, if this bit is set to:</span>
<a name="l02612"></a>02612 <span class="comment">                                                         0 = The core keeps the UTMI/ULPI PHY on the first port in non-suspended state whenever</span>
<a name="l02613"></a>02613 <span class="comment">                                                         there is a SuperSpeed port that is not in Rx.Detect, SS.Disable, and U3 state.</span>
<a name="l02614"></a>02614 <span class="comment">                                                         1 = The core keeps the UTMI/ULPI PHY on the first port in non-suspended state whenever the</span>
<a name="l02615"></a>02615 <span class="comment">                                                         other non-SuperSpeed ports are not in suspended state.</span>
<a name="l02616"></a>02616 <span class="comment">                                                         This feature is useful because it saves power by suspending UTMI/ULPI when SuperSpeed only</span>
<a name="l02617"></a>02617 <span class="comment">                                                         is active and it helps resolve when the PHY does not transmit a host resume unless it is</span>
<a name="l02618"></a>02618 <span class="comment">                                                         placed in suspend state.</span>
<a name="l02619"></a>02619 <span class="comment">                                                         USBDRD()_UAHC_GUSB2PHYCFG()[SUSPHY] eventually decides to put the UTMI/ULPI PHY in to</span>
<a name="l02620"></a>02620 <span class="comment">                                                         suspend</span>
<a name="l02621"></a>02621 <span class="comment">                                                         state. In addition, when this bit is set to 1, the core generates ITP off of the REF_CLK-</span>
<a name="l02622"></a>02622 <span class="comment">                                                         based counter. Otherwise, ITP and SOF are generated off of UTMI/ULPI_CLK[0] based counter.</span>
<a name="l02623"></a>02623 <span class="comment">                                                         To program the reference clock period inside the core, refer to</span>
<a name="l02624"></a>02624 <span class="comment">                                                         USBDRD()_UAHC_GUCTL[REFCLKPER].</span>
<a name="l02625"></a>02625 <span class="comment">                                                         If you do not plan to ever use this feature or the</span>
<a name="l02626"></a>02626 <span class="comment">                                                         USBDRD()_UAHC_GFLADJ[GFLADJ_REFCLK_LPM_SEL]</span>
<a name="l02627"></a>02627 <span class="comment">                                                         feature, the minimum frequency for the ref_clk can be as low as 32 KHz. You can connect</span>
<a name="l02628"></a>02628 <span class="comment">                                                         the</span>
<a name="l02629"></a>02629 <span class="comment">                                                         SUSPEND_CLK (as low as 32 KHz) to REF_CLK.</span>
<a name="l02630"></a>02630 <span class="comment">                                                         If you plan to enable hardware-based LPM (PORTPMSC[HLE] = 1), this feature cannot be used.</span>
<a name="l02631"></a>02631 <span class="comment">                                                         Turn off this feature by setting this bit to zero and use the</span>
<a name="l02632"></a>02632 <span class="comment">                                                         USBDRD()_UAHC_GFLADJ[GFLADJ_REFCLK_LPM_SEL] feature.</span>
<a name="l02633"></a>02633 <span class="comment">                                                         If you set this bit to 1, the USBDRD()_UAHC_GUSB2PHYCFG() [U2_FREECLK_EXISTS] bit</span>
<a name="l02634"></a>02634 <span class="comment">                                                         must be set to 0. */</span>
<a name="l02635"></a>02635     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a5883109f457cbdae2158602804c1b3c4">u1u2timerscale</a>               : 1;  <span class="comment">/**&lt; Disable U1/U2 timer scaledown. If set to 1, along with SCALEDOWN = 0x1, disables the scale</span>
<a name="l02636"></a>02636 <span class="comment">                                                         down of U1/U2 inactive timer values.</span>
<a name="l02637"></a>02637 <span class="comment">                                                         This is for simulation mode only. */</span>
<a name="l02638"></a>02638     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#afc50e1913ab9f0850809c28bf086bac5">debugattach</a>                  : 1;  <span class="comment">/**&lt; Debug attach. When this bit is set:</span>
<a name="l02639"></a>02639 <span class="comment">                                                         * SuperSpeed link proceeds directly to the polling-link state (USBDRD()_UAHC_DCTL[RS] = 1)</span>
<a name="l02640"></a>02640 <span class="comment">                                                         without checking remote termination.</span>
<a name="l02641"></a>02641 <span class="comment">                                                         * Link LFPS polling timeout is infinite.</span>
<a name="l02642"></a>02642 <span class="comment">                                                         * Polling timeout during TS1 is infinite (in case link is waiting for TXEQ to finish). */</span>
<a name="l02643"></a>02643     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a9bff712cbf8ec6b25d21b9b3f5455d0d">ramclksel</a>                    : 2;  <span class="comment">/**&lt; RAM clock select. Always keep set to 0x0. */</span>
<a name="l02644"></a>02644     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a853dc798705493a0ac13b6d99ae946f4">scaledown</a>                    : 2;  <span class="comment">/**&lt; Scale-down mode. When scale-down mode is enabled for simulation, the core uses scaled-down</span>
<a name="l02645"></a>02645 <span class="comment">                                                         timing values, resulting in faster simulations. When scale-down mode is disabled, actual</span>
<a name="l02646"></a>02646 <span class="comment">                                                         timing values are used. This is required for hardware operation.</span>
<a name="l02647"></a>02647 <span class="comment">                                                         High-speed/full-speed/low-speed modes:</span>
<a name="l02648"></a>02648 <span class="comment">                                                         0x0 = Disables all scale-downs. Actual timing values are used.</span>
<a name="l02649"></a>02649 <span class="comment">                                                         0x1 = Enables scale-down of all timing values. These include:</span>
<a name="l02650"></a>02650 <span class="comment">                                                         * Speed enumeration.</span>
<a name="l02651"></a>02651 <span class="comment">                                                         * HNP/SRP.</span>
<a name="l02652"></a>02652 <span class="comment">                                                         * Suspend and resume.</span>
<a name="l02653"></a>02653 <span class="comment">                                                         0x2 = N/A</span>
<a name="l02654"></a>02654 <span class="comment">                                                         0x3 = Enables bits &lt;0&gt; and &lt;1&gt; scale-down timing values.</span>
<a name="l02655"></a>02655 <span class="comment">                                                         SuperSpeed mode:</span>
<a name="l02656"></a>02656 <span class="comment">                                                         0x0 = Disables all scale-downs. Actual timing values are used.</span>
<a name="l02657"></a>02657 <span class="comment">                                                         0x1 = Enables scaled down SuperSpeed timing and repeat values including:</span>
<a name="l02658"></a>02658 <span class="comment">                                                         * Number of TxEq training sequences reduce to eight.</span>
<a name="l02659"></a>02659 <span class="comment">                                                         * LFPS polling burst time reduce to 100 ns.</span>
<a name="l02660"></a>02660 <span class="comment">                                                         * LFPS warm reset receive reduce to 30 us. */</span>
<a name="l02661"></a>02661     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ab9a129aef70b8181076bfe27d388142f">disscramble</a>                  : 1;  <span class="comment">/**&lt; Disable scrambling. Transmit request to link partner on next transition to recovery or polling. */</span>
<a name="l02662"></a>02662     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a6ec820ce6ecd4d8539f960f3a98e87ab">u2exit_lfps</a>                  : 1;  <span class="comment">/**&lt; LFPS U2 exit.</span>
<a name="l02663"></a>02663 <span class="comment">                                                         0 = The link treats 248 ns LFPS as a valid U2 exit.</span>
<a name="l02664"></a>02664 <span class="comment">                                                         1 = The link waits for 8 us of LFPS before it detects a valid U2 exit.</span>
<a name="l02665"></a>02665 <span class="comment">                                                         This bit is added to improve interoperability with a third party host controller. This</span>
<a name="l02666"></a>02666 <span class="comment">                                                         host controller in U2 state while performing receiver detection generates an LFPS glitch</span>
<a name="l02667"></a>02667 <span class="comment">                                                         of about 4s duration. This causes the device to exit from U2 state because the LFPS filter</span>
<a name="l02668"></a>02668 <span class="comment">                                                         value is 248 ns. With the new functionality enabled, the device can stay in U2 while</span>
<a name="l02669"></a>02669 <span class="comment">                                                         ignoring this glitch from the host controller. */</span>
<a name="l02670"></a>02670     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#aea045af9dcb7a3e8198771af2f45708a">reserved_1_1</a>                 : 1;
<a name="l02671"></a>02671     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a71374f8fb97d535b44ca31992f3a3ef6">dsblclkgtng</a>                  : 1;  <span class="comment">/**&lt; Disable clock gating. When set to 1 and the core is in low power mode, internal clock</span>
<a name="l02672"></a>02672 <span class="comment">                                                         gating is disabled, which means the clocks are always running. This bit can be set to 1</span>
<a name="l02673"></a>02673 <span class="comment">                                                         after power-up reset. */</span>
<a name="l02674"></a>02674 <span class="preprocessor">#else</span>
<a name="l02675"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a71374f8fb97d535b44ca31992f3a3ef6">02675</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a71374f8fb97d535b44ca31992f3a3ef6">dsblclkgtng</a>                  : 1;
<a name="l02676"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#aea045af9dcb7a3e8198771af2f45708a">02676</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#aea045af9dcb7a3e8198771af2f45708a">reserved_1_1</a>                 : 1;
<a name="l02677"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a6ec820ce6ecd4d8539f960f3a98e87ab">02677</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a6ec820ce6ecd4d8539f960f3a98e87ab">u2exit_lfps</a>                  : 1;
<a name="l02678"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ab9a129aef70b8181076bfe27d388142f">02678</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ab9a129aef70b8181076bfe27d388142f">disscramble</a>                  : 1;
<a name="l02679"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a853dc798705493a0ac13b6d99ae946f4">02679</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a853dc798705493a0ac13b6d99ae946f4">scaledown</a>                    : 2;
<a name="l02680"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a9bff712cbf8ec6b25d21b9b3f5455d0d">02680</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a9bff712cbf8ec6b25d21b9b3f5455d0d">ramclksel</a>                    : 2;
<a name="l02681"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#afc50e1913ab9f0850809c28bf086bac5">02681</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#afc50e1913ab9f0850809c28bf086bac5">debugattach</a>                  : 1;
<a name="l02682"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a5883109f457cbdae2158602804c1b3c4">02682</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a5883109f457cbdae2158602804c1b3c4">u1u2timerscale</a>               : 1;
<a name="l02683"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a8dac16c6d84fafe0fb757d57b5f964d8">02683</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a8dac16c6d84fafe0fb757d57b5f964d8">sofitpsync</a>                   : 1;
<a name="l02684"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ad8e8c78002814a99d6ee167605771464">02684</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ad8e8c78002814a99d6ee167605771464">coresoftreset</a>                : 1;
<a name="l02685"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ab6f854fdd8a32b00520117440337d216">02685</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ab6f854fdd8a32b00520117440337d216">prtcapdir</a>                    : 2;
<a name="l02686"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ac88cb08b4a2f30322aa80563498fcb4b">02686</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ac88cb08b4a2f30322aa80563498fcb4b">frmscldwn</a>                    : 2;
<a name="l02687"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a9d14c137d61d137f9ba4f729f6be5de1">02687</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a9d14c137d61d137f9ba4f729f6be5de1">u2rstecn</a>                     : 1;
<a name="l02688"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#abfbaaf151304be17de2c918244248e6a">02688</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#abfbaaf151304be17de2c918244248e6a">bypssetaddr</a>                  : 1;
<a name="l02689"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ae71f830f20a82bfc1b4f0e9c25f3d0b7">02689</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#ae71f830f20a82bfc1b4f0e9c25f3d0b7">masterfiltbypass</a>             : 1;
<a name="l02690"></a><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a6c612ffb4d61b03dfa5bc10d0ebf8665">02690</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html#a6c612ffb4d61b03dfa5bc10d0ebf8665">pwrdnscale</a>                   : 13;
<a name="l02691"></a>02691 <span class="preprocessor">#endif</span>
<a name="l02692"></a>02692 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#ae1ad2317da5ee8c6a5055045bfabbcd3">s</a>;
<a name="l02693"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a1d4497f31f587932f54ddc8c1dd82482">02693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html">cvmx_usbdrdx_uahc_gctl_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a1d4497f31f587932f54ddc8c1dd82482">cn70xx</a>;
<a name="l02694"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a0c1a20cca192c9eab009dad91e3d8961">02694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html">cvmx_usbdrdx_uahc_gctl_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a0c1a20cca192c9eab009dad91e3d8961">cn70xxp1</a>;
<a name="l02695"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a635a28cef03097665375f5053322f424">02695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html">cvmx_usbdrdx_uahc_gctl_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a635a28cef03097665375f5053322f424">cn73xx</a>;
<a name="l02696"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a4241d0bf6568f5cc85a036feed05543d">02696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gctl_1_1cvmx__usbdrdx__uahc__gctl__s.html">cvmx_usbdrdx_uahc_gctl_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html#a4241d0bf6568f5cc85a036feed05543d">cnf75xx</a>;
<a name="l02697"></a>02697 };
<a name="l02698"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#adcbd5a53f246c905ff871cdc4f3ea362">02698</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html" title="cvmx_usbdrd::_uahc_gctl">cvmx_usbdrdx_uahc_gctl</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gctl.html" title="cvmx_usbdrd::_uahc_gctl">cvmx_usbdrdx_uahc_gctl_t</a>;
<a name="l02699"></a>02699 <span class="comment"></span>
<a name="l02700"></a>02700 <span class="comment">/**</span>
<a name="l02701"></a>02701 <span class="comment"> * cvmx_usbdrd#_uahc_gdbgbmu</span>
<a name="l02702"></a>02702 <span class="comment"> *</span>
<a name="l02703"></a>02703 <span class="comment"> * See description in USBDRD()_UAHC_GDBGFIFOSPACE.</span>
<a name="l02704"></a>02704 <span class="comment"> *</span>
<a name="l02705"></a>02705 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02706"></a>02706 <span class="comment"> */</span>
<a name="l02707"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html">02707</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html" title="cvmx_usbdrd::_uahc_gdbgbmu">cvmx_usbdrdx_uahc_gdbgbmu</a> {
<a name="l02708"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#a9e1f4f9e74f7a9a0e709881d90fd2ca4">02708</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#a9e1f4f9e74f7a9a0e709881d90fd2ca4">u32</a>;
<a name="l02709"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html">02709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html">cvmx_usbdrdx_uahc_gdbgbmu_s</a> {
<a name="l02710"></a>02710 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02711"></a>02711 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html#ad6dce659a39fbedc318feee0f5c95579">bmu_bcu_dbg</a>                  : 24; <span class="comment">/**&lt; BMU_BCU debug information. */</span>
<a name="l02712"></a>02712     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html#a4b7eb0b2c4ac1cdb7f0dea52c204bc0e">bmu_dcu_dbg</a>                  : 4;  <span class="comment">/**&lt; BMU_DCU debug information. */</span>
<a name="l02713"></a>02713     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html#aa10048537ac91b6943913c74377967c3">bmu_ccu_dbg</a>                  : 4;  <span class="comment">/**&lt; BMU_CCU debug information. */</span>
<a name="l02714"></a>02714 <span class="preprocessor">#else</span>
<a name="l02715"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html#aa10048537ac91b6943913c74377967c3">02715</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html#aa10048537ac91b6943913c74377967c3">bmu_ccu_dbg</a>                  : 4;
<a name="l02716"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html#a4b7eb0b2c4ac1cdb7f0dea52c204bc0e">02716</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html#a4b7eb0b2c4ac1cdb7f0dea52c204bc0e">bmu_dcu_dbg</a>                  : 4;
<a name="l02717"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html#ad6dce659a39fbedc318feee0f5c95579">02717</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html#ad6dce659a39fbedc318feee0f5c95579">bmu_bcu_dbg</a>                  : 24;
<a name="l02718"></a>02718 <span class="preprocessor">#endif</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#a684af016f2039fa51d04df4ddc86ffab">s</a>;
<a name="l02720"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#afc40047644786f869df1d0d905477edd">02720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html">cvmx_usbdrdx_uahc_gdbgbmu_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#afc40047644786f869df1d0d905477edd">cn70xx</a>;
<a name="l02721"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#a2101260583b8227ccb3aa1629410992b">02721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html">cvmx_usbdrdx_uahc_gdbgbmu_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#a2101260583b8227ccb3aa1629410992b">cn70xxp1</a>;
<a name="l02722"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#aa23e8be416eb8008c2a8df7e086a9bd1">02722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html">cvmx_usbdrdx_uahc_gdbgbmu_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#aa23e8be416eb8008c2a8df7e086a9bd1">cn73xx</a>;
<a name="l02723"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#a7a4e862fb10bec08047b016fd57fb901">02723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgbmu_1_1cvmx__usbdrdx__uahc__gdbgbmu__s.html">cvmx_usbdrdx_uahc_gdbgbmu_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html#a7a4e862fb10bec08047b016fd57fb901">cnf75xx</a>;
<a name="l02724"></a>02724 };
<a name="l02725"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a135b9c532cf795ffc35a6d529c6a3f9c">02725</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html" title="cvmx_usbdrd::_uahc_gdbgbmu">cvmx_usbdrdx_uahc_gdbgbmu</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgbmu.html" title="cvmx_usbdrd::_uahc_gdbgbmu">cvmx_usbdrdx_uahc_gdbgbmu_t</a>;
<a name="l02726"></a>02726 <span class="comment"></span>
<a name="l02727"></a>02727 <span class="comment">/**</span>
<a name="l02728"></a>02728 <span class="comment"> * cvmx_usbdrd#_uahc_gdbgepinfo</span>
<a name="l02729"></a>02729 <span class="comment"> *</span>
<a name="l02730"></a>02730 <span class="comment"> * See description in USBDRD()_UAHC_GDBGFIFOSPACE.</span>
<a name="l02731"></a>02731 <span class="comment"> *</span>
<a name="l02732"></a>02732 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02733"></a>02733 <span class="comment"> */</span>
<a name="l02734"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html">02734</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html" title="cvmx_usbdrd::_uahc_gdbgepinfo">cvmx_usbdrdx_uahc_gdbgepinfo</a> {
<a name="l02735"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#a46708c5732b138270b4f7e94af492f49">02735</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#a46708c5732b138270b4f7e94af492f49">u64</a>;
<a name="l02736"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgepinfo_1_1cvmx__usbdrdx__uahc__gdbgepinfo__s.html">02736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgepinfo_1_1cvmx__usbdrdx__uahc__gdbgepinfo__s.html">cvmx_usbdrdx_uahc_gdbgepinfo_s</a> {
<a name="l02737"></a>02737 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02738"></a>02738 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgepinfo_1_1cvmx__usbdrdx__uahc__gdbgepinfo__s.html#a169cf0144b927dcea36d9fd58c81fb0d">endpt_dbg</a>                    : 64; <span class="comment">/**&lt; Endpoint debug information. */</span>
<a name="l02739"></a>02739 <span class="preprocessor">#else</span>
<a name="l02740"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgepinfo_1_1cvmx__usbdrdx__uahc__gdbgepinfo__s.html#a169cf0144b927dcea36d9fd58c81fb0d">02740</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgepinfo_1_1cvmx__usbdrdx__uahc__gdbgepinfo__s.html#a169cf0144b927dcea36d9fd58c81fb0d">endpt_dbg</a>                    : 64;
<a name="l02741"></a>02741 <span class="preprocessor">#endif</span>
<a name="l02742"></a>02742 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#a92d7073e8ad661dc7c37a5a6cce41cda">s</a>;
<a name="l02743"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#a9716c602c2a155db03b17f86f4aa8786">02743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgepinfo_1_1cvmx__usbdrdx__uahc__gdbgepinfo__s.html">cvmx_usbdrdx_uahc_gdbgepinfo_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#a9716c602c2a155db03b17f86f4aa8786">cn70xx</a>;
<a name="l02744"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#ad6d5bf2b8ec5764440b42d265aace59d">02744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgepinfo_1_1cvmx__usbdrdx__uahc__gdbgepinfo__s.html">cvmx_usbdrdx_uahc_gdbgepinfo_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#ad6d5bf2b8ec5764440b42d265aace59d">cn70xxp1</a>;
<a name="l02745"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#ad9914ec53f005c4fb77105639353bf31">02745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgepinfo_1_1cvmx__usbdrdx__uahc__gdbgepinfo__s.html">cvmx_usbdrdx_uahc_gdbgepinfo_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#ad9914ec53f005c4fb77105639353bf31">cn73xx</a>;
<a name="l02746"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#af61331b9ec39a870e83a5a9418c09a04">02746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgepinfo_1_1cvmx__usbdrdx__uahc__gdbgepinfo__s.html">cvmx_usbdrdx_uahc_gdbgepinfo_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html#af61331b9ec39a870e83a5a9418c09a04">cnf75xx</a>;
<a name="l02747"></a>02747 };
<a name="l02748"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a5c7703bf49ad29536c41a8b49c617524">02748</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html" title="cvmx_usbdrd::_uahc_gdbgepinfo">cvmx_usbdrdx_uahc_gdbgepinfo</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgepinfo.html" title="cvmx_usbdrd::_uahc_gdbgepinfo">cvmx_usbdrdx_uahc_gdbgepinfo_t</a>;
<a name="l02749"></a>02749 <span class="comment"></span>
<a name="l02750"></a>02750 <span class="comment">/**</span>
<a name="l02751"></a>02751 <span class="comment"> * cvmx_usbdrd#_uahc_gdbgfifospace</span>
<a name="l02752"></a>02752 <span class="comment"> *</span>
<a name="l02753"></a>02753 <span class="comment"> * This register is for debug purposes. It provides debug information on the internal status and</span>
<a name="l02754"></a>02754 <span class="comment"> * state machines. Global debug registers have design-specific information, and are used by state</span>
<a name="l02755"></a>02755 <span class="comment"> * machines. Global debug registers have design-specific information, and are used for debugging</span>
<a name="l02756"></a>02756 <span class="comment"> * purposes. These registers are not intended to be used by the customer. If any debug assistance</span>
<a name="l02757"></a>02757 <span class="comment"> * is needed for the silicon, contact customer support with a dump of these registers.</span>
<a name="l02758"></a>02758 <span class="comment"> *</span>
<a name="l02759"></a>02759 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02760"></a>02760 <span class="comment"> */</span>
<a name="l02761"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html">02761</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html" title="cvmx_usbdrd::_uahc_gdbgfifospace">cvmx_usbdrdx_uahc_gdbgfifospace</a> {
<a name="l02762"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#a91a948ab87a2d72d820538874078d5a4">02762</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#a91a948ab87a2d72d820538874078d5a4">u32</a>;
<a name="l02763"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html">02763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html">cvmx_usbdrdx_uahc_gdbgfifospace_s</a> {
<a name="l02764"></a>02764 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02765"></a>02765 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html#acddca1f8d43c2ad01c2b820547d2a8ad">spaceavailable</a>               : 16; <span class="comment">/**&lt; Space available in the selected FIFO. */</span>
<a name="l02766"></a>02766     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html#a5ec8bca887b8df00bbbcaa0b4d515c61">reserved_8_15</a>                : 8;
<a name="l02767"></a>02767     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html#aa4b7d8e764aa47a6d4f1c2a6f22c79dc">select</a>                       : 8;  <span class="comment">/**&lt; FIFO/queue select/port-select.</span>
<a name="l02768"></a>02768 <span class="comment">                                                         FIFO/queue select: &lt;7:5&gt; indicates the FIFO/queue type; &lt;4:0&gt; indicates the FIFO/queue</span>
<a name="l02769"></a>02769 <span class="comment">                                                         number.</span>
<a name="l02770"></a>02770 <span class="comment">                                                         For example, 0x21 refers to RxFIFO_1, and 0x5E refers to TxReqQ_30.</span>
<a name="l02771"></a>02771 <span class="comment">                                                         0x1F-0x0: TxFIFO_31 to TxFIFO_0.</span>
<a name="l02772"></a>02772 <span class="comment">                                                         0x3F-0x20: RxFIFO_31 to RxFIFO_0.</span>
<a name="l02773"></a>02773 <span class="comment">                                                         0x5F-0x40: TxReqQ_31 to TxReqQ_0.</span>
<a name="l02774"></a>02774 <span class="comment">                                                         0x7F-0x60: RxReqQ_31 to RxReqQ_0.</span>
<a name="l02775"></a>02775 <span class="comment">                                                         0x9F-0x80: RxInfoQ_31 to RxInfoQ_0.</span>
<a name="l02776"></a>02776 <span class="comment">                                                         0xA0: DescFetchQ.</span>
<a name="l02777"></a>02777 <span class="comment">                                                         0xA1: EventQ.</span>
<a name="l02778"></a>02778 <span class="comment">                                                         0xA2: ProtocolStatusQ.</span>
<a name="l02779"></a>02779 <span class="comment">                                                         Port-select: &lt;3:0&gt; selects the port-number when accessing USBDRD()_UAHC_GDBGLTSSM. */</span>
<a name="l02780"></a>02780 <span class="preprocessor">#else</span>
<a name="l02781"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html#aa4b7d8e764aa47a6d4f1c2a6f22c79dc">02781</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html#aa4b7d8e764aa47a6d4f1c2a6f22c79dc">select</a>                       : 8;
<a name="l02782"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html#a5ec8bca887b8df00bbbcaa0b4d515c61">02782</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html#a5ec8bca887b8df00bbbcaa0b4d515c61">reserved_8_15</a>                : 8;
<a name="l02783"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html#acddca1f8d43c2ad01c2b820547d2a8ad">02783</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html#acddca1f8d43c2ad01c2b820547d2a8ad">spaceavailable</a>               : 16;
<a name="l02784"></a>02784 <span class="preprocessor">#endif</span>
<a name="l02785"></a>02785 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#ae3426019b9e8f64decf925780174a66e">s</a>;
<a name="l02786"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#a2843c7a39e95a79237cecef7d2fd3a9f">02786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html">cvmx_usbdrdx_uahc_gdbgfifospace_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#a2843c7a39e95a79237cecef7d2fd3a9f">cn70xx</a>;
<a name="l02787"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#a076c82c1a111b16091a605428601a018">02787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html">cvmx_usbdrdx_uahc_gdbgfifospace_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#a076c82c1a111b16091a605428601a018">cn70xxp1</a>;
<a name="l02788"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#ad331a0fd459572b74e18816d838a93a4">02788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html">cvmx_usbdrdx_uahc_gdbgfifospace_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#ad331a0fd459572b74e18816d838a93a4">cn73xx</a>;
<a name="l02789"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#a58c61eb787eae89b39790ee410c3ac17">02789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgfifospace_1_1cvmx__usbdrdx__uahc__gdbgfifospace__s.html">cvmx_usbdrdx_uahc_gdbgfifospace_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html#a58c61eb787eae89b39790ee410c3ac17">cnf75xx</a>;
<a name="l02790"></a>02790 };
<a name="l02791"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a3198da4963b1279c1610f4b166d9484b">02791</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html" title="cvmx_usbdrd::_uahc_gdbgfifospace">cvmx_usbdrdx_uahc_gdbgfifospace</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgfifospace.html" title="cvmx_usbdrd::_uahc_gdbgfifospace">cvmx_usbdrdx_uahc_gdbgfifospace_t</a>;
<a name="l02792"></a>02792 <span class="comment"></span>
<a name="l02793"></a>02793 <span class="comment">/**</span>
<a name="l02794"></a>02794 <span class="comment"> * cvmx_usbdrd#_uahc_gdbglnmcc</span>
<a name="l02795"></a>02795 <span class="comment"> *</span>
<a name="l02796"></a>02796 <span class="comment"> * See description in USBDRD()_UAHC_GDBGFIFOSPACE.</span>
<a name="l02797"></a>02797 <span class="comment"> *</span>
<a name="l02798"></a>02798 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02799"></a>02799 <span class="comment"> */</span>
<a name="l02800"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html">02800</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html" title="cvmx_usbdrd::_uahc_gdbglnmcc">cvmx_usbdrdx_uahc_gdbglnmcc</a> {
<a name="l02801"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#af0653e06364bfe3f1678b89b54123a51">02801</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#af0653e06364bfe3f1678b89b54123a51">u32</a>;
<a name="l02802"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html">02802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html">cvmx_usbdrdx_uahc_gdbglnmcc_s</a> {
<a name="l02803"></a>02803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02804"></a>02804 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html#a80016e7d06fafb39a2277142e269d69e">reserved_9_31</a>                : 23;
<a name="l02805"></a>02805     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html#a8490047247a32388e338445d2d8c1612">lnmcc_berc</a>                   : 9;  <span class="comment">/**&lt; This field indicates the bit-error-rate information for the port selected in</span>
<a name="l02806"></a>02806 <span class="comment">                                                         USBDRD()_UAHC_GDBGFIFOSPACE[SELECT] (port-select).</span>
<a name="l02807"></a>02807 <span class="comment">                                                         This field is for debug purposes only. */</span>
<a name="l02808"></a>02808 <span class="preprocessor">#else</span>
<a name="l02809"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html#a8490047247a32388e338445d2d8c1612">02809</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html#a8490047247a32388e338445d2d8c1612">lnmcc_berc</a>                   : 9;
<a name="l02810"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html#a80016e7d06fafb39a2277142e269d69e">02810</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html#a80016e7d06fafb39a2277142e269d69e">reserved_9_31</a>                : 23;
<a name="l02811"></a>02811 <span class="preprocessor">#endif</span>
<a name="l02812"></a>02812 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#a57bf57ece4f30af582f90d2c88d87e7a">s</a>;
<a name="l02813"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#a795429e47be64b50b8b3045b920f8622">02813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html">cvmx_usbdrdx_uahc_gdbglnmcc_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#a795429e47be64b50b8b3045b920f8622">cn70xx</a>;
<a name="l02814"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#a8acf79e64989562b4bc3bae26fc96e48">02814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html">cvmx_usbdrdx_uahc_gdbglnmcc_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#a8acf79e64989562b4bc3bae26fc96e48">cn70xxp1</a>;
<a name="l02815"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#a0fa0aac92b1811b615fd2d35a1705229">02815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html">cvmx_usbdrdx_uahc_gdbglnmcc_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#a0fa0aac92b1811b615fd2d35a1705229">cn73xx</a>;
<a name="l02816"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#a9aca7c048ed1e8e02940ba43c15ac3c6">02816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglnmcc_1_1cvmx__usbdrdx__uahc__gdbglnmcc__s.html">cvmx_usbdrdx_uahc_gdbglnmcc_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html#a9aca7c048ed1e8e02940ba43c15ac3c6">cnf75xx</a>;
<a name="l02817"></a>02817 };
<a name="l02818"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a9676c9c7bb725974d50dc7a47afb67ff">02818</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html" title="cvmx_usbdrd::_uahc_gdbglnmcc">cvmx_usbdrdx_uahc_gdbglnmcc</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglnmcc.html" title="cvmx_usbdrd::_uahc_gdbglnmcc">cvmx_usbdrdx_uahc_gdbglnmcc_t</a>;
<a name="l02819"></a>02819 <span class="comment"></span>
<a name="l02820"></a>02820 <span class="comment">/**</span>
<a name="l02821"></a>02821 <span class="comment"> * cvmx_usbdrd#_uahc_gdbglsp</span>
<a name="l02822"></a>02822 <span class="comment"> *</span>
<a name="l02823"></a>02823 <span class="comment"> * See description in USBDRD()_UAHC_GDBGFIFOSPACE.</span>
<a name="l02824"></a>02824 <span class="comment"> *</span>
<a name="l02825"></a>02825 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02826"></a>02826 <span class="comment"> */</span>
<a name="l02827"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html">02827</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html" title="cvmx_usbdrd::_uahc_gdbglsp">cvmx_usbdrdx_uahc_gdbglsp</a> {
<a name="l02828"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a23fe9f99f1d095d5bf710e98bb5472c9">02828</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a23fe9f99f1d095d5bf710e98bb5472c9">u32</a>;
<a name="l02829"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglsp_1_1cvmx__usbdrdx__uahc__gdbglsp__s.html">02829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglsp_1_1cvmx__usbdrdx__uahc__gdbglsp__s.html">cvmx_usbdrdx_uahc_gdbglsp_s</a> {
<a name="l02830"></a>02830 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02831"></a>02831 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglsp_1_1cvmx__usbdrdx__uahc__gdbglsp__s.html#a79128af9650245e8b3ffa2862ce10976">lsp_dbg</a>                      : 32; <span class="comment">/**&lt; LSP debug information. */</span>
<a name="l02832"></a>02832 <span class="preprocessor">#else</span>
<a name="l02833"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglsp_1_1cvmx__usbdrdx__uahc__gdbglsp__s.html#a79128af9650245e8b3ffa2862ce10976">02833</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglsp_1_1cvmx__usbdrdx__uahc__gdbglsp__s.html#a79128af9650245e8b3ffa2862ce10976">lsp_dbg</a>                      : 32;
<a name="l02834"></a>02834 <span class="preprocessor">#endif</span>
<a name="l02835"></a>02835 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#adec442b78514f3b3d064901fa2cee296">s</a>;
<a name="l02836"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a365e85fd1e52b182ee4ed749634cd71c">02836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglsp_1_1cvmx__usbdrdx__uahc__gdbglsp__s.html">cvmx_usbdrdx_uahc_gdbglsp_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a365e85fd1e52b182ee4ed749634cd71c">cn70xx</a>;
<a name="l02837"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a00bed1c386489dc971130dde1dc22445">02837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglsp_1_1cvmx__usbdrdx__uahc__gdbglsp__s.html">cvmx_usbdrdx_uahc_gdbglsp_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a00bed1c386489dc971130dde1dc22445">cn70xxp1</a>;
<a name="l02838"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a56961c59a2f22216b4771d617c5bd836">02838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglsp_1_1cvmx__usbdrdx__uahc__gdbglsp__s.html">cvmx_usbdrdx_uahc_gdbglsp_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a56961c59a2f22216b4771d617c5bd836">cn73xx</a>;
<a name="l02839"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a01d64433958280d9d884eca314605ce4">02839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglsp_1_1cvmx__usbdrdx__uahc__gdbglsp__s.html">cvmx_usbdrdx_uahc_gdbglsp_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html#a01d64433958280d9d884eca314605ce4">cnf75xx</a>;
<a name="l02840"></a>02840 };
<a name="l02841"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7471b5cc5f971936152588c1101665a5">02841</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html" title="cvmx_usbdrd::_uahc_gdbglsp">cvmx_usbdrdx_uahc_gdbglsp</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglsp.html" title="cvmx_usbdrd::_uahc_gdbglsp">cvmx_usbdrdx_uahc_gdbglsp_t</a>;
<a name="l02842"></a>02842 <span class="comment"></span>
<a name="l02843"></a>02843 <span class="comment">/**</span>
<a name="l02844"></a>02844 <span class="comment"> * cvmx_usbdrd#_uahc_gdbglspmux</span>
<a name="l02845"></a>02845 <span class="comment"> *</span>
<a name="l02846"></a>02846 <span class="comment"> * See description in USBDRD()_UAHC_GDBGFIFOSPACE.</span>
<a name="l02847"></a>02847 <span class="comment"> *</span>
<a name="l02848"></a>02848 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02849"></a>02849 <span class="comment"> */</span>
<a name="l02850"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html">02850</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html" title="cvmx_usbdrd::_uahc_gdbglspmux">cvmx_usbdrdx_uahc_gdbglspmux</a> {
<a name="l02851"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#ab8374951369a8c5fbdec6e7e4821ef7f">02851</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#ab8374951369a8c5fbdec6e7e4821ef7f">u32</a>;
<a name="l02852"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html">02852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html">cvmx_usbdrdx_uahc_gdbglspmux_s</a> {
<a name="l02853"></a>02853 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02854"></a>02854 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a3543ded05ff01f239378ba32fd026fdf">reserved_24_31</a>               : 8;
<a name="l02855"></a>02855     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a19a15bd517377f98e73a5ade9660b4b5">latraceportmuxselect</a>         : 8;  <span class="comment">/**&lt; logic_analyzer_trace port multiplexer select. Only bits&lt;21:16&gt; are used. For details on</span>
<a name="l02856"></a>02856 <span class="comment">                                                         how the mux controls the debug traces, refer to the Verilog file.</span>
<a name="l02857"></a>02857 <span class="comment">                                                         A value of 0x3F drives 0s on the logic_analyzer_trace signal. If you plan to OR (instead</span>
<a name="l02858"></a>02858 <span class="comment">                                                         using a mux) this signal with other trace signals in your system to generate a common</span>
<a name="l02859"></a>02859 <span class="comment">                                                         trace signal, you can use this feature. */</span>
<a name="l02860"></a>02860     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a5d6bd2a9a27755a9ec7cac34cfd060f1">endbc</a>                        : 1;  <span class="comment">/**&lt; Enable debugging of the debug capability LSP. Use HOSTSELECT to select the DbC LSP debug</span>
<a name="l02861"></a>02861 <span class="comment">                                                         information presented in the GDBGLSP register. */</span>
<a name="l02862"></a>02862     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a5186ed8bdb9c2faa1c7480c1a7e3adee">reserved_14_14</a>               : 1;
<a name="l02863"></a>02863     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#acd414e5280dffae7fd07a92950f9dd19">hostselect</a>                   : 14; <span class="comment">/**&lt; Host select. Selects the LSP debug information presented in USBDRD()_UAHC_GDBGLSP. */</span>
<a name="l02864"></a>02864 <span class="preprocessor">#else</span>
<a name="l02865"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#acd414e5280dffae7fd07a92950f9dd19">02865</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#acd414e5280dffae7fd07a92950f9dd19">hostselect</a>                   : 14;
<a name="l02866"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a5186ed8bdb9c2faa1c7480c1a7e3adee">02866</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a5186ed8bdb9c2faa1c7480c1a7e3adee">reserved_14_14</a>               : 1;
<a name="l02867"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a5d6bd2a9a27755a9ec7cac34cfd060f1">02867</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a5d6bd2a9a27755a9ec7cac34cfd060f1">endbc</a>                        : 1;
<a name="l02868"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a19a15bd517377f98e73a5ade9660b4b5">02868</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a19a15bd517377f98e73a5ade9660b4b5">latraceportmuxselect</a>         : 8;
<a name="l02869"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a3543ded05ff01f239378ba32fd026fdf">02869</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html#a3543ded05ff01f239378ba32fd026fdf">reserved_24_31</a>               : 8;
<a name="l02870"></a>02870 <span class="preprocessor">#endif</span>
<a name="l02871"></a>02871 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#a24a43540ca8c27612e4cebadd65a4b24">s</a>;
<a name="l02872"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#af7d2a30eef0bae3af084a69b403b0c75">02872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html">cvmx_usbdrdx_uahc_gdbglspmux_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#af7d2a30eef0bae3af084a69b403b0c75">cn70xx</a>;
<a name="l02873"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#a9bbc5e1373b8af4ca89da755d34255e8">02873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html">cvmx_usbdrdx_uahc_gdbglspmux_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#a9bbc5e1373b8af4ca89da755d34255e8">cn70xxp1</a>;
<a name="l02874"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#a9b2664b02959d8094e93341d8e899054">02874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html">cvmx_usbdrdx_uahc_gdbglspmux_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#a9b2664b02959d8094e93341d8e899054">cn73xx</a>;
<a name="l02875"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#a1bb1fc030651c2bac96db85f7ff0bf27">02875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbglspmux_1_1cvmx__usbdrdx__uahc__gdbglspmux__s.html">cvmx_usbdrdx_uahc_gdbglspmux_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html#a1bb1fc030651c2bac96db85f7ff0bf27">cnf75xx</a>;
<a name="l02876"></a>02876 };
<a name="l02877"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aaafcb64832c15f0c1ffc55fa1addb32e">02877</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html" title="cvmx_usbdrd::_uahc_gdbglspmux">cvmx_usbdrdx_uahc_gdbglspmux</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbglspmux.html" title="cvmx_usbdrd::_uahc_gdbglspmux">cvmx_usbdrdx_uahc_gdbglspmux_t</a>;
<a name="l02878"></a>02878 <span class="comment"></span>
<a name="l02879"></a>02879 <span class="comment">/**</span>
<a name="l02880"></a>02880 <span class="comment"> * cvmx_usbdrd#_uahc_gdbgltssm</span>
<a name="l02881"></a>02881 <span class="comment"> *</span>
<a name="l02882"></a>02882 <span class="comment"> * In multiport host configuration, the port number is defined by</span>
<a name="l02883"></a>02883 <span class="comment"> * USBDRD()_UAHC_GDBGFIFOSPACE[SELECT]&lt;3:0&gt;. Value of this register may change immediately after</span>
<a name="l02884"></a>02884 <span class="comment"> * reset.</span>
<a name="l02885"></a>02885 <span class="comment"> * See description in USBDRD()_UAHC_GDBGFIFOSPACE.</span>
<a name="l02886"></a>02886 <span class="comment"> *</span>
<a name="l02887"></a>02887 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02888"></a>02888 <span class="comment"> */</span>
<a name="l02889"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html">02889</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html" title="cvmx_usbdrd::_uahc_gdbgltssm">cvmx_usbdrdx_uahc_gdbgltssm</a> {
<a name="l02890"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#aa2598d37b70eefb63449e2b3ec280d6d">02890</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#aa2598d37b70eefb63449e2b3ec280d6d">u32</a>;
<a name="l02891"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html">02891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html">cvmx_usbdrdx_uahc_gdbgltssm_s</a> {
<a name="l02892"></a>02892 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02893"></a>02893 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a7fba45e065173c6000dd84a8a24f6bf4">reserved_27_31</a>               : 5;
<a name="l02894"></a>02894     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a4f0a835d863041efc84ec456275a8311">ltdbtimeout</a>                  : 1;  <span class="comment">/**&lt; LTDB timeout. */</span>
<a name="l02895"></a>02895     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a594b8d6172567c34fa2f7991dc86e19e">ltdblinkstate</a>                : 4;  <span class="comment">/**&lt; LTDB link state. */</span>
<a name="l02896"></a>02896     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#abae6a937c616cbde37801bc37193bf90">ltdbsubstate</a>                 : 4;  <span class="comment">/**&lt; LTDB substate. */</span>
<a name="l02897"></a>02897     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a1e1b37aea803497ead782586135a64ef">debugpipestatus</a>              : 18; <span class="comment">/**&lt; Debug PIPE status.</span>
<a name="l02898"></a>02898 <span class="comment">                                                         _ &lt;17&gt; Elastic buffer mode.</span>
<a name="l02899"></a>02899 <span class="comment">                                                         _ &lt;16&gt; TX elec idle.</span>
<a name="l02900"></a>02900 <span class="comment">                                                         _ &lt;15&gt; RX polarity.</span>
<a name="l02901"></a>02901 <span class="comment">                                                         _ &lt;14&gt; TX Detect RX/loopback.</span>
<a name="l02902"></a>02902 <span class="comment">                                                         _ &lt;13:11&gt; LTSSM PHY command state.</span>
<a name="l02903"></a>02903 <span class="comment">                                                         _ 0x0 = PHY_IDLE (PHY command state is in IDLE. No PHY request is pending.)</span>
<a name="l02904"></a>02904 <span class="comment">                                                         _ 0x1 = PHY_DET (Request to start receiver detection).</span>
<a name="l02905"></a>02905 <span class="comment">                                                         _ 0x2 = PHY_DET_3 (Wait for Phy_Status (receiver detection)).</span>
<a name="l02906"></a>02906 <span class="comment">                                                         _ 0x3 = PHY_PWR_DLY (delay Pipe3_PowerDown P0 -&gt; P1/P2/P3 request).</span>
<a name="l02907"></a>02907 <span class="comment">                                                         _ 0x4 = PHY_PWR_A (delay for internal logic).</span>
<a name="l02908"></a>02908 <span class="comment">                                                         _ 0x5 = PHY_PWR_B (wait for Phy_Status(Power-state change request)).</span>
<a name="l02909"></a>02909 <span class="comment">                                                         _ &lt;10:9&gt; Power down.</span>
<a name="l02910"></a>02910 <span class="comment">                                                         _ &lt;8&gt; RxEq train.</span>
<a name="l02911"></a>02911 <span class="comment">                                                         _ &lt;7:6&gt; TX deemphasis.</span>
<a name="l02912"></a>02912 <span class="comment">                                                         _ &lt;5:3&gt; LTSSM clock state.</span>
<a name="l02913"></a>02913 <span class="comment">                                                         _ 0x0 = CLK_NORM (PHY is in non-P3 state and PCLK is running).</span>
<a name="l02914"></a>02914 <span class="comment">                                                         _ 0x1 = CLK_TO_P3 (P3 entry request to PHY).</span>
<a name="l02915"></a>02915 <span class="comment">                                                         _ 0x2 = CLK_WAIT1 (wait for Phy_Status (P3 request)).</span>
<a name="l02916"></a>02916 <span class="comment">                                                         _ 0x3 = CLK_P3 (PHY is in P3 and PCLK is not running).</span>
<a name="l02917"></a>02917 <span class="comment">                                                         _ 0x4 = CLK_TO_P0 (P3 exit request to PHY).</span>
<a name="l02918"></a>02918 <span class="comment">                                                         _ 0x5 = CLK_WAIT2 (Wait for Phy_Status (P3 exit request)).</span>
<a name="l02919"></a>02919 <span class="comment">                                                         _ &lt;2&gt; TX swing.</span>
<a name="l02920"></a>02920 <span class="comment">                                                         _ &lt;1&gt; RX termination.</span>
<a name="l02921"></a>02921 <span class="comment">                                                         _ &lt;0&gt; TX 1s/0s. */</span>
<a name="l02922"></a>02922 <span class="preprocessor">#else</span>
<a name="l02923"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a1e1b37aea803497ead782586135a64ef">02923</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a1e1b37aea803497ead782586135a64ef">debugpipestatus</a>              : 18;
<a name="l02924"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#abae6a937c616cbde37801bc37193bf90">02924</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#abae6a937c616cbde37801bc37193bf90">ltdbsubstate</a>                 : 4;
<a name="l02925"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a594b8d6172567c34fa2f7991dc86e19e">02925</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a594b8d6172567c34fa2f7991dc86e19e">ltdblinkstate</a>                : 4;
<a name="l02926"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a4f0a835d863041efc84ec456275a8311">02926</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a4f0a835d863041efc84ec456275a8311">ltdbtimeout</a>                  : 1;
<a name="l02927"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a7fba45e065173c6000dd84a8a24f6bf4">02927</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html#a7fba45e065173c6000dd84a8a24f6bf4">reserved_27_31</a>               : 5;
<a name="l02928"></a>02928 <span class="preprocessor">#endif</span>
<a name="l02929"></a>02929 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#ae8b72ec1f862f990148ea7fdb11e3105">s</a>;
<a name="l02930"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#abc11db7e20f7e8957ee9ab9e34f0dc6c">02930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html">cvmx_usbdrdx_uahc_gdbgltssm_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#abc11db7e20f7e8957ee9ab9e34f0dc6c">cn70xx</a>;
<a name="l02931"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#ae18225be807dacbc6d78bde7df685d91">02931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html">cvmx_usbdrdx_uahc_gdbgltssm_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#ae18225be807dacbc6d78bde7df685d91">cn70xxp1</a>;
<a name="l02932"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#a113ca8f3a4a4b3c9085bab9e51261bf5">02932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html">cvmx_usbdrdx_uahc_gdbgltssm_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#a113ca8f3a4a4b3c9085bab9e51261bf5">cn73xx</a>;
<a name="l02933"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#a636b5edb446dcd0f6038779c8d95fb30">02933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdbgltssm_1_1cvmx__usbdrdx__uahc__gdbgltssm__s.html">cvmx_usbdrdx_uahc_gdbgltssm_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html#a636b5edb446dcd0f6038779c8d95fb30">cnf75xx</a>;
<a name="l02934"></a>02934 };
<a name="l02935"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac9bc496b2f2d0d63e8db9aadedd80392">02935</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html" title="cvmx_usbdrd::_uahc_gdbgltssm">cvmx_usbdrdx_uahc_gdbgltssm</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdbgltssm.html" title="cvmx_usbdrd::_uahc_gdbgltssm">cvmx_usbdrdx_uahc_gdbgltssm_t</a>;
<a name="l02936"></a>02936 <span class="comment"></span>
<a name="l02937"></a>02937 <span class="comment">/**</span>
<a name="l02938"></a>02938 <span class="comment"> * cvmx_usbdrd#_uahc_gdmahlratio</span>
<a name="l02939"></a>02939 <span class="comment"> *</span>
<a name="l02940"></a>02940 <span class="comment"> * This register specifies the relative priority of the SuperSpeed FIFOs with respect to the</span>
<a name="l02941"></a>02941 <span class="comment"> * high-speed/full-speed/low-speed FIFOs. The DMA arbiter prioritizes the high-speed/full-speed</span>
<a name="l02942"></a>02942 <span class="comment"> * /low-speed round-robin arbiter group every DMA high-low priority ratio grants as indicated in</span>
<a name="l02943"></a>02943 <span class="comment"> * the register separately for TX and RX.</span>
<a name="l02944"></a>02944 <span class="comment"> *</span>
<a name="l02945"></a>02945 <span class="comment"> * To illustrate, consider that all FIFOs are requesting access simultaneously, and the ratio is</span>
<a name="l02946"></a>02946 <span class="comment"> * 4. SuperSpeed gets priority for four packets, high-speed/full-speed/low-speed gets priority</span>
<a name="l02947"></a>02947 <span class="comment"> * for one packet, SuperSpeed gets priority for four packets, high-speed/full-speed/low-speed</span>
<a name="l02948"></a>02948 <span class="comment"> * gets priority for one packet, and so on.</span>
<a name="l02949"></a>02949 <span class="comment"> *</span>
<a name="l02950"></a>02950 <span class="comment"> * If FIFOs from both speed groups are not requesting access simultaneously then:</span>
<a name="l02951"></a>02951 <span class="comment"> * * If SuperSpeed got grants four out of the last four times, then high-speed/full-speed/</span>
<a name="l02952"></a>02952 <span class="comment"> * low-speed get the priority on any future request.</span>
<a name="l02953"></a>02953 <span class="comment"> * * If high-speed/full-speed/low-speed got the grant last time, SuperSpeed gets the priority on</span>
<a name="l02954"></a>02954 <span class="comment"> * the next request.</span>
<a name="l02955"></a>02955 <span class="comment"> *</span>
<a name="l02956"></a>02956 <span class="comment"> * If there is a valid request on either SuperSpeed or high-speed/full-speed/low-speed, a grant</span>
<a name="l02957"></a>02957 <span class="comment"> * is always awarded; there is no idle.</span>
<a name="l02958"></a>02958 <span class="comment"> *</span>
<a name="l02959"></a>02959 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l02960"></a>02960 <span class="comment"> */</span>
<a name="l02961"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html">02961</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html" title="cvmx_usbdrd::_uahc_gdmahlratio">cvmx_usbdrdx_uahc_gdmahlratio</a> {
<a name="l02962"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#abff7c9d9e1cc1799ab6dc7cb50473729">02962</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#abff7c9d9e1cc1799ab6dc7cb50473729">u32</a>;
<a name="l02963"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html">02963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html">cvmx_usbdrdx_uahc_gdmahlratio_s</a> {
<a name="l02964"></a>02964 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02965"></a>02965 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a02c767a89be8f86c04a373d8328a89d5">reserved_13_31</a>               : 19;
<a name="l02966"></a>02966     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a0509ad7941fca55eeb5af4a99f112c56">rx_ratio</a>                     : 5;  <span class="comment">/**&lt; Speed ratio for RX arbitration. */</span>
<a name="l02967"></a>02967     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a83c343dea7ac15e0c484fcc0919caf4a">reserved_5_7</a>                 : 3;
<a name="l02968"></a>02968     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a7601746c222c2eea9967cc5b5ae87588">tx_ratio</a>                     : 5;  <span class="comment">/**&lt; Speed ratio for TX arbitration. */</span>
<a name="l02969"></a>02969 <span class="preprocessor">#else</span>
<a name="l02970"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a7601746c222c2eea9967cc5b5ae87588">02970</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a7601746c222c2eea9967cc5b5ae87588">tx_ratio</a>                     : 5;
<a name="l02971"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a83c343dea7ac15e0c484fcc0919caf4a">02971</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a83c343dea7ac15e0c484fcc0919caf4a">reserved_5_7</a>                 : 3;
<a name="l02972"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a0509ad7941fca55eeb5af4a99f112c56">02972</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a0509ad7941fca55eeb5af4a99f112c56">rx_ratio</a>                     : 5;
<a name="l02973"></a><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a02c767a89be8f86c04a373d8328a89d5">02973</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html#a02c767a89be8f86c04a373d8328a89d5">reserved_13_31</a>               : 19;
<a name="l02974"></a>02974 <span class="preprocessor">#endif</span>
<a name="l02975"></a>02975 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#a7eb52564c45ee0b62af17498ca6b2dfd">s</a>;
<a name="l02976"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#ab841c31392ed5d96aa50bf98d9bb674c">02976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html">cvmx_usbdrdx_uahc_gdmahlratio_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#ab841c31392ed5d96aa50bf98d9bb674c">cn70xx</a>;
<a name="l02977"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#ac1cea191084b44ce3e0c088648ac06db">02977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html">cvmx_usbdrdx_uahc_gdmahlratio_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#ac1cea191084b44ce3e0c088648ac06db">cn70xxp1</a>;
<a name="l02978"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#af4b2b1c3e55bb90ed2371d1b3490b230">02978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html">cvmx_usbdrdx_uahc_gdmahlratio_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#af4b2b1c3e55bb90ed2371d1b3490b230">cn73xx</a>;
<a name="l02979"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#acc5e1300aec9a9ca1cc205cce7da0ea2">02979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gdmahlratio_1_1cvmx__usbdrdx__uahc__gdmahlratio__s.html">cvmx_usbdrdx_uahc_gdmahlratio_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html#acc5e1300aec9a9ca1cc205cce7da0ea2">cnf75xx</a>;
<a name="l02980"></a>02980 };
<a name="l02981"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a171fcfb2dead5b0f99f266be3f9eede8">02981</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html" title="cvmx_usbdrd::_uahc_gdmahlratio">cvmx_usbdrdx_uahc_gdmahlratio</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gdmahlratio.html" title="cvmx_usbdrd::_uahc_gdmahlratio">cvmx_usbdrdx_uahc_gdmahlratio_t</a>;
<a name="l02982"></a>02982 <span class="comment"></span>
<a name="l02983"></a>02983 <span class="comment">/**</span>
<a name="l02984"></a>02984 <span class="comment"> * cvmx_usbdrd#_uahc_gevntadr#</span>
<a name="l02985"></a>02985 <span class="comment"> *</span>
<a name="l02986"></a>02986 <span class="comment"> * This register holds the event buffer DMA address pointer. Software must initialize this</span>
<a name="l02987"></a>02987 <span class="comment"> * address once during power-on initialization. Software must not change the value of this</span>
<a name="l02988"></a>02988 <span class="comment"> * register after it is initialized.</span>
<a name="l02989"></a>02989 <span class="comment"> * Software must only use the GEVNTCOUNTn register for event processing. The lower n bits of the</span>
<a name="l02990"></a>02990 <span class="comment"> * address must be USBDRD()_UAHC_GEVNTSIZ()[EVNTSIZ]-aligned.</span>
<a name="l02991"></a>02991 <span class="comment"> *</span>
<a name="l02992"></a>02992 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l02993"></a>02993 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l02994"></a>02994 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l02995"></a>02995 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l02996"></a>02996 <span class="comment"> */</span>
<a name="l02997"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html">02997</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html" title="cvmx_usbdrd::_uahc_gevntadr#">cvmx_usbdrdx_uahc_gevntadrx</a> {
<a name="l02998"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a702b7dad720416a9b8cc732f1e3e5a57">02998</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a702b7dad720416a9b8cc732f1e3e5a57">u64</a>;
<a name="l02999"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntadrx_1_1cvmx__usbdrdx__uahc__gevntadrx__s.html">02999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntadrx_1_1cvmx__usbdrdx__uahc__gevntadrx__s.html">cvmx_usbdrdx_uahc_gevntadrx_s</a> {
<a name="l03000"></a>03000 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03001"></a>03001 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntadrx_1_1cvmx__usbdrdx__uahc__gevntadrx__s.html#af3d5050b45a3c3c7e902ececb60308c0">evntadr</a>                      : 64; <span class="comment">/**&lt; Holds the start address of the external memory</span>
<a name="l03002"></a>03002 <span class="comment">                                                         for the Event Buffer. During operation, hardware does not update</span>
<a name="l03003"></a>03003 <span class="comment">                                                         this address. */</span>
<a name="l03004"></a>03004 <span class="preprocessor">#else</span>
<a name="l03005"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntadrx_1_1cvmx__usbdrdx__uahc__gevntadrx__s.html#af3d5050b45a3c3c7e902ececb60308c0">03005</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntadrx_1_1cvmx__usbdrdx__uahc__gevntadrx__s.html#af3d5050b45a3c3c7e902ececb60308c0">evntadr</a>                      : 64;
<a name="l03006"></a>03006 <span class="preprocessor">#endif</span>
<a name="l03007"></a>03007 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a96109300a323e38f4eed4a26d41147ea">s</a>;
<a name="l03008"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a6facbfab0300be9de8aec676e35b09f3">03008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntadrx_1_1cvmx__usbdrdx__uahc__gevntadrx__s.html">cvmx_usbdrdx_uahc_gevntadrx_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a6facbfab0300be9de8aec676e35b09f3">cn70xx</a>;
<a name="l03009"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a34161b33d76e34b67263f68d5d000ff8">03009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntadrx_1_1cvmx__usbdrdx__uahc__gevntadrx__s.html">cvmx_usbdrdx_uahc_gevntadrx_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a34161b33d76e34b67263f68d5d000ff8">cn70xxp1</a>;
<a name="l03010"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a5e1dddb40d31bf12516a79fc2de93681">03010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntadrx_1_1cvmx__usbdrdx__uahc__gevntadrx__s.html">cvmx_usbdrdx_uahc_gevntadrx_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a5e1dddb40d31bf12516a79fc2de93681">cn73xx</a>;
<a name="l03011"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a04c61e2d05c2880f370ff79818497469">03011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntadrx_1_1cvmx__usbdrdx__uahc__gevntadrx__s.html">cvmx_usbdrdx_uahc_gevntadrx_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html#a04c61e2d05c2880f370ff79818497469">cnf75xx</a>;
<a name="l03012"></a>03012 };
<a name="l03013"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ae4881d5dca9d424dd35ceb121023bb47">03013</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html" title="cvmx_usbdrd::_uahc_gevntadr#">cvmx_usbdrdx_uahc_gevntadrx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntadrx.html" title="cvmx_usbdrd::_uahc_gevntadr#">cvmx_usbdrdx_uahc_gevntadrx_t</a>;
<a name="l03014"></a>03014 <span class="comment"></span>
<a name="l03015"></a>03015 <span class="comment">/**</span>
<a name="l03016"></a>03016 <span class="comment"> * cvmx_usbdrd#_uahc_gevntcount#</span>
<a name="l03017"></a>03017 <span class="comment"> *</span>
<a name="l03018"></a>03018 <span class="comment"> * This register holds the number of valid bytes in the event buffer. During initialization,</span>
<a name="l03019"></a>03019 <span class="comment"> * software must initialize the count by writing 0 to the event count field. Each time the</span>
<a name="l03020"></a>03020 <span class="comment"> * hardware writes a new event to the Event Buffer, it increments this count. Most events</span>
<a name="l03021"></a>03021 <span class="comment"> * are four bytes, but some events may span over multiple four byte entries. Whenever the</span>
<a name="l03022"></a>03022 <span class="comment"> * count is greater than zero, the hardware raises the corresponding interrupt</span>
<a name="l03023"></a>03023 <span class="comment"> * line (depending on the USBDRD()_UAHC_GEVNTSIZ()[EVNTINTMASK]). On an interrupt, software</span>
<a name="l03024"></a>03024 <span class="comment"> * processes one or more events out of the event buffer. Afterwards, software must write the</span>
<a name="l03025"></a>03025 <span class="comment"> * event count field with the number of bytes it processed.</span>
<a name="l03026"></a>03026 <span class="comment"> *</span>
<a name="l03027"></a>03027 <span class="comment"> * Clock crossing delays may result in the interrupt&apos;s continual assertion after software</span>
<a name="l03028"></a>03028 <span class="comment"> * acknowledges the last event. Therefore, when the interrupt line is asserted, software must</span>
<a name="l03029"></a>03029 <span class="comment"> * read the GEVNTCOUNT register and only process events if the GEVNTCOUNT is greater than 0.</span>
<a name="l03030"></a>03030 <span class="comment"> *</span>
<a name="l03031"></a>03031 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l03032"></a>03032 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l03033"></a>03033 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l03034"></a>03034 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l03035"></a>03035 <span class="comment"> */</span>
<a name="l03036"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html">03036</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html" title="cvmx_usbdrd::_uahc_gevntcount#">cvmx_usbdrdx_uahc_gevntcountx</a> {
<a name="l03037"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#a77167662312500c356e62fc527489978">03037</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#a77167662312500c356e62fc527489978">u32</a>;
<a name="l03038"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html">03038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html">cvmx_usbdrdx_uahc_gevntcountx_s</a> {
<a name="l03039"></a>03039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03040"></a>03040 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html#a760892441ca3b42af770c4cad7836db8">reserved_16_31</a>               : 16;
<a name="l03041"></a>03041     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html#abdc06dbcbca437e3f0e252019ded4ad8">evntcount</a>                    : 16; <span class="comment">/**&lt; When read, returns the number of valid events in the event buffer (in bytes).</span>
<a name="l03042"></a>03042 <span class="comment">                                                         When written, hardware decrements the count by the value written.</span>
<a name="l03043"></a>03043 <span class="comment">                                                         The interrupt line remains high when count is not 0. */</span>
<a name="l03044"></a>03044 <span class="preprocessor">#else</span>
<a name="l03045"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html#abdc06dbcbca437e3f0e252019ded4ad8">03045</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html#abdc06dbcbca437e3f0e252019ded4ad8">evntcount</a>                    : 16;
<a name="l03046"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html#a760892441ca3b42af770c4cad7836db8">03046</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html#a760892441ca3b42af770c4cad7836db8">reserved_16_31</a>               : 16;
<a name="l03047"></a>03047 <span class="preprocessor">#endif</span>
<a name="l03048"></a>03048 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#a5e8a95f1302fbd72e698385422721d89">s</a>;
<a name="l03049"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#a6e2484f475b8bf530cd38f57df3b9f88">03049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html">cvmx_usbdrdx_uahc_gevntcountx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#a6e2484f475b8bf530cd38f57df3b9f88">cn70xx</a>;
<a name="l03050"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#afbde78ec199f9b7f5f27f473ca2470e6">03050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html">cvmx_usbdrdx_uahc_gevntcountx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#afbde78ec199f9b7f5f27f473ca2470e6">cn70xxp1</a>;
<a name="l03051"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#a2a281349dae273c4d6daa90342dbea0a">03051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html">cvmx_usbdrdx_uahc_gevntcountx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#a2a281349dae273c4d6daa90342dbea0a">cn73xx</a>;
<a name="l03052"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#aa1db5bacee2bfef08e5e70f347630c2e">03052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntcountx_1_1cvmx__usbdrdx__uahc__gevntcountx__s.html">cvmx_usbdrdx_uahc_gevntcountx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html#aa1db5bacee2bfef08e5e70f347630c2e">cnf75xx</a>;
<a name="l03053"></a>03053 };
<a name="l03054"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a91525e30da5fd600c442dbddfeb78b57">03054</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html" title="cvmx_usbdrd::_uahc_gevntcount#">cvmx_usbdrdx_uahc_gevntcountx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntcountx.html" title="cvmx_usbdrd::_uahc_gevntcount#">cvmx_usbdrdx_uahc_gevntcountx_t</a>;
<a name="l03055"></a>03055 <span class="comment"></span>
<a name="l03056"></a>03056 <span class="comment">/**</span>
<a name="l03057"></a>03057 <span class="comment"> * cvmx_usbdrd#_uahc_gevntsiz#</span>
<a name="l03058"></a>03058 <span class="comment"> *</span>
<a name="l03059"></a>03059 <span class="comment"> * This register holds the event buffer size and the event interrupt mask bit. During power-on</span>
<a name="l03060"></a>03060 <span class="comment"> * initialization, software must initialize the size with the number of bytes allocated for</span>
<a name="l03061"></a>03061 <span class="comment"> * the event buffer. The event interrupt mask will mask the interrupt, but events are still</span>
<a name="l03062"></a>03062 <span class="comment"> * queued. After configuration, software must preserve the event buffer size value when</span>
<a name="l03063"></a>03063 <span class="comment"> * changing the event interrupt mask.</span>
<a name="l03064"></a>03064 <span class="comment"> *</span>
<a name="l03065"></a>03065 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l03066"></a>03066 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l03067"></a>03067 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l03068"></a>03068 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l03069"></a>03069 <span class="comment"> */</span>
<a name="l03070"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html">03070</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html" title="cvmx_usbdrd::_uahc_gevntsiz#">cvmx_usbdrdx_uahc_gevntsizx</a> {
<a name="l03071"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#ab61c266fb7576bdcc518c5dba19781f4">03071</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#ab61c266fb7576bdcc518c5dba19781f4">u32</a>;
<a name="l03072"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html">03072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html">cvmx_usbdrdx_uahc_gevntsizx_s</a> {
<a name="l03073"></a>03073 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03074"></a>03074 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html#ab6ac5f201ae70db80b6549b40e2a77ee">evntintmask</a>                  : 1;  <span class="comment">/**&lt; When set to 1, this prevents the interrupt from being generated.</span>
<a name="l03075"></a>03075 <span class="comment">                                                         However, even when the mask is set, the events are queued. */</span>
<a name="l03076"></a>03076     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html#a6110e5ea452b56dabce497cdc0d539b2">reserved_16_30</a>               : 15;
<a name="l03077"></a>03077     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html#aa07eba9ab4c5a17c17a11e7c49998f58">evntsiz</a>                      : 16; <span class="comment">/**&lt; Holds the size of the event buffer in bytes; must be a multiple of</span>
<a name="l03078"></a>03078 <span class="comment">                                                         four. This is programmed by software once during initialization.</span>
<a name="l03079"></a>03079 <span class="comment">                                                         The minimum size of the event buffer is 32 bytes. */</span>
<a name="l03080"></a>03080 <span class="preprocessor">#else</span>
<a name="l03081"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html#aa07eba9ab4c5a17c17a11e7c49998f58">03081</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html#aa07eba9ab4c5a17c17a11e7c49998f58">evntsiz</a>                      : 16;
<a name="l03082"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html#a6110e5ea452b56dabce497cdc0d539b2">03082</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html#a6110e5ea452b56dabce497cdc0d539b2">reserved_16_30</a>               : 15;
<a name="l03083"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html#ab6ac5f201ae70db80b6549b40e2a77ee">03083</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__s.html#ab6ac5f201ae70db80b6549b40e2a77ee">evntintmask</a>                  : 1;
<a name="l03084"></a>03084 <span class="preprocessor">#endif</span>
<a name="l03085"></a>03085 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#a9629340513ffac09518d3461ea74d3d0">s</a>;
<a name="l03086"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html">03086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html">cvmx_usbdrdx_uahc_gevntsizx_cn70xx</a> {
<a name="l03087"></a>03087 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03088"></a>03088 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html#a463075924afd6bebaf07e539d59aa22e">evntintmask</a>                  : 1;  <span class="comment">/**&lt; When set to 1, this prevents the interrupt from being generated.</span>
<a name="l03089"></a>03089 <span class="comment">                                                         However, even when the mask is set, the events are queued. */</span>
<a name="l03090"></a>03090     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html#a4bae8ac2cbc2f4a17b68756e986616b2">reserved_30_16</a>               : 15;
<a name="l03091"></a>03091     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html#aaa796972c351626e4c940a0cbf601e68">evntsiz</a>                      : 16; <span class="comment">/**&lt; Holds the size of the event buffer in bytes; must be a multiple of</span>
<a name="l03092"></a>03092 <span class="comment">                                                         four. This is programmed by software once during initialization.</span>
<a name="l03093"></a>03093 <span class="comment">                                                         The minimum size of the event buffer is 32 bytes. */</span>
<a name="l03094"></a>03094 <span class="preprocessor">#else</span>
<a name="l03095"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html#aaa796972c351626e4c940a0cbf601e68">03095</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html#aaa796972c351626e4c940a0cbf601e68">evntsiz</a>                      : 16;
<a name="l03096"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html#a4bae8ac2cbc2f4a17b68756e986616b2">03096</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html#a4bae8ac2cbc2f4a17b68756e986616b2">reserved_30_16</a>               : 15;
<a name="l03097"></a><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html#a463075924afd6bebaf07e539d59aa22e">03097</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html#a463075924afd6bebaf07e539d59aa22e">evntintmask</a>                  : 1;
<a name="l03098"></a>03098 <span class="preprocessor">#endif</span>
<a name="l03099"></a>03099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#a7cd34a53f5b67ba7e26a57d7b476c120">cn70xx</a>;
<a name="l03100"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#a751767ea445a3d9cdc62ff7b774f2045">03100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html">cvmx_usbdrdx_uahc_gevntsizx_cn70xx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#a751767ea445a3d9cdc62ff7b774f2045">cn70xxp1</a>;
<a name="l03101"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#ac1b76ec67f7980ba0835a804e55323c8">03101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html">cvmx_usbdrdx_uahc_gevntsizx_cn70xx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#ac1b76ec67f7980ba0835a804e55323c8">cn73xx</a>;
<a name="l03102"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#a12758cff270cb6e70d85fbecda20a7cf">03102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gevntsizx_1_1cvmx__usbdrdx__uahc__gevntsizx__cn70xx.html">cvmx_usbdrdx_uahc_gevntsizx_cn70xx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html#a12758cff270cb6e70d85fbecda20a7cf">cnf75xx</a>;
<a name="l03103"></a>03103 };
<a name="l03104"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7235f5c500e7147bef4d10d5a19a7897">03104</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html" title="cvmx_usbdrd::_uahc_gevntsiz#">cvmx_usbdrdx_uahc_gevntsizx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gevntsizx.html" title="cvmx_usbdrd::_uahc_gevntsiz#">cvmx_usbdrdx_uahc_gevntsizx_t</a>;
<a name="l03105"></a>03105 <span class="comment"></span>
<a name="l03106"></a>03106 <span class="comment">/**</span>
<a name="l03107"></a>03107 <span class="comment"> * cvmx_usbdrd#_uahc_gfladj</span>
<a name="l03108"></a>03108 <span class="comment"> *</span>
<a name="l03109"></a>03109 <span class="comment"> * This register provides options for the software to control the core behavior with respect to</span>
<a name="l03110"></a>03110 <span class="comment"> * SOF (start of frame) and ITP (isochronous timestamp packet) timers and frame timer</span>
<a name="l03111"></a>03111 <span class="comment"> * functionality. It provides the option to override the sideband signal fladj_30mhz_reg. In</span>
<a name="l03112"></a>03112 <span class="comment"> * addition, it enables running SOF or ITP frame timer counters completely off of the REF_CLK.</span>
<a name="l03113"></a>03113 <span class="comment"> * This facilitates hardware LPM in host mode with the SOF or ITP counters being run off of the</span>
<a name="l03114"></a>03114 <span class="comment"> * REF_CLK signal.</span>
<a name="l03115"></a>03115 <span class="comment"> *</span>
<a name="l03116"></a>03116 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03117"></a>03117 <span class="comment"> */</span>
<a name="l03118"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html">03118</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html" title="cvmx_usbdrd::_uahc_gfladj">cvmx_usbdrdx_uahc_gfladj</a> {
<a name="l03119"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#a3eba4f5366a6de1baa610f66b8ca63ac">03119</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#a3eba4f5366a6de1baa610f66b8ca63ac">u32</a>;
<a name="l03120"></a><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html">03120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html">cvmx_usbdrdx_uahc_gfladj_s</a> {
<a name="l03121"></a>03121 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03122"></a>03122 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#ab7859c9bc547ec3a7277811225b71040">gfladj_refclk_240mhzdecr_pls1</a> : 1; <span class="comment">/**&lt; This field indicates that the decrement value that the controller applies for each REF_CLK</span>
<a name="l03123"></a>03123 <span class="comment">                                                         must be GFLADJ_REFCLK_240MHZ_DECR and GFLADJ_REFCLK_240MHZ_DECR +1 alternatively on each</span>
<a name="l03124"></a>03124 <span class="comment">                                                         REF_CLK. Set this bit to 1 only if [GFLADJ_REFCLK_LPM_SEL] is set to 1 and the fractional</span>
<a name="l03125"></a>03125 <span class="comment">                                                         component of 240/ref_frequency is greater than or equal to 0.5.</span>
<a name="l03126"></a>03126 <span class="comment">                                                         Example:</span>
<a name="l03127"></a>03127 <span class="comment">                                                         If the REF_CLK is 19.2 MHz then:</span>
<a name="l03128"></a>03128 <span class="comment">                                                         * USBDRD()_UAHC_GUCTL[REFCLKPER] = 52.</span>
<a name="l03129"></a>03129 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = (240/19.2) = 12.5.</span>
<a name="l03130"></a>03130 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZDECR_PLS1] = 1.</span>
<a name="l03131"></a>03131 <span class="comment">                                                         If the REF_CLK is 24 MHz then:</span>
<a name="l03132"></a>03132 <span class="comment">                                                         * USBDRD()_UAHC_GUCTL[REFCLKPER] = 41.</span>
<a name="l03133"></a>03133 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = (240/24) = 10.</span>
<a name="l03134"></a>03134 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZDECR_PLS1] = 0. */</span>
<a name="l03135"></a>03135     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a3159e403d71e842d18abb407569f500b">gfladj_refclk_240mhz_decr</a>    : 7;  <span class="comment">/**&lt; This field indicates the decrement value that the controller applies for each REF_CLK in</span>
<a name="l03136"></a>03136 <span class="comment">                                                         order to derive a frame timer in terms of a 240-MHz clock. This field must be programmed</span>
<a name="l03137"></a>03137 <span class="comment">                                                         to a nonzero value only if [GFLADJ_REFCLK_LPM_SEL] is set to 1.</span>
<a name="l03138"></a>03138 <span class="comment">                                                         The value is derived as follows:</span>
<a name="l03139"></a>03139 <span class="comment">                                                         _ [GFLADJ_REFCLK_240MHZ_DECR] = 240/ref_clk_frequency</span>
<a name="l03140"></a>03140 <span class="comment">                                                         Examples:</span>
<a name="l03141"></a>03141 <span class="comment">                                                         If the REF_CLK is 24 MHz then:</span>
<a name="l03142"></a>03142 <span class="comment">                                                         * USBDRD()_UAHC_GUCTL[REFCLKPER] = 41.</span>
<a name="l03143"></a>03143 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = 240/24 = 10.</span>
<a name="l03144"></a>03144 <span class="comment">                                                         If the REF_CLK is 48 MHz then:</span>
<a name="l03145"></a>03145 <span class="comment">                                                         * USBDRD()_UAHC_GUCTL[REFCLKPER] = 20.</span>
<a name="l03146"></a>03146 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = 240/48 = 5.</span>
<a name="l03147"></a>03147 <span class="comment">                                                         If the REF_CLK is 17 MHz then:</span>
<a name="l03148"></a>03148 <span class="comment">                                                         * USBDRD()_UAHC_GUCTL[REFCLKPER] = 58.</span>
<a name="l03149"></a>03149 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = 240/17 = 14. */</span>
<a name="l03150"></a>03150     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a5dd2817c9723d4a04d4df687a66bfd9d">gfladj_refclk_lpm_sel</a>        : 1;  <span class="comment">/**&lt; This bit enables the functionality of running SOF/ITP counters on the REF_CLK.</span>
<a name="l03151"></a>03151 <span class="comment">                                                         This bit must not be set to 1 if USBDRD()_UAHC_GCTL[SOFITPSYNC] = 1. Similarly, if</span>
<a name="l03152"></a>03152 <span class="comment">                                                         [GFLADJ_REFCLK_LPM_SEL] = 1, USBDRD()_UAHC_GCTL[SOFITPSYNC] must not be set to 1.</span>
<a name="l03153"></a>03153 <span class="comment">                                                         When [GFLADJ_REFCLK_LPM_SEL] = 1 the overloading of the suspend control of the USB 2.0</span>
<a name="l03154"></a>03154 <span class="comment">                                                         first</span>
<a name="l03155"></a>03155 <span class="comment">                                                         port PHY (UTMI) with USB 3.0 port states is removed. Note that the REF_CLK frequencies</span>
<a name="l03156"></a>03156 <span class="comment">                                                         supported in this mode are 16/17/19.2/20/24/39.7/40 MHz. */</span>
<a name="l03157"></a>03157     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a48a31ec95ba159eb14eaffc5c30427e9">reserved_22_22</a>               : 1;
<a name="l03158"></a>03158     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#ab84c33fc2cd618930bd77639fa12b619">gfladj_refclk_fladj</a>          : 14; <span class="comment">/**&lt; This field indicates the frame length adjustment to be applied when SOF/ITP counter is</span>
<a name="l03159"></a>03159 <span class="comment">                                                         running off of the REF_CLK. This register value is used to adjust:.</span>
<a name="l03160"></a>03160 <span class="comment">                                                         * ITP interval when USBDRD()_UAHC_GCTL[SOFITPSYNC] = 1</span>
<a name="l03161"></a>03161 <span class="comment">                                                         * both SOF and ITP interval when [GFLADJ_REFCLK_LPM_SEL] = 1.</span>
<a name="l03162"></a>03162 <span class="comment">                                                         This field must be programmed to a nonzero value only if [GFLADJ_REFCLK_LPM_SEL] = 1 or</span>
<a name="l03163"></a>03163 <span class="comment">                                                         USBDRD()_UAHC_GCTL[SOFITPSYNC] = 1.</span>
<a name="l03164"></a>03164 <span class="comment">                                                         The value is derived as below:</span>
<a name="l03165"></a>03165 <span class="comment">                                                         _ FLADJ_REF_CLK_FLADJ = ((125000/ref_clk_period_integer) - (125000/ref_clk_period)) *</span>
<a name="l03166"></a>03166 <span class="comment">                                                         ref_clk_period</span>
<a name="l03167"></a>03167 <span class="comment">                                                         where,</span>
<a name="l03168"></a>03168 <span class="comment">                                                         * the ref_clk_period_integer is the integer value of the REF_CLK period got by truncating</span>
<a name="l03169"></a>03169 <span class="comment">                                                         the decimal (fractional) value that is programmed in USBDRD()_UAHC_GUCTL[REFCLKPER].</span>
<a name="l03170"></a>03170 <span class="comment">                                                         * the ref_clk_period is the REF_CLK period including the fractional value.</span>
<a name="l03171"></a>03171 <span class="comment">                                                         Examples:</span>
<a name="l03172"></a>03172 <span class="comment">                                                         If the REF_CLK is 24 MHz then:</span>
<a name="l03173"></a>03173 <span class="comment">                                                         * USBDRD()_UAHC_GUCTL[REFCLKPER] = 41.</span>
<a name="l03174"></a>03174 <span class="comment">                                                         * GLADJ_REFCLK_FLADJ = ((125000/41) -</span>
<a name="l03175"></a>03175 <span class="comment">                                                         (125000/41.6666)) * 41.6666 = 2032 (ignoring the fractional value).</span>
<a name="l03176"></a>03176 <span class="comment">                                                         If the REF_CLK is 48 MHz then:</span>
<a name="l03177"></a>03177 <span class="comment">                                                         * USBDRD()_UAHC_GUCTL[REFCLKPER] = 20.</span>
<a name="l03178"></a>03178 <span class="comment">                                                         * GLADJ_REFCLK_FLADJ = ((125000/20) -</span>
<a name="l03179"></a>03179 <span class="comment">                                                         (125000/20.8333)) * 20.8333 = 5208 (ignoring the fractional value). */</span>
<a name="l03180"></a>03180     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a92c504f574f7f2ef0f869b1934487e74">gfladj_30mhz_reg_sel</a>         : 1;  <span class="comment">/**&lt; This field selects whether to use the input signal fladj_30mhz_reg or the [GFLADJ_30MHZ]</span>
<a name="l03181"></a>03181 <span class="comment">                                                         to</span>
<a name="l03182"></a>03182 <span class="comment">                                                         adjust the frame length for the SOF/ITP. When this bit is set to, 1, the controller uses</span>
<a name="l03183"></a>03183 <span class="comment">                                                         [GFLADJ_30MHZ] value 0x0, the controller uses the input signal fladj_30mhz_reg value. */</span>
<a name="l03184"></a>03184     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a79e80226297840139a3ec017823e11ae">reserved_6_6</a>                 : 1;
<a name="l03185"></a>03185     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a8f120575f98c653ee6e8cf2ab6b0153b">gfladj_30mhz</a>                 : 6;  <span class="comment">/**&lt; This field indicates the value that is used for frame length adjustment instead of</span>
<a name="l03186"></a>03186 <span class="comment">                                                         considering from the sideband input signal fladj_30mhz_reg. This enables post-silicon</span>
<a name="l03187"></a>03187 <span class="comment">                                                         frame length adjustment in case the input signal fladj_30mhz_reg is connected to a wrong</span>
<a name="l03188"></a>03188 <span class="comment">                                                         value or is not valid. The controller uses this value if [GFLADJ_30MHZ_REG_SEL] = 1 and</span>
<a name="l03189"></a>03189 <span class="comment">                                                         the</span>
<a name="l03190"></a>03190 <span class="comment">                                                         SOF/ITP counters are running off of UTMI(ULPI) clock ([GFLADJ_REFCLK_LPM_SEL] = 0 and</span>
<a name="l03191"></a>03191 <span class="comment">                                                         USBDRD()_UAHC_GCTL[SOFITPSYNC] is 1 or 0). For details on how to set this value, refer to</span>
<a name="l03192"></a>03192 <span class="comment">                                                         section 5.2.4 Frame Length Adjustment Register (FLADJ) of the xHCI Specification. */</span>
<a name="l03193"></a>03193 <span class="preprocessor">#else</span>
<a name="l03194"></a><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a8f120575f98c653ee6e8cf2ab6b0153b">03194</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a8f120575f98c653ee6e8cf2ab6b0153b">gfladj_30mhz</a>                 : 6;
<a name="l03195"></a><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a79e80226297840139a3ec017823e11ae">03195</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a79e80226297840139a3ec017823e11ae">reserved_6_6</a>                 : 1;
<a name="l03196"></a><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a92c504f574f7f2ef0f869b1934487e74">03196</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a92c504f574f7f2ef0f869b1934487e74">gfladj_30mhz_reg_sel</a>         : 1;
<a name="l03197"></a><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#ab84c33fc2cd618930bd77639fa12b619">03197</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#ab84c33fc2cd618930bd77639fa12b619">gfladj_refclk_fladj</a>          : 14;
<a name="l03198"></a><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a48a31ec95ba159eb14eaffc5c30427e9">03198</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a48a31ec95ba159eb14eaffc5c30427e9">reserved_22_22</a>               : 1;
<a name="l03199"></a><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a5dd2817c9723d4a04d4df687a66bfd9d">03199</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a5dd2817c9723d4a04d4df687a66bfd9d">gfladj_refclk_lpm_sel</a>        : 1;
<a name="l03200"></a><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a3159e403d71e842d18abb407569f500b">03200</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#a3159e403d71e842d18abb407569f500b">gfladj_refclk_240mhz_decr</a>    : 7;
<a name="l03201"></a><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#ab7859c9bc547ec3a7277811225b71040">03201</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html#ab7859c9bc547ec3a7277811225b71040">gfladj_refclk_240mhzdecr_pls1</a> : 1;
<a name="l03202"></a>03202 <span class="preprocessor">#endif</span>
<a name="l03203"></a>03203 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#aa7a7640702f1ec5cad112dfc90e22e46">s</a>;
<a name="l03204"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#a1e465fa766b93d3240c991a326aeb7cc">03204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html">cvmx_usbdrdx_uahc_gfladj_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#a1e465fa766b93d3240c991a326aeb7cc">cn70xx</a>;
<a name="l03205"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#aacaca7c3e3d42318b6469f583d86df11">03205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html">cvmx_usbdrdx_uahc_gfladj_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#aacaca7c3e3d42318b6469f583d86df11">cn70xxp1</a>;
<a name="l03206"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#a62a15d8376ec3eaf4688ba64328143ca">03206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html">cvmx_usbdrdx_uahc_gfladj_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#a62a15d8376ec3eaf4688ba64328143ca">cn73xx</a>;
<a name="l03207"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#a82f586371922e1d590c18896362acc4b">03207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gfladj_1_1cvmx__usbdrdx__uahc__gfladj__s.html">cvmx_usbdrdx_uahc_gfladj_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html#a82f586371922e1d590c18896362acc4b">cnf75xx</a>;
<a name="l03208"></a>03208 };
<a name="l03209"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ae8486a1d3f756b6498a1a163cc783474">03209</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html" title="cvmx_usbdrd::_uahc_gfladj">cvmx_usbdrdx_uahc_gfladj</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gfladj.html" title="cvmx_usbdrd::_uahc_gfladj">cvmx_usbdrdx_uahc_gfladj_t</a>;
<a name="l03210"></a>03210 <span class="comment"></span>
<a name="l03211"></a>03211 <span class="comment">/**</span>
<a name="l03212"></a>03212 <span class="comment"> * cvmx_usbdrd#_uahc_ggpio</span>
<a name="l03213"></a>03213 <span class="comment"> *</span>
<a name="l03214"></a>03214 <span class="comment"> * The application can use this register for general purpose input and output ports or for</span>
<a name="l03215"></a>03215 <span class="comment"> * debugging.</span>
<a name="l03216"></a>03216 <span class="comment"> *</span>
<a name="l03217"></a>03217 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03218"></a>03218 <span class="comment"> */</span>
<a name="l03219"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html">03219</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html" title="cvmx_usbdrd::_uahc_ggpio">cvmx_usbdrdx_uahc_ggpio</a> {
<a name="l03220"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#ab785ba90c525b18a325da3295fe749ae">03220</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#ab785ba90c525b18a325da3295fe749ae">u32</a>;
<a name="l03221"></a><a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html">03221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html">cvmx_usbdrdx_uahc_ggpio_s</a> {
<a name="l03222"></a>03222 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03223"></a>03223 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html#a573769b7ed02ebb13a8f2cd28ac85a92">gpo</a>                          : 16; <span class="comment">/**&lt; General purpose output. These outputs are not connected to anything. Can be used as scratch. */</span>
<a name="l03224"></a>03224     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html#af909fdfbb79d3fc70bd44faf216f2097">gpi</a>                          : 16; <span class="comment">/**&lt; General purpose input. These inputs are tied 0x0. */</span>
<a name="l03225"></a>03225 <span class="preprocessor">#else</span>
<a name="l03226"></a><a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html#af909fdfbb79d3fc70bd44faf216f2097">03226</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html#af909fdfbb79d3fc70bd44faf216f2097">gpi</a>                          : 16;
<a name="l03227"></a><a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html#a573769b7ed02ebb13a8f2cd28ac85a92">03227</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html#a573769b7ed02ebb13a8f2cd28ac85a92">gpo</a>                          : 16;
<a name="l03228"></a>03228 <span class="preprocessor">#endif</span>
<a name="l03229"></a>03229 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#a3af001845bca0e31ff8ccf836f784edb">s</a>;
<a name="l03230"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#a31e4ba8f66f422e23074cc3068ebe5ec">03230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html">cvmx_usbdrdx_uahc_ggpio_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#a31e4ba8f66f422e23074cc3068ebe5ec">cn70xx</a>;
<a name="l03231"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#aa7a0da3fde1f874fa55d9ab1d7e01c7b">03231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html">cvmx_usbdrdx_uahc_ggpio_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#aa7a0da3fde1f874fa55d9ab1d7e01c7b">cn70xxp1</a>;
<a name="l03232"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#a3dfa1f6131f6cd1b1428add702650c52">03232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html">cvmx_usbdrdx_uahc_ggpio_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#a3dfa1f6131f6cd1b1428add702650c52">cn73xx</a>;
<a name="l03233"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#a9ed12ef6ae60038097c0d4960893f82b">03233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ggpio_1_1cvmx__usbdrdx__uahc__ggpio__s.html">cvmx_usbdrdx_uahc_ggpio_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html#a9ed12ef6ae60038097c0d4960893f82b">cnf75xx</a>;
<a name="l03234"></a>03234 };
<a name="l03235"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ac7551cfdcc889c11dcd0fdf6c82b8f62">03235</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html" title="cvmx_usbdrd::_uahc_ggpio">cvmx_usbdrdx_uahc_ggpio</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ggpio.html" title="cvmx_usbdrd::_uahc_ggpio">cvmx_usbdrdx_uahc_ggpio_t</a>;
<a name="l03236"></a>03236 <span class="comment"></span>
<a name="l03237"></a>03237 <span class="comment">/**</span>
<a name="l03238"></a>03238 <span class="comment"> * cvmx_usbdrd#_uahc_ghwparams0</span>
<a name="l03239"></a>03239 <span class="comment"> *</span>
<a name="l03240"></a>03240 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03241"></a>03241 <span class="comment"> *</span>
<a name="l03242"></a>03242 <span class="comment"> */</span>
<a name="l03243"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html">03243</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html" title="cvmx_usbdrd::_uahc_ghwparams0">cvmx_usbdrdx_uahc_ghwparams0</a> {
<a name="l03244"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#a4ff17d1dc60a85b08335ec51a13ab471">03244</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#a4ff17d1dc60a85b08335ec51a13ab471">u32</a>;
<a name="l03245"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html">03245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html">cvmx_usbdrdx_uahc_ghwparams0_s</a> {
<a name="l03246"></a>03246 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03247"></a>03247 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a1e367c327ca131b8734134f8f8eec5ad">awidth</a>                       : 8;  <span class="comment">/**&lt; USB core bus-address width. */</span>
<a name="l03248"></a>03248     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#ab873398f65d1eb6dfd8ca802cd2be9d1">sdwidth</a>                      : 8;  <span class="comment">/**&lt; USB core bus slave-data width. */</span>
<a name="l03249"></a>03249     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#aaf5f27ec49bd8cbf104e9323d179f2bc">mdwidth</a>                      : 8;  <span class="comment">/**&lt; USB core bus master-data width. */</span>
<a name="l03250"></a>03250     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a4999a9d9a95b0314341febf6c3488ea7">sbus_type</a>                    : 2;  <span class="comment">/**&lt; USB core bus slave type: AXI. */</span>
<a name="l03251"></a>03251     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a132449ca5e9fd980958ecd863c7b32be">mbus_type</a>                    : 3;  <span class="comment">/**&lt; USB core bus master type: AXI. */</span>
<a name="l03252"></a>03252     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a1bc6faac0bdb5eff404d1d9a47649d52">mode</a>                         : 3;  <span class="comment">/**&lt; Operation mode: 0x2: Dual-role device. */</span>
<a name="l03253"></a>03253 <span class="preprocessor">#else</span>
<a name="l03254"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a1bc6faac0bdb5eff404d1d9a47649d52">03254</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a1bc6faac0bdb5eff404d1d9a47649d52">mode</a>                         : 3;
<a name="l03255"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a132449ca5e9fd980958ecd863c7b32be">03255</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a132449ca5e9fd980958ecd863c7b32be">mbus_type</a>                    : 3;
<a name="l03256"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a4999a9d9a95b0314341febf6c3488ea7">03256</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a4999a9d9a95b0314341febf6c3488ea7">sbus_type</a>                    : 2;
<a name="l03257"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#aaf5f27ec49bd8cbf104e9323d179f2bc">03257</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#aaf5f27ec49bd8cbf104e9323d179f2bc">mdwidth</a>                      : 8;
<a name="l03258"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#ab873398f65d1eb6dfd8ca802cd2be9d1">03258</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#ab873398f65d1eb6dfd8ca802cd2be9d1">sdwidth</a>                      : 8;
<a name="l03259"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a1e367c327ca131b8734134f8f8eec5ad">03259</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html#a1e367c327ca131b8734134f8f8eec5ad">awidth</a>                       : 8;
<a name="l03260"></a>03260 <span class="preprocessor">#endif</span>
<a name="l03261"></a>03261 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#aaeaf4fec9bfde9c710ed2fe18df960fb">s</a>;
<a name="l03262"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#a433fb0f25bda064f71c33932585652e7">03262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html">cvmx_usbdrdx_uahc_ghwparams0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#a433fb0f25bda064f71c33932585652e7">cn70xx</a>;
<a name="l03263"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#aa3e402452b66ca27618d47452b10c817">03263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html">cvmx_usbdrdx_uahc_ghwparams0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#aa3e402452b66ca27618d47452b10c817">cn70xxp1</a>;
<a name="l03264"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#a3552795f982bf166cf51e4e4280be215">03264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html">cvmx_usbdrdx_uahc_ghwparams0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#a3552795f982bf166cf51e4e4280be215">cn73xx</a>;
<a name="l03265"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#a9ff6a5d49937dfc67cfad911df3c3f66">03265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams0_1_1cvmx__usbdrdx__uahc__ghwparams0__s.html">cvmx_usbdrdx_uahc_ghwparams0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html#a9ff6a5d49937dfc67cfad911df3c3f66">cnf75xx</a>;
<a name="l03266"></a>03266 };
<a name="l03267"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8613c5470ae95b5987d1330bb12dd442">03267</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html" title="cvmx_usbdrd::_uahc_ghwparams0">cvmx_usbdrdx_uahc_ghwparams0</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams0.html" title="cvmx_usbdrd::_uahc_ghwparams0">cvmx_usbdrdx_uahc_ghwparams0_t</a>;
<a name="l03268"></a>03268 <span class="comment"></span>
<a name="l03269"></a>03269 <span class="comment">/**</span>
<a name="l03270"></a>03270 <span class="comment"> * cvmx_usbdrd#_uahc_ghwparams1</span>
<a name="l03271"></a>03271 <span class="comment"> *</span>
<a name="l03272"></a>03272 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03273"></a>03273 <span class="comment"> *</span>
<a name="l03274"></a>03274 <span class="comment"> */</span>
<a name="l03275"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html">03275</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html" title="cvmx_usbdrd::_uahc_ghwparams1">cvmx_usbdrdx_uahc_ghwparams1</a> {
<a name="l03276"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#aca459bc1d0e40aa526d64ac4542a3281">03276</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#aca459bc1d0e40aa526d64ac4542a3281">u32</a>;
<a name="l03277"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html">03277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html">cvmx_usbdrdx_uahc_ghwparams1_s</a> {
<a name="l03278"></a>03278 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03279"></a>03279 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#aa382a9d389d7592b51bf409ea9a6d789">en_dbc</a>                       : 1;  <span class="comment">/**&lt; Enable debug capability. */</span>
<a name="l03280"></a>03280     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#afdb536d3173ab74b4ffb2c413de6bc92">rm_opt_features</a>              : 1;  <span class="comment">/**&lt; Remove optional features. */</span>
<a name="l03281"></a>03281     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a3ba15b235a168b6a177d6eee91fbcd59">sync_rst</a>                     : 1;  <span class="comment">/**&lt; Synchronous reset coding. */</span>
<a name="l03282"></a>03282     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a8fc383cdd4e53225fff3d4f78ab2ea50">ram_bus_clks_sync</a>            : 1;  <span class="comment">/**&lt; RAM_CLK and BUS_CLK are synchronous. */</span>
<a name="l03283"></a>03283     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a14ee1bf270b1ce4c390a2d836848b736">mac_ram_clks_sync</a>            : 1;  <span class="comment">/**&lt; MAC3_CLK and RAM_CLK are synchronous. */</span>
<a name="l03284"></a>03284     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a41cec2c31391f3fefa58e00067b8b087">mac_phy_clks_sync</a>            : 1;  <span class="comment">/**&lt; MAC3_CLK and PHY_CLK are synchronous. */</span>
<a name="l03285"></a>03285     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#acb033590e5a0ce4b46f8fdfaa6d6b9ad">en_pwropt</a>                    : 2;  <span class="comment">/**&lt; Power optimization mode:</span>
<a name="l03286"></a>03286 <span class="comment">                                                         bit&lt;0&gt; = Clock-gating feature available.</span>
<a name="l03287"></a>03287 <span class="comment">                                                         bit&lt;1&gt; = Hibernation feature available. */</span>
<a name="l03288"></a>03288     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#ae57d65744a19d48b920dd6a186a7c2be">spram_typ</a>                    : 1;  <span class="comment">/**&lt; SRAM type: one-port RAMs. */</span>
<a name="l03289"></a>03289     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a58e5e904e69a0b186690c23cb4c41694">num_rams</a>                     : 2;  <span class="comment">/**&lt; Number of RAMs. */</span>
<a name="l03290"></a>03290     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a2ee3ce60ddecee2448f0472bcdb48ba0">device_num_int</a>               : 6;  <span class="comment">/**&lt; Number of event buffers (and interrupts) in device-mode. */</span>
<a name="l03291"></a>03291     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#adc120067d73c0ebb886dbd8a397120d3">aspacewidth</a>                  : 3;  <span class="comment">/**&lt; Native interface address-space port width. */</span>
<a name="l03292"></a>03292     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a4bfee03d447e5bf52b9dfa9f6b59b670">reqinfowidth</a>                 : 3;  <span class="comment">/**&lt; Native interface request/response-info port width. */</span>
<a name="l03293"></a>03293     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#adbbe7de4f8fdfc6765168a254dab7954">datainfowidth</a>                : 3;  <span class="comment">/**&lt; Native interface data-info port width. */</span>
<a name="l03294"></a>03294     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a88b95cf5f7569230bf07386acd70c3f8">burstwidth_m1</a>                : 3;  <span class="comment">/**&lt; Width minus one of AXI length field. */</span>
<a name="l03295"></a>03295     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#ae93d6f5be54d8e0c7e83168187f49b16">idwidth_m1</a>                   : 3;  <span class="comment">/**&lt; Width minus one of AXI ID field. */</span>
<a name="l03296"></a>03296 <span class="preprocessor">#else</span>
<a name="l03297"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#ae93d6f5be54d8e0c7e83168187f49b16">03297</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#ae93d6f5be54d8e0c7e83168187f49b16">idwidth_m1</a>                   : 3;
<a name="l03298"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a88b95cf5f7569230bf07386acd70c3f8">03298</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a88b95cf5f7569230bf07386acd70c3f8">burstwidth_m1</a>                : 3;
<a name="l03299"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#adbbe7de4f8fdfc6765168a254dab7954">03299</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#adbbe7de4f8fdfc6765168a254dab7954">datainfowidth</a>                : 3;
<a name="l03300"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a4bfee03d447e5bf52b9dfa9f6b59b670">03300</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a4bfee03d447e5bf52b9dfa9f6b59b670">reqinfowidth</a>                 : 3;
<a name="l03301"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#adc120067d73c0ebb886dbd8a397120d3">03301</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#adc120067d73c0ebb886dbd8a397120d3">aspacewidth</a>                  : 3;
<a name="l03302"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a2ee3ce60ddecee2448f0472bcdb48ba0">03302</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a2ee3ce60ddecee2448f0472bcdb48ba0">device_num_int</a>               : 6;
<a name="l03303"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a58e5e904e69a0b186690c23cb4c41694">03303</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a58e5e904e69a0b186690c23cb4c41694">num_rams</a>                     : 2;
<a name="l03304"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#ae57d65744a19d48b920dd6a186a7c2be">03304</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#ae57d65744a19d48b920dd6a186a7c2be">spram_typ</a>                    : 1;
<a name="l03305"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#acb033590e5a0ce4b46f8fdfaa6d6b9ad">03305</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#acb033590e5a0ce4b46f8fdfaa6d6b9ad">en_pwropt</a>                    : 2;
<a name="l03306"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a41cec2c31391f3fefa58e00067b8b087">03306</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a41cec2c31391f3fefa58e00067b8b087">mac_phy_clks_sync</a>            : 1;
<a name="l03307"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a14ee1bf270b1ce4c390a2d836848b736">03307</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a14ee1bf270b1ce4c390a2d836848b736">mac_ram_clks_sync</a>            : 1;
<a name="l03308"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a8fc383cdd4e53225fff3d4f78ab2ea50">03308</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a8fc383cdd4e53225fff3d4f78ab2ea50">ram_bus_clks_sync</a>            : 1;
<a name="l03309"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a3ba15b235a168b6a177d6eee91fbcd59">03309</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#a3ba15b235a168b6a177d6eee91fbcd59">sync_rst</a>                     : 1;
<a name="l03310"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#afdb536d3173ab74b4ffb2c413de6bc92">03310</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#afdb536d3173ab74b4ffb2c413de6bc92">rm_opt_features</a>              : 1;
<a name="l03311"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#aa382a9d389d7592b51bf409ea9a6d789">03311</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html#aa382a9d389d7592b51bf409ea9a6d789">en_dbc</a>                       : 1;
<a name="l03312"></a>03312 <span class="preprocessor">#endif</span>
<a name="l03313"></a>03313 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#a2cc112ed15f31f69eae48f88baa7819d">s</a>;
<a name="l03314"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#a009ef0955e381523b7bf05d311be168d">03314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html">cvmx_usbdrdx_uahc_ghwparams1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#a009ef0955e381523b7bf05d311be168d">cn70xx</a>;
<a name="l03315"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#ab040770c1a67d3c11ba08a14f51300c7">03315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html">cvmx_usbdrdx_uahc_ghwparams1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#ab040770c1a67d3c11ba08a14f51300c7">cn70xxp1</a>;
<a name="l03316"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#a5d6da1ab6bd8d33e38c977c32279c8e0">03316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html">cvmx_usbdrdx_uahc_ghwparams1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#a5d6da1ab6bd8d33e38c977c32279c8e0">cn73xx</a>;
<a name="l03317"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#adb23b6a14cb9d05c99e3174f593036c6">03317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams1_1_1cvmx__usbdrdx__uahc__ghwparams1__s.html">cvmx_usbdrdx_uahc_ghwparams1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html#adb23b6a14cb9d05c99e3174f593036c6">cnf75xx</a>;
<a name="l03318"></a>03318 };
<a name="l03319"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7e8824b0f1dc7c7e9bb6e80bac71d8a1">03319</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html" title="cvmx_usbdrd::_uahc_ghwparams1">cvmx_usbdrdx_uahc_ghwparams1</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams1.html" title="cvmx_usbdrd::_uahc_ghwparams1">cvmx_usbdrdx_uahc_ghwparams1_t</a>;
<a name="l03320"></a>03320 <span class="comment"></span>
<a name="l03321"></a>03321 <span class="comment">/**</span>
<a name="l03322"></a>03322 <span class="comment"> * cvmx_usbdrd#_uahc_ghwparams2</span>
<a name="l03323"></a>03323 <span class="comment"> *</span>
<a name="l03324"></a>03324 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03325"></a>03325 <span class="comment"> *</span>
<a name="l03326"></a>03326 <span class="comment"> */</span>
<a name="l03327"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html">03327</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html" title="cvmx_usbdrd::_uahc_ghwparams2">cvmx_usbdrdx_uahc_ghwparams2</a> {
<a name="l03328"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#ad43f9c016e21101a9463a00b10aed68c">03328</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#ad43f9c016e21101a9463a00b10aed68c">u32</a>;
<a name="l03329"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams2_1_1cvmx__usbdrdx__uahc__ghwparams2__s.html">03329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams2_1_1cvmx__usbdrdx__uahc__ghwparams2__s.html">cvmx_usbdrdx_uahc_ghwparams2_s</a> {
<a name="l03330"></a>03330 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03331"></a>03331 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams2_1_1cvmx__usbdrdx__uahc__ghwparams2__s.html#a1171df4a10ae9421cc6ce29e195838cd">userid</a>                       : 32; <span class="comment">/**&lt; User ID. */</span>
<a name="l03332"></a>03332 <span class="preprocessor">#else</span>
<a name="l03333"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams2_1_1cvmx__usbdrdx__uahc__ghwparams2__s.html#a1171df4a10ae9421cc6ce29e195838cd">03333</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams2_1_1cvmx__usbdrdx__uahc__ghwparams2__s.html#a1171df4a10ae9421cc6ce29e195838cd">userid</a>                       : 32;
<a name="l03334"></a>03334 <span class="preprocessor">#endif</span>
<a name="l03335"></a>03335 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#a67d8b8f114e116bd12778ad07351a4b6">s</a>;
<a name="l03336"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#abc7fd921d37e38b2e40a7fb7493d3f53">03336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams2_1_1cvmx__usbdrdx__uahc__ghwparams2__s.html">cvmx_usbdrdx_uahc_ghwparams2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#abc7fd921d37e38b2e40a7fb7493d3f53">cn70xx</a>;
<a name="l03337"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#a2e4889cad5d03a2ad06b0714690ba528">03337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams2_1_1cvmx__usbdrdx__uahc__ghwparams2__s.html">cvmx_usbdrdx_uahc_ghwparams2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#a2e4889cad5d03a2ad06b0714690ba528">cn70xxp1</a>;
<a name="l03338"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#a5b72a5f4bf7d1e103a9750bd138507ce">03338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams2_1_1cvmx__usbdrdx__uahc__ghwparams2__s.html">cvmx_usbdrdx_uahc_ghwparams2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#a5b72a5f4bf7d1e103a9750bd138507ce">cn73xx</a>;
<a name="l03339"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#abc05bf07d065ccb82f7e58befd087acb">03339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams2_1_1cvmx__usbdrdx__uahc__ghwparams2__s.html">cvmx_usbdrdx_uahc_ghwparams2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html#abc05bf07d065ccb82f7e58befd087acb">cnf75xx</a>;
<a name="l03340"></a>03340 };
<a name="l03341"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#afe995b14eb626b5a089369c77bbabcc5">03341</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html" title="cvmx_usbdrd::_uahc_ghwparams2">cvmx_usbdrdx_uahc_ghwparams2</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams2.html" title="cvmx_usbdrd::_uahc_ghwparams2">cvmx_usbdrdx_uahc_ghwparams2_t</a>;
<a name="l03342"></a>03342 <span class="comment"></span>
<a name="l03343"></a>03343 <span class="comment">/**</span>
<a name="l03344"></a>03344 <span class="comment"> * cvmx_usbdrd#_uahc_ghwparams3</span>
<a name="l03345"></a>03345 <span class="comment"> *</span>
<a name="l03346"></a>03346 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03347"></a>03347 <span class="comment"> *</span>
<a name="l03348"></a>03348 <span class="comment"> */</span>
<a name="l03349"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html">03349</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html" title="cvmx_usbdrd::_uahc_ghwparams3">cvmx_usbdrdx_uahc_ghwparams3</a> {
<a name="l03350"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#aac2b94426e48eab48fdfeb5e19b9527d">03350</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#aac2b94426e48eab48fdfeb5e19b9527d">u32</a>;
<a name="l03351"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html">03351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html">cvmx_usbdrdx_uahc_ghwparams3_s</a> {
<a name="l03352"></a>03352 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03353"></a>03353 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a0815ff571991de7a190222794109d495">reserved_31_31</a>               : 1;
<a name="l03354"></a>03354     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#ad7bcea5495316bd3bd06b1d943a28983">cache_total_xfer_resources</a>   : 8;  <span class="comment">/**&lt; Maximum number of transfer resources in the core. */</span>
<a name="l03355"></a>03355     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a03103c50b2f484495950f049cebbd541">num_in_eps</a>                   : 5;  <span class="comment">/**&lt; Maximum number of device-mode IN endpoints active. */</span>
<a name="l03356"></a>03356     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a248b776783dee19216d29762572ed3b9">num_eps</a>                      : 6;  <span class="comment">/**&lt; Number of device-mode single-directional endpoints. */</span>
<a name="l03357"></a>03357     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#aa1c4f37e8b1b4c4fed4eb12fd3af2869">ulpi_carkit</a>                  : 1;  <span class="comment">/**&lt; ULPI carkit is not supported. */</span>
<a name="l03358"></a>03358     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a7e81406cbfeb7febcf28045b0e7e017f">vendor_ctl_interface</a>         : 1;  <span class="comment">/**&lt; UTMI+ PHY vendor control interface enabled. */</span>
<a name="l03359"></a>03359     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a0df4c7cd3f52f9dcb4ae2a6cb821fcf6">reserved_8_9</a>                 : 2;
<a name="l03360"></a>03360     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a1203f80f0378a8a26122003dfb5ef88d">hsphy_dwidth</a>                 : 2;  <span class="comment">/**&lt; Data width of the UTMI+ PHY interface: 0x2 = 8-or-16 bits. */</span>
<a name="l03361"></a>03361     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a467a28a5fdb20a678b3d5035ba14ed94">fsphy_interface</a>              : 2;  <span class="comment">/**&lt; USB 1.1 full-speed serial transceiver interface. */</span>
<a name="l03362"></a>03362     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a7cd373b32204ebacd451523ee2d45349">hsphy_interface</a>              : 2;  <span class="comment">/**&lt; High-speed PHY interface: 0x1 = UTMI+. */</span>
<a name="l03363"></a>03363     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a6cd8ef27ee26096cf2253a90000bc6fb">ssphy_interface</a>              : 2;  <span class="comment">/**&lt; SuperSpeed PHY interface: 0x1 = PIPE3. */</span>
<a name="l03364"></a>03364 <span class="preprocessor">#else</span>
<a name="l03365"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a6cd8ef27ee26096cf2253a90000bc6fb">03365</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a6cd8ef27ee26096cf2253a90000bc6fb">ssphy_interface</a>              : 2;
<a name="l03366"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a7cd373b32204ebacd451523ee2d45349">03366</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a7cd373b32204ebacd451523ee2d45349">hsphy_interface</a>              : 2;
<a name="l03367"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a467a28a5fdb20a678b3d5035ba14ed94">03367</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a467a28a5fdb20a678b3d5035ba14ed94">fsphy_interface</a>              : 2;
<a name="l03368"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a1203f80f0378a8a26122003dfb5ef88d">03368</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a1203f80f0378a8a26122003dfb5ef88d">hsphy_dwidth</a>                 : 2;
<a name="l03369"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a0df4c7cd3f52f9dcb4ae2a6cb821fcf6">03369</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a0df4c7cd3f52f9dcb4ae2a6cb821fcf6">reserved_8_9</a>                 : 2;
<a name="l03370"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a7e81406cbfeb7febcf28045b0e7e017f">03370</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a7e81406cbfeb7febcf28045b0e7e017f">vendor_ctl_interface</a>         : 1;
<a name="l03371"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#aa1c4f37e8b1b4c4fed4eb12fd3af2869">03371</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#aa1c4f37e8b1b4c4fed4eb12fd3af2869">ulpi_carkit</a>                  : 1;
<a name="l03372"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a248b776783dee19216d29762572ed3b9">03372</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a248b776783dee19216d29762572ed3b9">num_eps</a>                      : 6;
<a name="l03373"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a03103c50b2f484495950f049cebbd541">03373</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a03103c50b2f484495950f049cebbd541">num_in_eps</a>                   : 5;
<a name="l03374"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#ad7bcea5495316bd3bd06b1d943a28983">03374</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#ad7bcea5495316bd3bd06b1d943a28983">cache_total_xfer_resources</a>   : 8;
<a name="l03375"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a0815ff571991de7a190222794109d495">03375</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html#a0815ff571991de7a190222794109d495">reserved_31_31</a>               : 1;
<a name="l03376"></a>03376 <span class="preprocessor">#endif</span>
<a name="l03377"></a>03377 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#a9401cffa9b0034d983da488466958258">s</a>;
<a name="l03378"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#a083b339c830037c846884fa39522e81d">03378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html">cvmx_usbdrdx_uahc_ghwparams3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#a083b339c830037c846884fa39522e81d">cn70xx</a>;
<a name="l03379"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#aaa832fc0028b70ea6e0cef83a21b5014">03379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html">cvmx_usbdrdx_uahc_ghwparams3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#aaa832fc0028b70ea6e0cef83a21b5014">cn70xxp1</a>;
<a name="l03380"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#a2fc5281971b13bcbf7a0a07b6dd147b6">03380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html">cvmx_usbdrdx_uahc_ghwparams3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#a2fc5281971b13bcbf7a0a07b6dd147b6">cn73xx</a>;
<a name="l03381"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#a7fdd8164cdfff9a600cafa6e297ce125">03381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams3_1_1cvmx__usbdrdx__uahc__ghwparams3__s.html">cvmx_usbdrdx_uahc_ghwparams3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html#a7fdd8164cdfff9a600cafa6e297ce125">cnf75xx</a>;
<a name="l03382"></a>03382 };
<a name="l03383"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a0472aab70211e4c7fa8c1bbf034087df">03383</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html" title="cvmx_usbdrd::_uahc_ghwparams3">cvmx_usbdrdx_uahc_ghwparams3</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams3.html" title="cvmx_usbdrd::_uahc_ghwparams3">cvmx_usbdrdx_uahc_ghwparams3_t</a>;
<a name="l03384"></a>03384 <span class="comment"></span>
<a name="l03385"></a>03385 <span class="comment">/**</span>
<a name="l03386"></a>03386 <span class="comment"> * cvmx_usbdrd#_uahc_ghwparams4</span>
<a name="l03387"></a>03387 <span class="comment"> *</span>
<a name="l03388"></a>03388 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03389"></a>03389 <span class="comment"> *</span>
<a name="l03390"></a>03390 <span class="comment"> */</span>
<a name="l03391"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html">03391</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html" title="cvmx_usbdrd::_uahc_ghwparams4">cvmx_usbdrdx_uahc_ghwparams4</a> {
<a name="l03392"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#af70208b608be0126057454c1cc4a8e87">03392</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#af70208b608be0126057454c1cc4a8e87">u32</a>;
<a name="l03393"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html">03393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html">cvmx_usbdrdx_uahc_ghwparams4_s</a> {
<a name="l03394"></a>03394 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03395"></a>03395 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a3825120b6699b01ac9842634a1ba76dc">bmu_lsp_depth</a>                : 4;  <span class="comment">/**&lt; Depth of the BMU-LSP status buffer. */</span>
<a name="l03396"></a>03396     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a5754c1105c4ce1d0c09468c215835490">bmu_ptl_depth_m1</a>             : 4;  <span class="comment">/**&lt; Depth of the BMU-PTL source/sink buffers minus 1. */</span>
<a name="l03397"></a>03397     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a5043669bdfad65387b607ac3342b4777">en_isoc_supt</a>                 : 1;  <span class="comment">/**&lt; Isochronous support enabled. */</span>
<a name="l03398"></a>03398     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#af5b2766dbc02006cee72df8b98bb81d5">reserved_22_22</a>               : 1;
<a name="l03399"></a>03399     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a5a8509e42c9563dbe1146fc4d6d8772a">ext_buff_control</a>             : 1;  <span class="comment">/**&lt; Enables device external buffer control sideband controls. */</span>
<a name="l03400"></a>03400     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a07aa6e380fd6f5e98916843ffff79284">num_ss_usb_instances</a>         : 4;  <span class="comment">/**&lt; Number of SuperSpeed bus instances. */</span>
<a name="l03401"></a>03401     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a82da8d8712bbb32d72a4a1d5d9c3d4e8">hiber_scratchbufs</a>            : 4;  <span class="comment">/**&lt; Number of hibernation scratchpad buffers. */</span>
<a name="l03402"></a>03402     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a9e1c2067f493c5a5f668af9b50b40db5">reserved_6_12</a>                : 7;
<a name="l03403"></a>03403     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#ac3f7fce80f9568ffb77e13363a4493ec">cache_trbs_per_transfer</a>      : 6;  <span class="comment">/**&lt; Number of TRBs per transfer that can be cached. */</span>
<a name="l03404"></a>03404 <span class="preprocessor">#else</span>
<a name="l03405"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#ac3f7fce80f9568ffb77e13363a4493ec">03405</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#ac3f7fce80f9568ffb77e13363a4493ec">cache_trbs_per_transfer</a>      : 6;
<a name="l03406"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a9e1c2067f493c5a5f668af9b50b40db5">03406</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a9e1c2067f493c5a5f668af9b50b40db5">reserved_6_12</a>                : 7;
<a name="l03407"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a82da8d8712bbb32d72a4a1d5d9c3d4e8">03407</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a82da8d8712bbb32d72a4a1d5d9c3d4e8">hiber_scratchbufs</a>            : 4;
<a name="l03408"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a07aa6e380fd6f5e98916843ffff79284">03408</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a07aa6e380fd6f5e98916843ffff79284">num_ss_usb_instances</a>         : 4;
<a name="l03409"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a5a8509e42c9563dbe1146fc4d6d8772a">03409</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a5a8509e42c9563dbe1146fc4d6d8772a">ext_buff_control</a>             : 1;
<a name="l03410"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#af5b2766dbc02006cee72df8b98bb81d5">03410</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#af5b2766dbc02006cee72df8b98bb81d5">reserved_22_22</a>               : 1;
<a name="l03411"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a5043669bdfad65387b607ac3342b4777">03411</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a5043669bdfad65387b607ac3342b4777">en_isoc_supt</a>                 : 1;
<a name="l03412"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a5754c1105c4ce1d0c09468c215835490">03412</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a5754c1105c4ce1d0c09468c215835490">bmu_ptl_depth_m1</a>             : 4;
<a name="l03413"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a3825120b6699b01ac9842634a1ba76dc">03413</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html#a3825120b6699b01ac9842634a1ba76dc">bmu_lsp_depth</a>                : 4;
<a name="l03414"></a>03414 <span class="preprocessor">#endif</span>
<a name="l03415"></a>03415 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#a6b12ccf1ea555935f040d3038153e5b5">s</a>;
<a name="l03416"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#ab2981b4377e33a77225dfa772d56eff0">03416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html">cvmx_usbdrdx_uahc_ghwparams4_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#ab2981b4377e33a77225dfa772d56eff0">cn70xx</a>;
<a name="l03417"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#aeeabd76df88d497c7f8dcc9480854083">03417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html">cvmx_usbdrdx_uahc_ghwparams4_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#aeeabd76df88d497c7f8dcc9480854083">cn70xxp1</a>;
<a name="l03418"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#a623ffb0390f9a51102d0158f7d811586">03418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html">cvmx_usbdrdx_uahc_ghwparams4_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#a623ffb0390f9a51102d0158f7d811586">cn73xx</a>;
<a name="l03419"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#a448a24943cd6814649e08d2699f2f477">03419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams4_1_1cvmx__usbdrdx__uahc__ghwparams4__s.html">cvmx_usbdrdx_uahc_ghwparams4_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html#a448a24943cd6814649e08d2699f2f477">cnf75xx</a>;
<a name="l03420"></a>03420 };
<a name="l03421"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7cbc2e68edeb78fc4781d0c59aa5bcda">03421</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html" title="cvmx_usbdrd::_uahc_ghwparams4">cvmx_usbdrdx_uahc_ghwparams4</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams4.html" title="cvmx_usbdrd::_uahc_ghwparams4">cvmx_usbdrdx_uahc_ghwparams4_t</a>;
<a name="l03422"></a>03422 <span class="comment"></span>
<a name="l03423"></a>03423 <span class="comment">/**</span>
<a name="l03424"></a>03424 <span class="comment"> * cvmx_usbdrd#_uahc_ghwparams5</span>
<a name="l03425"></a>03425 <span class="comment"> *</span>
<a name="l03426"></a>03426 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03427"></a>03427 <span class="comment"> *</span>
<a name="l03428"></a>03428 <span class="comment"> */</span>
<a name="l03429"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html">03429</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html" title="cvmx_usbdrd::_uahc_ghwparams5">cvmx_usbdrdx_uahc_ghwparams5</a> {
<a name="l03430"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#a9e751b482318023ddbdfea79b9e5e2e5">03430</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#a9e751b482318023ddbdfea79b9e5e2e5">u32</a>;
<a name="l03431"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html">03431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html">cvmx_usbdrdx_uahc_ghwparams5_s</a> {
<a name="l03432"></a>03432 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03433"></a>03433 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#ad34f1e1eb714cebb54f3c239026a5837">reserved_28_31</a>               : 4;
<a name="l03434"></a>03434     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#add5b92830f6fbb3f41eae0ad8c1ca1ab">dfq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU descriptor fetch-request queue. */</span>
<a name="l03435"></a>03435     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#abd8e582feb3d23d340a383e519a4d7b5">dwq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU descriptor write queue. */</span>
<a name="l03436"></a>03436     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#a40f8c894ea620434abda4afb50efebf9">txq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU TX request queue. */</span>
<a name="l03437"></a>03437     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#ad0da264df80889d9feac080e056ab56d">rxq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU RX request queue. */</span>
<a name="l03438"></a>03438     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#a02b5649da7873f62f9e82d798ba570e0">bmu_busgm_depth</a>              : 4;  <span class="comment">/**&lt; Depth of the BMU-BUSGM source/sink buffers. */</span>
<a name="l03439"></a>03439 <span class="preprocessor">#else</span>
<a name="l03440"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#a02b5649da7873f62f9e82d798ba570e0">03440</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#a02b5649da7873f62f9e82d798ba570e0">bmu_busgm_depth</a>              : 4;
<a name="l03441"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#ad0da264df80889d9feac080e056ab56d">03441</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#ad0da264df80889d9feac080e056ab56d">rxq_fifo_depth</a>               : 6;
<a name="l03442"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#a40f8c894ea620434abda4afb50efebf9">03442</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#a40f8c894ea620434abda4afb50efebf9">txq_fifo_depth</a>               : 6;
<a name="l03443"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#abd8e582feb3d23d340a383e519a4d7b5">03443</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#abd8e582feb3d23d340a383e519a4d7b5">dwq_fifo_depth</a>               : 6;
<a name="l03444"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#add5b92830f6fbb3f41eae0ad8c1ca1ab">03444</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#add5b92830f6fbb3f41eae0ad8c1ca1ab">dfq_fifo_depth</a>               : 6;
<a name="l03445"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#ad34f1e1eb714cebb54f3c239026a5837">03445</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html#ad34f1e1eb714cebb54f3c239026a5837">reserved_28_31</a>               : 4;
<a name="l03446"></a>03446 <span class="preprocessor">#endif</span>
<a name="l03447"></a>03447 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#acb51cba3fdfd05715c9045b307984ee2">s</a>;
<a name="l03448"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#a1c3feec3c85c1447b10d32eb71179155">03448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html">cvmx_usbdrdx_uahc_ghwparams5_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#a1c3feec3c85c1447b10d32eb71179155">cn70xx</a>;
<a name="l03449"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#ae74d40e3b398c8ce3857cadbd2e24f41">03449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html">cvmx_usbdrdx_uahc_ghwparams5_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#ae74d40e3b398c8ce3857cadbd2e24f41">cn70xxp1</a>;
<a name="l03450"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#af14cd2b70bb7d945a8b870d36d1be21b">03450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html">cvmx_usbdrdx_uahc_ghwparams5_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#af14cd2b70bb7d945a8b870d36d1be21b">cn73xx</a>;
<a name="l03451"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#ad6a0243b3f241f8e0876e881018f1540">03451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams5_1_1cvmx__usbdrdx__uahc__ghwparams5__s.html">cvmx_usbdrdx_uahc_ghwparams5_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html#ad6a0243b3f241f8e0876e881018f1540">cnf75xx</a>;
<a name="l03452"></a>03452 };
<a name="l03453"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a613b3228ec373717813f56dd51ca3ade">03453</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html" title="cvmx_usbdrd::_uahc_ghwparams5">cvmx_usbdrdx_uahc_ghwparams5</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams5.html" title="cvmx_usbdrd::_uahc_ghwparams5">cvmx_usbdrdx_uahc_ghwparams5_t</a>;
<a name="l03454"></a>03454 <span class="comment"></span>
<a name="l03455"></a>03455 <span class="comment">/**</span>
<a name="l03456"></a>03456 <span class="comment"> * cvmx_usbdrd#_uahc_ghwparams6</span>
<a name="l03457"></a>03457 <span class="comment"> *</span>
<a name="l03458"></a>03458 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03459"></a>03459 <span class="comment"> *</span>
<a name="l03460"></a>03460 <span class="comment"> */</span>
<a name="l03461"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html">03461</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html" title="cvmx_usbdrd::_uahc_ghwparams6">cvmx_usbdrdx_uahc_ghwparams6</a> {
<a name="l03462"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#ac1c4fe406593955abbd1af80c54c5db0">03462</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#ac1c4fe406593955abbd1af80c54c5db0">u32</a>;
<a name="l03463"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html">03463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html">cvmx_usbdrdx_uahc_ghwparams6_s</a> {
<a name="l03464"></a>03464 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03465"></a>03465 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a77d87d9a580748e2776df8448560f5f6">ram0_depth</a>                   : 16; <span class="comment">/**&lt; RAM0 depth. */</span>
<a name="l03466"></a>03466     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a3cdf6ed0096dba7d457afc85c34c7b87">en_bus_filters</a>               : 1;  <span class="comment">/**&lt; VBus filters support. */</span>
<a name="l03467"></a>03467     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#af127e7721ca7b717efea3b0f25674546">en_bc</a>                        : 1;  <span class="comment">/**&lt; Enable battery charging support. */</span>
<a name="l03468"></a>03468     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a8132f665343ed866155c235f34b95487">en_otg_ss</a>                    : 1;  <span class="comment">/**&lt; Enable OTG SuperSpeed support. */</span>
<a name="l03469"></a>03469     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#afdaf1cd0c3b9f1696e534b1a7e72855f">en_adp</a>                       : 1;  <span class="comment">/**&lt; Enable ADP support. */</span>
<a name="l03470"></a>03470     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a2fcf07bd0545723de8b8ee2d118dcba5">hnp_support</a>                  : 1;  <span class="comment">/**&lt; HNP support. */</span>
<a name="l03471"></a>03471     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a61c1b1280f14d49ad4a7442b02903d18">srp_support</a>                  : 1;  <span class="comment">/**&lt; SRP support. */</span>
<a name="l03472"></a>03472     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#ab410b55ca04ac64c3eb5aa54e3542483">reserved_8_9</a>                 : 2;
<a name="l03473"></a>03473     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a8a86cd8431e1c7b4a454684b76dc56b8">en_fpga</a>                      : 1;  <span class="comment">/**&lt; Enable FPGA implementation. */</span>
<a name="l03474"></a>03474     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a440f26746292b64268d600bdafe4e300">en_dbg_ports</a>                 : 1;  <span class="comment">/**&lt; Enable debug ports for FGPA. */</span>
<a name="l03475"></a>03475     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a5511bccb854771d4d28f64d5ec7bcea9">psq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU protocol status queue. */</span>
<a name="l03476"></a>03476 <span class="preprocessor">#else</span>
<a name="l03477"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a5511bccb854771d4d28f64d5ec7bcea9">03477</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a5511bccb854771d4d28f64d5ec7bcea9">psq_fifo_depth</a>               : 6;
<a name="l03478"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a440f26746292b64268d600bdafe4e300">03478</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a440f26746292b64268d600bdafe4e300">en_dbg_ports</a>                 : 1;
<a name="l03479"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a8a86cd8431e1c7b4a454684b76dc56b8">03479</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a8a86cd8431e1c7b4a454684b76dc56b8">en_fpga</a>                      : 1;
<a name="l03480"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#ab410b55ca04ac64c3eb5aa54e3542483">03480</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#ab410b55ca04ac64c3eb5aa54e3542483">reserved_8_9</a>                 : 2;
<a name="l03481"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a61c1b1280f14d49ad4a7442b02903d18">03481</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a61c1b1280f14d49ad4a7442b02903d18">srp_support</a>                  : 1;
<a name="l03482"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a2fcf07bd0545723de8b8ee2d118dcba5">03482</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a2fcf07bd0545723de8b8ee2d118dcba5">hnp_support</a>                  : 1;
<a name="l03483"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#afdaf1cd0c3b9f1696e534b1a7e72855f">03483</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#afdaf1cd0c3b9f1696e534b1a7e72855f">en_adp</a>                       : 1;
<a name="l03484"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a8132f665343ed866155c235f34b95487">03484</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a8132f665343ed866155c235f34b95487">en_otg_ss</a>                    : 1;
<a name="l03485"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#af127e7721ca7b717efea3b0f25674546">03485</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#af127e7721ca7b717efea3b0f25674546">en_bc</a>                        : 1;
<a name="l03486"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a3cdf6ed0096dba7d457afc85c34c7b87">03486</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a3cdf6ed0096dba7d457afc85c34c7b87">en_bus_filters</a>               : 1;
<a name="l03487"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a77d87d9a580748e2776df8448560f5f6">03487</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html#a77d87d9a580748e2776df8448560f5f6">ram0_depth</a>                   : 16;
<a name="l03488"></a>03488 <span class="preprocessor">#endif</span>
<a name="l03489"></a>03489 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#a7df40dd098bcaef1ed4e65a41cb6a355">s</a>;
<a name="l03490"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#a02383c2dce55fb9af5a68203953de6f9">03490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html">cvmx_usbdrdx_uahc_ghwparams6_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#a02383c2dce55fb9af5a68203953de6f9">cn70xx</a>;
<a name="l03491"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#ad8ca5485c94068567341911b08bff4c9">03491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html">cvmx_usbdrdx_uahc_ghwparams6_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#ad8ca5485c94068567341911b08bff4c9">cn70xxp1</a>;
<a name="l03492"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#a8c1bc32e12db330108b3f7616080ca34">03492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html">cvmx_usbdrdx_uahc_ghwparams6_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#a8c1bc32e12db330108b3f7616080ca34">cn73xx</a>;
<a name="l03493"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#a2ef6e728d2aea69a2c067551f88922bf">03493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams6_1_1cvmx__usbdrdx__uahc__ghwparams6__s.html">cvmx_usbdrdx_uahc_ghwparams6_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html#a2ef6e728d2aea69a2c067551f88922bf">cnf75xx</a>;
<a name="l03494"></a>03494 };
<a name="l03495"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ad51ba291ff6d15534232208a7417e9f0">03495</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html" title="cvmx_usbdrd::_uahc_ghwparams6">cvmx_usbdrdx_uahc_ghwparams6</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams6.html" title="cvmx_usbdrd::_uahc_ghwparams6">cvmx_usbdrdx_uahc_ghwparams6_t</a>;
<a name="l03496"></a>03496 <span class="comment"></span>
<a name="l03497"></a>03497 <span class="comment">/**</span>
<a name="l03498"></a>03498 <span class="comment"> * cvmx_usbdrd#_uahc_ghwparams7</span>
<a name="l03499"></a>03499 <span class="comment"> *</span>
<a name="l03500"></a>03500 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03501"></a>03501 <span class="comment"> *</span>
<a name="l03502"></a>03502 <span class="comment"> */</span>
<a name="l03503"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html">03503</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html" title="cvmx_usbdrd::_uahc_ghwparams7">cvmx_usbdrdx_uahc_ghwparams7</a> {
<a name="l03504"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#adcfa1acda7707d4c9de9cb0a38e12639">03504</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#adcfa1acda7707d4c9de9cb0a38e12639">u32</a>;
<a name="l03505"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html">03505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html">cvmx_usbdrdx_uahc_ghwparams7_s</a> {
<a name="l03506"></a>03506 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03507"></a>03507 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html#abddf646c4074d622a30ab967e59a2976">ram2_depth</a>                   : 16; <span class="comment">/**&lt; RAM2 depth. */</span>
<a name="l03508"></a>03508     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html#af7da89031a7eee678273646dccbf3112">ram1_depth</a>                   : 16; <span class="comment">/**&lt; RAM1 depth. */</span>
<a name="l03509"></a>03509 <span class="preprocessor">#else</span>
<a name="l03510"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html#af7da89031a7eee678273646dccbf3112">03510</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html#af7da89031a7eee678273646dccbf3112">ram1_depth</a>                   : 16;
<a name="l03511"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html#abddf646c4074d622a30ab967e59a2976">03511</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html#abddf646c4074d622a30ab967e59a2976">ram2_depth</a>                   : 16;
<a name="l03512"></a>03512 <span class="preprocessor">#endif</span>
<a name="l03513"></a>03513 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#ac882495a31806ff80fbb0cc891e77450">s</a>;
<a name="l03514"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#af4059dc63225b096d689aa76bc66844c">03514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html">cvmx_usbdrdx_uahc_ghwparams7_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#af4059dc63225b096d689aa76bc66844c">cn70xx</a>;
<a name="l03515"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#a3877f0d46dd2efe2ac91f6053f2a3a7b">03515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html">cvmx_usbdrdx_uahc_ghwparams7_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#a3877f0d46dd2efe2ac91f6053f2a3a7b">cn70xxp1</a>;
<a name="l03516"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#a21852bea2cebce8a9a4a0bc936a62b74">03516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html">cvmx_usbdrdx_uahc_ghwparams7_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#a21852bea2cebce8a9a4a0bc936a62b74">cn73xx</a>;
<a name="l03517"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#aa64ac35d674d998ab8e229d9e1f22086">03517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams7_1_1cvmx__usbdrdx__uahc__ghwparams7__s.html">cvmx_usbdrdx_uahc_ghwparams7_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html#aa64ac35d674d998ab8e229d9e1f22086">cnf75xx</a>;
<a name="l03518"></a>03518 };
<a name="l03519"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ae339bbafdb2da4c246daa7ea8f1fd59f">03519</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html" title="cvmx_usbdrd::_uahc_ghwparams7">cvmx_usbdrdx_uahc_ghwparams7</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams7.html" title="cvmx_usbdrd::_uahc_ghwparams7">cvmx_usbdrdx_uahc_ghwparams7_t</a>;
<a name="l03520"></a>03520 <span class="comment"></span>
<a name="l03521"></a>03521 <span class="comment">/**</span>
<a name="l03522"></a>03522 <span class="comment"> * cvmx_usbdrd#_uahc_ghwparams8</span>
<a name="l03523"></a>03523 <span class="comment"> *</span>
<a name="l03524"></a>03524 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03525"></a>03525 <span class="comment"> *</span>
<a name="l03526"></a>03526 <span class="comment"> */</span>
<a name="l03527"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html">03527</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html" title="cvmx_usbdrd::_uahc_ghwparams8">cvmx_usbdrdx_uahc_ghwparams8</a> {
<a name="l03528"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#ab5e1f867ccaf680369a1296aa6dfb190">03528</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#ab5e1f867ccaf680369a1296aa6dfb190">u32</a>;
<a name="l03529"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams8_1_1cvmx__usbdrdx__uahc__ghwparams8__s.html">03529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams8_1_1cvmx__usbdrdx__uahc__ghwparams8__s.html">cvmx_usbdrdx_uahc_ghwparams8_s</a> {
<a name="l03530"></a>03530 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03531"></a>03531 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams8_1_1cvmx__usbdrdx__uahc__ghwparams8__s.html#aad70c5db2be5dfd46e98d351729498d8">dcache_depth_info</a>            : 32; <span class="comment">/**&lt; Dcache depth. */</span>
<a name="l03532"></a>03532 <span class="preprocessor">#else</span>
<a name="l03533"></a><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams8_1_1cvmx__usbdrdx__uahc__ghwparams8__s.html#aad70c5db2be5dfd46e98d351729498d8">03533</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__ghwparams8_1_1cvmx__usbdrdx__uahc__ghwparams8__s.html#aad70c5db2be5dfd46e98d351729498d8">dcache_depth_info</a>            : 32;
<a name="l03534"></a>03534 <span class="preprocessor">#endif</span>
<a name="l03535"></a>03535 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#ae6f215269410dc757a5f90a160d745be">s</a>;
<a name="l03536"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#a2d89afd924b72e0ed72daf4f2a489dd5">03536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams8_1_1cvmx__usbdrdx__uahc__ghwparams8__s.html">cvmx_usbdrdx_uahc_ghwparams8_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#a2d89afd924b72e0ed72daf4f2a489dd5">cn70xx</a>;
<a name="l03537"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#a42409498f5d7d3d0e0673feb382942b3">03537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams8_1_1cvmx__usbdrdx__uahc__ghwparams8__s.html">cvmx_usbdrdx_uahc_ghwparams8_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#a42409498f5d7d3d0e0673feb382942b3">cn70xxp1</a>;
<a name="l03538"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#a28745d73377e38d4c843e0404f39d0b8">03538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams8_1_1cvmx__usbdrdx__uahc__ghwparams8__s.html">cvmx_usbdrdx_uahc_ghwparams8_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#a28745d73377e38d4c843e0404f39d0b8">cn73xx</a>;
<a name="l03539"></a><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#ab7e1c402167ca827eda9fdf1665adf65">03539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__ghwparams8_1_1cvmx__usbdrdx__uahc__ghwparams8__s.html">cvmx_usbdrdx_uahc_ghwparams8_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html#ab7e1c402167ca827eda9fdf1665adf65">cnf75xx</a>;
<a name="l03540"></a>03540 };
<a name="l03541"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#af2480acd7e014130004755b4a71433ad">03541</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html" title="cvmx_usbdrd::_uahc_ghwparams8">cvmx_usbdrdx_uahc_ghwparams8</a> <a class="code" href="unioncvmx__usbdrdx__uahc__ghwparams8.html" title="cvmx_usbdrd::_uahc_ghwparams8">cvmx_usbdrdx_uahc_ghwparams8_t</a>;
<a name="l03542"></a>03542 <span class="comment"></span>
<a name="l03543"></a>03543 <span class="comment">/**</span>
<a name="l03544"></a>03544 <span class="comment"> * cvmx_usbdrd#_uahc_gpmsts</span>
<a name="l03545"></a>03545 <span class="comment"> *</span>
<a name="l03546"></a>03546 <span class="comment"> * This debug register gives information on which event caused the hibernation exit. These</span>
<a name="l03547"></a>03547 <span class="comment"> * registers are for debug purposes. They provide debug information on the internal status and</span>
<a name="l03548"></a>03548 <span class="comment"> * state machines. Global debug registers have design-specific information, and are used by for</span>
<a name="l03549"></a>03549 <span class="comment"> * debugging purposes. These registers are not intended to be used by the customer. If any debug</span>
<a name="l03550"></a>03550 <span class="comment"> * assistance is needed for the silicon, contact customer support with a dump of these registers.</span>
<a name="l03551"></a>03551 <span class="comment"> *</span>
<a name="l03552"></a>03552 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03553"></a>03553 <span class="comment"> */</span>
<a name="l03554"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html">03554</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html" title="cvmx_usbdrd::_uahc_gpmsts">cvmx_usbdrdx_uahc_gpmsts</a> {
<a name="l03555"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#a1d84596e0301c96c90aa514b55ff0106">03555</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#a1d84596e0301c96c90aa514b55ff0106">u32</a>;
<a name="l03556"></a><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html">03556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html">cvmx_usbdrdx_uahc_gpmsts_s</a> {
<a name="l03557"></a>03557 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03558"></a>03558 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#aef22e4a5ec0e99393bb016b615b0316b">portsel</a>                      : 4;  <span class="comment">/**&lt; This field selects the port number. Always 0x0. */</span>
<a name="l03559"></a>03559     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#a0368dea8f332d7ecac1a77e031017ab5">reserved_17_27</a>               : 11;
<a name="l03560"></a>03560     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#a410132bab5f9b7d6da195b93cc48a871">u3wakeup</a>                     : 5;  <span class="comment">/**&lt; This field gives the USB 3.0 port wakeup conditions.</span>
<a name="l03561"></a>03561 <span class="comment">                                                         bit&lt;12&gt; = Overcurrent detected.</span>
<a name="l03562"></a>03562 <span class="comment">                                                         bit&lt;13&gt; = Resume detected.</span>
<a name="l03563"></a>03563 <span class="comment">                                                         bit&lt;14&gt; = Connect detected.</span>
<a name="l03564"></a>03564 <span class="comment">                                                         bit&lt;15&gt; = Disconnect detected.</span>
<a name="l03565"></a>03565 <span class="comment">                                                         bit&lt;16&gt; = Last connection state. */</span>
<a name="l03566"></a>03566     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#a65a786d4160802c43f5c9c9eb5fd17a1">reserved_10_11</a>               : 2;
<a name="l03567"></a>03567     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#ae36dd2424da66e2e2b9d772126f25ed2">u2wakeup</a>                     : 10; <span class="comment">/**&lt; This field indicates the USB 2.0 port wakeup conditions.</span>
<a name="l03568"></a>03568 <span class="comment">                                                         bit&lt;0&gt; = Overcurrent detected.</span>
<a name="l03569"></a>03569 <span class="comment">                                                         bit&lt;1&gt; = Resume detected.</span>
<a name="l03570"></a>03570 <span class="comment">                                                         bit&lt;2&gt; = Connect detected.</span>
<a name="l03571"></a>03571 <span class="comment">                                                         bit&lt;3&gt; = Disconnect detected.</span>
<a name="l03572"></a>03572 <span class="comment">                                                         bit&lt;4&gt; = Last connection state.</span>
<a name="l03573"></a>03573 <span class="comment">                                                         bit&lt;5&gt; = ID change detected.</span>
<a name="l03574"></a>03574 <span class="comment">                                                         bit&lt;6&gt; = SRP request detected.</span>
<a name="l03575"></a>03575 <span class="comment">                                                         bit&lt;7&gt; = ULPI interrupt detected.</span>
<a name="l03576"></a>03576 <span class="comment">                                                         bit&lt;8&gt; = USB reset detected.</span>
<a name="l03577"></a>03577 <span class="comment">                                                         bit&lt;9&gt; = Resume detected changed. */</span>
<a name="l03578"></a>03578 <span class="preprocessor">#else</span>
<a name="l03579"></a><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#ae36dd2424da66e2e2b9d772126f25ed2">03579</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#ae36dd2424da66e2e2b9d772126f25ed2">u2wakeup</a>                     : 10;
<a name="l03580"></a><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#a65a786d4160802c43f5c9c9eb5fd17a1">03580</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#a65a786d4160802c43f5c9c9eb5fd17a1">reserved_10_11</a>               : 2;
<a name="l03581"></a><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#a410132bab5f9b7d6da195b93cc48a871">03581</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#a410132bab5f9b7d6da195b93cc48a871">u3wakeup</a>                     : 5;
<a name="l03582"></a><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#a0368dea8f332d7ecac1a77e031017ab5">03582</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#a0368dea8f332d7ecac1a77e031017ab5">reserved_17_27</a>               : 11;
<a name="l03583"></a><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#aef22e4a5ec0e99393bb016b615b0316b">03583</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html#aef22e4a5ec0e99393bb016b615b0316b">portsel</a>                      : 4;
<a name="l03584"></a>03584 <span class="preprocessor">#endif</span>
<a name="l03585"></a>03585 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#a78b52d5142a9c3e40613fb23550852b6">s</a>;
<a name="l03586"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#a51dd3b98665abdc5d72c6d02c0ef4c34">03586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html">cvmx_usbdrdx_uahc_gpmsts_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#a51dd3b98665abdc5d72c6d02c0ef4c34">cn70xx</a>;
<a name="l03587"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#ab28e63be664031db238d2ec2d2b681f7">03587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html">cvmx_usbdrdx_uahc_gpmsts_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#ab28e63be664031db238d2ec2d2b681f7">cn70xxp1</a>;
<a name="l03588"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#af07d861554608987d332e23d57869c46">03588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html">cvmx_usbdrdx_uahc_gpmsts_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#af07d861554608987d332e23d57869c46">cn73xx</a>;
<a name="l03589"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#a71c8467b06760c01f485584125f23c0f">03589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gpmsts_1_1cvmx__usbdrdx__uahc__gpmsts__s.html">cvmx_usbdrdx_uahc_gpmsts_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html#a71c8467b06760c01f485584125f23c0f">cnf75xx</a>;
<a name="l03590"></a>03590 };
<a name="l03591"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a9c5aaab83443488020fcfde9394c49f5">03591</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html" title="cvmx_usbdrd::_uahc_gpmsts">cvmx_usbdrdx_uahc_gpmsts</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gpmsts.html" title="cvmx_usbdrd::_uahc_gpmsts">cvmx_usbdrdx_uahc_gpmsts_t</a>;
<a name="l03592"></a>03592 <span class="comment"></span>
<a name="l03593"></a>03593 <span class="comment">/**</span>
<a name="l03594"></a>03594 <span class="comment"> * cvmx_usbdrd#_uahc_gprtbimap</span>
<a name="l03595"></a>03595 <span class="comment"> *</span>
<a name="l03596"></a>03596 <span class="comment"> * This register specifies the SuperSpeed USB instance number to which each USB 3.0 port is</span>
<a name="l03597"></a>03597 <span class="comment"> * connected. By default, USB 3.0 ports are evenly distributed among all SuperSpeed USB</span>
<a name="l03598"></a>03598 <span class="comment"> * instances. Software can program this register to specify how USB 3.0 ports are connected to</span>
<a name="l03599"></a>03599 <span class="comment"> * SuperSpeed USB instances. The UAHC only implements one SuperSpeed bus-instance, so this</span>
<a name="l03600"></a>03600 <span class="comment"> * register should always be 0.</span>
<a name="l03601"></a>03601 <span class="comment"> *</span>
<a name="l03602"></a>03602 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03603"></a>03603 <span class="comment"> */</span>
<a name="l03604"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html">03604</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html" title="cvmx_usbdrd::_uahc_gprtbimap">cvmx_usbdrdx_uahc_gprtbimap</a> {
<a name="l03605"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#abd9b47758451b55d4ab87090f8e464b4">03605</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#abd9b47758451b55d4ab87090f8e464b4">u64</a>;
<a name="l03606"></a><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html">03606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html">cvmx_usbdrdx_uahc_gprtbimap_s</a> {
<a name="l03607"></a>03607 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03608"></a>03608 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html#a288c6a6205c8ee50c13d73f981a8c64f">reserved_4_63</a>                : 60;
<a name="l03609"></a>03609     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html#a884477cfc18d1a1ff807790424bf40aa">binum1</a>                       : 4;  <span class="comment">/**&lt; SuperSpeed USB instance number for port 1. */</span>
<a name="l03610"></a>03610 <span class="preprocessor">#else</span>
<a name="l03611"></a><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html#a884477cfc18d1a1ff807790424bf40aa">03611</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html#a884477cfc18d1a1ff807790424bf40aa">binum1</a>                       : 4;
<a name="l03612"></a><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html#a288c6a6205c8ee50c13d73f981a8c64f">03612</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html#a288c6a6205c8ee50c13d73f981a8c64f">reserved_4_63</a>                : 60;
<a name="l03613"></a>03613 <span class="preprocessor">#endif</span>
<a name="l03614"></a>03614 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#a4f3e81471771f2887612f286472f2653">s</a>;
<a name="l03615"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#a6af7b74fff277733ff6f369cb48a4959">03615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html">cvmx_usbdrdx_uahc_gprtbimap_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#a6af7b74fff277733ff6f369cb48a4959">cn70xx</a>;
<a name="l03616"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#ac8f5af2d62d9211419ad8dbe271853b0">03616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html">cvmx_usbdrdx_uahc_gprtbimap_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#ac8f5af2d62d9211419ad8dbe271853b0">cn70xxp1</a>;
<a name="l03617"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#a59505a8ddf3fdf6195dea0cc1e1df4d6">03617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html">cvmx_usbdrdx_uahc_gprtbimap_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#a59505a8ddf3fdf6195dea0cc1e1df4d6">cn73xx</a>;
<a name="l03618"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#ad091c08598e1c96f63b3be2dd5d80966">03618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap_1_1cvmx__usbdrdx__uahc__gprtbimap__s.html">cvmx_usbdrdx_uahc_gprtbimap_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html#ad091c08598e1c96f63b3be2dd5d80966">cnf75xx</a>;
<a name="l03619"></a>03619 };
<a name="l03620"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a693ca264975b4860efe8f8255ca6763c">03620</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html" title="cvmx_usbdrd::_uahc_gprtbimap">cvmx_usbdrdx_uahc_gprtbimap</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap.html" title="cvmx_usbdrd::_uahc_gprtbimap">cvmx_usbdrdx_uahc_gprtbimap_t</a>;
<a name="l03621"></a>03621 <span class="comment"></span>
<a name="l03622"></a>03622 <span class="comment">/**</span>
<a name="l03623"></a>03623 <span class="comment"> * cvmx_usbdrd#_uahc_gprtbimap_fs</span>
<a name="l03624"></a>03624 <span class="comment"> *</span>
<a name="l03625"></a>03625 <span class="comment"> * This register specifies the full-speed/low-speed USB instance number to which each USB 1.1</span>
<a name="l03626"></a>03626 <span class="comment"> * port is connected. By default, USB 1.1 ports are evenly distributed among all full-speed/</span>
<a name="l03627"></a>03627 <span class="comment"> * low-speed USB instances. Software can program this register to specify how USB 1.1 ports are</span>
<a name="l03628"></a>03628 <span class="comment"> * connected to full-speed/low-speed USB instances. The UAHC only implements one full-speed/</span>
<a name="l03629"></a>03629 <span class="comment"> * low-speed bus-instance, so this register should always be 0x0.</span>
<a name="l03630"></a>03630 <span class="comment"> *</span>
<a name="l03631"></a>03631 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03632"></a>03632 <span class="comment"> */</span>
<a name="l03633"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html">03633</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html" title="cvmx_usbdrd::_uahc_gprtbimap_fs">cvmx_usbdrdx_uahc_gprtbimap_fs</a> {
<a name="l03634"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#a15e744f9b7948b27abc60a330f162193">03634</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#a15e744f9b7948b27abc60a330f162193">u64</a>;
<a name="l03635"></a><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html">03635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html">cvmx_usbdrdx_uahc_gprtbimap_fs_s</a> {
<a name="l03636"></a>03636 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03637"></a>03637 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html#a967c2bea6587f4b2eeea207594510ff9">reserved_4_63</a>                : 60;
<a name="l03638"></a>03638     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html#a6484ab70be92d5203cc545f0724db358">binum1</a>                       : 4;  <span class="comment">/**&lt; Full-speed USB instance number for port 1. */</span>
<a name="l03639"></a>03639 <span class="preprocessor">#else</span>
<a name="l03640"></a><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html#a6484ab70be92d5203cc545f0724db358">03640</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html#a6484ab70be92d5203cc545f0724db358">binum1</a>                       : 4;
<a name="l03641"></a><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html#a967c2bea6587f4b2eeea207594510ff9">03641</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html#a967c2bea6587f4b2eeea207594510ff9">reserved_4_63</a>                : 60;
<a name="l03642"></a>03642 <span class="preprocessor">#endif</span>
<a name="l03643"></a>03643 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#a82f05caec4bd090adeeb4b223b4aeca0">s</a>;
<a name="l03644"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#a86ac8fb3148b7e82c3ec10cb3c328ff7">03644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html">cvmx_usbdrdx_uahc_gprtbimap_fs_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#a86ac8fb3148b7e82c3ec10cb3c328ff7">cn70xx</a>;
<a name="l03645"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#aa5d8d53797af98199c9850abcab26d76">03645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html">cvmx_usbdrdx_uahc_gprtbimap_fs_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#aa5d8d53797af98199c9850abcab26d76">cn70xxp1</a>;
<a name="l03646"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#accc11f289383dd13dbbd4427ff21596d">03646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html">cvmx_usbdrdx_uahc_gprtbimap_fs_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#accc11f289383dd13dbbd4427ff21596d">cn73xx</a>;
<a name="l03647"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#ab5d24698af9a29d8235366e64fc253fa">03647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__fs_1_1cvmx__usbdrdx__uahc__gprtbimap__fs__s.html">cvmx_usbdrdx_uahc_gprtbimap_fs_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html#ab5d24698af9a29d8235366e64fc253fa">cnf75xx</a>;
<a name="l03648"></a>03648 };
<a name="l03649"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a7c1bd714a805f1d6e403a6d7bb77a7b8">03649</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html" title="cvmx_usbdrd::_uahc_gprtbimap_fs">cvmx_usbdrdx_uahc_gprtbimap_fs</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__fs.html" title="cvmx_usbdrd::_uahc_gprtbimap_fs">cvmx_usbdrdx_uahc_gprtbimap_fs_t</a>;
<a name="l03650"></a>03650 <span class="comment"></span>
<a name="l03651"></a>03651 <span class="comment">/**</span>
<a name="l03652"></a>03652 <span class="comment"> * cvmx_usbdrd#_uahc_gprtbimap_hs</span>
<a name="l03653"></a>03653 <span class="comment"> *</span>
<a name="l03654"></a>03654 <span class="comment"> * This register specifies the high-speed USB instance number to which each USB 2.0 port is</span>
<a name="l03655"></a>03655 <span class="comment"> * connected. By default, USB 2.0 ports are evenly distributed among all high-speed USB</span>
<a name="l03656"></a>03656 <span class="comment"> * instances. Software can program this register to specify how USB 2.0 ports are connected to</span>
<a name="l03657"></a>03657 <span class="comment"> * high-speed USB instances. The UAHC only implements one high-speed bus-instance, so this</span>
<a name="l03658"></a>03658 <span class="comment"> * register should always be 0.</span>
<a name="l03659"></a>03659 <span class="comment"> *</span>
<a name="l03660"></a>03660 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03661"></a>03661 <span class="comment"> */</span>
<a name="l03662"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html">03662</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html" title="cvmx_usbdrd::_uahc_gprtbimap_hs">cvmx_usbdrdx_uahc_gprtbimap_hs</a> {
<a name="l03663"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#ada5edbd2934a265659cd880714505ad5">03663</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#ada5edbd2934a265659cd880714505ad5">u64</a>;
<a name="l03664"></a><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html">03664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html">cvmx_usbdrdx_uahc_gprtbimap_hs_s</a> {
<a name="l03665"></a>03665 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03666"></a>03666 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html#a3c769bb1b29c300f787663fe5c1103ab">reserved_4_63</a>                : 60;
<a name="l03667"></a>03667     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html#af6d66ea131f1126ecd0a7887f126c93d">binum1</a>                       : 4;  <span class="comment">/**&lt; High-speed USB instance number for port 1. */</span>
<a name="l03668"></a>03668 <span class="preprocessor">#else</span>
<a name="l03669"></a><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html#af6d66ea131f1126ecd0a7887f126c93d">03669</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html#af6d66ea131f1126ecd0a7887f126c93d">binum1</a>                       : 4;
<a name="l03670"></a><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html#a3c769bb1b29c300f787663fe5c1103ab">03670</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html#a3c769bb1b29c300f787663fe5c1103ab">reserved_4_63</a>                : 60;
<a name="l03671"></a>03671 <span class="preprocessor">#endif</span>
<a name="l03672"></a>03672 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#afce2767d58b0fa90010753a559ba8c45">s</a>;
<a name="l03673"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#ae9216adb47e009341789e5ccfea5fd8d">03673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html">cvmx_usbdrdx_uahc_gprtbimap_hs_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#ae9216adb47e009341789e5ccfea5fd8d">cn70xx</a>;
<a name="l03674"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#a3904f2d8729b6ad405f368ed0a16c9b6">03674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html">cvmx_usbdrdx_uahc_gprtbimap_hs_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#a3904f2d8729b6ad405f368ed0a16c9b6">cn70xxp1</a>;
<a name="l03675"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#a8570541187bea9e2820c620669dfff50">03675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html">cvmx_usbdrdx_uahc_gprtbimap_hs_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#a8570541187bea9e2820c620669dfff50">cn73xx</a>;
<a name="l03676"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#aeff2e8589f40499b6977279f7c7f39b9">03676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gprtbimap__hs_1_1cvmx__usbdrdx__uahc__gprtbimap__hs__s.html">cvmx_usbdrdx_uahc_gprtbimap_hs_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html#aeff2e8589f40499b6977279f7c7f39b9">cnf75xx</a>;
<a name="l03677"></a>03677 };
<a name="l03678"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a52d3028defd1046fa013b66e10432a8a">03678</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html" title="cvmx_usbdrd::_uahc_gprtbimap_hs">cvmx_usbdrdx_uahc_gprtbimap_hs</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gprtbimap__hs.html" title="cvmx_usbdrd::_uahc_gprtbimap_hs">cvmx_usbdrdx_uahc_gprtbimap_hs_t</a>;
<a name="l03679"></a>03679 <span class="comment"></span>
<a name="l03680"></a>03680 <span class="comment">/**</span>
<a name="l03681"></a>03681 <span class="comment"> * cvmx_usbdrd#_uahc_grlsid</span>
<a name="l03682"></a>03682 <span class="comment"> *</span>
<a name="l03683"></a>03683 <span class="comment"> * This is a read-only register that contains the release number of the core.</span>
<a name="l03684"></a>03684 <span class="comment"> *</span>
<a name="l03685"></a>03685 <span class="comment"> */</span>
<a name="l03686"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html">03686</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html" title="cvmx_usbdrd::_uahc_grlsid">cvmx_usbdrdx_uahc_grlsid</a> {
<a name="l03687"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#ad2a839219e5a3932ff68cb64292e996e">03687</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#ad2a839219e5a3932ff68cb64292e996e">u32</a>;
<a name="l03688"></a><a class="code" href="structcvmx__usbdrdx__uahc__grlsid_1_1cvmx__usbdrdx__uahc__grlsid__s.html">03688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grlsid_1_1cvmx__usbdrdx__uahc__grlsid__s.html">cvmx_usbdrdx_uahc_grlsid_s</a> {
<a name="l03689"></a>03689 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03690"></a>03690 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grlsid_1_1cvmx__usbdrdx__uahc__grlsid__s.html#a10bb871b68c21d902718502a4029cbff">releaseid</a>                    : 32; <span class="comment">/**&lt; Software can use this register to configure release-specific features in the driver. */</span>
<a name="l03691"></a>03691 <span class="preprocessor">#else</span>
<a name="l03692"></a><a class="code" href="structcvmx__usbdrdx__uahc__grlsid_1_1cvmx__usbdrdx__uahc__grlsid__s.html#a10bb871b68c21d902718502a4029cbff">03692</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grlsid_1_1cvmx__usbdrdx__uahc__grlsid__s.html#a10bb871b68c21d902718502a4029cbff">releaseid</a>                    : 32;
<a name="l03693"></a>03693 <span class="preprocessor">#endif</span>
<a name="l03694"></a>03694 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#ae87122ae0eedd44aefc701ae7bfb65bd">s</a>;
<a name="l03695"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#aac398d17d3b1ed7bad5569d775494bb4">03695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grlsid_1_1cvmx__usbdrdx__uahc__grlsid__s.html">cvmx_usbdrdx_uahc_grlsid_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#aac398d17d3b1ed7bad5569d775494bb4">cn70xx</a>;
<a name="l03696"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#ad77d88e90f3158f0ad2f14f5d676b9b0">03696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grlsid_1_1cvmx__usbdrdx__uahc__grlsid__s.html">cvmx_usbdrdx_uahc_grlsid_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#ad77d88e90f3158f0ad2f14f5d676b9b0">cn70xxp1</a>;
<a name="l03697"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#ae311df16f86ae02f4740ae716c46c3a0">03697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grlsid_1_1cvmx__usbdrdx__uahc__grlsid__s.html">cvmx_usbdrdx_uahc_grlsid_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#ae311df16f86ae02f4740ae716c46c3a0">cn73xx</a>;
<a name="l03698"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#a1e2d977a5a463bd0b76631e9c5c1643a">03698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grlsid_1_1cvmx__usbdrdx__uahc__grlsid__s.html">cvmx_usbdrdx_uahc_grlsid_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html#a1e2d977a5a463bd0b76631e9c5c1643a">cnf75xx</a>;
<a name="l03699"></a>03699 };
<a name="l03700"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ade0c85451b85e36d51e75548f0a4b940">03700</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html" title="cvmx_usbdrd::_uahc_grlsid">cvmx_usbdrdx_uahc_grlsid</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grlsid.html" title="cvmx_usbdrd::_uahc_grlsid">cvmx_usbdrdx_uahc_grlsid_t</a>;
<a name="l03701"></a>03701 <span class="comment"></span>
<a name="l03702"></a>03702 <span class="comment">/**</span>
<a name="l03703"></a>03703 <span class="comment"> * cvmx_usbdrd#_uahc_grxfifoprihst</span>
<a name="l03704"></a>03704 <span class="comment"> *</span>
<a name="l03705"></a>03705 <span class="comment"> * This register specifies the relative DMA priority level among the host RXFIFOs (one per USB</span>
<a name="l03706"></a>03706 <span class="comment"> * bus instance) within the associated speed group (SuperSpeed or high-speed/full-speed/</span>
<a name="l03707"></a>03707 <span class="comment"> * low-speed). When multiple RXFIFOs compete for DMA service at a given time, the RXDMA arbiter</span>
<a name="l03708"></a>03708 <span class="comment"> * grants access on a packet-basis in the following manner:</span>
<a name="l03709"></a>03709 <span class="comment"> *</span>
<a name="l03710"></a>03710 <span class="comment"> * Among the FIFOs in the same speed group (SuperSpeed or high-speed/full-speed/low-speed):</span>
<a name="l03711"></a>03711 <span class="comment"> * * High-priority RXFIFOs are granted access using round-robin arbitration.</span>
<a name="l03712"></a>03712 <span class="comment"> * * Low-priority RXFIFOs are granted access using round-robin arbitration only after high-</span>
<a name="l03713"></a>03713 <span class="comment"> * priority</span>
<a name="l03714"></a>03714 <span class="comment"> * RXFIFOs have no further processing to do (i.e., either the RXQs are empty or the corresponding</span>
<a name="l03715"></a>03715 <span class="comment"> * RXFIFOs do not have the required data).</span>
<a name="l03716"></a>03716 <span class="comment"> *</span>
<a name="l03717"></a>03717 <span class="comment"> * The RX DMA arbiter prioritizes the SuperSpeed group or high-speed/full-speed/low-speed group</span>
<a name="l03718"></a>03718 <span class="comment"> * according to the ratio programmed in</span>
<a name="l03719"></a>03719 <span class="comment"> * USBDRD()_UAHC_GDMAHLRATIO.</span>
<a name="l03720"></a>03720 <span class="comment"> *</span>
<a name="l03721"></a>03721 <span class="comment"> * For scatter-gather packets, the arbiter grants successive DMA requests to the same FIFO until</span>
<a name="l03722"></a>03722 <span class="comment"> * the entire packet is completed. The register size corresponds to the number of configured USB</span>
<a name="l03723"></a>03723 <span class="comment"> * bus instances; for example, in the default configuration, there are 3 USB bus instances (1</span>
<a name="l03724"></a>03724 <span class="comment"> * SuperSpeed, 1 high-speed, and 1 full-speed/low-speed).</span>
<a name="l03725"></a>03725 <span class="comment"> *</span>
<a name="l03726"></a>03726 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03727"></a>03727 <span class="comment"> */</span>
<a name="l03728"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html">03728</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html" title="cvmx_usbdrd::_uahc_grxfifoprihst">cvmx_usbdrdx_uahc_grxfifoprihst</a> {
<a name="l03729"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#a7377f2b3b25549c06e6df0a44f570cc5">03729</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#a7377f2b3b25549c06e6df0a44f570cc5">u32</a>;
<a name="l03730"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html">03730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html">cvmx_usbdrdx_uahc_grxfifoprihst_s</a> {
<a name="l03731"></a>03731 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03732"></a>03732 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html#a7226bea361ba6714f0ab95c95f8ed806">reserved_3_31</a>                : 29;
<a name="l03733"></a>03733     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html#a772b90db2d82a5150f364676e9da65be">rx_priority</a>                  : 3;  <span class="comment">/**&lt; Each register bit[n] controls the priority (1 = high, 0 = low) of RXFIFO[n] within a speed group. */</span>
<a name="l03734"></a>03734 <span class="preprocessor">#else</span>
<a name="l03735"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html#a772b90db2d82a5150f364676e9da65be">03735</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html#a772b90db2d82a5150f364676e9da65be">rx_priority</a>                  : 3;
<a name="l03736"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html#a7226bea361ba6714f0ab95c95f8ed806">03736</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html#a7226bea361ba6714f0ab95c95f8ed806">reserved_3_31</a>                : 29;
<a name="l03737"></a>03737 <span class="preprocessor">#endif</span>
<a name="l03738"></a>03738 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#ac1c11b73027dddb9ee3fc24c6dd0e993">s</a>;
<a name="l03739"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#a7601432925252a5dfd6fca345c4bc724">03739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html">cvmx_usbdrdx_uahc_grxfifoprihst_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#a7601432925252a5dfd6fca345c4bc724">cn70xx</a>;
<a name="l03740"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#a98d4f57f30a595965edfe58e7055a917">03740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html">cvmx_usbdrdx_uahc_grxfifoprihst_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#a98d4f57f30a595965edfe58e7055a917">cn70xxp1</a>;
<a name="l03741"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#a305fb6d0a96822b4267b5b63976b91bd">03741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html">cvmx_usbdrdx_uahc_grxfifoprihst_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#a305fb6d0a96822b4267b5b63976b91bd">cn73xx</a>;
<a name="l03742"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#aaaf9c0542cb0af0723a58990ede1f213">03742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifoprihst_1_1cvmx__usbdrdx__uahc__grxfifoprihst__s.html">cvmx_usbdrdx_uahc_grxfifoprihst_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html#aaaf9c0542cb0af0723a58990ede1f213">cnf75xx</a>;
<a name="l03743"></a>03743 };
<a name="l03744"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2b046b2dc82b773e45d374956af73616">03744</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html" title="cvmx_usbdrd::_uahc_grxfifoprihst">cvmx_usbdrdx_uahc_grxfifoprihst</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifoprihst.html" title="cvmx_usbdrd::_uahc_grxfifoprihst">cvmx_usbdrdx_uahc_grxfifoprihst_t</a>;
<a name="l03745"></a>03745 <span class="comment"></span>
<a name="l03746"></a>03746 <span class="comment">/**</span>
<a name="l03747"></a>03747 <span class="comment"> * cvmx_usbdrd#_uahc_grxfifosiz#</span>
<a name="l03748"></a>03748 <span class="comment"> *</span>
<a name="l03749"></a>03749 <span class="comment"> * The application can program the internal RAM start address/depth of the each RxFIFO as shown</span>
<a name="l03750"></a>03750 <span class="comment"> * below. It is recommended that software use the default value. In Host mode, per-port registers</span>
<a name="l03751"></a>03751 <span class="comment"> * are implemented. One register per FIFO.</span>
<a name="l03752"></a>03752 <span class="comment"> *</span>
<a name="l03753"></a>03753 <span class="comment"> * Reset values = 0:[0x0000_0084] 1:[0x0084_0104] 2:[0x0188_0180].</span>
<a name="l03754"></a>03754 <span class="comment"> *</span>
<a name="l03755"></a>03755 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03756"></a>03756 <span class="comment"> */</span>
<a name="l03757"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html">03757</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html" title="cvmx_usbdrd::_uahc_grxfifosiz#">cvmx_usbdrdx_uahc_grxfifosizx</a> {
<a name="l03758"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#a4765b66e83131bbfc6b2c5053efe130c">03758</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#a4765b66e83131bbfc6b2c5053efe130c">u32</a>;
<a name="l03759"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html">03759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html">cvmx_usbdrdx_uahc_grxfifosizx_s</a> {
<a name="l03760"></a>03760 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03761"></a>03761 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html#acd4683eec1b80e788741d9dfd8be0664">rxfstaddr</a>                    : 16; <span class="comment">/**&lt; RxFIFOn RAM start address. This field contains the memory start address for RxFIFOn. The</span>
<a name="l03762"></a>03762 <span class="comment">                                                         reset value is derived from configuration parameters. */</span>
<a name="l03763"></a>03763     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html#a515383b0707e6bf1f727ef4e3ef6e1ea">rxfdep</a>                       : 16; <span class="comment">/**&lt; RxFIFOn depth. This value is in terms of RX RAM Data width.</span>
<a name="l03764"></a>03764 <span class="comment">                                                         minimum value = 0x20, maximum value = 0x4000. */</span>
<a name="l03765"></a>03765 <span class="preprocessor">#else</span>
<a name="l03766"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html#a515383b0707e6bf1f727ef4e3ef6e1ea">03766</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html#a515383b0707e6bf1f727ef4e3ef6e1ea">rxfdep</a>                       : 16;
<a name="l03767"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html#acd4683eec1b80e788741d9dfd8be0664">03767</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html#acd4683eec1b80e788741d9dfd8be0664">rxfstaddr</a>                    : 16;
<a name="l03768"></a>03768 <span class="preprocessor">#endif</span>
<a name="l03769"></a>03769 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#adbd15eb1580346cb623fa9a5b7250a8f">s</a>;
<a name="l03770"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#ac75e415647a0dea2d047b0d84411c021">03770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html">cvmx_usbdrdx_uahc_grxfifosizx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#ac75e415647a0dea2d047b0d84411c021">cn70xx</a>;
<a name="l03771"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#a3824f372ea5c52f688ecfb77fbd1e280">03771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html">cvmx_usbdrdx_uahc_grxfifosizx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#a3824f372ea5c52f688ecfb77fbd1e280">cn70xxp1</a>;
<a name="l03772"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#aa49a348e06b8e465451a94e5eed4e06b">03772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html">cvmx_usbdrdx_uahc_grxfifosizx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#aa49a348e06b8e465451a94e5eed4e06b">cn73xx</a>;
<a name="l03773"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#a68e9ef9ff3b31399a6f2a743844c645f">03773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxfifosizx_1_1cvmx__usbdrdx__uahc__grxfifosizx__s.html">cvmx_usbdrdx_uahc_grxfifosizx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html#a68e9ef9ff3b31399a6f2a743844c645f">cnf75xx</a>;
<a name="l03774"></a>03774 };
<a name="l03775"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aefdd232d31ec52f9598b779c59dd7f3e">03775</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html" title="cvmx_usbdrd::_uahc_grxfifosiz#">cvmx_usbdrdx_uahc_grxfifosizx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxfifosizx.html" title="cvmx_usbdrd::_uahc_grxfifosiz#">cvmx_usbdrdx_uahc_grxfifosizx_t</a>;
<a name="l03776"></a>03776 <span class="comment"></span>
<a name="l03777"></a>03777 <span class="comment">/**</span>
<a name="l03778"></a>03778 <span class="comment"> * cvmx_usbdrd#_uahc_grxthrcfg</span>
<a name="l03779"></a>03779 <span class="comment"> *</span>
<a name="l03780"></a>03780 <span class="comment"> * In a normal case, an RX burst starts as soon as 1-packet space is available. This works well</span>
<a name="l03781"></a>03781 <span class="comment"> * as long as the system bus is faster than the USB3.0 bus (a 1024-bytes packet takes ~2.2 us on</span>
<a name="l03782"></a>03782 <span class="comment"> * the USB bus in SuperSpeed mode). If the system bus latency is larger than 2.2 us to access a</span>
<a name="l03783"></a>03783 <span class="comment"> * 1024-byte packet, then starting a burst on 1-packet condition leads to an early abort of the</span>
<a name="l03784"></a>03784 <span class="comment"> * burst causing unnecessary performance reduction. This register allows the configuration of</span>
<a name="l03785"></a>03785 <span class="comment"> * threshold and burst size control. This feature is enabled by USBRXPKTCNTSEL.</span>
<a name="l03786"></a>03786 <span class="comment"> *</span>
<a name="l03787"></a>03787 <span class="comment"> * Receive Path:</span>
<a name="l03788"></a>03788 <span class="comment"> * * The RX threshold is controlled by USBRXPKTCNT and the RX burst size is controlled by</span>
<a name="l03789"></a>03789 <span class="comment"> * USBMAXRXBURSTSIZE.</span>
<a name="l03790"></a>03790 <span class="comment"> * * Selecting optimal RX FIFO size, RX threshold, and RX burst size avoids RX burst aborts due</span>
<a name="l03791"></a>03791 <span class="comment"> * to overrun if the system bus is slower than USB. Once in a while overrun is OK, and there is</span>
<a name="l03792"></a>03792 <span class="comment"> * no functional issue.</span>
<a name="l03793"></a>03793 <span class="comment"> * * Some devices do not support terminating ACK retry. With these devices, host cannot set ACK=0</span>
<a name="l03794"></a>03794 <span class="comment"> * and Retry=0 and do retry later and you have to retry immediately. For such devices, minimize</span>
<a name="l03795"></a>03795 <span class="comment"> * retry due to underrun. Setting threshold and burst size guarantees this.</span>
<a name="l03796"></a>03796 <span class="comment"> * A larger RX threshold affects the performance since the scheduler is idle during this time.</span>
<a name="l03797"></a>03797 <span class="comment"> *</span>
<a name="l03798"></a>03798 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03799"></a>03799 <span class="comment"> */</span>
<a name="l03800"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html">03800</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html" title="cvmx_usbdrd::_uahc_grxthrcfg">cvmx_usbdrdx_uahc_grxthrcfg</a> {
<a name="l03801"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#a92190f6afbc5e507e254d6639499cf0e">03801</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#a92190f6afbc5e507e254d6639499cf0e">u32</a>;
<a name="l03802"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html">03802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html">cvmx_usbdrdx_uahc_grxthrcfg_s</a> {
<a name="l03803"></a>03803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03804"></a>03804 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#aa659d664c4f84f8259c01325387650db">reserved_30_31</a>               : 2;
<a name="l03805"></a>03805     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#aafc396a9b9139e34b6ac9ad3df55fabf">usbrxpktcntsel</a>               : 1;  <span class="comment">/**&lt; USB receive-packet-count enable. Enables/disables the USB reception multipacket</span>
<a name="l03806"></a>03806 <span class="comment">                                                         thresholding:</span>
<a name="l03807"></a>03807 <span class="comment">                                                         0 = the core can only start reception on the USB when the RX FIFO has space for at least</span>
<a name="l03808"></a>03808 <span class="comment">                                                         one packet.</span>
<a name="l03809"></a>03809 <span class="comment">                                                         1 = the core can only start reception on the USB when the RX FIFO has space for at least</span>
<a name="l03810"></a>03810 <span class="comment">                                                         USBRXPKTCNT amount of packets.</span>
<a name="l03811"></a>03811 <span class="comment">                                                         This mode is only used for SuperSpeed.</span>
<a name="l03812"></a>03812 <span class="comment">                                                         In device mode, setting this bit to 1 also enables the functionality of reporting</span>
<a name="l03813"></a>03813 <span class="comment">                                                         NUMP in the ACK TP based on the RX FIFO space instead of reporting a fixed NUMP derived</span>
<a name="l03814"></a>03814 <span class="comment">                                                         from USBDRD()_UAHC_DCFG[NUMP]. */</span>
<a name="l03815"></a>03815     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#aecf118b99b2de96288bfae406ac57af4">reserved_28_28</a>               : 1;
<a name="l03816"></a>03816     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#a8f81ec5348c2e6a496361c7c3591dc0d">usbrxpktcnt</a>                  : 4;  <span class="comment">/**&lt; USB receive-packet count.</span>
<a name="l03817"></a>03817 <span class="comment">                                                         In host-mode, specifies space (in number of packets) that must be available in</span>
<a name="l03818"></a>03818 <span class="comment">                                                         the RX FIFO before the core can start the corresponding USB RX transaction (burst).</span>
<a name="l03819"></a>03819 <span class="comment">                                                         In device mode, specifies the space (in number of packets) that must be available in</span>
<a name="l03820"></a>03820 <span class="comment">                                                         the RX FIFO before the core can send ERDY for a flow-controlled endpoint.</span>
<a name="l03821"></a>03821 <span class="comment">                                                         This field is only valid when [USBRXPKTCNTSEL] = 1. The valid values are from 0x1 to 0xF.</span>
<a name="l03822"></a>03822 <span class="comment">                                                         This field must be &lt;= [USBMAXRXBURSTSIZE]. */</span>
<a name="l03823"></a>03823     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#ae87b3592ec0a9d08bfae6bd1d5ad7827">usbmaxrxburstsize</a>            : 5;  <span class="comment">/**&lt; USB maximum receive-burst size. In host-mode, specifies the maximum bulk IN burst the core</span>
<a name="l03824"></a>03824 <span class="comment">                                                         should do. When the system bus is slower than the USB, RX FIFO can overrun during a long</span>
<a name="l03825"></a>03825 <span class="comment">                                                         burst.</span>
<a name="l03826"></a>03826 <span class="comment">                                                         Program a smaller value to this field to limit the RX burst size that the core can do. It</span>
<a name="l03827"></a>03827 <span class="comment">                                                         only applies to SuperSpeed Bulk, Isochronous, and Interrupt IN endpoints in the host mode.</span>
<a name="l03828"></a>03828 <span class="comment">                                                         In device mode, specified the NUMP value that will be sent in ERDy for an OUT endpoint.</span>
<a name="l03829"></a>03829 <span class="comment">                                                         This field is only valid when [USBRXPKTCNTSEL] = 1. The valid values are from 0x1 to 0x10. */</span>
<a name="l03830"></a>03830     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#a8fdfc0ed45fc99e441fef682844cd9ec">reserved_0_18</a>                : 19;
<a name="l03831"></a>03831 <span class="preprocessor">#else</span>
<a name="l03832"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#a8fdfc0ed45fc99e441fef682844cd9ec">03832</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#a8fdfc0ed45fc99e441fef682844cd9ec">reserved_0_18</a>                : 19;
<a name="l03833"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#ae87b3592ec0a9d08bfae6bd1d5ad7827">03833</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#ae87b3592ec0a9d08bfae6bd1d5ad7827">usbmaxrxburstsize</a>            : 5;
<a name="l03834"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#a8f81ec5348c2e6a496361c7c3591dc0d">03834</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#a8f81ec5348c2e6a496361c7c3591dc0d">usbrxpktcnt</a>                  : 4;
<a name="l03835"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#aecf118b99b2de96288bfae406ac57af4">03835</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#aecf118b99b2de96288bfae406ac57af4">reserved_28_28</a>               : 1;
<a name="l03836"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#aafc396a9b9139e34b6ac9ad3df55fabf">03836</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#aafc396a9b9139e34b6ac9ad3df55fabf">usbrxpktcntsel</a>               : 1;
<a name="l03837"></a><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#aa659d664c4f84f8259c01325387650db">03837</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html#aa659d664c4f84f8259c01325387650db">reserved_30_31</a>               : 2;
<a name="l03838"></a>03838 <span class="preprocessor">#endif</span>
<a name="l03839"></a>03839 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#aa4eed3e517012fabfc8694009cadd871">s</a>;
<a name="l03840"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#a7bb3707382cf0bf0ca6488336735af54">03840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html">cvmx_usbdrdx_uahc_grxthrcfg_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#a7bb3707382cf0bf0ca6488336735af54">cn70xx</a>;
<a name="l03841"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#a6b0217006b58bdb6e4460be9b71c63c3">03841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html">cvmx_usbdrdx_uahc_grxthrcfg_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#a6b0217006b58bdb6e4460be9b71c63c3">cn70xxp1</a>;
<a name="l03842"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#a052f738d7768330e35e24fa6fb506959">03842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html">cvmx_usbdrdx_uahc_grxthrcfg_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#a052f738d7768330e35e24fa6fb506959">cn73xx</a>;
<a name="l03843"></a><a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#af7873fcb857cd475a92dc59490b8266c">03843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__grxthrcfg_1_1cvmx__usbdrdx__uahc__grxthrcfg__s.html">cvmx_usbdrdx_uahc_grxthrcfg_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html#af7873fcb857cd475a92dc59490b8266c">cnf75xx</a>;
<a name="l03844"></a>03844 };
<a name="l03845"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a5e74dfc6af90c090253a1a6523f9193c">03845</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html" title="cvmx_usbdrd::_uahc_grxthrcfg">cvmx_usbdrdx_uahc_grxthrcfg</a> <a class="code" href="unioncvmx__usbdrdx__uahc__grxthrcfg.html" title="cvmx_usbdrd::_uahc_grxthrcfg">cvmx_usbdrdx_uahc_grxthrcfg_t</a>;
<a name="l03846"></a>03846 <span class="comment"></span>
<a name="l03847"></a>03847 <span class="comment">/**</span>
<a name="l03848"></a>03848 <span class="comment"> * cvmx_usbdrd#_uahc_gsbuscfg0</span>
<a name="l03849"></a>03849 <span class="comment"> *</span>
<a name="l03850"></a>03850 <span class="comment"> * This register can be used to configure the core after power-on or a change in mode of</span>
<a name="l03851"></a>03851 <span class="comment"> * operation. This register mainly contains AXI system-related configuration parameters. Do not</span>
<a name="l03852"></a>03852 <span class="comment"> * change this register after the initial programming. The application must program this register</span>
<a name="l03853"></a>03853 <span class="comment"> * before starting any transactions on AXI. When [INCRBRSTENA] is enabled, it has the highest</span>
<a name="l03854"></a>03854 <span class="comment"> * priority over other burst lengths. The core always performs the largest burst when enabled.</span>
<a name="l03855"></a>03855 <span class="comment"> *</span>
<a name="l03856"></a>03856 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03857"></a>03857 <span class="comment"> */</span>
<a name="l03858"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html">03858</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html" title="cvmx_usbdrd::_uahc_gsbuscfg0">cvmx_usbdrdx_uahc_gsbuscfg0</a> {
<a name="l03859"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#a82a809670b0b6c98d5452210cbde6488">03859</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#a82a809670b0b6c98d5452210cbde6488">u32</a>;
<a name="l03860"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html">03860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html">cvmx_usbdrdx_uahc_gsbuscfg0_s</a> {
<a name="l03861"></a>03861 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03862"></a>03862 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a93e286bee1ad2cce0d89ad547c115678">datrdreqinfo</a>                 : 4;  <span class="comment">/**&lt; AXI-cache for data-read operations. Always set to 0x0. */</span>
<a name="l03863"></a>03863     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#aa437565466b47e5870b6f6534b05e930">desrdreqinfo</a>                 : 4;  <span class="comment">/**&lt; AXI-cache for descriptor-read operations. Always set to 0x0. */</span>
<a name="l03864"></a>03864     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a13d9adfe9144e9090caf88a5165ee054">datwrreqinfo</a>                 : 4;  <span class="comment">/**&lt; AXI-cache for data-write operations. Always set to 0x0. */</span>
<a name="l03865"></a>03865     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a9029a0a2457e3aadc858784fb7b14a59">deswrreqinfo</a>                 : 4;  <span class="comment">/**&lt; AXI-cache for descriptor-write operations. Always set to 0x0. */</span>
<a name="l03866"></a>03866     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#aadd57ce6432d71c41818cd41bc20367d">reserved_12_15</a>               : 4;
<a name="l03867"></a>03867     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a591935c2be6034d4b7dd7b3511f9b434">datbigend</a>                    : 1;  <span class="comment">/**&lt; Data access is big-endian. Keep this set to 0 (little-endian) and use the</span>
<a name="l03868"></a>03868 <span class="comment">                                                         USBDRD()_UCTL_SHIM_CFG[DMA_ENDIAN_MODE] setting instead. */</span>
<a name="l03869"></a>03869     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a14336f5a6c5dc1136137ca901f9f41db">descbigend</a>                   : 1;  <span class="comment">/**&lt; Descriptor access is big-endian. Keep this set to 0 (little-endian) and use the</span>
<a name="l03870"></a>03870 <span class="comment">                                                         USBDRD()_UCTL_SHIM_CFG[DMA_ENDIAN_MODE] setting instead. */</span>
<a name="l03871"></a>03871     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a5289216a20db8a81a5fdd4e526e49ef9">reserved_8_9</a>                 : 2;
<a name="l03872"></a>03872     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a166086227e3bb7964e56250b930c3712">incr256brstena</a>               : 1;  <span class="comment">/**&lt; INCR256 burst-type enable. Always set to 0. */</span>
<a name="l03873"></a>03873     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a63758368d420062959fb557d5a8a5826">incr128brstena</a>               : 1;  <span class="comment">/**&lt; INCR128 burst-type enable. Always set to 0. */</span>
<a name="l03874"></a>03874     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#abaff68a7a42e67d194cae05904e9e37c">incr64brstena</a>                : 1;  <span class="comment">/**&lt; INCR64 burst-type enable. Always set to 0. */</span>
<a name="l03875"></a>03875     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#ab17006d0e72d67913b3801e808de8f8a">incr32brstena</a>                : 1;  <span class="comment">/**&lt; INCR32 burst-type enable. Always set to 0. */</span>
<a name="l03876"></a>03876     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a002e0ccb333ccbd1bfe6ab66dfd97f4a">incr16brstena</a>                : 1;  <span class="comment">/**&lt; INCR16 burst-type enable. Allows the AXI master to generate INCR 16-beat bursts. */</span>
<a name="l03877"></a>03877     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#ad4055cf14b20c56b0be707cf3a2827a1">incr8brstena</a>                 : 1;  <span class="comment">/**&lt; INCR8 burst-type enable. Allows the AXI master to generate INCR eight-beat bursts. */</span>
<a name="l03878"></a>03878     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a4426dbc23520958bd354ea98cf334fec">incr4brstena</a>                 : 1;  <span class="comment">/**&lt; INCR4 burst-type enable. Allows the AXI master to generate INCR four-beat bursts. */</span>
<a name="l03879"></a>03879     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a2c81499621bb851e261da25b9b9e92e0">incrbrstena</a>                  : 1;  <span class="comment">/**&lt; Undefined-length INCR burst-type enable.</span>
<a name="l03880"></a>03880 <span class="comment">                                                         This bit determines the set of burst lengths to be utilized by the master interface. It</span>
<a name="l03881"></a>03881 <span class="comment">                                                         works in conjunction with the GSBUSCFG0[7:1] enables (INCR*BRSTENA).</span>
<a name="l03882"></a>03882 <span class="comment">                                                         If disabled, the AXI master will use only the burst lengths</span>
<a name="l03883"></a>03883 <span class="comment">                                                         1, 4, 8, 16 (assuming the INCR*BRSTENA are set to their reset values).</span>
<a name="l03884"></a>03884 <span class="comment">                                                         If enabled, the AXI master uses any length less than or equal to the largest-enabled burst</span>
<a name="l03885"></a>03885 <span class="comment">                                                         length based on the INCR*BRSTENA fields. */</span>
<a name="l03886"></a>03886 <span class="preprocessor">#else</span>
<a name="l03887"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a2c81499621bb851e261da25b9b9e92e0">03887</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a2c81499621bb851e261da25b9b9e92e0">incrbrstena</a>                  : 1;
<a name="l03888"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a4426dbc23520958bd354ea98cf334fec">03888</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a4426dbc23520958bd354ea98cf334fec">incr4brstena</a>                 : 1;
<a name="l03889"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#ad4055cf14b20c56b0be707cf3a2827a1">03889</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#ad4055cf14b20c56b0be707cf3a2827a1">incr8brstena</a>                 : 1;
<a name="l03890"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a002e0ccb333ccbd1bfe6ab66dfd97f4a">03890</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a002e0ccb333ccbd1bfe6ab66dfd97f4a">incr16brstena</a>                : 1;
<a name="l03891"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#ab17006d0e72d67913b3801e808de8f8a">03891</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#ab17006d0e72d67913b3801e808de8f8a">incr32brstena</a>                : 1;
<a name="l03892"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#abaff68a7a42e67d194cae05904e9e37c">03892</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#abaff68a7a42e67d194cae05904e9e37c">incr64brstena</a>                : 1;
<a name="l03893"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a63758368d420062959fb557d5a8a5826">03893</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a63758368d420062959fb557d5a8a5826">incr128brstena</a>               : 1;
<a name="l03894"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a166086227e3bb7964e56250b930c3712">03894</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a166086227e3bb7964e56250b930c3712">incr256brstena</a>               : 1;
<a name="l03895"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a5289216a20db8a81a5fdd4e526e49ef9">03895</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a5289216a20db8a81a5fdd4e526e49ef9">reserved_8_9</a>                 : 2;
<a name="l03896"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a14336f5a6c5dc1136137ca901f9f41db">03896</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a14336f5a6c5dc1136137ca901f9f41db">descbigend</a>                   : 1;
<a name="l03897"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a591935c2be6034d4b7dd7b3511f9b434">03897</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a591935c2be6034d4b7dd7b3511f9b434">datbigend</a>                    : 1;
<a name="l03898"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#aadd57ce6432d71c41818cd41bc20367d">03898</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#aadd57ce6432d71c41818cd41bc20367d">reserved_12_15</a>               : 4;
<a name="l03899"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a9029a0a2457e3aadc858784fb7b14a59">03899</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a9029a0a2457e3aadc858784fb7b14a59">deswrreqinfo</a>                 : 4;
<a name="l03900"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a13d9adfe9144e9090caf88a5165ee054">03900</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a13d9adfe9144e9090caf88a5165ee054">datwrreqinfo</a>                 : 4;
<a name="l03901"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#aa437565466b47e5870b6f6534b05e930">03901</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#aa437565466b47e5870b6f6534b05e930">desrdreqinfo</a>                 : 4;
<a name="l03902"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a93e286bee1ad2cce0d89ad547c115678">03902</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html#a93e286bee1ad2cce0d89ad547c115678">datrdreqinfo</a>                 : 4;
<a name="l03903"></a>03903 <span class="preprocessor">#endif</span>
<a name="l03904"></a>03904 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#add0b9198890568f07aedcba8ffed27d0">s</a>;
<a name="l03905"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#a80e1db7936e984bcec8295e171215410">03905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html">cvmx_usbdrdx_uahc_gsbuscfg0_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#a80e1db7936e984bcec8295e171215410">cn70xx</a>;
<a name="l03906"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#a26b55f51cac3ba6fbf1f8c386b3ba1d2">03906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html">cvmx_usbdrdx_uahc_gsbuscfg0_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#a26b55f51cac3ba6fbf1f8c386b3ba1d2">cn70xxp1</a>;
<a name="l03907"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#ac03f0c8e8c77f4489e91659322708dbd">03907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html">cvmx_usbdrdx_uahc_gsbuscfg0_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#ac03f0c8e8c77f4489e91659322708dbd">cn73xx</a>;
<a name="l03908"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#a5650956a30842848a5f30abb981ac173">03908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg0_1_1cvmx__usbdrdx__uahc__gsbuscfg0__s.html">cvmx_usbdrdx_uahc_gsbuscfg0_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html#a5650956a30842848a5f30abb981ac173">cnf75xx</a>;
<a name="l03909"></a>03909 };
<a name="l03910"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a3a66a39098ca498028ef40d7da890fc9">03910</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html" title="cvmx_usbdrd::_uahc_gsbuscfg0">cvmx_usbdrdx_uahc_gsbuscfg0</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg0.html" title="cvmx_usbdrd::_uahc_gsbuscfg0">cvmx_usbdrdx_uahc_gsbuscfg0_t</a>;
<a name="l03911"></a>03911 <span class="comment"></span>
<a name="l03912"></a>03912 <span class="comment">/**</span>
<a name="l03913"></a>03913 <span class="comment"> * cvmx_usbdrd#_uahc_gsbuscfg1</span>
<a name="l03914"></a>03914 <span class="comment"> *</span>
<a name="l03915"></a>03915 <span class="comment"> * This register can be used to configure the core after power-on or a change in mode of</span>
<a name="l03916"></a>03916 <span class="comment"> * operation. This register mainly contains AXI system-related configuration parameters. Do not</span>
<a name="l03917"></a>03917 <span class="comment"> * change this register after the initial programming. The application must program this register</span>
<a name="l03918"></a>03918 <span class="comment"> * before starting any transactions on AXI.</span>
<a name="l03919"></a>03919 <span class="comment"> *</span>
<a name="l03920"></a>03920 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03921"></a>03921 <span class="comment"> */</span>
<a name="l03922"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html">03922</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html" title="cvmx_usbdrd::_uahc_gsbuscfg1">cvmx_usbdrdx_uahc_gsbuscfg1</a> {
<a name="l03923"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#a91212fb5d5b4395273a89719dc696690">03923</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#a91212fb5d5b4395273a89719dc696690">u32</a>;
<a name="l03924"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html">03924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html">cvmx_usbdrdx_uahc_gsbuscfg1_s</a> {
<a name="l03925"></a>03925 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03926"></a>03926 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#a7143eec547a3a9a53a85e7e2fa99b3aa">reserved_13_31</a>               : 19;
<a name="l03927"></a>03927     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#afba0808643ecdbb9bdb82b8fe76fc6f0">en1kpage</a>                     : 1;  <span class="comment">/**&lt; 1K page-boundary enable.</span>
<a name="l03928"></a>03928 <span class="comment">                                                         0 = Break transfers at the 4K page boundary (default).</span>
<a name="l03929"></a>03929 <span class="comment">                                                         1 = Break transfers at the 1K page boundary. */</span>
<a name="l03930"></a>03930     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#a26b8d018928b07695ed35b3ac9888aaf">pipetranslimit</a>               : 4;  <span class="comment">/**&lt; AXI pipelined transfers burst-request limit. Controls the number of outstanding pipelined</span>
<a name="l03931"></a>03931 <span class="comment">                                                         transfers requests the AXI master will push to the AXI slave. Once the AXI master reaches</span>
<a name="l03932"></a>03932 <span class="comment">                                                         this limit, it does not make more requests on the AXI ARADDR and AWADDR buses until the</span>
<a name="l03933"></a>03933 <span class="comment">                                                         associated data phases complete. This field is encoded as follows:</span>
<a name="l03934"></a>03934 <span class="comment">                                                         0x0 = 1 request. 0x8 = 9 requests.</span>
<a name="l03935"></a>03935 <span class="comment">                                                         0x1 = 2 requests. 0x9 = 10 requests.</span>
<a name="l03936"></a>03936 <span class="comment">                                                         0x2 = 3 requests. 0xA = 11 requests.</span>
<a name="l03937"></a>03937 <span class="comment">                                                         0x3 = 4 requests. 0xB = 12 requests.</span>
<a name="l03938"></a>03938 <span class="comment">                                                         0x4 = 5 requests. 0xC = 13 requests.</span>
<a name="l03939"></a>03939 <span class="comment">                                                         0x5 = 6 requests. 0xD = 14 requests.</span>
<a name="l03940"></a>03940 <span class="comment">                                                         0x6 = 7 requests. 0xE = 15 requests.</span>
<a name="l03941"></a>03941 <span class="comment">                                                         0x7 = 8 requests. 0xF = 16 requests. */</span>
<a name="l03942"></a>03942     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#a039760e10cb127ed564a17bae5642ec7">reserved_0_7</a>                 : 8;
<a name="l03943"></a>03943 <span class="preprocessor">#else</span>
<a name="l03944"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#a039760e10cb127ed564a17bae5642ec7">03944</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#a039760e10cb127ed564a17bae5642ec7">reserved_0_7</a>                 : 8;
<a name="l03945"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#a26b8d018928b07695ed35b3ac9888aaf">03945</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#a26b8d018928b07695ed35b3ac9888aaf">pipetranslimit</a>               : 4;
<a name="l03946"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#afba0808643ecdbb9bdb82b8fe76fc6f0">03946</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#afba0808643ecdbb9bdb82b8fe76fc6f0">en1kpage</a>                     : 1;
<a name="l03947"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#a7143eec547a3a9a53a85e7e2fa99b3aa">03947</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html#a7143eec547a3a9a53a85e7e2fa99b3aa">reserved_13_31</a>               : 19;
<a name="l03948"></a>03948 <span class="preprocessor">#endif</span>
<a name="l03949"></a>03949 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#a4ad5cc4d46b319034074b6130afc38c8">s</a>;
<a name="l03950"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#ae45820293e8d9c31745f31373f765893">03950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html">cvmx_usbdrdx_uahc_gsbuscfg1_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#ae45820293e8d9c31745f31373f765893">cn70xx</a>;
<a name="l03951"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#a00f40b6bb56a0921af98bed7cea4471d">03951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html">cvmx_usbdrdx_uahc_gsbuscfg1_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#a00f40b6bb56a0921af98bed7cea4471d">cn70xxp1</a>;
<a name="l03952"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#a6a0cd03f416a90b83bf4b7476e03c4f7">03952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html">cvmx_usbdrdx_uahc_gsbuscfg1_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#a6a0cd03f416a90b83bf4b7476e03c4f7">cn73xx</a>;
<a name="l03953"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#a1df064f27faae38d9266d0391dcabba2">03953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsbuscfg1_1_1cvmx__usbdrdx__uahc__gsbuscfg1__s.html">cvmx_usbdrdx_uahc_gsbuscfg1_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html#a1df064f27faae38d9266d0391dcabba2">cnf75xx</a>;
<a name="l03954"></a>03954 };
<a name="l03955"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2396a100d3ec3972c0d175e017e91e9c">03955</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html" title="cvmx_usbdrd::_uahc_gsbuscfg1">cvmx_usbdrdx_uahc_gsbuscfg1</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gsbuscfg1.html" title="cvmx_usbdrd::_uahc_gsbuscfg1">cvmx_usbdrdx_uahc_gsbuscfg1_t</a>;
<a name="l03956"></a>03956 <span class="comment"></span>
<a name="l03957"></a>03957 <span class="comment">/**</span>
<a name="l03958"></a>03958 <span class="comment"> * cvmx_usbdrd#_uahc_gsts</span>
<a name="l03959"></a>03959 <span class="comment"> *</span>
<a name="l03960"></a>03960 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l03961"></a>03961 <span class="comment"> *</span>
<a name="l03962"></a>03962 <span class="comment"> */</span>
<a name="l03963"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html">03963</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html" title="cvmx_usbdrd::_uahc_gsts">cvmx_usbdrdx_uahc_gsts</a> {
<a name="l03964"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#a5939b8302b81c8256e575e6455b88444">03964</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#a5939b8302b81c8256e575e6455b88444">u32</a>;
<a name="l03965"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html">03965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html">cvmx_usbdrdx_uahc_gsts_s</a> {
<a name="l03966"></a>03966 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03967"></a>03967 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a6ad4650193e62bc8c7eec747aa98d8e3">cbelt</a>                        : 12; <span class="comment">/**&lt; Current BELT value. In host mode, indicates the minimum value of all received device BELT</span>
<a name="l03968"></a>03968 <span class="comment">                                                         values and the BELT value that is set by the set latency tolerance value command. */</span>
<a name="l03969"></a>03969     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a9b7cb9c3010962ff15b87506c830fcae">reserved_8_19</a>                : 12;
<a name="l03970"></a>03970     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a5813bfcc3f9e1160bec164ba0fbb0f8f">host_ip</a>                      : 1;  <span class="comment">/**&lt; Host interrupt pending. Indicates that there is a pending interrupt pertaining to xHC in</span>
<a name="l03971"></a>03971 <span class="comment">                                                         the host-event queue. */</span>
<a name="l03972"></a>03972     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a34817c7b41b09bd771352046494ebd55">device_ip</a>                    : 1;  <span class="comment">/**&lt; Device interrupt pending. Indicates that there is a pending interrupt pertaining to</span>
<a name="l03973"></a>03973 <span class="comment">                                                         peripheral (device) operation in the Device event queue. */</span>
<a name="l03974"></a>03974     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#ab83a0a272f0e94462ce262b938098b9d">csrtimeout</a>                   : 1;  <span class="comment">/**&lt; CSR timeout. When set to 1, indicates that software performed a write or read operation to</span>
<a name="l03975"></a>03975 <span class="comment">                                                         a core register that could not be completed within 0xFFFF controller-clock cycles. */</span>
<a name="l03976"></a>03976     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#ab9c52b5f8f325fff4338eeee2836bef6">buserraddrvld</a>                : 1;  <span class="comment">/**&lt; Bus-error address valid. Indicates that USBDRD()_UAHC_GBUSERRADDR is valid and reports the</span>
<a name="l03977"></a>03977 <span class="comment">                                                         first bus address that encounters a bus error. */</span>
<a name="l03978"></a>03978     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a1f2a9b819192a8526b26cb3b11371aad">reserved_2_3</a>                 : 2;
<a name="l03979"></a>03979     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a8f5cfe0f0faf37e39eeab614950c2c4d">curmod</a>                       : 2;  <span class="comment">/**&lt; Current mode of operation. 0x0 for device, 0x1 for host. */</span>
<a name="l03980"></a>03980 <span class="preprocessor">#else</span>
<a name="l03981"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a8f5cfe0f0faf37e39eeab614950c2c4d">03981</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a8f5cfe0f0faf37e39eeab614950c2c4d">curmod</a>                       : 2;
<a name="l03982"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a1f2a9b819192a8526b26cb3b11371aad">03982</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a1f2a9b819192a8526b26cb3b11371aad">reserved_2_3</a>                 : 2;
<a name="l03983"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#ab9c52b5f8f325fff4338eeee2836bef6">03983</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#ab9c52b5f8f325fff4338eeee2836bef6">buserraddrvld</a>                : 1;
<a name="l03984"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#ab83a0a272f0e94462ce262b938098b9d">03984</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#ab83a0a272f0e94462ce262b938098b9d">csrtimeout</a>                   : 1;
<a name="l03985"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a34817c7b41b09bd771352046494ebd55">03985</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a34817c7b41b09bd771352046494ebd55">device_ip</a>                    : 1;
<a name="l03986"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a5813bfcc3f9e1160bec164ba0fbb0f8f">03986</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a5813bfcc3f9e1160bec164ba0fbb0f8f">host_ip</a>                      : 1;
<a name="l03987"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a9b7cb9c3010962ff15b87506c830fcae">03987</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a9b7cb9c3010962ff15b87506c830fcae">reserved_8_19</a>                : 12;
<a name="l03988"></a><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a6ad4650193e62bc8c7eec747aa98d8e3">03988</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html#a6ad4650193e62bc8c7eec747aa98d8e3">cbelt</a>                        : 12;
<a name="l03989"></a>03989 <span class="preprocessor">#endif</span>
<a name="l03990"></a>03990 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#aaad3b507e337d9993f336bdb1798ae2b">s</a>;
<a name="l03991"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#a95fed9ef0f1ee98d5bc80f351668247f">03991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html">cvmx_usbdrdx_uahc_gsts_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#a95fed9ef0f1ee98d5bc80f351668247f">cn70xx</a>;
<a name="l03992"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#ad2123679c507586a0a11a3fb9dc6ad96">03992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html">cvmx_usbdrdx_uahc_gsts_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#ad2123679c507586a0a11a3fb9dc6ad96">cn70xxp1</a>;
<a name="l03993"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#a153b0c0513f0e3e604725703fe060608">03993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html">cvmx_usbdrdx_uahc_gsts_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#a153b0c0513f0e3e604725703fe060608">cn73xx</a>;
<a name="l03994"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#a9bc95aa09981539a6e67b6d1cb81ba36">03994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gsts_1_1cvmx__usbdrdx__uahc__gsts__s.html">cvmx_usbdrdx_uahc_gsts_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html#a9bc95aa09981539a6e67b6d1cb81ba36">cnf75xx</a>;
<a name="l03995"></a>03995 };
<a name="l03996"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#acbabb641503a4698b08c7461e3c5f461">03996</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html" title="cvmx_usbdrd::_uahc_gsts">cvmx_usbdrdx_uahc_gsts</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gsts.html" title="cvmx_usbdrd::_uahc_gsts">cvmx_usbdrdx_uahc_gsts_t</a>;
<a name="l03997"></a>03997 <span class="comment"></span>
<a name="l03998"></a>03998 <span class="comment">/**</span>
<a name="l03999"></a>03999 <span class="comment"> * cvmx_usbdrd#_uahc_gtxfifopridev</span>
<a name="l04000"></a>04000 <span class="comment"> *</span>
<a name="l04001"></a>04001 <span class="comment"> * This register specifies the relative DMA priority level among the Device TXFIFOs (one per IN</span>
<a name="l04002"></a>04002 <span class="comment"> * endpoint).</span>
<a name="l04003"></a>04003 <span class="comment"> * Each register bit[n] controls the priority (1: high, 0: low) of each TXFIFO[n]. When multiple</span>
<a name="l04004"></a>04004 <span class="comment"> * TXFIFOs compete for DMA service at a given time (i.e., multiple TXQs contain TX DMA requests</span>
<a name="l04005"></a>04005 <span class="comment"> * and their corresponding TXFIFOs have space available), the TX DMA arbiter grants access on a</span>
<a name="l04006"></a>04006 <span class="comment"> * packet-basis in the following manner:</span>
<a name="l04007"></a>04007 <span class="comment"> *</span>
<a name="l04008"></a>04008 <span class="comment"> *   1. High-priority TXFIFOs are granted access using round-robin arbitration</span>
<a name="l04009"></a>04009 <span class="comment"> *</span>
<a name="l04010"></a>04010 <span class="comment"> *   2. Low-priority TXFIFOs are granted access using round-robin arbitration only after the</span>
<a name="l04011"></a>04011 <span class="comment"> *      high-priority TXFIFOs have no further processing to do (i.e., either the TXQs are empty</span>
<a name="l04012"></a>04012 <span class="comment"> *      or the corresponding TXFIFOs are full).</span>
<a name="l04013"></a>04013 <span class="comment"> *</span>
<a name="l04014"></a>04014 <span class="comment"> * For scatter-gather packets, the arbiter grants successive DMA requests to the same FIFO until</span>
<a name="l04015"></a>04015 <span class="comment"> * the entire packet is completed.</span>
<a name="l04016"></a>04016 <span class="comment"> *</span>
<a name="l04017"></a>04017 <span class="comment"> * When configuring periodic IN endpoints, software must set register bit[n]=1, where n is the</span>
<a name="l04018"></a>04018 <span class="comment"> * TXFIFO assignment. This ensures that the DMA for isochronous or interrupt IN endpoints are</span>
<a name="l04019"></a>04019 <span class="comment"> * prioritized over bulk or control IN endpoints.</span>
<a name="l04020"></a>04020 <span class="comment"> *</span>
<a name="l04021"></a>04021 <span class="comment"> * This register is present only when the core is configured to operate in the device mode</span>
<a name="l04022"></a>04022 <span class="comment"> * (includes DRD and OTG modes). The register size corresponds to the number of Device IN</span>
<a name="l04023"></a>04023 <span class="comment"> * endpoints.</span>
<a name="l04024"></a>04024 <span class="comment"> *</span>
<a name="l04025"></a>04025 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l04026"></a>04026 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET].</span>
<a name="l04027"></a>04027 <span class="comment"> */</span>
<a name="l04028"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html">04028</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html" title="cvmx_usbdrd::_uahc_gtxfifopridev">cvmx_usbdrdx_uahc_gtxfifopridev</a> {
<a name="l04029"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#af666f97d9e6e7d580283d282473deb2a">04029</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#af666f97d9e6e7d580283d282473deb2a">u32</a>;
<a name="l04030"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html">04030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html">cvmx_usbdrdx_uahc_gtxfifopridev_s</a> {
<a name="l04031"></a>04031 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04032"></a>04032 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html#abc98e7551baed5d3f28c6455f7a7852b">reserved_4_31</a>                : 28;
<a name="l04033"></a>04033     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html#a3c5ef33c123e20b58b73ade8271dcddf">tx_priority</a>                  : 4;  <span class="comment">/**&lt; Each register bit[n] controls the priority (1: high, 0: low) of TXFIFO[n] within a speed</span>
<a name="l04034"></a>04034 <span class="comment">                                                         group. */</span>
<a name="l04035"></a>04035 <span class="preprocessor">#else</span>
<a name="l04036"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html#a3c5ef33c123e20b58b73ade8271dcddf">04036</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html#a3c5ef33c123e20b58b73ade8271dcddf">tx_priority</a>                  : 4;
<a name="l04037"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html#abc98e7551baed5d3f28c6455f7a7852b">04037</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html#abc98e7551baed5d3f28c6455f7a7852b">reserved_4_31</a>                : 28;
<a name="l04038"></a>04038 <span class="preprocessor">#endif</span>
<a name="l04039"></a>04039 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#a918e504db47c49950fc9dc4a7179e43b">s</a>;
<a name="l04040"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#a288a1fffc6512110b7104f2b23b9e953">04040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html">cvmx_usbdrdx_uahc_gtxfifopridev_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#a288a1fffc6512110b7104f2b23b9e953">cn70xx</a>;
<a name="l04041"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#a53c822ba44b0a9a5484956851aabf915">04041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html">cvmx_usbdrdx_uahc_gtxfifopridev_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#a53c822ba44b0a9a5484956851aabf915">cn70xxp1</a>;
<a name="l04042"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#a70833b210fc85f8f6928bfaf50c50cbc">04042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html">cvmx_usbdrdx_uahc_gtxfifopridev_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#a70833b210fc85f8f6928bfaf50c50cbc">cn73xx</a>;
<a name="l04043"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#aa6929f0be08725e268abd380a5944ecd">04043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifopridev_1_1cvmx__usbdrdx__uahc__gtxfifopridev__s.html">cvmx_usbdrdx_uahc_gtxfifopridev_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html#aa6929f0be08725e268abd380a5944ecd">cnf75xx</a>;
<a name="l04044"></a>04044 };
<a name="l04045"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a3ac49dcbd368fbea7748d2983232ec32">04045</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html" title="cvmx_usbdrd::_uahc_gtxfifopridev">cvmx_usbdrdx_uahc_gtxfifopridev</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifopridev.html" title="cvmx_usbdrd::_uahc_gtxfifopridev">cvmx_usbdrdx_uahc_gtxfifopridev_t</a>;
<a name="l04046"></a>04046 <span class="comment"></span>
<a name="l04047"></a>04047 <span class="comment">/**</span>
<a name="l04048"></a>04048 <span class="comment"> * cvmx_usbdrd#_uahc_gtxfifoprihst</span>
<a name="l04049"></a>04049 <span class="comment"> *</span>
<a name="l04050"></a>04050 <span class="comment"> * This register specifies the relative DMA priority level among the Host TXFIFOs (one per USB</span>
<a name="l04051"></a>04051 <span class="comment"> * bus instance) within the associated speed group (SuperSpeed or HighSpeed/FullSpeed/LowSpeed).</span>
<a name="l04052"></a>04052 <span class="comment"> * When multiple TXFIFOs compete for DMA service at a given time, the TXDMA arbiter grants access</span>
<a name="l04053"></a>04053 <span class="comment"> * on a packet-basis in the following manner:</span>
<a name="l04054"></a>04054 <span class="comment"> *</span>
<a name="l04055"></a>04055 <span class="comment"> *   1. Among the FIFOs in the same speed group (SuperSpeed or HighSpeed/FullSpeed/LowSpeed):</span>
<a name="l04056"></a>04056 <span class="comment"> *</span>
<a name="l04057"></a>04057 <span class="comment"> * _   a. High-priority TXFIFOs are granted access using round-robin arbitration</span>
<a name="l04058"></a>04058 <span class="comment"> *</span>
<a name="l04059"></a>04059 <span class="comment"> * _   b. Low-priority TXFIFOs are granted access using round-robin arbitration only after the</span>
<a name="l04060"></a>04060 <span class="comment"> *        high priority TXFIFOs have no further processing to do (i.e., either the TXQs are empty</span>
<a name="l04061"></a>04061 <span class="comment"> *        or thecorresponding TXFIFOs are full).</span>
<a name="l04062"></a>04062 <span class="comment"> *</span>
<a name="l04063"></a>04063 <span class="comment"> *   2. The TX DMA arbiter prioritizes the SuperSpeed group or HighSpeed/FullSpeed/LowSpeed group</span>
<a name="l04064"></a>04064 <span class="comment"> *      according to the ratio programmed in the USBDRD()_UAHC_GDMAHLRATIO register.</span>
<a name="l04065"></a>04065 <span class="comment"> *</span>
<a name="l04066"></a>04066 <span class="comment"> * For scatter-gather packets, the arbiter grants successive DMA requests to the same FIFO until</span>
<a name="l04067"></a>04067 <span class="comment"> * the entire packet is completed.</span>
<a name="l04068"></a>04068 <span class="comment"> * The register size corresponds to the number of configured USB bus instances; for example, in</span>
<a name="l04069"></a>04069 <span class="comment"> * the default configuration, there are 3 USB bus instances (1 SuperSpeed, 1 HighSpeed, and 1</span>
<a name="l04070"></a>04070 <span class="comment"> * FullSpeed/LowSpeed).</span>
<a name="l04071"></a>04071 <span class="comment"> *</span>
<a name="l04072"></a>04072 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l04073"></a>04073 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET].</span>
<a name="l04074"></a>04074 <span class="comment"> */</span>
<a name="l04075"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html">04075</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html" title="cvmx_usbdrd::_uahc_gtxfifoprihst">cvmx_usbdrdx_uahc_gtxfifoprihst</a> {
<a name="l04076"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#a309e9a0d9e87f5ccf59f0021f14f5e9c">04076</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#a309e9a0d9e87f5ccf59f0021f14f5e9c">u32</a>;
<a name="l04077"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html">04077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html">cvmx_usbdrdx_uahc_gtxfifoprihst_s</a> {
<a name="l04078"></a>04078 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04079"></a>04079 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html#a9a20ddcb8e4d3c601ee3fd24c4566db7">reserved_3_31</a>                : 29;
<a name="l04080"></a>04080     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html#abe9287db81f750e0c2bdb23e073d10f0">tx_priority</a>                  : 3;  <span class="comment">/**&lt; Each register bit n controls the priority (1: high, 0: low) of TX FIFO&lt;n&gt; within a speed</span>
<a name="l04081"></a>04081 <span class="comment">                                                         group. */</span>
<a name="l04082"></a>04082 <span class="preprocessor">#else</span>
<a name="l04083"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html#abe9287db81f750e0c2bdb23e073d10f0">04083</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html#abe9287db81f750e0c2bdb23e073d10f0">tx_priority</a>                  : 3;
<a name="l04084"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html#a9a20ddcb8e4d3c601ee3fd24c4566db7">04084</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html#a9a20ddcb8e4d3c601ee3fd24c4566db7">reserved_3_31</a>                : 29;
<a name="l04085"></a>04085 <span class="preprocessor">#endif</span>
<a name="l04086"></a>04086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#ab763fee5ed8fdaa1219881ed75f240cd">s</a>;
<a name="l04087"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#a5509d16b42874ef8b1ad771c602d88d6">04087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html">cvmx_usbdrdx_uahc_gtxfifoprihst_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#a5509d16b42874ef8b1ad771c602d88d6">cn70xx</a>;
<a name="l04088"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#a8258da8d9b598ae417686403ae8d57c3">04088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html">cvmx_usbdrdx_uahc_gtxfifoprihst_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#a8258da8d9b598ae417686403ae8d57c3">cn70xxp1</a>;
<a name="l04089"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#a6b08476ae87142b484e2e4a662b55d62">04089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html">cvmx_usbdrdx_uahc_gtxfifoprihst_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#a6b08476ae87142b484e2e4a662b55d62">cn73xx</a>;
<a name="l04090"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#afcaa91fd6bf2a2d0d30672c7d71ccda9">04090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifoprihst_1_1cvmx__usbdrdx__uahc__gtxfifoprihst__s.html">cvmx_usbdrdx_uahc_gtxfifoprihst_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html#afcaa91fd6bf2a2d0d30672c7d71ccda9">cnf75xx</a>;
<a name="l04091"></a>04091 };
<a name="l04092"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aecad37e87ae508165c07ebdcc9cfb25d">04092</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html" title="cvmx_usbdrd::_uahc_gtxfifoprihst">cvmx_usbdrdx_uahc_gtxfifoprihst</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifoprihst.html" title="cvmx_usbdrd::_uahc_gtxfifoprihst">cvmx_usbdrdx_uahc_gtxfifoprihst_t</a>;
<a name="l04093"></a>04093 <span class="comment"></span>
<a name="l04094"></a>04094 <span class="comment">/**</span>
<a name="l04095"></a>04095 <span class="comment"> * cvmx_usbdrd#_uahc_gtxfifosiz#</span>
<a name="l04096"></a>04096 <span class="comment"> *</span>
<a name="l04097"></a>04097 <span class="comment"> * This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless</span>
<a name="l04098"></a>04098 <span class="comment"> * packet size/buffer size for each endpoint is different and application-specific, it is</span>
<a name="l04099"></a>04099 <span class="comment"> * recommended that the software use the default value. One register per FIFO. One register per</span>
<a name="l04100"></a>04100 <span class="comment"> * FIFO.</span>
<a name="l04101"></a>04101 <span class="comment"> *</span>
<a name="l04102"></a>04102 <span class="comment"> * Reset values = 0:[0x0000_0082] 1:[0x0082_0103] 2:[0x0185_0205].</span>
<a name="l04103"></a>04103 <span class="comment"> *</span>
<a name="l04104"></a>04104 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l04105"></a>04105 <span class="comment"> */</span>
<a name="l04106"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html">04106</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html" title="cvmx_usbdrd::_uahc_gtxfifosiz#">cvmx_usbdrdx_uahc_gtxfifosizx</a> {
<a name="l04107"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a8877f3e98b1f85a5e2eaba96b3e595d0">04107</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a8877f3e98b1f85a5e2eaba96b3e595d0">u32</a>;
<a name="l04108"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html">04108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html">cvmx_usbdrdx_uahc_gtxfifosizx_s</a> {
<a name="l04109"></a>04109 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04110"></a>04110 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html#a4233461513ddaf0ff5a629adca0252ff">txfstaddr</a>                    : 16; <span class="comment">/**&lt; Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset</span>
<a name="l04111"></a>04111 <span class="comment">                                                         is value derived from configuration parameters. */</span>
<a name="l04112"></a>04112     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html#a3b3459a33f38780b1be683a641f57cdc">txfdep</a>                       : 16; <span class="comment">/**&lt; TxFIFOn depth. This value is in terms of TX RAM data width.</span>
<a name="l04113"></a>04113 <span class="comment">                                                         minimum value = 0x20, maximum value = 0x8000. */</span>
<a name="l04114"></a>04114 <span class="preprocessor">#else</span>
<a name="l04115"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html#a3b3459a33f38780b1be683a641f57cdc">04115</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html#a3b3459a33f38780b1be683a641f57cdc">txfdep</a>                       : 16;
<a name="l04116"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html#a4233461513ddaf0ff5a629adca0252ff">04116</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html#a4233461513ddaf0ff5a629adca0252ff">txfstaddr</a>                    : 16;
<a name="l04117"></a>04117 <span class="preprocessor">#endif</span>
<a name="l04118"></a>04118 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a2514dc8aab84abb4b80d1b9d6af31988">s</a>;
<a name="l04119"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a670fa82d118148a63d6322e401b2532a">04119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html">cvmx_usbdrdx_uahc_gtxfifosizx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a670fa82d118148a63d6322e401b2532a">cn70xx</a>;
<a name="l04120"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a9673fcef531812cda880b1fae81ab6e0">04120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html">cvmx_usbdrdx_uahc_gtxfifosizx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a9673fcef531812cda880b1fae81ab6e0">cn70xxp1</a>;
<a name="l04121"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a113ea122aa6486eb072f7278c0af4822">04121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html">cvmx_usbdrdx_uahc_gtxfifosizx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a113ea122aa6486eb072f7278c0af4822">cn73xx</a>;
<a name="l04122"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a5202725311b6c420c1e62d6334d30e18">04122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxfifosizx_1_1cvmx__usbdrdx__uahc__gtxfifosizx__s.html">cvmx_usbdrdx_uahc_gtxfifosizx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html#a5202725311b6c420c1e62d6334d30e18">cnf75xx</a>;
<a name="l04123"></a>04123 };
<a name="l04124"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#acc48cf276cd88c8c9ee9601381e7e7f6">04124</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html" title="cvmx_usbdrd::_uahc_gtxfifosiz#">cvmx_usbdrdx_uahc_gtxfifosizx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxfifosizx.html" title="cvmx_usbdrd::_uahc_gtxfifosiz#">cvmx_usbdrdx_uahc_gtxfifosizx_t</a>;
<a name="l04125"></a>04125 <span class="comment"></span>
<a name="l04126"></a>04126 <span class="comment">/**</span>
<a name="l04127"></a>04127 <span class="comment"> * cvmx_usbdrd#_uahc_gtxthrcfg</span>
<a name="l04128"></a>04128 <span class="comment"> *</span>
<a name="l04129"></a>04129 <span class="comment"> * In a normal case, a TX burst starts as soon as one packet is prefetched. This works well as</span>
<a name="l04130"></a>04130 <span class="comment"> * long as the system bus is faster than the USB3.0 bus (a 1024-bytes packet takes ~2.2 us on the</span>
<a name="l04131"></a>04131 <span class="comment"> * USB bus in SuperSpeed mode). If the system bus latency is larger than 2.2 us to access a</span>
<a name="l04132"></a>04132 <span class="comment"> * 1024-byte packet, then starting a burst on 1-packet condition leads to an early abort of the</span>
<a name="l04133"></a>04133 <span class="comment"> * burst causing unnecessary performance reduction. This register allows the configuration of</span>
<a name="l04134"></a>04134 <span class="comment"> * threshold and burst size control. This feature is enabled by [USBTXPKTCNTSEL].</span>
<a name="l04135"></a>04135 <span class="comment"> *</span>
<a name="l04136"></a>04136 <span class="comment"> * Transmit path:</span>
<a name="l04137"></a>04137 <span class="comment"> * * The TX threshold is controlled by [USBTXPKTCNT], and the TX burst size is controlled by</span>
<a name="l04138"></a>04138 <span class="comment"> * [USBMAXTXBURSTSIZE].</span>
<a name="l04139"></a>04139 <span class="comment"> * * Selecting optimal TX FIFO size, TX threshold, and TX burst size avoids TX burst aborts due</span>
<a name="l04140"></a>04140 <span class="comment"> * to an underrun if the system bus is slower than USB. Once in a while an underrun is OK, and</span>
<a name="l04141"></a>04141 <span class="comment"> * there is no functional issue.</span>
<a name="l04142"></a>04142 <span class="comment"> * * A larger threshold affects the performance, since the scheduler is idle during this time.</span>
<a name="l04143"></a>04143 <span class="comment"> *</span>
<a name="l04144"></a>04144 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l04145"></a>04145 <span class="comment"> */</span>
<a name="l04146"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html">04146</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html" title="cvmx_usbdrd::_uahc_gtxthrcfg">cvmx_usbdrdx_uahc_gtxthrcfg</a> {
<a name="l04147"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#ad4cf08d513548956cf5709f479b6aba9">04147</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#ad4cf08d513548956cf5709f479b6aba9">u32</a>;
<a name="l04148"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html">04148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html">cvmx_usbdrdx_uahc_gtxthrcfg_s</a> {
<a name="l04149"></a>04149 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04150"></a>04150 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#acd76f188b75b853c226f7dcb119b952f">reserved_30_31</a>               : 2;
<a name="l04151"></a>04151     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#abcf7d54f925af9f8aaeac493c4889b6d">usbtxpktcntsel</a>               : 1;  <span class="comment">/**&lt; USB transmit packet-count enable. Enables/disables the USB transmission multipacket</span>
<a name="l04152"></a>04152 <span class="comment">                                                         thresholding:</span>
<a name="l04153"></a>04153 <span class="comment">                                                         0 = USB transmission multipacket thresholding is disabled, the core can only start</span>
<a name="l04154"></a>04154 <span class="comment">                                                         transmission on the USB after the entire packet has been fetched into the corresponding</span>
<a name="l04155"></a>04155 <span class="comment">                                                         TXFIFO.</span>
<a name="l04156"></a>04156 <span class="comment">                                                         1 = USB transmission multipacket thresholding is enabled. The core can only start</span>
<a name="l04157"></a>04157 <span class="comment">                                                         transmission on the USB after USBTXPKTCNT amount of packets for the USB transaction</span>
<a name="l04158"></a>04158 <span class="comment">                                                         (burst) are already in the corresponding TXFIFO. This mode is only valid in host mode.</span>
<a name="l04159"></a>04159 <span class="comment">                                                         This mode is only used for SuperSpeed. */</span>
<a name="l04160"></a>04160     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#ab470fd1d7a795ef7aa007f50d3961521">reserved_28_28</a>               : 1;
<a name="l04161"></a>04161     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#a6c3ba30be38adb22154c39baae80b9cd">usbtxpktcnt</a>                  : 4;  <span class="comment">/**&lt; USB transmit-packet count. Specifies the number of packets that must be in the TXFIFO</span>
<a name="l04162"></a>04162 <span class="comment">                                                         before the core can start transmission for the corresponding USB transaction (burst). This</span>
<a name="l04163"></a>04163 <span class="comment">                                                         field is only valid when [USBTXPKTCNTSEL] = 1. Valid values are from 0x1 to 0xF.</span>
<a name="l04164"></a>04164 <span class="comment">                                                         This field must be &lt;= [USBMAXTXBURSTSIZE]. */</span>
<a name="l04165"></a>04165     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#a7d25ffe1d816eb82a18734ef4ef5e639">usbmaxtxburstsize</a>            : 8;  <span class="comment">/**&lt; USB maximum TX burst size. When [USBTXPKTCNTSEL] = 1, this field specifies the</span>
<a name="l04166"></a>04166 <span class="comment">                                                         maximum bulk OUT burst the core should do. When the system bus is slower than</span>
<a name="l04167"></a>04167 <span class="comment">                                                         the USB, TX FIFO can underrun during a long burst. Program a smaller value to</span>
<a name="l04168"></a>04168 <span class="comment">                                                         this field to limit the TX burst size that the core can do. It only applies to</span>
<a name="l04169"></a>04169 <span class="comment">                                                         SuperSpeed bulk, isochronous, and interrupt OUT endpoints in the host</span>
<a name="l04170"></a>04170 <span class="comment">                                                         mode. Valid values are from 0x1 to 0x10. */</span>
<a name="l04171"></a>04171     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#a51e78134460ea258180690d54bff404e">reserved_0_15</a>                : 16;
<a name="l04172"></a>04172 <span class="preprocessor">#else</span>
<a name="l04173"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#a51e78134460ea258180690d54bff404e">04173</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#a51e78134460ea258180690d54bff404e">reserved_0_15</a>                : 16;
<a name="l04174"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#a7d25ffe1d816eb82a18734ef4ef5e639">04174</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#a7d25ffe1d816eb82a18734ef4ef5e639">usbmaxtxburstsize</a>            : 8;
<a name="l04175"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#a6c3ba30be38adb22154c39baae80b9cd">04175</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#a6c3ba30be38adb22154c39baae80b9cd">usbtxpktcnt</a>                  : 4;
<a name="l04176"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#ab470fd1d7a795ef7aa007f50d3961521">04176</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#ab470fd1d7a795ef7aa007f50d3961521">reserved_28_28</a>               : 1;
<a name="l04177"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#abcf7d54f925af9f8aaeac493c4889b6d">04177</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#abcf7d54f925af9f8aaeac493c4889b6d">usbtxpktcntsel</a>               : 1;
<a name="l04178"></a><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#acd76f188b75b853c226f7dcb119b952f">04178</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html#acd76f188b75b853c226f7dcb119b952f">reserved_30_31</a>               : 2;
<a name="l04179"></a>04179 <span class="preprocessor">#endif</span>
<a name="l04180"></a>04180 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#a22fd9aacd8b326027058916a62ed0c65">s</a>;
<a name="l04181"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#ac9f8dc8f12d1a60262143c8e907f4e2b">04181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html">cvmx_usbdrdx_uahc_gtxthrcfg_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#ac9f8dc8f12d1a60262143c8e907f4e2b">cn70xx</a>;
<a name="l04182"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#ae32937905283bb2af5053dd25ec41001">04182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html">cvmx_usbdrdx_uahc_gtxthrcfg_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#ae32937905283bb2af5053dd25ec41001">cn70xxp1</a>;
<a name="l04183"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#a1449ad68f3a26bdd48a865481b59d91b">04183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html">cvmx_usbdrdx_uahc_gtxthrcfg_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#a1449ad68f3a26bdd48a865481b59d91b">cn73xx</a>;
<a name="l04184"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#a158bb5eba5aaf5cb63570dcf8c0e072c">04184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gtxthrcfg_1_1cvmx__usbdrdx__uahc__gtxthrcfg__s.html">cvmx_usbdrdx_uahc_gtxthrcfg_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html#a158bb5eba5aaf5cb63570dcf8c0e072c">cnf75xx</a>;
<a name="l04185"></a>04185 };
<a name="l04186"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ae1c4eaed4224b7e8a68aeae2cfc97679">04186</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html" title="cvmx_usbdrd::_uahc_gtxthrcfg">cvmx_usbdrdx_uahc_gtxthrcfg</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gtxthrcfg.html" title="cvmx_usbdrd::_uahc_gtxthrcfg">cvmx_usbdrdx_uahc_gtxthrcfg_t</a>;
<a name="l04187"></a>04187 <span class="comment"></span>
<a name="l04188"></a>04188 <span class="comment">/**</span>
<a name="l04189"></a>04189 <span class="comment"> * cvmx_usbdrd#_uahc_guctl</span>
<a name="l04190"></a>04190 <span class="comment"> *</span>
<a name="l04191"></a>04191 <span class="comment"> * This register provides a few options for the software to control the core behavior in the host</span>
<a name="l04192"></a>04192 <span class="comment"> * mode. Most of the options are used to improve host inter-operability with different devices.</span>
<a name="l04193"></a>04193 <span class="comment"> *</span>
<a name="l04194"></a>04194 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l04195"></a>04195 <span class="comment"> */</span>
<a name="l04196"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html">04196</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html" title="cvmx_usbdrd::_uahc_guctl">cvmx_usbdrdx_uahc_guctl</a> {
<a name="l04197"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html#a41bacdaed6947ba6a0c104dcd3ec8f70">04197</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html#a41bacdaed6947ba6a0c104dcd3ec8f70">u32</a>;
<a name="l04198"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html">04198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html">cvmx_usbdrdx_uahc_guctl_s</a> {
<a name="l04199"></a>04199 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04200"></a>04200 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a77815e046b57b6bafa6b2f70993f3a62">refclkper</a>                    : 10; <span class="comment">/**&lt; Reference-clock period. Indicates (in terms of ns) the period of REF_CLK. The default</span>
<a name="l04201"></a>04201 <span class="comment">                                                         value is set to 0x8</span>
<a name="l04202"></a>04202 <span class="comment">                                                         (8 ns/125 MHz). This field must be updated during power on initialization if</span>
<a name="l04203"></a>04203 <span class="comment">                                                         USBDRD()_UAHC_GCTL[SOFITPSYNC] = 1 or USBDRD()_UAHC_GFLADJ [GFLADJ_REFCLK_LPM_SEL] = 1.</span>
<a name="l04204"></a>04204 <span class="comment">                                                         The</span>
<a name="l04205"></a>04205 <span class="comment">                                                         programmable maximum value 62 ns, and the minimum value is 8 ns. You use a reference clock</span>
<a name="l04206"></a>04206 <span class="comment">                                                         with a period that is a integer multiple, so that ITP can meet the jitter margin of 32 ns.</span>
<a name="l04207"></a>04207 <span class="comment">                                                         The allowable REF_CLK frequencies whose period is not integer multiples are</span>
<a name="l04208"></a>04208 <span class="comment">                                                         16/17/19.2/24/39.7 MHz.</span>
<a name="l04209"></a>04209 <span class="comment">                                                         This field should not be set to 0x0 at any time. If you do not plan to use this feature,</span>
<a name="l04210"></a>04210 <span class="comment">                                                         then you need to set this field to 0x8, the default value. */</span>
<a name="l04211"></a>04211     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a89e126263e491dce983d6ff99c6bf99c">noextrdl</a>                     : 1;  <span class="comment">/**&lt; No extra delay between SOF and the first packet.</span>
<a name="l04212"></a>04212 <span class="comment">                                                         Some high-speed devices misbehave when the host sends a packet immediately after an SOF.</span>
<a name="l04213"></a>04213 <span class="comment">                                                         However, adding an extra delay between an SOF and the first packet can reduce the USB data</span>
<a name="l04214"></a>04214 <span class="comment">                                                         rate and performance.</span>
<a name="l04215"></a>04215 <span class="comment">                                                         This bit is used to control whether the host should wait for 2 us before it sends the</span>
<a name="l04216"></a>04216 <span class="comment">                                                         first packet after a SOF, or not. You can set this bit to 1 to improve the performance if</span>
<a name="l04217"></a>04217 <span class="comment">                                                         those problematic devices are not a concern in your host environment.</span>
<a name="l04218"></a>04218 <span class="comment">                                                         0 = host waits for 2 us after an SOF before it sends the first USB packet.</span>
<a name="l04219"></a>04219 <span class="comment">                                                         1 = host does not wait after an SOF before it sends the first USB packet. */</span>
<a name="l04220"></a>04220     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a7533d9c072eb2e4c288a21916b9218d5">psqextrressp</a>                 : 3;  <span class="comment">/**&lt; PSQ extra reserved space. This is a debug feature, and is not intended for normal usage.</span>
<a name="l04221"></a>04221 <span class="comment">                                                         This parameter specifies how much additional space in the PSQ (protocol-status queue) must</span>
<a name="l04222"></a>04222 <span class="comment">                                                         be reserved before the U3PTL initiates a new USB transaction and burst beats. */</span>
<a name="l04223"></a>04223     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#af2fda21bc2f420f7827a8198a2961182">sprsctrltransen</a>              : 1;  <span class="comment">/**&lt; Sparse control transaction enable. Some devices are slow in responding to control</span>
<a name="l04224"></a>04224 <span class="comment">                                                         transfers. Scheduling multiple transactions in one microframe/frame can cause these</span>
<a name="l04225"></a>04225 <span class="comment">                                                         devices to misbehave. If this bit is set to 1, the host controller schedules transactions</span>
<a name="l04226"></a>04226 <span class="comment">                                                         for a control transfer in different microframes/frames. */</span>
<a name="l04227"></a>04227     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#ac2efb74bc4694532382a7cf7ba3ca43a">resbwhseps</a>                   : 1;  <span class="comment">/**&lt; Reserving 85% bandwidth for high-speed periodic EPs. By default, host controller reserves</span>
<a name="l04228"></a>04228 <span class="comment">                                                         80% of the bandwidth for periodic EPs. If this bit is set, the bandwidth is relaxed to 85%</span>
<a name="l04229"></a>04229 <span class="comment">                                                         to accommodate two high-speed, high-bandwidth ISOC EPs.</span>
<a name="l04230"></a>04230 <span class="comment">                                                         USB 2.0 required 80% bandwidth allocated for ISOC traffic. If two high bandwidth ISOC</span>
<a name="l04231"></a>04231 <span class="comment">                                                         devices (HD webcams) are connected, and if each requires 1024-bytes * 3 packets per</span>
<a name="l04232"></a>04232 <span class="comment">                                                         microframe, then the bandwidth required is around 82%. If this bit is set to 1, it is</span>
<a name="l04233"></a>04233 <span class="comment">                                                         possible to connect two webcams of 1024 bytes * 3 payload per microframe each. Otherwise,</span>
<a name="l04234"></a>04234 <span class="comment">                                                         you may have to reduce the resolution of the webcams. */</span>
<a name="l04235"></a>04235     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#af0e5da153eebb702d1ff3f2ca1d27319">cmdevaddr</a>                    : 1;  <span class="comment">/**&lt; Compliance mode for device address. When set to 1, slot ID can have different value than</span>
<a name="l04236"></a>04236 <span class="comment">                                                         device address if max_slot_enabled &lt; 128.</span>
<a name="l04237"></a>04237 <span class="comment">                                                         0 = Device address is equal to slot ID.</span>
<a name="l04238"></a>04238 <span class="comment">                                                         1 = Increment device address on each address device command.</span>
<a name="l04239"></a>04239 <span class="comment">                                                         The xHCI compliance requires this bit to be set to 1. The 0 mode is for debug purpose</span>
<a name="l04240"></a>04240 <span class="comment">                                                         only. This allows you to easily identify a device connected to a port in the Lecroy or</span>
<a name="l04241"></a>04241 <span class="comment">                                                         Eliisys trace during hardware debug.</span>
<a name="l04242"></a>04242 <span class="comment">                                                         This bit is used in host mode only. */</span>
<a name="l04243"></a>04243     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#acad8c20ed0d83197e1adc935fb1fa50e">reserved_14_14</a>               : 1;
<a name="l04244"></a>04244     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a0f83dae7ddc7f4bb9708e412dcf6be42">enoverlapchk</a>                 : 1;  <span class="comment">/**&lt; Enable check for LFPS overlap during remote Ux Exit. If this bit is set to:</span>
<a name="l04245"></a>04245 <span class="comment">                                                         0 = When the link exists U1/U2/U3 because of a remote exit, it does not look for an LFPS</span>
<a name="l04246"></a>04246 <span class="comment">                                                         overlap.</span>
<a name="l04247"></a>04247 <span class="comment">                                                         1 = The SuperSpeed link, when exiting U1/U2/U3, waits for either the remote link LFPS or</span>
<a name="l04248"></a>04248 <span class="comment">                                                         TS1/TS2 training symbols before it confirms that the LFPS handshake is complete. This is</span>
<a name="l04249"></a>04249 <span class="comment">                                                         done to handle the case where the LFPS glitch causes the link to start exiting from the</span>
<a name="l04250"></a>04250 <span class="comment">                                                         low power state. Looking for the LFPS overlap makes sure that the link partner also sees</span>
<a name="l04251"></a>04251 <span class="comment">                                                         the LFPS. */</span>
<a name="l04252"></a>04252     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a55f193a5a41f46420f04921cd84e54b6">extcapsupten</a>                 : 1;  <span class="comment">/**&lt; External extended capability support enable. If disabled, a read</span>
<a name="l04253"></a>04253 <span class="comment">                                                         USBDRD()_UAHC_SUPTPRT3_DW0</span>
<a name="l04254"></a>04254 <span class="comment">                                                         [NEXTCAPPTR] returns 0 in the next capability pointer field. This indicates there are no</span>
<a name="l04255"></a>04255 <span class="comment">                                                         more capabilities. If enabled, a read to USBDRD()_UAHC_SUPTPRT3_DW0[NEXTCAPPTR] returns 4</span>
<a name="l04256"></a>04256 <span class="comment">                                                         in</span>
<a name="l04257"></a>04257 <span class="comment">                                                         the</span>
<a name="l04258"></a>04258 <span class="comment">                                                         next capability pointer field.</span>
<a name="l04259"></a>04259 <span class="comment">                                                         Always set to 0x0. */</span>
<a name="l04260"></a>04260     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a6cb517284499bb40abcb7b96bd9ff677">insrtextrfsbodi</a>              : 1;  <span class="comment">/**&lt; Insert extra delay between full-speed bulk OUT transactions. Some full-speed devices are</span>
<a name="l04261"></a>04261 <span class="comment">                                                         slow to receive bulk OUT data and can get stuck when there are consecutive bulk OUT</span>
<a name="l04262"></a>04262 <span class="comment">                                                         transactions with short inter-transaction delays. This bit is used to control whether the</span>
<a name="l04263"></a>04263 <span class="comment">                                                         host inserts extra delay between consecutive bulk OUT transactions to a full-speed</span>
<a name="l04264"></a>04264 <span class="comment">                                                         endpoint.</span>
<a name="l04265"></a>04265 <span class="comment">                                                         0 = Host does not insert extra delay.</span>
<a name="l04266"></a>04266 <span class="comment">                                                         Setting this bit to 1 reduces the bulk OUT transfer performance for most of the full-speed</span>
<a name="l04267"></a>04267 <span class="comment">                                                         devices.</span>
<a name="l04268"></a>04268 <span class="comment">                                                         1 = Host inserts about 12 us extra delay between consecutive bulk OUT transactions to an</span>
<a name="l04269"></a>04269 <span class="comment">                                                         full-speed endpoint to work around the device issue. */</span>
<a name="l04270"></a>04270     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#acd0cb560fa6df67afefc5cd1819ead63">dtct</a>                         : 2;  <span class="comment">/**&lt; Device timeout coarse tuning. This field determines how long the host waits for a response</span>
<a name="l04271"></a>04271 <span class="comment">                                                         from device before considering a timeout.</span>
<a name="l04272"></a>04272 <span class="comment">                                                         The core first checks the [DTCT] value. If it is 0, then the timeout value is defined by</span>
<a name="l04273"></a>04273 <span class="comment">                                                         the</span>
<a name="l04274"></a>04274 <span class="comment">                                                         [DTFT]. If it is nonzero, then it uses the following timeout values:</span>
<a name="l04275"></a>04275 <span class="comment">                                                         0x0 = 0 us; use [DTFT] value instead.</span>
<a name="l04276"></a>04276 <span class="comment">                                                         0x1 = 500 us.</span>
<a name="l04277"></a>04277 <span class="comment">                                                         0x2 = 1.5 ms.</span>
<a name="l04278"></a>04278 <span class="comment">                                                         0x3 = 6.5 ms. */</span>
<a name="l04279"></a>04279     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a78657bc799051cc9fd33dcc90a172d08">dtft</a>                         : 9;  <span class="comment">/**&lt; Device timeout fine tuning. This field determines how long the host waits for a response</span>
<a name="l04280"></a>04280 <span class="comment">                                                         from a device before considering a timeout. For [DTFT] to take effect, [DTCT] must be set</span>
<a name="l04281"></a>04281 <span class="comment">                                                         to</span>
<a name="l04282"></a>04282 <span class="comment">                                                         0x0.</span>
<a name="l04283"></a>04283 <span class="comment">                                                         The [DTFT] value specifies the number of 125 MHz clock cycles * 256 to count before</span>
<a name="l04284"></a>04284 <span class="comment">                                                         considering a device timeout. For the 125 MHz clock cycles (8 ns period), this is</span>
<a name="l04285"></a>04285 <span class="comment">                                                         calculated as follows:</span>
<a name="l04286"></a>04286 <span class="comment">                                                         _ [DTFT value] * 256 * 8 (ns)</span>
<a name="l04287"></a>04287 <span class="comment">                                                         0x2 = 2 * 256 * 8 -&gt; 4 us.</span>
<a name="l04288"></a>04288 <span class="comment">                                                         0x5 = 5 * 256 * 8 -&gt; 10 us.</span>
<a name="l04289"></a>04289 <span class="comment">                                                         0xA = 10 * 256 * 8 -&gt; 20 us.</span>
<a name="l04290"></a>04290 <span class="comment">                                                         0x10 = 16 * 256 * 8 -&gt; 32 us.</span>
<a name="l04291"></a>04291 <span class="comment">                                                         0x19 = 25 * 256 * 8 -&gt; 51 us.</span>
<a name="l04292"></a>04292 <span class="comment">                                                         0x31 = 49 * 256 * 8 -&gt; 100 us.</span>
<a name="l04293"></a>04293 <span class="comment">                                                         0x62 = 98 * 256 * 8 -&gt; 200 us. */</span>
<a name="l04294"></a>04294 <span class="preprocessor">#else</span>
<a name="l04295"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a78657bc799051cc9fd33dcc90a172d08">04295</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a78657bc799051cc9fd33dcc90a172d08">dtft</a>                         : 9;
<a name="l04296"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#acd0cb560fa6df67afefc5cd1819ead63">04296</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#acd0cb560fa6df67afefc5cd1819ead63">dtct</a>                         : 2;
<a name="l04297"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a6cb517284499bb40abcb7b96bd9ff677">04297</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a6cb517284499bb40abcb7b96bd9ff677">insrtextrfsbodi</a>              : 1;
<a name="l04298"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a55f193a5a41f46420f04921cd84e54b6">04298</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a55f193a5a41f46420f04921cd84e54b6">extcapsupten</a>                 : 1;
<a name="l04299"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a0f83dae7ddc7f4bb9708e412dcf6be42">04299</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a0f83dae7ddc7f4bb9708e412dcf6be42">enoverlapchk</a>                 : 1;
<a name="l04300"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#acad8c20ed0d83197e1adc935fb1fa50e">04300</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#acad8c20ed0d83197e1adc935fb1fa50e">reserved_14_14</a>               : 1;
<a name="l04301"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#af0e5da153eebb702d1ff3f2ca1d27319">04301</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#af0e5da153eebb702d1ff3f2ca1d27319">cmdevaddr</a>                    : 1;
<a name="l04302"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#ac2efb74bc4694532382a7cf7ba3ca43a">04302</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#ac2efb74bc4694532382a7cf7ba3ca43a">resbwhseps</a>                   : 1;
<a name="l04303"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#af2fda21bc2f420f7827a8198a2961182">04303</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#af2fda21bc2f420f7827a8198a2961182">sprsctrltransen</a>              : 1;
<a name="l04304"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a7533d9c072eb2e4c288a21916b9218d5">04304</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a7533d9c072eb2e4c288a21916b9218d5">psqextrressp</a>                 : 3;
<a name="l04305"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a89e126263e491dce983d6ff99c6bf99c">04305</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a89e126263e491dce983d6ff99c6bf99c">noextrdl</a>                     : 1;
<a name="l04306"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a77815e046b57b6bafa6b2f70993f3a62">04306</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__s.html#a77815e046b57b6bafa6b2f70993f3a62">refclkper</a>                    : 10;
<a name="l04307"></a>04307 <span class="preprocessor">#endif</span>
<a name="l04308"></a>04308 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html#a923804f847c86effa4a9ef12a14cd959">s</a>;
<a name="l04309"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html">04309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html">cvmx_usbdrdx_uahc_guctl_cn70xx</a> {
<a name="l04310"></a>04310 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04311"></a>04311 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a1e5a3189eec895c32f2b8c66f15cdfc6">refclkper</a>                    : 10; <span class="comment">/**&lt; Reference-clock period. Indicates (in terms of ns) the period of REF_CLK. The default</span>
<a name="l04312"></a>04312 <span class="comment">                                                         value is set to 0x8</span>
<a name="l04313"></a>04313 <span class="comment">                                                         (8 ns/125 MHz). This field must be updated during power on initialization if</span>
<a name="l04314"></a>04314 <span class="comment">                                                         USBDRD()_UAHC_GCTL[SOFITPSYNC] = 1 or USBDRD()_UAHC_GFLADJ [GFLADJ_REFCLK_LPM_SEL] = 1.</span>
<a name="l04315"></a>04315 <span class="comment">                                                         The</span>
<a name="l04316"></a>04316 <span class="comment">                                                         programmable maximum value 62 ns, and the minimum value is 8 ns. You use a reference clock</span>
<a name="l04317"></a>04317 <span class="comment">                                                         with a period that is a integer multiple, so that ITP can meet the jitter margin of 32 ns.</span>
<a name="l04318"></a>04318 <span class="comment">                                                         The allowable REF_CLK frequencies whose period is not integer multiples are</span>
<a name="l04319"></a>04319 <span class="comment">                                                         16/17/19.2/24/39.7 MHz.</span>
<a name="l04320"></a>04320 <span class="comment">                                                         This field should not be set to 0x0 at any time. If you do not plan to use this feature,</span>
<a name="l04321"></a>04321 <span class="comment">                                                         then you need to set this field to 0x8, the default value. */</span>
<a name="l04322"></a>04322     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a2634648ecb46cba78d981ae6efbdaf7f">noextrdl</a>                     : 1;  <span class="comment">/**&lt; No extra delay between SOF and the first packet.</span>
<a name="l04323"></a>04323 <span class="comment">                                                         Some high-speed devices misbehave when the host sends a packet immediately after an SOF.</span>
<a name="l04324"></a>04324 <span class="comment">                                                         However, adding an extra delay between an SOF and the first packet can reduce the USB data</span>
<a name="l04325"></a>04325 <span class="comment">                                                         rate and performance.</span>
<a name="l04326"></a>04326 <span class="comment">                                                         This bit is used to control whether the host should wait for 2 us before it sends the</span>
<a name="l04327"></a>04327 <span class="comment">                                                         first packet after a SOF, or not. You can set this bit to 1 to improve the performance if</span>
<a name="l04328"></a>04328 <span class="comment">                                                         those problematic devices are not a concern in your host environment.</span>
<a name="l04329"></a>04329 <span class="comment">                                                         0 = host waits for 2 us after an SOF before it sends the first USB packet.</span>
<a name="l04330"></a>04330 <span class="comment">                                                         1 = host does not wait after an SOF before it sends the first USB packet. */</span>
<a name="l04331"></a>04331     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a6ec2671db8278fad525358860bcc6d33">psqextrressp</a>                 : 3;  <span class="comment">/**&lt; PSQ extra reserved space. This is a debug feature, and is not intended for normal usage.</span>
<a name="l04332"></a>04332 <span class="comment">                                                         This parameter specifies how much additional space in the PSQ (protocol-status queue) must</span>
<a name="l04333"></a>04333 <span class="comment">                                                         be reserved before the U3PTL initiates a new USB transaction and burst beats. */</span>
<a name="l04334"></a>04334     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a83ce7e8a82959f8fcf50ea48506f7f08">sprsctrltransen</a>              : 1;  <span class="comment">/**&lt; Sparse control transaction enable. Some devices are slow in responding to control</span>
<a name="l04335"></a>04335 <span class="comment">                                                         transfers. Scheduling multiple transactions in one microframe/frame can cause these</span>
<a name="l04336"></a>04336 <span class="comment">                                                         devices to misbehave. If this bit is set to 1, the host controller schedules transactions</span>
<a name="l04337"></a>04337 <span class="comment">                                                         for a control transfer in different microframes/frames. */</span>
<a name="l04338"></a>04338     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a849228c5d16547ac090d3316ff319e84">resbwhseps</a>                   : 1;  <span class="comment">/**&lt; Reserving 85% bandwidth for high-speed periodic EPs. By default, host controller reserves</span>
<a name="l04339"></a>04339 <span class="comment">                                                         80% of the bandwidth for periodic EPs. If this bit is set, the bandwidth is relaxed to 85%</span>
<a name="l04340"></a>04340 <span class="comment">                                                         to accommodate two high-speed, high-bandwidth ISOC EPs.</span>
<a name="l04341"></a>04341 <span class="comment">                                                         USB 2.0 required 80% bandwidth allocated for ISOC traffic. If two high bandwidth ISOC</span>
<a name="l04342"></a>04342 <span class="comment">                                                         devices (HD webcams) are connected, and if each requires 1024-bytes * 3 packets per</span>
<a name="l04343"></a>04343 <span class="comment">                                                         microframe, then the bandwidth required is around 82%. If this bit is set to 1, it is</span>
<a name="l04344"></a>04344 <span class="comment">                                                         possible to connect two webcams of 1024 bytes * 3 payload per microframe each. Otherwise,</span>
<a name="l04345"></a>04345 <span class="comment">                                                         you may have to reduce the resolution of the webcams. */</span>
<a name="l04346"></a>04346     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#af4043d1808caece8d98f0f96f8855ab9">cmdevaddr</a>                    : 1;  <span class="comment">/**&lt; Compliance mode for device address. When set to 1, slot ID can have different value than</span>
<a name="l04347"></a>04347 <span class="comment">                                                         device address if max_slot_enabled &lt; 128.</span>
<a name="l04348"></a>04348 <span class="comment">                                                         0 = Device address is equal to slot ID.</span>
<a name="l04349"></a>04349 <span class="comment">                                                         1 = Increment device address on each address device command.</span>
<a name="l04350"></a>04350 <span class="comment">                                                         The xHCI compliance requires this bit to be set to 1. The 0 mode is for debug purpose</span>
<a name="l04351"></a>04351 <span class="comment">                                                         only. This allows you to easily identify a device connected to a port in the Lecroy or</span>
<a name="l04352"></a>04352 <span class="comment">                                                         Eliisys trace during hardware debug.</span>
<a name="l04353"></a>04353 <span class="comment">                                                         This bit is used in host mode only. */</span>
<a name="l04354"></a>04354     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a8e4b4e41e750edb993f10e7f1103fa8f">usbhstinautoretryen</a>          : 1;  <span class="comment">/**&lt; Host IN auto-retry enable. When set, this field enables the auto-retry feature. For IN</span>
<a name="l04355"></a>04355 <span class="comment">                                                         transfers (non-isochronous) that encounter data packets with CRC errors or internal</span>
<a name="l04356"></a>04356 <span class="comment">                                                         overrun scenarios, the auto-retry feature causes the host core to reply to the device with</span>
<a name="l04357"></a>04357 <span class="comment">                                                         a non-terminating retry ACK (i.e. an ACK transaction packet with Retry = 1 and NumP != 0).</span>
<a name="l04358"></a>04358 <span class="comment">                                                         If the auto-retry feature is disabled (default), the core responds with a terminating</span>
<a name="l04359"></a>04359 <span class="comment">                                                         retry ACK (i.e. an ACK transaction packet with Retry = 1 and NumP = 0). */</span>
<a name="l04360"></a>04360     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#ab3be08fd2fca465a5cfae9700f48beb4">enoverlapchk</a>                 : 1;  <span class="comment">/**&lt; Enable check for LFPS overlap during remote Ux Exit. If this bit is set to:</span>
<a name="l04361"></a>04361 <span class="comment">                                                         0 = When the link exists U1/U2/U3 because of a remote exit, it does not look for an LFPS</span>
<a name="l04362"></a>04362 <span class="comment">                                                         overlap.</span>
<a name="l04363"></a>04363 <span class="comment">                                                         1 = The SuperSpeed link, when exiting U1/U2/U3, waits for either the remote link LFPS or</span>
<a name="l04364"></a>04364 <span class="comment">                                                         TS1/TS2 training symbols before it confirms that the LFPS handshake is complete. This is</span>
<a name="l04365"></a>04365 <span class="comment">                                                         done to handle the case where the LFPS glitch causes the link to start exiting from the</span>
<a name="l04366"></a>04366 <span class="comment">                                                         low power state. Looking for the LFPS overlap makes sure that the link partner also sees</span>
<a name="l04367"></a>04367 <span class="comment">                                                         the LFPS. */</span>
<a name="l04368"></a>04368     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a100e1d918568be33dd9c936dcc75119b">extcapsupten</a>                 : 1;  <span class="comment">/**&lt; External extended capability support enable. If disabled, a read</span>
<a name="l04369"></a>04369 <span class="comment">                                                         USBDRD()_UAHC_SUPTPRT3_DW0</span>
<a name="l04370"></a>04370 <span class="comment">                                                         [NEXTCAPPTR] returns 0 in the next capability pointer field. This indicates there are no</span>
<a name="l04371"></a>04371 <span class="comment">                                                         more capabilities. If enabled, a read to USBDRD()_UAHC_SUPTPRT3_DW0[NEXTCAPPTR] returns 4</span>
<a name="l04372"></a>04372 <span class="comment">                                                         in</span>
<a name="l04373"></a>04373 <span class="comment">                                                         the</span>
<a name="l04374"></a>04374 <span class="comment">                                                         next capability pointer field.</span>
<a name="l04375"></a>04375 <span class="comment">                                                         Always set to 0x0. */</span>
<a name="l04376"></a>04376     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a43ee213f5120327be4e2581038bf416f">insrtextrfsbodi</a>              : 1;  <span class="comment">/**&lt; Insert extra delay between full-speed bulk OUT transactions. Some full-speed devices are</span>
<a name="l04377"></a>04377 <span class="comment">                                                         slow to receive bulk OUT data and can get stuck when there are consecutive bulk OUT</span>
<a name="l04378"></a>04378 <span class="comment">                                                         transactions with short inter-transaction delays. This bit is used to control whether the</span>
<a name="l04379"></a>04379 <span class="comment">                                                         host inserts extra delay between consecutive bulk OUT transactions to a full-speed</span>
<a name="l04380"></a>04380 <span class="comment">                                                         endpoint.</span>
<a name="l04381"></a>04381 <span class="comment">                                                         0 = Host does not insert extra delay.</span>
<a name="l04382"></a>04382 <span class="comment">                                                         Setting this bit to 1 reduces the bulk OUT transfer performance for most of the full-speed</span>
<a name="l04383"></a>04383 <span class="comment">                                                         devices.</span>
<a name="l04384"></a>04384 <span class="comment">                                                         1 = Host inserts about 12 us extra delay between consecutive bulk OUT transactions to an</span>
<a name="l04385"></a>04385 <span class="comment">                                                         full-speed endpoint to work around the device issue. */</span>
<a name="l04386"></a>04386     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#aa1bc3953972d0971500e3d8e9ece73f8">dtct</a>                         : 2;  <span class="comment">/**&lt; Device timeout coarse tuning. This field determines how long the host waits for a response</span>
<a name="l04387"></a>04387 <span class="comment">                                                         from device before considering a timeout.</span>
<a name="l04388"></a>04388 <span class="comment">                                                         The core first checks the DTCT value. If it is 0, then the timeout value is defined by the</span>
<a name="l04389"></a>04389 <span class="comment">                                                         DTFT. If it is non-zero, then it uses the following timeout values:</span>
<a name="l04390"></a>04390 <span class="comment">                                                         0x0 = 0 us; use DTFT value instead.</span>
<a name="l04391"></a>04391 <span class="comment">                                                         0x1 = 500 us.</span>
<a name="l04392"></a>04392 <span class="comment">                                                         0x2 = 1.5 ms.</span>
<a name="l04393"></a>04393 <span class="comment">                                                         0x3 = 6.5 ms. */</span>
<a name="l04394"></a>04394     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a480a525ed4107d04595d4cede4582d8b">dtft</a>                         : 9;  <span class="comment">/**&lt; Device timeout fine tuning. This field determines how long the host waits for a response</span>
<a name="l04395"></a>04395 <span class="comment">                                                         from a device before considering a timeout. For [DTFT] to take effect, [DTCT] must be set</span>
<a name="l04396"></a>04396 <span class="comment">                                                         to</span>
<a name="l04397"></a>04397 <span class="comment">                                                         0x0.</span>
<a name="l04398"></a>04398 <span class="comment">                                                         The [DTFT] value specifies the number of 125 MHz clock cycles * 256 to count before</span>
<a name="l04399"></a>04399 <span class="comment">                                                         considering a device timeout. For the 125 MHz clock cycles (8 ns period), this is</span>
<a name="l04400"></a>04400 <span class="comment">                                                         calculated as follows:</span>
<a name="l04401"></a>04401 <span class="comment">                                                         _ [DTFT value] * 256 * 8 (ns)</span>
<a name="l04402"></a>04402 <span class="comment">                                                         0x2 = 2 * 256 * 8 -&gt; 4 us.</span>
<a name="l04403"></a>04403 <span class="comment">                                                         0x5 = 5 * 256 * 8 -&gt; 10 us.</span>
<a name="l04404"></a>04404 <span class="comment">                                                         0xA = 10 * 256 * 8 -&gt; 20 us.</span>
<a name="l04405"></a>04405 <span class="comment">                                                         0x10 = 16 * 256 * 8 -&gt; 32 us.</span>
<a name="l04406"></a>04406 <span class="comment">                                                         0x19 = 25 * 256 * 8 -&gt; 51 us.</span>
<a name="l04407"></a>04407 <span class="comment">                                                         0x31 = 49 * 256 * 8 -&gt; 100 us.</span>
<a name="l04408"></a>04408 <span class="comment">                                                         0x62 = 98 * 256 * 8 -&gt; 200 us. */</span>
<a name="l04409"></a>04409 <span class="preprocessor">#else</span>
<a name="l04410"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a480a525ed4107d04595d4cede4582d8b">04410</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a480a525ed4107d04595d4cede4582d8b">dtft</a>                         : 9;
<a name="l04411"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#aa1bc3953972d0971500e3d8e9ece73f8">04411</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#aa1bc3953972d0971500e3d8e9ece73f8">dtct</a>                         : 2;
<a name="l04412"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a43ee213f5120327be4e2581038bf416f">04412</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a43ee213f5120327be4e2581038bf416f">insrtextrfsbodi</a>              : 1;
<a name="l04413"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a100e1d918568be33dd9c936dcc75119b">04413</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a100e1d918568be33dd9c936dcc75119b">extcapsupten</a>                 : 1;
<a name="l04414"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#ab3be08fd2fca465a5cfae9700f48beb4">04414</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#ab3be08fd2fca465a5cfae9700f48beb4">enoverlapchk</a>                 : 1;
<a name="l04415"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a8e4b4e41e750edb993f10e7f1103fa8f">04415</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a8e4b4e41e750edb993f10e7f1103fa8f">usbhstinautoretryen</a>          : 1;
<a name="l04416"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#af4043d1808caece8d98f0f96f8855ab9">04416</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#af4043d1808caece8d98f0f96f8855ab9">cmdevaddr</a>                    : 1;
<a name="l04417"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a849228c5d16547ac090d3316ff319e84">04417</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a849228c5d16547ac090d3316ff319e84">resbwhseps</a>                   : 1;
<a name="l04418"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a83ce7e8a82959f8fcf50ea48506f7f08">04418</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a83ce7e8a82959f8fcf50ea48506f7f08">sprsctrltransen</a>              : 1;
<a name="l04419"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a6ec2671db8278fad525358860bcc6d33">04419</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a6ec2671db8278fad525358860bcc6d33">psqextrressp</a>                 : 3;
<a name="l04420"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a2634648ecb46cba78d981ae6efbdaf7f">04420</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a2634648ecb46cba78d981ae6efbdaf7f">noextrdl</a>                     : 1;
<a name="l04421"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a1e5a3189eec895c32f2b8c66f15cdfc6">04421</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html#a1e5a3189eec895c32f2b8c66f15cdfc6">refclkper</a>                    : 10;
<a name="l04422"></a>04422 <span class="preprocessor">#endif</span>
<a name="l04423"></a>04423 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html#a8a8ac5b67453cfcdadf25963ecce4a62">cn70xx</a>;
<a name="l04424"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html#a7a5098bee984614f4af1cd18a00b0ca1">04424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn70xx.html">cvmx_usbdrdx_uahc_guctl_cn70xx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html#a7a5098bee984614f4af1cd18a00b0ca1">cn70xxp1</a>;
<a name="l04425"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html">04425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html">cvmx_usbdrdx_uahc_guctl_cn73xx</a> {
<a name="l04426"></a>04426 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04427"></a>04427 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a0a35c8186d8b4f0454e8d69167f44b6f">refclkper</a>                    : 10; <span class="comment">/**&lt; Reference-clock period. Indicates (in terms of ns) the period of REF_CLK. The default</span>
<a name="l04428"></a>04428 <span class="comment">                                                         value is set to 0x8</span>
<a name="l04429"></a>04429 <span class="comment">                                                         (8 ns/125 MHz). This field must be updated during power on initialization if</span>
<a name="l04430"></a>04430 <span class="comment">                                                         USBDRD()_UAHC_GCTL[SOFITPSYNC] = 1 or USBDRD()_UAHC_GFLADJ [GFLADJ_REFCLK_LPM_SEL] = 1.</span>
<a name="l04431"></a>04431 <span class="comment">                                                         The</span>
<a name="l04432"></a>04432 <span class="comment">                                                         programmable maximum value 62 ns, and the minimum value is 8 ns. You use a reference clock</span>
<a name="l04433"></a>04433 <span class="comment">                                                         with a period that is a integer multiple, so that ITP can meet the jitter margin of 32 ns.</span>
<a name="l04434"></a>04434 <span class="comment">                                                         The allowable REF_CLK frequencies whose period is not integer multiples are</span>
<a name="l04435"></a>04435 <span class="comment">                                                         16/17/19.2/24/39.7 MHz.</span>
<a name="l04436"></a>04436 <span class="comment">                                                         This field should not be set to 0x0 at any time. If you do not plan to use this feature,</span>
<a name="l04437"></a>04437 <span class="comment">                                                         then you need to set this field to 0x8, the default value. */</span>
<a name="l04438"></a>04438     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a7493df8ef96ac0d03e3007464457e582">noextrdl</a>                     : 1;  <span class="comment">/**&lt; No extra delay between SOF and the first packet.</span>
<a name="l04439"></a>04439 <span class="comment">                                                         Some high-speed devices misbehave when the host sends a packet immediately after an SOF.</span>
<a name="l04440"></a>04440 <span class="comment">                                                         However, adding an extra delay between an SOF and the first packet can reduce the USB data</span>
<a name="l04441"></a>04441 <span class="comment">                                                         rate and performance.</span>
<a name="l04442"></a>04442 <span class="comment">                                                         This bit is used to control whether the host should wait for 2 us before it sends the</span>
<a name="l04443"></a>04443 <span class="comment">                                                         first packet after a SOF, or not. You can set this bit to 1 to improve the performance if</span>
<a name="l04444"></a>04444 <span class="comment">                                                         those problematic devices are not a concern in your host environment.</span>
<a name="l04445"></a>04445 <span class="comment">                                                         0 = host waits for 2 us after an SOF before it sends the first USB packet.</span>
<a name="l04446"></a>04446 <span class="comment">                                                         1 = host does not wait after an SOF before it sends the first USB packet. */</span>
<a name="l04447"></a>04447     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a1e61c291e633599ff10a217bdeeace92">psqextrressp</a>                 : 3;  <span class="comment">/**&lt; PSQ extra reserved space. This is a debug feature, and is not intended for normal usage.</span>
<a name="l04448"></a>04448 <span class="comment">                                                         This parameter specifies how much additional space in the PSQ (protocol-status queue) must</span>
<a name="l04449"></a>04449 <span class="comment">                                                         be reserved before the U3PTL initiates a new USB transaction and burst beats. */</span>
<a name="l04450"></a>04450     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#adb5bcc322b7a13f98e360a7652aaf32c">sprsctrltransen</a>              : 1;  <span class="comment">/**&lt; Sparse control transaction enable. Some devices are slow in responding to control</span>
<a name="l04451"></a>04451 <span class="comment">                                                         transfers. Scheduling multiple transactions in one microframe/frame can cause these</span>
<a name="l04452"></a>04452 <span class="comment">                                                         devices to misbehave. If this bit is set to 1, the host controller schedules transactions</span>
<a name="l04453"></a>04453 <span class="comment">                                                         for a control transfer in different microframes/frames. */</span>
<a name="l04454"></a>04454     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#adbe8d205016d91e2067f5a22e633ae02">resbwhseps</a>                   : 1;  <span class="comment">/**&lt; Reserving 85% bandwidth for high-speed periodic EPs. By default, host controller reserves</span>
<a name="l04455"></a>04455 <span class="comment">                                                         80% of the bandwidth for periodic EPs. If this bit is set, the bandwidth is relaxed to 85%</span>
<a name="l04456"></a>04456 <span class="comment">                                                         to accommodate two high-speed, high-bandwidth ISOC EPs.</span>
<a name="l04457"></a>04457 <span class="comment">                                                         USB 2.0 required 80% bandwidth allocated for ISOC traffic. If two high bandwidth ISOC</span>
<a name="l04458"></a>04458 <span class="comment">                                                         devices (HD webcams) are connected, and if each requires 1024-bytes * 3 packets per</span>
<a name="l04459"></a>04459 <span class="comment">                                                         microframe, then the bandwidth required is around 82%. If this bit is set to 1, it is</span>
<a name="l04460"></a>04460 <span class="comment">                                                         possible to connect two webcams of 1024 bytes * 3 payload per microframe each. Otherwise,</span>
<a name="l04461"></a>04461 <span class="comment">                                                         you may have to reduce the resolution of the webcams. */</span>
<a name="l04462"></a>04462     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a93b61092c7a12a218db9eda4318bc150">cmdevaddr</a>                    : 1;  <span class="comment">/**&lt; Compliance mode for device address. When set to 1, slot ID can have different value than</span>
<a name="l04463"></a>04463 <span class="comment">                                                         device address if max_slot_enabled &lt; 128.</span>
<a name="l04464"></a>04464 <span class="comment">                                                         0 = Device address is equal to slot ID.</span>
<a name="l04465"></a>04465 <span class="comment">                                                         1 = Increment device address on each address device command.</span>
<a name="l04466"></a>04466 <span class="comment">                                                         The xHCI compliance requires this bit to be set to 1. The 0 mode is for debug purpose</span>
<a name="l04467"></a>04467 <span class="comment">                                                         only. This allows you to easily identify a device connected to a port in the Lecroy or</span>
<a name="l04468"></a>04468 <span class="comment">                                                         Eliisys trace during hardware debug.</span>
<a name="l04469"></a>04469 <span class="comment">                                                         This bit is used in host mode only. */</span>
<a name="l04470"></a>04470     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#af4b202ca042b9095db60b4bbcb70dec2">usbdrdstinautoretryen</a>        : 1;  <span class="comment">/**&lt; Host IN auto-retry enable. When set, this field enables the auto-retry feature. For IN</span>
<a name="l04471"></a>04471 <span class="comment">                                                         transfers (non-isochronous) that encounter data packets with CRC errors or internal</span>
<a name="l04472"></a>04472 <span class="comment">                                                         overrun scenarios, the auto-retry feature causes the host core to reply to the device with</span>
<a name="l04473"></a>04473 <span class="comment">                                                         a non-terminating retry ACK (i.e. an ACK transaction packet with Retry = 1 and NumP != 0).</span>
<a name="l04474"></a>04474 <span class="comment">                                                         If the auto-retry feature is disabled (default), the core responds with a terminating</span>
<a name="l04475"></a>04475 <span class="comment">                                                         retry ACK (i.e. an ACK transaction packet with Retry = 1 and NumP = 0). */</span>
<a name="l04476"></a>04476     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a5b23c0fb97029d42bb4ced2aeb2ee0a6">enoverlapchk</a>                 : 1;  <span class="comment">/**&lt; Enable check for LFPS overlap during remote Ux Exit. If this bit is set to:</span>
<a name="l04477"></a>04477 <span class="comment">                                                         0 = When the link exists U1/U2/U3 because of a remote exit, it does not look for an LFPS</span>
<a name="l04478"></a>04478 <span class="comment">                                                         overlap.</span>
<a name="l04479"></a>04479 <span class="comment">                                                         1 = The SuperSpeed link, when exiting U1/U2/U3, waits for either the remote link LFPS or</span>
<a name="l04480"></a>04480 <span class="comment">                                                         TS1/TS2 training symbols before it confirms that the LFPS handshake is complete. This is</span>
<a name="l04481"></a>04481 <span class="comment">                                                         done to handle the case where the LFPS glitch causes the link to start exiting from the</span>
<a name="l04482"></a>04482 <span class="comment">                                                         low power state. Looking for the LFPS overlap makes sure that the link partner also sees</span>
<a name="l04483"></a>04483 <span class="comment">                                                         the LFPS. */</span>
<a name="l04484"></a>04484     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#ac822457c96e952a8b7bbd3e4f4ff3a6c">extcapsupten</a>                 : 1;  <span class="comment">/**&lt; External extended capability support enable. If disabled, a read</span>
<a name="l04485"></a>04485 <span class="comment">                                                         USBDRD()_UAHC_SUPTPRT3_DW0</span>
<a name="l04486"></a>04486 <span class="comment">                                                         [NEXTCAPPTR] returns 0 in the next capability pointer field. This indicates there are no</span>
<a name="l04487"></a>04487 <span class="comment">                                                         more capabilities. If enabled, a read to USBDRD()_UAHC_SUPTPRT3_DW0[NEXTCAPPTR] returns 4</span>
<a name="l04488"></a>04488 <span class="comment">                                                         in</span>
<a name="l04489"></a>04489 <span class="comment">                                                         the</span>
<a name="l04490"></a>04490 <span class="comment">                                                         next capability pointer field.</span>
<a name="l04491"></a>04491 <span class="comment">                                                         Always set to 0x0. */</span>
<a name="l04492"></a>04492     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#ac457dd09e3f584eb66d5fb8712ac42dc">insrtextrfsbodi</a>              : 1;  <span class="comment">/**&lt; Insert extra delay between full-speed bulk OUT transactions. Some full-speed devices are</span>
<a name="l04493"></a>04493 <span class="comment">                                                         slow to receive bulk OUT data and can get stuck when there are consecutive bulk OUT</span>
<a name="l04494"></a>04494 <span class="comment">                                                         transactions with short inter-transaction delays. This bit is used to control whether the</span>
<a name="l04495"></a>04495 <span class="comment">                                                         host inserts extra delay between consecutive bulk OUT transactions to a full-speed</span>
<a name="l04496"></a>04496 <span class="comment">                                                         endpoint.</span>
<a name="l04497"></a>04497 <span class="comment">                                                         0 = Host does not insert extra delay.</span>
<a name="l04498"></a>04498 <span class="comment">                                                         Setting this bit to 1 reduces the bulk OUT transfer performance for most of the full-speed</span>
<a name="l04499"></a>04499 <span class="comment">                                                         devices.</span>
<a name="l04500"></a>04500 <span class="comment">                                                         1 = Host inserts about 12 us extra delay between consecutive bulk OUT transactions to an</span>
<a name="l04501"></a>04501 <span class="comment">                                                         full-speed endpoint to work around the device issue. */</span>
<a name="l04502"></a>04502     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a0b635257d04d8d4518f92c2c75129c4f">dtct</a>                         : 2;  <span class="comment">/**&lt; Device timeout coarse tuning. This field determines how long the host waits for a response</span>
<a name="l04503"></a>04503 <span class="comment">                                                         from device before considering a timeout.</span>
<a name="l04504"></a>04504 <span class="comment">                                                         The core first checks the [DTCT] value. If it is 0, then the timeout value is defined by</span>
<a name="l04505"></a>04505 <span class="comment">                                                         the</span>
<a name="l04506"></a>04506 <span class="comment">                                                         [DTFT]. If it is nonzero, then it uses the following timeout values:</span>
<a name="l04507"></a>04507 <span class="comment">                                                         0x0 = 0 us; use [DTFT] value instead.</span>
<a name="l04508"></a>04508 <span class="comment">                                                         0x1 = 500 us.</span>
<a name="l04509"></a>04509 <span class="comment">                                                         0x2 = 1.5 ms.</span>
<a name="l04510"></a>04510 <span class="comment">                                                         0x3 = 6.5 ms. */</span>
<a name="l04511"></a>04511     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#ac36db556130414b915bcfb5227493a8e">dtft</a>                         : 9;  <span class="comment">/**&lt; Device timeout fine tuning. This field determines how long the host waits for a response</span>
<a name="l04512"></a>04512 <span class="comment">                                                         from a device before considering a timeout. For [DTFT] to take effect, [DTCT] must be set</span>
<a name="l04513"></a>04513 <span class="comment">                                                         to</span>
<a name="l04514"></a>04514 <span class="comment">                                                         0x0.</span>
<a name="l04515"></a>04515 <span class="comment">                                                         The [DTFT] value specifies the number of 125 MHz clock cycles * 256 to count before</span>
<a name="l04516"></a>04516 <span class="comment">                                                         considering a device timeout. For the 125 MHz clock cycles (8 ns period), this is</span>
<a name="l04517"></a>04517 <span class="comment">                                                         calculated as follows:</span>
<a name="l04518"></a>04518 <span class="comment">                                                         _ [DTFT value] * 256 * 8 (ns)</span>
<a name="l04519"></a>04519 <span class="comment">                                                         0x2 = 2 * 256 * 8 -&gt; 4 us.</span>
<a name="l04520"></a>04520 <span class="comment">                                                         0x5 = 5 * 256 * 8 -&gt; 10 us.</span>
<a name="l04521"></a>04521 <span class="comment">                                                         0xA = 10 * 256 * 8 -&gt; 20 us.</span>
<a name="l04522"></a>04522 <span class="comment">                                                         0x10 = 16 * 256 * 8 -&gt; 32 us.</span>
<a name="l04523"></a>04523 <span class="comment">                                                         0x19 = 25 * 256 * 8 -&gt; 51 us.</span>
<a name="l04524"></a>04524 <span class="comment">                                                         0x31 = 49 * 256 * 8 -&gt; 100 us.</span>
<a name="l04525"></a>04525 <span class="comment">                                                         0x62 = 98 * 256 * 8 -&gt; 200 us. */</span>
<a name="l04526"></a>04526 <span class="preprocessor">#else</span>
<a name="l04527"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#ac36db556130414b915bcfb5227493a8e">04527</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#ac36db556130414b915bcfb5227493a8e">dtft</a>                         : 9;
<a name="l04528"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a0b635257d04d8d4518f92c2c75129c4f">04528</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a0b635257d04d8d4518f92c2c75129c4f">dtct</a>                         : 2;
<a name="l04529"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#ac457dd09e3f584eb66d5fb8712ac42dc">04529</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#ac457dd09e3f584eb66d5fb8712ac42dc">insrtextrfsbodi</a>              : 1;
<a name="l04530"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#ac822457c96e952a8b7bbd3e4f4ff3a6c">04530</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#ac822457c96e952a8b7bbd3e4f4ff3a6c">extcapsupten</a>                 : 1;
<a name="l04531"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a5b23c0fb97029d42bb4ced2aeb2ee0a6">04531</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a5b23c0fb97029d42bb4ced2aeb2ee0a6">enoverlapchk</a>                 : 1;
<a name="l04532"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#af4b202ca042b9095db60b4bbcb70dec2">04532</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#af4b202ca042b9095db60b4bbcb70dec2">usbdrdstinautoretryen</a>        : 1;
<a name="l04533"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a93b61092c7a12a218db9eda4318bc150">04533</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a93b61092c7a12a218db9eda4318bc150">cmdevaddr</a>                    : 1;
<a name="l04534"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#adbe8d205016d91e2067f5a22e633ae02">04534</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#adbe8d205016d91e2067f5a22e633ae02">resbwhseps</a>                   : 1;
<a name="l04535"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#adb5bcc322b7a13f98e360a7652aaf32c">04535</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#adb5bcc322b7a13f98e360a7652aaf32c">sprsctrltransen</a>              : 1;
<a name="l04536"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a1e61c291e633599ff10a217bdeeace92">04536</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a1e61c291e633599ff10a217bdeeace92">psqextrressp</a>                 : 3;
<a name="l04537"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a7493df8ef96ac0d03e3007464457e582">04537</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a7493df8ef96ac0d03e3007464457e582">noextrdl</a>                     : 1;
<a name="l04538"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a0a35c8186d8b4f0454e8d69167f44b6f">04538</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html#a0a35c8186d8b4f0454e8d69167f44b6f">refclkper</a>                    : 10;
<a name="l04539"></a>04539 <span class="preprocessor">#endif</span>
<a name="l04540"></a>04540 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html#a54930020ef4cb348f29d360a90d3a7b6">cn73xx</a>;
<a name="l04541"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html#a140a1546a84896977cab3e63957c330c">04541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl_1_1cvmx__usbdrdx__uahc__guctl__cn73xx.html">cvmx_usbdrdx_uahc_guctl_cn73xx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html#a140a1546a84896977cab3e63957c330c">cnf75xx</a>;
<a name="l04542"></a>04542 };
<a name="l04543"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8d04464d78c2e20e23987b07b07997b7">04543</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html" title="cvmx_usbdrd::_uahc_guctl">cvmx_usbdrdx_uahc_guctl</a> <a class="code" href="unioncvmx__usbdrdx__uahc__guctl.html" title="cvmx_usbdrd::_uahc_guctl">cvmx_usbdrdx_uahc_guctl_t</a>;
<a name="l04544"></a>04544 <span class="comment"></span>
<a name="l04545"></a>04545 <span class="comment">/**</span>
<a name="l04546"></a>04546 <span class="comment"> * cvmx_usbdrd#_uahc_guctl1</span>
<a name="l04547"></a>04547 <span class="comment"> *</span>
<a name="l04548"></a>04548 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l04549"></a>04549 <span class="comment"> *</span>
<a name="l04550"></a>04550 <span class="comment"> */</span>
<a name="l04551"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html">04551</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html" title="cvmx_usbdrd::_uahc_guctl1">cvmx_usbdrdx_uahc_guctl1</a> {
<a name="l04552"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#ac56cd524a1c22784b34d55ed15e7e510">04552</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#ac56cd524a1c22784b34d55ed15e7e510">u32</a>;
<a name="l04553"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html">04553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html">cvmx_usbdrdx_uahc_guctl1_s</a> {
<a name="l04554"></a>04554 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04555"></a>04555 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html#a38ded6f9a0e317230ba00b671c8258a0">reserved_2_31</a>                : 30;
<a name="l04556"></a>04556     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html#a015ade57b28a05986f4f099e6880ee1d">ovrld_l1_susp_com</a>            : 1;  <span class="comment">/**&lt; Always set to 0. */</span>
<a name="l04557"></a>04557     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html#a81296efa16b5da8322772775c149b125">loa_filter_en</a>                : 1;  <span class="comment">/**&lt; If this bit is set, the USB 2.0 port babble is checked at least three consecutive times</span>
<a name="l04558"></a>04558 <span class="comment">                                                         before the port is disabled. This prevents false triggering of the babble condition when</span>
<a name="l04559"></a>04559 <span class="comment">                                                         using low quality cables.</span>
<a name="l04560"></a>04560 <span class="comment">                                                         This bit is only valid in host mode. */</span>
<a name="l04561"></a>04561 <span class="preprocessor">#else</span>
<a name="l04562"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html#a81296efa16b5da8322772775c149b125">04562</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html#a81296efa16b5da8322772775c149b125">loa_filter_en</a>                : 1;
<a name="l04563"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html#a015ade57b28a05986f4f099e6880ee1d">04563</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html#a015ade57b28a05986f4f099e6880ee1d">ovrld_l1_susp_com</a>            : 1;
<a name="l04564"></a><a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html#a38ded6f9a0e317230ba00b671c8258a0">04564</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html#a38ded6f9a0e317230ba00b671c8258a0">reserved_2_31</a>                : 30;
<a name="l04565"></a>04565 <span class="preprocessor">#endif</span>
<a name="l04566"></a>04566 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#aabf1d1233cf69273e61f161df15c5b63">s</a>;
<a name="l04567"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#a6f438aaf15776144dc669858612b675f">04567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html">cvmx_usbdrdx_uahc_guctl1_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#a6f438aaf15776144dc669858612b675f">cn70xx</a>;
<a name="l04568"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#afb151e9cb067272e40e13aa20f705025">04568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html">cvmx_usbdrdx_uahc_guctl1_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#afb151e9cb067272e40e13aa20f705025">cn70xxp1</a>;
<a name="l04569"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#af0057da49a6af182aba78101aac0ebda">04569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html">cvmx_usbdrdx_uahc_guctl1_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#af0057da49a6af182aba78101aac0ebda">cn73xx</a>;
<a name="l04570"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#add20e6b8c3941b95f1ae85dc146fee67">04570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guctl1_1_1cvmx__usbdrdx__uahc__guctl1__s.html">cvmx_usbdrdx_uahc_guctl1_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html#add20e6b8c3941b95f1ae85dc146fee67">cnf75xx</a>;
<a name="l04571"></a>04571 };
<a name="l04572"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a93b40c015788ac450a62dc3ead32bc55">04572</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html" title="cvmx_usbdrd::_uahc_guctl1">cvmx_usbdrdx_uahc_guctl1</a> <a class="code" href="unioncvmx__usbdrdx__uahc__guctl1.html" title="cvmx_usbdrd::_uahc_guctl1">cvmx_usbdrdx_uahc_guctl1_t</a>;
<a name="l04573"></a>04573 <span class="comment"></span>
<a name="l04574"></a>04574 <span class="comment">/**</span>
<a name="l04575"></a>04575 <span class="comment"> * cvmx_usbdrd#_uahc_guid</span>
<a name="l04576"></a>04576 <span class="comment"> *</span>
<a name="l04577"></a>04577 <span class="comment"> * This is a read/write register containing the User ID. The power-on value for this register is</span>
<a name="l04578"></a>04578 <span class="comment"> * specified as the user identification register. This register can be used in the following</span>
<a name="l04579"></a>04579 <span class="comment"> * ways:</span>
<a name="l04580"></a>04580 <span class="comment"> * * To store the version or revision of your system.</span>
<a name="l04581"></a>04581 <span class="comment"> * * To store hardware configurations that are outside of the core.</span>
<a name="l04582"></a>04582 <span class="comment"> * * As a scratch register.</span>
<a name="l04583"></a>04583 <span class="comment"> *</span>
<a name="l04584"></a>04584 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l04585"></a>04585 <span class="comment"> */</span>
<a name="l04586"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guid.html">04586</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__guid.html" title="cvmx_usbdrd::_uahc_guid">cvmx_usbdrdx_uahc_guid</a> {
<a name="l04587"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#af3a3d4fde08ace0ddf0259ec5e4f7edd">04587</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#af3a3d4fde08ace0ddf0259ec5e4f7edd">u32</a>;
<a name="l04588"></a><a class="code" href="structcvmx__usbdrdx__uahc__guid_1_1cvmx__usbdrdx__uahc__guid__s.html">04588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guid_1_1cvmx__usbdrdx__uahc__guid__s.html">cvmx_usbdrdx_uahc_guid_s</a> {
<a name="l04589"></a>04589 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04590"></a>04590 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guid_1_1cvmx__usbdrdx__uahc__guid__s.html#a6f85343af44130e23f65fbc790e9c875">userid</a>                       : 32; <span class="comment">/**&lt; User ID. Application-programmable ID field. */</span>
<a name="l04591"></a>04591 <span class="preprocessor">#else</span>
<a name="l04592"></a><a class="code" href="structcvmx__usbdrdx__uahc__guid_1_1cvmx__usbdrdx__uahc__guid__s.html#a6f85343af44130e23f65fbc790e9c875">04592</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__guid_1_1cvmx__usbdrdx__uahc__guid__s.html#a6f85343af44130e23f65fbc790e9c875">userid</a>                       : 32;
<a name="l04593"></a>04593 <span class="preprocessor">#endif</span>
<a name="l04594"></a>04594 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#acc178882408e8d2192d27074ae9f46b8">s</a>;
<a name="l04595"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#ac6aa081b5b99d217c55165c360264992">04595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guid_1_1cvmx__usbdrdx__uahc__guid__s.html">cvmx_usbdrdx_uahc_guid_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#ac6aa081b5b99d217c55165c360264992">cn70xx</a>;
<a name="l04596"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#a1422541b0361101745f9cef909bcce9d">04596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guid_1_1cvmx__usbdrdx__uahc__guid__s.html">cvmx_usbdrdx_uahc_guid_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#a1422541b0361101745f9cef909bcce9d">cn70xxp1</a>;
<a name="l04597"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#adc7e12a4bf1576a17716179e9c28e99a">04597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guid_1_1cvmx__usbdrdx__uahc__guid__s.html">cvmx_usbdrdx_uahc_guid_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#adc7e12a4bf1576a17716179e9c28e99a">cn73xx</a>;
<a name="l04598"></a><a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#af0ddecaf8b30324e78b349b64a92d35f">04598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__guid_1_1cvmx__usbdrdx__uahc__guid__s.html">cvmx_usbdrdx_uahc_guid_s</a>       <a class="code" href="unioncvmx__usbdrdx__uahc__guid.html#af0ddecaf8b30324e78b349b64a92d35f">cnf75xx</a>;
<a name="l04599"></a>04599 };
<a name="l04600"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ad366c981a06ce47fad9a8b925994cd75">04600</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__guid.html" title="cvmx_usbdrd::_uahc_guid">cvmx_usbdrdx_uahc_guid</a> <a class="code" href="unioncvmx__usbdrdx__uahc__guid.html" title="cvmx_usbdrd::_uahc_guid">cvmx_usbdrdx_uahc_guid_t</a>;
<a name="l04601"></a>04601 <span class="comment"></span>
<a name="l04602"></a>04602 <span class="comment">/**</span>
<a name="l04603"></a>04603 <span class="comment"> * cvmx_usbdrd#_uahc_gusb2i2cctl#</span>
<a name="l04604"></a>04604 <span class="comment"> *</span>
<a name="l04605"></a>04605 <span class="comment"> * This register is reserved for future use.</span>
<a name="l04606"></a>04606 <span class="comment"> *</span>
<a name="l04607"></a>04607 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].</span>
<a name="l04608"></a>04608 <span class="comment"> */</span>
<a name="l04609"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html">04609</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html" title="cvmx_usbdrd::_uahc_gusb2i2cctl#">cvmx_usbdrdx_uahc_gusb2i2cctlx</a> {
<a name="l04610"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#a2c2079418674c4226114aa1ec325d94a">04610</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#a2c2079418674c4226114aa1ec325d94a">u32</a>;
<a name="l04611"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2i2cctlx_1_1cvmx__usbdrdx__uahc__gusb2i2cctlx__s.html">04611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2i2cctlx_1_1cvmx__usbdrdx__uahc__gusb2i2cctlx__s.html">cvmx_usbdrdx_uahc_gusb2i2cctlx_s</a> {
<a name="l04612"></a>04612 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04613"></a>04613 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2i2cctlx_1_1cvmx__usbdrdx__uahc__gusb2i2cctlx__s.html#ade0a9a73a19b580851016067646370bf">reserved_0_31</a>                : 32;
<a name="l04614"></a>04614 <span class="preprocessor">#else</span>
<a name="l04615"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2i2cctlx_1_1cvmx__usbdrdx__uahc__gusb2i2cctlx__s.html#ade0a9a73a19b580851016067646370bf">04615</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2i2cctlx_1_1cvmx__usbdrdx__uahc__gusb2i2cctlx__s.html#ade0a9a73a19b580851016067646370bf">reserved_0_31</a>                : 32;
<a name="l04616"></a>04616 <span class="preprocessor">#endif</span>
<a name="l04617"></a>04617 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#acf2e71a570e454e1532f57f2babaac2a">s</a>;
<a name="l04618"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#a73e32b77b19c300bcce465a82254f448">04618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2i2cctlx_1_1cvmx__usbdrdx__uahc__gusb2i2cctlx__s.html">cvmx_usbdrdx_uahc_gusb2i2cctlx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#a73e32b77b19c300bcce465a82254f448">cn70xx</a>;
<a name="l04619"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#a16bf8e692853c060eb96ecdf46c2d020">04619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2i2cctlx_1_1cvmx__usbdrdx__uahc__gusb2i2cctlx__s.html">cvmx_usbdrdx_uahc_gusb2i2cctlx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#a16bf8e692853c060eb96ecdf46c2d020">cn70xxp1</a>;
<a name="l04620"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#a532ff8c94c3d7da5fa630e3e99d14aa6">04620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2i2cctlx_1_1cvmx__usbdrdx__uahc__gusb2i2cctlx__s.html">cvmx_usbdrdx_uahc_gusb2i2cctlx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#a532ff8c94c3d7da5fa630e3e99d14aa6">cn73xx</a>;
<a name="l04621"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#ae4a6c147fa318f9e68a4d449c966f9c1">04621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2i2cctlx_1_1cvmx__usbdrdx__uahc__gusb2i2cctlx__s.html">cvmx_usbdrdx_uahc_gusb2i2cctlx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html#ae4a6c147fa318f9e68a4d449c966f9c1">cnf75xx</a>;
<a name="l04622"></a>04622 };
<a name="l04623"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a854162a2c7fef534289f3dd8c72e44bc">04623</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html" title="cvmx_usbdrd::_uahc_gusb2i2cctl#">cvmx_usbdrdx_uahc_gusb2i2cctlx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2i2cctlx.html" title="cvmx_usbdrd::_uahc_gusb2i2cctl#">cvmx_usbdrdx_uahc_gusb2i2cctlx_t</a>;
<a name="l04624"></a>04624 <span class="comment"></span>
<a name="l04625"></a>04625 <span class="comment">/**</span>
<a name="l04626"></a>04626 <span class="comment"> * cvmx_usbdrd#_uahc_gusb2phycfg#</span>
<a name="l04627"></a>04627 <span class="comment"> *</span>
<a name="l04628"></a>04628 <span class="comment"> * This register is used to configure the core after power-on. It contains USB 2.0 and USB 2.0</span>
<a name="l04629"></a>04629 <span class="comment"> * PHY-related configuration parameters. The application must program this register before</span>
<a name="l04630"></a>04630 <span class="comment"> * starting any transactions on either the SoC bus or the USB. Per-port registers are</span>
<a name="l04631"></a>04631 <span class="comment"> * implemented.</span>
<a name="l04632"></a>04632 <span class="comment"> *</span>
<a name="l04633"></a>04633 <span class="comment"> * Do not make changes to this register after the initial programming.</span>
<a name="l04634"></a>04634 <span class="comment"> */</span>
<a name="l04635"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html">04635</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html" title="cvmx_usbdrd::_uahc_gusb2phycfg#">cvmx_usbdrdx_uahc_gusb2phycfgx</a> {
<a name="l04636"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#abbd092e65ca5564895b42788c73f1e66">04636</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#abbd092e65ca5564895b42788c73f1e66">u32</a>;
<a name="l04637"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html">04637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html">cvmx_usbdrdx_uahc_gusb2phycfgx_s</a> {
<a name="l04638"></a>04638 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04639"></a>04639 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a0ce56c71679e903063a04de3865272cf">physoftrst</a>                   : 1;  <span class="comment">/**&lt; PHY soft reset. Causes the usb2phy_reset signal to be asserted to reset a UTMI PHY. */</span>
<a name="l04640"></a>04640     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a48d97630a61d3c8a518da62cb3b215d8">u2_freeclk_exists</a>            : 1;  <span class="comment">/**&lt; Specifies whether your USB 2.0 PHY provides a free-running PHY clock, which is active when</span>
<a name="l04641"></a>04641 <span class="comment">                                                         the clock control input is active. If your USB 2.0 PHY provides a free-running PHY clock,</span>
<a name="l04642"></a>04642 <span class="comment">                                                         it must be connected to the utmi_clk[0] input. The remaining utmi_clk[n] must be connected</span>
<a name="l04643"></a>04643 <span class="comment">                                                         to the respective port clocks. The core uses the Port-0 clock for generating the internal</span>
<a name="l04644"></a>04644 <span class="comment">                                                         mac2 clock.</span>
<a name="l04645"></a>04645 <span class="comment">                                                         0 = USB 2.0 free clock does not exist.</span>
<a name="l04646"></a>04646 <span class="comment">                                                         1 = USB 2.0 free clock exists.</span>
<a name="l04647"></a>04647 <span class="comment">                                                         This field must be set to zero if you enable ITP generation based on the REF_CLK</span>
<a name="l04648"></a>04648 <span class="comment">                                                         counter, USBDRD()_UAHC_GCTL[SOFITPSYNC] = 1, or USBDRD()_UAHC_GFLADJ</span>
<a name="l04649"></a>04649 <span class="comment">                                                         [GFLADJ_REFCLK_LPM_SEL] =</span>
<a name="l04650"></a>04650 <span class="comment">                                                         1. */</span>
<a name="l04651"></a>04651     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#ace09db33d84743383356256fa7a07e32">ulpi_lpm_with_opmode_chk</a>     : 1;  <span class="comment">/**&lt; Support the LPM over ULPI without NOPID token to the ULPI PHY. Always 0x0. */</span>
<a name="l04652"></a>04652     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#aee2da797644110e4b1c2a2fcdeccb426">reserved_19_28</a>               : 10;
<a name="l04653"></a>04653     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a4ca3e54645d41b85e2de2d361feffb8c">ulpiextvbusindicator</a>         : 1;  <span class="comment">/**&lt; Reserved (unused in this configuration). */</span>
<a name="l04654"></a>04654     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a126d0e6ff39ab9c21b0fb8478e762f72">ulpiextvbusdrv</a>               : 1;  <span class="comment">/**&lt; Reserved (unused in this configuration). */</span>
<a name="l04655"></a>04655     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#ab914d47cfcf8baf76d0f7e90ca7d3bb3">ulpiclksusm</a>                  : 1;  <span class="comment">/**&lt; Reserved (unused in this configuration). */</span>
<a name="l04656"></a>04656     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a6c62b58a93245704da61f55a05ed594f">ulpiautores</a>                  : 1;  <span class="comment">/**&lt; Reserved (unused in this configuration). */</span>
<a name="l04657"></a>04657     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#aa7db90758df3f4006e1441c438b5cc59">reserved_14_14</a>               : 1;
<a name="l04658"></a>04658     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a1367d9ecb1fd4a54ef2eb38f46233957">usbtrdtim</a>                    : 4;  <span class="comment">/**&lt; USB 2.0 turnaround time. Sets the turnaround time in PHY clock cycles. Specifies the</span>
<a name="l04659"></a>04659 <span class="comment">                                                         response time for a MAC request to the packet FIFO controller (PFC) to fetch data from the</span>
<a name="l04660"></a>04660 <span class="comment">                                                         DFIFO (SPRAM).</span>
<a name="l04661"></a>04661 <span class="comment">                                                         USB turnaround time is a critical certification criteria when using long cables and five</span>
<a name="l04662"></a>04662 <span class="comment">                                                         hub levels.</span>
<a name="l04663"></a>04663 <span class="comment">                                                         When the MAC interface is 8-bit UTMI+/ULPI, the required values for this field is 0x9. */</span>
<a name="l04664"></a>04664     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#ae6610e07bedd45b62e3e75746232eddb">xcvrdly</a>                      : 1;  <span class="comment">/**&lt; Transceiver delay.</span>
<a name="l04665"></a>04665 <span class="comment">                                                         Enables a delay between the assertion of the UTMI transceiver select signal (for</span>
<a name="l04666"></a>04666 <span class="comment">                                                         HighSpeed) and the assertion of the TxValid signal during a HighSpeed chirp.</span>
<a name="l04667"></a>04667 <span class="comment">                                                         When this bit is set to 1, a delay of approximately 2.5 us is introduced from</span>
<a name="l04668"></a>04668 <span class="comment">                                                         the time when the transceiver select is set to 0x0, to the time when the TxValid</span>
<a name="l04669"></a>04669 <span class="comment">                                                         is driven to 0 for sending the chirp-K. This delay is required for some UTMI PHYs.</span>
<a name="l04670"></a>04670 <span class="comment">                                                         This bit is only valid in device mode. */</span>
<a name="l04671"></a>04671     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a8887d20317d286320989ec97d1e42cec">enblslpm</a>                     : 1;  <span class="comment">/**&lt; Enable utmi_sleep_n and utmi_l1_suspend_n. The application uses this field to control</span>
<a name="l04672"></a>04672 <span class="comment">                                                         utmi_sleep_n and utmi_l1_suspend_n assertion to the PHY in the L1 state.</span>
<a name="l04673"></a>04673 <span class="comment">                                                         0 = utmi_sleep_n and utmi_l1_suspend_n assertion from the core is not transferred to the</span>
<a name="l04674"></a>04674 <span class="comment">                                                         external PHY.</span>
<a name="l04675"></a>04675 <span class="comment">                                                         1 = utmi_sleep_n and utmi_l1_suspend_n assertion from the core is transferred to the</span>
<a name="l04676"></a>04676 <span class="comment">                                                         external PHY.</span>
<a name="l04677"></a>04677 <span class="comment">                                                         When hardware LPM is enabled, this bit should be set high for Port0. */</span>
<a name="l04678"></a>04678     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a0a54981525ec383c4e479c2b7c92274d">physel</a>                       : 1;  <span class="comment">/**&lt; USB 2.0 high-speed PHY or USB 1.1 full-speed serial transceiver select. */</span>
<a name="l04679"></a>04679     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#af73476a81f66376fcca04245d14a16d0">susphy</a>                       : 1;  <span class="comment">/**&lt; Suspend USB2.0 high-speed/full-speed/low-speed PHY. When set, USB2.0 PHY enters suspend</span>
<a name="l04680"></a>04680 <span class="comment">                                                         mode if suspend conditions are valid. */</span>
<a name="l04681"></a>04681     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a4621a631d832b628117382c3731707c5">fsintf</a>                       : 1;  <span class="comment">/**&lt; Full-speed serial-interface select. Always reads as 0x0. */</span>
<a name="l04682"></a>04682     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a168eedae4b04b80f80ded537521482cb">ulpi_utmi_sel</a>                : 1;  <span class="comment">/**&lt; ULPI or UTMI+ select. Always reads as 0x0, indicating UTMI+. */</span>
<a name="l04683"></a>04683     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a6f932e4def10157627b1b22ccff1b7bc">phyif</a>                        : 1;  <span class="comment">/**&lt; PHY interface width: 1 = 16-bit, 0 = 8-bit.</span>
<a name="l04684"></a>04684 <span class="comment">                                                         All the enabled 2.0 ports should have the same clock frequency as Port0 clock frequency</span>
<a name="l04685"></a>04685 <span class="comment">                                                         (utmi_clk[0]).</span>
<a name="l04686"></a>04686 <span class="comment">                                                         The UTMI 8-bit and 16-bit modes cannot be used together for different ports at the same</span>
<a name="l04687"></a>04687 <span class="comment">                                                         time (i.e., all the ports should be in 8-bit mode, or all of them should be in 16-bit</span>
<a name="l04688"></a>04688 <span class="comment">                                                         mode). */</span>
<a name="l04689"></a>04689     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a0b9479362c087279fa0d13785563d440">toutcal</a>                      : 3;  <span class="comment">/**&lt; High-speed/full-speed timeout calibration.</span>
<a name="l04690"></a>04690 <span class="comment">                                                         The number of PHY clock cycles, as indicated by the application in this field, is</span>
<a name="l04691"></a>04691 <span class="comment">                                                         multiplied by a bit-time factor; this factor is added to the high-speed/full-speed</span>
<a name="l04692"></a>04692 <span class="comment">                                                         interpacket timeout duration in the core to account for additional delays introduced by</span>
<a name="l04693"></a>04693 <span class="comment">                                                         the PHY. This might be required, since the delay introduced by the PHY in generating the</span>
<a name="l04694"></a>04694 <span class="comment">                                                         linestate condition can vary among PHYs.</span>
<a name="l04695"></a>04695 <span class="comment">                                                         The USB standard timeout value for high-speed operation is 736 to 816 (inclusive) bit</span>
<a name="l04696"></a>04696 <span class="comment">                                                         times. The USB standard timeout value for full-speed operation is 16 to 18 (inclusive) bit</span>
<a name="l04697"></a>04697 <span class="comment">                                                         times. The application must program this field based on the speed of connection.</span>
<a name="l04698"></a>04698 <span class="comment">                                                         The number of bit times added per PHY clock are:</span>
<a name="l04699"></a>04699 <span class="comment">                                                         * High-speed operation:</span>
<a name="l04700"></a>04700 <span class="comment">                                                         - one 30-MHz PHY clock = 16 bit times.</span>
<a name="l04701"></a>04701 <span class="comment">                                                         - one 60-MHz PHY clock = 8 bit times.</span>
<a name="l04702"></a>04702 <span class="comment">                                                         * Full-speed operation:</span>
<a name="l04703"></a>04703 <span class="comment">                                                         - one 30-MHz PHY clock = 0.4 bit times.</span>
<a name="l04704"></a>04704 <span class="comment">                                                         - one 60-MHz PHY clock = 0.2 bit times.</span>
<a name="l04705"></a>04705 <span class="comment">                                                         - one 48-MHz PHY clock = 0.25 bit times. */</span>
<a name="l04706"></a>04706 <span class="preprocessor">#else</span>
<a name="l04707"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a0b9479362c087279fa0d13785563d440">04707</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a0b9479362c087279fa0d13785563d440">toutcal</a>                      : 3;
<a name="l04708"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a6f932e4def10157627b1b22ccff1b7bc">04708</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a6f932e4def10157627b1b22ccff1b7bc">phyif</a>                        : 1;
<a name="l04709"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a168eedae4b04b80f80ded537521482cb">04709</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a168eedae4b04b80f80ded537521482cb">ulpi_utmi_sel</a>                : 1;
<a name="l04710"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a4621a631d832b628117382c3731707c5">04710</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a4621a631d832b628117382c3731707c5">fsintf</a>                       : 1;
<a name="l04711"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#af73476a81f66376fcca04245d14a16d0">04711</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#af73476a81f66376fcca04245d14a16d0">susphy</a>                       : 1;
<a name="l04712"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a0a54981525ec383c4e479c2b7c92274d">04712</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a0a54981525ec383c4e479c2b7c92274d">physel</a>                       : 1;
<a name="l04713"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a8887d20317d286320989ec97d1e42cec">04713</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a8887d20317d286320989ec97d1e42cec">enblslpm</a>                     : 1;
<a name="l04714"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#ae6610e07bedd45b62e3e75746232eddb">04714</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#ae6610e07bedd45b62e3e75746232eddb">xcvrdly</a>                      : 1;
<a name="l04715"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a1367d9ecb1fd4a54ef2eb38f46233957">04715</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a1367d9ecb1fd4a54ef2eb38f46233957">usbtrdtim</a>                    : 4;
<a name="l04716"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#aa7db90758df3f4006e1441c438b5cc59">04716</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#aa7db90758df3f4006e1441c438b5cc59">reserved_14_14</a>               : 1;
<a name="l04717"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a6c62b58a93245704da61f55a05ed594f">04717</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a6c62b58a93245704da61f55a05ed594f">ulpiautores</a>                  : 1;
<a name="l04718"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#ab914d47cfcf8baf76d0f7e90ca7d3bb3">04718</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#ab914d47cfcf8baf76d0f7e90ca7d3bb3">ulpiclksusm</a>                  : 1;
<a name="l04719"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a126d0e6ff39ab9c21b0fb8478e762f72">04719</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a126d0e6ff39ab9c21b0fb8478e762f72">ulpiextvbusdrv</a>               : 1;
<a name="l04720"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a4ca3e54645d41b85e2de2d361feffb8c">04720</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a4ca3e54645d41b85e2de2d361feffb8c">ulpiextvbusindicator</a>         : 1;
<a name="l04721"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#aee2da797644110e4b1c2a2fcdeccb426">04721</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#aee2da797644110e4b1c2a2fcdeccb426">reserved_19_28</a>               : 10;
<a name="l04722"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#ace09db33d84743383356256fa7a07e32">04722</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#ace09db33d84743383356256fa7a07e32">ulpi_lpm_with_opmode_chk</a>     : 1;
<a name="l04723"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a48d97630a61d3c8a518da62cb3b215d8">04723</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a48d97630a61d3c8a518da62cb3b215d8">u2_freeclk_exists</a>            : 1;
<a name="l04724"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a0ce56c71679e903063a04de3865272cf">04724</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html#a0ce56c71679e903063a04de3865272cf">physoftrst</a>                   : 1;
<a name="l04725"></a>04725 <span class="preprocessor">#endif</span>
<a name="l04726"></a>04726 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#a4f3ef9bece1f73a29b686f457fd4c8eb">s</a>;
<a name="l04727"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#ac686174415943a46c0ea56f3344487ed">04727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html">cvmx_usbdrdx_uahc_gusb2phycfgx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#ac686174415943a46c0ea56f3344487ed">cn70xx</a>;
<a name="l04728"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#af6aaa9e6bc015d08c9dbff9013071b20">04728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html">cvmx_usbdrdx_uahc_gusb2phycfgx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#af6aaa9e6bc015d08c9dbff9013071b20">cn70xxp1</a>;
<a name="l04729"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#a0194acc06ec60571f522c5258c8df4b7">04729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html">cvmx_usbdrdx_uahc_gusb2phycfgx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#a0194acc06ec60571f522c5258c8df4b7">cn73xx</a>;
<a name="l04730"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#a38974b0d6ee160a1fc427920cb848b4a">04730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb2phycfgx_1_1cvmx__usbdrdx__uahc__gusb2phycfgx__s.html">cvmx_usbdrdx_uahc_gusb2phycfgx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html#a38974b0d6ee160a1fc427920cb848b4a">cnf75xx</a>;
<a name="l04731"></a>04731 };
<a name="l04732"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a460b668420a8526dbe0e66348be94c28">04732</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html" title="cvmx_usbdrd::_uahc_gusb2phycfg#">cvmx_usbdrdx_uahc_gusb2phycfgx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb2phycfgx.html" title="cvmx_usbdrd::_uahc_gusb2phycfg#">cvmx_usbdrdx_uahc_gusb2phycfgx_t</a>;
<a name="l04733"></a>04733 <span class="comment"></span>
<a name="l04734"></a>04734 <span class="comment">/**</span>
<a name="l04735"></a>04735 <span class="comment"> * cvmx_usbdrd#_uahc_gusb3pipectl#</span>
<a name="l04736"></a>04736 <span class="comment"> *</span>
<a name="l04737"></a>04737 <span class="comment"> * This register is used to configure the core after power-on. It contains USB 3.0 and USB 3.0</span>
<a name="l04738"></a>04738 <span class="comment"> * PHY-related configuration parameters. The application must program this register before</span>
<a name="l04739"></a>04739 <span class="comment"> * starting any transactions on either the SoC bus or the USB. Per-port registers are</span>
<a name="l04740"></a>04740 <span class="comment"> * implemented.</span>
<a name="l04741"></a>04741 <span class="comment"> *</span>
<a name="l04742"></a>04742 <span class="comment"> * Do not make changes to this register after the initial programming.</span>
<a name="l04743"></a>04743 <span class="comment"> */</span>
<a name="l04744"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html">04744</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html" title="cvmx_usbdrd::_uahc_gusb3pipectl#">cvmx_usbdrdx_uahc_gusb3pipectlx</a> {
<a name="l04745"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#ad24fcdee1529a7606b9a74b4b6264042">04745</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#ad24fcdee1529a7606b9a74b4b6264042">u32</a>;
<a name="l04746"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html">04746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html">cvmx_usbdrdx_uahc_gusb3pipectlx_s</a> {
<a name="l04747"></a>04747 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04748"></a>04748 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a779eb1949a983bec6f65fe3ff83d380c">physoftrst</a>                   : 1;  <span class="comment">/**&lt; USB3 PHY soft reset (PHYSoftRst). When set to 1, initiates a PHY soft reset. After setting</span>
<a name="l04749"></a>04749 <span class="comment">                                                         this bit to 1, the software needs to clear this bit. */</span>
<a name="l04750"></a>04750     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aa669326bb5465a3461490621181cf624">hstprtcmpl</a>                   : 1;  <span class="comment">/**&lt; Host port compliance. Setting this bit to 1 enables placing the SuperSpeed port link into</span>
<a name="l04751"></a>04751 <span class="comment">                                                         a compliance state, which allows testing of the PIPE PHY compliance patterns without</span>
<a name="l04752"></a>04752 <span class="comment">                                                         having to have a test fixture on the USB 3.0 cable. By default, this bit should be set to</span>
<a name="l04753"></a>04753 <span class="comment">                                                         0.</span>
<a name="l04754"></a>04754 <span class="comment">                                                         In compliance-lab testing, the SuperSpeed port link enters compliance after failing the</span>
<a name="l04755"></a>04755 <span class="comment">                                                         first polling sequence after power on. Set this bit to 0 when you run compliance tests.</span>
<a name="l04756"></a>04756 <span class="comment">                                                         The sequence for using this functionality is as follows:</span>
<a name="l04757"></a>04757 <span class="comment">                                                         * Disconnect any plugged-in devices.</span>
<a name="l04758"></a>04758 <span class="comment">                                                         * Set USBDRD()_UAHC_USBCMD[HCRST] = 1 or power-on-chip reset.</span>
<a name="l04759"></a>04759 <span class="comment">                                                         * Set USBDRD()_UAHC_PORTSC()[PP] = 0.</span>
<a name="l04760"></a>04760 <span class="comment">                                                         * Set HSTPRTCMPL = 1. This places the link into compliance state.</span>
<a name="l04761"></a>04761 <span class="comment">                                                         To advance the compliance pattern, follow this sequence (toggle HSTPRTCMPL):</span>
<a name="l04762"></a>04762 <span class="comment">                                                         * Set HSTPRTCMPL = 0.</span>
<a name="l04763"></a>04763 <span class="comment">                                                         * Set HSTPRTCMPL = 1. This advances the link to the next compliance pattern.</span>
<a name="l04764"></a>04764 <span class="comment">                                                         To exit from the compliance state, set USBDRD()_UAHC_USBCMD[HCRST] = 1 or power-on-chip</span>
<a name="l04765"></a>04765 <span class="comment">                                                         reset. */</span>
<a name="l04766"></a>04766     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a87b9e6eaab04d358164f612e67f2d7c8">u2ssinactp3ok</a>                : 1;  <span class="comment">/**&lt; P3 OK for U2/SS.Inactive:</span>
<a name="l04767"></a>04767 <span class="comment">                                                         0 = During link state U2/SS.Inactive, put PHY in P2 (default).</span>
<a name="l04768"></a>04768 <span class="comment">                                                         1 = During link state U2/SS.Inactive, put PHY in P3. */</span>
<a name="l04769"></a>04769     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a439733e7d5fa62f6ee24e1d4e987659a">disrxdetp3</a>                   : 1;  <span class="comment">/**&lt; Disables receiver detection in P3. If PHY is in P3 and the core needs to perform receiver</span>
<a name="l04770"></a>04770 <span class="comment">                                                         detection:</span>
<a name="l04771"></a>04771 <span class="comment">                                                         0 = Core performs receiver detection in P3 (default).</span>
<a name="l04772"></a>04772 <span class="comment">                                                         1 = Core changes the PHY power state to P2 and then performs receiver detection. After</span>
<a name="l04773"></a>04773 <span class="comment">                                                         receiver detection, core changes PHY power state to P3. */</span>
<a name="l04774"></a>04774     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a19c94cdab124c33472f7b432095affac">ux_exit_in_px</a>                : 1;  <span class="comment">/**&lt; UX exit in Px:</span>
<a name="l04775"></a>04775 <span class="comment">                                                         0 = Core does U1/U2/U3 exit in PHY power state P0 (default behavior).</span>
<a name="l04776"></a>04776 <span class="comment">                                                         1 = Core does U1/U2/U3 exit in PHY power state P1/P2/P3 respectively.</span>
<a name="l04777"></a>04777 <span class="comment">                                                         This bit is added for SuperSpeed PHY workaround where SuperSpeed PHY injects a glitch on</span>
<a name="l04778"></a>04778 <span class="comment">                                                         pipe3_RxElecIdle while receiving Ux exit LFPS, and pipe3_PowerDown change is in progress. */</span>
<a name="l04779"></a>04779     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#ad30ecff6aadca7a36f7e45a482d8ff37">ping_enchance_en</a>             : 1;  <span class="comment">/**&lt; Ping enhancement enable. When set to 1, the downstream-port U1-ping-receive timeout</span>
<a name="l04780"></a>04780 <span class="comment">                                                         becomes 500 ms instead of 300 ms. Minimum Ping.LFPS receive duration is 8 ns (one mac3_clk</span>
<a name="l04781"></a>04781 <span class="comment">                                                         cycle). This field is valid for the downstream port only. */</span>
<a name="l04782"></a>04782     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a532085578926d939986903847833973a">u1u2exitfail_to_recov</a>        : 1;  <span class="comment">/**&lt; U1U2exit fail to recovery. When set to 1, and U1/U2 LFPS handshake fails, the LTSSM</span>
<a name="l04783"></a>04783 <span class="comment">                                                         transitions from U1/U2 to recovery instead of SS.inactive.</span>
<a name="l04784"></a>04784 <span class="comment">                                                         If recovery fails, then the LTSSM can enter SS.Inactive. This is an enhancement only. It</span>
<a name="l04785"></a>04785 <span class="comment">                                                         prevents interoperability issue if the remote link does not do the proper handshake. */</span>
<a name="l04786"></a>04786     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a20a8244361f8d973bef09164d3ec80cf">request_p1p2p3</a>               : 1;  <span class="comment">/**&lt; Always request P1/P2/P3 for U1/U2/U3.</span>
<a name="l04787"></a>04787 <span class="comment">                                                         0 = if immediate Ux exit (remotely initiated, or locally initiated) happens, the core does</span>
<a name="l04788"></a>04788 <span class="comment">                                                         not request P1/P2/P3 power state change.</span>
<a name="l04789"></a>04789 <span class="comment">                                                         1 = the core always requests PHY power change from P0 to P1/P2/P3 during U0 to U1/U2/U3</span>
<a name="l04790"></a>04790 <span class="comment">                                                         transition. */</span>
<a name="l04791"></a>04791     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a4ad13fdc9f02573750a92bffc9a41e54">startrxdetu3rxdet</a>            : 1;  <span class="comment">/**&lt; Start receiver detection in U3/Rx.Detect.</span>
<a name="l04792"></a>04792 <span class="comment">                                                         If DISRXDETU3RXDET is set to 1 during reset, and the link is in U3 or Rx.Detect state, the</span>
<a name="l04793"></a>04793 <span class="comment">                                                         core starts receiver detection on rising edge of this bit.</span>
<a name="l04794"></a>04794 <span class="comment">                                                         This bit is valid for downstream ports only, and this feature must not be enabled for</span>
<a name="l04795"></a>04795 <span class="comment">                                                         normal operation. */</span>
<a name="l04796"></a>04796     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aed54c9cc6a771dfbc55c613078fb968b">disrxdetu3rxdet</a>              : 1;  <span class="comment">/**&lt; Disable receiver detection in U3/Rx.Detect. When set to 1, the core does not do receiver</span>
<a name="l04797"></a>04797 <span class="comment">                                                         detection in U3 or Rx.Detect state. If STARTRXDETU3RXDET is set to 1 during reset,</span>
<a name="l04798"></a>04798 <span class="comment">                                                         receiver detection starts manually.</span>
<a name="l04799"></a>04799 <span class="comment">                                                         This bit is valid for downstream ports only, and this feature must not be enabled for</span>
<a name="l04800"></a>04800 <span class="comment">                                                         normal operation. */</span>
<a name="l04801"></a>04801     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aa8dc835bfd22fe8c8361c4d370718fef">delaypx</a>                      : 3;  <span class="comment">/**&lt; Delay P1P2P3. Delay P0 to P1/P2/P3 request when entering U1/U2/U3 until (DELAYPX * 8)</span>
<a name="l04802"></a>04802 <span class="comment">                                                         8B10B error occurs, or Pipe3_RxValid drops to 0.</span>
<a name="l04803"></a>04803 <span class="comment">                                                         DELAYPXTRANSENTERUX must reset to 1 to enable this functionality. */</span>
<a name="l04804"></a>04804     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a34620275cf039710e1a1ce6b1cdc13ce">delaypxtransenterux</a>          : 1;  <span class="comment">/**&lt; Delay PHY power change from P0 to P1/P2/P3 when link state changing from U0 to U1/U2/U3</span>
<a name="l04805"></a>04805 <span class="comment">                                                         respectively.</span>
<a name="l04806"></a>04806 <span class="comment">                                                         0 = when entering U1/U2/U3, transition to P1/P2/P3 without checking for Pipe3_RxElecIlde</span>
<a name="l04807"></a>04807 <span class="comment">                                                         and pipe3_RxValid.</span>
<a name="l04808"></a>04808 <span class="comment">                                                         1 = when entering U1/U2/U3, delay the transition to P1/P2/P3 until the pipe3 signals,</span>
<a name="l04809"></a>04809 <span class="comment">                                                         Pipe3_RxElecIlde is 1 and pipe3_RxValid is 0. */</span>
<a name="l04810"></a>04810     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a91986041d8cebbff2796eccf9731b028">suspend_en</a>                   : 1;  <span class="comment">/**&lt; Suspend USB3.0 SuperSpeed PHY (Suspend_en). When set to 1, and if suspend conditions are</span>
<a name="l04811"></a>04811 <span class="comment">                                                         valid, the USB 3.0 PHY enters suspend mode. */</span>
<a name="l04812"></a>04812     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a76442a43923b312a3fac6776f4d4e9c0">datwidth</a>                     : 2;  <span class="comment">/**&lt; PIPE data width.</span>
<a name="l04813"></a>04813 <span class="comment">                                                         0x0 = 32 bits.</span>
<a name="l04814"></a>04814 <span class="comment">                                                         0x1 = 16 bits.</span>
<a name="l04815"></a>04815 <span class="comment">                                                         0x2 = 8 bits.</span>
<a name="l04816"></a>04816 <span class="comment">                                                         0x3 = reserved.</span>
<a name="l04817"></a>04817 <span class="comment">                                                         One clock cycle after reset, these bits receive the value seen on the pipe3_DataBusWidth.</span>
<a name="l04818"></a>04818 <span class="comment">                                                         This will always be 0x0. */</span>
<a name="l04819"></a>04819     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a36a0e26d6d427d94ad12d97313f2761c">abortrxdetinu2</a>               : 1;  <span class="comment">/**&lt; Abort RX Detect in U2. When set to 1, and the link state is U2, the core aborts receiver</span>
<a name="l04820"></a>04820 <span class="comment">                                                         detection if it receives U2 exit LFPS from the remote link partner.</span>
<a name="l04821"></a>04821 <span class="comment">                                                         This bit is for downstream port only. */</span>
<a name="l04822"></a>04822     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aed5416a352b6f5660189de53a5e97501">skiprxdet</a>                    : 1;  <span class="comment">/**&lt; Skip RX detect. When set to 1, the core skips RX detection if pipe3_RxElecIdle is low.</span>
<a name="l04823"></a>04823 <span class="comment">                                                         Skip is defined as waiting for the appropriate timeout, then repeating the operation. */</span>
<a name="l04824"></a>04824     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a96254dbe8f7ea182f9ba2a34250ff183">lfpsp0algn</a>                   : 1;  <span class="comment">/**&lt; LFPS P0 align. When set to 1:</span>
<a name="l04825"></a>04825 <span class="comment">                                                         * the core deasserts LFPS transmission on the clock edge that it requests Phy power state</span>
<a name="l04826"></a>04826 <span class="comment">                                                         0 when exiting U1, U2, or U3 low power states. Otherwise, LFPS transmission is asserted</span>
<a name="l04827"></a>04827 <span class="comment">                                                         one clock earlier.</span>
<a name="l04828"></a>04828 <span class="comment">                                                         * the core requests symbol transmission two pipe3_rx_pclks periods after the PHY asserts</span>
<a name="l04829"></a>04829 <span class="comment">                                                         PhyStatus as a result of the PHY switching from P1 or P2 state to P0 state.</span>
<a name="l04830"></a>04830 <span class="comment">                                                         For USB 3.0 host, this is not required. */</span>
<a name="l04831"></a>04831     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aaeaf07fba4c956838807966e3a5e0958">p3p2tranok</a>                   : 1;  <span class="comment">/**&lt; P3 P2 transitions OK.</span>
<a name="l04832"></a>04832 <span class="comment">                                                         0 = P0 is always entered as an intermediate state during transitions between P2 and P3, as</span>
<a name="l04833"></a>04833 <span class="comment">                                                         defined in the PIPE3 specification.</span>
<a name="l04834"></a>04834 <span class="comment">                                                         1 = the core transitions directly from Phy power state P2 to P3 or from state P3 to P2.</span>
<a name="l04835"></a>04835 <span class="comment">                                                         According to PIPE3 specification, any direct transition between P3 and P2 is illegal. */</span>
<a name="l04836"></a>04836     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a6d0fd4909dffeb4a728e435afc4e527b">p3exsigp2</a>                    : 1;  <span class="comment">/**&lt; P3 exit signal in P2. When set to 1, the core always changes the PHY power state to P2,</span>
<a name="l04837"></a>04837 <span class="comment">                                                         before attempting a U3 exit handshake. */</span>
<a name="l04838"></a>04838     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a84343a120e465c7908d825d321bfbc0f">lfpsfilt</a>                     : 1;  <span class="comment">/**&lt; LFPS filter. When set to 1, filter LFPS reception with pipe3_RxValid in PHY power state</span>
<a name="l04839"></a>04839 <span class="comment">                                                         P0, ignore LFPS reception from the PHY unless both pipe3_Rxelecidle and pipe3_RxValid are</span>
<a name="l04840"></a>04840 <span class="comment">                                                         deasserted. */</span>
<a name="l04841"></a>04841     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a2482891bd04295bb0cdd8003f6337b74">rxdet2polllfpsctrl</a>           : 1;  <span class="comment">/**&lt; RX_DETECT to Polling.</span>
<a name="l04842"></a>04842 <span class="comment">                                                         0 = Enables a 400 us delay to start polling LFPS after RX_DETECT. This allows VCM offset</span>
<a name="l04843"></a>04843 <span class="comment">                                                         to settle to a proper level.</span>
<a name="l04844"></a>04844 <span class="comment">                                                         1 = Disables the 400 us delay to start polling LFPS after RX_DETECT. */</span>
<a name="l04845"></a>04845     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#ad0eea7a2a032b66b1decfbc0a3cfc3af">reserved_7_7</a>                 : 1;
<a name="l04846"></a>04846     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aff590808b751800259013b0932f0c486">txswing</a>                      : 1;  <span class="comment">/**&lt; TX swing. Refer to the PIPE3 specification. */</span>
<a name="l04847"></a>04847     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a0971bd0cfb17fd8c06cd477809c149c1">txmargin</a>                     : 3;  <span class="comment">/**&lt; TX margin. Refer to the PIPE3 specification, table 5-3. */</span>
<a name="l04848"></a>04848     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a38958bafbd706ed57a0ee2bb2b446979">txdeemphasis</a>                 : 2;  <span class="comment">/**&lt; TX deemphasis. The value driven to the PHY is controlled by the LTSSM during USB3</span>
<a name="l04849"></a>04849 <span class="comment">                                                         compliance mode. Refer to the PIPE3 specification, table 5-3.</span>
<a name="l04850"></a>04850 <span class="comment">                                                         Use the following values for the appropriate level of de-emphasis (From pipe3 spec):</span>
<a name="l04851"></a>04851 <span class="comment">                                                         0x0 =   -6 dB de-emphasis, use USBDRD()_UCTL_PORT()_CFG_SS[PCS_TX_DEEMPH_6DB].</span>
<a name="l04852"></a>04852 <span class="comment">                                                         0x1 = -3.5 dB de-emphasis, use USBDRD()_UCTL_PORT()_CFG_SS[PCS_TX_DEEMPH_3P5DB].</span>
<a name="l04853"></a>04853 <span class="comment">                                                         0x2 =     No de-emphasis.</span>
<a name="l04854"></a>04854 <span class="comment">                                                         0x3 =     Reserved. */</span>
<a name="l04855"></a>04855     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a23c2552888f67e30e98b5449252fedd1">elasticbuffermode</a>            : 1;  <span class="comment">/**&lt; Elastic buffer mode. Refer to the PIPE3 specification, table 5-3. */</span>
<a name="l04856"></a>04856 <span class="preprocessor">#else</span>
<a name="l04857"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a23c2552888f67e30e98b5449252fedd1">04857</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a23c2552888f67e30e98b5449252fedd1">elasticbuffermode</a>            : 1;
<a name="l04858"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a38958bafbd706ed57a0ee2bb2b446979">04858</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a38958bafbd706ed57a0ee2bb2b446979">txdeemphasis</a>                 : 2;
<a name="l04859"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a0971bd0cfb17fd8c06cd477809c149c1">04859</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a0971bd0cfb17fd8c06cd477809c149c1">txmargin</a>                     : 3;
<a name="l04860"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aff590808b751800259013b0932f0c486">04860</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aff590808b751800259013b0932f0c486">txswing</a>                      : 1;
<a name="l04861"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#ad0eea7a2a032b66b1decfbc0a3cfc3af">04861</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#ad0eea7a2a032b66b1decfbc0a3cfc3af">reserved_7_7</a>                 : 1;
<a name="l04862"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a2482891bd04295bb0cdd8003f6337b74">04862</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a2482891bd04295bb0cdd8003f6337b74">rxdet2polllfpsctrl</a>           : 1;
<a name="l04863"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a84343a120e465c7908d825d321bfbc0f">04863</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a84343a120e465c7908d825d321bfbc0f">lfpsfilt</a>                     : 1;
<a name="l04864"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a6d0fd4909dffeb4a728e435afc4e527b">04864</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a6d0fd4909dffeb4a728e435afc4e527b">p3exsigp2</a>                    : 1;
<a name="l04865"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aaeaf07fba4c956838807966e3a5e0958">04865</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aaeaf07fba4c956838807966e3a5e0958">p3p2tranok</a>                   : 1;
<a name="l04866"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a96254dbe8f7ea182f9ba2a34250ff183">04866</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a96254dbe8f7ea182f9ba2a34250ff183">lfpsp0algn</a>                   : 1;
<a name="l04867"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aed5416a352b6f5660189de53a5e97501">04867</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aed5416a352b6f5660189de53a5e97501">skiprxdet</a>                    : 1;
<a name="l04868"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a36a0e26d6d427d94ad12d97313f2761c">04868</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a36a0e26d6d427d94ad12d97313f2761c">abortrxdetinu2</a>               : 1;
<a name="l04869"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a76442a43923b312a3fac6776f4d4e9c0">04869</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a76442a43923b312a3fac6776f4d4e9c0">datwidth</a>                     : 2;
<a name="l04870"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a91986041d8cebbff2796eccf9731b028">04870</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a91986041d8cebbff2796eccf9731b028">suspend_en</a>                   : 1;
<a name="l04871"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a34620275cf039710e1a1ce6b1cdc13ce">04871</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a34620275cf039710e1a1ce6b1cdc13ce">delaypxtransenterux</a>          : 1;
<a name="l04872"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aa8dc835bfd22fe8c8361c4d370718fef">04872</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aa8dc835bfd22fe8c8361c4d370718fef">delaypx</a>                      : 3;
<a name="l04873"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aed54c9cc6a771dfbc55c613078fb968b">04873</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aed54c9cc6a771dfbc55c613078fb968b">disrxdetu3rxdet</a>              : 1;
<a name="l04874"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a4ad13fdc9f02573750a92bffc9a41e54">04874</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a4ad13fdc9f02573750a92bffc9a41e54">startrxdetu3rxdet</a>            : 1;
<a name="l04875"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a20a8244361f8d973bef09164d3ec80cf">04875</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a20a8244361f8d973bef09164d3ec80cf">request_p1p2p3</a>               : 1;
<a name="l04876"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a532085578926d939986903847833973a">04876</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a532085578926d939986903847833973a">u1u2exitfail_to_recov</a>        : 1;
<a name="l04877"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#ad30ecff6aadca7a36f7e45a482d8ff37">04877</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#ad30ecff6aadca7a36f7e45a482d8ff37">ping_enchance_en</a>             : 1;
<a name="l04878"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a19c94cdab124c33472f7b432095affac">04878</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a19c94cdab124c33472f7b432095affac">ux_exit_in_px</a>                : 1;
<a name="l04879"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a439733e7d5fa62f6ee24e1d4e987659a">04879</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a439733e7d5fa62f6ee24e1d4e987659a">disrxdetp3</a>                   : 1;
<a name="l04880"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a87b9e6eaab04d358164f612e67f2d7c8">04880</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a87b9e6eaab04d358164f612e67f2d7c8">u2ssinactp3ok</a>                : 1;
<a name="l04881"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aa669326bb5465a3461490621181cf624">04881</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#aa669326bb5465a3461490621181cf624">hstprtcmpl</a>                   : 1;
<a name="l04882"></a><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a779eb1949a983bec6f65fe3ff83d380c">04882</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html#a779eb1949a983bec6f65fe3ff83d380c">physoftrst</a>                   : 1;
<a name="l04883"></a>04883 <span class="preprocessor">#endif</span>
<a name="l04884"></a>04884 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#ab0d159b4c3b7e7a5badfc9e0f9203bc7">s</a>;
<a name="l04885"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#a6ec9f852c153437b668ea4c3538fab4b">04885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html">cvmx_usbdrdx_uahc_gusb3pipectlx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#a6ec9f852c153437b668ea4c3538fab4b">cn70xx</a>;
<a name="l04886"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#ab293ad52375b999667a0f489180eb53a">04886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html">cvmx_usbdrdx_uahc_gusb3pipectlx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#ab293ad52375b999667a0f489180eb53a">cn70xxp1</a>;
<a name="l04887"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#ab3568a89465ec1594ec13882385568cf">04887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html">cvmx_usbdrdx_uahc_gusb3pipectlx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#ab3568a89465ec1594ec13882385568cf">cn73xx</a>;
<a name="l04888"></a><a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#ac8de9bca13836ff465361c501ca7ec8a">04888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__gusb3pipectlx_1_1cvmx__usbdrdx__uahc__gusb3pipectlx__s.html">cvmx_usbdrdx_uahc_gusb3pipectlx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html#ac8de9bca13836ff465361c501ca7ec8a">cnf75xx</a>;
<a name="l04889"></a>04889 };
<a name="l04890"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a4d18a168d3848eae81b77dca9991e343">04890</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html" title="cvmx_usbdrd::_uahc_gusb3pipectl#">cvmx_usbdrdx_uahc_gusb3pipectlx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__gusb3pipectlx.html" title="cvmx_usbdrd::_uahc_gusb3pipectl#">cvmx_usbdrdx_uahc_gusb3pipectlx_t</a>;
<a name="l04891"></a>04891 <span class="comment"></span>
<a name="l04892"></a>04892 <span class="comment">/**</span>
<a name="l04893"></a>04893 <span class="comment"> * cvmx_usbdrd#_uahc_hccparams</span>
<a name="l04894"></a>04894 <span class="comment"> *</span>
<a name="l04895"></a>04895 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.6.</span>
<a name="l04896"></a>04896 <span class="comment"> *</span>
<a name="l04897"></a>04897 <span class="comment"> */</span>
<a name="l04898"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html">04898</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html" title="cvmx_usbdrd::_uahc_hccparams">cvmx_usbdrdx_uahc_hccparams</a> {
<a name="l04899"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#a3484c1b8da086366469f70461b7c3bad">04899</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#a3484c1b8da086366469f70461b7c3bad">u32</a>;
<a name="l04900"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html">04900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html">cvmx_usbdrdx_uahc_hccparams_s</a> {
<a name="l04901"></a>04901 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04902"></a>04902 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#ac28bdfbf8bca253ac1c2143ceb6de384">xecp</a>                         : 16; <span class="comment">/**&lt; xHCI extended capabilities pointer. */</span>
<a name="l04903"></a>04903     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a3d3822f5e358bf550cf5f4b83f91e4ee">maxpsasize</a>                   : 4;  <span class="comment">/**&lt; Maximum primary-stream-array size. */</span>
<a name="l04904"></a>04904     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#aed9cd2e4769cc2a29cace95f83081baf">reserved_9_11</a>                : 3;
<a name="l04905"></a>04905     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a5b01b9174370d1f47ef13b71377866e2">pae</a>                          : 1;  <span class="comment">/**&lt; Parse all event data. */</span>
<a name="l04906"></a>04906     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a6b97d2a529c78236845fb15b419420db">nss</a>                          : 1;  <span class="comment">/**&lt; No secondary SID support. */</span>
<a name="l04907"></a>04907     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a942e9bb5dbe5e1fac0413df54cf5c8da">ltc</a>                          : 1;  <span class="comment">/**&lt; Latency tolerance messaging capability. */</span>
<a name="l04908"></a>04908     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a5264a57977b8f41be116b7570955c456">lhrc</a>                         : 1;  <span class="comment">/**&lt; Light HC reset capability. */</span>
<a name="l04909"></a>04909     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a4778faab66c1e6f939e107387333f572">pind</a>                         : 1;  <span class="comment">/**&lt; Port indicators. */</span>
<a name="l04910"></a>04910     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a1b1d77bf3cc1d0aa14437a0f18d9261b">ppc</a>                          : 1;  <span class="comment">/**&lt; Port power control. Value is based on USBDRD()_UCTL_HOST_CFG[PPC_EN]. */</span>
<a name="l04911"></a>04911     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a87b533149a5b96fdd1c9088f8161fd0f">csz</a>                          : 1;  <span class="comment">/**&lt; Context size. */</span>
<a name="l04912"></a>04912     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#aaf88a82e38c7a5ba64a3094f4a81f4aa">bnc</a>                          : 1;  <span class="comment">/**&lt; BW negotiation capability. */</span>
<a name="l04913"></a>04913     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#abe3ad7bb44e4fe91e12a005b7b298c5e">ac64</a>                         : 1;  <span class="comment">/**&lt; 64-bit addressing capability. */</span>
<a name="l04914"></a>04914 <span class="preprocessor">#else</span>
<a name="l04915"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#abe3ad7bb44e4fe91e12a005b7b298c5e">04915</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#abe3ad7bb44e4fe91e12a005b7b298c5e">ac64</a>                         : 1;
<a name="l04916"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#aaf88a82e38c7a5ba64a3094f4a81f4aa">04916</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#aaf88a82e38c7a5ba64a3094f4a81f4aa">bnc</a>                          : 1;
<a name="l04917"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a87b533149a5b96fdd1c9088f8161fd0f">04917</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a87b533149a5b96fdd1c9088f8161fd0f">csz</a>                          : 1;
<a name="l04918"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a1b1d77bf3cc1d0aa14437a0f18d9261b">04918</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a1b1d77bf3cc1d0aa14437a0f18d9261b">ppc</a>                          : 1;
<a name="l04919"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a4778faab66c1e6f939e107387333f572">04919</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a4778faab66c1e6f939e107387333f572">pind</a>                         : 1;
<a name="l04920"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a5264a57977b8f41be116b7570955c456">04920</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a5264a57977b8f41be116b7570955c456">lhrc</a>                         : 1;
<a name="l04921"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a942e9bb5dbe5e1fac0413df54cf5c8da">04921</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a942e9bb5dbe5e1fac0413df54cf5c8da">ltc</a>                          : 1;
<a name="l04922"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a6b97d2a529c78236845fb15b419420db">04922</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a6b97d2a529c78236845fb15b419420db">nss</a>                          : 1;
<a name="l04923"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a5b01b9174370d1f47ef13b71377866e2">04923</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a5b01b9174370d1f47ef13b71377866e2">pae</a>                          : 1;
<a name="l04924"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#aed9cd2e4769cc2a29cace95f83081baf">04924</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#aed9cd2e4769cc2a29cace95f83081baf">reserved_9_11</a>                : 3;
<a name="l04925"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a3d3822f5e358bf550cf5f4b83f91e4ee">04925</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#a3d3822f5e358bf550cf5f4b83f91e4ee">maxpsasize</a>                   : 4;
<a name="l04926"></a><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#ac28bdfbf8bca253ac1c2143ceb6de384">04926</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html#ac28bdfbf8bca253ac1c2143ceb6de384">xecp</a>                         : 16;
<a name="l04927"></a>04927 <span class="preprocessor">#endif</span>
<a name="l04928"></a>04928 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#a355d12519e4a616e8a8c524299508211">s</a>;
<a name="l04929"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#a4d38435e186cb1febe8ab1904bd0c30d">04929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html">cvmx_usbdrdx_uahc_hccparams_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#a4d38435e186cb1febe8ab1904bd0c30d">cn70xx</a>;
<a name="l04930"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#a30f4ccf32c288f1d23ac6e33637f446b">04930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html">cvmx_usbdrdx_uahc_hccparams_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#a30f4ccf32c288f1d23ac6e33637f446b">cn70xxp1</a>;
<a name="l04931"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#a9fcbef7138b8a92822132e1e8120080c">04931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html">cvmx_usbdrdx_uahc_hccparams_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#a9fcbef7138b8a92822132e1e8120080c">cn73xx</a>;
<a name="l04932"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#abe79cf1c025c3f7880b1008e6d926ba8">04932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hccparams_1_1cvmx__usbdrdx__uahc__hccparams__s.html">cvmx_usbdrdx_uahc_hccparams_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html#abe79cf1c025c3f7880b1008e6d926ba8">cnf75xx</a>;
<a name="l04933"></a>04933 };
<a name="l04934"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aded7b293405e174ee22555190b7b09a6">04934</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html" title="cvmx_usbdrd::_uahc_hccparams">cvmx_usbdrdx_uahc_hccparams</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hccparams.html" title="cvmx_usbdrd::_uahc_hccparams">cvmx_usbdrdx_uahc_hccparams_t</a>;
<a name="l04935"></a>04935 <span class="comment"></span>
<a name="l04936"></a>04936 <span class="comment">/**</span>
<a name="l04937"></a>04937 <span class="comment"> * cvmx_usbdrd#_uahc_hcsparams1</span>
<a name="l04938"></a>04938 <span class="comment"> *</span>
<a name="l04939"></a>04939 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.3.</span>
<a name="l04940"></a>04940 <span class="comment"> *</span>
<a name="l04941"></a>04941 <span class="comment"> */</span>
<a name="l04942"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html">04942</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html" title="cvmx_usbdrd::_uahc_hcsparams1">cvmx_usbdrdx_uahc_hcsparams1</a> {
<a name="l04943"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#af912e2caf67d00e21e62e7e0379f5fc9">04943</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#af912e2caf67d00e21e62e7e0379f5fc9">u32</a>;
<a name="l04944"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html">04944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html">cvmx_usbdrdx_uahc_hcsparams1_s</a> {
<a name="l04945"></a>04945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04946"></a>04946 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#a3752ee0200cc4aff048156156aaf8e7b">maxports</a>                     : 8;  <span class="comment">/**&lt; Maximum number of ports. */</span>
<a name="l04947"></a>04947     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#abc0c89a23a9c4c4109756c33737334a0">reserved_19_23</a>               : 5;
<a name="l04948"></a>04948     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#a0131565930098847ace7412c7a74336a">maxintrs</a>                     : 11; <span class="comment">/**&lt; Maximum number of interrupters. */</span>
<a name="l04949"></a>04949     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#aacac40c798438f39a942a08a8d5c1d3a">maxslots</a>                     : 8;  <span class="comment">/**&lt; Maximum number of device slots. */</span>
<a name="l04950"></a>04950 <span class="preprocessor">#else</span>
<a name="l04951"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#aacac40c798438f39a942a08a8d5c1d3a">04951</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#aacac40c798438f39a942a08a8d5c1d3a">maxslots</a>                     : 8;
<a name="l04952"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#a0131565930098847ace7412c7a74336a">04952</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#a0131565930098847ace7412c7a74336a">maxintrs</a>                     : 11;
<a name="l04953"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#abc0c89a23a9c4c4109756c33737334a0">04953</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#abc0c89a23a9c4c4109756c33737334a0">reserved_19_23</a>               : 5;
<a name="l04954"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#a3752ee0200cc4aff048156156aaf8e7b">04954</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html#a3752ee0200cc4aff048156156aaf8e7b">maxports</a>                     : 8;
<a name="l04955"></a>04955 <span class="preprocessor">#endif</span>
<a name="l04956"></a>04956 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#aea5b9bddfec9f5b02e671125012c789a">s</a>;
<a name="l04957"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#a2a6c692d42d0082c83a9540347e34e7b">04957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html">cvmx_usbdrdx_uahc_hcsparams1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#a2a6c692d42d0082c83a9540347e34e7b">cn70xx</a>;
<a name="l04958"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#a96cb72d5bdbc385a19cf0046ff6fc288">04958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html">cvmx_usbdrdx_uahc_hcsparams1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#a96cb72d5bdbc385a19cf0046ff6fc288">cn70xxp1</a>;
<a name="l04959"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#a429765c523cb2378e1085666dcba9204">04959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html">cvmx_usbdrdx_uahc_hcsparams1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#a429765c523cb2378e1085666dcba9204">cn73xx</a>;
<a name="l04960"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#aa8ed5000a4fa009ef3a441ca599bbede">04960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams1_1_1cvmx__usbdrdx__uahc__hcsparams1__s.html">cvmx_usbdrdx_uahc_hcsparams1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html#aa8ed5000a4fa009ef3a441ca599bbede">cnf75xx</a>;
<a name="l04961"></a>04961 };
<a name="l04962"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a1ec64df5bac53b93e0aa737c0aa11005">04962</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html" title="cvmx_usbdrd::_uahc_hcsparams1">cvmx_usbdrdx_uahc_hcsparams1</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams1.html" title="cvmx_usbdrd::_uahc_hcsparams1">cvmx_usbdrdx_uahc_hcsparams1_t</a>;
<a name="l04963"></a>04963 <span class="comment"></span>
<a name="l04964"></a>04964 <span class="comment">/**</span>
<a name="l04965"></a>04965 <span class="comment"> * cvmx_usbdrd#_uahc_hcsparams2</span>
<a name="l04966"></a>04966 <span class="comment"> *</span>
<a name="l04967"></a>04967 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.4.</span>
<a name="l04968"></a>04968 <span class="comment"> *</span>
<a name="l04969"></a>04969 <span class="comment"> */</span>
<a name="l04970"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html">04970</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html" title="cvmx_usbdrd::_uahc_hcsparams2">cvmx_usbdrdx_uahc_hcsparams2</a> {
<a name="l04971"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#a0e14faf8753bf7da4c48ae34e86b7314">04971</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#a0e14faf8753bf7da4c48ae34e86b7314">u32</a>;
<a name="l04972"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html">04972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html">cvmx_usbdrdx_uahc_hcsparams2_s</a> {
<a name="l04973"></a>04973 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04974"></a>04974 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#aeeb35a1cd6760dfafbcf4d831310ffb8">maxscratchpadbufs_l</a>          : 5;  <span class="comment">/**&lt; Maximum number of scratchpad buffers[4:0]. */</span>
<a name="l04975"></a>04975     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#a700d3f64813917caabd2a6da316cdc94">reserved_26_26</a>               : 1;
<a name="l04976"></a>04976     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#aa04870cc9a61adf208e17a567c202b4a">maxscratchpadbufs_h</a>          : 5;  <span class="comment">/**&lt; Maximum number of scratchpad buffers[9:5]. */</span>
<a name="l04977"></a>04977     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#ae394ee035e6bee3da2c97f8acd1e3625">reserved_8_20</a>                : 13;
<a name="l04978"></a>04978     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#aa38f0d4b05196695c8515fa4e37577e7">erst_max</a>                     : 4;  <span class="comment">/**&lt; Event ring segment table maximum. */</span>
<a name="l04979"></a>04979     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#a5bedef3129837dff1a77d8c802feb1bf">ist</a>                          : 4;  <span class="comment">/**&lt; Isochronous scheduling threshold. */</span>
<a name="l04980"></a>04980 <span class="preprocessor">#else</span>
<a name="l04981"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#a5bedef3129837dff1a77d8c802feb1bf">04981</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#a5bedef3129837dff1a77d8c802feb1bf">ist</a>                          : 4;
<a name="l04982"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#aa38f0d4b05196695c8515fa4e37577e7">04982</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#aa38f0d4b05196695c8515fa4e37577e7">erst_max</a>                     : 4;
<a name="l04983"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#ae394ee035e6bee3da2c97f8acd1e3625">04983</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#ae394ee035e6bee3da2c97f8acd1e3625">reserved_8_20</a>                : 13;
<a name="l04984"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#aa04870cc9a61adf208e17a567c202b4a">04984</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#aa04870cc9a61adf208e17a567c202b4a">maxscratchpadbufs_h</a>          : 5;
<a name="l04985"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#a700d3f64813917caabd2a6da316cdc94">04985</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#a700d3f64813917caabd2a6da316cdc94">reserved_26_26</a>               : 1;
<a name="l04986"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#aeeb35a1cd6760dfafbcf4d831310ffb8">04986</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html#aeeb35a1cd6760dfafbcf4d831310ffb8">maxscratchpadbufs_l</a>          : 5;
<a name="l04987"></a>04987 <span class="preprocessor">#endif</span>
<a name="l04988"></a>04988 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#a831f7678fd75b76695f9c29a26201c6d">s</a>;
<a name="l04989"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#a43b26ebefbc84e3518a25f3d3942c94b">04989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html">cvmx_usbdrdx_uahc_hcsparams2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#a43b26ebefbc84e3518a25f3d3942c94b">cn70xx</a>;
<a name="l04990"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#ab9fb293c5df171d1b8872f667f4e2be8">04990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html">cvmx_usbdrdx_uahc_hcsparams2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#ab9fb293c5df171d1b8872f667f4e2be8">cn70xxp1</a>;
<a name="l04991"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#af370fc648e0443ab32d467ac5f75abef">04991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html">cvmx_usbdrdx_uahc_hcsparams2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#af370fc648e0443ab32d467ac5f75abef">cn73xx</a>;
<a name="l04992"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#a057614fdd18e4840e944ce48b4ead325">04992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams2_1_1cvmx__usbdrdx__uahc__hcsparams2__s.html">cvmx_usbdrdx_uahc_hcsparams2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html#a057614fdd18e4840e944ce48b4ead325">cnf75xx</a>;
<a name="l04993"></a>04993 };
<a name="l04994"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ade0d30417ee6439567e5fccc30a1ec55">04994</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html" title="cvmx_usbdrd::_uahc_hcsparams2">cvmx_usbdrdx_uahc_hcsparams2</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams2.html" title="cvmx_usbdrd::_uahc_hcsparams2">cvmx_usbdrdx_uahc_hcsparams2_t</a>;
<a name="l04995"></a>04995 <span class="comment"></span>
<a name="l04996"></a>04996 <span class="comment">/**</span>
<a name="l04997"></a>04997 <span class="comment"> * cvmx_usbdrd#_uahc_hcsparams3</span>
<a name="l04998"></a>04998 <span class="comment"> *</span>
<a name="l04999"></a>04999 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.5.</span>
<a name="l05000"></a>05000 <span class="comment"> *</span>
<a name="l05001"></a>05001 <span class="comment"> */</span>
<a name="l05002"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html">05002</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html" title="cvmx_usbdrd::_uahc_hcsparams3">cvmx_usbdrdx_uahc_hcsparams3</a> {
<a name="l05003"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#a65fa011d1ef7a9c6a1a6d0ac2ad5b78d">05003</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#a65fa011d1ef7a9c6a1a6d0ac2ad5b78d">u32</a>;
<a name="l05004"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html">05004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html">cvmx_usbdrdx_uahc_hcsparams3_s</a> {
<a name="l05005"></a>05005 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05006"></a>05006 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html#ac1f05b18f770a46ca4d668cfaedf21b5">u2_device_exit_latency</a>       : 16; <span class="comment">/**&lt; U2 device exit latency. */</span>
<a name="l05007"></a>05007     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html#ad446420fd823beb9942672669d6c32ac">reserved_8_15</a>                : 8;
<a name="l05008"></a>05008     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html#ab3f7d071cbdb9151ed8914a51cf8d2a2">u1_device_exit_latency</a>       : 8;  <span class="comment">/**&lt; U1 device exit latency. */</span>
<a name="l05009"></a>05009 <span class="preprocessor">#else</span>
<a name="l05010"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html#ab3f7d071cbdb9151ed8914a51cf8d2a2">05010</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html#ab3f7d071cbdb9151ed8914a51cf8d2a2">u1_device_exit_latency</a>       : 8;
<a name="l05011"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html#ad446420fd823beb9942672669d6c32ac">05011</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html#ad446420fd823beb9942672669d6c32ac">reserved_8_15</a>                : 8;
<a name="l05012"></a><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html#ac1f05b18f770a46ca4d668cfaedf21b5">05012</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html#ac1f05b18f770a46ca4d668cfaedf21b5">u2_device_exit_latency</a>       : 16;
<a name="l05013"></a>05013 <span class="preprocessor">#endif</span>
<a name="l05014"></a>05014 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#ad6897761596ce8c2b4aaeb2b36bd0a77">s</a>;
<a name="l05015"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#a2a87ca3a6c7024ea3df9637614d8781c">05015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html">cvmx_usbdrdx_uahc_hcsparams3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#a2a87ca3a6c7024ea3df9637614d8781c">cn70xx</a>;
<a name="l05016"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#a6607354f66030fa355884d71d847fca7">05016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html">cvmx_usbdrdx_uahc_hcsparams3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#a6607354f66030fa355884d71d847fca7">cn70xxp1</a>;
<a name="l05017"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#adc9329ffe0fde4649840f86990076b72">05017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html">cvmx_usbdrdx_uahc_hcsparams3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#adc9329ffe0fde4649840f86990076b72">cn73xx</a>;
<a name="l05018"></a><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#a9c1b8871b4831f810261f00104c9b43f">05018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__hcsparams3_1_1cvmx__usbdrdx__uahc__hcsparams3__s.html">cvmx_usbdrdx_uahc_hcsparams3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html#a9c1b8871b4831f810261f00104c9b43f">cnf75xx</a>;
<a name="l05019"></a>05019 };
<a name="l05020"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a139c13eb37849febfeec6c398b620807">05020</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html" title="cvmx_usbdrd::_uahc_hcsparams3">cvmx_usbdrdx_uahc_hcsparams3</a> <a class="code" href="unioncvmx__usbdrdx__uahc__hcsparams3.html" title="cvmx_usbdrd::_uahc_hcsparams3">cvmx_usbdrdx_uahc_hcsparams3_t</a>;
<a name="l05021"></a>05021 <span class="comment"></span>
<a name="l05022"></a>05022 <span class="comment">/**</span>
<a name="l05023"></a>05023 <span class="comment"> * cvmx_usbdrd#_uahc_iman#</span>
<a name="l05024"></a>05024 <span class="comment"> *</span>
<a name="l05025"></a>05025 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.1.</span>
<a name="l05026"></a>05026 <span class="comment"> *</span>
<a name="l05027"></a>05027 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05028"></a>05028 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05029"></a>05029 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05030"></a>05030 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l05031"></a>05031 <span class="comment"> */</span>
<a name="l05032"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html">05032</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html" title="cvmx_usbdrd::_uahc_iman#">cvmx_usbdrdx_uahc_imanx</a> {
<a name="l05033"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#ae0d3ce355ac5d1f6b9d9ae57b5e57f0e">05033</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#ae0d3ce355ac5d1f6b9d9ae57b5e57f0e">u32</a>;
<a name="l05034"></a><a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html">05034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html">cvmx_usbdrdx_uahc_imanx_s</a> {
<a name="l05035"></a>05035 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05036"></a>05036 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html#a2ed0c6316a1b320ad59e94c2824b2eec">reserved_2_31</a>                : 30;
<a name="l05037"></a>05037     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html#af6f2d651d9ca7792c20cf9e6aeea2317">ie</a>                           : 1;  <span class="comment">/**&lt; Interrupt enable. */</span>
<a name="l05038"></a>05038     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html#ae7e4c8861153dab2526277306eb09a4a">ip</a>                           : 1;  <span class="comment">/**&lt; Interrupt pending. */</span>
<a name="l05039"></a>05039 <span class="preprocessor">#else</span>
<a name="l05040"></a><a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html#ae7e4c8861153dab2526277306eb09a4a">05040</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html#ae7e4c8861153dab2526277306eb09a4a">ip</a>                           : 1;
<a name="l05041"></a><a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html#af6f2d651d9ca7792c20cf9e6aeea2317">05041</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html#af6f2d651d9ca7792c20cf9e6aeea2317">ie</a>                           : 1;
<a name="l05042"></a><a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html#a2ed0c6316a1b320ad59e94c2824b2eec">05042</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html#a2ed0c6316a1b320ad59e94c2824b2eec">reserved_2_31</a>                : 30;
<a name="l05043"></a>05043 <span class="preprocessor">#endif</span>
<a name="l05044"></a>05044 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#a3e5ac4310eeeb359bdc2a77d6eac4673">s</a>;
<a name="l05045"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#a48fb4e65e661d5f52bbdaa1122f12dd9">05045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html">cvmx_usbdrdx_uahc_imanx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#a48fb4e65e661d5f52bbdaa1122f12dd9">cn70xx</a>;
<a name="l05046"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#aed1fb99c95286292b40026a6dd341335">05046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html">cvmx_usbdrdx_uahc_imanx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#aed1fb99c95286292b40026a6dd341335">cn70xxp1</a>;
<a name="l05047"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#ac871a5758089158d1125c0e9ba5f991a">05047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html">cvmx_usbdrdx_uahc_imanx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#ac871a5758089158d1125c0e9ba5f991a">cn73xx</a>;
<a name="l05048"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#ad7d9c83b1b47237dbc5e7c16fff18d44">05048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imanx_1_1cvmx__usbdrdx__uahc__imanx__s.html">cvmx_usbdrdx_uahc_imanx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html#ad7d9c83b1b47237dbc5e7c16fff18d44">cnf75xx</a>;
<a name="l05049"></a>05049 };
<a name="l05050"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a4f3942473286092db7807b42581736ed">05050</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html" title="cvmx_usbdrd::_uahc_iman#">cvmx_usbdrdx_uahc_imanx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__imanx.html" title="cvmx_usbdrd::_uahc_iman#">cvmx_usbdrdx_uahc_imanx_t</a>;
<a name="l05051"></a>05051 <span class="comment"></span>
<a name="l05052"></a>05052 <span class="comment">/**</span>
<a name="l05053"></a>05053 <span class="comment"> * cvmx_usbdrd#_uahc_imod#</span>
<a name="l05054"></a>05054 <span class="comment"> *</span>
<a name="l05055"></a>05055 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.2.</span>
<a name="l05056"></a>05056 <span class="comment"> *</span>
<a name="l05057"></a>05057 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05058"></a>05058 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05059"></a>05059 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05060"></a>05060 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l05061"></a>05061 <span class="comment"> */</span>
<a name="l05062"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html">05062</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html" title="cvmx_usbdrd::_uahc_imod#">cvmx_usbdrdx_uahc_imodx</a> {
<a name="l05063"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#abd30ffb639c844bfe786623d92e0f5e1">05063</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#abd30ffb639c844bfe786623d92e0f5e1">u32</a>;
<a name="l05064"></a><a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html">05064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html">cvmx_usbdrdx_uahc_imodx_s</a> {
<a name="l05065"></a>05065 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05066"></a>05066 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html#aa8fb17d1104fd4360dbc4c9df39f7dc5">imodc</a>                        : 16; <span class="comment">/**&lt; Interrupt moderation counter. */</span>
<a name="l05067"></a>05067     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html#a7587c008c69d9ee9736cb03c5bf6f17e">imodi</a>                        : 16; <span class="comment">/**&lt; Interrupt moderation interval. */</span>
<a name="l05068"></a>05068 <span class="preprocessor">#else</span>
<a name="l05069"></a><a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html#a7587c008c69d9ee9736cb03c5bf6f17e">05069</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html#a7587c008c69d9ee9736cb03c5bf6f17e">imodi</a>                        : 16;
<a name="l05070"></a><a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html#aa8fb17d1104fd4360dbc4c9df39f7dc5">05070</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html#aa8fb17d1104fd4360dbc4c9df39f7dc5">imodc</a>                        : 16;
<a name="l05071"></a>05071 <span class="preprocessor">#endif</span>
<a name="l05072"></a>05072 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#a98c4e072738ee3aede3fb6946e888386">s</a>;
<a name="l05073"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#a7cd52632443fff8ae9651d8c95314513">05073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html">cvmx_usbdrdx_uahc_imodx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#a7cd52632443fff8ae9651d8c95314513">cn70xx</a>;
<a name="l05074"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#a9c52eea7e2a5f4d26bfe3204e223ae89">05074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html">cvmx_usbdrdx_uahc_imodx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#a9c52eea7e2a5f4d26bfe3204e223ae89">cn70xxp1</a>;
<a name="l05075"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#af663a4ed54b58c9f188971d71581e68d">05075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html">cvmx_usbdrdx_uahc_imodx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#af663a4ed54b58c9f188971d71581e68d">cn73xx</a>;
<a name="l05076"></a><a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#add668ba958c27242d3fdbee926119106">05076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__imodx_1_1cvmx__usbdrdx__uahc__imodx__s.html">cvmx_usbdrdx_uahc_imodx_s</a>      <a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html#add668ba958c27242d3fdbee926119106">cnf75xx</a>;
<a name="l05077"></a>05077 };
<a name="l05078"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ad0d8bdba41d05b85ec42a0b00a8f8d3f">05078</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html" title="cvmx_usbdrd::_uahc_imod#">cvmx_usbdrdx_uahc_imodx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__imodx.html" title="cvmx_usbdrd::_uahc_imod#">cvmx_usbdrdx_uahc_imodx_t</a>;
<a name="l05079"></a>05079 <span class="comment"></span>
<a name="l05080"></a>05080 <span class="comment">/**</span>
<a name="l05081"></a>05081 <span class="comment"> * cvmx_usbdrd#_uahc_mfindex</span>
<a name="l05082"></a>05082 <span class="comment"> *</span>
<a name="l05083"></a>05083 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.1.</span>
<a name="l05084"></a>05084 <span class="comment"> *</span>
<a name="l05085"></a>05085 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05086"></a>05086 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05087"></a>05087 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05088"></a>05088 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l05089"></a>05089 <span class="comment"> */</span>
<a name="l05090"></a><a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html">05090</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html" title="cvmx_usbdrd::_uahc_mfindex">cvmx_usbdrdx_uahc_mfindex</a> {
<a name="l05091"></a><a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#aaa01cb3ae89e2ee77f27d2df44739456">05091</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#aaa01cb3ae89e2ee77f27d2df44739456">u32</a>;
<a name="l05092"></a><a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html">05092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html">cvmx_usbdrdx_uahc_mfindex_s</a> {
<a name="l05093"></a>05093 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05094"></a>05094 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html#a7dbe2e6bd1f9830d2ece23ae06389492">reserved_14_31</a>               : 18;
<a name="l05095"></a>05095     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html#a88f0b83edd763c433480ee4cc75dbda6">mfindex</a>                      : 14; <span class="comment">/**&lt; Microframe index. */</span>
<a name="l05096"></a>05096 <span class="preprocessor">#else</span>
<a name="l05097"></a><a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html#a88f0b83edd763c433480ee4cc75dbda6">05097</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html#a88f0b83edd763c433480ee4cc75dbda6">mfindex</a>                      : 14;
<a name="l05098"></a><a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html#a7dbe2e6bd1f9830d2ece23ae06389492">05098</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html#a7dbe2e6bd1f9830d2ece23ae06389492">reserved_14_31</a>               : 18;
<a name="l05099"></a>05099 <span class="preprocessor">#endif</span>
<a name="l05100"></a>05100 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#a68edbd3bb3197bf3b84d3d1f93d89757">s</a>;
<a name="l05101"></a><a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#a3146c462b3235d2b64c3c3696ee2e267">05101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html">cvmx_usbdrdx_uahc_mfindex_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#a3146c462b3235d2b64c3c3696ee2e267">cn70xx</a>;
<a name="l05102"></a><a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#ac1179ea9d8bf0424fa044b463b849083">05102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html">cvmx_usbdrdx_uahc_mfindex_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#ac1179ea9d8bf0424fa044b463b849083">cn70xxp1</a>;
<a name="l05103"></a><a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#af2edc14f53956024e9f6e427e6a302fb">05103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html">cvmx_usbdrdx_uahc_mfindex_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#af2edc14f53956024e9f6e427e6a302fb">cn73xx</a>;
<a name="l05104"></a><a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#a90372536cf8e9f8904622ff289774550">05104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__mfindex_1_1cvmx__usbdrdx__uahc__mfindex__s.html">cvmx_usbdrdx_uahc_mfindex_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html#a90372536cf8e9f8904622ff289774550">cnf75xx</a>;
<a name="l05105"></a>05105 };
<a name="l05106"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ab3b4d6a94172e0580c287438dc559538">05106</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html" title="cvmx_usbdrd::_uahc_mfindex">cvmx_usbdrdx_uahc_mfindex</a> <a class="code" href="unioncvmx__usbdrdx__uahc__mfindex.html" title="cvmx_usbdrd::_uahc_mfindex">cvmx_usbdrdx_uahc_mfindex_t</a>;
<a name="l05107"></a>05107 <span class="comment"></span>
<a name="l05108"></a>05108 <span class="comment">/**</span>
<a name="l05109"></a>05109 <span class="comment"> * cvmx_usbdrd#_uahc_pagesize</span>
<a name="l05110"></a>05110 <span class="comment"> *</span>
<a name="l05111"></a>05111 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.3.</span>
<a name="l05112"></a>05112 <span class="comment"> *</span>
<a name="l05113"></a>05113 <span class="comment"> */</span>
<a name="l05114"></a><a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html">05114</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html" title="cvmx_usbdrd::_uahc_pagesize">cvmx_usbdrdx_uahc_pagesize</a> {
<a name="l05115"></a><a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#a993c2917fcc19e0a43f1c14fb8ad3ea3">05115</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#a993c2917fcc19e0a43f1c14fb8ad3ea3">u32</a>;
<a name="l05116"></a><a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html">05116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html">cvmx_usbdrdx_uahc_pagesize_s</a> {
<a name="l05117"></a>05117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05118"></a>05118 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html#a139a3d4741c9d1c020dfadcd731ad850">reserved_16_31</a>               : 16;
<a name="l05119"></a>05119     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html#aa3433812909bbe95d5c29784fdd01d18">pagesize</a>                     : 16; <span class="comment">/**&lt; Page size. */</span>
<a name="l05120"></a>05120 <span class="preprocessor">#else</span>
<a name="l05121"></a><a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html#aa3433812909bbe95d5c29784fdd01d18">05121</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html#aa3433812909bbe95d5c29784fdd01d18">pagesize</a>                     : 16;
<a name="l05122"></a><a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html#a139a3d4741c9d1c020dfadcd731ad850">05122</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html#a139a3d4741c9d1c020dfadcd731ad850">reserved_16_31</a>               : 16;
<a name="l05123"></a>05123 <span class="preprocessor">#endif</span>
<a name="l05124"></a>05124 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#a25e8858b69656df0b39d16164b752d1a">s</a>;
<a name="l05125"></a><a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#a130c20e0b1183d04443acc6832d7783c">05125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html">cvmx_usbdrdx_uahc_pagesize_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#a130c20e0b1183d04443acc6832d7783c">cn70xx</a>;
<a name="l05126"></a><a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#adb8929b96e6c062fe255971a4c1d907c">05126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html">cvmx_usbdrdx_uahc_pagesize_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#adb8929b96e6c062fe255971a4c1d907c">cn70xxp1</a>;
<a name="l05127"></a><a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#a7d8cf01045a262a1d8b9ea9081470378">05127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html">cvmx_usbdrdx_uahc_pagesize_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#a7d8cf01045a262a1d8b9ea9081470378">cn73xx</a>;
<a name="l05128"></a><a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#aba5cd3dcf8ac3567a00625f8efca157f">05128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__pagesize_1_1cvmx__usbdrdx__uahc__pagesize__s.html">cvmx_usbdrdx_uahc_pagesize_s</a>   <a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html#aba5cd3dcf8ac3567a00625f8efca157f">cnf75xx</a>;
<a name="l05129"></a>05129 };
<a name="l05130"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a0647be3f7631ef8260de183231ddb923">05130</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html" title="cvmx_usbdrd::_uahc_pagesize">cvmx_usbdrdx_uahc_pagesize</a> <a class="code" href="unioncvmx__usbdrdx__uahc__pagesize.html" title="cvmx_usbdrd::_uahc_pagesize">cvmx_usbdrdx_uahc_pagesize_t</a>;
<a name="l05131"></a>05131 <span class="comment"></span>
<a name="l05132"></a>05132 <span class="comment">/**</span>
<a name="l05133"></a>05133 <span class="comment"> * cvmx_usbdrd#_uahc_porthlpmc_20#</span>
<a name="l05134"></a>05134 <span class="comment"> *</span>
<a name="l05135"></a>05135 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.1, section 5.4.11.2.</span>
<a name="l05136"></a>05136 <span class="comment"> *</span>
<a name="l05137"></a>05137 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05138"></a>05138 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05139"></a>05139 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05140"></a>05140 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l05141"></a>05141 <span class="comment"> */</span>
<a name="l05142"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html">05142</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html" title="cvmx_usbdrd::_uahc_porthlpmc_20#">cvmx_usbdrdx_uahc_porthlpmc_20x</a> {
<a name="l05143"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#a5e638ab9c331efd4540be3eb812f15de">05143</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#a5e638ab9c331efd4540be3eb812f15de">u32</a>;
<a name="l05144"></a><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html">05144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html">cvmx_usbdrdx_uahc_porthlpmc_20x_s</a> {
<a name="l05145"></a>05145 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05146"></a>05146 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#a875c883de84f4dbe6bc3cf1a1b308ee5">reserved_14_31</a>               : 18;
<a name="l05147"></a>05147     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#ac7dc9fc9cb4430afba909fc5830adf44">hirdd</a>                        : 4;  <span class="comment">/**&lt; See section 5.4.11.2 of the XHCI Spec 1.1.</span>
<a name="l05148"></a>05148 <span class="comment">                                                         If USBDRD()_UAHC_SUPTPRT2_DW2[BLC] = 0, then HIRD timing is applied to this field.</span>
<a name="l05149"></a>05149 <span class="comment">                                                         If USBDRD()_UAHC_SUPTPRT2_DW2[BLC] = 1, then BESL timing is applied to this field. */</span>
<a name="l05150"></a>05150     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#ac20fbfedd877a6d7d4edbacb67b3da93">l1_timeout</a>                   : 8;  <span class="comment">/**&lt; Timeout value for the L1 inactivity timer (LPM timer). This field is set to 0x0 by the</span>
<a name="l05151"></a>05151 <span class="comment">                                                         assertion of PR to 1. Refer to section 4.23.5.1.1.1 (in XHCI spec 1.1) for more</span>
<a name="l05152"></a>05152 <span class="comment">                                                         information on L1 Timeout operation.</span>
<a name="l05153"></a>05153 <span class="comment">                                                         The following are permissible values:</span>
<a name="l05154"></a>05154 <span class="comment">                                                         0x0 =  128 us. (default).</span>
<a name="l05155"></a>05155 <span class="comment">                                                         0x1 =  256 us.</span>
<a name="l05156"></a>05156 <span class="comment">                                                         0x2 =  512 us.</span>
<a name="l05157"></a>05157 <span class="comment">                                                         0x3 =  768 us.</span>
<a name="l05158"></a>05158 <span class="comment">                                                         _ ...</span>
<a name="l05159"></a>05159 <span class="comment">                                                         0xFF =  65280 us. */</span>
<a name="l05160"></a>05160     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#aef9ac14c86258096f55890aedb29ef14">hirdm</a>                        : 2;  <span class="comment">/**&lt; Host-initiated resume-duration mode. */</span>
<a name="l05161"></a>05161 <span class="preprocessor">#else</span>
<a name="l05162"></a><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#aef9ac14c86258096f55890aedb29ef14">05162</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#aef9ac14c86258096f55890aedb29ef14">hirdm</a>                        : 2;
<a name="l05163"></a><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#ac20fbfedd877a6d7d4edbacb67b3da93">05163</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#ac20fbfedd877a6d7d4edbacb67b3da93">l1_timeout</a>                   : 8;
<a name="l05164"></a><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#ac7dc9fc9cb4430afba909fc5830adf44">05164</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#ac7dc9fc9cb4430afba909fc5830adf44">hirdd</a>                        : 4;
<a name="l05165"></a><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#a875c883de84f4dbe6bc3cf1a1b308ee5">05165</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html#a875c883de84f4dbe6bc3cf1a1b308ee5">reserved_14_31</a>               : 18;
<a name="l05166"></a>05166 <span class="preprocessor">#endif</span>
<a name="l05167"></a>05167 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#a086604ab17dae1f2e9ef3e3666f09b33">s</a>;
<a name="l05168"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#a1202d3016cf329ef53466c998ffb3154">05168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html">cvmx_usbdrdx_uahc_porthlpmc_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#a1202d3016cf329ef53466c998ffb3154">cn70xx</a>;
<a name="l05169"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#a727739e2e1120216bffd9922e312d761">05169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html">cvmx_usbdrdx_uahc_porthlpmc_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#a727739e2e1120216bffd9922e312d761">cn70xxp1</a>;
<a name="l05170"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#afee62afe2cda2b15b030e06e28fafd01">05170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html">cvmx_usbdrdx_uahc_porthlpmc_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#afee62afe2cda2b15b030e06e28fafd01">cn73xx</a>;
<a name="l05171"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#a5218a3b705058b09a185c7c1618c07eb">05171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__20x_1_1cvmx__usbdrdx__uahc__porthlpmc__20x__s.html">cvmx_usbdrdx_uahc_porthlpmc_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html#a5218a3b705058b09a185c7c1618c07eb">cnf75xx</a>;
<a name="l05172"></a>05172 };
<a name="l05173"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a017a3f13f07c9a3bd17096dda5cb6c82">05173</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html" title="cvmx_usbdrd::_uahc_porthlpmc_20#">cvmx_usbdrdx_uahc_porthlpmc_20x</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__20x.html" title="cvmx_usbdrd::_uahc_porthlpmc_20#">cvmx_usbdrdx_uahc_porthlpmc_20x_t</a>;
<a name="l05174"></a>05174 <span class="comment"></span>
<a name="l05175"></a>05175 <span class="comment">/**</span>
<a name="l05176"></a>05176 <span class="comment"> * cvmx_usbdrd#_uahc_porthlpmc_ss#</span>
<a name="l05177"></a>05177 <span class="comment"> *</span>
<a name="l05178"></a>05178 <span class="comment"> * The USB3 port hardware LPM control register is reserved and shall be treated as RsvdP by</span>
<a name="l05179"></a>05179 <span class="comment"> * software. See xHCI specification v1.1 section 5.4.11.1.</span>
<a name="l05180"></a>05180 <span class="comment"> *</span>
<a name="l05181"></a>05181 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05182"></a>05182 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05183"></a>05183 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05184"></a>05184 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST].</span>
<a name="l05185"></a>05185 <span class="comment"> */</span>
<a name="l05186"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html">05186</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html" title="cvmx_usbdrd::_uahc_porthlpmc_ss#">cvmx_usbdrdx_uahc_porthlpmc_ssx</a> {
<a name="l05187"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#ad8238eef39e81adcaa28815e961296b4">05187</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#ad8238eef39e81adcaa28815e961296b4">u32</a>;
<a name="l05188"></a><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__ssx_1_1cvmx__usbdrdx__uahc__porthlpmc__ssx__s.html">05188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__ssx_1_1cvmx__usbdrdx__uahc__porthlpmc__ssx__s.html">cvmx_usbdrdx_uahc_porthlpmc_ssx_s</a> {
<a name="l05189"></a>05189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05190"></a>05190 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__ssx_1_1cvmx__usbdrdx__uahc__porthlpmc__ssx__s.html#adfcbc09267805f893ef632d9d3e5f6cc">reserved_0_31</a>                : 32;
<a name="l05191"></a>05191 <span class="preprocessor">#else</span>
<a name="l05192"></a><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__ssx_1_1cvmx__usbdrdx__uahc__porthlpmc__ssx__s.html#adfcbc09267805f893ef632d9d3e5f6cc">05192</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__ssx_1_1cvmx__usbdrdx__uahc__porthlpmc__ssx__s.html#adfcbc09267805f893ef632d9d3e5f6cc">reserved_0_31</a>                : 32;
<a name="l05193"></a>05193 <span class="preprocessor">#endif</span>
<a name="l05194"></a>05194 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#ae7ba409e8f8b67d80dcc4ce4aa471ec6">s</a>;
<a name="l05195"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#a26e76396ba5da8ce7a7b5e6de5b35e43">05195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__ssx_1_1cvmx__usbdrdx__uahc__porthlpmc__ssx__s.html">cvmx_usbdrdx_uahc_porthlpmc_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#a26e76396ba5da8ce7a7b5e6de5b35e43">cn70xx</a>;
<a name="l05196"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#a2a323ae0b707421faa2d42b00fef096a">05196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__ssx_1_1cvmx__usbdrdx__uahc__porthlpmc__ssx__s.html">cvmx_usbdrdx_uahc_porthlpmc_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#a2a323ae0b707421faa2d42b00fef096a">cn70xxp1</a>;
<a name="l05197"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#a2fc8acaa927f897c2dd0c11c53f6bbcd">05197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__ssx_1_1cvmx__usbdrdx__uahc__porthlpmc__ssx__s.html">cvmx_usbdrdx_uahc_porthlpmc_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#a2fc8acaa927f897c2dd0c11c53f6bbcd">cn73xx</a>;
<a name="l05198"></a><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#a7fd2e08c1b83e572449bd285ee252432">05198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__porthlpmc__ssx_1_1cvmx__usbdrdx__uahc__porthlpmc__ssx__s.html">cvmx_usbdrdx_uahc_porthlpmc_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html#a7fd2e08c1b83e572449bd285ee252432">cnf75xx</a>;
<a name="l05199"></a>05199 };
<a name="l05200"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8feb06f33c8501a6589299e215c4fa71">05200</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html" title="cvmx_usbdrd::_uahc_porthlpmc_ss#">cvmx_usbdrdx_uahc_porthlpmc_ssx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__porthlpmc__ssx.html" title="cvmx_usbdrd::_uahc_porthlpmc_ss#">cvmx_usbdrdx_uahc_porthlpmc_ssx_t</a>;
<a name="l05201"></a>05201 <span class="comment"></span>
<a name="l05202"></a>05202 <span class="comment">/**</span>
<a name="l05203"></a>05203 <span class="comment"> * cvmx_usbdrd#_uahc_portli_20#</span>
<a name="l05204"></a>05204 <span class="comment"> *</span>
<a name="l05205"></a>05205 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.10.</span>
<a name="l05206"></a>05206 <span class="comment"> *</span>
<a name="l05207"></a>05207 <span class="comment"> */</span>
<a name="l05208"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html">05208</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html" title="cvmx_usbdrd::_uahc_portli_20#">cvmx_usbdrdx_uahc_portli_20x</a> {
<a name="l05209"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#ad642983197aac130f3b55f4ee379c4c8">05209</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#ad642983197aac130f3b55f4ee379c4c8">u32</a>;
<a name="l05210"></a><a class="code" href="structcvmx__usbdrdx__uahc__portli__20x_1_1cvmx__usbdrdx__uahc__portli__20x__s.html">05210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__20x_1_1cvmx__usbdrdx__uahc__portli__20x__s.html">cvmx_usbdrdx_uahc_portli_20x_s</a> {
<a name="l05211"></a>05211 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05212"></a>05212 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portli__20x_1_1cvmx__usbdrdx__uahc__portli__20x__s.html#a472b9a11dfe5ca117d7df921008be184">reserved_0_31</a>                : 32;
<a name="l05213"></a>05213 <span class="preprocessor">#else</span>
<a name="l05214"></a><a class="code" href="structcvmx__usbdrdx__uahc__portli__20x_1_1cvmx__usbdrdx__uahc__portli__20x__s.html#a472b9a11dfe5ca117d7df921008be184">05214</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portli__20x_1_1cvmx__usbdrdx__uahc__portli__20x__s.html#a472b9a11dfe5ca117d7df921008be184">reserved_0_31</a>                : 32;
<a name="l05215"></a>05215 <span class="preprocessor">#endif</span>
<a name="l05216"></a>05216 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#a85934a6ad06f791f779d1f77f1077f77">s</a>;
<a name="l05217"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#a542a1707ea63d1dfe36d26aaa271d857">05217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__20x_1_1cvmx__usbdrdx__uahc__portli__20x__s.html">cvmx_usbdrdx_uahc_portli_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#a542a1707ea63d1dfe36d26aaa271d857">cn70xx</a>;
<a name="l05218"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#a13aad332d508c89e6ad9bb0aae71083f">05218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__20x_1_1cvmx__usbdrdx__uahc__portli__20x__s.html">cvmx_usbdrdx_uahc_portli_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#a13aad332d508c89e6ad9bb0aae71083f">cn70xxp1</a>;
<a name="l05219"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#ae168a9b3e8513fc7d35b8aa872fd98a9">05219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__20x_1_1cvmx__usbdrdx__uahc__portli__20x__s.html">cvmx_usbdrdx_uahc_portli_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#ae168a9b3e8513fc7d35b8aa872fd98a9">cn73xx</a>;
<a name="l05220"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#ac4536db9fd5cbf6b1d8a563814f28fec">05220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__20x_1_1cvmx__usbdrdx__uahc__portli__20x__s.html">cvmx_usbdrdx_uahc_portli_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html#ac4536db9fd5cbf6b1d8a563814f28fec">cnf75xx</a>;
<a name="l05221"></a>05221 };
<a name="l05222"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a999ee140d52d376400e4b1c9376a8b05">05222</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html" title="cvmx_usbdrd::_uahc_portli_20#">cvmx_usbdrdx_uahc_portli_20x</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__20x.html" title="cvmx_usbdrd::_uahc_portli_20#">cvmx_usbdrdx_uahc_portli_20x_t</a>;
<a name="l05223"></a>05223 <span class="comment"></span>
<a name="l05224"></a>05224 <span class="comment">/**</span>
<a name="l05225"></a>05225 <span class="comment"> * cvmx_usbdrd#_uahc_portli_ss#</span>
<a name="l05226"></a>05226 <span class="comment"> *</span>
<a name="l05227"></a>05227 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.10.</span>
<a name="l05228"></a>05228 <span class="comment"> *</span>
<a name="l05229"></a>05229 <span class="comment"> */</span>
<a name="l05230"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html">05230</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html" title="cvmx_usbdrd::_uahc_portli_ss#">cvmx_usbdrdx_uahc_portli_ssx</a> {
<a name="l05231"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a8d340c605bfb03c7caf5ad621a5ee2c2">05231</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a8d340c605bfb03c7caf5ad621a5ee2c2">u32</a>;
<a name="l05232"></a><a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html">05232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html">cvmx_usbdrdx_uahc_portli_ssx_s</a> {
<a name="l05233"></a>05233 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05234"></a>05234 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html#ae084fae5671a0fb20acdd797e56f4b17">reserved_16_31</a>               : 16;
<a name="l05235"></a>05235     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html#a2c768fd12034ac62cbc57673538548af">linkerrorcount</a>               : 16; <span class="comment">/**&lt; Link error count. */</span>
<a name="l05236"></a>05236 <span class="preprocessor">#else</span>
<a name="l05237"></a><a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html#a2c768fd12034ac62cbc57673538548af">05237</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html#a2c768fd12034ac62cbc57673538548af">linkerrorcount</a>               : 16;
<a name="l05238"></a><a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html#ae084fae5671a0fb20acdd797e56f4b17">05238</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html#ae084fae5671a0fb20acdd797e56f4b17">reserved_16_31</a>               : 16;
<a name="l05239"></a>05239 <span class="preprocessor">#endif</span>
<a name="l05240"></a>05240 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a1690cfc06de2c09d5fee4bc74c628bbd">s</a>;
<a name="l05241"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a825c01a0226d60e5cc468ceded5840aa">05241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html">cvmx_usbdrdx_uahc_portli_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a825c01a0226d60e5cc468ceded5840aa">cn70xx</a>;
<a name="l05242"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a57de0c0927893004d93c2da3b7cca16c">05242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html">cvmx_usbdrdx_uahc_portli_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a57de0c0927893004d93c2da3b7cca16c">cn70xxp1</a>;
<a name="l05243"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a396becce899e663dc6775938b1a8ec0f">05243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html">cvmx_usbdrdx_uahc_portli_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a396becce899e663dc6775938b1a8ec0f">cn73xx</a>;
<a name="l05244"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a019b73461b5506aa671cdf1fe462af27">05244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portli__ssx_1_1cvmx__usbdrdx__uahc__portli__ssx__s.html">cvmx_usbdrdx_uahc_portli_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html#a019b73461b5506aa671cdf1fe462af27">cnf75xx</a>;
<a name="l05245"></a>05245 };
<a name="l05246"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ae3339c63995ee73e8f388a5d1867aebe">05246</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html" title="cvmx_usbdrd::_uahc_portli_ss#">cvmx_usbdrdx_uahc_portli_ssx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portli__ssx.html" title="cvmx_usbdrd::_uahc_portli_ss#">cvmx_usbdrdx_uahc_portli_ssx_t</a>;
<a name="l05247"></a>05247 <span class="comment"></span>
<a name="l05248"></a>05248 <span class="comment">/**</span>
<a name="l05249"></a>05249 <span class="comment"> * cvmx_usbdrd#_uahc_portpmsc_20#</span>
<a name="l05250"></a>05250 <span class="comment"> *</span>
<a name="l05251"></a>05251 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.9.</span>
<a name="l05252"></a>05252 <span class="comment"> *</span>
<a name="l05253"></a>05253 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05254"></a>05254 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05255"></a>05255 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05256"></a>05256 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST].</span>
<a name="l05257"></a>05257 <span class="comment"> */</span>
<a name="l05258"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html">05258</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html" title="cvmx_usbdrd::_uahc_portpmsc_20#">cvmx_usbdrdx_uahc_portpmsc_20x</a> {
<a name="l05259"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#ac46d9167c06e074231c3fef9a7c22485">05259</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#ac46d9167c06e074231c3fef9a7c22485">u32</a>;
<a name="l05260"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html">05260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html">cvmx_usbdrdx_uahc_portpmsc_20x_s</a> {
<a name="l05261"></a>05261 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05262"></a>05262 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a836185ae3fb30c4daaf5935043980262">port_test_control</a>            : 4;  <span class="comment">/**&lt; Port test control. */</span>
<a name="l05263"></a>05263     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#aa1dc676ded2b4e7e3fc346004e0cde7f">reserved_17_27</a>               : 11;
<a name="l05264"></a>05264     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a037a8e1e47c1617015f1b51a292d096d">hle</a>                          : 1;  <span class="comment">/**&lt; Hardware LPM enable. */</span>
<a name="l05265"></a>05265     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a8f893e3337c875821bdc7638036bea88">l1_device_slot</a>               : 8;  <span class="comment">/**&lt; L1 device slot. */</span>
<a name="l05266"></a>05266     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a246d1c199b0fc58ac9818bd466eaf30a">hird</a>                         : 4;  <span class="comment">/**&lt; Host-initiated resume duration. */</span>
<a name="l05267"></a>05267     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a948eb4e75576cfd2f4580cf13c131dad">rwe</a>                          : 1;  <span class="comment">/**&lt; Remove wake enable. */</span>
<a name="l05268"></a>05268     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#aaf7de75d1c8d2676f168d6854503be0e">l1s</a>                          : 3;  <span class="comment">/**&lt; L1 status. */</span>
<a name="l05269"></a>05269 <span class="preprocessor">#else</span>
<a name="l05270"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#aaf7de75d1c8d2676f168d6854503be0e">05270</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#aaf7de75d1c8d2676f168d6854503be0e">l1s</a>                          : 3;
<a name="l05271"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a948eb4e75576cfd2f4580cf13c131dad">05271</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a948eb4e75576cfd2f4580cf13c131dad">rwe</a>                          : 1;
<a name="l05272"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a246d1c199b0fc58ac9818bd466eaf30a">05272</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a246d1c199b0fc58ac9818bd466eaf30a">hird</a>                         : 4;
<a name="l05273"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a8f893e3337c875821bdc7638036bea88">05273</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a8f893e3337c875821bdc7638036bea88">l1_device_slot</a>               : 8;
<a name="l05274"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a037a8e1e47c1617015f1b51a292d096d">05274</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a037a8e1e47c1617015f1b51a292d096d">hle</a>                          : 1;
<a name="l05275"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#aa1dc676ded2b4e7e3fc346004e0cde7f">05275</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#aa1dc676ded2b4e7e3fc346004e0cde7f">reserved_17_27</a>               : 11;
<a name="l05276"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a836185ae3fb30c4daaf5935043980262">05276</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html#a836185ae3fb30c4daaf5935043980262">port_test_control</a>            : 4;
<a name="l05277"></a>05277 <span class="preprocessor">#endif</span>
<a name="l05278"></a>05278 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#a85df85f609f91145a35f3189e0bb9b48">s</a>;
<a name="l05279"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#a8faa5e4b7d59094947e2c2210cfb0deb">05279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html">cvmx_usbdrdx_uahc_portpmsc_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#a8faa5e4b7d59094947e2c2210cfb0deb">cn70xx</a>;
<a name="l05280"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#a7c907e51766546f53a60df317ae87693">05280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html">cvmx_usbdrdx_uahc_portpmsc_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#a7c907e51766546f53a60df317ae87693">cn70xxp1</a>;
<a name="l05281"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#a60be407206502282ab23c64ed2efbe7b">05281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html">cvmx_usbdrdx_uahc_portpmsc_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#a60be407206502282ab23c64ed2efbe7b">cn73xx</a>;
<a name="l05282"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#a9310611390583337d515ab8b3dad7db1">05282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__20x_1_1cvmx__usbdrdx__uahc__portpmsc__20x__s.html">cvmx_usbdrdx_uahc_portpmsc_20x_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html#a9310611390583337d515ab8b3dad7db1">cnf75xx</a>;
<a name="l05283"></a>05283 };
<a name="l05284"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aaa69d2ecaf4bad03684ebcf080f6324b">05284</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html" title="cvmx_usbdrd::_uahc_portpmsc_20#">cvmx_usbdrdx_uahc_portpmsc_20x</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__20x.html" title="cvmx_usbdrd::_uahc_portpmsc_20#">cvmx_usbdrdx_uahc_portpmsc_20x_t</a>;
<a name="l05285"></a>05285 <span class="comment"></span>
<a name="l05286"></a>05286 <span class="comment">/**</span>
<a name="l05287"></a>05287 <span class="comment"> * cvmx_usbdrd#_uahc_portpmsc_ss#</span>
<a name="l05288"></a>05288 <span class="comment"> *</span>
<a name="l05289"></a>05289 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.9.</span>
<a name="l05290"></a>05290 <span class="comment"> *</span>
<a name="l05291"></a>05291 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05292"></a>05292 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05293"></a>05293 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05294"></a>05294 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST].</span>
<a name="l05295"></a>05295 <span class="comment"> */</span>
<a name="l05296"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html">05296</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html" title="cvmx_usbdrd::_uahc_portpmsc_ss#">cvmx_usbdrdx_uahc_portpmsc_ssx</a> {
<a name="l05297"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#a575e822da4402884bd66e0c681f06a8d">05297</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#a575e822da4402884bd66e0c681f06a8d">u32</a>;
<a name="l05298"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html">05298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html">cvmx_usbdrdx_uahc_portpmsc_ssx_s</a> {
<a name="l05299"></a>05299 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05300"></a>05300 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#a2aeb604df4dc5f23079c076c268f51c7">reserved_17_31</a>               : 15;
<a name="l05301"></a>05301     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#ae77bc02f9e99c9c2f1757080b9e91415">fla</a>                          : 1;  <span class="comment">/**&lt; Force link PM accept. */</span>
<a name="l05302"></a>05302     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#a5fc768ea3c3b290c2d13c6854c3044e8">u2_timeout</a>                   : 8;  <span class="comment">/**&lt; U2 timeout. */</span>
<a name="l05303"></a>05303     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#a65b83bb2e8fffe0e4fa1b7daacaf57dc">u1_timeout</a>                   : 8;  <span class="comment">/**&lt; U1 timeout. */</span>
<a name="l05304"></a>05304 <span class="preprocessor">#else</span>
<a name="l05305"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#a65b83bb2e8fffe0e4fa1b7daacaf57dc">05305</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#a65b83bb2e8fffe0e4fa1b7daacaf57dc">u1_timeout</a>                   : 8;
<a name="l05306"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#a5fc768ea3c3b290c2d13c6854c3044e8">05306</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#a5fc768ea3c3b290c2d13c6854c3044e8">u2_timeout</a>                   : 8;
<a name="l05307"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#ae77bc02f9e99c9c2f1757080b9e91415">05307</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#ae77bc02f9e99c9c2f1757080b9e91415">fla</a>                          : 1;
<a name="l05308"></a><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#a2aeb604df4dc5f23079c076c268f51c7">05308</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html#a2aeb604df4dc5f23079c076c268f51c7">reserved_17_31</a>               : 15;
<a name="l05309"></a>05309 <span class="preprocessor">#endif</span>
<a name="l05310"></a>05310 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#ac6ab5b98e01bd9e6dafa00e952fb2aa7">s</a>;
<a name="l05311"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#a6458c5a47ba99635fb2c1dce281e1b47">05311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html">cvmx_usbdrdx_uahc_portpmsc_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#a6458c5a47ba99635fb2c1dce281e1b47">cn70xx</a>;
<a name="l05312"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#ab308e1598d90ca785b6d07d0b9461f49">05312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html">cvmx_usbdrdx_uahc_portpmsc_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#ab308e1598d90ca785b6d07d0b9461f49">cn70xxp1</a>;
<a name="l05313"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#aee9a3bb4d644b7afffcd75dd6c821477">05313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html">cvmx_usbdrdx_uahc_portpmsc_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#aee9a3bb4d644b7afffcd75dd6c821477">cn73xx</a>;
<a name="l05314"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#af297bb2633bf925a8175cd3af2d3e14a">05314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portpmsc__ssx_1_1cvmx__usbdrdx__uahc__portpmsc__ssx__s.html">cvmx_usbdrdx_uahc_portpmsc_ssx_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html#af297bb2633bf925a8175cd3af2d3e14a">cnf75xx</a>;
<a name="l05315"></a>05315 };
<a name="l05316"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a8d3dcefba0372c9cc92b1d5b44590ed8">05316</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html" title="cvmx_usbdrd::_uahc_portpmsc_ss#">cvmx_usbdrdx_uahc_portpmsc_ssx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portpmsc__ssx.html" title="cvmx_usbdrd::_uahc_portpmsc_ss#">cvmx_usbdrdx_uahc_portpmsc_ssx_t</a>;
<a name="l05317"></a>05317 <span class="comment"></span>
<a name="l05318"></a>05318 <span class="comment">/**</span>
<a name="l05319"></a>05319 <span class="comment"> * cvmx_usbdrd#_uahc_portsc#</span>
<a name="l05320"></a>05320 <span class="comment"> *</span>
<a name="l05321"></a>05321 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.8. Port 1</span>
<a name="l05322"></a>05322 <span class="comment"> * is USB3.0 SuperSpeed link, Port 0 is USB2.0 high-speed/full-speed/low-speed link.</span>
<a name="l05323"></a>05323 <span class="comment"> *</span>
<a name="l05324"></a>05324 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05325"></a>05325 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05326"></a>05326 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05327"></a>05327 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST].</span>
<a name="l05328"></a>05328 <span class="comment"> */</span>
<a name="l05329"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html">05329</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html" title="cvmx_usbdrd::_uahc_portsc#">cvmx_usbdrdx_uahc_portscx</a> {
<a name="l05330"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#a2299e0807380e968d98235a012389923">05330</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#a2299e0807380e968d98235a012389923">u32</a>;
<a name="l05331"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html">05331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html">cvmx_usbdrdx_uahc_portscx_s</a> {
<a name="l05332"></a>05332 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05333"></a>05333 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a0bf9e57616983cf169824d933e8916da">wpr</a>                          : 1;  <span class="comment">/**&lt; Warm port reset. */</span>
<a name="l05334"></a>05334     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a1008368bb1612402f9403f84548814a6">dr</a>                           : 1;  <span class="comment">/**&lt; Device removable. */</span>
<a name="l05335"></a>05335     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a293fc76d66480d9e8f0a7436dc0cc309">reserved_28_29</a>               : 2;
<a name="l05336"></a>05336     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aeefe0f829faffc6bb7aea08bdb291086">woe</a>                          : 1;  <span class="comment">/**&lt; Wake on overcurrent enable. */</span>
<a name="l05337"></a>05337     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#ab381cbad9d4668766c55b2a4700c40c5">wde</a>                          : 1;  <span class="comment">/**&lt; Wake on disconnect enable. */</span>
<a name="l05338"></a>05338     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a0a867f883731509994b991c25d872822">wce</a>                          : 1;  <span class="comment">/**&lt; Wake on connect enable. */</span>
<a name="l05339"></a>05339     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a608c2b4dff3811a77794333ceaa2a7e1">cas</a>                          : 1;  <span class="comment">/**&lt; Cold attach status. */</span>
<a name="l05340"></a>05340     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a609bda92a7a38955f850d9e10b30d7cf">cec</a>                          : 1;  <span class="comment">/**&lt; Port configuration error change. */</span>
<a name="l05341"></a>05341     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a6231fcdd4044ffcb19e0cdb082c38292">plc</a>                          : 1;  <span class="comment">/**&lt; Port link state change. */</span>
<a name="l05342"></a>05342     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a7e22e1d9c696ed2562946320e523d7ca">prc</a>                          : 1;  <span class="comment">/**&lt; Port reset change. */</span>
<a name="l05343"></a>05343     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aea31b5f7dd423ef217935f2e0a5a0fef">occ</a>                          : 1;  <span class="comment">/**&lt; Overcurrent change. */</span>
<a name="l05344"></a>05344     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a7b7fc7a090865925b0beae7788ad0d23">wrc</a>                          : 1;  <span class="comment">/**&lt; Warm port reset change. */</span>
<a name="l05345"></a>05345     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a62cb708bbc7d98fa0391f526358b07a5">pec</a>                          : 1;  <span class="comment">/**&lt; Port enabled/disabled change. */</span>
<a name="l05346"></a>05346     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#adc94f0a13dced5a934055981a795a262">csc</a>                          : 1;  <span class="comment">/**&lt; Connect status change. */</span>
<a name="l05347"></a>05347     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aa04d3625551d962f914e6ee62244d7b8">lws</a>                          : 1;  <span class="comment">/**&lt; Port link state write strobe. */</span>
<a name="l05348"></a>05348     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a2cac2a38e300f7539e60006fbfa4feb5">pic</a>                          : 2;  <span class="comment">/**&lt; Port indicator control. */</span>
<a name="l05349"></a>05349     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#ad038cc83fc14e53542f67972b1ecfdc8">portspeed</a>                    : 4;  <span class="comment">/**&lt; Port speed. */</span>
<a name="l05350"></a>05350     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a76edeefac4e8622f684b45dc1727a808">pp</a>                           : 1;  <span class="comment">/**&lt; Port power. */</span>
<a name="l05351"></a>05351     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#afae73b2f548a4b8d6297dbc7af23ce8a">pls</a>                          : 4;  <span class="comment">/**&lt; Port link state. */</span>
<a name="l05352"></a>05352     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a56d18728be5cafc52b28c14a01854b5a">pr</a>                           : 1;  <span class="comment">/**&lt; Port reset. */</span>
<a name="l05353"></a>05353     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aa7aa8c4daf478ca07377a5f1fa2095a0">oca</a>                          : 1;  <span class="comment">/**&lt; Overcurrent active. */</span>
<a name="l05354"></a>05354     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a0b80e68bfe3032efc57ffaf6a6031f02">reserved_2_2</a>                 : 1;
<a name="l05355"></a>05355     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a4da652e1cf688b4c6a3ab20e66553ec1">ped</a>                          : 1;  <span class="comment">/**&lt; Port enabled/disabled. */</span>
<a name="l05356"></a>05356     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a7f13cd0e7b62240adec42b5c0bd668db">ccs</a>                          : 1;  <span class="comment">/**&lt; Current connect status. */</span>
<a name="l05357"></a>05357 <span class="preprocessor">#else</span>
<a name="l05358"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a7f13cd0e7b62240adec42b5c0bd668db">05358</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a7f13cd0e7b62240adec42b5c0bd668db">ccs</a>                          : 1;
<a name="l05359"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a4da652e1cf688b4c6a3ab20e66553ec1">05359</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a4da652e1cf688b4c6a3ab20e66553ec1">ped</a>                          : 1;
<a name="l05360"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a0b80e68bfe3032efc57ffaf6a6031f02">05360</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a0b80e68bfe3032efc57ffaf6a6031f02">reserved_2_2</a>                 : 1;
<a name="l05361"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aa7aa8c4daf478ca07377a5f1fa2095a0">05361</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aa7aa8c4daf478ca07377a5f1fa2095a0">oca</a>                          : 1;
<a name="l05362"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a56d18728be5cafc52b28c14a01854b5a">05362</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a56d18728be5cafc52b28c14a01854b5a">pr</a>                           : 1;
<a name="l05363"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#afae73b2f548a4b8d6297dbc7af23ce8a">05363</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#afae73b2f548a4b8d6297dbc7af23ce8a">pls</a>                          : 4;
<a name="l05364"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a76edeefac4e8622f684b45dc1727a808">05364</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a76edeefac4e8622f684b45dc1727a808">pp</a>                           : 1;
<a name="l05365"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#ad038cc83fc14e53542f67972b1ecfdc8">05365</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#ad038cc83fc14e53542f67972b1ecfdc8">portspeed</a>                    : 4;
<a name="l05366"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a2cac2a38e300f7539e60006fbfa4feb5">05366</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a2cac2a38e300f7539e60006fbfa4feb5">pic</a>                          : 2;
<a name="l05367"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aa04d3625551d962f914e6ee62244d7b8">05367</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aa04d3625551d962f914e6ee62244d7b8">lws</a>                          : 1;
<a name="l05368"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#adc94f0a13dced5a934055981a795a262">05368</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#adc94f0a13dced5a934055981a795a262">csc</a>                          : 1;
<a name="l05369"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a62cb708bbc7d98fa0391f526358b07a5">05369</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a62cb708bbc7d98fa0391f526358b07a5">pec</a>                          : 1;
<a name="l05370"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a7b7fc7a090865925b0beae7788ad0d23">05370</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a7b7fc7a090865925b0beae7788ad0d23">wrc</a>                          : 1;
<a name="l05371"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aea31b5f7dd423ef217935f2e0a5a0fef">05371</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aea31b5f7dd423ef217935f2e0a5a0fef">occ</a>                          : 1;
<a name="l05372"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a7e22e1d9c696ed2562946320e523d7ca">05372</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a7e22e1d9c696ed2562946320e523d7ca">prc</a>                          : 1;
<a name="l05373"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a6231fcdd4044ffcb19e0cdb082c38292">05373</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a6231fcdd4044ffcb19e0cdb082c38292">plc</a>                          : 1;
<a name="l05374"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a609bda92a7a38955f850d9e10b30d7cf">05374</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a609bda92a7a38955f850d9e10b30d7cf">cec</a>                          : 1;
<a name="l05375"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a608c2b4dff3811a77794333ceaa2a7e1">05375</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a608c2b4dff3811a77794333ceaa2a7e1">cas</a>                          : 1;
<a name="l05376"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a0a867f883731509994b991c25d872822">05376</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a0a867f883731509994b991c25d872822">wce</a>                          : 1;
<a name="l05377"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#ab381cbad9d4668766c55b2a4700c40c5">05377</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#ab381cbad9d4668766c55b2a4700c40c5">wde</a>                          : 1;
<a name="l05378"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aeefe0f829faffc6bb7aea08bdb291086">05378</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#aeefe0f829faffc6bb7aea08bdb291086">woe</a>                          : 1;
<a name="l05379"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a293fc76d66480d9e8f0a7436dc0cc309">05379</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a293fc76d66480d9e8f0a7436dc0cc309">reserved_28_29</a>               : 2;
<a name="l05380"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a1008368bb1612402f9403f84548814a6">05380</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a1008368bb1612402f9403f84548814a6">dr</a>                           : 1;
<a name="l05381"></a><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a0bf9e57616983cf169824d933e8916da">05381</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html#a0bf9e57616983cf169824d933e8916da">wpr</a>                          : 1;
<a name="l05382"></a>05382 <span class="preprocessor">#endif</span>
<a name="l05383"></a>05383 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#ac59f32ad06e4991f8be39e5c0e785fb4">s</a>;
<a name="l05384"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#a0e0240fa29b435f813edf17758c245e5">05384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html">cvmx_usbdrdx_uahc_portscx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#a0e0240fa29b435f813edf17758c245e5">cn70xx</a>;
<a name="l05385"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#abc9bca89287b4992897966d927797821">05385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html">cvmx_usbdrdx_uahc_portscx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#abc9bca89287b4992897966d927797821">cn70xxp1</a>;
<a name="l05386"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#a625aa4836fe51bdfbcbc897faab58015">05386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html">cvmx_usbdrdx_uahc_portscx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#a625aa4836fe51bdfbcbc897faab58015">cn73xx</a>;
<a name="l05387"></a><a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#a29670c407641dcad9b4daf181c3eb9c3">05387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__portscx_1_1cvmx__usbdrdx__uahc__portscx__s.html">cvmx_usbdrdx_uahc_portscx_s</a>    <a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html#a29670c407641dcad9b4daf181c3eb9c3">cnf75xx</a>;
<a name="l05388"></a>05388 };
<a name="l05389"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aa86bc2e70d4540c4d9350b382dc4e17a">05389</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html" title="cvmx_usbdrd::_uahc_portsc#">cvmx_usbdrdx_uahc_portscx</a> <a class="code" href="unioncvmx__usbdrdx__uahc__portscx.html" title="cvmx_usbdrd::_uahc_portsc#">cvmx_usbdrdx_uahc_portscx_t</a>;
<a name="l05390"></a>05390 <span class="comment"></span>
<a name="l05391"></a>05391 <span class="comment">/**</span>
<a name="l05392"></a>05392 <span class="comment"> * cvmx_usbdrd#_uahc_rtsoff</span>
<a name="l05393"></a>05393 <span class="comment"> *</span>
<a name="l05394"></a>05394 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.8.</span>
<a name="l05395"></a>05395 <span class="comment"> *</span>
<a name="l05396"></a>05396 <span class="comment"> */</span>
<a name="l05397"></a><a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html">05397</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html" title="cvmx_usbdrd::_uahc_rtsoff">cvmx_usbdrdx_uahc_rtsoff</a> {
<a name="l05398"></a><a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#acc36beb4ed439304d93e251a52641b70">05398</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#acc36beb4ed439304d93e251a52641b70">u32</a>;
<a name="l05399"></a><a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html">05399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html">cvmx_usbdrdx_uahc_rtsoff_s</a> {
<a name="l05400"></a>05400 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05401"></a>05401 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html#a2d61f4ac5c4f4c2b4211eb3bae488a2f">rtsoff</a>                       : 27; <span class="comment">/**&lt; Runtime register-space offset. */</span>
<a name="l05402"></a>05402     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html#abc7e067b63c08e7789ecc3b07aca5852">reserved_0_4</a>                 : 5;
<a name="l05403"></a>05403 <span class="preprocessor">#else</span>
<a name="l05404"></a><a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html#abc7e067b63c08e7789ecc3b07aca5852">05404</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html#abc7e067b63c08e7789ecc3b07aca5852">reserved_0_4</a>                 : 5;
<a name="l05405"></a><a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html#a2d61f4ac5c4f4c2b4211eb3bae488a2f">05405</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html#a2d61f4ac5c4f4c2b4211eb3bae488a2f">rtsoff</a>                       : 27;
<a name="l05406"></a>05406 <span class="preprocessor">#endif</span>
<a name="l05407"></a>05407 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#a1ff9a383521c1e8324c93816455c6fd7">s</a>;
<a name="l05408"></a><a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#aee02c7771ffd161556cdfd237c919b5c">05408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html">cvmx_usbdrdx_uahc_rtsoff_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#aee02c7771ffd161556cdfd237c919b5c">cn70xx</a>;
<a name="l05409"></a><a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#a6f36513ff888c4983fcf9a28692adbbe">05409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html">cvmx_usbdrdx_uahc_rtsoff_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#a6f36513ff888c4983fcf9a28692adbbe">cn70xxp1</a>;
<a name="l05410"></a><a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#a470cec8db1d32d757d01f4ff538c7326">05410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html">cvmx_usbdrdx_uahc_rtsoff_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#a470cec8db1d32d757d01f4ff538c7326">cn73xx</a>;
<a name="l05411"></a><a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#aca694122e94a9946b304c8b91d4652c9">05411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__rtsoff_1_1cvmx__usbdrdx__uahc__rtsoff__s.html">cvmx_usbdrdx_uahc_rtsoff_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html#aca694122e94a9946b304c8b91d4652c9">cnf75xx</a>;
<a name="l05412"></a>05412 };
<a name="l05413"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a4e8d216fdb1a7bd91a42e2b5000e6856">05413</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html" title="cvmx_usbdrd::_uahc_rtsoff">cvmx_usbdrdx_uahc_rtsoff</a> <a class="code" href="unioncvmx__usbdrdx__uahc__rtsoff.html" title="cvmx_usbdrd::_uahc_rtsoff">cvmx_usbdrdx_uahc_rtsoff_t</a>;
<a name="l05414"></a>05414 <span class="comment"></span>
<a name="l05415"></a>05415 <span class="comment">/**</span>
<a name="l05416"></a>05416 <span class="comment"> * cvmx_usbdrd#_uahc_suptprt2_dw0</span>
<a name="l05417"></a>05417 <span class="comment"> *</span>
<a name="l05418"></a>05418 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l05419"></a>05419 <span class="comment"> *</span>
<a name="l05420"></a>05420 <span class="comment"> */</span>
<a name="l05421"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html">05421</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html" title="cvmx_usbdrd::_uahc_suptprt2_dw0">cvmx_usbdrdx_uahc_suptprt2_dw0</a> {
<a name="l05422"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#a1c89fd493c0b3363d00b25fdf0a12936">05422</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#a1c89fd493c0b3363d00b25fdf0a12936">u32</a>;
<a name="l05423"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html">05423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html">cvmx_usbdrdx_uahc_suptprt2_dw0_s</a> {
<a name="l05424"></a>05424 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05425"></a>05425 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#a4c69b95a5f440090ff3bb8915132f741">majorrev</a>                     : 8;  <span class="comment">/**&lt; Major revision. */</span>
<a name="l05426"></a>05426     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#a37aab877f57ff5fb208ba54ec2f8637b">minorrev</a>                     : 8;  <span class="comment">/**&lt; Minor revision. */</span>
<a name="l05427"></a>05427     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#ae7e1b5c67cec3ebe0ad9319d21411850">nextcapptr</a>                   : 8;  <span class="comment">/**&lt; Next capability pointer. */</span>
<a name="l05428"></a>05428     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#ac20c7bc197359edc40e407d3c1bcd80b">capid</a>                        : 8;  <span class="comment">/**&lt; Capability ID = supported protocol. */</span>
<a name="l05429"></a>05429 <span class="preprocessor">#else</span>
<a name="l05430"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#ac20c7bc197359edc40e407d3c1bcd80b">05430</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#ac20c7bc197359edc40e407d3c1bcd80b">capid</a>                        : 8;
<a name="l05431"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#ae7e1b5c67cec3ebe0ad9319d21411850">05431</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#ae7e1b5c67cec3ebe0ad9319d21411850">nextcapptr</a>                   : 8;
<a name="l05432"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#a37aab877f57ff5fb208ba54ec2f8637b">05432</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#a37aab877f57ff5fb208ba54ec2f8637b">minorrev</a>                     : 8;
<a name="l05433"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#a4c69b95a5f440090ff3bb8915132f741">05433</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html#a4c69b95a5f440090ff3bb8915132f741">majorrev</a>                     : 8;
<a name="l05434"></a>05434 <span class="preprocessor">#endif</span>
<a name="l05435"></a>05435 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#aff94e16d0f2dfbb5e9660c843af7ccd6">s</a>;
<a name="l05436"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#a5e1599f427512b0b7286b7f26020004c">05436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html">cvmx_usbdrdx_uahc_suptprt2_dw0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#a5e1599f427512b0b7286b7f26020004c">cn70xx</a>;
<a name="l05437"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#aea6a2f572770b769e64448ccf6e968c9">05437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html">cvmx_usbdrdx_uahc_suptprt2_dw0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#aea6a2f572770b769e64448ccf6e968c9">cn70xxp1</a>;
<a name="l05438"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#a8d5a76c6fc35e370c983b1bcf1cdf566">05438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html">cvmx_usbdrdx_uahc_suptprt2_dw0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#a8d5a76c6fc35e370c983b1bcf1cdf566">cn73xx</a>;
<a name="l05439"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#ab5b598c70bde4184c7c1a2f140a82048">05439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw0_1_1cvmx__usbdrdx__uahc__suptprt2__dw0__s.html">cvmx_usbdrdx_uahc_suptprt2_dw0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html#ab5b598c70bde4184c7c1a2f140a82048">cnf75xx</a>;
<a name="l05440"></a>05440 };
<a name="l05441"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ae0c42080eec59bfd3e1ca2056e60b8f6">05441</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html" title="cvmx_usbdrd::_uahc_suptprt2_dw0">cvmx_usbdrdx_uahc_suptprt2_dw0</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw0.html" title="cvmx_usbdrd::_uahc_suptprt2_dw0">cvmx_usbdrdx_uahc_suptprt2_dw0_t</a>;
<a name="l05442"></a>05442 <span class="comment"></span>
<a name="l05443"></a>05443 <span class="comment">/**</span>
<a name="l05444"></a>05444 <span class="comment"> * cvmx_usbdrd#_uahc_suptprt2_dw1</span>
<a name="l05445"></a>05445 <span class="comment"> *</span>
<a name="l05446"></a>05446 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l05447"></a>05447 <span class="comment"> *</span>
<a name="l05448"></a>05448 <span class="comment"> */</span>
<a name="l05449"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html">05449</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html" title="cvmx_usbdrd::_uahc_suptprt2_dw1">cvmx_usbdrdx_uahc_suptprt2_dw1</a> {
<a name="l05450"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#a515f74b79115dbcd9be4f948e7808361">05450</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#a515f74b79115dbcd9be4f948e7808361">u32</a>;
<a name="l05451"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw1_1_1cvmx__usbdrdx__uahc__suptprt2__dw1__s.html">05451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw1_1_1cvmx__usbdrdx__uahc__suptprt2__dw1__s.html">cvmx_usbdrdx_uahc_suptprt2_dw1_s</a> {
<a name="l05452"></a>05452 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05453"></a>05453 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw1_1_1cvmx__usbdrdx__uahc__suptprt2__dw1__s.html#a5dd3319202f13b2cc5edfba968ad8b8c">name</a>                         : 32; <span class="comment">/**&lt; Name string: &apos;USB&apos;. */</span>
<a name="l05454"></a>05454 <span class="preprocessor">#else</span>
<a name="l05455"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw1_1_1cvmx__usbdrdx__uahc__suptprt2__dw1__s.html#a5dd3319202f13b2cc5edfba968ad8b8c">05455</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw1_1_1cvmx__usbdrdx__uahc__suptprt2__dw1__s.html#a5dd3319202f13b2cc5edfba968ad8b8c">name</a>                         : 32;
<a name="l05456"></a>05456 <span class="preprocessor">#endif</span>
<a name="l05457"></a>05457 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#a79538a1cd431632388ec95f091c2b883">s</a>;
<a name="l05458"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#a616cfa0ee5c609b04ddfda9ff3593c6d">05458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw1_1_1cvmx__usbdrdx__uahc__suptprt2__dw1__s.html">cvmx_usbdrdx_uahc_suptprt2_dw1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#a616cfa0ee5c609b04ddfda9ff3593c6d">cn70xx</a>;
<a name="l05459"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#a501de47ef9599da95e59b950e589c0b5">05459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw1_1_1cvmx__usbdrdx__uahc__suptprt2__dw1__s.html">cvmx_usbdrdx_uahc_suptprt2_dw1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#a501de47ef9599da95e59b950e589c0b5">cn70xxp1</a>;
<a name="l05460"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#afdbd9ecf8a9b61da84b3333fb093eab6">05460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw1_1_1cvmx__usbdrdx__uahc__suptprt2__dw1__s.html">cvmx_usbdrdx_uahc_suptprt2_dw1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#afdbd9ecf8a9b61da84b3333fb093eab6">cn73xx</a>;
<a name="l05461"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#ae825af63e6a9187448d91da18d13baf3">05461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw1_1_1cvmx__usbdrdx__uahc__suptprt2__dw1__s.html">cvmx_usbdrdx_uahc_suptprt2_dw1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html#ae825af63e6a9187448d91da18d13baf3">cnf75xx</a>;
<a name="l05462"></a>05462 };
<a name="l05463"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a56a2937e95f2814b528049d995dff4a9">05463</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html" title="cvmx_usbdrd::_uahc_suptprt2_dw1">cvmx_usbdrdx_uahc_suptprt2_dw1</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw1.html" title="cvmx_usbdrd::_uahc_suptprt2_dw1">cvmx_usbdrdx_uahc_suptprt2_dw1_t</a>;
<a name="l05464"></a>05464 <span class="comment"></span>
<a name="l05465"></a>05465 <span class="comment">/**</span>
<a name="l05466"></a>05466 <span class="comment"> * cvmx_usbdrd#_uahc_suptprt2_dw2</span>
<a name="l05467"></a>05467 <span class="comment"> *</span>
<a name="l05468"></a>05468 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l05469"></a>05469 <span class="comment"> *</span>
<a name="l05470"></a>05470 <span class="comment"> */</span>
<a name="l05471"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html">05471</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html" title="cvmx_usbdrd::_uahc_suptprt2_dw2">cvmx_usbdrdx_uahc_suptprt2_dw2</a> {
<a name="l05472"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#a40586c5a989ba31ac7d2bc9a50eed48d">05472</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#a40586c5a989ba31ac7d2bc9a50eed48d">u32</a>;
<a name="l05473"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html">05473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html">cvmx_usbdrdx_uahc_suptprt2_dw2_s</a> {
<a name="l05474"></a>05474 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05475"></a>05475 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a6b6f794b39692745aeeb627d65eaaae9">psic</a>                         : 4;  <span class="comment">/**&lt; Protocol speed ID count. */</span>
<a name="l05476"></a>05476     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a4c99e05472831b88a33aa8ff3fb52b3a">reserved_21_27</a>               : 7;
<a name="l05477"></a>05477     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a3795b507637cea146e95771d6f8e89a9">blc</a>                          : 1;  <span class="comment">/**&lt; BESL LPM capability. */</span>
<a name="l05478"></a>05478     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#ae4d50e53657dfe07b37ddd7cb43491e6">hlc</a>                          : 1;  <span class="comment">/**&lt; Hardware LMP capability. */</span>
<a name="l05479"></a>05479     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a2cf5c511f72cbd1b30b428dd1659f5cd">ihi</a>                          : 1;  <span class="comment">/**&lt; Integrated hub implemented. */</span>
<a name="l05480"></a>05480     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a5a98a48b61a5ae919eef3f6fc1846eee">hso</a>                          : 1;  <span class="comment">/**&lt; High-speed only. */</span>
<a name="l05481"></a>05481     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#aee2bdaccbd45961c869c06284a51935a">reserved_16_16</a>               : 1;
<a name="l05482"></a>05482     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#ae58676a43fcc47e0b52b576aaa605304">compatprtcnt</a>                 : 8;  <span class="comment">/**&lt; Compatible port count. */</span>
<a name="l05483"></a>05483     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a19008507d33bdecdaa3ae8c70d380514">compatprtoff</a>                 : 8;  <span class="comment">/**&lt; Compatible port offset. */</span>
<a name="l05484"></a>05484 <span class="preprocessor">#else</span>
<a name="l05485"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a19008507d33bdecdaa3ae8c70d380514">05485</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a19008507d33bdecdaa3ae8c70d380514">compatprtoff</a>                 : 8;
<a name="l05486"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#ae58676a43fcc47e0b52b576aaa605304">05486</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#ae58676a43fcc47e0b52b576aaa605304">compatprtcnt</a>                 : 8;
<a name="l05487"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#aee2bdaccbd45961c869c06284a51935a">05487</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#aee2bdaccbd45961c869c06284a51935a">reserved_16_16</a>               : 1;
<a name="l05488"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a5a98a48b61a5ae919eef3f6fc1846eee">05488</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a5a98a48b61a5ae919eef3f6fc1846eee">hso</a>                          : 1;
<a name="l05489"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a2cf5c511f72cbd1b30b428dd1659f5cd">05489</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a2cf5c511f72cbd1b30b428dd1659f5cd">ihi</a>                          : 1;
<a name="l05490"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#ae4d50e53657dfe07b37ddd7cb43491e6">05490</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#ae4d50e53657dfe07b37ddd7cb43491e6">hlc</a>                          : 1;
<a name="l05491"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a3795b507637cea146e95771d6f8e89a9">05491</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a3795b507637cea146e95771d6f8e89a9">blc</a>                          : 1;
<a name="l05492"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a4c99e05472831b88a33aa8ff3fb52b3a">05492</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a4c99e05472831b88a33aa8ff3fb52b3a">reserved_21_27</a>               : 7;
<a name="l05493"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a6b6f794b39692745aeeb627d65eaaae9">05493</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html#a6b6f794b39692745aeeb627d65eaaae9">psic</a>                         : 4;
<a name="l05494"></a>05494 <span class="preprocessor">#endif</span>
<a name="l05495"></a>05495 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#ad2b5a48dbaa5db792c5874ed1f1c47fd">s</a>;
<a name="l05496"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#a6dfaf4f19b2e015ec4de0d9a588e70e5">05496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html">cvmx_usbdrdx_uahc_suptprt2_dw2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#a6dfaf4f19b2e015ec4de0d9a588e70e5">cn70xx</a>;
<a name="l05497"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#a16802ff70ff2c8932caa0f8a76d39991">05497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html">cvmx_usbdrdx_uahc_suptprt2_dw2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#a16802ff70ff2c8932caa0f8a76d39991">cn70xxp1</a>;
<a name="l05498"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#acc000aed04318651a62c7e8edc241a94">05498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html">cvmx_usbdrdx_uahc_suptprt2_dw2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#acc000aed04318651a62c7e8edc241a94">cn73xx</a>;
<a name="l05499"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#ac0bff5e1bb6f1eeb8311cd41546bb7af">05499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw2_1_1cvmx__usbdrdx__uahc__suptprt2__dw2__s.html">cvmx_usbdrdx_uahc_suptprt2_dw2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html#ac0bff5e1bb6f1eeb8311cd41546bb7af">cnf75xx</a>;
<a name="l05500"></a>05500 };
<a name="l05501"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a08e3c9176ce3e2116eb0636068c8a83d">05501</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html" title="cvmx_usbdrd::_uahc_suptprt2_dw2">cvmx_usbdrdx_uahc_suptprt2_dw2</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw2.html" title="cvmx_usbdrd::_uahc_suptprt2_dw2">cvmx_usbdrdx_uahc_suptprt2_dw2_t</a>;
<a name="l05502"></a>05502 <span class="comment"></span>
<a name="l05503"></a>05503 <span class="comment">/**</span>
<a name="l05504"></a>05504 <span class="comment"> * cvmx_usbdrd#_uahc_suptprt2_dw3</span>
<a name="l05505"></a>05505 <span class="comment"> *</span>
<a name="l05506"></a>05506 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.1, section 7.2.</span>
<a name="l05507"></a>05507 <span class="comment"> *</span>
<a name="l05508"></a>05508 <span class="comment"> */</span>
<a name="l05509"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html">05509</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html" title="cvmx_usbdrd::_uahc_suptprt2_dw3">cvmx_usbdrdx_uahc_suptprt2_dw3</a> {
<a name="l05510"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#a8e1d5140e6aca05cd100fbcc159dc04e">05510</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#a8e1d5140e6aca05cd100fbcc159dc04e">u32</a>;
<a name="l05511"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html">05511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html">cvmx_usbdrdx_uahc_suptprt2_dw3_s</a> {
<a name="l05512"></a>05512 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05513"></a>05513 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html#ab1be4138a4b917846db44ba9b04d6ff3">reserved_5_31</a>                : 27;
<a name="l05514"></a>05514     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html#a99a764bae4a9184a42a9570eb43acaaf">protslottype</a>                 : 5;  <span class="comment">/**&lt; Protocol slot type. */</span>
<a name="l05515"></a>05515 <span class="preprocessor">#else</span>
<a name="l05516"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html#a99a764bae4a9184a42a9570eb43acaaf">05516</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html#a99a764bae4a9184a42a9570eb43acaaf">protslottype</a>                 : 5;
<a name="l05517"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html#ab1be4138a4b917846db44ba9b04d6ff3">05517</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html#ab1be4138a4b917846db44ba9b04d6ff3">reserved_5_31</a>                : 27;
<a name="l05518"></a>05518 <span class="preprocessor">#endif</span>
<a name="l05519"></a>05519 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#a7f1137d51e31ed2fdb90f5f15403b1a2">s</a>;
<a name="l05520"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#a397b90a8a2cf58d76e49850660bdb6e0">05520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html">cvmx_usbdrdx_uahc_suptprt2_dw3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#a397b90a8a2cf58d76e49850660bdb6e0">cn70xx</a>;
<a name="l05521"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#aa2614c41c813d454141abd500c78b76e">05521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html">cvmx_usbdrdx_uahc_suptprt2_dw3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#aa2614c41c813d454141abd500c78b76e">cn70xxp1</a>;
<a name="l05522"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#a02a3bc68ff8629029b81629d30038313">05522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html">cvmx_usbdrdx_uahc_suptprt2_dw3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#a02a3bc68ff8629029b81629d30038313">cn73xx</a>;
<a name="l05523"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#a2b6691d2298a8b4d4926ee730c9fe897">05523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt2__dw3_1_1cvmx__usbdrdx__uahc__suptprt2__dw3__s.html">cvmx_usbdrdx_uahc_suptprt2_dw3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html#a2b6691d2298a8b4d4926ee730c9fe897">cnf75xx</a>;
<a name="l05524"></a>05524 };
<a name="l05525"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ade65bed0a10da5c53c056555d6aea313">05525</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html" title="cvmx_usbdrd::_uahc_suptprt2_dw3">cvmx_usbdrdx_uahc_suptprt2_dw3</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt2__dw3.html" title="cvmx_usbdrd::_uahc_suptprt2_dw3">cvmx_usbdrdx_uahc_suptprt2_dw3_t</a>;
<a name="l05526"></a>05526 <span class="comment"></span>
<a name="l05527"></a>05527 <span class="comment">/**</span>
<a name="l05528"></a>05528 <span class="comment"> * cvmx_usbdrd#_uahc_suptprt3_dw0</span>
<a name="l05529"></a>05529 <span class="comment"> *</span>
<a name="l05530"></a>05530 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l05531"></a>05531 <span class="comment"> *</span>
<a name="l05532"></a>05532 <span class="comment"> */</span>
<a name="l05533"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html">05533</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html" title="cvmx_usbdrd::_uahc_suptprt3_dw0">cvmx_usbdrdx_uahc_suptprt3_dw0</a> {
<a name="l05534"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#ab51c1d0487481533a4496fef6c94116c">05534</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#ab51c1d0487481533a4496fef6c94116c">u32</a>;
<a name="l05535"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html">05535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html">cvmx_usbdrdx_uahc_suptprt3_dw0_s</a> {
<a name="l05536"></a>05536 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05537"></a>05537 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#ae2475680fcc3c8b8484cc57e83d0abe9">majorrev</a>                     : 8;  <span class="comment">/**&lt; Major revision. */</span>
<a name="l05538"></a>05538     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#aa508b2198ffda362fcc348e2a40536dc">minorrev</a>                     : 8;  <span class="comment">/**&lt; Minor revision. */</span>
<a name="l05539"></a>05539     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#ac5df18d4734de03b678a752e0d359a23">nextcapptr</a>                   : 8;  <span class="comment">/**&lt; Next capability pointer. Value depends on USBDRD()_UAHC_GUCTL[EXTCAPSUPTEN]. If</span>
<a name="l05540"></a>05540 <span class="comment">                                                         EXTCAPSUPTEN</span>
<a name="l05541"></a>05541 <span class="comment">                                                         =</span>
<a name="l05542"></a>05542 <span class="comment">                                                         0, value is 0x0. If EXTCAPSUPTEN = 1, value is 0x4. */</span>
<a name="l05543"></a>05543     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#a9458eec1ba4d80b4b481cd1ec350efe0">capid</a>                        : 8;  <span class="comment">/**&lt; Capability ID = supported protocol. */</span>
<a name="l05544"></a>05544 <span class="preprocessor">#else</span>
<a name="l05545"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#a9458eec1ba4d80b4b481cd1ec350efe0">05545</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#a9458eec1ba4d80b4b481cd1ec350efe0">capid</a>                        : 8;
<a name="l05546"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#ac5df18d4734de03b678a752e0d359a23">05546</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#ac5df18d4734de03b678a752e0d359a23">nextcapptr</a>                   : 8;
<a name="l05547"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#aa508b2198ffda362fcc348e2a40536dc">05547</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#aa508b2198ffda362fcc348e2a40536dc">minorrev</a>                     : 8;
<a name="l05548"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#ae2475680fcc3c8b8484cc57e83d0abe9">05548</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html#ae2475680fcc3c8b8484cc57e83d0abe9">majorrev</a>                     : 8;
<a name="l05549"></a>05549 <span class="preprocessor">#endif</span>
<a name="l05550"></a>05550 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#afb26e622673f34fe7aeafbb684a2d1ac">s</a>;
<a name="l05551"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#a1d3eaa4d55f738586e4839e0c322caff">05551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html">cvmx_usbdrdx_uahc_suptprt3_dw0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#a1d3eaa4d55f738586e4839e0c322caff">cn70xx</a>;
<a name="l05552"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#a29560912b4560ef53b95d2154f15ebb4">05552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html">cvmx_usbdrdx_uahc_suptprt3_dw0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#a29560912b4560ef53b95d2154f15ebb4">cn70xxp1</a>;
<a name="l05553"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#af6973104a943b5aecfaaffe64fa94e70">05553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html">cvmx_usbdrdx_uahc_suptprt3_dw0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#af6973104a943b5aecfaaffe64fa94e70">cn73xx</a>;
<a name="l05554"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#a47857ddf1683a9a5adc939c262046902">05554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw0_1_1cvmx__usbdrdx__uahc__suptprt3__dw0__s.html">cvmx_usbdrdx_uahc_suptprt3_dw0_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html#a47857ddf1683a9a5adc939c262046902">cnf75xx</a>;
<a name="l05555"></a>05555 };
<a name="l05556"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a33416e510c18e5d3819a095888f9233d">05556</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html" title="cvmx_usbdrd::_uahc_suptprt3_dw0">cvmx_usbdrdx_uahc_suptprt3_dw0</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw0.html" title="cvmx_usbdrd::_uahc_suptprt3_dw0">cvmx_usbdrdx_uahc_suptprt3_dw0_t</a>;
<a name="l05557"></a>05557 <span class="comment"></span>
<a name="l05558"></a>05558 <span class="comment">/**</span>
<a name="l05559"></a>05559 <span class="comment"> * cvmx_usbdrd#_uahc_suptprt3_dw1</span>
<a name="l05560"></a>05560 <span class="comment"> *</span>
<a name="l05561"></a>05561 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l05562"></a>05562 <span class="comment"> *</span>
<a name="l05563"></a>05563 <span class="comment"> */</span>
<a name="l05564"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html">05564</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html" title="cvmx_usbdrd::_uahc_suptprt3_dw1">cvmx_usbdrdx_uahc_suptprt3_dw1</a> {
<a name="l05565"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#a533b256de2c36752926210fb547cdb6a">05565</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#a533b256de2c36752926210fb547cdb6a">u32</a>;
<a name="l05566"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw1_1_1cvmx__usbdrdx__uahc__suptprt3__dw1__s.html">05566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw1_1_1cvmx__usbdrdx__uahc__suptprt3__dw1__s.html">cvmx_usbdrdx_uahc_suptprt3_dw1_s</a> {
<a name="l05567"></a>05567 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05568"></a>05568 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw1_1_1cvmx__usbdrdx__uahc__suptprt3__dw1__s.html#abf88f811aada67bfc4e2415bae76d9c9">name</a>                         : 32; <span class="comment">/**&lt; Name string: &apos;USB&apos;. */</span>
<a name="l05569"></a>05569 <span class="preprocessor">#else</span>
<a name="l05570"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw1_1_1cvmx__usbdrdx__uahc__suptprt3__dw1__s.html#abf88f811aada67bfc4e2415bae76d9c9">05570</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw1_1_1cvmx__usbdrdx__uahc__suptprt3__dw1__s.html#abf88f811aada67bfc4e2415bae76d9c9">name</a>                         : 32;
<a name="l05571"></a>05571 <span class="preprocessor">#endif</span>
<a name="l05572"></a>05572 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#a0bec05fd72c0485b03657eb05c9a507f">s</a>;
<a name="l05573"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#a006948e34c61b0c9896198f30412ae54">05573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw1_1_1cvmx__usbdrdx__uahc__suptprt3__dw1__s.html">cvmx_usbdrdx_uahc_suptprt3_dw1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#a006948e34c61b0c9896198f30412ae54">cn70xx</a>;
<a name="l05574"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#ab2076bceeac7d06df4de913c8742cb93">05574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw1_1_1cvmx__usbdrdx__uahc__suptprt3__dw1__s.html">cvmx_usbdrdx_uahc_suptprt3_dw1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#ab2076bceeac7d06df4de913c8742cb93">cn70xxp1</a>;
<a name="l05575"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#afffac1796ddb3e4c5d3c238a6f647b5e">05575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw1_1_1cvmx__usbdrdx__uahc__suptprt3__dw1__s.html">cvmx_usbdrdx_uahc_suptprt3_dw1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#afffac1796ddb3e4c5d3c238a6f647b5e">cn73xx</a>;
<a name="l05576"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#a94f79cde130629962db0b146c7a94432">05576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw1_1_1cvmx__usbdrdx__uahc__suptprt3__dw1__s.html">cvmx_usbdrdx_uahc_suptprt3_dw1_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html#a94f79cde130629962db0b146c7a94432">cnf75xx</a>;
<a name="l05577"></a>05577 };
<a name="l05578"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aa7da03690a73967d89474d26db3064da">05578</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html" title="cvmx_usbdrd::_uahc_suptprt3_dw1">cvmx_usbdrdx_uahc_suptprt3_dw1</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw1.html" title="cvmx_usbdrd::_uahc_suptprt3_dw1">cvmx_usbdrdx_uahc_suptprt3_dw1_t</a>;
<a name="l05579"></a>05579 <span class="comment"></span>
<a name="l05580"></a>05580 <span class="comment">/**</span>
<a name="l05581"></a>05581 <span class="comment"> * cvmx_usbdrd#_uahc_suptprt3_dw2</span>
<a name="l05582"></a>05582 <span class="comment"> *</span>
<a name="l05583"></a>05583 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l05584"></a>05584 <span class="comment"> *</span>
<a name="l05585"></a>05585 <span class="comment"> */</span>
<a name="l05586"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html">05586</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html" title="cvmx_usbdrd::_uahc_suptprt3_dw2">cvmx_usbdrdx_uahc_suptprt3_dw2</a> {
<a name="l05587"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#a628d20a2f0ca5f81c455c99fa4634040">05587</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#a628d20a2f0ca5f81c455c99fa4634040">u32</a>;
<a name="l05588"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html">05588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html">cvmx_usbdrdx_uahc_suptprt3_dw2_s</a> {
<a name="l05589"></a>05589 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05590"></a>05590 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#aac40a6268852aa9aaf4ee85489916f28">psic</a>                         : 4;  <span class="comment">/**&lt; Protocol speed ID count. */</span>
<a name="l05591"></a>05591     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#ae7045843f33002fdd26eb44f73168bf4">reserved_16_27</a>               : 12;
<a name="l05592"></a>05592     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#a005381e0ed64505521d989505b6864c8">compatprtcnt</a>                 : 8;  <span class="comment">/**&lt; Compatible port count. */</span>
<a name="l05593"></a>05593     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#a11ec45473495b1a119e32797a62b02ca">compatprtoff</a>                 : 8;  <span class="comment">/**&lt; Compatible port offset. */</span>
<a name="l05594"></a>05594 <span class="preprocessor">#else</span>
<a name="l05595"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#a11ec45473495b1a119e32797a62b02ca">05595</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#a11ec45473495b1a119e32797a62b02ca">compatprtoff</a>                 : 8;
<a name="l05596"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#a005381e0ed64505521d989505b6864c8">05596</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#a005381e0ed64505521d989505b6864c8">compatprtcnt</a>                 : 8;
<a name="l05597"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#ae7045843f33002fdd26eb44f73168bf4">05597</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#ae7045843f33002fdd26eb44f73168bf4">reserved_16_27</a>               : 12;
<a name="l05598"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#aac40a6268852aa9aaf4ee85489916f28">05598</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html#aac40a6268852aa9aaf4ee85489916f28">psic</a>                         : 4;
<a name="l05599"></a>05599 <span class="preprocessor">#endif</span>
<a name="l05600"></a>05600 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#a32389e1a9381210e586855b4eaaf30cf">s</a>;
<a name="l05601"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#aab837dafbfe564bd8fb537eb23bbc78c">05601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html">cvmx_usbdrdx_uahc_suptprt3_dw2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#aab837dafbfe564bd8fb537eb23bbc78c">cn70xx</a>;
<a name="l05602"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#ac9f084a21c33b407e74e8b28588a6e48">05602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html">cvmx_usbdrdx_uahc_suptprt3_dw2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#ac9f084a21c33b407e74e8b28588a6e48">cn70xxp1</a>;
<a name="l05603"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#a252ebc84e58e276cf4fd197e4f648edb">05603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html">cvmx_usbdrdx_uahc_suptprt3_dw2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#a252ebc84e58e276cf4fd197e4f648edb">cn73xx</a>;
<a name="l05604"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#a7e43c8c7c158a79b59217a1d7105f241">05604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw2_1_1cvmx__usbdrdx__uahc__suptprt3__dw2__s.html">cvmx_usbdrdx_uahc_suptprt3_dw2_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html#a7e43c8c7c158a79b59217a1d7105f241">cnf75xx</a>;
<a name="l05605"></a>05605 };
<a name="l05606"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a9a52e0d3da6886bc8cb6b04d2863e047">05606</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html" title="cvmx_usbdrd::_uahc_suptprt3_dw2">cvmx_usbdrdx_uahc_suptprt3_dw2</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw2.html" title="cvmx_usbdrd::_uahc_suptprt3_dw2">cvmx_usbdrdx_uahc_suptprt3_dw2_t</a>;
<a name="l05607"></a>05607 <span class="comment"></span>
<a name="l05608"></a>05608 <span class="comment">/**</span>
<a name="l05609"></a>05609 <span class="comment"> * cvmx_usbdrd#_uahc_suptprt3_dw3</span>
<a name="l05610"></a>05610 <span class="comment"> *</span>
<a name="l05611"></a>05611 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.1, section 7.2.</span>
<a name="l05612"></a>05612 <span class="comment"> *</span>
<a name="l05613"></a>05613 <span class="comment"> */</span>
<a name="l05614"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html">05614</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html" title="cvmx_usbdrd::_uahc_suptprt3_dw3">cvmx_usbdrdx_uahc_suptprt3_dw3</a> {
<a name="l05615"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#a6ee0af7735a4d577f5a58c181737a9b9">05615</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#a6ee0af7735a4d577f5a58c181737a9b9">u32</a>;
<a name="l05616"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html">05616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html">cvmx_usbdrdx_uahc_suptprt3_dw3_s</a> {
<a name="l05617"></a>05617 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05618"></a>05618 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html#a1ee276ef49610b2de7d8019400eaf696">reserved_5_31</a>                : 27;
<a name="l05619"></a>05619     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html#a0e2fb160fbfe559aac9f10c171fa96eb">protslottype</a>                 : 5;  <span class="comment">/**&lt; Protocol slot type. */</span>
<a name="l05620"></a>05620 <span class="preprocessor">#else</span>
<a name="l05621"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html#a0e2fb160fbfe559aac9f10c171fa96eb">05621</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html#a0e2fb160fbfe559aac9f10c171fa96eb">protslottype</a>                 : 5;
<a name="l05622"></a><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html#a1ee276ef49610b2de7d8019400eaf696">05622</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html#a1ee276ef49610b2de7d8019400eaf696">reserved_5_31</a>                : 27;
<a name="l05623"></a>05623 <span class="preprocessor">#endif</span>
<a name="l05624"></a>05624 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#a03d40e40c3d2bb8bd87e4dda6e0912f6">s</a>;
<a name="l05625"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#a88650d7b54e7a0010efe4bb6bdc4d715">05625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html">cvmx_usbdrdx_uahc_suptprt3_dw3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#a88650d7b54e7a0010efe4bb6bdc4d715">cn70xx</a>;
<a name="l05626"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#affb2baa87bbf54c6e3eba8eff0682e6a">05626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html">cvmx_usbdrdx_uahc_suptprt3_dw3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#affb2baa87bbf54c6e3eba8eff0682e6a">cn70xxp1</a>;
<a name="l05627"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#abe453e008bed2160f47a0c771d48404f">05627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html">cvmx_usbdrdx_uahc_suptprt3_dw3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#abe453e008bed2160f47a0c771d48404f">cn73xx</a>;
<a name="l05628"></a><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#a136b78ed64122814f5eedd2ce649ee38">05628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__suptprt3__dw3_1_1cvmx__usbdrdx__uahc__suptprt3__dw3__s.html">cvmx_usbdrdx_uahc_suptprt3_dw3_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html#a136b78ed64122814f5eedd2ce649ee38">cnf75xx</a>;
<a name="l05629"></a>05629 };
<a name="l05630"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aea232870f64dc98cde86bbc4198a24a7">05630</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html" title="cvmx_usbdrd::_uahc_suptprt3_dw3">cvmx_usbdrdx_uahc_suptprt3_dw3</a> <a class="code" href="unioncvmx__usbdrdx__uahc__suptprt3__dw3.html" title="cvmx_usbdrd::_uahc_suptprt3_dw3">cvmx_usbdrdx_uahc_suptprt3_dw3_t</a>;
<a name="l05631"></a>05631 <span class="comment"></span>
<a name="l05632"></a>05632 <span class="comment">/**</span>
<a name="l05633"></a>05633 <span class="comment"> * cvmx_usbdrd#_uahc_usbcmd</span>
<a name="l05634"></a>05634 <span class="comment"> *</span>
<a name="l05635"></a>05635 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.1.</span>
<a name="l05636"></a>05636 <span class="comment"> *</span>
<a name="l05637"></a>05637 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05638"></a>05638 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05639"></a>05639 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05640"></a>05640 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l05641"></a>05641 <span class="comment"> */</span>
<a name="l05642"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html">05642</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html" title="cvmx_usbdrd::_uahc_usbcmd">cvmx_usbdrdx_uahc_usbcmd</a> {
<a name="l05643"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#adf62bf0adac58445ff71285f92f813b1">05643</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#adf62bf0adac58445ff71285f92f813b1">u32</a>;
<a name="l05644"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html">05644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html">cvmx_usbdrdx_uahc_usbcmd_s</a> {
<a name="l05645"></a>05645 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05646"></a>05646 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a997d34291bf4021e8adcac6aa922c6d2">reserved_12_31</a>               : 20;
<a name="l05647"></a>05647     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a64968c326ab621317d161c9aa3d714e0">eu3s</a>                         : 1;  <span class="comment">/**&lt; Enable U3 MFINDEX stop. */</span>
<a name="l05648"></a>05648     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a62786e67c29c164c8b44bc8d5cc50302">ewe</a>                          : 1;  <span class="comment">/**&lt; Enable wrap event. */</span>
<a name="l05649"></a>05649     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ac71e8abce4f73b51d8c84144fc1c0706">crs</a>                          : 1;  <span class="comment">/**&lt; Controller restore state. */</span>
<a name="l05650"></a>05650     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ae4f5f9b20628c67d6e6f474ac467e9a2">css</a>                          : 1;  <span class="comment">/**&lt; Controller save state. */</span>
<a name="l05651"></a>05651     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ae19135f01a72e7e936a24b185ed1b87e">lhcrst</a>                       : 1;  <span class="comment">/**&lt; Light host controller reset. */</span>
<a name="l05652"></a>05652     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a041ddcdc1123f36404d0029a40c708e1">reserved_4_6</a>                 : 3;
<a name="l05653"></a>05653     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ab99ee2b86d4ff51b8fb1ed55522645bd">hsee</a>                         : 1;  <span class="comment">/**&lt; Host system error enable. */</span>
<a name="l05654"></a>05654     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a57a879afc5cbbbe3f70153cfda4fe783">inte</a>                         : 1;  <span class="comment">/**&lt; Interrupter enable. */</span>
<a name="l05655"></a>05655     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a02e8f1224ddd62ca0f26c54ea7ce2904">hcrst</a>                        : 1;  <span class="comment">/**&lt; Host controller reset. */</span>
<a name="l05656"></a>05656     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ae4c4da10e118e52e968ffd0d363f2ad7">r_s</a>                          : 1;  <span class="comment">/**&lt; Run/stop. */</span>
<a name="l05657"></a>05657 <span class="preprocessor">#else</span>
<a name="l05658"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ae4c4da10e118e52e968ffd0d363f2ad7">05658</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ae4c4da10e118e52e968ffd0d363f2ad7">r_s</a>                          : 1;
<a name="l05659"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a02e8f1224ddd62ca0f26c54ea7ce2904">05659</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a02e8f1224ddd62ca0f26c54ea7ce2904">hcrst</a>                        : 1;
<a name="l05660"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a57a879afc5cbbbe3f70153cfda4fe783">05660</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a57a879afc5cbbbe3f70153cfda4fe783">inte</a>                         : 1;
<a name="l05661"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ab99ee2b86d4ff51b8fb1ed55522645bd">05661</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ab99ee2b86d4ff51b8fb1ed55522645bd">hsee</a>                         : 1;
<a name="l05662"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a041ddcdc1123f36404d0029a40c708e1">05662</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a041ddcdc1123f36404d0029a40c708e1">reserved_4_6</a>                 : 3;
<a name="l05663"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ae19135f01a72e7e936a24b185ed1b87e">05663</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ae19135f01a72e7e936a24b185ed1b87e">lhcrst</a>                       : 1;
<a name="l05664"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ae4f5f9b20628c67d6e6f474ac467e9a2">05664</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ae4f5f9b20628c67d6e6f474ac467e9a2">css</a>                          : 1;
<a name="l05665"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ac71e8abce4f73b51d8c84144fc1c0706">05665</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#ac71e8abce4f73b51d8c84144fc1c0706">crs</a>                          : 1;
<a name="l05666"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a62786e67c29c164c8b44bc8d5cc50302">05666</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a62786e67c29c164c8b44bc8d5cc50302">ewe</a>                          : 1;
<a name="l05667"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a64968c326ab621317d161c9aa3d714e0">05667</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a64968c326ab621317d161c9aa3d714e0">eu3s</a>                         : 1;
<a name="l05668"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a997d34291bf4021e8adcac6aa922c6d2">05668</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html#a997d34291bf4021e8adcac6aa922c6d2">reserved_12_31</a>               : 20;
<a name="l05669"></a>05669 <span class="preprocessor">#endif</span>
<a name="l05670"></a>05670 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#a07850374bf9f6ff5338a4485ff427376">s</a>;
<a name="l05671"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#ab782d920ddb067f502b0eefe150539a0">05671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html">cvmx_usbdrdx_uahc_usbcmd_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#ab782d920ddb067f502b0eefe150539a0">cn70xx</a>;
<a name="l05672"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#a0ee6fc1a4f40e7152ce29ef11493e2a0">05672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html">cvmx_usbdrdx_uahc_usbcmd_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#a0ee6fc1a4f40e7152ce29ef11493e2a0">cn70xxp1</a>;
<a name="l05673"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#a421eeed3e4a68e5ea5404b271b60b229">05673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html">cvmx_usbdrdx_uahc_usbcmd_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#a421eeed3e4a68e5ea5404b271b60b229">cn73xx</a>;
<a name="l05674"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#acbee1e0601e0d6bd17157ddc7849dd54">05674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbcmd_1_1cvmx__usbdrdx__uahc__usbcmd__s.html">cvmx_usbdrdx_uahc_usbcmd_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html#acbee1e0601e0d6bd17157ddc7849dd54">cnf75xx</a>;
<a name="l05675"></a>05675 };
<a name="l05676"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a363008a1bccb795da882db176f54745b">05676</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html" title="cvmx_usbdrd::_uahc_usbcmd">cvmx_usbdrdx_uahc_usbcmd</a> <a class="code" href="unioncvmx__usbdrdx__uahc__usbcmd.html" title="cvmx_usbdrd::_uahc_usbcmd">cvmx_usbdrdx_uahc_usbcmd_t</a>;
<a name="l05677"></a>05677 <span class="comment"></span>
<a name="l05678"></a>05678 <span class="comment">/**</span>
<a name="l05679"></a>05679 <span class="comment"> * cvmx_usbdrd#_uahc_usblegctlsts</span>
<a name="l05680"></a>05680 <span class="comment"> *</span>
<a name="l05681"></a>05681 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.1.2. Note</span>
<a name="l05682"></a>05682 <span class="comment"> * that the SMI interrupts are not connected to anything in a CNXXXX configuration.</span>
<a name="l05683"></a>05683 <span class="comment"> *</span>
<a name="l05684"></a>05684 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05685"></a>05685 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05686"></a>05686 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05687"></a>05687 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l05688"></a>05688 <span class="comment"> */</span>
<a name="l05689"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html">05689</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html" title="cvmx_usbdrd::_uahc_usblegctlsts">cvmx_usbdrdx_uahc_usblegctlsts</a> {
<a name="l05690"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#a098edd5b6f25fd784dc38d71ea361e13">05690</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#a098edd5b6f25fd784dc38d71ea361e13">u32</a>;
<a name="l05691"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html">05691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html">cvmx_usbdrdx_uahc_usblegctlsts_s</a> {
<a name="l05692"></a>05692 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05693"></a>05693 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#aef6c2c8b1fbdfb62d11bf3667657fce6">smi_on_bar</a>                   : 1;  <span class="comment">/**&lt; System management interrupt on BAR. Never generated. */</span>
<a name="l05694"></a>05694     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a8ce8ee1242dab918d79565bf53c6b4cb">smi_on_pci_command</a>           : 1;  <span class="comment">/**&lt; System management interrupt on PCI command. Never generated. */</span>
<a name="l05695"></a>05695     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#ae35a88a1a7499898ab9d37a47dc93e18">smi_on_os_ownership</a>          : 1;  <span class="comment">/**&lt; System management interrupt on OS ownership change. This bit is set to 1 whenever</span>
<a name="l05696"></a>05696 <span class="comment">                                                         USBDRD()_UAHC_USBLEGSUP[HC_OS_OWNED_SEMAPHORES] transitions. */</span>
<a name="l05697"></a>05697     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a515ba3e0661f217ff6ad74b95c786a84">reserved_21_28</a>               : 8;
<a name="l05698"></a>05698     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#ae562010d222304f858fba6048134fd26">smi_on_hostsystemerr</a>         : 1;  <span class="comment">/**&lt; System-management interrupt on host-system error. Shadow bit of USBDRD()_UAHC_USBSTS[HSE].</span>
<a name="l05699"></a>05699 <span class="comment">                                                         Refer to</span>
<a name="l05700"></a>05700 <span class="comment">                                                         xHCI Section 5.4.2 for definition and effects of the events associated with this bit being</span>
<a name="l05701"></a>05701 <span class="comment">                                                         set to 1.</span>
<a name="l05702"></a>05702 <span class="comment">                                                         To clear this bit to a 0, system software must write a 1 to USBDRD()_UAHC_USBSTS[HSE]. */</span>
<a name="l05703"></a>05703     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a876007e79b04240254f1744891f19b90">reserved_17_19</a>               : 3;
<a name="l05704"></a>05704     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a312a2e93fcf764685d884eee0fb6ad9c">smi_on_event_interrupt</a>       : 1;  <span class="comment">/**&lt; System-management interrupt on event interrupt. Shadow bit of USBDRD()_UAHC_USBSTS[EINT].</span>
<a name="l05705"></a>05705 <span class="comment">                                                         Refer to</span>
<a name="l05706"></a>05706 <span class="comment">                                                         xHCI Section 5.4.2 for definition. This bit automatically clears when [EINT] clears and</span>
<a name="l05707"></a>05707 <span class="comment">                                                         sets when [EINT] sets. */</span>
<a name="l05708"></a>05708     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a2d09e2412681790f2fa0c59256de1eac">smi_on_bar_en</a>                : 1;  <span class="comment">/**&lt; System-management interrupt on BAR enable. */</span>
<a name="l05709"></a>05709     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#add3c2ce955a3341761a90874404b4139">smi_on_pci_command_en</a>        : 1;  <span class="comment">/**&lt; System-management interrupt on PCI command enable. */</span>
<a name="l05710"></a>05710     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a6d2fc1efd38c80795a90bc0e2137a2af">smi_on_os_ownership_en</a>       : 1;  <span class="comment">/**&lt; System-management interrupt on OS ownership enable. */</span>
<a name="l05711"></a>05711     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a0ea4b6c9fe8731c33bd9985a053e01fb">reserved_5_12</a>                : 8;
<a name="l05712"></a>05712     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a0acccbb7a2b661e2e493ee033609de6e">smi_on_hostsystemerr_en</a>      : 1;  <span class="comment">/**&lt; System-management interrupt on host-system error enable */</span>
<a name="l05713"></a>05713     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a102c9d74fa30e01a8238eda134fd7786">reserved_1_3</a>                 : 3;
<a name="l05714"></a>05714     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a317b0e038ec18f155434aa9cb3ffe60c">usb_smi_en</a>                   : 1;  <span class="comment">/**&lt; USB system-management interrupt enable. */</span>
<a name="l05715"></a>05715 <span class="preprocessor">#else</span>
<a name="l05716"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a317b0e038ec18f155434aa9cb3ffe60c">05716</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a317b0e038ec18f155434aa9cb3ffe60c">usb_smi_en</a>                   : 1;
<a name="l05717"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a102c9d74fa30e01a8238eda134fd7786">05717</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a102c9d74fa30e01a8238eda134fd7786">reserved_1_3</a>                 : 3;
<a name="l05718"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a0acccbb7a2b661e2e493ee033609de6e">05718</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a0acccbb7a2b661e2e493ee033609de6e">smi_on_hostsystemerr_en</a>      : 1;
<a name="l05719"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a0ea4b6c9fe8731c33bd9985a053e01fb">05719</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a0ea4b6c9fe8731c33bd9985a053e01fb">reserved_5_12</a>                : 8;
<a name="l05720"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a6d2fc1efd38c80795a90bc0e2137a2af">05720</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a6d2fc1efd38c80795a90bc0e2137a2af">smi_on_os_ownership_en</a>       : 1;
<a name="l05721"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#add3c2ce955a3341761a90874404b4139">05721</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#add3c2ce955a3341761a90874404b4139">smi_on_pci_command_en</a>        : 1;
<a name="l05722"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a2d09e2412681790f2fa0c59256de1eac">05722</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a2d09e2412681790f2fa0c59256de1eac">smi_on_bar_en</a>                : 1;
<a name="l05723"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a312a2e93fcf764685d884eee0fb6ad9c">05723</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a312a2e93fcf764685d884eee0fb6ad9c">smi_on_event_interrupt</a>       : 1;
<a name="l05724"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a876007e79b04240254f1744891f19b90">05724</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a876007e79b04240254f1744891f19b90">reserved_17_19</a>               : 3;
<a name="l05725"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#ae562010d222304f858fba6048134fd26">05725</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#ae562010d222304f858fba6048134fd26">smi_on_hostsystemerr</a>         : 1;
<a name="l05726"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a515ba3e0661f217ff6ad74b95c786a84">05726</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a515ba3e0661f217ff6ad74b95c786a84">reserved_21_28</a>               : 8;
<a name="l05727"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#ae35a88a1a7499898ab9d37a47dc93e18">05727</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#ae35a88a1a7499898ab9d37a47dc93e18">smi_on_os_ownership</a>          : 1;
<a name="l05728"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a8ce8ee1242dab918d79565bf53c6b4cb">05728</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#a8ce8ee1242dab918d79565bf53c6b4cb">smi_on_pci_command</a>           : 1;
<a name="l05729"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#aef6c2c8b1fbdfb62d11bf3667657fce6">05729</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html#aef6c2c8b1fbdfb62d11bf3667657fce6">smi_on_bar</a>                   : 1;
<a name="l05730"></a>05730 <span class="preprocessor">#endif</span>
<a name="l05731"></a>05731 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#a644430e3db37bc818ec10175f6260768">s</a>;
<a name="l05732"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#adf968fe0b1134314eefb01d0a3c277bb">05732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html">cvmx_usbdrdx_uahc_usblegctlsts_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#adf968fe0b1134314eefb01d0a3c277bb">cn70xx</a>;
<a name="l05733"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#ab66a423ba701b603444f360948b6014a">05733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html">cvmx_usbdrdx_uahc_usblegctlsts_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#ab66a423ba701b603444f360948b6014a">cn70xxp1</a>;
<a name="l05734"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#a75cb8e8f6de0c7c2903fe0fa5da32568">05734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html">cvmx_usbdrdx_uahc_usblegctlsts_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#a75cb8e8f6de0c7c2903fe0fa5da32568">cn73xx</a>;
<a name="l05735"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#a3b4cd3756aaebb60069b9e65d5400c57">05735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegctlsts_1_1cvmx__usbdrdx__uahc__usblegctlsts__s.html">cvmx_usbdrdx_uahc_usblegctlsts_s</a> <a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html#a3b4cd3756aaebb60069b9e65d5400c57">cnf75xx</a>;
<a name="l05736"></a>05736 };
<a name="l05737"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a11351b184ea70ba884c1bf7241492bff">05737</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html" title="cvmx_usbdrd::_uahc_usblegctlsts">cvmx_usbdrdx_uahc_usblegctlsts</a> <a class="code" href="unioncvmx__usbdrdx__uahc__usblegctlsts.html" title="cvmx_usbdrd::_uahc_usblegctlsts">cvmx_usbdrdx_uahc_usblegctlsts_t</a>;
<a name="l05738"></a>05738 <span class="comment"></span>
<a name="l05739"></a>05739 <span class="comment">/**</span>
<a name="l05740"></a>05740 <span class="comment"> * cvmx_usbdrd#_uahc_usblegsup</span>
<a name="l05741"></a>05741 <span class="comment"> *</span>
<a name="l05742"></a>05742 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.1.1.</span>
<a name="l05743"></a>05743 <span class="comment"> *</span>
<a name="l05744"></a>05744 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05745"></a>05745 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05746"></a>05746 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05747"></a>05747 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l05748"></a>05748 <span class="comment"> */</span>
<a name="l05749"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html">05749</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html" title="cvmx_usbdrd::_uahc_usblegsup">cvmx_usbdrdx_uahc_usblegsup</a> {
<a name="l05750"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#a0c72f33e0e5a9030a177eb254a5e1a7e">05750</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#a0c72f33e0e5a9030a177eb254a5e1a7e">u32</a>;
<a name="l05751"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html">05751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html">cvmx_usbdrdx_uahc_usblegsup_s</a> {
<a name="l05752"></a>05752 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05753"></a>05753 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#a69eef1ee5e5583b10e217b164eaaa15c">reserved_25_31</a>               : 7;
<a name="l05754"></a>05754     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#a8787637d0285bd70727816a86d46cf45">hc_os_owned_semaphores</a>       : 1;  <span class="comment">/**&lt; HC OS-owned semaphore. */</span>
<a name="l05755"></a>05755     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#ad6a49ec163da96a83079e58674c02f63">reserved_17_23</a>               : 7;
<a name="l05756"></a>05756     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#ab2740e46ba30cce8889c33ed440a124d">hc_bios_owned_semaphores</a>     : 1;  <span class="comment">/**&lt; HC BIOS-owned semaphore. */</span>
<a name="l05757"></a>05757     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#adc8da6d8aa7bc68920d5c4c5e48988dd">nextcapptr</a>                   : 8;  <span class="comment">/**&lt; Next xHCI extended-capability pointer. */</span>
<a name="l05758"></a>05758     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#aee911529b6f5536b07fb3e42f12f7bfc">capid</a>                        : 8;  <span class="comment">/**&lt; Capability ID = USB legacy support. */</span>
<a name="l05759"></a>05759 <span class="preprocessor">#else</span>
<a name="l05760"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#aee911529b6f5536b07fb3e42f12f7bfc">05760</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#aee911529b6f5536b07fb3e42f12f7bfc">capid</a>                        : 8;
<a name="l05761"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#adc8da6d8aa7bc68920d5c4c5e48988dd">05761</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#adc8da6d8aa7bc68920d5c4c5e48988dd">nextcapptr</a>                   : 8;
<a name="l05762"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#ab2740e46ba30cce8889c33ed440a124d">05762</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#ab2740e46ba30cce8889c33ed440a124d">hc_bios_owned_semaphores</a>     : 1;
<a name="l05763"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#ad6a49ec163da96a83079e58674c02f63">05763</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#ad6a49ec163da96a83079e58674c02f63">reserved_17_23</a>               : 7;
<a name="l05764"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#a8787637d0285bd70727816a86d46cf45">05764</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#a8787637d0285bd70727816a86d46cf45">hc_os_owned_semaphores</a>       : 1;
<a name="l05765"></a><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#a69eef1ee5e5583b10e217b164eaaa15c">05765</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html#a69eef1ee5e5583b10e217b164eaaa15c">reserved_25_31</a>               : 7;
<a name="l05766"></a>05766 <span class="preprocessor">#endif</span>
<a name="l05767"></a>05767 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#a1eab73d4ed307e2ed6f106139a36a1bd">s</a>;
<a name="l05768"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#ab42d856b4098866f737c8803f7b30692">05768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html">cvmx_usbdrdx_uahc_usblegsup_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#ab42d856b4098866f737c8803f7b30692">cn70xx</a>;
<a name="l05769"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#ad79cee89463821a7150c3ca0c7da3d88">05769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html">cvmx_usbdrdx_uahc_usblegsup_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#ad79cee89463821a7150c3ca0c7da3d88">cn70xxp1</a>;
<a name="l05770"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#ac38e837c7b68f2b6de6f12b95dc6808e">05770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html">cvmx_usbdrdx_uahc_usblegsup_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#ac38e837c7b68f2b6de6f12b95dc6808e">cn73xx</a>;
<a name="l05771"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#a7b9a8d7983b22479c03d8993c0620545">05771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usblegsup_1_1cvmx__usbdrdx__uahc__usblegsup__s.html">cvmx_usbdrdx_uahc_usblegsup_s</a>  <a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html#a7b9a8d7983b22479c03d8993c0620545">cnf75xx</a>;
<a name="l05772"></a>05772 };
<a name="l05773"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aba8861d4ff31dd542d065e710fe9630d">05773</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html" title="cvmx_usbdrd::_uahc_usblegsup">cvmx_usbdrdx_uahc_usblegsup</a> <a class="code" href="unioncvmx__usbdrdx__uahc__usblegsup.html" title="cvmx_usbdrd::_uahc_usblegsup">cvmx_usbdrdx_uahc_usblegsup_t</a>;
<a name="l05774"></a>05774 <span class="comment"></span>
<a name="l05775"></a>05775 <span class="comment">/**</span>
<a name="l05776"></a>05776 <span class="comment"> * cvmx_usbdrd#_uahc_usbsts</span>
<a name="l05777"></a>05777 <span class="comment"> *</span>
<a name="l05778"></a>05778 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.2.</span>
<a name="l05779"></a>05779 <span class="comment"> *</span>
<a name="l05780"></a>05780 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l05781"></a>05781 <span class="comment"> * or USBDRD()_UCTL_CTL[UAHC_RST],</span>
<a name="l05782"></a>05782 <span class="comment"> * or USBDRD()_UAHC_GCTL[CORESOFTRESET],</span>
<a name="l05783"></a>05783 <span class="comment"> * or USBDRD()_UAHC_USBCMD[HCRST], or USBDRD()_UAHC_USBCMD[LHCRST].</span>
<a name="l05784"></a>05784 <span class="comment"> */</span>
<a name="l05785"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html">05785</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html" title="cvmx_usbdrd::_uahc_usbsts">cvmx_usbdrdx_uahc_usbsts</a> {
<a name="l05786"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#abfd99022e6840a06d18633fe5864d976">05786</a>     uint32_t <a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#abfd99022e6840a06d18633fe5864d976">u32</a>;
<a name="l05787"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html">05787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html">cvmx_usbdrdx_uahc_usbsts_s</a> {
<a name="l05788"></a>05788 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05789"></a>05789 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a11a9c04c04d732aef5850e992390165e">reserved_13_31</a>               : 19;
<a name="l05790"></a>05790     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#acd176ad69a729faf05fe6a91e1348adb">hce</a>                          : 1;  <span class="comment">/**&lt; Host controller error. */</span>
<a name="l05791"></a>05791     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ac03c4ef295185fc077e50b1524022802">cnr</a>                          : 1;  <span class="comment">/**&lt; Controller not ready. */</span>
<a name="l05792"></a>05792     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a647233c3826dfd95ff02929615e189a7">sre</a>                          : 1;  <span class="comment">/**&lt; Save/restore error. */</span>
<a name="l05793"></a>05793     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#aaea761e9233142a8defecde5da19f46f">rss</a>                          : 1;  <span class="comment">/**&lt; Restore state status. */</span>
<a name="l05794"></a>05794     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a28be75a0d7a7dbb033421c454ec248a8">sss</a>                          : 1;  <span class="comment">/**&lt; Save state status. */</span>
<a name="l05795"></a>05795     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a698533480dcc9ef93a9d33eedc8b3a2c">reserved_5_7</a>                 : 3;
<a name="l05796"></a>05796     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ad9a732c4b38a79e8c2e1aaf8fea2cf98">pcd</a>                          : 1;  <span class="comment">/**&lt; Port change detect. */</span>
<a name="l05797"></a>05797     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ac982cf08e2cdd01fe876dac80acb387c">eint</a>                         : 1;  <span class="comment">/**&lt; Event interrupt. */</span>
<a name="l05798"></a>05798     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#aa96ed7ca5f4d53af3d8b8d4cf70d4835">hse</a>                          : 1;  <span class="comment">/**&lt; Host system error. The typical software response to an HSE is to reset the core. */</span>
<a name="l05799"></a>05799     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a62ab6ac46a062f8220ba5353180ca1f4">reserved_1_1</a>                 : 1;
<a name="l05800"></a>05800     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ad613d55d151d3c588637e4dcfe62bc68">hch</a>                          : 1;  <span class="comment">/**&lt; HC halted. */</span>
<a name="l05801"></a>05801 <span class="preprocessor">#else</span>
<a name="l05802"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ad613d55d151d3c588637e4dcfe62bc68">05802</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ad613d55d151d3c588637e4dcfe62bc68">hch</a>                          : 1;
<a name="l05803"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a62ab6ac46a062f8220ba5353180ca1f4">05803</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a62ab6ac46a062f8220ba5353180ca1f4">reserved_1_1</a>                 : 1;
<a name="l05804"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#aa96ed7ca5f4d53af3d8b8d4cf70d4835">05804</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#aa96ed7ca5f4d53af3d8b8d4cf70d4835">hse</a>                          : 1;
<a name="l05805"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ac982cf08e2cdd01fe876dac80acb387c">05805</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ac982cf08e2cdd01fe876dac80acb387c">eint</a>                         : 1;
<a name="l05806"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ad9a732c4b38a79e8c2e1aaf8fea2cf98">05806</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ad9a732c4b38a79e8c2e1aaf8fea2cf98">pcd</a>                          : 1;
<a name="l05807"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a698533480dcc9ef93a9d33eedc8b3a2c">05807</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a698533480dcc9ef93a9d33eedc8b3a2c">reserved_5_7</a>                 : 3;
<a name="l05808"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a28be75a0d7a7dbb033421c454ec248a8">05808</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a28be75a0d7a7dbb033421c454ec248a8">sss</a>                          : 1;
<a name="l05809"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#aaea761e9233142a8defecde5da19f46f">05809</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#aaea761e9233142a8defecde5da19f46f">rss</a>                          : 1;
<a name="l05810"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a647233c3826dfd95ff02929615e189a7">05810</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a647233c3826dfd95ff02929615e189a7">sre</a>                          : 1;
<a name="l05811"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ac03c4ef295185fc077e50b1524022802">05811</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#ac03c4ef295185fc077e50b1524022802">cnr</a>                          : 1;
<a name="l05812"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#acd176ad69a729faf05fe6a91e1348adb">05812</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#acd176ad69a729faf05fe6a91e1348adb">hce</a>                          : 1;
<a name="l05813"></a><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a11a9c04c04d732aef5850e992390165e">05813</a>     uint32_t <a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html#a11a9c04c04d732aef5850e992390165e">reserved_13_31</a>               : 19;
<a name="l05814"></a>05814 <span class="preprocessor">#endif</span>
<a name="l05815"></a>05815 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#a3e083df48c4b9cd0a39857ad5bf5cd0f">s</a>;
<a name="l05816"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#a49052699d16de17559050ff20a46909b">05816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html">cvmx_usbdrdx_uahc_usbsts_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#a49052699d16de17559050ff20a46909b">cn70xx</a>;
<a name="l05817"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#aca9ea97b802eaab4c03ae7601d5b5c6b">05817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html">cvmx_usbdrdx_uahc_usbsts_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#aca9ea97b802eaab4c03ae7601d5b5c6b">cn70xxp1</a>;
<a name="l05818"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#aa4ad170c6e4dd6e707880ccabcc91f9b">05818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html">cvmx_usbdrdx_uahc_usbsts_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#aa4ad170c6e4dd6e707880ccabcc91f9b">cn73xx</a>;
<a name="l05819"></a><a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#a2205011c3e442b8bdff46a3128ee8fc2">05819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uahc__usbsts_1_1cvmx__usbdrdx__uahc__usbsts__s.html">cvmx_usbdrdx_uahc_usbsts_s</a>     <a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html#a2205011c3e442b8bdff46a3128ee8fc2">cnf75xx</a>;
<a name="l05820"></a>05820 };
<a name="l05821"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a0e4a085a7cc5d7da536cf1860b0c86bd">05821</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html" title="cvmx_usbdrd::_uahc_usbsts">cvmx_usbdrdx_uahc_usbsts</a> <a class="code" href="unioncvmx__usbdrdx__uahc__usbsts.html" title="cvmx_usbdrd::_uahc_usbsts">cvmx_usbdrdx_uahc_usbsts_t</a>;
<a name="l05822"></a>05822 <span class="comment"></span>
<a name="l05823"></a>05823 <span class="comment">/**</span>
<a name="l05824"></a>05824 <span class="comment"> * cvmx_usbdrd#_uctl_bist_status</span>
<a name="l05825"></a>05825 <span class="comment"> *</span>
<a name="l05826"></a>05826 <span class="comment"> * This register indicates the results from the built-in self-test (BIST) runs of USBDRD</span>
<a name="l05827"></a>05827 <span class="comment"> * memories.</span>
<a name="l05828"></a>05828 <span class="comment"> * A 0 indicates pass or never run, a 1 indicates fail. This register can be reset by IOI reset.</span>
<a name="l05829"></a>05829 <span class="comment"> */</span>
<a name="l05830"></a><a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html">05830</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html" title="cvmx_usbdrd::_uctl_bist_status">cvmx_usbdrdx_uctl_bist_status</a> {
<a name="l05831"></a><a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#a1fa494bd9d39578b3775f017c947b5c1">05831</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#a1fa494bd9d39578b3775f017c947b5c1">u64</a>;
<a name="l05832"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html">05832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html">cvmx_usbdrdx_uctl_bist_status_s</a> {
<a name="l05833"></a>05833 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05834"></a>05834 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#ad6227678f87fff897e19adaca849672d">reserved_42_63</a>               : 22;
<a name="l05835"></a>05835     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a372dd359db0d0e7383df4da4cbe93a36">uctl_xm_r_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UCTL AxiMaster read-data FIFO. */</span>
<a name="l05836"></a>05836     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a8d702e1ec6436081f94194a347679139">uctl_xm_w_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UCTL AxiMaster write-data FIFO. */</span>
<a name="l05837"></a>05837     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#af067bdd625f1e213fbc9eea45c672660">reserved_35_39</a>               : 5;
<a name="l05838"></a>05838     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a49a35d4288dad7f0b293c55fccf3c645">uahc_ram2_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UAHC RxFIFO RAM (RAM2). */</span>
<a name="l05839"></a>05839     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a19be3890cf9ec169ba71ebf49e04ec8c">uahc_ram1_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UAHC TxFIFO RAM (RAM1). */</span>
<a name="l05840"></a>05840     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a24e93c60470833ea8b7a3c33eceaf656">uahc_ram0_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UAHC descriptor/register cache (RAM0). */</span>
<a name="l05841"></a>05841     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a117c9ae1f5db80d499bc793e2d79eb89">reserved_10_31</a>               : 22;
<a name="l05842"></a>05842     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a640615a43cade7255eec91ce6dc77416">uctl_xm_r_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UCTL AxiMaster read-data FIFO. */</span>
<a name="l05843"></a>05843     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a6f3a2efde4f23daf0f693aeb30fd9a03">uctl_xm_w_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UCTL AxiMaster write-data FIFO. */</span>
<a name="l05844"></a>05844     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#aa55d5bf7e7422605cead361c25f5a4c4">reserved_3_7</a>                 : 5;
<a name="l05845"></a>05845     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a91fbc2aa26860e98bf5a332974f21eaa">uahc_ram2_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UAHC RxFIFO RAM (RAM2). */</span>
<a name="l05846"></a>05846     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a2b56822345f1a63ee3f56165f1d87f4d">uahc_ram1_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UAHC TxFIFO RAM (RAM1). */</span>
<a name="l05847"></a>05847     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#ae245ccfeecb51ee058cadb729eb91ed1">uahc_ram0_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UAHC descriptor/register cache (RAM0). */</span>
<a name="l05848"></a>05848 <span class="preprocessor">#else</span>
<a name="l05849"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#ae245ccfeecb51ee058cadb729eb91ed1">05849</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#ae245ccfeecb51ee058cadb729eb91ed1">uahc_ram0_bist_status</a>        : 1;
<a name="l05850"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a2b56822345f1a63ee3f56165f1d87f4d">05850</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a2b56822345f1a63ee3f56165f1d87f4d">uahc_ram1_bist_status</a>        : 1;
<a name="l05851"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a91fbc2aa26860e98bf5a332974f21eaa">05851</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a91fbc2aa26860e98bf5a332974f21eaa">uahc_ram2_bist_status</a>        : 1;
<a name="l05852"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#aa55d5bf7e7422605cead361c25f5a4c4">05852</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#aa55d5bf7e7422605cead361c25f5a4c4">reserved_3_7</a>                 : 5;
<a name="l05853"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a6f3a2efde4f23daf0f693aeb30fd9a03">05853</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a6f3a2efde4f23daf0f693aeb30fd9a03">uctl_xm_w_bist_status</a>        : 1;
<a name="l05854"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a640615a43cade7255eec91ce6dc77416">05854</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a640615a43cade7255eec91ce6dc77416">uctl_xm_r_bist_status</a>        : 1;
<a name="l05855"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a117c9ae1f5db80d499bc793e2d79eb89">05855</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a117c9ae1f5db80d499bc793e2d79eb89">reserved_10_31</a>               : 22;
<a name="l05856"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a24e93c60470833ea8b7a3c33eceaf656">05856</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a24e93c60470833ea8b7a3c33eceaf656">uahc_ram0_bist_ndone</a>         : 1;
<a name="l05857"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a19be3890cf9ec169ba71ebf49e04ec8c">05857</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a19be3890cf9ec169ba71ebf49e04ec8c">uahc_ram1_bist_ndone</a>         : 1;
<a name="l05858"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a49a35d4288dad7f0b293c55fccf3c645">05858</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a49a35d4288dad7f0b293c55fccf3c645">uahc_ram2_bist_ndone</a>         : 1;
<a name="l05859"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#af067bdd625f1e213fbc9eea45c672660">05859</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#af067bdd625f1e213fbc9eea45c672660">reserved_35_39</a>               : 5;
<a name="l05860"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a8d702e1ec6436081f94194a347679139">05860</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a8d702e1ec6436081f94194a347679139">uctl_xm_w_bist_ndone</a>         : 1;
<a name="l05861"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a372dd359db0d0e7383df4da4cbe93a36">05861</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#a372dd359db0d0e7383df4da4cbe93a36">uctl_xm_r_bist_ndone</a>         : 1;
<a name="l05862"></a><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#ad6227678f87fff897e19adaca849672d">05862</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html#ad6227678f87fff897e19adaca849672d">reserved_42_63</a>               : 22;
<a name="l05863"></a>05863 <span class="preprocessor">#endif</span>
<a name="l05864"></a>05864 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#a69499283f047bcb4484a2f01e520467d">s</a>;
<a name="l05865"></a><a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#a286d14715f6599050ee6ed08d5638e60">05865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html">cvmx_usbdrdx_uctl_bist_status_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#a286d14715f6599050ee6ed08d5638e60">cn70xx</a>;
<a name="l05866"></a><a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#aa01f1d65e315e36762dad0a3f43efba4">05866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html">cvmx_usbdrdx_uctl_bist_status_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#aa01f1d65e315e36762dad0a3f43efba4">cn70xxp1</a>;
<a name="l05867"></a><a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#a8e50b4adb14f62e861df4b22b44fd8ed">05867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html">cvmx_usbdrdx_uctl_bist_status_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#a8e50b4adb14f62e861df4b22b44fd8ed">cn73xx</a>;
<a name="l05868"></a><a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#a2a2c2781870019dd142fdc678ff18dbf">05868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__bist__status_1_1cvmx__usbdrdx__uctl__bist__status__s.html">cvmx_usbdrdx_uctl_bist_status_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html#a2a2c2781870019dd142fdc678ff18dbf">cnf75xx</a>;
<a name="l05869"></a>05869 };
<a name="l05870"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a06e5624934d1def38f722135c40b4239">05870</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html" title="cvmx_usbdrd::_uctl_bist_status">cvmx_usbdrdx_uctl_bist_status</a> <a class="code" href="unioncvmx__usbdrdx__uctl__bist__status.html" title="cvmx_usbdrd::_uctl_bist_status">cvmx_usbdrdx_uctl_bist_status_t</a>;
<a name="l05871"></a>05871 <span class="comment"></span>
<a name="l05872"></a>05872 <span class="comment">/**</span>
<a name="l05873"></a>05873 <span class="comment"> * cvmx_usbdrd#_uctl_ctl</span>
<a name="l05874"></a>05874 <span class="comment"> *</span>
<a name="l05875"></a>05875 <span class="comment"> * This register controls clocks, resets, power, and BIST.</span>
<a name="l05876"></a>05876 <span class="comment"> *</span>
<a name="l05877"></a>05877 <span class="comment"> * This register can be reset by IOI reset.</span>
<a name="l05878"></a>05878 <span class="comment"> */</span>
<a name="l05879"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html">05879</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html" title="cvmx_usbdrd::_uctl_ctl">cvmx_usbdrdx_uctl_ctl</a> {
<a name="l05880"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#a5959b5ef076e2a37cc67b4d2c4ce2955">05880</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#a5959b5ef076e2a37cc67b4d2c4ce2955">u64</a>;
<a name="l05881"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html">05881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html">cvmx_usbdrdx_uctl_ctl_s</a> {
<a name="l05882"></a>05882 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05883"></a>05883 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#aad5266cf33417d8d5500d9cc861c9b10">clear_bist</a>                   : 1;  <span class="comment">/**&lt; BIST fast-clear mode select. A BIST run with this bit set clears all entries in USBDRD</span>
<a name="l05884"></a>05884 <span class="comment">                                                         RAMs</span>
<a name="l05885"></a>05885 <span class="comment">                                                         to 0x0.</span>
<a name="l05886"></a>05886 <span class="comment">                                                         There are two major modes of BIST: full and clear. Full BIST is run by the BIST state</span>
<a name="l05887"></a>05887 <span class="comment">                                                         machine when CLEAR_BIST is deasserted during BIST. Clear BIST is run if CLEAR_BIST is</span>
<a name="l05888"></a>05888 <span class="comment">                                                         asserted during BIST.</span>
<a name="l05889"></a>05889 <span class="comment">                                                         To avoid race conditions, software must first perform a CSR write operation that puts the</span>
<a name="l05890"></a>05890 <span class="comment">                                                         CLEAR_BIST setting into the correct state and then perform another CSR write operation to</span>
<a name="l05891"></a>05891 <span class="comment">                                                         set the BIST trigger (keeping the CLEAR_BIST state constant).</span>
<a name="l05892"></a>05892 <span class="comment">                                                         CLEAR BIST completion is indicated by USBDRD()_UCTL_BIST_STATUS. A BIST clear operation</span>
<a name="l05893"></a>05893 <span class="comment">                                                         takes almost 2,000 controller-clock cycles for the largest RAM. */</span>
<a name="l05894"></a>05894     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a48424e6a48fdc5f850c6d0cf5a0223b9">start_bist</a>                   : 1;  <span class="comment">/**&lt; Rising edge starts BIST on the memories in USBDRD.</span>
<a name="l05895"></a>05895 <span class="comment">                                                         To run BIST, the controller clock must be both configured and enabled, and should be</span>
<a name="l05896"></a>05896 <span class="comment">                                                         configured to the maximum available frequency given the available coprocessor clock and</span>
<a name="l05897"></a>05897 <span class="comment">                                                         dividers.</span>
<a name="l05898"></a>05898 <span class="comment">                                                         Also, the UCTL, UAHC, and UPHY should be held in software- initiated reset (using</span>
<a name="l05899"></a>05899 <span class="comment">                                                         UPHY_RST, UAHC_RST, UCTL_RST) until BIST is complete.</span>
<a name="l05900"></a>05900 <span class="comment">                                                         BIST defect status can be checked after FULL BIST completion, both of which are indicated</span>
<a name="l05901"></a>05901 <span class="comment">                                                         in USBDRD()_UCTL_BIST_STATUS. The full BIST run takes almost 80,000 controller-clock</span>
<a name="l05902"></a>05902 <span class="comment">                                                         cycles</span>
<a name="l05903"></a>05903 <span class="comment">                                                         for</span>
<a name="l05904"></a>05904 <span class="comment">                                                         the largest RAM. */</span>
<a name="l05905"></a>05905     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a7dcf65421b883b30bc9f5293abf415d9">ref_clk_sel</a>                  : 2;  <span class="comment">/**&lt; Reference clock select. Choose reference-clock source for the SuperSpeed and high-speed</span>
<a name="l05906"></a>05906 <span class="comment">                                                         PLL blocks.</span>
<a name="l05907"></a>05907 <span class="comment">                                                         0x0 = Reference clock sources for both PLLs come from the USB pads.</span>
<a name="l05908"></a>05908 <span class="comment">                                                         0x1 = Reserved.</span>
<a name="l05909"></a>05909 <span class="comment">                                                         0x2 = Reserved.</span>
<a name="l05910"></a>05910 <span class="comment">                                                         0x3 = Reserved.</span>
<a name="l05911"></a>05911 <span class="comment">                                                         This value can be changed only during UPHY_RST.</span>
<a name="l05912"></a>05912 <span class="comment">                                                         If REF_CLK_SEL = 0x0, then the reference clock input cannot be spread-spectrum. */</span>
<a name="l05913"></a>05913     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a4280669d1b7dca1200339f063c245f7b">ssc_en</a>                       : 1;  <span class="comment">/**&lt; Spread-spectrum clock enable. Enables spread-spectrum clock production in the SuperSpeed</span>
<a name="l05914"></a>05914 <span class="comment">                                                         function. If the input reference clock for the SuperSpeed PLL is already spread-spectrum,</span>
<a name="l05915"></a>05915 <span class="comment">                                                         then do not enable this feature. The clocks sourced to the SuperSpeed function must have</span>
<a name="l05916"></a>05916 <span class="comment">                                                         spread-spectrum to be compliant with the USB specification.</span>
<a name="l05917"></a>05917 <span class="comment">                                                         The high-speed PLL cannot support a spread-spectrum input, so REF_CLK_SEL = 0x0 must</span>
<a name="l05918"></a>05918 <span class="comment">                                                         enable this feature.</span>
<a name="l05919"></a>05919 <span class="comment">                                                         This value may only be changed during [UPHY_RST]. */</span>
<a name="l05920"></a>05920     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ae4bfa0b6cdf7d3b1703e20362a8e9678">ssc_range</a>                    : 3;  <span class="comment">/**&lt; Spread-spectrum clock range. Selects the range of spread-spectrum modulation when SSC_EN</span>
<a name="l05921"></a>05921 <span class="comment">                                                         is asserted and the PHY is spreading the SuperSpeed transmit clocks.</span>
<a name="l05922"></a>05922 <span class="comment">                                                         Applies a fixed offset to the phase accumulator.</span>
<a name="l05923"></a>05923 <span class="comment">                                                         0x0 = -4980 ppm downspread of clock.</span>
<a name="l05924"></a>05924 <span class="comment">                                                         0x1 = -4492 ppm.</span>
<a name="l05925"></a>05925 <span class="comment">                                                         0x2 = -4003 ppm.</span>
<a name="l05926"></a>05926 <span class="comment">                                                         0x3-0x7 = reserved.</span>
<a name="l05927"></a>05927 <span class="comment">                                                         All of these settings are within the USB 3.0 specification. The amount of EMI emission</span>
<a name="l05928"></a>05928 <span class="comment">                                                         reduction might decrease as the [SSC_RANGE] increases; therefore, the [SSC_RANGE] settings</span>
<a name="l05929"></a>05929 <span class="comment">                                                         can</span>
<a name="l05930"></a>05930 <span class="comment">                                                         be registered to enable the amount of spreading to be adjusted on a per-application basis.</span>
<a name="l05931"></a>05931 <span class="comment">                                                         This value can be changed only during UPHY_RST. */</span>
<a name="l05932"></a>05932     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a66d60abff3d0a618d31847c0ad280e26">ssc_ref_clk_sel</a>              : 9;  <span class="comment">/**&lt; Enables non-standard oscillator frequencies to generate targeted MPLL output rates. Input</span>
<a name="l05933"></a>05933 <span class="comment">                                                         corresponds to the frequency-synthesis coefficient.</span>
<a name="l05934"></a>05934 <span class="comment">                                                         [55:53]: modulus - 1,</span>
<a name="l05935"></a>05935 <span class="comment">                                                         [52:47]: 2&apos;s complement push amount</span>
<a name="l05936"></a>05936 <span class="comment">                                                         A value of 0x0 means this feature is disabled.</span>
<a name="l05937"></a>05937 <span class="comment">                                                         The legal values are:</span>
<a name="l05938"></a>05938 <span class="comment">                                                           If REF_CLK_SEL = 0x0 or 0x1, then:</span>
<a name="l05939"></a>05939 <span class="comment">                                                             0x0 is the only legal value.</span>
<a name="l05940"></a>05940 <span class="comment">                                                           If REF_CLK_SEL = 0x2 or 0x3, then:</span>
<a name="l05941"></a>05941 <span class="comment">                                                             0x0:   if DLMC_REF_CLK* is another supported frequency (see list in</span>
<a name="l05942"></a>05942 <span class="comment">                                                                    MPLL_MULTIPLIER description).</span>
<a name="l05943"></a>05943 <span class="comment">                                                         All other values are reserved.</span>
<a name="l05944"></a>05944 <span class="comment">                                                         This value may only be changed during [UPHY_RST].</span>
<a name="l05945"></a>05945 <span class="comment">                                                         Note: If REF_CLK_SEL = 0x2 or 0x3, then MPLL_MULTPLIER, REF_CLK_DIV2, and SSC_REF_CLK_SEL</span>
<a name="l05946"></a>05946 <span class="comment">                                                         must all be programmed to the same frequency setting. */</span>
<a name="l05947"></a>05947     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a1713502e14601be497e81b22579a87ad">mpll_multiplier</a>              : 7;  <span class="comment">/**&lt; Multiplies the reference clock to a frequency suitable for intended operating speed. The</span>
<a name="l05948"></a>05948 <span class="comment">                                                         legal values are:</span>
<a name="l05949"></a>05949 <span class="comment">                                                           If REF_CLK_SEL = 0x0 or 0x1, then:</span>
<a name="l05950"></a>05950 <span class="comment">                                                             0x19 = 100  MHz on DLMC_REF_CLK*</span>
<a name="l05951"></a>05951 <span class="comment">                                                           If REF_CLK_SEL = 0x2 or 0x3, then:</span>
<a name="l05952"></a>05952 <span class="comment">                                                             0x32 =  50  MHz on DLMC_REF_CLK*</span>
<a name="l05953"></a>05953 <span class="comment">                                                             0x19 =  100 MHz on DLMC_REF_CLK*</span>
<a name="l05954"></a>05954 <span class="comment">                                                             0x28 =  125 MHz on DLMC_REF_CLK*</span>
<a name="l05955"></a>05955 <span class="comment">                                                         All other values are reserved.</span>
<a name="l05956"></a>05956 <span class="comment">                                                         This value may only be changed during [UPHY_RST].</span>
<a name="l05957"></a>05957 <span class="comment">                                                         Note: If REF_CLK_SEL = 0x2 or 0x3, then MPLL_MULTPLIER, REF_CLK_DIV2, and SSC_REF_CLK_SEL</span>
<a name="l05958"></a>05958 <span class="comment">                                                         must all be programmed to the same frequency setting. */</span>
<a name="l05959"></a>05959     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ad7882a2f7d9e02d39a49dc304d07d09f">ref_ssp_en</a>                   : 1;  <span class="comment">/**&lt; Enables reference clock to the prescaler for SuperSpeed function. This should always be</span>
<a name="l05960"></a>05960 <span class="comment">                                                         enabled since this output clock is used to drive the UAHC suspend-mode clock during</span>
<a name="l05961"></a>05961 <span class="comment">                                                         low-power states.</span>
<a name="l05962"></a>05962 <span class="comment">                                                         This value can be changed only during UPHY_RST or during low-power states.</span>
<a name="l05963"></a>05963 <span class="comment">                                                         The reference clock must be running and stable before UPHY_RST is deasserted and before</span>
<a name="l05964"></a>05964 <span class="comment">                                                         REF_SSP_EN is asserted. */</span>
<a name="l05965"></a>05965     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af90c16b929df556efe48316dd61a0fce">ref_clk_div2</a>                 : 1;  <span class="comment">/**&lt; Divides the reference clock by 2 before feeding it into the REF_CLK_FSEL divider.</span>
<a name="l05966"></a>05966 <span class="comment">                                                         The legal values are:</span>
<a name="l05967"></a>05967 <span class="comment">                                                           If REF_CLK_SEL = 0x0 or 0x1, then:</span>
<a name="l05968"></a>05968 <span class="comment">                                                             all DLMC_REF_CLK* frequencies: 0x0 is the only legal value.</span>
<a name="l05969"></a>05969 <span class="comment">                                                           If REF_CLK_SEL = 0x2 or 0x3, then:</span>
<a name="l05970"></a>05970 <span class="comment">                                                             0x1: if DLMC_REF_CLK* is 125MHz.</span>
<a name="l05971"></a>05971 <span class="comment">                                                             0x0: if DLMC_REF_CLK* is another supported frequency (see list in</span>
<a name="l05972"></a>05972 <span class="comment">                                                                  MPLL_MULTIPLIER description).</span>
<a name="l05973"></a>05973 <span class="comment">                                                         This value can be changed only during UPHY_RST.</span>
<a name="l05974"></a>05974 <span class="comment">                                                         Note: If REF_CLK_SEL = 0x2 or 0x3, then MPLL_MULTPLIER, REF_CLK_DIV2, and SSC_REF_CLK_SEL</span>
<a name="l05975"></a>05975 <span class="comment">                                                         must all be programmed to the same frequency setting. */</span>
<a name="l05976"></a>05976     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af04b28488a531dbe625d7f835e0e0af8">ref_clk_fsel</a>                 : 6;  <span class="comment">/**&lt; Selects the reference clock frequency for the SuperSpeed and high-speed PLL blocks.</span>
<a name="l05977"></a>05977 <span class="comment">                                                         The legal values are:</span>
<a name="l05978"></a>05978 <span class="comment">                                                           If REF_CLK_SEL = 0x0 or 0x1, then:</span>
<a name="l05979"></a>05979 <span class="comment">                                                             0x27 = 100  MHz on DLMC_REF_CLK*</span>
<a name="l05980"></a>05980 <span class="comment">                                                           If REF_CLK_SEL = 0x2 or 0x3, then:</span>
<a name="l05981"></a>05981 <span class="comment">                                                             0x07 is the only legal value.</span>
<a name="l05982"></a>05982 <span class="comment">                                                         All other values are reserved.</span>
<a name="l05983"></a>05983 <span class="comment">                                                         This value may only be changed during [UPHY_RST].</span>
<a name="l05984"></a>05984 <span class="comment">                                                         Note: When REF_CLK_SEL = 0x2 or 0x3, the MPLL_MULTIPLIER, REF_CLK_DIV2, and</span>
<a name="l05985"></a>05985 <span class="comment">                                                         SSC_REF_CLK_SEL settings are used to configure the SuperSpeed reference clock</span>
<a name="l05986"></a>05986 <span class="comment">                                                         multiplier. */</span>
<a name="l05987"></a>05987     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a1788c1732c1fe6c7aefcf75fb4d7dc53">reserved_31_31</a>               : 1;
<a name="l05988"></a>05988     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ae8f14a7cb027b784359b17365c0849d7">h_clk_en</a>                     : 1;  <span class="comment">/**&lt; Controller-clock enable. When set to 1, the controller clock is generated. This also</span>
<a name="l05989"></a>05989 <span class="comment">                                                         enables access to UCTL registers 0x30-0xF8. */</span>
<a name="l05990"></a>05990     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af71bf176fa72ecbe2194c66c4a4ef87c">h_clk_byp_sel</a>                : 1;  <span class="comment">/**&lt; Select the bypass input to the controller-clock divider.</span>
<a name="l05991"></a>05991 <span class="comment">                                                         0 = Use the divided coprocessor clock from the H_CLKDIV divider.</span>
<a name="l05992"></a>05992 <span class="comment">                                                         1 = Use the bypass clock from the GPIO pins.</span>
<a name="l05993"></a>05993 <span class="comment">                                                         This signal is just a multiplexer-select signal; it does not enable the controller clock.</span>
<a name="l05994"></a>05994 <span class="comment">                                                         You must still set H_CLK_EN separately. H_CLK_BYP_SEL select should not be changed</span>
<a name="l05995"></a>05995 <span class="comment">                                                         unless H_CLK_EN is disabled.</span>
<a name="l05996"></a>05996 <span class="comment">                                                         The bypass clock can be selected and running even if the controller-clock dividers are not</span>
<a name="l05997"></a>05997 <span class="comment">                                                         running. */</span>
<a name="l05998"></a>05998     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a7bb93337df0905c1370b488ea94dda02">h_clkdiv_rst</a>                 : 1;  <span class="comment">/**&lt; Controller clock divider reset. Divided clocks are not generated while the divider is</span>
<a name="l05999"></a>05999 <span class="comment">                                                         being reset.</span>
<a name="l06000"></a>06000 <span class="comment">                                                         This also resets the suspend-clock divider. */</span>
<a name="l06001"></a>06001     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a2c8da7fd4d0e4f64d5f62bba0d85d1e8">reserved_27_27</a>               : 1;
<a name="l06002"></a>06002     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#afcd70cc2bf20c2e41e3326ece4447003">h_clkdiv_sel</a>                 : 3;  <span class="comment">/**&lt; Controller clock-frequency-divider select. The controller-clock frequency is the</span>
<a name="l06003"></a>06003 <span class="comment">                                                         coprocessor-clock frequency divided by [H_CLKDIV_SEL] and must be at or below 300 MHz.</span>
<a name="l06004"></a>06004 <span class="comment">                                                         The divider values are the following:</span>
<a name="l06005"></a>06005 <span class="comment">                                                         0x0 = divide by 1.</span>
<a name="l06006"></a>06006 <span class="comment">                                                         0x1 = divide by 2.</span>
<a name="l06007"></a>06007 <span class="comment">                                                         0x2 = divide by 4.</span>
<a name="l06008"></a>06008 <span class="comment">                                                         0x3 = divide by 6.</span>
<a name="l06009"></a>06009 <span class="comment">                                                         0x4 = divide by 8.</span>
<a name="l06010"></a>06010 <span class="comment">                                                         0x5 = divide by 16.</span>
<a name="l06011"></a>06011 <span class="comment">                                                         0x6 = divide by 24.</span>
<a name="l06012"></a>06012 <span class="comment">                                                         0x7 = divide by 32.</span>
<a name="l06013"></a>06013 <span class="comment">                                                         The hclk frequency must be at or below 300 MHz.</span>
<a name="l06014"></a>06014 <span class="comment">                                                         The hclk frequency must be at or above 150 MHz for full-rate USB3</span>
<a name="l06015"></a>06015 <span class="comment">                                                         operation.</span>
<a name="l06016"></a>06016 <span class="comment">                                                         The hclk frequency must be at or above 125 MHz for any USB3</span>
<a name="l06017"></a>06017 <span class="comment">                                                         functionality.</span>
<a name="l06018"></a>06018 <span class="comment">                                                         If [DRD_MODE] = DEVICE, the hclk frequency must be at or above 125 MHz for</span>
<a name="l06019"></a>06019 <span class="comment">                                                         correct USB2 functionality.</span>
<a name="l06020"></a>06020 <span class="comment">                                                         If [DRD_MODE] = HOST, the hclk frequency must be at or above 90 MHz</span>
<a name="l06021"></a>06021 <span class="comment">                                                         for full-rate USB2 operation.</span>
<a name="l06022"></a>06022 <span class="comment">                                                         If [DRD_MODE] = HOST, the hclk frequency must be at or above 62.5 MHz</span>
<a name="l06023"></a>06023 <span class="comment">                                                         for any USB2 operation.</span>
<a name="l06024"></a>06024 <span class="comment">                                                         This field can be changed only when [H_CLKDIV_RST] = 1. */</span>
<a name="l06025"></a>06025     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a72ee8ddfbacf808bb7210db0e4a8a77e">reserved_22_23</a>               : 2;
<a name="l06026"></a>06026     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a6fc1d7cc5100e6d1c37ddf3b2e0eee26">usb3_port_perm_attach</a>        : 1;  <span class="comment">/**&lt; Indicates this port is permanently attached. This is a strap signal; it should be modified</span>
<a name="l06027"></a>06027 <span class="comment">                                                         only when [UPHY_RST] is asserted. */</span>
<a name="l06028"></a>06028     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ade9a6f4a0042ad76d884e4b8523fa4de">usb2_port_perm_attach</a>        : 1;  <span class="comment">/**&lt; Indicates this port is permanently attached. This is a strap signal; it should be modified</span>
<a name="l06029"></a>06029 <span class="comment">                                                         only when [UPHY_RST] is asserted. */</span>
<a name="l06030"></a>06030     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a30f728f1e94795a1cde8b498eff64eab">reserved_19_19</a>               : 1;
<a name="l06031"></a>06031     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a4080127fdfcd5542e1c793209a82950c">usb3_port_disable</a>            : 1;  <span class="comment">/**&lt; Disables the USB3 (SuperSpeed) portion of this PHY. When set to 1, this signal stops</span>
<a name="l06032"></a>06032 <span class="comment">                                                         reporting connect/disconnect events on the port and keeps the port in disabled state. This</span>
<a name="l06033"></a>06033 <span class="comment">                                                         could be used for security reasons where hardware can disable a port regardless of whether</span>
<a name="l06034"></a>06034 <span class="comment">                                                         xHCI driver enables a port or not.</span>
<a name="l06035"></a>06035 <span class="comment">                                                         USBDRD()_UAHC_HCSPARAMS1[MAXPORTS] is not affected by this signal.</span>
<a name="l06036"></a>06036 <span class="comment">                                                         This is a strap signal; it should be modified only when [UPHY_RST] is asserted. */</span>
<a name="l06037"></a>06037     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a71d076086667825de76aabd8120079f0">reserved_17_17</a>               : 1;
<a name="l06038"></a>06038     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a745734d24955118a4456147746b25b92">usb2_port_disable</a>            : 1;  <span class="comment">/**&lt; Disables USB2 (high-speed/full-speed/low-speed) portion of this PHY. When set to 1, this</span>
<a name="l06039"></a>06039 <span class="comment">                                                         signal stops reporting connect/disconnect events on the port and keeps the port in</span>
<a name="l06040"></a>06040 <span class="comment">                                                         disabled state. This could be used for security reasons where hardware can disable a port</span>
<a name="l06041"></a>06041 <span class="comment">                                                         regardless of whether xHCI driver enables a port or not.</span>
<a name="l06042"></a>06042 <span class="comment">                                                         USBDRD()_UAHC_HCSPARAMS1[MAXPORTS] is not affected by this signal.</span>
<a name="l06043"></a>06043 <span class="comment">                                                         This is a strap signal; it should only be modified when [UPHY_RST] is asserted.</span>
<a name="l06044"></a>06044 <span class="comment">                                                         If Port0 is required to be disabled, ensure that the utmi_clk[0] is running at the normal</span>
<a name="l06045"></a>06045 <span class="comment">                                                         speed. Also, all the enabled USB2.0 ports should have the same clock frequency as Port0. */</span>
<a name="l06046"></a>06046     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a02eec38dc1c77d0786921e85beadfcb4">reserved_15_15</a>               : 1;
<a name="l06047"></a>06047     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a5a69c1250290a252eb2fed3d549b45a3">ss_power_en</a>                  : 1;  <span class="comment">/**&lt; PHY SuperSpeed block power enable.</span>
<a name="l06048"></a>06048 <span class="comment">                                                         This is a strap signal; it should only be modified when [UPHY_RST] is asserted. */</span>
<a name="l06049"></a>06049     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af392f4d7d7db179ec8853b78a8b4457a">reserved_13_13</a>               : 1;
<a name="l06050"></a>06050     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a9380345e1e179b6f9553da9d616d5f1f">hs_power_en</a>                  : 1;  <span class="comment">/**&lt; PHY high-speed block power enable.</span>
<a name="l06051"></a>06051 <span class="comment">                                                         This is a strap signal; it should only be modified when [UPHY_RST] is asserted. */</span>
<a name="l06052"></a>06052     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af1e18b5395eec93c6c0a2dbbe824fe99">reserved_5_11</a>                : 7;
<a name="l06053"></a>06053     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#aae835f902ddd8c5bd09425b513baa3a4">csclk_en</a>                     : 1;  <span class="comment">/**&lt; Turns on the USB UCTL interface clock (coprocessor clock). This enables access to UAHC</span>
<a name="l06054"></a>06054 <span class="comment">                                                         registers via the IOI, as well as UCTL registers starting from 0x30 via the RSL bus. */</span>
<a name="l06055"></a>06055     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ad6a5d162379fd18e22bf5c55b44e226e">drd_mode</a>                     : 1;  <span class="comment">/**&lt; Switches between host or device mode for USBDRD.</span>
<a name="l06056"></a>06056 <span class="comment">                                                         1 - Device</span>
<a name="l06057"></a>06057 <span class="comment">                                                         0 - Host */</span>
<a name="l06058"></a>06058     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#afef649a9bb4e4fcdc298f9843edbf26e">uphy_rst</a>                     : 1;  <span class="comment">/**&lt; PHY reset; resets UPHY; active-high. */</span>
<a name="l06059"></a>06059     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a8cdbaec4d10ab3576ef9e06b52d0bd46">uahc_rst</a>                     : 1;  <span class="comment">/**&lt; Software reset; resets UAHC; active-high. */</span>
<a name="l06060"></a>06060     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ad7cda3f8cc3aeb837f3087ebf2ac5b0b">uctl_rst</a>                     : 1;  <span class="comment">/**&lt; Software reset; resets UCTL; active-high.</span>
<a name="l06061"></a>06061 <span class="comment">                                                         Resets UAHC DMA and register shims. Resets UCTL RSL registers 0x30-0xF8.</span>
<a name="l06062"></a>06062 <span class="comment">                                                         Does not reset UCTL RSL registers 0x0-0x28.</span>
<a name="l06063"></a>06063 <span class="comment">                                                         UCTL RSL registers starting from 0x30 can be accessed only after the controller clock is</span>
<a name="l06064"></a>06064 <span class="comment">                                                         active and [UCTL_RST] is deasserted. */</span>
<a name="l06065"></a>06065 <span class="preprocessor">#else</span>
<a name="l06066"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ad7cda3f8cc3aeb837f3087ebf2ac5b0b">06066</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ad7cda3f8cc3aeb837f3087ebf2ac5b0b">uctl_rst</a>                     : 1;
<a name="l06067"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a8cdbaec4d10ab3576ef9e06b52d0bd46">06067</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a8cdbaec4d10ab3576ef9e06b52d0bd46">uahc_rst</a>                     : 1;
<a name="l06068"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#afef649a9bb4e4fcdc298f9843edbf26e">06068</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#afef649a9bb4e4fcdc298f9843edbf26e">uphy_rst</a>                     : 1;
<a name="l06069"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ad6a5d162379fd18e22bf5c55b44e226e">06069</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ad6a5d162379fd18e22bf5c55b44e226e">drd_mode</a>                     : 1;
<a name="l06070"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#aae835f902ddd8c5bd09425b513baa3a4">06070</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#aae835f902ddd8c5bd09425b513baa3a4">csclk_en</a>                     : 1;
<a name="l06071"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af1e18b5395eec93c6c0a2dbbe824fe99">06071</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af1e18b5395eec93c6c0a2dbbe824fe99">reserved_5_11</a>                : 7;
<a name="l06072"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a9380345e1e179b6f9553da9d616d5f1f">06072</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a9380345e1e179b6f9553da9d616d5f1f">hs_power_en</a>                  : 1;
<a name="l06073"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af392f4d7d7db179ec8853b78a8b4457a">06073</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af392f4d7d7db179ec8853b78a8b4457a">reserved_13_13</a>               : 1;
<a name="l06074"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a5a69c1250290a252eb2fed3d549b45a3">06074</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a5a69c1250290a252eb2fed3d549b45a3">ss_power_en</a>                  : 1;
<a name="l06075"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a02eec38dc1c77d0786921e85beadfcb4">06075</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a02eec38dc1c77d0786921e85beadfcb4">reserved_15_15</a>               : 1;
<a name="l06076"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a745734d24955118a4456147746b25b92">06076</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a745734d24955118a4456147746b25b92">usb2_port_disable</a>            : 1;
<a name="l06077"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a71d076086667825de76aabd8120079f0">06077</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a71d076086667825de76aabd8120079f0">reserved_17_17</a>               : 1;
<a name="l06078"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a4080127fdfcd5542e1c793209a82950c">06078</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a4080127fdfcd5542e1c793209a82950c">usb3_port_disable</a>            : 1;
<a name="l06079"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a30f728f1e94795a1cde8b498eff64eab">06079</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a30f728f1e94795a1cde8b498eff64eab">reserved_19_19</a>               : 1;
<a name="l06080"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ade9a6f4a0042ad76d884e4b8523fa4de">06080</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ade9a6f4a0042ad76d884e4b8523fa4de">usb2_port_perm_attach</a>        : 1;
<a name="l06081"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a6fc1d7cc5100e6d1c37ddf3b2e0eee26">06081</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a6fc1d7cc5100e6d1c37ddf3b2e0eee26">usb3_port_perm_attach</a>        : 1;
<a name="l06082"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a72ee8ddfbacf808bb7210db0e4a8a77e">06082</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a72ee8ddfbacf808bb7210db0e4a8a77e">reserved_22_23</a>               : 2;
<a name="l06083"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#afcd70cc2bf20c2e41e3326ece4447003">06083</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#afcd70cc2bf20c2e41e3326ece4447003">h_clkdiv_sel</a>                 : 3;
<a name="l06084"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a2c8da7fd4d0e4f64d5f62bba0d85d1e8">06084</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a2c8da7fd4d0e4f64d5f62bba0d85d1e8">reserved_27_27</a>               : 1;
<a name="l06085"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a7bb93337df0905c1370b488ea94dda02">06085</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a7bb93337df0905c1370b488ea94dda02">h_clkdiv_rst</a>                 : 1;
<a name="l06086"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af71bf176fa72ecbe2194c66c4a4ef87c">06086</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af71bf176fa72ecbe2194c66c4a4ef87c">h_clk_byp_sel</a>                : 1;
<a name="l06087"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ae8f14a7cb027b784359b17365c0849d7">06087</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ae8f14a7cb027b784359b17365c0849d7">h_clk_en</a>                     : 1;
<a name="l06088"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a1788c1732c1fe6c7aefcf75fb4d7dc53">06088</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a1788c1732c1fe6c7aefcf75fb4d7dc53">reserved_31_31</a>               : 1;
<a name="l06089"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af04b28488a531dbe625d7f835e0e0af8">06089</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af04b28488a531dbe625d7f835e0e0af8">ref_clk_fsel</a>                 : 6;
<a name="l06090"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af90c16b929df556efe48316dd61a0fce">06090</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#af90c16b929df556efe48316dd61a0fce">ref_clk_div2</a>                 : 1;
<a name="l06091"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ad7882a2f7d9e02d39a49dc304d07d09f">06091</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ad7882a2f7d9e02d39a49dc304d07d09f">ref_ssp_en</a>                   : 1;
<a name="l06092"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a1713502e14601be497e81b22579a87ad">06092</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a1713502e14601be497e81b22579a87ad">mpll_multiplier</a>              : 7;
<a name="l06093"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a66d60abff3d0a618d31847c0ad280e26">06093</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a66d60abff3d0a618d31847c0ad280e26">ssc_ref_clk_sel</a>              : 9;
<a name="l06094"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ae4bfa0b6cdf7d3b1703e20362a8e9678">06094</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#ae4bfa0b6cdf7d3b1703e20362a8e9678">ssc_range</a>                    : 3;
<a name="l06095"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a4280669d1b7dca1200339f063c245f7b">06095</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a4280669d1b7dca1200339f063c245f7b">ssc_en</a>                       : 1;
<a name="l06096"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a7dcf65421b883b30bc9f5293abf415d9">06096</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a7dcf65421b883b30bc9f5293abf415d9">ref_clk_sel</a>                  : 2;
<a name="l06097"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a48424e6a48fdc5f850c6d0cf5a0223b9">06097</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#a48424e6a48fdc5f850c6d0cf5a0223b9">start_bist</a>                   : 1;
<a name="l06098"></a><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#aad5266cf33417d8d5500d9cc861c9b10">06098</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html#aad5266cf33417d8d5500d9cc861c9b10">clear_bist</a>                   : 1;
<a name="l06099"></a>06099 <span class="preprocessor">#endif</span>
<a name="l06100"></a>06100 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#a2be28e5533a0765f65fbde84c7aed361">s</a>;
<a name="l06101"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#aa8ee2da646ec63b4fdbd76fd9efad6e2">06101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html">cvmx_usbdrdx_uctl_ctl_s</a>        <a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#aa8ee2da646ec63b4fdbd76fd9efad6e2">cn70xx</a>;
<a name="l06102"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#aed4f289b0249212e63def29db9ac195f">06102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html">cvmx_usbdrdx_uctl_ctl_s</a>        <a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#aed4f289b0249212e63def29db9ac195f">cn70xxp1</a>;
<a name="l06103"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#add3df7e704d8d4c9f8eeb02218e5baf5">06103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html">cvmx_usbdrdx_uctl_ctl_s</a>        <a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#add3df7e704d8d4c9f8eeb02218e5baf5">cn73xx</a>;
<a name="l06104"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#a3d4427282a986596d6bea0656050d10b">06104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ctl_1_1cvmx__usbdrdx__uctl__ctl__s.html">cvmx_usbdrdx_uctl_ctl_s</a>        <a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html#a3d4427282a986596d6bea0656050d10b">cnf75xx</a>;
<a name="l06105"></a>06105 };
<a name="l06106"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ae5f9c4a3d00fc5c0ab3afdc9219ddd6f">06106</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html" title="cvmx_usbdrd::_uctl_ctl">cvmx_usbdrdx_uctl_ctl</a> <a class="code" href="unioncvmx__usbdrdx__uctl__ctl.html" title="cvmx_usbdrd::_uctl_ctl">cvmx_usbdrdx_uctl_ctl_t</a>;
<a name="l06107"></a>06107 <span class="comment"></span>
<a name="l06108"></a>06108 <span class="comment">/**</span>
<a name="l06109"></a>06109 <span class="comment"> * cvmx_usbdrd#_uctl_ecc</span>
<a name="l06110"></a>06110 <span class="comment"> *</span>
<a name="l06111"></a>06111 <span class="comment"> * This register can be used to disable ECC correction, insert ECC errors, and debug ECC</span>
<a name="l06112"></a>06112 <span class="comment"> * failures.</span>
<a name="l06113"></a>06113 <span class="comment"> * * The ECC_ERR* fields are captured when there are no outstanding ECC errors indicated in</span>
<a name="l06114"></a>06114 <span class="comment"> * INTSTAT and a new ECC error arrives. Prioritization for multiple events occurring on the same</span>
<a name="l06115"></a>06115 <span class="comment"> * cycle is indicated by the ECC_ERR_SOURCE enumeration: highest encoded value has highest</span>
<a name="l06116"></a>06116 <span class="comment"> * priority.</span>
<a name="l06117"></a>06117 <span class="comment"> * * The *ECC_*_DIS fields disable ECC correction; SBE and DBE errors are still reported. If</span>
<a name="l06118"></a>06118 <span class="comment"> * *ECC_*_DIS = 0x1, then no data-correction occurs.</span>
<a name="l06119"></a>06119 <span class="comment"> * * The *ECC_FLIP_SYND fields flip the syndrome&lt;1:0&gt; bits to generate single-bit/double-bit</span>
<a name="l06120"></a>06120 <span class="comment"> * error for testing.</span>
<a name="l06121"></a>06121 <span class="comment"> *</span>
<a name="l06122"></a>06122 <span class="comment"> * 0x0 = Normal operation.</span>
<a name="l06123"></a>06123 <span class="comment"> * 0x1 = SBE on bit[0].</span>
<a name="l06124"></a>06124 <span class="comment"> * 0x2 = SBE on bit[1].</span>
<a name="l06125"></a>06125 <span class="comment"> * 0x3 = DBE on bit[1:0].</span>
<a name="l06126"></a>06126 <span class="comment"> *</span>
<a name="l06127"></a>06127 <span class="comment"> * This register is accessible only when USBDRD()_UCTL_CTL[H_CLK_EN] = 1.</span>
<a name="l06128"></a>06128 <span class="comment"> *</span>
<a name="l06129"></a>06129 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UCTL_RST].</span>
<a name="l06130"></a>06130 <span class="comment"> */</span>
<a name="l06131"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html">06131</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html" title="cvmx_usbdrd::_uctl_ecc">cvmx_usbdrdx_uctl_ecc</a> {
<a name="l06132"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#ae7e8c7bbe720d0a3d248e4384cadf699">06132</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#ae7e8c7bbe720d0a3d248e4384cadf699">u64</a>;
<a name="l06133"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html">06133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html">cvmx_usbdrdx_uctl_ecc_s</a> {
<a name="l06134"></a>06134 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06135"></a>06135 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#aa64dd62326ed8e6253c9a2034719808f">reserved_60_63</a>               : 4;
<a name="l06136"></a>06136     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#adfbb2002485b2e9a60ceebecbb5e45c5">ecc_err_source</a>               : 4;  <span class="comment">/**&lt; Source of ECC error, see USBDRD_UCTL_ECC_ERR_SOURCE_E. */</span>
<a name="l06137"></a>06137     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a02b58db441d9ba07be9f33e09451230d">ecc_err_syndrome</a>             : 8;  <span class="comment">/**&lt; Syndrome bits of the ECC error. */</span>
<a name="l06138"></a>06138     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a0c743d078684ac24303bd1be851e7b9a">ecc_err_address</a>              : 16; <span class="comment">/**&lt; RAM address of the ECC error. */</span>
<a name="l06139"></a>06139     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ae0f862aa0a45740fd3e8f7e71ed4463b">reserved_21_31</a>               : 11;
<a name="l06140"></a>06140     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#af82ef04482f2f1da2ff681a154d58568">uctl_xm_r_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l06141"></a>06141     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#acbad7fcd8278c21c38d16a7b131adc88">uctl_xm_r_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UCTL AxiMaster read-data FIFO. */</span>
<a name="l06142"></a>06142     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a3f559f27656a82f351acdc4866e09590">uctl_xm_w_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l06143"></a>06143     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ac7ce76192d5981c450e9df851b95d082">uctl_xm_w_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UCTL AxiMaster write-data FIFO. */</span>
<a name="l06144"></a>06144     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#abb1cc2ae19dd138cb0a0a104a71b93e5">reserved_9_14</a>                : 6;
<a name="l06145"></a>06145     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a0c6338aaecf744a3cf4c90f54516b0c5">uahc_ram2_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l06146"></a>06146     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a25cefbd0f8f23b66980c86c85fe300cc">uahc_ram2_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UAHC RxFIFO RAMs (RAM2). */</span>
<a name="l06147"></a>06147     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ace579ed25b6ca168315f69ab64f95e66">uahc_ram1_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l06148"></a>06148     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ad0fdda8328b4bd4fb2a35a9425667801">uahc_ram1_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UAHC TxFIFO RAMs (RAM1). */</span>
<a name="l06149"></a>06149     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ad26b743a55dfe65107a0ecb1226c3fc7">uahc_ram0_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l06150"></a>06150     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ab8ba1b65998b4ddc29c78bc35607c432">uahc_ram0_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UAHC Desc/Reg cache (RAM0). */</span>
<a name="l06151"></a>06151 <span class="preprocessor">#else</span>
<a name="l06152"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ab8ba1b65998b4ddc29c78bc35607c432">06152</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ab8ba1b65998b4ddc29c78bc35607c432">uahc_ram0_ecc_cor_dis</a>        : 1;
<a name="l06153"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ad26b743a55dfe65107a0ecb1226c3fc7">06153</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ad26b743a55dfe65107a0ecb1226c3fc7">uahc_ram0_ecc_flip_synd</a>      : 2;
<a name="l06154"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ad0fdda8328b4bd4fb2a35a9425667801">06154</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ad0fdda8328b4bd4fb2a35a9425667801">uahc_ram1_ecc_cor_dis</a>        : 1;
<a name="l06155"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ace579ed25b6ca168315f69ab64f95e66">06155</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ace579ed25b6ca168315f69ab64f95e66">uahc_ram1_ecc_flip_synd</a>      : 2;
<a name="l06156"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a25cefbd0f8f23b66980c86c85fe300cc">06156</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a25cefbd0f8f23b66980c86c85fe300cc">uahc_ram2_ecc_cor_dis</a>        : 1;
<a name="l06157"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a0c6338aaecf744a3cf4c90f54516b0c5">06157</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a0c6338aaecf744a3cf4c90f54516b0c5">uahc_ram2_ecc_flip_synd</a>      : 2;
<a name="l06158"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#abb1cc2ae19dd138cb0a0a104a71b93e5">06158</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#abb1cc2ae19dd138cb0a0a104a71b93e5">reserved_9_14</a>                : 6;
<a name="l06159"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ac7ce76192d5981c450e9df851b95d082">06159</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ac7ce76192d5981c450e9df851b95d082">uctl_xm_w_ecc_cor_dis</a>        : 1;
<a name="l06160"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a3f559f27656a82f351acdc4866e09590">06160</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a3f559f27656a82f351acdc4866e09590">uctl_xm_w_ecc_flip_synd</a>      : 2;
<a name="l06161"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#acbad7fcd8278c21c38d16a7b131adc88">06161</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#acbad7fcd8278c21c38d16a7b131adc88">uctl_xm_r_ecc_cor_dis</a>        : 1;
<a name="l06162"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#af82ef04482f2f1da2ff681a154d58568">06162</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#af82ef04482f2f1da2ff681a154d58568">uctl_xm_r_ecc_flip_synd</a>      : 2;
<a name="l06163"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ae0f862aa0a45740fd3e8f7e71ed4463b">06163</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#ae0f862aa0a45740fd3e8f7e71ed4463b">reserved_21_31</a>               : 11;
<a name="l06164"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a0c743d078684ac24303bd1be851e7b9a">06164</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a0c743d078684ac24303bd1be851e7b9a">ecc_err_address</a>              : 16;
<a name="l06165"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a02b58db441d9ba07be9f33e09451230d">06165</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#a02b58db441d9ba07be9f33e09451230d">ecc_err_syndrome</a>             : 8;
<a name="l06166"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#adfbb2002485b2e9a60ceebecbb5e45c5">06166</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#adfbb2002485b2e9a60ceebecbb5e45c5">ecc_err_source</a>               : 4;
<a name="l06167"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#aa64dd62326ed8e6253c9a2034719808f">06167</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html#aa64dd62326ed8e6253c9a2034719808f">reserved_60_63</a>               : 4;
<a name="l06168"></a>06168 <span class="preprocessor">#endif</span>
<a name="l06169"></a>06169 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#a006bb19c180d0776bc55c955ecc4e40e">s</a>;
<a name="l06170"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html">06170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html">cvmx_usbdrdx_uctl_ecc_cn70xx</a> {
<a name="l06171"></a>06171 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06172"></a>06172 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a670bb477575cd72f589dac6bf2b841e8">reserved_60_63</a>               : 4;
<a name="l06173"></a>06173     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a60c9afd14732b815d022b538e8255680">ecc_err_source</a>               : 4;  <span class="comment">/**&lt; Source of ECC error, see USBDRD_UCTL_ECC_ERR_SOURCE_E. */</span>
<a name="l06174"></a>06174     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a02fddf7f41ac1726c5731d33fd810419">ecc_err_syndrome</a>             : 8;  <span class="comment">/**&lt; Syndrome bits of the ECC error. */</span>
<a name="l06175"></a>06175     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#ace261733203496a4176424ae1409f916">ecc_err_address</a>              : 16; <span class="comment">/**&lt; RAM address of the ECC error. */</span>
<a name="l06176"></a>06176     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a87ff03770374d96147ada209a9b5a15f">reserved_9_31</a>                : 23;
<a name="l06177"></a>06177     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#aa37b86b2de05eb0713eff8df956f6a10">uahc_ram2_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l06178"></a>06178     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a30644a670ab0272bb70623e9a0819166">uahc_ram2_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UAHC RxFIFO RAMs (RAM2). */</span>
<a name="l06179"></a>06179     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#aa0a1ae0cfb2213a1bc8d3145562e461e">uahc_ram1_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l06180"></a>06180     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a0fc1f655cf94aed305fdc22f47921417">uahc_ram1_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UAHC TxFIFO RAMs (RAM1). */</span>
<a name="l06181"></a>06181     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a38b8d5127e66a482983d19df4e37398c">uahc_ram0_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l06182"></a>06182     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#ab13a0c556adcdb6aa7a8f9aa6641b04e">uahc_ram0_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UAHC Desc/Reg cache (RAM0). */</span>
<a name="l06183"></a>06183 <span class="preprocessor">#else</span>
<a name="l06184"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#ab13a0c556adcdb6aa7a8f9aa6641b04e">06184</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#ab13a0c556adcdb6aa7a8f9aa6641b04e">uahc_ram0_ecc_cor_dis</a>        : 1;
<a name="l06185"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a38b8d5127e66a482983d19df4e37398c">06185</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a38b8d5127e66a482983d19df4e37398c">uahc_ram0_ecc_flip_synd</a>      : 2;
<a name="l06186"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a0fc1f655cf94aed305fdc22f47921417">06186</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a0fc1f655cf94aed305fdc22f47921417">uahc_ram1_ecc_cor_dis</a>        : 1;
<a name="l06187"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#aa0a1ae0cfb2213a1bc8d3145562e461e">06187</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#aa0a1ae0cfb2213a1bc8d3145562e461e">uahc_ram1_ecc_flip_synd</a>      : 2;
<a name="l06188"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a30644a670ab0272bb70623e9a0819166">06188</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a30644a670ab0272bb70623e9a0819166">uahc_ram2_ecc_cor_dis</a>        : 1;
<a name="l06189"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#aa37b86b2de05eb0713eff8df956f6a10">06189</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#aa37b86b2de05eb0713eff8df956f6a10">uahc_ram2_ecc_flip_synd</a>      : 2;
<a name="l06190"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a87ff03770374d96147ada209a9b5a15f">06190</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a87ff03770374d96147ada209a9b5a15f">reserved_9_31</a>                : 23;
<a name="l06191"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#ace261733203496a4176424ae1409f916">06191</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#ace261733203496a4176424ae1409f916">ecc_err_address</a>              : 16;
<a name="l06192"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a02fddf7f41ac1726c5731d33fd810419">06192</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a02fddf7f41ac1726c5731d33fd810419">ecc_err_syndrome</a>             : 8;
<a name="l06193"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a60c9afd14732b815d022b538e8255680">06193</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a60c9afd14732b815d022b538e8255680">ecc_err_source</a>               : 4;
<a name="l06194"></a><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a670bb477575cd72f589dac6bf2b841e8">06194</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html#a670bb477575cd72f589dac6bf2b841e8">reserved_60_63</a>               : 4;
<a name="l06195"></a>06195 <span class="preprocessor">#endif</span>
<a name="l06196"></a>06196 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#a9755e55ae165c065e2e29f5da37d249d">cn70xx</a>;
<a name="l06197"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#aea7a601a8ba9d583ac658b9795bd89af">06197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__cn70xx.html">cvmx_usbdrdx_uctl_ecc_cn70xx</a>   <a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#aea7a601a8ba9d583ac658b9795bd89af">cn70xxp1</a>;
<a name="l06198"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#af8f182199644677b0bb6d0a9a10f5d14">06198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html">cvmx_usbdrdx_uctl_ecc_s</a>        <a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#af8f182199644677b0bb6d0a9a10f5d14">cn73xx</a>;
<a name="l06199"></a><a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#ae2840ef1209386f36673248fb174941c">06199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__ecc_1_1cvmx__usbdrdx__uctl__ecc__s.html">cvmx_usbdrdx_uctl_ecc_s</a>        <a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html#ae2840ef1209386f36673248fb174941c">cnf75xx</a>;
<a name="l06200"></a>06200 };
<a name="l06201"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2a9f93512bd8e39152ab9c9d71da493b">06201</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html" title="cvmx_usbdrd::_uctl_ecc">cvmx_usbdrdx_uctl_ecc</a> <a class="code" href="unioncvmx__usbdrdx__uctl__ecc.html" title="cvmx_usbdrd::_uctl_ecc">cvmx_usbdrdx_uctl_ecc_t</a>;
<a name="l06202"></a>06202 <span class="comment"></span>
<a name="l06203"></a>06203 <span class="comment">/**</span>
<a name="l06204"></a>06204 <span class="comment"> * cvmx_usbdrd#_uctl_host_cfg</span>
<a name="l06205"></a>06205 <span class="comment"> *</span>
<a name="l06206"></a>06206 <span class="comment"> * This register allows configuration of various host controller (UAHC) features. Most of these</span>
<a name="l06207"></a>06207 <span class="comment"> * are strap signals and should be modified only while the controller is not running.</span>
<a name="l06208"></a>06208 <span class="comment"> *</span>
<a name="l06209"></a>06209 <span class="comment"> * This register is accessible only when USBDRD()_UCTL_CTL[H_CLK_EN] = 1.</span>
<a name="l06210"></a>06210 <span class="comment"> *</span>
<a name="l06211"></a>06211 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UCTL_RST].</span>
<a name="l06212"></a>06212 <span class="comment"> */</span>
<a name="l06213"></a><a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html">06213</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html" title="cvmx_usbdrd::_uctl_host_cfg">cvmx_usbdrdx_uctl_host_cfg</a> {
<a name="l06214"></a><a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#aca91fda41d99522cdb67e39bc8525503">06214</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#aca91fda41d99522cdb67e39bc8525503">u64</a>;
<a name="l06215"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html">06215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html">cvmx_usbdrdx_uctl_host_cfg_s</a> {
<a name="l06216"></a>06216 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06217"></a>06217 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#aa77eca48643d6b4a14b78612f39d161f">reserved_60_63</a>               : 4;
<a name="l06218"></a>06218     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a65ed52fc97d08d3e8b06c835c2f32bd7">host_current_belt</a>            : 12; <span class="comment">/**&lt; This signal indicates the minimum value of all received BELT values and the BELT that is</span>
<a name="l06219"></a>06219 <span class="comment">                                                         set by the Set LTV command. */</span>
<a name="l06220"></a>06220     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#adc54614290cc7a669c03fbc04d495eb4">reserved_38_47</a>               : 10;
<a name="l06221"></a>06221     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#aba14b9f788a8c2eaf0d76be3901a95e0">fla</a>                          : 6;  <span class="comment">/**&lt; High-speed jitter adjustment. Indicates the correction required to accommodate mac3 clock</span>
<a name="l06222"></a>06222 <span class="comment">                                                         and utmi clock jitter to measure 125us duration. With FLA tied to 0x0, the high-speed</span>
<a name="l06223"></a>06223 <span class="comment">                                                         125us micro-frame is counted for 123933ns. The value needs to be programmed in terms of</span>
<a name="l06224"></a>06224 <span class="comment">                                                         high-speed bit times in a 30 MHz cycle. Default value that needs to be driven is 0x20</span>
<a name="l06225"></a>06225 <span class="comment">                                                         (assuming 30 MHz perfect clock).</span>
<a name="l06226"></a>06226 <span class="comment">                                                         FLA connects to the FLADJ register defined in the xHCI spec in the PCI configuration</span>
<a name="l06227"></a>06227 <span class="comment">                                                         space. Each count is equal to 16 high-speed bit times. By default when this register is</span>
<a name="l06228"></a>06228 <span class="comment">                                                         set to 0x20, it gives 125us interval. Now, based on the clock accuracy, you can decrement</span>
<a name="l06229"></a>06229 <span class="comment">                                                         the count or increment the count to get the 125 us uSOF window.</span>
<a name="l06230"></a>06230 <span class="comment">                                                         This is a strap signal; it should only be modified when UAHC is in reset (soft-reset</span>
<a name="l06231"></a>06231 <span class="comment">                                                         okay). */</span>
<a name="l06232"></a>06232     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#afa4a93e68a85314a15f3b25c63cb0142">reserved_29_31</a>               : 3;
<a name="l06233"></a>06233     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a6389a136e14b0b59cea45066cc20195e">bme</a>                          : 1;  <span class="comment">/**&lt; Bus-master enable. This signal is used to disable the bus-mastering capability of the</span>
<a name="l06234"></a>06234 <span class="comment">                                                         host. Disabling this capability stalls DMA accesses. */</span>
<a name="l06235"></a>06235     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a13c745f3c83ab6a3851324073cae732b">oci_en</a>                       : 1;  <span class="comment">/**&lt; Overcurrent-indication enable. When enabled, OCI input to UAHC is taken from the GPIO</span>
<a name="l06236"></a>06236 <span class="comment">                                                         signals and sense-converted based on OCI_ACTIVE_HIGH_EN. The MIO GPIO multiplexer must be</span>
<a name="l06237"></a>06237 <span class="comment">                                                         programmed accordingly.</span>
<a name="l06238"></a>06238 <span class="comment">                                                         When disabled, OCI input to UAHC is forced to the correct inactive state based on</span>
<a name="l06239"></a>06239 <span class="comment">                                                         OCI_ACTIVE_HIGH_EN.</span>
<a name="l06240"></a>06240 <span class="comment">                                                         This is a strap signal; it should only be modified when UAHC is in reset (soft-reset</span>
<a name="l06241"></a>06241 <span class="comment">                                                         okay). */</span>
<a name="l06242"></a>06242     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a9bd7772638e7b583bf040440f11bc70c">oci_active_high_en</a>           : 1;  <span class="comment">/**&lt; Overcurrent sense selection. The off-chip sense (high/low) is converted to match the</span>
<a name="l06243"></a>06243 <span class="comment">                                                         controller&apos;s active-high sense.</span>
<a name="l06244"></a>06244 <span class="comment">                                                         0 = Overcurrent indication from off-chip source is active-low.</span>
<a name="l06245"></a>06245 <span class="comment">                                                         1 = Overcurrent indication from off-chip source is active-high.</span>
<a name="l06246"></a>06246 <span class="comment">                                                         This is a strap signal; it should only be modified when UAHC is in reset (soft-reset</span>
<a name="l06247"></a>06247 <span class="comment">                                                         okay). */</span>
<a name="l06248"></a>06248     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a5f1eb71c036e1bd7db14b7c43984695f">ppc_en</a>                       : 1;  <span class="comment">/**&lt; Port-power-control enable.</span>
<a name="l06249"></a>06249 <span class="comment">                                                         0 = USBDRD()_UAHC_HCCPARAMS[PPC] report port-power-control feature is unavailable.</span>
<a name="l06250"></a>06250 <span class="comment">                                                         1 = USBDRD()_UAHC_HCCPARAMS[PPC] reports port-power-control feature is available. PPC</span>
<a name="l06251"></a>06251 <span class="comment">                                                         output</span>
<a name="l06252"></a>06252 <span class="comment">                                                         from UAHC is taken to the GPIO signals and sense-converted based on PPC_ACTIVE_HIGH_EN.</span>
<a name="l06253"></a>06253 <span class="comment">                                                         The MIO GPIO multiplexer must be programmed accordingly.</span>
<a name="l06254"></a>06254 <span class="comment">                                                         This is a strap signal; it should only be modified when either the UCTL_CTL[UAHC] or</span>
<a name="l06255"></a>06255 <span class="comment">                                                         UAHC_GCTL[CORESOFTRESET] is asserted. */</span>
<a name="l06256"></a>06256     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#ae73950ed739d90a395c7b45fd10c0cb1">ppc_active_high_en</a>           : 1;  <span class="comment">/**&lt; Port power control sense selection. The active-high port-power-control output to off-chip</span>
<a name="l06257"></a>06257 <span class="comment">                                                         source is converted to match the off-chip sense.</span>
<a name="l06258"></a>06258 <span class="comment">                                                         0 = Port-power control to off-chip source is active-low.</span>
<a name="l06259"></a>06259 <span class="comment">                                                         1 = Port-power control to off-chip source is active-high.</span>
<a name="l06260"></a>06260 <span class="comment">                                                         This is a strap signal; it should only be modified when either the UCTL_CTL[UAHC] or</span>
<a name="l06261"></a>06261 <span class="comment">                                                         UAHC_GCTL[CORESOFTRESET] is asserted. */</span>
<a name="l06262"></a>06262     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a80b20504d50c183ae291ddf62a0558a4">reserved_0_23</a>                : 24;
<a name="l06263"></a>06263 <span class="preprocessor">#else</span>
<a name="l06264"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a80b20504d50c183ae291ddf62a0558a4">06264</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a80b20504d50c183ae291ddf62a0558a4">reserved_0_23</a>                : 24;
<a name="l06265"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#ae73950ed739d90a395c7b45fd10c0cb1">06265</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#ae73950ed739d90a395c7b45fd10c0cb1">ppc_active_high_en</a>           : 1;
<a name="l06266"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a5f1eb71c036e1bd7db14b7c43984695f">06266</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a5f1eb71c036e1bd7db14b7c43984695f">ppc_en</a>                       : 1;
<a name="l06267"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a9bd7772638e7b583bf040440f11bc70c">06267</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a9bd7772638e7b583bf040440f11bc70c">oci_active_high_en</a>           : 1;
<a name="l06268"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a13c745f3c83ab6a3851324073cae732b">06268</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a13c745f3c83ab6a3851324073cae732b">oci_en</a>                       : 1;
<a name="l06269"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a6389a136e14b0b59cea45066cc20195e">06269</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a6389a136e14b0b59cea45066cc20195e">bme</a>                          : 1;
<a name="l06270"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#afa4a93e68a85314a15f3b25c63cb0142">06270</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#afa4a93e68a85314a15f3b25c63cb0142">reserved_29_31</a>               : 3;
<a name="l06271"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#aba14b9f788a8c2eaf0d76be3901a95e0">06271</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#aba14b9f788a8c2eaf0d76be3901a95e0">fla</a>                          : 6;
<a name="l06272"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#adc54614290cc7a669c03fbc04d495eb4">06272</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#adc54614290cc7a669c03fbc04d495eb4">reserved_38_47</a>               : 10;
<a name="l06273"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a65ed52fc97d08d3e8b06c835c2f32bd7">06273</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#a65ed52fc97d08d3e8b06c835c2f32bd7">host_current_belt</a>            : 12;
<a name="l06274"></a><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#aa77eca48643d6b4a14b78612f39d161f">06274</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html#aa77eca48643d6b4a14b78612f39d161f">reserved_60_63</a>               : 4;
<a name="l06275"></a>06275 <span class="preprocessor">#endif</span>
<a name="l06276"></a>06276 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#a0f691dc8c12ed383882fa0260da24516">s</a>;
<a name="l06277"></a><a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#afab91c9850946c53302948e9bc43d272">06277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html">cvmx_usbdrdx_uctl_host_cfg_s</a>   <a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#afab91c9850946c53302948e9bc43d272">cn70xx</a>;
<a name="l06278"></a><a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#ad489c6cec70b408d4aa9819620203bde">06278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html">cvmx_usbdrdx_uctl_host_cfg_s</a>   <a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#ad489c6cec70b408d4aa9819620203bde">cn70xxp1</a>;
<a name="l06279"></a><a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#ae4d86fcd1e41f356a2437e5344cb4982">06279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html">cvmx_usbdrdx_uctl_host_cfg_s</a>   <a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#ae4d86fcd1e41f356a2437e5344cb4982">cn73xx</a>;
<a name="l06280"></a><a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#a81435917ca6173df387ab07a7cbb0b82">06280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__host__cfg_1_1cvmx__usbdrdx__uctl__host__cfg__s.html">cvmx_usbdrdx_uctl_host_cfg_s</a>   <a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html#a81435917ca6173df387ab07a7cbb0b82">cnf75xx</a>;
<a name="l06281"></a>06281 };
<a name="l06282"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a211eff33a685e285652c6f8369b15304">06282</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html" title="cvmx_usbdrd::_uctl_host_cfg">cvmx_usbdrdx_uctl_host_cfg</a> <a class="code" href="unioncvmx__usbdrdx__uctl__host__cfg.html" title="cvmx_usbdrd::_uctl_host_cfg">cvmx_usbdrdx_uctl_host_cfg_t</a>;
<a name="l06283"></a>06283 <span class="comment"></span>
<a name="l06284"></a>06284 <span class="comment">/**</span>
<a name="l06285"></a>06285 <span class="comment"> * cvmx_usbdrd#_uctl_intstat</span>
<a name="l06286"></a>06286 <span class="comment"> *</span>
<a name="l06287"></a>06287 <span class="comment"> * This register provides a summary of different bits of RSL interrupts. DBEs are detected and</span>
<a name="l06288"></a>06288 <span class="comment"> * SBE are corrected. For debugging output for ECC DBEs/SBEs, see USBDRD()_UCTL_ECC. This</span>
<a name="l06289"></a>06289 <span class="comment"> * register</span>
<a name="l06290"></a>06290 <span class="comment"> * can</span>
<a name="l06291"></a>06291 <span class="comment"> * be reset by IOI reset.</span>
<a name="l06292"></a>06292 <span class="comment"> */</span>
<a name="l06293"></a><a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html">06293</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html" title="cvmx_usbdrd::_uctl_intstat">cvmx_usbdrdx_uctl_intstat</a> {
<a name="l06294"></a><a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#ae2c8a0667b9ea09d02d3aa1829cc80d8">06294</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#ae2c8a0667b9ea09d02d3aa1829cc80d8">u64</a>;
<a name="l06295"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html">06295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html">cvmx_usbdrdx_uctl_intstat_s</a> {
<a name="l06296"></a>06296 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06297"></a>06297 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a6758e9e7fd6feb207605a2e3e4a73849">reserved_30_63</a>               : 34;
<a name="l06298"></a>06298     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a8dcb45d729f26090f4f77ed15498e2ba">xm_r_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UCTL AxiMaster read-data FIFO. */</span>
<a name="l06299"></a>06299     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a83ea09c1bf04999bc9cf7ba0dedfdc6b">xm_r_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UCTL AxiMaster read-data FIFO. */</span>
<a name="l06300"></a>06300     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a56ac8f9c535e762fa14f34de2560f031">xm_w_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UCTL AxiMaster write-data FIFO. */</span>
<a name="l06301"></a>06301     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a01752ee09aede593c303ee31f303c31d">xm_w_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UCTL AxiMaster write-data FIFO. */</span>
<a name="l06302"></a>06302     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a9dd975172e86d9fa7d63ad866b89643f">reserved_22_25</a>               : 4;
<a name="l06303"></a>06303     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a82790832c50e6a1e87831c826560fe41">ram2_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UAHC RxFIFO RAMs (RAM2). */</span>
<a name="l06304"></a>06304     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a3c08af86da4b2699b16fda08f8643e8e">ram2_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UAHC RxFIFO RAMs (RAM2). */</span>
<a name="l06305"></a>06305     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#ae45408877c89120d241fbd2d7ce3bf21">ram1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UAHC TxFIFO RAMs (RAM1). */</span>
<a name="l06306"></a>06306     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a1bacb8b6330065c94a3381d2fbf145e2">ram1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UAHC TxFIFO RAMs (RAM1). */</span>
<a name="l06307"></a>06307     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a94615bef902f1d01f763be40617fb9a6">ram0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UAHC Desc/Reg Cache (RAM0). */</span>
<a name="l06308"></a>06308     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a3910ea220224c1b5dbfe6f428c1dca86">ram0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UAHC Desc/Reg Cache (RAM0). */</span>
<a name="l06309"></a>06309     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#ae37c685d896a5832d99437ab75e85049">reserved_3_15</a>                : 13;
<a name="l06310"></a>06310     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a72715b45e8a75a488ad55dc4632b1eb3">xm_bad_dma</a>                   : 1;  <span class="comment">/**&lt; Detected bad DMA access from UAHC to IOI. Error information is logged in</span>
<a name="l06311"></a>06311 <span class="comment">                                                         USBDRD()_UCTL_SHIM_CFG[XM_BAD_DMA_*]. Received a DMA request from UAHC that violates</span>
<a name="l06312"></a>06312 <span class="comment">                                                         the assumptions made by the AXI-to-IOI shim. Such scenarios include: illegal length/size</span>
<a name="l06313"></a>06313 <span class="comment">                                                         combinations and address out-of-bounds.</span>
<a name="l06314"></a>06314 <span class="comment">                                                         For more information on exact failures, see the description in</span>
<a name="l06315"></a>06315 <span class="comment">                                                         USBDRD()_UCTL_SHIM_CFG[XM_BAD_DMA_TYPE]. The hardware does not translate the request</span>
<a name="l06316"></a>06316 <span class="comment">                                                         correctly</span>
<a name="l06317"></a>06317 <span class="comment">                                                         and results may violate IOI protocols. */</span>
<a name="l06318"></a>06318     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a5a407dec2fd2896487d1e9217a73f496">xs_ncb_oob</a>                   : 1;  <span class="comment">/**&lt; Detected out-of-bound register access to UAHC over IOI. The UAHC defines 1MB of register</span>
<a name="l06319"></a>06319 <span class="comment">                                                         space, starting at offset 0x0. Any accesses outside of this register space cause this bit</span>
<a name="l06320"></a>06320 <span class="comment">                                                         to be set to 1. Error information is logged in USBDRD()_UCTL_SHIM_CFG[XS_NCB_OOB_*]. */</span>
<a name="l06321"></a>06321     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#af8ffe11e41b4ce23c2e9851cfffa4289">reserved_0_0</a>                 : 1;
<a name="l06322"></a>06322 <span class="preprocessor">#else</span>
<a name="l06323"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#af8ffe11e41b4ce23c2e9851cfffa4289">06323</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#af8ffe11e41b4ce23c2e9851cfffa4289">reserved_0_0</a>                 : 1;
<a name="l06324"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a5a407dec2fd2896487d1e9217a73f496">06324</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a5a407dec2fd2896487d1e9217a73f496">xs_ncb_oob</a>                   : 1;
<a name="l06325"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a72715b45e8a75a488ad55dc4632b1eb3">06325</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a72715b45e8a75a488ad55dc4632b1eb3">xm_bad_dma</a>                   : 1;
<a name="l06326"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#ae37c685d896a5832d99437ab75e85049">06326</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#ae37c685d896a5832d99437ab75e85049">reserved_3_15</a>                : 13;
<a name="l06327"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a3910ea220224c1b5dbfe6f428c1dca86">06327</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a3910ea220224c1b5dbfe6f428c1dca86">ram0_sbe</a>                     : 1;
<a name="l06328"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a94615bef902f1d01f763be40617fb9a6">06328</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a94615bef902f1d01f763be40617fb9a6">ram0_dbe</a>                     : 1;
<a name="l06329"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a1bacb8b6330065c94a3381d2fbf145e2">06329</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a1bacb8b6330065c94a3381d2fbf145e2">ram1_sbe</a>                     : 1;
<a name="l06330"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#ae45408877c89120d241fbd2d7ce3bf21">06330</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#ae45408877c89120d241fbd2d7ce3bf21">ram1_dbe</a>                     : 1;
<a name="l06331"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a3c08af86da4b2699b16fda08f8643e8e">06331</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a3c08af86da4b2699b16fda08f8643e8e">ram2_sbe</a>                     : 1;
<a name="l06332"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a82790832c50e6a1e87831c826560fe41">06332</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a82790832c50e6a1e87831c826560fe41">ram2_dbe</a>                     : 1;
<a name="l06333"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a9dd975172e86d9fa7d63ad866b89643f">06333</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a9dd975172e86d9fa7d63ad866b89643f">reserved_22_25</a>               : 4;
<a name="l06334"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a01752ee09aede593c303ee31f303c31d">06334</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a01752ee09aede593c303ee31f303c31d">xm_w_sbe</a>                     : 1;
<a name="l06335"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a56ac8f9c535e762fa14f34de2560f031">06335</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a56ac8f9c535e762fa14f34de2560f031">xm_w_dbe</a>                     : 1;
<a name="l06336"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a83ea09c1bf04999bc9cf7ba0dedfdc6b">06336</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a83ea09c1bf04999bc9cf7ba0dedfdc6b">xm_r_sbe</a>                     : 1;
<a name="l06337"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a8dcb45d729f26090f4f77ed15498e2ba">06337</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a8dcb45d729f26090f4f77ed15498e2ba">xm_r_dbe</a>                     : 1;
<a name="l06338"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a6758e9e7fd6feb207605a2e3e4a73849">06338</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html#a6758e9e7fd6feb207605a2e3e4a73849">reserved_30_63</a>               : 34;
<a name="l06339"></a>06339 <span class="preprocessor">#endif</span>
<a name="l06340"></a>06340 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#aa2f271bafba5b2bfd06a02c973bb88b6">s</a>;
<a name="l06341"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html">06341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html">cvmx_usbdrdx_uctl_intstat_cn70xx</a> {
<a name="l06342"></a>06342 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06343"></a>06343 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a271ef72c9da32b462ca6d1f91bbf6a64">reserved_22_63</a>               : 42;
<a name="l06344"></a>06344     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#adfe54ea7e7632f02d662f5ef49d0b741">ram2_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UAHC RxFIFO RAMs (RAM2). */</span>
<a name="l06345"></a>06345     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a207b8eb7c675c5b173c09fb221ce95dd">ram2_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UAHC RxFIFO RAMs (RAM2). */</span>
<a name="l06346"></a>06346     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#ae032f35521c665a49dd4cf372eab6c30">ram1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UAHC TxFIFO RAMs (RAM1). */</span>
<a name="l06347"></a>06347     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a2f6efc7d15d7e9f7ed09a03dc8aaf0d7">ram1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UAHC TxFIFO RAMs (RAM1). */</span>
<a name="l06348"></a>06348     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a0254b4c329ee0cd5f1524182918ad5e0">ram0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UAHC Desc/Reg Cache (RAM0). */</span>
<a name="l06349"></a>06349     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a780e3fde374be15506ef61a43513111f">ram0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UAHC Desc/Reg Cache (RAM0). */</span>
<a name="l06350"></a>06350     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a142e8bcb3bdab4100bb63d22efdf078b">reserved_3_15</a>                : 13;
<a name="l06351"></a>06351     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a10c046879906593ba410cd900527754d">xm_bad_dma</a>                   : 1;  <span class="comment">/**&lt; Detected bad DMA access from UAHC to IOI. Error information is logged in</span>
<a name="l06352"></a>06352 <span class="comment">                                                         USBDRD()_UCTL_SHIM_CFG[XM_BAD_DMA_*]. Received a DMA request from UAHC that violates</span>
<a name="l06353"></a>06353 <span class="comment">                                                         the assumptions made by the AXI-to-IOI shim. Such scenarios include: illegal length/size</span>
<a name="l06354"></a>06354 <span class="comment">                                                         combinations and address out-of-bounds.</span>
<a name="l06355"></a>06355 <span class="comment">                                                         For more information on exact failures, see the description in</span>
<a name="l06356"></a>06356 <span class="comment">                                                         USBDRD()_UCTL_SHIM_CFG[XM_BAD_DMA_TYPE]. The hardware does not translate the request</span>
<a name="l06357"></a>06357 <span class="comment">                                                         correctly</span>
<a name="l06358"></a>06358 <span class="comment">                                                         and results may violate IOI protocols. */</span>
<a name="l06359"></a>06359     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#af92386b973908e827aeb23136a0af07b">xs_ncb_oob</a>                   : 1;  <span class="comment">/**&lt; Detected out-of-bound register access to UAHC over IOI. The UAHC defines 1MB of register</span>
<a name="l06360"></a>06360 <span class="comment">                                                         space, starting at offset 0x0. Any accesses outside of this register space cause this bit</span>
<a name="l06361"></a>06361 <span class="comment">                                                         to be set to 1. Error information is logged in USBDRD()_UCTL_SHIM_CFG[XS_NCB_OOB_*]. */</span>
<a name="l06362"></a>06362     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#adcf42065bd645e9de5ced123dc6a5a0f">reserved_0_0</a>                 : 1;
<a name="l06363"></a>06363 <span class="preprocessor">#else</span>
<a name="l06364"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#adcf42065bd645e9de5ced123dc6a5a0f">06364</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#adcf42065bd645e9de5ced123dc6a5a0f">reserved_0_0</a>                 : 1;
<a name="l06365"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#af92386b973908e827aeb23136a0af07b">06365</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#af92386b973908e827aeb23136a0af07b">xs_ncb_oob</a>                   : 1;
<a name="l06366"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a10c046879906593ba410cd900527754d">06366</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a10c046879906593ba410cd900527754d">xm_bad_dma</a>                   : 1;
<a name="l06367"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a142e8bcb3bdab4100bb63d22efdf078b">06367</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a142e8bcb3bdab4100bb63d22efdf078b">reserved_3_15</a>                : 13;
<a name="l06368"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a780e3fde374be15506ef61a43513111f">06368</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a780e3fde374be15506ef61a43513111f">ram0_sbe</a>                     : 1;
<a name="l06369"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a0254b4c329ee0cd5f1524182918ad5e0">06369</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a0254b4c329ee0cd5f1524182918ad5e0">ram0_dbe</a>                     : 1;
<a name="l06370"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a2f6efc7d15d7e9f7ed09a03dc8aaf0d7">06370</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a2f6efc7d15d7e9f7ed09a03dc8aaf0d7">ram1_sbe</a>                     : 1;
<a name="l06371"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#ae032f35521c665a49dd4cf372eab6c30">06371</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#ae032f35521c665a49dd4cf372eab6c30">ram1_dbe</a>                     : 1;
<a name="l06372"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a207b8eb7c675c5b173c09fb221ce95dd">06372</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a207b8eb7c675c5b173c09fb221ce95dd">ram2_sbe</a>                     : 1;
<a name="l06373"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#adfe54ea7e7632f02d662f5ef49d0b741">06373</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#adfe54ea7e7632f02d662f5ef49d0b741">ram2_dbe</a>                     : 1;
<a name="l06374"></a><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a271ef72c9da32b462ca6d1f91bbf6a64">06374</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html#a271ef72c9da32b462ca6d1f91bbf6a64">reserved_22_63</a>               : 42;
<a name="l06375"></a>06375 <span class="preprocessor">#endif</span>
<a name="l06376"></a>06376 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#a58ea67f079fd8451d7a9bd4e2072c6bc">cn70xx</a>;
<a name="l06377"></a><a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#a5ed0f153c9ab3079e5da950c9fe820cd">06377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__cn70xx.html">cvmx_usbdrdx_uctl_intstat_cn70xx</a> <a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#a5ed0f153c9ab3079e5da950c9fe820cd">cn70xxp1</a>;
<a name="l06378"></a><a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#a1fc521a5be277373190eab35fd5045ed">06378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html">cvmx_usbdrdx_uctl_intstat_s</a>    <a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#a1fc521a5be277373190eab35fd5045ed">cn73xx</a>;
<a name="l06379"></a><a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#a98d5f196f4646eea4bb11365d70653b0">06379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__intstat_1_1cvmx__usbdrdx__uctl__intstat__s.html">cvmx_usbdrdx_uctl_intstat_s</a>    <a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html#a98d5f196f4646eea4bb11365d70653b0">cnf75xx</a>;
<a name="l06380"></a>06380 };
<a name="l06381"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aec8054b85967a8aadc303ad2071d20fa">06381</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html" title="cvmx_usbdrd::_uctl_intstat">cvmx_usbdrdx_uctl_intstat</a> <a class="code" href="unioncvmx__usbdrdx__uctl__intstat.html" title="cvmx_usbdrd::_uctl_intstat">cvmx_usbdrdx_uctl_intstat_t</a>;
<a name="l06382"></a>06382 <span class="comment"></span>
<a name="l06383"></a>06383 <span class="comment">/**</span>
<a name="l06384"></a>06384 <span class="comment"> * cvmx_usbdrd#_uctl_port#_cfg_hs</span>
<a name="l06385"></a>06385 <span class="comment"> *</span>
<a name="l06386"></a>06386 <span class="comment"> * This register controls configuration and test controls for the high-speed port 0 PHY.</span>
<a name="l06387"></a>06387 <span class="comment"> *</span>
<a name="l06388"></a>06388 <span class="comment"> * This register is accessible only when USBDRD()_UCTL_CTL[H_CLK_EN] = 1.</span>
<a name="l06389"></a>06389 <span class="comment"> *</span>
<a name="l06390"></a>06390 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UCTL_RST].</span>
<a name="l06391"></a>06391 <span class="comment"> */</span>
<a name="l06392"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html">06392</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html" title="cvmx_usbdrd::_uctl_port::_cfg_hs">cvmx_usbdrdx_uctl_portx_cfg_hs</a> {
<a name="l06393"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#aa6439c47898e85b64c9029f38a78e075">06393</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#aa6439c47898e85b64c9029f38a78e075">u64</a>;
<a name="l06394"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html">06394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html">cvmx_usbdrdx_uctl_portx_cfg_hs_s</a> {
<a name="l06395"></a>06395 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06396"></a>06396 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a2fa7797a911215e2d09a45efc15976e8">reserved_58_63</a>               : 6;
<a name="l06397"></a>06397     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a90d133f29c642c283b98be93281e7740">comp_dis_tune</a>                : 3;  <span class="comment">/**&lt; Disconnect threshold voltage. Adjusts the voltage level for the threshold used to detect a</span>
<a name="l06398"></a>06398 <span class="comment">                                                         disconnect event at the host.</span>
<a name="l06399"></a>06399 <span class="comment">                                                         A positive binary bit setting change results in a +1.5% incremental change in the</span>
<a name="l06400"></a>06400 <span class="comment">                                                         threshold voltage level, while a negative binary bit setting change results in a -1.5%</span>
<a name="l06401"></a>06401 <span class="comment">                                                         incremental change in the threshold voltage level. */</span>
<a name="l06402"></a>06402     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aeffe743dee0171d72df267e8ef5fc8e1">sq_rx_tune</a>                   : 3;  <span class="comment">/**&lt; Squelch threshold adjustment. Adjusts the voltage level for the threshold used to detect</span>
<a name="l06403"></a>06403 <span class="comment">                                                         valid high-speed data.</span>
<a name="l06404"></a>06404 <span class="comment">                                                         A positive binary bit setting change results in a -5% incremental change in threshold</span>
<a name="l06405"></a>06405 <span class="comment">                                                         voltage level, while a negative binary bit setting change results in a +5% incremental</span>
<a name="l06406"></a>06406 <span class="comment">                                                         change in threshold voltage level. */</span>
<a name="l06407"></a>06407     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aa5a4ae72d06c7c8e8b6d5a55c173b525">tx_fsls_tune</a>                 : 4;  <span class="comment">/**&lt; Low-speed/full-speed source impedance adjustment. Adjusts the low- and full-speed single-</span>
<a name="l06408"></a>06408 <span class="comment">                                                         ended source impedance while driving high. This parameter control is encoded in</span>
<a name="l06409"></a>06409 <span class="comment">                                                         thermometer code.</span>
<a name="l06410"></a>06410 <span class="comment">                                                         A positive thermometer code change results in a -2.5% incremental change in source</span>
<a name="l06411"></a>06411 <span class="comment">                                                         impedance. A negative thermometer code change results in +2.5% incremental change in</span>
<a name="l06412"></a>06412 <span class="comment">                                                         source impedance. Any non-thermometer code setting (that is, 0x9) is not supported and</span>
<a name="l06413"></a>06413 <span class="comment">                                                         reserved. */</span>
<a name="l06414"></a>06414     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a25466f7fb6c3a9212d09d6ad545b5529">reserved_46_47</a>               : 2;
<a name="l06415"></a>06415     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a0254d53c9e7c6e9e542446bae8940dac">tx_hs_xv_tune</a>                : 2;  <span class="comment">/**&lt; Transmitter high-speed crossover adjustment. This bus adjusts the voltage at which the DP0</span>
<a name="l06416"></a>06416 <span class="comment">                                                         and DM0 signals cross while transmitting in high-speed mode.</span>
<a name="l06417"></a>06417 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l06418"></a>06418 <span class="comment">                                                         0x1 = -15 mV.</span>
<a name="l06419"></a>06419 <span class="comment">                                                         0x2 = +15 mV.</span>
<a name="l06420"></a>06420 <span class="comment">                                                         0x3 = default setting. */</span>
<a name="l06421"></a>06421     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a4e865797cc0208d9283b032cdc124ec0">tx_preemp_amp_tune</a>           : 2;  <span class="comment">/**&lt; High-speed transmitter preemphasis current control. Controls the amount of current</span>
<a name="l06422"></a>06422 <span class="comment">                                                         sourced to DP0 and DM0 after a J-to-K or K-to-J transition. The high-speed transmitter</span>
<a name="l06423"></a>06423 <span class="comment">                                                         preemphasis current is defined in terms of unit amounts. One unit amount is approximately</span>
<a name="l06424"></a>06424 <span class="comment">                                                         600 A and is defined as 1* preemphasis current.</span>
<a name="l06425"></a>06425 <span class="comment">                                                         0x0 = High-speed TX preemphasis is disabled.</span>
<a name="l06426"></a>06426 <span class="comment">                                                         0x1 = High-speed TX preemphasis circuit sources 1* preemphasis current.</span>
<a name="l06427"></a>06427 <span class="comment">                                                         0x2 = High-speed TX preemphasis circuit sources 2* preemphasis current.</span>
<a name="l06428"></a>06428 <span class="comment">                                                         0x3 = High-speed TX preemphasis circuit sources 3* preemphasis current.</span>
<a name="l06429"></a>06429 <span class="comment">                                                         If these signals are not used, set them to 0x0. */</span>
<a name="l06430"></a>06430     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aa1a4939796b5345bea4aa98804ad37e0">reserved_41_41</a>               : 1;
<a name="l06431"></a>06431     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a5f679ac333b602cba675285d90a978de">tx_preemp_pulse_tune</a>         : 1;  <span class="comment">/**&lt; High-speed transmitter preemphasis duration control. Controls the duration for which the</span>
<a name="l06432"></a>06432 <span class="comment">                                                         high-speed preemphasis current is sourced onto DP0 or DM0. The high-speed transmitter</span>
<a name="l06433"></a>06433 <span class="comment">                                                         preemphasis duration is defined in terms of unit amounts. One unit of preemphasis duration</span>
<a name="l06434"></a>06434 <span class="comment">                                                         is approximately 580 ps and is defined as 1* preemphasis duration. This signal is valid</span>
<a name="l06435"></a>06435 <span class="comment">                                                         only if either TX_PREEMP_AMP_TUNE0[1] or TX_PREEMP_AMP_TUNE0[0] is set to 1.</span>
<a name="l06436"></a>06436 <span class="comment">                                                         0 = 2*, long preemphasis current duration (design default)</span>
<a name="l06437"></a>06437 <span class="comment">                                                         1 = 1*, short preemphasis current duration</span>
<a name="l06438"></a>06438 <span class="comment">                                                         If this signal is not used, set it to 0. */</span>
<a name="l06439"></a>06439     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a0faab4d147bc91f25ef6688e84f7610c">tx_res_tune</a>                  : 2;  <span class="comment">/**&lt; USB source-impedance adjustment. Some applications require additional devices to be added</span>
<a name="l06440"></a>06440 <span class="comment">                                                         on the USB, such as a series switch, which can add significant series resistance. This bus</span>
<a name="l06441"></a>06441 <span class="comment">                                                         adjusts the driver source impedance to compensate for added series resistance on the USB.</span>
<a name="l06442"></a>06442 <span class="comment">                                                         0x0 = source impedance is decreased by approximately 1.5 ohm.</span>
<a name="l06443"></a>06443 <span class="comment">                                                         0x1 = design default.</span>
<a name="l06444"></a>06444 <span class="comment">                                                         0x2 = source impedance is decreased by approximately 2 ohm.</span>
<a name="l06445"></a>06445 <span class="comment">                                                         0x3 = source impedance is decreased by approximately 4 ohm.</span>
<a name="l06446"></a>06446 <span class="comment">                                                         Any setting other than the default can result in source-impedance variation across</span>
<a name="l06447"></a>06447 <span class="comment">                                                         process, voltage, and temperature conditions that does not meet USB 2.0 specification</span>
<a name="l06448"></a>06448 <span class="comment">                                                         limits. If this bus is not used, leave it at the default setting. */</span>
<a name="l06449"></a>06449     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a72b30176a07dbddde15e2e7978c2d658">tx_rise_tune</a>                 : 2;  <span class="comment">/**&lt; High-speed transmitter rise-/fall-time adjustment. Adjusts the rise/fall times of the</span>
<a name="l06450"></a>06450 <span class="comment">                                                         high-speed waveform. A positive binary bit setting change results in a -4% incremental</span>
<a name="l06451"></a>06451 <span class="comment">                                                         change in the high-speed rise/fall time. A negative binary bit setting change results in a</span>
<a name="l06452"></a>06452 <span class="comment">                                                         +4% incremental change in the high-speed rise/fall time. */</span>
<a name="l06453"></a>06453     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a441befc66d933051d18a392fafa06809">tx_vref_tune</a>                 : 4;  <span class="comment">/**&lt; High-speed DC voltage-level adjustment. Adjusts the high-speed DC level voltage.</span>
<a name="l06454"></a>06454 <span class="comment">                                                         A positive binary-bit-setting change results in a +1.25% incremental change in high-speed</span>
<a name="l06455"></a>06455 <span class="comment">                                                         DC voltage level, while a negative binary-bit-setting change results in a -1.25%</span>
<a name="l06456"></a>06456 <span class="comment">                                                         incremental change in high-speed DC voltage level.</span>
<a name="l06457"></a>06457 <span class="comment">                                                         The default bit setting is intended to create a HighSpeed transmit</span>
<a name="l06458"></a>06458 <span class="comment">                                                         DC level of approximately 400mV. */</span>
<a name="l06459"></a>06459     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#ac3abf198b22e165d387422b1c560f804">reserved_7_31</a>                : 25;
<a name="l06460"></a>06460     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a3cc351ac711ace41e7a52ac731ef38ff">otgtune</a>                      : 3;  <span class="comment">/**&lt; &quot;VBUS Valid Threshold Adjustment</span>
<a name="l06461"></a>06461 <span class="comment">                                                         Function: This bus adjusts the voltage level for the VBUS&lt;\#&gt;</span>
<a name="l06462"></a>06462 <span class="comment">                                                         valid threshold. To enable tuning at the board level, connect this</span>
<a name="l06463"></a>06463 <span class="comment">                                                         bus to a register.</span>
<a name="l06464"></a>06464 <span class="comment">                                                         Note: A positive binary bit setting change results in a +3%</span>
<a name="l06465"></a>06465 <span class="comment">                                                         incremental change in threshold voltage level, while a negative</span>
<a name="l06466"></a>06466 <span class="comment">                                                         binary bit setting change results in a -3% incremental change</span>
<a name="l06467"></a>06467 <span class="comment">                                                         in threshold voltage level. &quot; */</span>
<a name="l06468"></a>06468     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#ac5c7554d8b9754bc31fa494ba3a23d60">vatest_enable</a>                : 2;  <span class="comment">/**&lt; Analog test-pin select. Enables analog test voltages to be placed on the ID0 pin.</span>
<a name="l06469"></a>06469 <span class="comment">                                                         0x0 = Test functionality disabled.</span>
<a name="l06470"></a>06470 <span class="comment">                                                         0x1 = Test functionality enabled.</span>
<a name="l06471"></a>06471 <span class="comment">                                                         0x2, 0x3 = Reserved, invalid settings.</span>
<a name="l06472"></a>06472 <span class="comment">                                                         See also the PHY databook for details on how to select which analog test voltage. */</span>
<a name="l06473"></a>06473     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aee0ea04579969570569abd60ae361abe">loopback_enable</a>              : 1;  <span class="comment">/**&lt; Places the high-speed PHY in loopback mode, which concurrently enables high-speed receive</span>
<a name="l06474"></a>06474 <span class="comment">                                                         and transmit logic. */</span>
<a name="l06475"></a>06475     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a028f01a461801a035afba397bf0742ef">atereset</a>                     : 1;  <span class="comment">/**&lt; Per-PHY ATE reset. When the USB core is powered up (not in suspend mode), an automatic</span>
<a name="l06476"></a>06476 <span class="comment">                                                         tester can use this to disable PHYCLOCK and FREECLK, then re-enable them with an aligned</span>
<a name="l06477"></a>06477 <span class="comment">                                                         phase.</span>
<a name="l06478"></a>06478 <span class="comment">                                                         0 = PHYCLOCK and FREECLK are available within a specific period after ATERESET is</span>
<a name="l06479"></a>06479 <span class="comment">                                                         deasserted.</span>
<a name="l06480"></a>06480 <span class="comment">                                                         1 = PHYCLOCK and FREECLK outputs are disabled. */</span>
<a name="l06481"></a>06481 <span class="preprocessor">#else</span>
<a name="l06482"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a028f01a461801a035afba397bf0742ef">06482</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a028f01a461801a035afba397bf0742ef">atereset</a>                     : 1;
<a name="l06483"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aee0ea04579969570569abd60ae361abe">06483</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aee0ea04579969570569abd60ae361abe">loopback_enable</a>              : 1;
<a name="l06484"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#ac5c7554d8b9754bc31fa494ba3a23d60">06484</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#ac5c7554d8b9754bc31fa494ba3a23d60">vatest_enable</a>                : 2;
<a name="l06485"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a3cc351ac711ace41e7a52ac731ef38ff">06485</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a3cc351ac711ace41e7a52ac731ef38ff">otgtune</a>                      : 3;
<a name="l06486"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#ac3abf198b22e165d387422b1c560f804">06486</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#ac3abf198b22e165d387422b1c560f804">reserved_7_31</a>                : 25;
<a name="l06487"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a441befc66d933051d18a392fafa06809">06487</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a441befc66d933051d18a392fafa06809">tx_vref_tune</a>                 : 4;
<a name="l06488"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a72b30176a07dbddde15e2e7978c2d658">06488</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a72b30176a07dbddde15e2e7978c2d658">tx_rise_tune</a>                 : 2;
<a name="l06489"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a0faab4d147bc91f25ef6688e84f7610c">06489</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a0faab4d147bc91f25ef6688e84f7610c">tx_res_tune</a>                  : 2;
<a name="l06490"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a5f679ac333b602cba675285d90a978de">06490</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a5f679ac333b602cba675285d90a978de">tx_preemp_pulse_tune</a>         : 1;
<a name="l06491"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aa1a4939796b5345bea4aa98804ad37e0">06491</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aa1a4939796b5345bea4aa98804ad37e0">reserved_41_41</a>               : 1;
<a name="l06492"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a4e865797cc0208d9283b032cdc124ec0">06492</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a4e865797cc0208d9283b032cdc124ec0">tx_preemp_amp_tune</a>           : 2;
<a name="l06493"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a0254d53c9e7c6e9e542446bae8940dac">06493</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a0254d53c9e7c6e9e542446bae8940dac">tx_hs_xv_tune</a>                : 2;
<a name="l06494"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a25466f7fb6c3a9212d09d6ad545b5529">06494</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a25466f7fb6c3a9212d09d6ad545b5529">reserved_46_47</a>               : 2;
<a name="l06495"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aa5a4ae72d06c7c8e8b6d5a55c173b525">06495</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aa5a4ae72d06c7c8e8b6d5a55c173b525">tx_fsls_tune</a>                 : 4;
<a name="l06496"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aeffe743dee0171d72df267e8ef5fc8e1">06496</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#aeffe743dee0171d72df267e8ef5fc8e1">sq_rx_tune</a>                   : 3;
<a name="l06497"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a90d133f29c642c283b98be93281e7740">06497</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a90d133f29c642c283b98be93281e7740">comp_dis_tune</a>                : 3;
<a name="l06498"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a2fa7797a911215e2d09a45efc15976e8">06498</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html#a2fa7797a911215e2d09a45efc15976e8">reserved_58_63</a>               : 6;
<a name="l06499"></a>06499 <span class="preprocessor">#endif</span>
<a name="l06500"></a>06500 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#a69efe41e643da5e5508873c99838f291">s</a>;
<a name="l06501"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#aac3adabfb1a140ec9aae52db2c372be9">06501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html">cvmx_usbdrdx_uctl_portx_cfg_hs_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#aac3adabfb1a140ec9aae52db2c372be9">cn70xx</a>;
<a name="l06502"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#accd25c5b7b41dc3b80c5e61170a89bb9">06502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html">cvmx_usbdrdx_uctl_portx_cfg_hs_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#accd25c5b7b41dc3b80c5e61170a89bb9">cn70xxp1</a>;
<a name="l06503"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#ab2e9b5c5b073bcda6aa3b0e5b034933d">06503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html">cvmx_usbdrdx_uctl_portx_cfg_hs_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#ab2e9b5c5b073bcda6aa3b0e5b034933d">cn73xx</a>;
<a name="l06504"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#aa50ca13f2c4e6e98e05520db0f6308e2">06504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__hs_1_1cvmx__usbdrdx__uctl__portx__cfg__hs__s.html">cvmx_usbdrdx_uctl_portx_cfg_hs_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html#aa50ca13f2c4e6e98e05520db0f6308e2">cnf75xx</a>;
<a name="l06505"></a>06505 };
<a name="l06506"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#aece96eb71ed17a9337ee0b02a7fa53d4">06506</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html" title="cvmx_usbdrd::_uctl_port::_cfg_hs">cvmx_usbdrdx_uctl_portx_cfg_hs</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__hs.html" title="cvmx_usbdrd::_uctl_port::_cfg_hs">cvmx_usbdrdx_uctl_portx_cfg_hs_t</a>;
<a name="l06507"></a>06507 <span class="comment"></span>
<a name="l06508"></a>06508 <span class="comment">/**</span>
<a name="l06509"></a>06509 <span class="comment"> * cvmx_usbdrd#_uctl_port#_cfg_ss</span>
<a name="l06510"></a>06510 <span class="comment"> *</span>
<a name="l06511"></a>06511 <span class="comment"> * This register controls configuration and test controls for the SS port 0 PHY.</span>
<a name="l06512"></a>06512 <span class="comment"> *</span>
<a name="l06513"></a>06513 <span class="comment"> * This register is accessible only when USBDRD()_UCTL_CTL[H_CLK_EN] = 1.</span>
<a name="l06514"></a>06514 <span class="comment"> *</span>
<a name="l06515"></a>06515 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UCTL_RST].</span>
<a name="l06516"></a>06516 <span class="comment"> */</span>
<a name="l06517"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html">06517</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html" title="cvmx_usbdrd::_uctl_port::_cfg_ss">cvmx_usbdrdx_uctl_portx_cfg_ss</a> {
<a name="l06518"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a8ca5959d7a3029c69b847b8582c52584">06518</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a8ca5959d7a3029c69b847b8582c52584">u64</a>;
<a name="l06519"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html">06519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html">cvmx_usbdrdx_uctl_portx_cfg_ss_s</a> {
<a name="l06520"></a>06520 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06521"></a>06521 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a473f56c5407c6fd67e7fdecb1e5bde34">tx_vboost_lvl</a>                : 3;  <span class="comment">/**&lt; TX voltage-boost level. Sets the boosted transmit launch amplitude (mVppd). The default</span>
<a name="l06522"></a>06522 <span class="comment">                                                         bit setting is intended to set the launch amplitude to approximately 1,008 mVppd. A</span>
<a name="l06523"></a>06523 <span class="comment">                                                         single, positive binary bit setting change results in a +156 mVppd change in the TX launch</span>
<a name="l06524"></a>06524 <span class="comment">                                                         amplitude.</span>
<a name="l06525"></a>06525 <span class="comment">                                                         A single, negative binary bit setting change results in a -156 mVppd change in the TX</span>
<a name="l06526"></a>06526 <span class="comment">                                                         launch amplitude. All settings more than one binary bit change should not be used.</span>
<a name="l06527"></a>06527 <span class="comment">                                                         0x3 = 0.844 V launch amplitude.</span>
<a name="l06528"></a>06528 <span class="comment">                                                         0x4 = 1.008 V launch amplitude.</span>
<a name="l06529"></a>06529 <span class="comment">                                                         0x5 = 1.156 V launch amplitude.</span>
<a name="l06530"></a>06530 <span class="comment">                                                         All others values are invalid. */</span>
<a name="l06531"></a>06531     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a962afea338be6446bc27231822090197">los_bias</a>                     : 3;  <span class="comment">/**&lt; Loss-of-signal detector threshold-level control. A positive, binary bit setting change</span>
<a name="l06532"></a>06532 <span class="comment">                                                         results in a +15 mVp incremental change in the LOS threshold.</span>
<a name="l06533"></a>06533 <span class="comment">                                                         A negative binary bit setting change results in a -15 mVp incremental change in the LOS</span>
<a name="l06534"></a>06534 <span class="comment">                                                         threshold. The 0x0 setting is reserved and must not be used. The default 0x5 setting</span>
<a name="l06535"></a>06535 <span class="comment">                                                         corresponds to approximately 105 mVp.</span>
<a name="l06536"></a>06536 <span class="comment">                                                         0x0 = invalid.</span>
<a name="l06537"></a>06537 <span class="comment">                                                         0x1 = 45 mV.</span>
<a name="l06538"></a>06538 <span class="comment">                                                         0x2 = 60 mV.</span>
<a name="l06539"></a>06539 <span class="comment">                                                         0x3 = 75 mV.</span>
<a name="l06540"></a>06540 <span class="comment">                                                         0x4 = 90 mV.</span>
<a name="l06541"></a>06541 <span class="comment">                                                         0x5 = 105 mV (default).</span>
<a name="l06542"></a>06542 <span class="comment">                                                         0x6 = 120 mV.</span>
<a name="l06543"></a>06543 <span class="comment">                                                         0x7 = 135 mV. */</span>
<a name="l06544"></a>06544     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ab9523a686fd0ffc43b5c7cc95672d5d0">lane0_ext_pclk_req</a>           : 1;  <span class="comment">/**&lt; When asserted, this signal enables the pipe0_pclk output regardless of power state (along</span>
<a name="l06545"></a>06545 <span class="comment">                                                         with the associated increase in power consumption). You can use this input to enable</span>
<a name="l06546"></a>06546 <span class="comment">                                                         pipe0_pclk in the P3 state without going through a complete boot sequence. */</span>
<a name="l06547"></a>06547     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a3fd6aca271ca7d00abfa4e1f378d427d">lane0_tx2rx_loopbk</a>           : 1;  <span class="comment">/**&lt; When asserted, data from TX predriver is looped back to RX slicers. LOS is bypassed and</span>
<a name="l06548"></a>06548 <span class="comment">                                                         based on the tx0_en input so that rx0_los = !tx_data_en. */</span>
<a name="l06549"></a>06549     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#aa9b46655bdc002f28326bb336f4af5ae">reserved_42_55</a>               : 14;
<a name="l06550"></a>06550     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ab50107feb8c2551491572a735be647ea">pcs_rx_los_mask_val</a>          : 10; <span class="comment">/**&lt; Configurable loss-of-signal mask width. Sets the number of reference clock cycles to mask</span>
<a name="l06551"></a>06551 <span class="comment">                                                         the incoming LFPS in U3 and U2 states. Masks the incoming LFPS for the number of reference</span>
<a name="l06552"></a>06552 <span class="comment">                                                         clock cycles equal to the value of pcs_rx_los_mask_val&lt;9:0&gt;. This control filters out</span>
<a name="l06553"></a>06553 <span class="comment">                                                         short, non-compliant LFPS glitches sent by a noncompliant host.</span>
<a name="l06554"></a>06554 <span class="comment">                                                         For normal operation, set to a targeted mask interval of 10us (value = 10us / Tref_clk).</span>
<a name="l06555"></a>06555 <span class="comment">                                                         If the USBDRD()_UCTL_CTL[REF_CLK_DIV2] is used, then</span>
<a name="l06556"></a>06556 <span class="comment">                                                         (value = 10us / (2 * Tref_clk)). These equations are based on the SuperSpeed reference</span>
<a name="l06557"></a>06557 <span class="comment">                                                         clock frequency. The value of PCS_RX_LOS_MASK_VAL should be as follows:</span>
<a name="l06558"></a>06558 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l06559"></a>06559 <span class="comment">                                                              Frequency   DIV2  LOS_MASK</span>
<a name="l06560"></a>06560 <span class="comment">                                                              ---------    ---  --------</span>
<a name="l06561"></a>06561 <span class="comment">                                                              200   MHz      1     0x3E8</span>
<a name="l06562"></a>06562 <span class="comment">                                                              125   MHz      0     0x4E2</span>
<a name="l06563"></a>06563 <span class="comment">                                                              104   MHz      0     0x410</span>
<a name="l06564"></a>06564 <span class="comment">                                                              100   MHz      0     0x3E8</span>
<a name="l06565"></a>06565 <span class="comment">                                                               96   MHz      0     0x3C0</span>
<a name="l06566"></a>06566 <span class="comment">                                                               76.8 MHz      1     0x180</span>
<a name="l06567"></a>06567 <span class="comment">                                                               52   MHz      0     0x208</span>
<a name="l06568"></a>06568 <span class="comment">                                                               50   MHz      0     0x1F4</span>
<a name="l06569"></a>06569 <span class="comment">                                                               48   MHz      0     0x1E0</span>
<a name="l06570"></a>06570 <span class="comment">                                                               40   MHz      1     0x0C8</span>
<a name="l06571"></a>06571 <span class="comment">                                                               38.4 MHz      0     0x180</span>
<a name="l06572"></a>06572 <span class="comment">                                                               26   MHz      0     0x104</span>
<a name="l06573"></a>06573 <span class="comment">                                                               25   MHz      0     0x0FA</span>
<a name="l06574"></a>06574 <span class="comment">                                                               24   MHz      0     0x0F0</span>
<a name="l06575"></a>06575 <span class="comment">                                                               20   MHz      0     0x0C8</span>
<a name="l06576"></a>06576 <span class="comment">                                                               19.2 MHz      0     0x0C0</span>
<a name="l06577"></a>06577 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l06578"></a>06578 <span class="comment">                                                         Setting this bus to 0x0 disables masking. The value should be defined when the PHY is in</span>
<a name="l06579"></a>06579 <span class="comment">                                                         reset. Changing this value during operation might disrupt normal operation of the link. */</span>
<a name="l06580"></a>06580     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a67d3e0f9fec303eb0cec95d948e8f06d">pcs_tx_deemph_3p5db</a>          : 6;  <span class="comment">/**&lt; Fine-tune transmitter driver deemphasis when set to 3.5db.</span>
<a name="l06581"></a>06581 <span class="comment">                                                         This static value sets the TX driver deemphasis value when</span>
<a name="l06582"></a>06582 <span class="comment">                                                         USBDRD()_UAHC_GUSB3PIPECTL()[TXDEEMPHASIS] is set to</span>
<a name="l06583"></a>06583 <span class="comment">                                                         0x1 (according to the PIPE3 specification). The values for transmit deemphasis are derived</span>
<a name="l06584"></a>06584 <span class="comment">                                                         from the following equation:</span>
<a name="l06585"></a>06585 <span class="comment">                                                         _ TX deemphasis (db) = 20 * log_base_10((128 - 2 * pcs_tx_deemph)/128)</span>
<a name="l06586"></a>06586 <span class="comment">                                                         In general, the parameter controls are static signals to be set prior to taking the PHY</span>
<a name="l06587"></a>06587 <span class="comment">                                                         out of reset. However, you can dynamically change these values on-the-fly for test</span>
<a name="l06588"></a>06588 <span class="comment">                                                         purposes. In this case, changes to the transmitter to reflect the current value occur only</span>
<a name="l06589"></a>06589 <span class="comment">                                                         after USBDRD()_UAHC_GUSB3PIPECTL()[TXDEEMPHASIS] changes. */</span>
<a name="l06590"></a>06590     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#aff70bd0775e02dbe2c3975e39e5968c2">pcs_tx_deemph_6db</a>            : 6;  <span class="comment">/**&lt; Fine-tune transmitter driver deemphasis when set to 6 db.</span>
<a name="l06591"></a>06591 <span class="comment">                                                         This static value sets the TX driver deemphasis value when</span>
<a name="l06592"></a>06592 <span class="comment">                                                         USBDRD()_UAHC_GUSB3PIPECTL()[TXDEEMPHASIS]  is set to</span>
<a name="l06593"></a>06593 <span class="comment">                                                         0x0 (according to the PIPE3 specification). This bus is provided for completeness and as a</span>
<a name="l06594"></a>06594 <span class="comment">                                                         second potential launch amplitude. The values for transmit deemphasis are derived from the</span>
<a name="l06595"></a>06595 <span class="comment">                                                         following equation:</span>
<a name="l06596"></a>06596 <span class="comment">                                                         _ TX deemphasis (db) = 20 * log_base_10((128 - 2 * pcs_tx_deemph)/128)</span>
<a name="l06597"></a>06597 <span class="comment">                                                         In general, the parameter controls are static signals to be set prior to taking the PHY</span>
<a name="l06598"></a>06598 <span class="comment">                                                         out of reset. However, you can dynamically change these values on-the-fly for test</span>
<a name="l06599"></a>06599 <span class="comment">                                                         purposes. In this case, changes to the transmitter to reflect the current value occur only</span>
<a name="l06600"></a>06600 <span class="comment">                                                         after USBDRD()_UAHC_GUSB3PIPECTL()[TXDEEMPHASIS] changes. */</span>
<a name="l06601"></a>06601     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a27df78880e2d3470c7ca01c07ee31cfa">pcs_tx_swing_full</a>            : 7;  <span class="comment">/**&lt; Launch amplitude of the transmitter. Sets the launch amplitude of the transmitter. The</span>
<a name="l06602"></a>06602 <span class="comment">                                                         values for transmit amplitude are derived from the following equation:</span>
<a name="l06603"></a>06603 <span class="comment">                                                         TX amplitude (V) = vptx * ((pcs_tx_swing_full + 1)/128)</span>
<a name="l06604"></a>06604 <span class="comment">                                                         In general, the parameter controls are static signals to be set prior to taking the PHY</span>
<a name="l06605"></a>06605 <span class="comment">                                                         out of reset. However, you can dynamically change these values on-the-fly for test</span>
<a name="l06606"></a>06606 <span class="comment">                                                         purposes. In this case, changes to the transmitter to reflect the current value occur only</span>
<a name="l06607"></a>06607 <span class="comment">                                                         after USBDRD()_UAHC_GUSB3PIPECTL()[TXDEEMPHASIS] changes. */</span>
<a name="l06608"></a>06608     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a45d10a4f933d3c707cbcf40ace084196">lane0_tx_term_offset</a>         : 5;  <span class="comment">/**&lt; Transmitter termination offset. Reserved, set to 0x0. */</span>
<a name="l06609"></a>06609     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ac4bec6719498d4484c306d337d17d795">reserved_6_7</a>                 : 2;
<a name="l06610"></a>06610     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ae7f8bc240799866aba344e25c877c609">res_tune_ack</a>                 : 1;  <span class="comment">/**&lt; Resistor tune acknowledge. While asserted, indicates a resistor tune is in progress. */</span>
<a name="l06611"></a>06611     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a646fcd01a719a5f9c920fce7646dba41">res_tune_req</a>                 : 1;  <span class="comment">/**&lt; Resistor tune request. The rising edge triggers a resistor tune request (if one is not</span>
<a name="l06612"></a>06612 <span class="comment">                                                         already in progress). When asserted, [RES_TUNE_ACK] is asserted high until calibration of</span>
<a name="l06613"></a>06613 <span class="comment">                                                         the termination impedance is complete.</span>
<a name="l06614"></a>06614 <span class="comment">                                                         Tuning disrupts the normal flow of data; therefore, assert [RES_TUNE_REQ] only when the</span>
<a name="l06615"></a>06615 <span class="comment">                                                         PHY</span>
<a name="l06616"></a>06616 <span class="comment">                                                         is inactive. The PHY automatically performs a tune when coming out of PRST. */</span>
<a name="l06617"></a>06617     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#af4d161e9350d141820d001fed1466b89">reserved_0_3</a>                 : 4;
<a name="l06618"></a>06618 <span class="preprocessor">#else</span>
<a name="l06619"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#af4d161e9350d141820d001fed1466b89">06619</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#af4d161e9350d141820d001fed1466b89">reserved_0_3</a>                 : 4;
<a name="l06620"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a646fcd01a719a5f9c920fce7646dba41">06620</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a646fcd01a719a5f9c920fce7646dba41">res_tune_req</a>                 : 1;
<a name="l06621"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ae7f8bc240799866aba344e25c877c609">06621</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ae7f8bc240799866aba344e25c877c609">res_tune_ack</a>                 : 1;
<a name="l06622"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ac4bec6719498d4484c306d337d17d795">06622</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ac4bec6719498d4484c306d337d17d795">reserved_6_7</a>                 : 2;
<a name="l06623"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a45d10a4f933d3c707cbcf40ace084196">06623</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a45d10a4f933d3c707cbcf40ace084196">lane0_tx_term_offset</a>         : 5;
<a name="l06624"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a27df78880e2d3470c7ca01c07ee31cfa">06624</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a27df78880e2d3470c7ca01c07ee31cfa">pcs_tx_swing_full</a>            : 7;
<a name="l06625"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#aff70bd0775e02dbe2c3975e39e5968c2">06625</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#aff70bd0775e02dbe2c3975e39e5968c2">pcs_tx_deemph_6db</a>            : 6;
<a name="l06626"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a67d3e0f9fec303eb0cec95d948e8f06d">06626</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a67d3e0f9fec303eb0cec95d948e8f06d">pcs_tx_deemph_3p5db</a>          : 6;
<a name="l06627"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ab50107feb8c2551491572a735be647ea">06627</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ab50107feb8c2551491572a735be647ea">pcs_rx_los_mask_val</a>          : 10;
<a name="l06628"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#aa9b46655bdc002f28326bb336f4af5ae">06628</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#aa9b46655bdc002f28326bb336f4af5ae">reserved_42_55</a>               : 14;
<a name="l06629"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a3fd6aca271ca7d00abfa4e1f378d427d">06629</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a3fd6aca271ca7d00abfa4e1f378d427d">lane0_tx2rx_loopbk</a>           : 1;
<a name="l06630"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ab9523a686fd0ffc43b5c7cc95672d5d0">06630</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#ab9523a686fd0ffc43b5c7cc95672d5d0">lane0_ext_pclk_req</a>           : 1;
<a name="l06631"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a962afea338be6446bc27231822090197">06631</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a962afea338be6446bc27231822090197">los_bias</a>                     : 3;
<a name="l06632"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a473f56c5407c6fd67e7fdecb1e5bde34">06632</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html#a473f56c5407c6fd67e7fdecb1e5bde34">tx_vboost_lvl</a>                : 3;
<a name="l06633"></a>06633 <span class="preprocessor">#endif</span>
<a name="l06634"></a>06634 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#aa9db1de7ff4de18f9d9cd64adf886db9">s</a>;
<a name="l06635"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a36e021f59c39e7b4540089ef7b3b4662">06635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html">cvmx_usbdrdx_uctl_portx_cfg_ss_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a36e021f59c39e7b4540089ef7b3b4662">cn70xx</a>;
<a name="l06636"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a40b00e6c33cdb27d99076bd0915ef3a5">06636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html">cvmx_usbdrdx_uctl_portx_cfg_ss_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a40b00e6c33cdb27d99076bd0915ef3a5">cn70xxp1</a>;
<a name="l06637"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a8c111a1de69ad2202a8bf569b1060a22">06637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html">cvmx_usbdrdx_uctl_portx_cfg_ss_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a8c111a1de69ad2202a8bf569b1060a22">cn73xx</a>;
<a name="l06638"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a0a2c68c0249b9cf6d2fe71e72f560241">06638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cfg__ss_1_1cvmx__usbdrdx__uctl__portx__cfg__ss__s.html">cvmx_usbdrdx_uctl_portx_cfg_ss_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html#a0a2c68c0249b9cf6d2fe71e72f560241">cnf75xx</a>;
<a name="l06639"></a>06639 };
<a name="l06640"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a0a10d147bb092241fb22d5084e62243b">06640</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html" title="cvmx_usbdrd::_uctl_port::_cfg_ss">cvmx_usbdrdx_uctl_portx_cfg_ss</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cfg__ss.html" title="cvmx_usbdrd::_uctl_port::_cfg_ss">cvmx_usbdrdx_uctl_portx_cfg_ss_t</a>;
<a name="l06641"></a>06641 <span class="comment"></span>
<a name="l06642"></a>06642 <span class="comment">/**</span>
<a name="l06643"></a>06643 <span class="comment"> * cvmx_usbdrd#_uctl_port#_cr_dbg_cfg</span>
<a name="l06644"></a>06644 <span class="comment"> *</span>
<a name="l06645"></a>06645 <span class="comment"> * This register allows indirect access to the configuration and test controls for the port 0</span>
<a name="l06646"></a>06646 <span class="comment"> * PHY.</span>
<a name="l06647"></a>06647 <span class="comment"> *</span>
<a name="l06648"></a>06648 <span class="comment"> * This register is accessible only when USBDRD()_UCTL_CTL[H_CLK_EN] = 1.</span>
<a name="l06649"></a>06649 <span class="comment"> *</span>
<a name="l06650"></a>06650 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UCTL_RST].</span>
<a name="l06651"></a>06651 <span class="comment"> */</span>
<a name="l06652"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html">06652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html" title="cvmx_usbdrd::_uctl_port::_cr_dbg_cfg">cvmx_usbdrdx_uctl_portx_cr_dbg_cfg</a> {
<a name="l06653"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#a8558791aa102ec88e8f81097793d6d44">06653</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#a8558791aa102ec88e8f81097793d6d44">u64</a>;
<a name="l06654"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html">06654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_cfg_s</a> {
<a name="l06655"></a>06655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06656"></a>06656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#ac33975fc17b8928c6ce65852184031fa">reserved_48_63</a>               : 16;
<a name="l06657"></a>06657     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a787c2aa06a6c995a14bbf4d18c758416">data_in</a>                      : 16; <span class="comment">/**&lt; Address or data to be written to the CR interface. */</span>
<a name="l06658"></a>06658     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a841f2fdc32331e4b0b766f9b0d0059de">reserved_4_31</a>                : 28;
<a name="l06659"></a>06659     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a329f14797defbc691d113f416dd16e1e">cap_addr</a>                     : 1;  <span class="comment">/**&lt; Rising edge triggers the [DATA_IN] field to be captured as the address. */</span>
<a name="l06660"></a>06660     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a43f244b1dd70d7ad07ee89354884724d">cap_data</a>                     : 1;  <span class="comment">/**&lt; Rising edge triggers the [DATA_IN] field to be captured as the write data. */</span>
<a name="l06661"></a>06661     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a2853b635db6886c61696b9cb1b96c04d">read</a>                         : 1;  <span class="comment">/**&lt; Rising edge triggers a register read operation of the captured address. */</span>
<a name="l06662"></a>06662     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#ad6ed1aa93366b7770d806821ad920912">write</a>                        : 1;  <span class="comment">/**&lt; Rising edge triggers a register write operation of the captured address with the captured data. */</span>
<a name="l06663"></a>06663 <span class="preprocessor">#else</span>
<a name="l06664"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#ad6ed1aa93366b7770d806821ad920912">06664</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#ad6ed1aa93366b7770d806821ad920912">write</a>                        : 1;
<a name="l06665"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a2853b635db6886c61696b9cb1b96c04d">06665</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a2853b635db6886c61696b9cb1b96c04d">read</a>                         : 1;
<a name="l06666"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a43f244b1dd70d7ad07ee89354884724d">06666</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a43f244b1dd70d7ad07ee89354884724d">cap_data</a>                     : 1;
<a name="l06667"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a329f14797defbc691d113f416dd16e1e">06667</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a329f14797defbc691d113f416dd16e1e">cap_addr</a>                     : 1;
<a name="l06668"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a841f2fdc32331e4b0b766f9b0d0059de">06668</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a841f2fdc32331e4b0b766f9b0d0059de">reserved_4_31</a>                : 28;
<a name="l06669"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a787c2aa06a6c995a14bbf4d18c758416">06669</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#a787c2aa06a6c995a14bbf4d18c758416">data_in</a>                      : 16;
<a name="l06670"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#ac33975fc17b8928c6ce65852184031fa">06670</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html#ac33975fc17b8928c6ce65852184031fa">reserved_48_63</a>               : 16;
<a name="l06671"></a>06671 <span class="preprocessor">#endif</span>
<a name="l06672"></a>06672 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#a54502706cf6bded2f716281442c7dbc4">s</a>;
<a name="l06673"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#a582b73ce705e1c5040e3f1019c96382c">06673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_cfg_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#a582b73ce705e1c5040e3f1019c96382c">cn70xx</a>;
<a name="l06674"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#aecad3a785949d60c6581ccf117de101f">06674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_cfg_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#aecad3a785949d60c6581ccf117de101f">cn70xxp1</a>;
<a name="l06675"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#a607c550e4f5fde27cae0228b2e47bf8a">06675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_cfg_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#a607c550e4f5fde27cae0228b2e47bf8a">cn73xx</a>;
<a name="l06676"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#a3e984b5ed10ddb046bdb909a3d849651">06676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__cfg_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__cfg__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_cfg_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html#a3e984b5ed10ddb046bdb909a3d849651">cnf75xx</a>;
<a name="l06677"></a>06677 };
<a name="l06678"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ab68b67c8c7677f61ef09a0454303c3e7">06678</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html" title="cvmx_usbdrd::_uctl_port::_cr_dbg_cfg">cvmx_usbdrdx_uctl_portx_cr_dbg_cfg</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__cfg.html" title="cvmx_usbdrd::_uctl_port::_cr_dbg_cfg">cvmx_usbdrdx_uctl_portx_cr_dbg_cfg_t</a>;
<a name="l06679"></a>06679 <span class="comment"></span>
<a name="l06680"></a>06680 <span class="comment">/**</span>
<a name="l06681"></a>06681 <span class="comment"> * cvmx_usbdrd#_uctl_port#_cr_dbg_status</span>
<a name="l06682"></a>06682 <span class="comment"> *</span>
<a name="l06683"></a>06683 <span class="comment"> * This register allows indirect access to the configuration and test controls for the port 0</span>
<a name="l06684"></a>06684 <span class="comment"> * PHY.</span>
<a name="l06685"></a>06685 <span class="comment"> *</span>
<a name="l06686"></a>06686 <span class="comment"> * This register is accessible only when USBDRD()_UCTL_CTL[H_CLK_EN] = 1.</span>
<a name="l06687"></a>06687 <span class="comment"> *</span>
<a name="l06688"></a>06688 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UCTL_RST].</span>
<a name="l06689"></a>06689 <span class="comment"> */</span>
<a name="l06690"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html">06690</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html" title="cvmx_usbdrd::_uctl_port::_cr_dbg_status">cvmx_usbdrdx_uctl_portx_cr_dbg_status</a> {
<a name="l06691"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#aabc1ea0c1523b1009f2d85896d51343a">06691</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#aabc1ea0c1523b1009f2d85896d51343a">u64</a>;
<a name="l06692"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html">06692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_status_s</a> {
<a name="l06693"></a>06693 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06694"></a>06694 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a9c54220475fe5410612309d34b4063e5">reserved_48_63</a>               : 16;
<a name="l06695"></a>06695     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a268bbd32f6ecd70163c3dc8ebd93950a">data_out</a>                     : 16; <span class="comment">/**&lt; Last data read from the CR interface. */</span>
<a name="l06696"></a>06696     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a814a740f2eb72cb0a7549800658d3432">reserved_1_31</a>                : 31;
<a name="l06697"></a>06697     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a6c6005217b256d2a640da04fc1f37581">ack</a>                          : 1;  <span class="comment">/**&lt; Acknowledge that the CAP_ADDR, CAP_DATA, READ, WRITE commands have completed. */</span>
<a name="l06698"></a>06698 <span class="preprocessor">#else</span>
<a name="l06699"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a6c6005217b256d2a640da04fc1f37581">06699</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a6c6005217b256d2a640da04fc1f37581">ack</a>                          : 1;
<a name="l06700"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a814a740f2eb72cb0a7549800658d3432">06700</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a814a740f2eb72cb0a7549800658d3432">reserved_1_31</a>                : 31;
<a name="l06701"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a268bbd32f6ecd70163c3dc8ebd93950a">06701</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a268bbd32f6ecd70163c3dc8ebd93950a">data_out</a>                     : 16;
<a name="l06702"></a><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a9c54220475fe5410612309d34b4063e5">06702</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html#a9c54220475fe5410612309d34b4063e5">reserved_48_63</a>               : 16;
<a name="l06703"></a>06703 <span class="preprocessor">#endif</span>
<a name="l06704"></a>06704 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#a1ea392ce3c536967ef5ca12f8d857a9c">s</a>;
<a name="l06705"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#a3a3974fc0f4b8b7302d9eb5bafe0af6e">06705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_status_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#a3a3974fc0f4b8b7302d9eb5bafe0af6e">cn70xx</a>;
<a name="l06706"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#a149714ad231033931c86217456a40a62">06706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_status_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#a149714ad231033931c86217456a40a62">cn70xxp1</a>;
<a name="l06707"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#abadbc8999344d7a65d7bfd9c24350866">06707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_status_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#abadbc8999344d7a65d7bfd9c24350866">cn73xx</a>;
<a name="l06708"></a><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#a2bd135acbb256a7549f815a6f3b1d046">06708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__portx__cr__dbg__status_1_1cvmx__usbdrdx__uctl__portx__cr__dbg__status__s.html">cvmx_usbdrdx_uctl_portx_cr_dbg_status_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html#a2bd135acbb256a7549f815a6f3b1d046">cnf75xx</a>;
<a name="l06709"></a>06709 };
<a name="l06710"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#af532f74d6476ac6ff3d1c806622d7c37">06710</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html" title="cvmx_usbdrd::_uctl_port::_cr_dbg_status">cvmx_usbdrdx_uctl_portx_cr_dbg_status</a> <a class="code" href="unioncvmx__usbdrdx__uctl__portx__cr__dbg__status.html" title="cvmx_usbdrd::_uctl_port::_cr_dbg_status">cvmx_usbdrdx_uctl_portx_cr_dbg_status_t</a>;
<a name="l06711"></a>06711 <span class="comment"></span>
<a name="l06712"></a>06712 <span class="comment">/**</span>
<a name="l06713"></a>06713 <span class="comment"> * cvmx_usbdrd#_uctl_shim_cfg</span>
<a name="l06714"></a>06714 <span class="comment"> *</span>
<a name="l06715"></a>06715 <span class="comment"> * This register allows configuration of various shim (UCTL) features. The fields XS_NCB_OOB_*</span>
<a name="l06716"></a>06716 <span class="comment"> * are captured when there are no outstanding OOB errors indicated in INTSTAT and a new OOB error</span>
<a name="l06717"></a>06717 <span class="comment"> * arrives. The fields XS_BAD_DMA_* are captured when there are no outstanding DMA errors</span>
<a name="l06718"></a>06718 <span class="comment"> * indicated in INTSTAT and a new DMA error arrives.</span>
<a name="l06719"></a>06719 <span class="comment"> *</span>
<a name="l06720"></a>06720 <span class="comment"> * This register is accessible only when USBDRD()_UCTL_CTL[H_CLK_EN] = 1.</span>
<a name="l06721"></a>06721 <span class="comment"> *</span>
<a name="l06722"></a>06722 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UCTL_RST].</span>
<a name="l06723"></a>06723 <span class="comment"> */</span>
<a name="l06724"></a><a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html">06724</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html" title="cvmx_usbdrd::_uctl_shim_cfg">cvmx_usbdrdx_uctl_shim_cfg</a> {
<a name="l06725"></a><a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#a973e643413971ab935f749695c040bd3">06725</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#a973e643413971ab935f749695c040bd3">u64</a>;
<a name="l06726"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html">06726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html">cvmx_usbdrdx_uctl_shim_cfg_s</a> {
<a name="l06727"></a>06727 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06728"></a>06728 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a76854e3217ab4d9e032c0047450e064e">xs_ncb_oob_wrn</a>               : 1;  <span class="comment">/**&lt; Read/write error log for out-of-bound UAHC register access.</span>
<a name="l06729"></a>06729 <span class="comment">                                                         0 = read, 1 = write. */</span>
<a name="l06730"></a>06730     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a40667f139027f7ebf5132b7ce0dd6894">reserved_60_62</a>               : 3;
<a name="l06731"></a>06731     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a4b44d7b2913c144c1a1d57e4ec36c328">xs_ncb_oob_osrc</a>              : 12; <span class="comment">/**&lt; SRCID error log for out-of-bound UAHC register access. The IOI outbound SRCID for the OOB</span>
<a name="l06732"></a>06732 <span class="comment">                                                         error.</span>
<a name="l06733"></a>06733 <span class="comment">                                                         &lt;59:58&gt; = chipID.</span>
<a name="l06734"></a>06734 <span class="comment">                                                         &lt;57&gt; = Request source: 0 = core, 1 = IOI-device.</span>
<a name="l06735"></a>06735 <span class="comment">                                                         &lt;56:51&gt; = Core/IOI-device number. Note that for IOI devices, &lt;56&gt; is always 0.</span>
<a name="l06736"></a>06736 <span class="comment">                                                         &lt;50:48&gt; = SubID. */</span>
<a name="l06737"></a>06737     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#ae4d1f68c0a8bbd5241980a729cb4e747">xm_bad_dma_wrn</a>               : 1;  <span class="comment">/**&lt; Read/write error log for bad DMA access from UAHC.</span>
<a name="l06738"></a>06738 <span class="comment">                                                         0 = read error log, 1 = write error log */</span>
<a name="l06739"></a>06739     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a59b54a19ee62c7eebeecbb6aaf2b1322">reserved_44_46</a>               : 3;
<a name="l06740"></a>06740     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a1b8a9cab4d8a6d97b84474997f29ec96">xm_bad_dma_type</a>              : 4;  <span class="comment">/**&lt; ErrType error log for bad DMA access from UAHC. Encodes the type of error encountered</span>
<a name="l06741"></a>06741 <span class="comment">                                                         (error largest encoded value has priority). See USBDRD_UCTL_XM_BAD_DMA_TYPE_E. */</span>
<a name="l06742"></a>06742     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a5e32e4a04fb0f2f4c06b4e03cce8a3dc">reserved_14_39</a>               : 26;
<a name="l06743"></a>06743     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a2ef8f094c5f3127d73bebbebeed0892c">dma_read_cmd</a>                 : 2;  <span class="comment">/**&lt; Selects the IOI read command used by DMA accesses. See USBDRD_UCTL_DMA_READ_CMD_E. */</span>
<a name="l06744"></a>06744     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a53673c2ed54e9ba71d9e221d9d73e261">reserved_11_11</a>               : 1;
<a name="l06745"></a>06745     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a38dc7936c21454cded7eba958b396481">dma_write_cmd</a>                : 1;  <span class="comment">/**&lt; Selects the NCB write command used by DMA accesses. See UCTL_DMA_WRITE_CMD_E. */</span>
<a name="l06746"></a>06746     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#abae2960e7ef86ad1254021c3adfc603c">dma_endian_mode</a>              : 2;  <span class="comment">/**&lt; Selects the endian format for DMA accesses to the L2C. See USBDRD_UCTL_ENDIAN_MODE_E. */</span>
<a name="l06747"></a>06747     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a2fae2c08bd42434d96b85c6af5267957">reserved_2_7</a>                 : 6;
<a name="l06748"></a>06748     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a36ef9e7e23094fb85eae4c4dce6c0da1">csr_endian_mode</a>              : 2;  <span class="comment">/**&lt; Selects the endian format for IOI CSR accesses to the UAHC. Note that when UAHC CSRs are</span>
<a name="l06749"></a>06749 <span class="comment">                                                         accessed via RSL, they are returned as big-endian. See USBDRD_UCTL_ENDIAN_MODE_E. */</span>
<a name="l06750"></a>06750 <span class="preprocessor">#else</span>
<a name="l06751"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a36ef9e7e23094fb85eae4c4dce6c0da1">06751</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a36ef9e7e23094fb85eae4c4dce6c0da1">csr_endian_mode</a>              : 2;
<a name="l06752"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a2fae2c08bd42434d96b85c6af5267957">06752</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a2fae2c08bd42434d96b85c6af5267957">reserved_2_7</a>                 : 6;
<a name="l06753"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#abae2960e7ef86ad1254021c3adfc603c">06753</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#abae2960e7ef86ad1254021c3adfc603c">dma_endian_mode</a>              : 2;
<a name="l06754"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a38dc7936c21454cded7eba958b396481">06754</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a38dc7936c21454cded7eba958b396481">dma_write_cmd</a>                : 1;
<a name="l06755"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a53673c2ed54e9ba71d9e221d9d73e261">06755</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a53673c2ed54e9ba71d9e221d9d73e261">reserved_11_11</a>               : 1;
<a name="l06756"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a2ef8f094c5f3127d73bebbebeed0892c">06756</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a2ef8f094c5f3127d73bebbebeed0892c">dma_read_cmd</a>                 : 2;
<a name="l06757"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a5e32e4a04fb0f2f4c06b4e03cce8a3dc">06757</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a5e32e4a04fb0f2f4c06b4e03cce8a3dc">reserved_14_39</a>               : 26;
<a name="l06758"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a1b8a9cab4d8a6d97b84474997f29ec96">06758</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a1b8a9cab4d8a6d97b84474997f29ec96">xm_bad_dma_type</a>              : 4;
<a name="l06759"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a59b54a19ee62c7eebeecbb6aaf2b1322">06759</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a59b54a19ee62c7eebeecbb6aaf2b1322">reserved_44_46</a>               : 3;
<a name="l06760"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#ae4d1f68c0a8bbd5241980a729cb4e747">06760</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#ae4d1f68c0a8bbd5241980a729cb4e747">xm_bad_dma_wrn</a>               : 1;
<a name="l06761"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a4b44d7b2913c144c1a1d57e4ec36c328">06761</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a4b44d7b2913c144c1a1d57e4ec36c328">xs_ncb_oob_osrc</a>              : 12;
<a name="l06762"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a40667f139027f7ebf5132b7ce0dd6894">06762</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a40667f139027f7ebf5132b7ce0dd6894">reserved_60_62</a>               : 3;
<a name="l06763"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a76854e3217ab4d9e032c0047450e064e">06763</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html#a76854e3217ab4d9e032c0047450e064e">xs_ncb_oob_wrn</a>               : 1;
<a name="l06764"></a>06764 <span class="preprocessor">#endif</span>
<a name="l06765"></a>06765 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#ad6dc07f2281a29699200b5b23cf1dce6">s</a>;
<a name="l06766"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html">06766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html">cvmx_usbdrdx_uctl_shim_cfg_cn70xx</a> {
<a name="l06767"></a>06767 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06768"></a>06768 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a18506960a866c3b9b1f4c5e2b99a1f11">xs_ncb_oob_wrn</a>               : 1;  <span class="comment">/**&lt; Read/write error log for out-of-bound UAHC register access.</span>
<a name="l06769"></a>06769 <span class="comment">                                                         0 = read, 1 = write. */</span>
<a name="l06770"></a>06770     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a6ab61752a1a1642d5989af24b1690fbd">reserved_60_62</a>               : 3;
<a name="l06771"></a>06771     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a7a77f2045b701bf2aa7c1ad47c22fce9">xs_ncb_oob_osrc</a>              : 12; <span class="comment">/**&lt; SRCID error log for out-of-bound UAHC register access. The IOI outbound SRCID for the OOB</span>
<a name="l06772"></a>06772 <span class="comment">                                                         error.</span>
<a name="l06773"></a>06773 <span class="comment">                                                         &lt;59:58&gt; = chipID.</span>
<a name="l06774"></a>06774 <span class="comment">                                                         &lt;57&gt; = Request source: 0 = core, 1 = NCB-device.</span>
<a name="l06775"></a>06775 <span class="comment">                                                         &lt;56:51&gt; = Core/NCB-device number. Note that for NCB devices, &lt;56&gt; is always 0.</span>
<a name="l06776"></a>06776 <span class="comment">                                                         &lt;50:48&gt; = SubID. */</span>
<a name="l06777"></a>06777     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a3955a8c2b82feda1a9f7a009a9a2c13f">xm_bad_dma_wrn</a>               : 1;  <span class="comment">/**&lt; Read/write error log for bad DMA access from UAHC.</span>
<a name="l06778"></a>06778 <span class="comment">                                                         0 = read error log, 1 = write error log */</span>
<a name="l06779"></a>06779     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a768cdb99bf5bd207d784ff15b513746d">reserved_44_46</a>               : 3;
<a name="l06780"></a>06780     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a0a27c310736460f99be9ac0e3bf3e412">xm_bad_dma_type</a>              : 4;  <span class="comment">/**&lt; ErrType error log for bad DMA access from UAHC. Encodes the type of error encountered</span>
<a name="l06781"></a>06781 <span class="comment">                                                         (error largest encoded value has priority). See USBDRD_UCTL_XM_BAD_DMA_TYPE_E. */</span>
<a name="l06782"></a>06782     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a100db1f031f8ff93e6e16980d76bd765">reserved_13_39</a>               : 27;
<a name="l06783"></a>06783     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a30ac78ff9788395406938e8af3031473">dma_read_cmd</a>                 : 1;  <span class="comment">/**&lt; Selects the IOI read command used by DMA accesses. See USBDRD_UCTL_DMA_READ_CMD_E. */</span>
<a name="l06784"></a>06784     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a44b2e381d4b9224c0e7e1488cead1489">reserved_10_11</a>               : 2;
<a name="l06785"></a>06785     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#ad8f94eeddd163d5dd3647e2a673088db">dma_endian_mode</a>              : 2;  <span class="comment">/**&lt; Selects the endian format for DMA accesses to the L2C. See USBDRD_UCTL_ENDIAN_MODE_E. */</span>
<a name="l06786"></a>06786     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a3a519c2237e17fa82e44e1d0f082ca4c">reserved_2_7</a>                 : 6;
<a name="l06787"></a>06787     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a851ac1c0f31f2031b81d5f21829b65c5">csr_endian_mode</a>              : 2;  <span class="comment">/**&lt; Selects the endian format for IOI CSR accesses to the UAHC. Note that when UAHC CSRs are</span>
<a name="l06788"></a>06788 <span class="comment">                                                         accessed via RSL, they are returned as big-endian. See USBDRD_UCTL_ENDIAN_MODE_E. */</span>
<a name="l06789"></a>06789 <span class="preprocessor">#else</span>
<a name="l06790"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a851ac1c0f31f2031b81d5f21829b65c5">06790</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a851ac1c0f31f2031b81d5f21829b65c5">csr_endian_mode</a>              : 2;
<a name="l06791"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a3a519c2237e17fa82e44e1d0f082ca4c">06791</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a3a519c2237e17fa82e44e1d0f082ca4c">reserved_2_7</a>                 : 6;
<a name="l06792"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#ad8f94eeddd163d5dd3647e2a673088db">06792</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#ad8f94eeddd163d5dd3647e2a673088db">dma_endian_mode</a>              : 2;
<a name="l06793"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a44b2e381d4b9224c0e7e1488cead1489">06793</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a44b2e381d4b9224c0e7e1488cead1489">reserved_10_11</a>               : 2;
<a name="l06794"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a30ac78ff9788395406938e8af3031473">06794</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a30ac78ff9788395406938e8af3031473">dma_read_cmd</a>                 : 1;
<a name="l06795"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a100db1f031f8ff93e6e16980d76bd765">06795</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a100db1f031f8ff93e6e16980d76bd765">reserved_13_39</a>               : 27;
<a name="l06796"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a0a27c310736460f99be9ac0e3bf3e412">06796</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a0a27c310736460f99be9ac0e3bf3e412">xm_bad_dma_type</a>              : 4;
<a name="l06797"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a768cdb99bf5bd207d784ff15b513746d">06797</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a768cdb99bf5bd207d784ff15b513746d">reserved_44_46</a>               : 3;
<a name="l06798"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a3955a8c2b82feda1a9f7a009a9a2c13f">06798</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a3955a8c2b82feda1a9f7a009a9a2c13f">xm_bad_dma_wrn</a>               : 1;
<a name="l06799"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a7a77f2045b701bf2aa7c1ad47c22fce9">06799</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a7a77f2045b701bf2aa7c1ad47c22fce9">xs_ncb_oob_osrc</a>              : 12;
<a name="l06800"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a6ab61752a1a1642d5989af24b1690fbd">06800</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a6ab61752a1a1642d5989af24b1690fbd">reserved_60_62</a>               : 3;
<a name="l06801"></a><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a18506960a866c3b9b1f4c5e2b99a1f11">06801</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html#a18506960a866c3b9b1f4c5e2b99a1f11">xs_ncb_oob_wrn</a>               : 1;
<a name="l06802"></a>06802 <span class="preprocessor">#endif</span>
<a name="l06803"></a>06803 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#a648a5fbb41574fc06781e8e04b50d0fc">cn70xx</a>;
<a name="l06804"></a><a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#ae704a592b491e3c5e22a02b6b244af12">06804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__cn70xx.html">cvmx_usbdrdx_uctl_shim_cfg_cn70xx</a> <a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#ae704a592b491e3c5e22a02b6b244af12">cn70xxp1</a>;
<a name="l06805"></a><a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#ad634fc8e818ad2a0539d96790b150f26">06805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html">cvmx_usbdrdx_uctl_shim_cfg_s</a>   <a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#ad634fc8e818ad2a0539d96790b150f26">cn73xx</a>;
<a name="l06806"></a><a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#abf3188b89a8237f1cc6022d2a7d4adff">06806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__shim__cfg_1_1cvmx__usbdrdx__uctl__shim__cfg__s.html">cvmx_usbdrdx_uctl_shim_cfg_s</a>   <a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html#abf3188b89a8237f1cc6022d2a7d4adff">cnf75xx</a>;
<a name="l06807"></a>06807 };
<a name="l06808"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a2cc7bb1b552617110f38f9ea5f685061">06808</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html" title="cvmx_usbdrd::_uctl_shim_cfg">cvmx_usbdrdx_uctl_shim_cfg</a> <a class="code" href="unioncvmx__usbdrdx__uctl__shim__cfg.html" title="cvmx_usbdrd::_uctl_shim_cfg">cvmx_usbdrdx_uctl_shim_cfg_t</a>;
<a name="l06809"></a>06809 <span class="comment"></span>
<a name="l06810"></a>06810 <span class="comment">/**</span>
<a name="l06811"></a>06811 <span class="comment"> * cvmx_usbdrd#_uctl_spare0</span>
<a name="l06812"></a>06812 <span class="comment"> *</span>
<a name="l06813"></a>06813 <span class="comment"> * Accessible by: always</span>
<a name="l06814"></a>06814 <span class="comment"> * This register can be reset by IOI reset.</span>
<a name="l06815"></a>06815 <span class="comment"> * This register is spare.</span>
<a name="l06816"></a>06816 <span class="comment"> */</span>
<a name="l06817"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html">06817</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html" title="cvmx_usbdrd::_uctl_spare0">cvmx_usbdrdx_uctl_spare0</a> {
<a name="l06818"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html#a47ad6f4cf3132e444dfecb4ce8ca5956">06818</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html#a47ad6f4cf3132e444dfecb4ce8ca5956">u64</a>;
<a name="l06819"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare0_1_1cvmx__usbdrdx__uctl__spare0__s.html">06819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare0_1_1cvmx__usbdrdx__uctl__spare0__s.html">cvmx_usbdrdx_uctl_spare0_s</a> {
<a name="l06820"></a>06820 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06821"></a>06821 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare0_1_1cvmx__usbdrdx__uctl__spare0__s.html#a40a77c7ad9011e2488a5425e6fa29747">reserved_0_63</a>                : 64;
<a name="l06822"></a>06822 <span class="preprocessor">#else</span>
<a name="l06823"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare0_1_1cvmx__usbdrdx__uctl__spare0__s.html#a40a77c7ad9011e2488a5425e6fa29747">06823</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare0_1_1cvmx__usbdrdx__uctl__spare0__s.html#a40a77c7ad9011e2488a5425e6fa29747">reserved_0_63</a>                : 64;
<a name="l06824"></a>06824 <span class="preprocessor">#endif</span>
<a name="l06825"></a>06825 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html#a8ce7b45b1365697e2ce1640bc6ba56aa">s</a>;
<a name="l06826"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html#a674dae24b1b9df6c596985efe023e91d">06826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare0_1_1cvmx__usbdrdx__uctl__spare0__s.html">cvmx_usbdrdx_uctl_spare0_s</a>     <a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html#a674dae24b1b9df6c596985efe023e91d">cn70xx</a>;
<a name="l06827"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html#a65697895854264465fc3bc734f04b14b">06827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare0_1_1cvmx__usbdrdx__uctl__spare0__s.html">cvmx_usbdrdx_uctl_spare0_s</a>     <a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html#a65697895854264465fc3bc734f04b14b">cn70xxp1</a>;
<a name="l06828"></a>06828 };
<a name="l06829"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a6f3cc95871088aba5a964b83c4e8d3d4">06829</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html" title="cvmx_usbdrd::_uctl_spare0">cvmx_usbdrdx_uctl_spare0</a> <a class="code" href="unioncvmx__usbdrdx__uctl__spare0.html" title="cvmx_usbdrd::_uctl_spare0">cvmx_usbdrdx_uctl_spare0_t</a>;
<a name="l06830"></a>06830 <span class="comment"></span>
<a name="l06831"></a>06831 <span class="comment">/**</span>
<a name="l06832"></a>06832 <span class="comment"> * cvmx_usbdrd#_uctl_spare0_eco</span>
<a name="l06833"></a>06833 <span class="comment"> *</span>
<a name="l06834"></a>06834 <span class="comment"> * This register is a spare register. This register can be reset by IOI reset.</span>
<a name="l06835"></a>06835 <span class="comment"> *</span>
<a name="l06836"></a>06836 <span class="comment"> */</span>
<a name="l06837"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html">06837</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html" title="cvmx_usbdrd::_uctl_spare0_eco">cvmx_usbdrdx_uctl_spare0_eco</a> {
<a name="l06838"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html#a866d3d1b924c2b9ae7d4b6632c473694">06838</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html#a866d3d1b924c2b9ae7d4b6632c473694">u64</a>;
<a name="l06839"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html">06839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html">cvmx_usbdrdx_uctl_spare0_eco_s</a> {
<a name="l06840"></a>06840 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06841"></a>06841 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html#ab72963042aa6fb4af04c490bf54704d5">reserved_32_63</a>               : 32;
<a name="l06842"></a>06842     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html#a6d2e71165512eb6e63edd70bfc21f5ab">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l06843"></a>06843 <span class="preprocessor">#else</span>
<a name="l06844"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html#a6d2e71165512eb6e63edd70bfc21f5ab">06844</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html#a6d2e71165512eb6e63edd70bfc21f5ab">eco_rw</a>                       : 32;
<a name="l06845"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html#ab72963042aa6fb4af04c490bf54704d5">06845</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html#ab72963042aa6fb4af04c490bf54704d5">reserved_32_63</a>               : 32;
<a name="l06846"></a>06846 <span class="preprocessor">#endif</span>
<a name="l06847"></a>06847 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html#a68ad71df3422546094c7154c26ffe54e">s</a>;
<a name="l06848"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html#aef0f6a09d36a962f2927ef2e8a68bb69">06848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html">cvmx_usbdrdx_uctl_spare0_eco_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html#aef0f6a09d36a962f2927ef2e8a68bb69">cn73xx</a>;
<a name="l06849"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html#a6d2d23006e6e1d28703f52fc41f625f4">06849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare0__eco_1_1cvmx__usbdrdx__uctl__spare0__eco__s.html">cvmx_usbdrdx_uctl_spare0_eco_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html#a6d2d23006e6e1d28703f52fc41f625f4">cnf75xx</a>;
<a name="l06850"></a>06850 };
<a name="l06851"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#ab505f6dc912c66b6de9c328987b7855c">06851</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html" title="cvmx_usbdrd::_uctl_spare0_eco">cvmx_usbdrdx_uctl_spare0_eco</a> <a class="code" href="unioncvmx__usbdrdx__uctl__spare0__eco.html" title="cvmx_usbdrd::_uctl_spare0_eco">cvmx_usbdrdx_uctl_spare0_eco_t</a>;
<a name="l06852"></a>06852 <span class="comment"></span>
<a name="l06853"></a>06853 <span class="comment">/**</span>
<a name="l06854"></a>06854 <span class="comment"> * cvmx_usbdrd#_uctl_spare1</span>
<a name="l06855"></a>06855 <span class="comment"> *</span>
<a name="l06856"></a>06856 <span class="comment"> * Accessible by: only when H_CLKDIV_EN.</span>
<a name="l06857"></a>06857 <span class="comment"> *</span>
<a name="l06858"></a>06858 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UCTL_RST].</span>
<a name="l06859"></a>06859 <span class="comment"> */</span>
<a name="l06860"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html">06860</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html" title="cvmx_usbdrd::_uctl_spare1">cvmx_usbdrdx_uctl_spare1</a> {
<a name="l06861"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html#a230a70af53f725a7a12fe1e7f0434af3">06861</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html#a230a70af53f725a7a12fe1e7f0434af3">u64</a>;
<a name="l06862"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare1_1_1cvmx__usbdrdx__uctl__spare1__s.html">06862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare1_1_1cvmx__usbdrdx__uctl__spare1__s.html">cvmx_usbdrdx_uctl_spare1_s</a> {
<a name="l06863"></a>06863 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06864"></a>06864 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare1_1_1cvmx__usbdrdx__uctl__spare1__s.html#ad58914b87cf362f7f613beb0e7443556">reserved_0_63</a>                : 64;
<a name="l06865"></a>06865 <span class="preprocessor">#else</span>
<a name="l06866"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare1_1_1cvmx__usbdrdx__uctl__spare1__s.html#ad58914b87cf362f7f613beb0e7443556">06866</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare1_1_1cvmx__usbdrdx__uctl__spare1__s.html#ad58914b87cf362f7f613beb0e7443556">reserved_0_63</a>                : 64;
<a name="l06867"></a>06867 <span class="preprocessor">#endif</span>
<a name="l06868"></a>06868 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html#a623ead8861582e194964bf77ced8b458">s</a>;
<a name="l06869"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html#a8df69d17357d18b13dd29360f505aa4e">06869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare1_1_1cvmx__usbdrdx__uctl__spare1__s.html">cvmx_usbdrdx_uctl_spare1_s</a>     <a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html#a8df69d17357d18b13dd29360f505aa4e">cn70xx</a>;
<a name="l06870"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html#aed5f526fa50df9d8637a1b5eff600710">06870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare1_1_1cvmx__usbdrdx__uctl__spare1__s.html">cvmx_usbdrdx_uctl_spare1_s</a>     <a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html#aed5f526fa50df9d8637a1b5eff600710">cn70xxp1</a>;
<a name="l06871"></a>06871 };
<a name="l06872"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a64e45b31a7e633a2d361532c5e2e3a64">06872</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html" title="cvmx_usbdrd::_uctl_spare1">cvmx_usbdrdx_uctl_spare1</a> <a class="code" href="unioncvmx__usbdrdx__uctl__spare1.html" title="cvmx_usbdrd::_uctl_spare1">cvmx_usbdrdx_uctl_spare1_t</a>;
<a name="l06873"></a>06873 <span class="comment"></span>
<a name="l06874"></a>06874 <span class="comment">/**</span>
<a name="l06875"></a>06875 <span class="comment"> * cvmx_usbdrd#_uctl_spare1_eco</span>
<a name="l06876"></a>06876 <span class="comment"> *</span>
<a name="l06877"></a>06877 <span class="comment"> * This register is accessible only when USBDRD()_UCTL_CTL[H_CLK_EN] = 1.</span>
<a name="l06878"></a>06878 <span class="comment"> *</span>
<a name="l06879"></a>06879 <span class="comment"> * This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UCTL_RST].</span>
<a name="l06880"></a>06880 <span class="comment"> */</span>
<a name="l06881"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html">06881</a> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html" title="cvmx_usbdrd::_uctl_spare1_eco">cvmx_usbdrdx_uctl_spare1_eco</a> {
<a name="l06882"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html#ac9edde1eabf81f90078474c8342fb5b6">06882</a>     uint64_t <a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html#ac9edde1eabf81f90078474c8342fb5b6">u64</a>;
<a name="l06883"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html">06883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html">cvmx_usbdrdx_uctl_spare1_eco_s</a> {
<a name="l06884"></a>06884 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06885"></a>06885 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html#a376ec253362bbb7eff2a092887cb8f8c">reserved_32_63</a>               : 32;
<a name="l06886"></a>06886     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html#a865be72e59c61adad7ab42a593dc703f">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l06887"></a>06887 <span class="preprocessor">#else</span>
<a name="l06888"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html#a865be72e59c61adad7ab42a593dc703f">06888</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html#a865be72e59c61adad7ab42a593dc703f">eco_rw</a>                       : 32;
<a name="l06889"></a><a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html#a376ec253362bbb7eff2a092887cb8f8c">06889</a>     uint64_t <a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html#a376ec253362bbb7eff2a092887cb8f8c">reserved_32_63</a>               : 32;
<a name="l06890"></a>06890 <span class="preprocessor">#endif</span>
<a name="l06891"></a>06891 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html#a4c9bed93594e753d4b989b1dc6f8a218">s</a>;
<a name="l06892"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html#a8c1a7fb91ea44aa82972dd6a221d6663">06892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html">cvmx_usbdrdx_uctl_spare1_eco_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html#a8c1a7fb91ea44aa82972dd6a221d6663">cn73xx</a>;
<a name="l06893"></a><a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html#a2259b365ce0c11d7ee6a63af2dc74224">06893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__usbdrdx__uctl__spare1__eco_1_1cvmx__usbdrdx__uctl__spare1__eco__s.html">cvmx_usbdrdx_uctl_spare1_eco_s</a> <a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html#a2259b365ce0c11d7ee6a63af2dc74224">cnf75xx</a>;
<a name="l06894"></a>06894 };
<a name="l06895"></a><a class="code" href="cvmx-usbdrdx-defs_8h.html#a72a7a565c313e060f10797e4ca043a32">06895</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html" title="cvmx_usbdrd::_uctl_spare1_eco">cvmx_usbdrdx_uctl_spare1_eco</a> <a class="code" href="unioncvmx__usbdrdx__uctl__spare1__eco.html" title="cvmx_usbdrd::_uctl_spare1_eco">cvmx_usbdrdx_uctl_spare1_eco_t</a>;
<a name="l06896"></a>06896 
<a name="l06897"></a>06897 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
