Info: Starting: Create HDL design files for synthesis
Info: qsys-generate G:\FH\PRO4\ASP-SoC\hw\src\grpAudio\unitTbdFIR\quartus\Audio.qsys --synthesis=VHDL --output-directory=G:\FH\PRO4\ASP-SoC\hw\src\grpAudio\unitTbdFIR\quartus\Audio\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/Audio.qsys
Progress: Reading input file
Progress: Adding AudioCodecAvalon_0 [AudioCodecAvalon 1.0]
Progress: Parameterizing module AudioCodecAvalon_0
Progress: Adding Avalon_FIR_0 [Avalon_FIR 1.0]
Progress: Parameterizing module Avalon_FIR_0
Progress: Adding audio_config [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module audio_config
Progress: Adding audio_pll [altera_up_avalon_audio_pll 16.1]
Progress: Parameterizing module audio_pll
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding jtag [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag
Progress: Adding nios [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Audio.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: Audio.audio_config: audio_config.avalon_av_config_slave must be connected to an Avalon-MM master
Info: Audio: Generating Audio "Audio" for QUARTUS_SYNTH
Info: AudioCodecAvalon_0: "Audio" instantiated AudioCodecAvalon "AudioCodecAvalon_0"
Info: Avalon_FIR_0: "Audio" instantiated Avalon_FIR "Avalon_FIR_0"
Info: audio_config: Starting Generation of Audio and Video Config
Info: audio_config: "Audio" instantiated altera_up_avalon_audio_and_video_config "audio_config"
Info: audio_pll: "Audio" instantiated altera_up_avalon_audio_pll "audio_pll"
Info: jtag: Starting RTL generation for module 'Audio_jtag'
Info: jtag:   Generation command is [exec E:/quartus16.1/quartus/bin64/perl/bin/perl.exe -I E:/quartus16.1/quartus/bin64/perl/lib -I E:/quartus16.1/quartus/sopc_builder/bin/europa -I E:/quartus16.1/quartus/sopc_builder/bin/perl_lib -I E:/quartus16.1/quartus/sopc_builder/bin -I E:/quartus16.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/quartus16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Audio_jtag --dir=C:/Users/Martin/AppData/Local/Temp/alt7330_3790205056825600275.dir/0004_jtag_gen/ --quartus_dir=E:/quartus16.1/quartus --verilog --config=C:/Users/Martin/AppData/Local/Temp/alt7330_3790205056825600275.dir/0004_jtag_gen//Audio_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'Audio_jtag'
Info: jtag: "Audio" instantiated altera_avalon_jtag_uart "jtag"
Info: nios: "Audio" instantiated altera_nios2_gen2 "nios"
Info: onchip_memory: Starting RTL generation for module 'Audio_onchip_memory'
Info: onchip_memory:   Generation command is [exec E:/quartus16.1/quartus/bin64/perl/bin/perl.exe -I E:/quartus16.1/quartus/bin64/perl/lib -I E:/quartus16.1/quartus/sopc_builder/bin/europa -I E:/quartus16.1/quartus/sopc_builder/bin/perl_lib -I E:/quartus16.1/quartus/sopc_builder/bin -I E:/quartus16.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/quartus16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Audio_onchip_memory --dir=C:/Users/Martin/AppData/Local/Temp/alt7330_3790205056825600275.dir/0005_onchip_memory_gen/ --quartus_dir=E:/quartus16.1/quartus --verilog --config=C:/Users/Martin/AppData/Local/Temp/alt7330_3790205056825600275.dir/0005_onchip_memory_gen//Audio_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'Audio_onchip_memory'
Info: onchip_memory: "Audio" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Audio" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Audio" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Audio" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'Audio_nios_cpu'
Info: cpu:   Generation command is [exec E:/Quartus16.1/quartus/bin64//eperlcmd.exe -I E:/Quartus16.1/quartus/bin64//perl/lib -I E:/quartus16.1/quartus/sopc_builder/bin/europa -I E:/quartus16.1/quartus/sopc_builder/bin/perl_lib -I E:/quartus16.1/quartus/sopc_builder/bin -I E:/quartus16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/quartus16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/quartus16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/quartus16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/quartus16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Audio_nios_cpu --dir=C:/Users/Martin/AppData/Local/Temp/alt7330_3790205056825600275.dir/0010_cpu_gen/ --quartus_bindir=E:/Quartus16.1/quartus/bin64/ --verilog --config=C:/Users/Martin/AppData/Local/Temp/alt7330_3790205056825600275.dir/0010_cpu_gen//Audio_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.06.13 11:14:33 (*) Starting Nios II generation
Info: cpu: # 2017.06.13 11:14:33 (*)   Checking for plaintext license.
Info: cpu: # 2017.06.13 11:14:33 (*)   Couldn't query license setup in Quartus directory E:/Quartus16.1/quartus/bin64/
Info: cpu: # 2017.06.13 11:14:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.06.13 11:14:33 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.06.13 11:14:33 (*)   Plaintext license not found.
Info: cpu: # 2017.06.13 11:14:33 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.06.13 11:14:33 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.06.13 11:14:34 (*)   Creating all objects for CPU
Info: cpu: # 2017.06.13 11:14:35 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.06.13 11:14:35 (*)   Creating plain-text RTL
Info: cpu: # 2017.06.13 11:14:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Audio_nios_cpu'
Info: cpu: "nios" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: nios_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios_debug_mem_slave_translator"
Info: nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_data_master_agent"
Info: nios_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios_debug_mem_slave_agent"
Info: nios_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file G:/FH/PRO4/ASP-SoC/hw/src/grpAudio/unitTbdFIR/quartus/Audio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file G:/FH/PRO4/ASP-SoC/hw/src/grpAudio/unitTbdFIR/quartus/Audio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Audio: Done "Audio" with 32 modules, 66 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
