ARM Simulator

Pipeline initialized: PC=0x400000
Read 6 words from program into memory.

ARM-SIM> 
Simulating for 11 cycles...

=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 0, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
UNKNOWN INSTRUCTION: 0
Final result: 0x0
========================
DE stage decoded instruction: 0
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X0), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 1: PC=0x400000, REFETCH_PC=0x0
FETCH: Read 0xb1004009 from PC=0x400000
FETCH: Advanced PC to 0x400004
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 0, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
UNKNOWN INSTRUCTION: 0
Final result: 0x0
========================
DE stage decoded instruction: 4
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X0), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 2: PC=0x400004, REFETCH_PC=0x0
FETCH: Read 0xd370bd29 from PC=0x400004
FETCH: Advanced PC to 0x400008
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 4, RD=9, RN=0(0x0), RM=0(0x0), IMM=0x10
Instruction needs RN (reg 0 = 0x0)
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x10
ADDS_IMM: 0x0 + 0x10 = 0x10
Final result: 0x10
========================
DE stage decoded instruction: 15
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=4, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X9), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 3: PC=0x400008, REFETCH_PC=0x0
FETCH: Read 0xb100052a from PC=0x400008
FETCH: Advanced PC to 0x40000c
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 15, RD=9, RN=9(0x0), RM=0(0x0), IMM=0x0
Instruction needs RN (reg 9 = 0x0)
EX->EX Forward: RN reg 9 gets 0x10 (was 0x0)
Before calc: RN_VAL=0x10, RM_VAL=0x0, IMM=0x0
LSL_IMM: 0x10 << 16 = 0x100000
Final result: 0x100000
========================
DE stage decoded instruction: 4
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=15, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X9), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 4: PC=0x40000c, REFETCH_PC=0x0
FETCH: Read 0xb103fd4b from PC=0x40000c
FETCH: Advanced PC to 0x400010
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 4, RD=10, RN=9(0x0), RM=0(0x0), IMM=0x1
Instruction needs RN (reg 9 = 0x0)
EX->EX Forward: RN reg 9 gets 0x100000 (was 0x0)
Before calc: RN_VAL=0x100000, RM_VAL=0x0, IMM=0x1
ADDS_IMM: 0x100000 + 0x1 = 0x100001
Final result: 0x100001
========================
DE stage decoded instruction: 4
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=4, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X10), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 5: PC=0x400010, REFETCH_PC=0x0
FETCH: Read 0x8b0a016c from PC=0x400010
FETCH: Advanced PC to 0x400014
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 4, RD=11, RN=10(0x0), RM=0(0x0), IMM=0xff
Instruction needs RN (reg 10 = 0x0)
EX->EX Forward: RN reg 10 gets 0x100001 (was 0x0)
Before calc: RN_VAL=0x100001, RM_VAL=0x0, IMM=0xff
ADDS_IMM: 0x100001 + 0xff = 0x100100
Final result: 0x100100
========================
DE stage decoded instruction: 1
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=4, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X11), READS_RM=1 (X10), STORE=0 (X0)
FETCH CYCLE 6: PC=0x400014, REFETCH_PC=0x0
FETCH: Read 0xd4400000 from PC=0x400014
FETCH: Advanced PC to 0x400018
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 1, RD=12, RN=11(0x0), RM=10(0x0), IMM=0x0
Instruction needs RN (reg 11 = 0x0)
EX->EX Forward: RN reg 11 gets 0x100100 (was 0x0)
Instruction needs RM (reg 10 = 0x0)
MEM->EX Forward: RM reg 10 gets 0x100001 (was 0x0)
Before calc: RN_VAL=0x100100, RM_VAL=0x100001, IMM=0x0
ADD_EXT: 0x100100 + 0x100001 = 0x200101
Final result: 0x200101
========================
DE stage decoded instruction: 27
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=1, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X0), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 7: PC=0x400018, REFETCH_PC=0x0
FETCH: Read 0x00000000 from PC=0x400018
FETCH: Advanced PC to 0x40001c
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 27, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
HLT instruction
Final result: 0x0
========================
DE stage decoded instruction: 0
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=27, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X0), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 8: PC=0x40001c, REFETCH_PC=0x0
HLT_FLAG set - inserting NOP
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 0, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
UNKNOWN INSTRUCTION: 0
Final result: 0x0
========================
FETCH CYCLE 9: PC=0x40001c, REFETCH_PC=0x0
HLT_FLAG set - inserting NOP
=== EXECUTE STAGE ===
NOP in execute stage 
FETCH CYCLE 10: PC=0x40001c, REFETCH_PC=0x0
HLT_FLAG set - inserting NOP
Simulator halted

ARM-SIM> 
Invalid Command
ARM-SIM> 

Current register/bus values :
-------------------------------------
Instruction Retired : 6
PC                : 0x40001c
Registers:
X0: 0x0
X1: 0x0
X2: 0x0
X3: 0x0
X4: 0x0
X5: 0x0
X6: 0x0
X7: 0x0
X8: 0x0
X9: 0x100000
X10: 0x100001
X11: 0x100100
X12: 0x200101
X13: 0x0
X14: 0x0
X15: 0x0
X16: 0x0
X17: 0x0
X18: 0x0
X19: 0x0
X20: 0x0
X21: 0x0
X22: 0x0
X23: 0x0
X24: 0x0
X25: 0x0
X26: 0x0
X27: 0x0
X28: 0x0
X29: 0x0
X30: 0x0
X31: 0x0
FLAG_N: 0
FLAG_Z: 0
No. of Cycles: 10

ARM-SIM> 

Memory content [0x10000000..0x100000ff] :
-------------------------------------
  0x10000000 (268435456) : 0x0
  0x10000004 (268435460) : 0x0
  0x10000008 (268435464) : 0x0
  0x1000000c (268435468) : 0x0
  0x10000010 (268435472) : 0x0
  0x10000014 (268435476) : 0x0
  0x10000018 (268435480) : 0x0
  0x1000001c (268435484) : 0x0
  0x10000020 (268435488) : 0x0
  0x10000024 (268435492) : 0x0
  0x10000028 (268435496) : 0x0
  0x1000002c (268435500) : 0x0
  0x10000030 (268435504) : 0x0
  0x10000034 (268435508) : 0x0
  0x10000038 (268435512) : 0x0
  0x1000003c (268435516) : 0x0
  0x10000040 (268435520) : 0x0
  0x10000044 (268435524) : 0x0
  0x10000048 (268435528) : 0x0
  0x1000004c (268435532) : 0x0
  0x10000050 (268435536) : 0x0
  0x10000054 (268435540) : 0x0
  0x10000058 (268435544) : 0x0
  0x1000005c (268435548) : 0x0
  0x10000060 (268435552) : 0x0
  0x10000064 (268435556) : 0x0
  0x10000068 (268435560) : 0x0
  0x1000006c (268435564) : 0x0
  0x10000070 (268435568) : 0x0
  0x10000074 (268435572) : 0x0
  0x10000078 (268435576) : 0x0
  0x1000007c (268435580) : 0x0
  0x10000080 (268435584) : 0x0
  0x10000084 (268435588) : 0x0
  0x10000088 (268435592) : 0x0
  0x1000008c (268435596) : 0x0
  0x10000090 (268435600) : 0x0
  0x10000094 (268435604) : 0x0
  0x10000098 (268435608) : 0x0
  0x1000009c (268435612) : 0x0
  0x100000a0 (268435616) : 0x0
  0x100000a4 (268435620) : 0x0
  0x100000a8 (268435624) : 0x0
  0x100000ac (268435628) : 0x0
  0x100000b0 (268435632) : 0x0
  0x100000b4 (268435636) : 0x0
  0x100000b8 (268435640) : 0x0
  0x100000bc (268435644) : 0x0
  0x100000c0 (268435648) : 0x0
  0x100000c4 (268435652) : 0x0
  0x100000c8 (268435656) : 0x0
  0x100000cc (268435660) : 0x0
  0x100000d0 (268435664) : 0x0
  0x100000d4 (268435668) : 0x0
  0x100000d8 (268435672) : 0x0
  0x100000dc (268435676) : 0x0
  0x100000e0 (268435680) : 0x0
  0x100000e4 (268435684) : 0x0
  0x100000e8 (268435688) : 0x0
  0x100000ec (268435692) : 0x0
  0x100000f0 (268435696) : 0x0
  0x100000f4 (268435700) : 0x0
  0x100000f8 (268435704) : 0x0
  0x100000fc (268435708) : 0x0

ARM-SIM> 