v 20141018 1
P 7100 10100 6800 10100 1 0 0
{
T 6900 10150 5 8 1 1 0 0 1
pinnumber=12
T 6900 10050 5 8 0 1 0 2 1
pinseq=34
T 6750 10100 9 8 1 1 0 6 1
pinlabel=OSC_IN
T 6750 10100 5 8 0 1 0 8 1
pintype=in
}
P 7100 9900 6800 9900 1 0 0
{
T 6900 9950 5 8 1 1 0 0 1
pinnumber=13
T 6900 9850 5 8 0 1 0 2 1
pinseq=35
T 6750 9900 9 8 1 1 0 6 1
pinlabel=OSC_OUT
T 6750 9900 5 8 0 1 0 8 1
pintype=out
}
P 7100 9700 6800 9700 1 0 0
{
T 6900 9750 5 8 1 1 0 0 1
pinnumber=35
T 6900 9650 5 8 0 1 0 2 1
pinseq=36
T 6750 9700 9 8 1 1 0 6 1
pinlabel=PB0/ADC_IN8/TIM3_CH3
T 6750 9700 5 8 0 1 0 8 1
pintype=io
}
P 7100 9500 6800 9500 1 0 0
{
T 6900 9550 5 8 1 1 0 0 1
pinnumber=36
T 6900 9450 5 8 0 1 0 2 1
pinseq=37
T 6750 9500 9 8 1 1 0 6 1
pinlabel=PB1/ADC_IN9/TIM3_CH4
T 6750 9500 5 8 0 1 0 8 1
pintype=io
}
P 7100 9300 6800 9300 1 0 0
{
T 6900 9350 5 8 1 1 0 0 1
pinnumber=37
T 6900 9250 5 8 0 1 0 2 1
pinseq=38
T 6750 9300 9 8 1 1 0 6 1
pinlabel=PB2/BOOT1
T 6750 9300 5 8 0 1 0 8 1
pintype=io
}
P 7100 9100 6800 9100 1 0 0
{
T 6900 9150 5 8 1 1 0 0 1
pinnumber=89
T 6900 9050 5 8 0 1 0 2 1
pinseq=39
T 6750 9100 9 8 1 1 0 6 1
pinlabel=PB3/JTDO/TRACESWO
T 6750 9100 5 8 0 1 0 8 1
pintype=io
}
P 7100 8900 6800 8900 1 0 0
{
T 6900 8950 5 8 1 1 0 0 1
pinnumber=90
T 6900 8850 5 8 0 1 0 2 1
pinseq=40
T 6750 8900 9 8 1 1 0 6 1
pinlabel=PB4/JNTRST
T 6750 8900 5 8 0 1 0 8 1
pintype=io
}
P 7100 8700 6800 8700 1 0 0
{
T 6900 8750 5 8 1 1 0 0 1
pinnumber=91
T 6900 8650 5 8 0 1 0 2 1
pinseq=41
T 6750 8700 9 8 1 1 0 6 1
pinlabel=PB5/I2C1_SMBAl
T 6750 8700 5 8 0 1 0 8 1
pintype=io
}
P 7100 8500 6800 8500 1 0 0
{
T 6900 8550 5 8 1 1 0 0 1
pinnumber=92
T 6900 8450 5 8 0 1 0 2 1
pinseq=42
T 6750 8500 9 8 1 1 0 6 1
pinlabel=PB6/I2C1_SCL/TIM4_CH1
T 6750 8500 5 8 0 1 0 8 1
pintype=io
}
P 7100 8300 6800 8300 1 0 0
{
T 6900 8350 5 8 1 1 0 0 1
pinnumber=93
T 6900 8250 5 8 0 1 0 2 1
pinseq=43
T 6750 8300 9 8 1 1 0 6 1
pinlabel=PB7/I2C1_SDA/TIM4_CH2
T 6750 8300 5 8 0 1 0 8 1
pintype=io
}
P 7100 8100 6800 8100 1 0 0
{
T 6900 8150 5 8 1 1 0 0 1
pinnumber=95
T 6900 8050 5 8 0 1 0 2 1
pinseq=44
T 6750 8100 9 8 1 1 0 6 1
pinlabel=PB8/TIM4_CH3
T 6750 8100 5 8 0 1 0 8 1
pintype=io
}
P 7100 7900 6800 7900 1 0 0
{
T 6900 7950 5 8 1 1 0 0 1
pinnumber=96
T 6900 7850 5 8 0 1 0 2 1
pinseq=45
T 6750 7900 9 8 1 1 0 6 1
pinlabel=PB9/TIM4_CH4
T 6750 7900 5 8 0 1 0 8 1
pintype=io
}
P 7100 7700 6800 7700 1 0 0
{
T 6900 7750 5 8 1 1 0 0 1
pinnumber=47
T 6900 7650 5 8 0 1 0 2 1
pinseq=46
T 6750 7700 9 8 1 1 0 6 1
pinlabel=PB10/I2C2_SCL/USART3_TX
T 6750 7700 5 8 0 1 0 8 1
pintype=io
}
P 7100 7500 6800 7500 1 0 0
{
T 6900 7550 5 8 1 1 0 0 1
pinnumber=48
T 6900 7450 5 8 0 1 0 2 1
pinseq=47
T 6750 7500 9 8 1 1 0 6 1
pinlabel=PB11/I2C2_SDA/USART3_RX
T 6750 7500 5 8 0 1 0 8 1
pintype=io
}
P 7100 7300 6800 7300 1 0 0
{
T 6900 7350 5 8 1 1 0 0 1
pinnumber=51
T 6900 7250 5 8 0 1 0 2 1
pinseq=48
T 6750 7300 9 8 1 1 0 6 1
pinlabel=PB12/SPI2_NSS/I2C2_SMBAl/USART3_CK/TIM1_BKIN
T 6750 7300 5 8 0 1 0 8 1
pintype=io
}
P 7100 7100 6800 7100 1 0 0
{
T 6900 7150 5 8 1 1 0 0 1
pinnumber=52
T 6900 7050 5 8 0 1 0 2 1
pinseq=49
T 6750 7100 9 8 1 1 0 6 1
pinlabel=PB13/SPI2_SCK/USART3_CTS/TIM1_CH1N
T 6750 7100 5 8 0 1 0 8 1
pintype=io
}
P 7100 6900 6800 6900 1 0 0
{
T 6900 6950 5 8 1 1 0 0 1
pinnumber=53
T 6900 6850 5 8 0 1 0 2 1
pinseq=50
T 6750 6900 9 8 1 1 0 6 1
pinlabel=PB14/SPI2_MISO/USART3_RTS/TIM1_CH2N
T 6750 6900 5 8 0 1 0 8 1
pintype=io
}
P 7100 6700 6800 6700 1 0 0
{
T 6900 6750 5 8 1 1 0 0 1
pinnumber=54
T 6900 6650 5 8 0 1 0 2 1
pinseq=51
T 6750 6700 9 8 1 1 0 6 1
pinlabel=PB15/SPI2_MOSI/TIM1_CH3N
T 6750 6700 5 8 0 1 0 8 1
pintype=io
}
P 7100 6500 6800 6500 1 0 0
{
T 6900 6550 5 8 1 1 0 0 1
pinnumber=15
T 6900 6450 5 8 0 1 0 2 1
pinseq=52
T 6750 6500 9 8 1 1 0 6 1
pinlabel=PC0/ADC_IN10
T 6750 6500 5 8 0 1 0 8 1
pintype=io
}
P 7100 6300 6800 6300 1 0 0
{
T 6900 6350 5 8 1 1 0 0 1
pinnumber=16
T 6900 6250 5 8 0 1 0 2 1
pinseq=53
T 6750 6300 9 8 1 1 0 6 1
pinlabel=PC1/ADC_IN11
T 6750 6300 5 8 0 1 0 8 1
pintype=io
}
P 7100 6100 6800 6100 1 0 0
{
T 6900 6150 5 8 1 1 0 0 1
pinnumber=17
T 6900 6050 5 8 0 1 0 2 1
pinseq=54
T 6750 6100 9 8 1 1 0 6 1
pinlabel=PC2/ADC_IN12
T 6750 6100 5 8 0 1 0 8 1
pintype=io
}
P 7100 5900 6800 5900 1 0 0
{
T 6900 5950 5 8 1 1 0 0 1
pinnumber=18
T 6900 5850 5 8 0 1 0 2 1
pinseq=55
T 6750 5900 9 8 1 1 0 6 1
pinlabel=PC3/ADC_IN13
T 6750 5900 5 8 0 1 0 8 1
pintype=io
}
P 7100 5700 6800 5700 1 0 0
{
T 6900 5750 5 8 1 1 0 0 1
pinnumber=33
T 6900 5650 5 8 0 1 0 2 1
pinseq=56
T 6750 5700 9 8 1 1 0 6 1
pinlabel=PC4/ADC_IN14
T 6750 5700 5 8 0 1 0 8 1
pintype=io
}
P 7100 5500 6800 5500 1 0 0
{
T 6900 5550 5 8 1 1 0 0 1
pinnumber=34
T 6900 5450 5 8 0 1 0 2 1
pinseq=57
T 6750 5500 9 8 1 1 0 6 1
pinlabel=PC5/ADC_IN15
T 6750 5500 5 8 0 1 0 8 1
pintype=io
}
P 7100 5300 6800 5300 1 0 0
{
T 6900 5350 5 8 1 1 0 0 1
pinnumber=63
T 6900 5250 5 8 0 1 0 2 1
pinseq=58
T 6750 5300 9 8 1 1 0 6 1
pinlabel=PC6
T 6750 5300 5 8 0 1 0 8 1
pintype=io
}
P 7100 5100 6800 5100 1 0 0
{
T 6900 5150 5 8 1 1 0 0 1
pinnumber=64
T 6900 5050 5 8 0 1 0 2 1
pinseq=59
T 6750 5100 9 8 1 1 0 6 1
pinlabel=PC7
T 6750 5100 5 8 0 1 0 8 1
pintype=io
}
P 7100 4900 6800 4900 1 0 0
{
T 6900 4950 5 8 1 1 0 0 1
pinnumber=65
T 6900 4850 5 8 0 1 0 2 1
pinseq=60
T 6750 4900 9 8 1 1 0 6 1
pinlabel=PC8
T 6750 4900 5 8 0 1 0 8 1
pintype=io
}
P 7100 4700 6800 4700 1 0 0
{
T 6900 4750 5 8 1 1 0 0 1
pinnumber=66
T 6900 4650 5 8 0 1 0 2 1
pinseq=61
T 6750 4700 9 8 1 1 0 6 1
pinlabel=PC9
T 6750 4700 5 8 0 1 0 8 1
pintype=io
}
P 7100 4500 6800 4500 1 0 0
{
T 6900 4550 5 8 1 1 0 0 1
pinnumber=78
T 6900 4450 5 8 0 1 0 2 1
pinseq=62
T 6750 4500 9 8 1 1 0 6 1
pinlabel=PC10
T 6750 4500 5 8 0 1 0 8 1
pintype=io
}
P 7100 4300 6800 4300 1 0 0
{
T 6900 4350 5 8 1 1 0 0 1
pinnumber=79
T 6900 4250 5 8 0 1 0 2 1
pinseq=63
T 6750 4300 9 8 1 1 0 6 1
pinlabel=PC11
T 6750 4300 5 8 0 1 0 8 1
pintype=io
}
P 7100 4100 6800 4100 1 0 0
{
T 6900 4150 5 8 1 1 0 0 1
pinnumber=80
T 6900 4050 5 8 0 1 0 2 1
pinseq=64
T 6750 4100 9 8 1 1 0 6 1
pinlabel=PC12
T 6750 4100 5 8 0 1 0 8 1
pintype=io
}
P 7100 3900 6800 3900 1 0 0
{
T 6900 3950 5 8 1 1 0 0 1
pinnumber=7
T 6900 3850 5 8 0 1 0 2 1
pinseq=65
T 6750 3900 9 8 1 1 0 6 1
pinlabel=PC13-ANTI_TAMP(4)
T 6750 3900 5 8 0 1 0 8 1
pintype=io
}
P 7100 3700 6800 3700 1 0 0
{
T 6900 3750 5 8 1 1 0 0 1
pinnumber=8
T 6900 3650 5 8 0 1 0 2 1
pinseq=66
T 6750 3700 9 8 1 1 0 6 1
pinlabel=PC14-OSC32_IN(4)
T 6750 3700 5 8 0 1 0 8 1
pintype=io
}
P 7100 3500 6800 3500 1 0 0
{
T 6900 3550 5 8 1 1 0 0 1
pinnumber=9
T 6900 3450 5 8 0 1 0 2 1
pinseq=67
T 6750 3500 9 8 1 1 0 6 1
pinlabel=PC15-OSC32_OUT(4)
T 6750 3500 5 8 0 1 0 8 1
pintype=io
}
P 7100 3300 6800 3300 1 0 0
{
T 6900 3350 5 8 1 1 0 0 1
pinnumber=81
T 6900 3250 5 8 0 1 0 2 1
pinseq=68
T 6750 3300 9 8 1 1 0 6 1
pinlabel=PD0
T 6750 3300 5 8 0 1 0 8 1
pintype=io
}
P 7100 3100 6800 3100 1 0 0
{
T 6900 3150 5 8 1 1 0 0 1
pinnumber=82
T 6900 3050 5 8 0 1 0 2 1
pinseq=69
T 6750 3100 9 8 1 1 0 6 1
pinlabel=PD1
T 6750 3100 5 8 0 1 0 8 1
pintype=io
}
P 7100 2900 6800 2900 1 0 0
{
T 6900 2950 5 8 1 1 0 0 1
pinnumber=83
T 6900 2850 5 8 0 1 0 2 1
pinseq=70
T 6750 2900 9 8 1 1 0 6 1
pinlabel=PD2/TIM3_ETR
T 6750 2900 5 8 0 1 0 8 1
pintype=io
}
P 7100 2700 6800 2700 1 0 0
{
T 6900 2750 5 8 1 1 0 0 1
pinnumber=84
T 6900 2650 5 8 0 1 0 2 1
pinseq=71
T 6750 2700 9 8 1 1 0 6 1
pinlabel=PD3
T 6750 2700 5 8 0 1 0 8 1
pintype=io
}
P 7100 2500 6800 2500 1 0 0
{
T 6900 2550 5 8 1 1 0 0 1
pinnumber=85
T 6900 2450 5 8 0 1 0 2 1
pinseq=72
T 6750 2500 9 8 1 1 0 6 1
pinlabel=PD4
T 6750 2500 5 8 0 1 0 8 1
pintype=io
}
P 7100 2300 6800 2300 1 0 0
{
T 6900 2350 5 8 1 1 0 0 1
pinnumber=86
T 6900 2250 5 8 0 1 0 2 1
pinseq=73
T 6750 2300 9 8 1 1 0 6 1
pinlabel=PD5
T 6750 2300 5 8 0 1 0 8 1
pintype=io
}
P 7100 2100 6800 2100 1 0 0
{
T 6900 2150 5 8 1 1 0 0 1
pinnumber=87
T 6900 2050 5 8 0 1 0 2 1
pinseq=74
T 6750 2100 9 8 1 1 0 6 1
pinlabel=PD6
T 6750 2100 5 8 0 1 0 8 1
pintype=io
}
P 7100 1900 6800 1900 1 0 0
{
T 6900 1950 5 8 1 1 0 0 1
pinnumber=88
T 6900 1850 5 8 0 1 0 2 1
pinseq=75
T 6750 1900 9 8 1 1 0 6 1
pinlabel=PD7
T 6750 1900 5 8 0 1 0 8 1
pintype=io
}
P 7100 1700 6800 1700 1 0 0
{
T 6900 1750 5 8 1 1 0 0 1
pinnumber=55
T 6900 1650 5 8 0 1 0 2 1
pinseq=76
T 6750 1700 9 8 1 1 0 6 1
pinlabel=PD8
T 6750 1700 5 8 0 1 0 8 1
pintype=io
}
P 7100 1500 6800 1500 1 0 0
{
T 6900 1550 5 8 1 1 0 0 1
pinnumber=56
T 6900 1450 5 8 0 1 0 2 1
pinseq=77
T 6750 1500 9 8 1 1 0 6 1
pinlabel=PD9
T 6750 1500 5 8 0 1 0 8 1
pintype=io
}
P 7100 1300 6800 1300 1 0 0
{
T 6900 1350 5 8 1 1 0 0 1
pinnumber=57
T 6900 1250 5 8 0 1 0 2 1
pinseq=78
T 6750 1300 9 8 1 1 0 6 1
pinlabel=PD10
T 6750 1300 5 8 0 1 0 8 1
pintype=io
}
P 7100 1100 6800 1100 1 0 0
{
T 6900 1150 5 8 1 1 0 0 1
pinnumber=58
T 6900 1050 5 8 0 1 0 2 1
pinseq=79
T 6750 1100 9 8 1 1 0 6 1
pinlabel=PD11
T 6750 1100 5 8 0 1 0 8 1
pintype=io
}
P 7100 900 6800 900 1 0 0
{
T 6900 950 5 8 1 1 0 0 1
pinnumber=59
T 6900 850 5 8 0 1 0 2 1
pinseq=80
T 6750 900 9 8 1 1 0 6 1
pinlabel=PD12
T 6750 900 5 8 0 1 0 8 1
pintype=io
}
P 7100 700 6800 700 1 0 0
{
T 6900 750 5 8 1 1 0 0 1
pinnumber=60
T 6900 650 5 8 0 1 0 2 1
pinseq=81
T 6750 700 9 8 1 1 0 6 1
pinlabel=PD13
T 6750 700 5 8 0 1 0 8 1
pintype=io
}
P 7100 500 6800 500 1 0 0
{
T 6900 550 5 8 1 1 0 0 1
pinnumber=61
T 6900 450 5 8 0 1 0 2 1
pinseq=82
T 6750 500 9 8 1 1 0 6 1
pinlabel=PD14
T 6750 500 5 8 0 1 0 8 1
pintype=io
}
P 7100 300 6800 300 1 0 0
{
T 6900 350 5 8 1 1 0 0 1
pinnumber=62
T 6900 250 5 8 0 1 0 2 1
pinseq=83
T 6750 300 9 8 1 1 0 6 1
pinlabel=PD15
T 6750 300 5 8 0 1 0 8 1
pintype=io
}
P 100 10100 400 10100 1 0 0
{
T 300 10150 5 8 1 1 0 6 1
pinnumber=94
T 300 10050 5 8 0 1 0 8 1
pinseq=17
T 450 10100 9 8 1 1 0 0 1
pinlabel=BOOT0
T 450 10100 5 8 0 1 0 2 1
pintype=in
}
P 100 9900 400 9900 1 0 0
{
T 300 9950 5 8 1 1 0 6 1
pinnumber=14
T 300 9850 5 8 0 1 0 8 1
pinseq=16
T 450 9900 9 8 1 1 0 0 1
pinlabel=NRST
T 450 9900 5 8 0 1 0 2 1
pintype=io
}
P 100 9700 400 9700 1 0 0
{
T 300 9750 5 8 1 1 0 6 1
pinnumber=23
T 300 9650 5 8 0 1 0 8 1
pinseq=18
T 450 9700 9 8 1 1 0 0 1
pinlabel=PA0-WKUP/USART2_CTS/ADC_IN0/TIM2_CH1_ETR
T 450 9700 5 8 0 1 0 2 1
pintype=io
}
P 100 9500 400 9500 1 0 0
{
T 300 9550 5 8 1 1 0 6 1
pinnumber=24
T 300 9450 5 8 0 1 0 8 1
pinseq=19
T 450 9500 9 8 1 1 0 0 1
pinlabel=PA1/USART2_RTS/ADC_IN1/TIM2_CH2
T 450 9500 5 8 0 1 0 2 1
pintype=io
}
P 100 9300 400 9300 1 0 0
{
T 300 9350 5 8 1 1 0 6 1
pinnumber=25
T 300 9250 5 8 0 1 0 8 1
pinseq=20
T 450 9300 9 8 1 1 0 0 1
pinlabel=PA2/USART2_TX/ADC_IN2/TIM2_CH3
T 450 9300 5 8 0 1 0 2 1
pintype=io
}
P 100 9100 400 9100 1 0 0
{
T 300 9150 5 8 1 1 0 6 1
pinnumber=26
T 300 9050 5 8 0 1 0 8 1
pinseq=21
T 450 9100 9 8 1 1 0 0 1
pinlabel=PA3/USART2_RX/ADC_IN3/TIM2_CH4
T 450 9100 5 8 0 1 0 2 1
pintype=io
}
P 100 8900 400 8900 1 0 0
{
T 300 8950 5 8 1 1 0 6 1
pinnumber=29
T 300 8850 5 8 0 1 0 8 1
pinseq=22
T 450 8900 9 8 1 1 0 0 1
pinlabel=PA4/SPI1_NSS/USART2_CK/ADC_IN4
T 450 8900 5 8 0 1 0 2 1
pintype=io
}
P 100 8700 400 8700 1 0 0
{
T 300 8750 5 8 1 1 0 6 1
pinnumber=30
T 300 8650 5 8 0 1 0 8 1
pinseq=23
T 450 8700 9 8 1 1 0 0 1
pinlabel=PA5/SPI1_SCK/ADC_IN5
T 450 8700 5 8 0 1 0 2 1
pintype=io
}
P 100 8500 400 8500 1 0 0
{
T 300 8550 5 8 1 1 0 6 1
pinnumber=31
T 300 8450 5 8 0 1 0 8 1
pinseq=24
T 450 8500 9 8 1 1 0 0 1
pinlabel=PA6/SPI1_MISO/ADC_IN6/TIM3_CH1
T 450 8500 5 8 0 1 0 2 1
pintype=io
}
P 100 8300 400 8300 1 0 0
{
T 300 8350 5 8 1 1 0 6 1
pinnumber=32
T 300 8250 5 8 0 1 0 8 1
pinseq=25
T 450 8300 9 8 1 1 0 0 1
pinlabel=PA7/SPI1_MOSI/ADC_IN7/TIM3_CH2
T 450 8300 5 8 0 1 0 2 1
pintype=io
}
P 100 8100 400 8100 1 0 0
{
T 300 8150 5 8 1 1 0 6 1
pinnumber=67
T 300 8050 5 8 0 1 0 8 1
pinseq=26
T 450 8100 9 8 1 1 0 0 1
pinlabel=PA8/USART1_CK/TIM1_CH1/MCO
T 450 8100 5 8 0 1 0 2 1
pintype=io
}
P 100 7900 400 7900 1 0 0
{
T 300 7950 5 8 1 1 0 6 1
pinnumber=68
T 300 7850 5 8 0 1 0 8 1
pinseq=27
T 450 7900 9 8 1 1 0 0 1
pinlabel=PA9/USART1_TX/TIM1_CH2
T 450 7900 5 8 0 1 0 2 1
pintype=io
}
P 100 7700 400 7700 1 0 0
{
T 300 7750 5 8 1 1 0 6 1
pinnumber=69
T 300 7650 5 8 0 1 0 8 1
pinseq=28
T 450 7700 9 8 1 1 0 0 1
pinlabel=PA10/USART1_RX/TIM1_CH3
T 450 7700 5 8 0 1 0 2 1
pintype=io
}
P 100 7500 400 7500 1 0 0
{
T 300 7550 5 8 1 1 0 6 1
pinnumber=70
T 300 7450 5 8 0 1 0 8 1
pinseq=29
T 450 7500 9 8 1 1 0 0 1
pinlabel=PA11/USART1_CTS/CANRX/USBDM/TIM1_CH4
T 450 7500 5 8 0 1 0 2 1
pintype=io
}
P 100 7300 400 7300 1 0 0
{
T 300 7350 5 8 1 1 0 6 1
pinnumber=71
T 300 7250 5 8 0 1 0 8 1
pinseq=30
T 450 7300 9 8 1 1 0 0 1
pinlabel=PA12/USART1_RTS/CANTX/USBDP/TIM1_ETR
T 450 7300 5 8 0 1 0 2 1
pintype=io
}
P 100 7100 400 7100 1 0 0
{
T 300 7150 5 8 1 1 0 6 1
pinnumber=72
T 300 7050 5 8 0 1 0 8 1
pinseq=31
T 450 7100 9 8 1 1 0 0 1
pinlabel=PA13/JTMS/SWDIO
T 450 7100 5 8 0 1 0 2 1
pintype=io
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=76
T 300 6850 5 8 0 1 0 8 1
pinseq=32
T 450 6900 9 8 1 1 0 0 1
pinlabel=PA14/JTCK/SWCLK
T 450 6900 5 8 0 1 0 2 1
pintype=io
}
P 100 6700 400 6700 1 0 0
{
T 300 6750 5 8 1 1 0 6 1
pinnumber=77
T 300 6650 5 8 0 1 0 8 1
pinseq=33
T 450 6700 9 8 1 1 0 0 1
pinlabel=PA15/JTDI
T 450 6700 5 8 0 1 0 2 1
pintype=io
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=97
T 300 6450 5 8 0 1 0 8 1
pinseq=84
T 450 6500 9 8 1 1 0 0 1
pinlabel=PE0/TIM4_ETR
T 450 6500 5 8 0 1 0 2 1
pintype=io
}
P 100 6300 400 6300 1 0 0
{
T 300 6350 5 8 1 1 0 6 1
pinnumber=98
T 300 6250 5 8 0 1 0 8 1
pinseq=85
T 450 6300 9 8 1 1 0 0 1
pinlabel=PE1
T 450 6300 5 8 0 1 0 2 1
pintype=io
}
P 100 6100 400 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=1
T 300 6050 5 8 0 1 0 8 1
pinseq=86
T 450 6100 9 8 1 1 0 0 1
pinlabel=PE2/TRACECK
T 450 6100 5 8 0 1 0 2 1
pintype=io
}
P 100 5900 400 5900 1 0 0
{
T 300 5950 5 8 1 1 0 6 1
pinnumber=2
T 300 5850 5 8 0 1 0 8 1
pinseq=87
T 450 5900 9 8 1 1 0 0 1
pinlabel=PE3/TRACED0
T 450 5900 5 8 0 1 0 2 1
pintype=io
}
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=3
T 300 5650 5 8 0 1 0 8 1
pinseq=88
T 450 5700 9 8 1 1 0 0 1
pinlabel=PE4/TRACED1
T 450 5700 5 8 0 1 0 2 1
pintype=io
}
P 100 5500 400 5500 1 0 0
{
T 300 5550 5 8 1 1 0 6 1
pinnumber=4
T 300 5450 5 8 0 1 0 8 1
pinseq=89
T 450 5500 9 8 1 1 0 0 1
pinlabel=PE5/TRACED2
T 450 5500 5 8 0 1 0 2 1
pintype=io
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=5
T 300 5250 5 8 0 1 0 8 1
pinseq=90
T 450 5300 9 8 1 1 0 0 1
pinlabel=PE6/TRACED3
T 450 5300 5 8 0 1 0 2 1
pintype=io
}
P 100 5100 400 5100 1 0 0
{
T 300 5150 5 8 1 1 0 6 1
pinnumber=38
T 300 5050 5 8 0 1 0 8 1
pinseq=91
T 450 5100 9 8 1 1 0 0 1
pinlabel=PE7
T 450 5100 5 8 0 1 0 2 1
pintype=io
}
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=39
T 300 4850 5 8 0 1 0 8 1
pinseq=92
T 450 4900 9 8 1 1 0 0 1
pinlabel=PE8
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 100 4700 400 4700 1 0 0
{
T 300 4750 5 8 1 1 0 6 1
pinnumber=40
T 300 4650 5 8 0 1 0 8 1
pinseq=93
T 450 4700 9 8 1 1 0 0 1
pinlabel=PE9
T 450 4700 5 8 0 1 0 2 1
pintype=io
}
P 100 4500 400 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=41
T 300 4450 5 8 0 1 0 8 1
pinseq=94
T 450 4500 9 8 1 1 0 0 1
pinlabel=PE10
T 450 4500 5 8 0 1 0 2 1
pintype=io
}
P 100 4300 400 4300 1 0 0
{
T 300 4350 5 8 1 1 0 6 1
pinnumber=42
T 300 4250 5 8 0 1 0 8 1
pinseq=95
T 450 4300 9 8 1 1 0 0 1
pinlabel=PE11
T 450 4300 5 8 0 1 0 2 1
pintype=io
}
P 100 4100 400 4100 1 0 0
{
T 300 4150 5 8 1 1 0 6 1
pinnumber=43
T 300 4050 5 8 0 1 0 8 1
pinseq=96
T 450 4100 9 8 1 1 0 0 1
pinlabel=PE12
T 450 4100 5 8 0 1 0 2 1
pintype=io
}
P 100 3900 400 3900 1 0 0
{
T 300 3950 5 8 1 1 0 6 1
pinnumber=44
T 300 3850 5 8 0 1 0 8 1
pinseq=97
T 450 3900 9 8 1 1 0 0 1
pinlabel=PE13
T 450 3900 5 8 0 1 0 2 1
pintype=io
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=45
T 300 3650 5 8 0 1 0 8 1
pinseq=98
T 450 3700 9 8 1 1 0 0 1
pinlabel=PE14
T 450 3700 5 8 0 1 0 2 1
pintype=io
}
P 100 3500 400 3500 1 0 0
{
T 300 3550 5 8 1 1 0 6 1
pinnumber=46
T 300 3450 5 8 0 1 0 8 1
pinseq=99
T 450 3500 9 8 1 1 0 0 1
pinlabel=PE15
T 450 3500 5 8 0 1 0 2 1
pintype=io
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=6
T 300 3250 5 8 0 1 0 8 1
pinseq=5
T 450 3300 9 8 1 1 0 0 1
pinlabel=VBAT
T 450 3300 5 8 0 1 0 2 1
pintype=pwr
}
P 100 3100 400 3100 1 0 0
{
T 300 3150 5 8 1 1 0 6 1
pinnumber=22
T 300 3050 5 8 0 1 0 8 1
pinseq=1
T 450 3100 9 8 1 1 0 0 1
pinlabel=VDDA
T 450 3100 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=50
T 300 2850 5 8 0 1 0 8 1
pinseq=6
T 450 2900 9 8 1 1 0 0 1
pinlabel=VDD_1
T 450 2900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2700 400 2700 1 0 0
{
T 300 2750 5 8 1 1 0 6 1
pinnumber=75
T 300 2650 5 8 0 1 0 8 1
pinseq=7
T 450 2700 9 8 1 1 0 0 1
pinlabel=VDD_2
T 450 2700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=100
T 300 2450 5 8 0 1 0 8 1
pinseq=8
T 450 2500 9 8 1 1 0 0 1
pinlabel=VDD_3
T 450 2500 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2300 400 2300 1 0 0
{
T 300 2350 5 8 1 1 0 6 1
pinnumber=28
T 300 2250 5 8 0 1 0 8 1
pinseq=9
T 450 2300 9 8 1 1 0 0 1
pinlabel=VDD_4
T 450 2300 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=11
T 300 2050 5 8 0 1 0 8 1
pinseq=10
T 450 2100 9 8 1 1 0 0 1
pinlabel=VDD_5
T 450 2100 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1900 400 1900 1 0 0
{
T 300 1950 5 8 1 1 0 6 1
pinnumber=21
T 300 1850 5 8 0 1 0 8 1
pinseq=3
T 450 1900 9 8 1 1 0 0 1
pinlabel=VREF+
T 450 1900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=20
T 300 1650 5 8 0 1 0 8 1
pinseq=4
T 450 1700 9 8 1 1 0 0 1
pinlabel=VREF-
T 450 1700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1500 400 1500 1 0 0
{
T 300 1550 5 8 1 1 0 6 1
pinnumber=19
T 300 1450 5 8 0 1 0 8 1
pinseq=2
T 450 1500 9 8 1 1 0 0 1
pinlabel=VSSA
T 450 1500 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=49
T 300 1250 5 8 0 1 0 8 1
pinseq=11
T 450 1300 9 8 1 1 0 0 1
pinlabel=VSS_1
T 450 1300 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1100 400 1100 1 0 0
{
T 300 1150 5 8 1 1 0 6 1
pinnumber=74
T 300 1050 5 8 0 1 0 8 1
pinseq=12
T 450 1100 9 8 1 1 0 0 1
pinlabel=VSS_2
T 450 1100 5 8 0 1 0 2 1
pintype=pwr
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=99
T 300 850 5 8 0 1 0 8 1
pinseq=13
T 450 900 9 8 1 1 0 0 1
pinlabel=VSS_3
T 450 900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 700 400 700 1 0 0
{
T 300 750 5 8 1 1 0 6 1
pinnumber=27
T 300 650 5 8 0 1 0 8 1
pinseq=14
T 450 700 9 8 1 1 0 0 1
pinlabel=VSS_4
T 450 700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=10
T 300 450 5 8 0 1 0 8 1
pinseq=15
T 450 500 9 8 1 1 0 0 1
pinlabel=VSS_5
T 450 500 5 8 0 1 0 2 1
pintype=pwr
}
B 400 100 6400 10200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 6800 10400 8 10 1 1 0 6 1
refdes=U?
T 400 10400 9 10 1 0 0 0 1
STM32F103 (QFP)
T 400 10600 5 10 0 0 0 0 1
device=STM32F103Vx
T 400 10800 5 10 0 0 0 0 1
footprint=LQFP100
T 400 11000 5 10 0 0 0 0 1
author=Michael Ambus <ambrmi09 AT gmail.com>
T 400 11200 5 10 0 0 0 0 1
documentation=STM32F103RBT6.pdf
T 400 11400 5 10 0 0 0 0 1
description=STM32 Cortex m3
T 400 11600 5 10 0 0 0 0 1
numslots=0
T 400 11800 5 10 0 0 0 0 1
dist-license=cc0
T 400 12000 5 10 0 0 0 0 1
use-license=unlimited
T 400 12200 5 10 0 0 0 0 1
net=:73
