
motor_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009244  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080093d0  080093d0  0000a3d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009470  08009470  0000b068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009470  08009470  0000b068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009470  08009470  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009470  08009470  0000a470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009474  08009474  0000a474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08009478  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  20000068  080094e0  0000b068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000408  080094e0  0000b408  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010cb7  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026c7  00000000  00000000  0001bd4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  0001e418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ca1  00000000  00000000  0001f450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001caab  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148d8  00000000  00000000  0003cb9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a996b  00000000  00000000  00051474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000faddf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bc0  00000000  00000000  000fae24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ff9e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080093b4 	.word	0x080093b4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	080093b4 	.word	0x080093b4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <PI_controller>:
 * @param feedback  current value
 * @param parameter loop parameters
 * @return current value to actuate
 */
float PI_controller(float setpoint, float feedback, struct loop_parameters *parameter)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b08b      	sub	sp, #44	@ 0x2c
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	ed87 0a03 	vstr	s0, [r7, #12]
 8000b9a:	edc7 0a02 	vstr	s1, [r7, #8]
 8000b9e:	6078      	str	r0, [r7, #4]
	float error = setpoint - feedback;
 8000ba0:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ba4:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ba8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bac:	edc7 7a06 	vstr	s15, [r7, #24]

	float proportional = error * parameter->P;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	edd3 7a00 	vldr	s15, [r3]
 8000bb6:	ed97 7a06 	vldr	s14, [r7, #24]
 8000bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bbe:	edc7 7a05 	vstr	s15, [r7, #20]
	parameter->integral = parameter->integral + proportional * parameter->I * parameter->T;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	ed93 7a04 	vldr	s14, [r3, #16]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	edd3 6a01 	vldr	s13, [r3, #4]
 8000bce:	edd7 7a05 	vldr	s15, [r7, #20]
 8000bd2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	edd3 7a05 	vldr	s15, [r3, #20]
 8000bdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000be0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	edc3 7a04 	vstr	s15, [r3, #16]

	// Dynamic Anti-wind-up limits calculation
	float limMaxInt, limMinInt;

	if (parameter->LimMax > proportional)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	edd3 7a02 	vldr	s15, [r3, #8]
 8000bf0:	ed97 7a05 	vldr	s14, [r7, #20]
 8000bf4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bfc:	d509      	bpl.n	8000c12 <PI_controller+0x82>
		limMaxInt = parameter->LimMax - proportional;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	ed93 7a02 	vldr	s14, [r3, #8]
 8000c04:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c0c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8000c10:	e002      	b.n	8000c18 <PI_controller+0x88>
	else
		limMaxInt = 0;
 8000c12:	f04f 0300 	mov.w	r3, #0
 8000c16:	627b      	str	r3, [r7, #36]	@ 0x24

	if (parameter->LimMin < proportional)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c1e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c2a:	dd09      	ble.n	8000c40 <PI_controller+0xb0>
		limMinInt = parameter->LimMin - proportional;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	ed93 7a03 	vldr	s14, [r3, #12]
 8000c32:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c3a:	edc7 7a08 	vstr	s15, [r7, #32]
 8000c3e:	e002      	b.n	8000c46 <PI_controller+0xb6>
	else
		limMinInt = 0;
 8000c40:	f04f 0300 	mov.w	r3, #0
 8000c44:	623b      	str	r3, [r7, #32]

	// Clamp integral
	if (parameter->integral > limMaxInt)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c4c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000c50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c58:	d503      	bpl.n	8000c62 <PI_controller+0xd2>
		parameter->integral = limMaxInt;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c5e:	611a      	str	r2, [r3, #16]
 8000c60:	e00c      	b.n	8000c7c <PI_controller+0xec>
	else if (parameter->integral < limMinInt)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c68:	ed97 7a08 	vldr	s14, [r7, #32]
 8000c6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c74:	dd02      	ble.n	8000c7c <PI_controller+0xec>
		parameter->integral = limMinInt;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6a3a      	ldr	r2, [r7, #32]
 8000c7a:	611a      	str	r2, [r3, #16]

	float output = proportional + parameter->integral;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c82:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c8a:	edc7 7a07 	vstr	s15, [r7, #28]

	// Output saturation
	if (output > parameter->LimMax)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	edd3 7a02 	vldr	s15, [r3, #8]
 8000c94:	ed97 7a07 	vldr	s14, [r7, #28]
 8000c98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca0:	dd03      	ble.n	8000caa <PI_controller+0x11a>
		output = parameter->LimMax;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	61fb      	str	r3, [r7, #28]
 8000ca8:	e00c      	b.n	8000cc4 <PI_controller+0x134>
	else if (output < parameter->LimMin)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	edd3 7a03 	vldr	s15, [r3, #12]
 8000cb0:	ed97 7a07 	vldr	s14, [r7, #28]
 8000cb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cbc:	d502      	bpl.n	8000cc4 <PI_controller+0x134>
		output = parameter->LimMin;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	61fb      	str	r3, [r7, #28]

	return output;
 8000cc4:	69fb      	ldr	r3, [r7, #28]
 8000cc6:	ee07 3a90 	vmov	s15, r3
}
 8000cca:	eeb0 0a67 	vmov.f32	s0, s15
 8000cce:	372c      	adds	r7, #44	@ 0x2c
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr

08000cd8 <controller_variables_init>:

/**
 * @brief Initializes the PI controller parameters.
 */
void controller_variables_init(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b093      	sub	sp, #76	@ 0x4c
 8000cdc:	af00      	add	r7, sp, #0
	L = 0.00113f;
#endif

#if MOTOR_AXIS == 2 //Z motor (23062025 DONE)
	// Loop paramaters
	loop_parameters_current = (struct loop_parameters
 8000cde:	4b31      	ldr	r3, [pc, #196]	@ (8000da4 <controller_variables_init+0xcc>)
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	6013      	str	r3, [r2, #0]
 8000ce6:	6053      	str	r3, [r2, #4]
 8000ce8:	6093      	str	r3, [r2, #8]
 8000cea:	60d3      	str	r3, [r2, #12]
 8000cec:	6113      	str	r3, [r2, #16]
 8000cee:	6153      	str	r3, [r2, #20]
 8000cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8000da4 <controller_variables_init+0xcc>)
 8000cf2:	4a2d      	ldr	r2, [pc, #180]	@ (8000da8 <controller_variables_init+0xd0>)
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	4b2b      	ldr	r3, [pc, #172]	@ (8000da4 <controller_variables_init+0xcc>)
 8000cf8:	4a2c      	ldr	r2, [pc, #176]	@ (8000dac <controller_variables_init+0xd4>)
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	4b29      	ldr	r3, [pc, #164]	@ (8000da4 <controller_variables_init+0xcc>)
 8000cfe:	4a2c      	ldr	r2, [pc, #176]	@ (8000db0 <controller_variables_init+0xd8>)
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	4b28      	ldr	r3, [pc, #160]	@ (8000da4 <controller_variables_init+0xcc>)
 8000d04:	4a2b      	ldr	r2, [pc, #172]	@ (8000db4 <controller_variables_init+0xdc>)
 8000d06:	615a      	str	r2, [r3, #20]
	)
					{ .P = 37.7f, .I = 1000.0f, .LimMax = 12, .LimMin = 0, .T = 0.0000639f };
	loop_parameters_speed = (struct loop_parameters
 8000d08:	4b2b      	ldr	r3, [pc, #172]	@ (8000db8 <controller_variables_init+0xe0>)
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	6013      	str	r3, [r2, #0]
 8000d10:	6053      	str	r3, [r2, #4]
 8000d12:	6093      	str	r3, [r2, #8]
 8000d14:	60d3      	str	r3, [r2, #12]
 8000d16:	6113      	str	r3, [r2, #16]
 8000d18:	6153      	str	r3, [r2, #20]
 8000d1a:	4b27      	ldr	r3, [pc, #156]	@ (8000db8 <controller_variables_init+0xe0>)
 8000d1c:	4a27      	ldr	r2, [pc, #156]	@ (8000dbc <controller_variables_init+0xe4>)
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	4b25      	ldr	r3, [pc, #148]	@ (8000db8 <controller_variables_init+0xe0>)
 8000d22:	4a27      	ldr	r2, [pc, #156]	@ (8000dc0 <controller_variables_init+0xe8>)
 8000d24:	605a      	str	r2, [r3, #4]
 8000d26:	4b24      	ldr	r3, [pc, #144]	@ (8000db8 <controller_variables_init+0xe0>)
 8000d28:	4a26      	ldr	r2, [pc, #152]	@ (8000dc4 <controller_variables_init+0xec>)
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	4b22      	ldr	r3, [pc, #136]	@ (8000db8 <controller_variables_init+0xe0>)
 8000d2e:	4a26      	ldr	r2, [pc, #152]	@ (8000dc8 <controller_variables_init+0xf0>)
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	4b21      	ldr	r3, [pc, #132]	@ (8000db8 <controller_variables_init+0xe0>)
 8000d34:	4a25      	ldr	r2, [pc, #148]	@ (8000dcc <controller_variables_init+0xf4>)
 8000d36:	615a      	str	r2, [r3, #20]
	)
					{ .P = 0.23909f, .I = 50.265f, .LimMax = 1.8, .LimMin = -1.8, .T = 0.00031969f };
	loop_parameters_position = (struct loop_parameters
 8000d38:	4b25      	ldr	r3, [pc, #148]	@ (8000dd0 <controller_variables_init+0xf8>)
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	6013      	str	r3, [r2, #0]
 8000d40:	6053      	str	r3, [r2, #4]
 8000d42:	6093      	str	r3, [r2, #8]
 8000d44:	60d3      	str	r3, [r2, #12]
 8000d46:	6113      	str	r3, [r2, #16]
 8000d48:	6153      	str	r3, [r2, #20]
 8000d4a:	4b21      	ldr	r3, [pc, #132]	@ (8000dd0 <controller_variables_init+0xf8>)
 8000d4c:	4a21      	ldr	r2, [pc, #132]	@ (8000dd4 <controller_variables_init+0xfc>)
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd0 <controller_variables_init+0xf8>)
 8000d52:	4a21      	ldr	r2, [pc, #132]	@ (8000dd8 <controller_variables_init+0x100>)
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd0 <controller_variables_init+0xf8>)
 8000d58:	4a20      	ldr	r2, [pc, #128]	@ (8000ddc <controller_variables_init+0x104>)
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd0 <controller_variables_init+0xf8>)
 8000d5e:	4a20      	ldr	r2, [pc, #128]	@ (8000de0 <controller_variables_init+0x108>)
 8000d60:	60da      	str	r2, [r3, #12]
 8000d62:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd0 <controller_variables_init+0xf8>)
 8000d64:	4a1f      	ldr	r2, [pc, #124]	@ (8000de4 <controller_variables_init+0x10c>)
 8000d66:	615a      	str	r2, [r3, #20]
	)
					{ .P = 100.0f, .I = 0.1f, .LimMax = 3, .LimMin = -3, .T = 0.00063939f };

	spring_compensation_current = -0.6; // 0.6
 8000d68:	4b1f      	ldr	r3, [pc, #124]	@ (8000de8 <controller_variables_init+0x110>)
 8000d6a:	4a20      	ldr	r2, [pc, #128]	@ (8000dec <controller_variables_init+0x114>)
 8000d6c:	601a      	str	r2, [r3, #0]
	R = 6;
 8000d6e:	4b20      	ldr	r3, [pc, #128]	@ (8000df0 <controller_variables_init+0x118>)
 8000d70:	4a20      	ldr	r2, [pc, #128]	@ (8000df4 <controller_variables_init+0x11c>)
 8000d72:	601a      	str	r2, [r3, #0]
	L = 0.006f;
 8000d74:	4b20      	ldr	r3, [pc, #128]	@ (8000df8 <controller_variables_init+0x120>)
 8000d76:	4a21      	ldr	r2, [pc, #132]	@ (8000dfc <controller_variables_init+0x124>)
 8000d78:	601a      	str	r2, [r3, #0]

	spring_compensation_current = 0; //-0.45f
	R = 5.2;
	L = 0.0064f;
#endif
	motor_halt_min = false;
 8000d7a:	4b21      	ldr	r3, [pc, #132]	@ (8000e00 <controller_variables_init+0x128>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
	interrupt_counter = 0;
 8000d80:	4b20      	ldr	r3, [pc, #128]	@ (8000e04 <controller_variables_init+0x12c>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
	old_position = 0.0f;
 8000d86:	4b20      	ldr	r3, [pc, #128]	@ (8000e08 <controller_variables_init+0x130>)
 8000d88:	f04f 0200 	mov.w	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
	setpoint_position = 0.0f;
 8000d8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000e0c <controller_variables_init+0x134>)
 8000d90:	f04f 0200 	mov.w	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
}
 8000d96:	bf00      	nop
 8000d98:	374c      	adds	r7, #76	@ 0x4c
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	20000084 	.word	0x20000084
 8000da8:	4216cccd 	.word	0x4216cccd
 8000dac:	447a0000 	.word	0x447a0000
 8000db0:	41400000 	.word	0x41400000
 8000db4:	3886020d 	.word	0x3886020d
 8000db8:	2000009c 	.word	0x2000009c
 8000dbc:	3e74d402 	.word	0x3e74d402
 8000dc0:	42490f5c 	.word	0x42490f5c
 8000dc4:	3fe66666 	.word	0x3fe66666
 8000dc8:	bfe66666 	.word	0xbfe66666
 8000dcc:	39a79c11 	.word	0x39a79c11
 8000dd0:	200000b4 	.word	0x200000b4
 8000dd4:	42c80000 	.word	0x42c80000
 8000dd8:	3dcccccd 	.word	0x3dcccccd
 8000ddc:	40400000 	.word	0x40400000
 8000de0:	c0400000 	.word	0xc0400000
 8000de4:	3a279cbd 	.word	0x3a279cbd
 8000de8:	2000010c 	.word	0x2000010c
 8000dec:	bf19999a 	.word	0xbf19999a
 8000df0:	20000110 	.word	0x20000110
 8000df4:	40c00000 	.word	0x40c00000
 8000df8:	20000114 	.word	0x20000114
 8000dfc:	3bc49ba6 	.word	0x3bc49ba6
 8000e00:	200000d5 	.word	0x200000d5
 8000e04:	200000d8 	.word	0x200000d8
 8000e08:	200000e0 	.word	0x200000e0
 8000e0c:	200000e8 	.word	0x200000e8

08000e10 <motion_profile>:
 * @return calculated motor position
 *
 * @note This function was derived from this article: https://www.ctrlaltftc.com/advanced/motion-profiling
 */
float motion_profile(float max_acceleration, float max_velocity, float target_position, float position_at_call, float current_time, float time_at_call)
{
 8000e10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000e14:	b096      	sub	sp, #88	@ 0x58
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	ed87 0a07 	vstr	s0, [r7, #28]
 8000e1c:	edc7 0a06 	vstr	s1, [r7, #24]
 8000e20:	ed87 1a05 	vstr	s2, [r7, #20]
 8000e24:	edc7 1a04 	vstr	s3, [r7, #16]
 8000e28:	ed87 2a03 	vstr	s4, [r7, #12]
 8000e2c:	edc7 2a02 	vstr	s5, [r7, #8]
	float distance = target_position - position_at_call;
 8000e30:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e34:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e3c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
	/*
	 * Don't perform any calculations if the motor movement is 0.
	 * Otherwise the function returns NaN and everything breaks.
	 */

	if(distance == 0)
 8000e40:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000e44:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e4c:	d102      	bne.n	8000e54 <motion_profile+0x44>
		return position_at_call;
 8000e4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e52:	e211      	b.n	8001278 <motion_profile+0x468>

	float elapsed_time = (current_time - time_at_call)/1000.0;
 8000e54:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e58:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e60:	eddf 6abd 	vldr	s13, [pc, #756]	@ 8001158 <motion_profile+0x348>
 8000e64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e68:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

	float sign;
	// Gets the sign of the distance
	if (distance >= 0)
 8000e6c:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000e70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e78:	db03      	blt.n	8000e82 <motion_profile+0x72>
		sign = 1;
 8000e7a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000e7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8000e80:	e001      	b.n	8000e86 <motion_profile+0x76>
	else
		sign = -1;
 8000e82:	4bb6      	ldr	r3, [pc, #728]	@ (800115c <motion_profile+0x34c>)
 8000e84:	657b      	str	r3, [r7, #84]	@ 0x54
	 * in order not to fuck up the calculations.
	 *
	 * If the distance at call is negative, the function will
	 * return a negative value (see the "sign*" at the function returns).
	 */
	float distance_abs = sign * distance;
 8000e86:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8000e8a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e92:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

	// Calculate the time it takes to accelerate to max velocity
	float acceleration_dt = max_velocity / max_acceleration;
 8000e96:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e9a:	ed97 7a07 	vldr	s14, [r7, #28]
 8000e9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ea2:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

	// If we can't accelerate to max velocity in the given distance, we'll accelerate as much as possible
	float halfway_distance = distance_abs / 2;
 8000ea6:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000eaa:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000eae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000eb2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	float acceleration_distance = 0.5 * max_acceleration * pow(acceleration_dt, 2);
 8000eb6:	69f8      	ldr	r0, [r7, #28]
 8000eb8:	f7ff faea 	bl	8000490 <__aeabi_f2d>
 8000ebc:	f04f 0200 	mov.w	r2, #0
 8000ec0:	4ba7      	ldr	r3, [pc, #668]	@ (8001160 <motion_profile+0x350>)
 8000ec2:	f7ff fb3d 	bl	8000540 <__aeabi_dmul>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	460b      	mov	r3, r1
 8000eca:	4614      	mov	r4, r2
 8000ecc:	461d      	mov	r5, r3
 8000ece:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000ed0:	f7ff fade 	bl	8000490 <__aeabi_f2d>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	ed9f 1b9d 	vldr	d1, [pc, #628]	@ 8001150 <motion_profile+0x340>
 8000edc:	ec43 2b10 	vmov	d0, r2, r3
 8000ee0:	f007 f92e 	bl	8008140 <pow>
 8000ee4:	ec53 2b10 	vmov	r2, r3, d0
 8000ee8:	4620      	mov	r0, r4
 8000eea:	4629      	mov	r1, r5
 8000eec:	f7ff fb28 	bl	8000540 <__aeabi_dmul>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	4610      	mov	r0, r2
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	f7ff fdfa 	bl	8000af0 <__aeabi_d2f>
 8000efc:	4603      	mov	r3, r0
 8000efe:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (acceleration_distance > halfway_distance)
 8000f00:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000f04:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000f08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f10:	dd24      	ble.n	8000f5c <motion_profile+0x14c>
		acceleration_dt = sqrt(halfway_distance / (0.5 * max_acceleration));
 8000f12:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000f14:	f7ff fabc 	bl	8000490 <__aeabi_f2d>
 8000f18:	4604      	mov	r4, r0
 8000f1a:	460d      	mov	r5, r1
 8000f1c:	69f8      	ldr	r0, [r7, #28]
 8000f1e:	f7ff fab7 	bl	8000490 <__aeabi_f2d>
 8000f22:	f04f 0200 	mov.w	r2, #0
 8000f26:	4b8e      	ldr	r3, [pc, #568]	@ (8001160 <motion_profile+0x350>)
 8000f28:	f7ff fb0a 	bl	8000540 <__aeabi_dmul>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	460b      	mov	r3, r1
 8000f30:	4620      	mov	r0, r4
 8000f32:	4629      	mov	r1, r5
 8000f34:	f7ff fc2e 	bl	8000794 <__aeabi_ddiv>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	460b      	mov	r3, r1
 8000f3c:	ec43 2b17 	vmov	d7, r2, r3
 8000f40:	eeb0 0a47 	vmov.f32	s0, s14
 8000f44:	eef0 0a67 	vmov.f32	s1, s15
 8000f48:	f007 f96a 	bl	8008220 <sqrt>
 8000f4c:	ec53 2b10 	vmov	r2, r3, d0
 8000f50:	4610      	mov	r0, r2
 8000f52:	4619      	mov	r1, r3
 8000f54:	f7ff fdcc 	bl	8000af0 <__aeabi_d2f>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	653b      	str	r3, [r7, #80]	@ 0x50

	acceleration_distance = 0.5 * max_acceleration * pow(acceleration_dt, 2);
 8000f5c:	69f8      	ldr	r0, [r7, #28]
 8000f5e:	f7ff fa97 	bl	8000490 <__aeabi_f2d>
 8000f62:	f04f 0200 	mov.w	r2, #0
 8000f66:	4b7e      	ldr	r3, [pc, #504]	@ (8001160 <motion_profile+0x350>)
 8000f68:	f7ff faea 	bl	8000540 <__aeabi_dmul>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	460b      	mov	r3, r1
 8000f70:	4614      	mov	r4, r2
 8000f72:	461d      	mov	r5, r3
 8000f74:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000f76:	f7ff fa8b 	bl	8000490 <__aeabi_f2d>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	ed9f 1b74 	vldr	d1, [pc, #464]	@ 8001150 <motion_profile+0x340>
 8000f82:	ec43 2b10 	vmov	d0, r2, r3
 8000f86:	f007 f8db 	bl	8008140 <pow>
 8000f8a:	ec53 2b10 	vmov	r2, r3, d0
 8000f8e:	4620      	mov	r0, r4
 8000f90:	4629      	mov	r1, r5
 8000f92:	f7ff fad5 	bl	8000540 <__aeabi_dmul>
 8000f96:	4602      	mov	r2, r0
 8000f98:	460b      	mov	r3, r1
 8000f9a:	4610      	mov	r0, r2
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f7ff fda7 	bl	8000af0 <__aeabi_d2f>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c

	// recalculate max velocity based on the time we have to accelerate and decelerate
	max_velocity = max_acceleration * acceleration_dt;
 8000fa6:	ed97 7a07 	vldr	s14, [r7, #28]
 8000faa:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8000fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fb2:	edc7 7a06 	vstr	s15, [r7, #24]

	// we decelerate at the same rate as we accelerate
	float deceleration_dt = acceleration_dt;
 8000fb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000fb8:	63bb      	str	r3, [r7, #56]	@ 0x38

	// calculate the time that we're at max velocity
	float cruise_distance = distance_abs - 2 * acceleration_distance;
 8000fba:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000fbe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000fc2:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000fc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fca:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	float cruise_dt = cruise_distance / max_velocity;
 8000fce:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8000fd2:	ed97 7a06 	vldr	s14, [r7, #24]
 8000fd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fda:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float deceleration_time = acceleration_dt + cruise_dt;
 8000fde:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8000fe2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000fe6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fea:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// check if we're still in the motion profile
	float entire_dt = acceleration_dt + cruise_dt + deceleration_dt;
 8000fee:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8000ff2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000ff6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ffa:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001002:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	if (elapsed_time > entire_dt)
 8001006:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800100a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800100e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001016:	dd0a      	ble.n	800102e <motion_profile+0x21e>
		return position_at_call + sign * distance_abs;
 8001018:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800101c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001020:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001024:	edd7 7a04 	vldr	s15, [r7, #16]
 8001028:	ee77 7a27 	vadd.f32	s15, s14, s15
 800102c:	e124      	b.n	8001278 <motion_profile+0x468>

	// if we're accelerating
	if (elapsed_time < acceleration_dt)
 800102e:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001032:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001036:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800103a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800103e:	d53d      	bpl.n	80010bc <motion_profile+0x2ac>
	{
		// use the kinematic equation for acceleration
		return position_at_call + sign * 0.5 * max_acceleration * pow(elapsed_time, 2);
 8001040:	6938      	ldr	r0, [r7, #16]
 8001042:	f7ff fa25 	bl	8000490 <__aeabi_f2d>
 8001046:	4604      	mov	r4, r0
 8001048:	460d      	mov	r5, r1
 800104a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800104c:	f7ff fa20 	bl	8000490 <__aeabi_f2d>
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	4b42      	ldr	r3, [pc, #264]	@ (8001160 <motion_profile+0x350>)
 8001056:	f7ff fa73 	bl	8000540 <__aeabi_dmul>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4690      	mov	r8, r2
 8001060:	4699      	mov	r9, r3
 8001062:	69f8      	ldr	r0, [r7, #28]
 8001064:	f7ff fa14 	bl	8000490 <__aeabi_f2d>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	4640      	mov	r0, r8
 800106e:	4649      	mov	r1, r9
 8001070:	f7ff fa66 	bl	8000540 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4690      	mov	r8, r2
 800107a:	4699      	mov	r9, r3
 800107c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800107e:	f7ff fa07 	bl	8000490 <__aeabi_f2d>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	ed9f 1b32 	vldr	d1, [pc, #200]	@ 8001150 <motion_profile+0x340>
 800108a:	ec43 2b10 	vmov	d0, r2, r3
 800108e:	f007 f857 	bl	8008140 <pow>
 8001092:	ec53 2b10 	vmov	r2, r3, d0
 8001096:	4640      	mov	r0, r8
 8001098:	4649      	mov	r1, r9
 800109a:	f7ff fa51 	bl	8000540 <__aeabi_dmul>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	4620      	mov	r0, r4
 80010a4:	4629      	mov	r1, r5
 80010a6:	f7ff f895 	bl	80001d4 <__adddf3>
 80010aa:	4602      	mov	r2, r0
 80010ac:	460b      	mov	r3, r1
 80010ae:	4610      	mov	r0, r2
 80010b0:	4619      	mov	r1, r3
 80010b2:	f7ff fd1d 	bl	8000af0 <__aeabi_d2f>
 80010b6:	ee07 0a90 	vmov	s15, r0
 80010ba:	e0dd      	b.n	8001278 <motion_profile+0x468>
	}

	// if we're cruising
	else if (elapsed_time < deceleration_time)
 80010bc:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80010c0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010cc:	d54a      	bpl.n	8001164 <motion_profile+0x354>
	{
		acceleration_distance = 0.5 * max_acceleration * pow(acceleration_dt, 2);
 80010ce:	69f8      	ldr	r0, [r7, #28]
 80010d0:	f7ff f9de 	bl	8000490 <__aeabi_f2d>
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	4b21      	ldr	r3, [pc, #132]	@ (8001160 <motion_profile+0x350>)
 80010da:	f7ff fa31 	bl	8000540 <__aeabi_dmul>
 80010de:	4602      	mov	r2, r0
 80010e0:	460b      	mov	r3, r1
 80010e2:	4614      	mov	r4, r2
 80010e4:	461d      	mov	r5, r3
 80010e6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80010e8:	f7ff f9d2 	bl	8000490 <__aeabi_f2d>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	ed9f 1b17 	vldr	d1, [pc, #92]	@ 8001150 <motion_profile+0x340>
 80010f4:	ec43 2b10 	vmov	d0, r2, r3
 80010f8:	f007 f822 	bl	8008140 <pow>
 80010fc:	ec53 2b10 	vmov	r2, r3, d0
 8001100:	4620      	mov	r0, r4
 8001102:	4629      	mov	r1, r5
 8001104:	f7ff fa1c 	bl	8000540 <__aeabi_dmul>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	4610      	mov	r0, r2
 800110e:	4619      	mov	r1, r3
 8001110:	f7ff fcee 	bl	8000af0 <__aeabi_d2f>
 8001114:	4603      	mov	r3, r0
 8001116:	63fb      	str	r3, [r7, #60]	@ 0x3c
		float cruise_current_dt = elapsed_time - acceleration_dt;
 8001118:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800111c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001120:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001124:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

		// use the kinematic equation for constant velocity
		return position_at_call + sign * (acceleration_distance + max_velocity * cruise_current_dt);
 8001128:	ed97 7a06 	vldr	s14, [r7, #24]
 800112c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001130:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001134:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001138:	ee37 7a27 	vadd.f32	s14, s14, s15
 800113c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001140:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001144:	edd7 7a04 	vldr	s15, [r7, #16]
 8001148:	ee77 7a27 	vadd.f32	s15, s14, s15
 800114c:	e094      	b.n	8001278 <motion_profile+0x468>
 800114e:	bf00      	nop
 8001150:	00000000 	.word	0x00000000
 8001154:	40000000 	.word	0x40000000
 8001158:	447a0000 	.word	0x447a0000
 800115c:	bf800000 	.word	0xbf800000
 8001160:	3fe00000 	.word	0x3fe00000
	}

	// if we're decelerating
	else
	{
		acceleration_distance = 0.5 * max_acceleration * pow(acceleration_dt, 2);
 8001164:	69f8      	ldr	r0, [r7, #28]
 8001166:	f7ff f993 	bl	8000490 <__aeabi_f2d>
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	4b48      	ldr	r3, [pc, #288]	@ (8001290 <motion_profile+0x480>)
 8001170:	f7ff f9e6 	bl	8000540 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4614      	mov	r4, r2
 800117a:	461d      	mov	r5, r3
 800117c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800117e:	f7ff f987 	bl	8000490 <__aeabi_f2d>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	ed9f 1b40 	vldr	d1, [pc, #256]	@ 8001288 <motion_profile+0x478>
 800118a:	ec43 2b10 	vmov	d0, r2, r3
 800118e:	f006 ffd7 	bl	8008140 <pow>
 8001192:	ec53 2b10 	vmov	r2, r3, d0
 8001196:	4620      	mov	r0, r4
 8001198:	4629      	mov	r1, r5
 800119a:	f7ff f9d1 	bl	8000540 <__aeabi_dmul>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	f7ff fca3 	bl	8000af0 <__aeabi_d2f>
 80011aa:	4603      	mov	r3, r0
 80011ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
		cruise_distance = max_velocity * cruise_dt;
 80011ae:	ed97 7a06 	vldr	s14, [r7, #24]
 80011b2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80011b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ba:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		deceleration_time = elapsed_time - deceleration_time;
 80011be:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80011c2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80011c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011ca:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// use the kinematic equations to calculate the instantaneous desired position
		return position_at_call + sign
 80011ce:	6938      	ldr	r0, [r7, #16]
 80011d0:	f7ff f95e 	bl	8000490 <__aeabi_f2d>
 80011d4:	4604      	mov	r4, r0
 80011d6:	460d      	mov	r5, r1
				* (acceleration_distance + cruise_distance + max_velocity * deceleration_time
 80011d8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80011da:	f7ff f959 	bl	8000490 <__aeabi_f2d>
 80011de:	4680      	mov	r8, r0
 80011e0:	4689      	mov	r9, r1
 80011e2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80011e6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80011ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011ee:	edd7 6a06 	vldr	s13, [r7, #24]
 80011f2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80011f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011fe:	ee17 0a90 	vmov	r0, s15
 8001202:	f7ff f945 	bl	8000490 <__aeabi_f2d>
 8001206:	4682      	mov	sl, r0
 8001208:	468b      	mov	fp, r1
						- 0.5 * max_acceleration * pow(deceleration_time, 2));
 800120a:	69f8      	ldr	r0, [r7, #28]
 800120c:	f7ff f940 	bl	8000490 <__aeabi_f2d>
 8001210:	f04f 0200 	mov.w	r2, #0
 8001214:	4b1e      	ldr	r3, [pc, #120]	@ (8001290 <motion_profile+0x480>)
 8001216:	f7ff f993 	bl	8000540 <__aeabi_dmul>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	e9c7 2300 	strd	r2, r3, [r7]
 8001222:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001224:	f7ff f934 	bl	8000490 <__aeabi_f2d>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	ed9f 1b16 	vldr	d1, [pc, #88]	@ 8001288 <motion_profile+0x478>
 8001230:	ec43 2b10 	vmov	d0, r2, r3
 8001234:	f006 ff84 	bl	8008140 <pow>
 8001238:	ec53 2b10 	vmov	r2, r3, d0
 800123c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001240:	f7ff f97e 	bl	8000540 <__aeabi_dmul>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4650      	mov	r0, sl
 800124a:	4659      	mov	r1, fp
 800124c:	f7fe ffc0 	bl	80001d0 <__aeabi_dsub>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
				* (acceleration_distance + cruise_distance + max_velocity * deceleration_time
 8001254:	4640      	mov	r0, r8
 8001256:	4649      	mov	r1, r9
 8001258:	f7ff f972 	bl	8000540 <__aeabi_dmul>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
		return position_at_call + sign
 8001260:	4620      	mov	r0, r4
 8001262:	4629      	mov	r1, r5
 8001264:	f7fe ffb6 	bl	80001d4 <__adddf3>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4610      	mov	r0, r2
 800126e:	4619      	mov	r1, r3
 8001270:	f7ff fc3e 	bl	8000af0 <__aeabi_d2f>
 8001274:	ee07 0a90 	vmov	s15, r0
	}
}
 8001278:	eeb0 0a67 	vmov.f32	s0, s15
 800127c:	3758      	adds	r7, #88	@ 0x58
 800127e:	46bd      	mov	sp, r7
 8001280:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001284:	f3af 8000 	nop.w
 8001288:	00000000 	.word	0x00000000
 800128c:	40000000 	.word	0x40000000
 8001290:	3fe00000 	.word	0x3fe00000

08001294 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001298:	f001 f9c2 	bl	8002620 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800129c:	f000 f8a0 	bl	80013e0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80012a0:	f000 faa2 	bl	80017e8 <MX_GPIO_Init>
	MX_ADC1_Init();
 80012a4:	f000 f8f8 	bl	8001498 <MX_ADC1_Init>
	MX_TIM1_Init();
 80012a8:	f000 f994 	bl	80015d4 <MX_TIM1_Init>
	MX_TIM2_Init();
 80012ac:	f000 fa48 	bl	8001740 <MX_TIM2_Init>
	MX_I2C1_Init();
 80012b0:	f000 f950 	bl	8001554 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	// Starts the motor encoders
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1);
 80012b4:	2100      	movs	r1, #0
 80012b6:	483a      	ldr	r0, [pc, #232]	@ (80013a0 <main+0x10c>)
 80012b8:	f006 f8ba 	bl	8007430 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2);
 80012bc:	2104      	movs	r1, #4
 80012be:	4838      	ldr	r0, [pc, #224]	@ (80013a0 <main+0x10c>)
 80012c0:	f006 f8b6 	bl	8007430 <HAL_TIM_Encoder_Start>
	// Starts the timers for PWM generation
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012c4:	2100      	movs	r1, #0
 80012c6:	4837      	ldr	r0, [pc, #220]	@ (80013a4 <main+0x110>)
 80012c8:	f005 ff26 	bl	8007118 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80012cc:	2104      	movs	r1, #4
 80012ce:	4835      	ldr	r0, [pc, #212]	@ (80013a4 <main+0x110>)
 80012d0:	f005 ff22 	bl	8007118 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80012d4:	2108      	movs	r1, #8
 80012d6:	4833      	ldr	r0, [pc, #204]	@ (80013a4 <main+0x110>)
 80012d8:	f005 ff1e 	bl	8007118 <HAL_TIM_PWM_Start>

	// Global variables initialization
	serial_communication_variable_init();
 80012dc:	f000 ff58 	bl	8002190 <serial_communication_variable_init>
	controller_variables_init();
 80012e0:	f7ff fcfa 	bl	8000cd8 <controller_variables_init>

	// Allows for the motor controller to properly initialize at startup
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80012e4:	4b2f      	ldr	r3, [pc, #188]	@ (80013a4 <main+0x110>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2200      	movs	r2, #0
 80012ea:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80012ec:	4b2d      	ldr	r3, [pc, #180]	@ (80013a4 <main+0x110>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2200      	movs	r2, #0
 80012f2:	639a      	str	r2, [r3, #56]	@ 0x38
	// See p. 10 of the MAX22201.pdf datasheet. We need to give time to the motor driver to properly startup
	HAL_Delay(1);
 80012f4:	2001      	movs	r0, #1
 80012f6:	f001 f9f9 	bl	80026ec <HAL_Delay>

	// Check if the motor has already engaged a limit switch
	if (HAL_GPIO_ReadPin(LIMB_GPIO_Port, LIMB_Pin)) {
 80012fa:	2140      	movs	r1, #64	@ 0x40
 80012fc:	482a      	ldr	r0, [pc, #168]	@ (80013a8 <main+0x114>)
 80012fe:	f002 fcdf 	bl	8003cc0 <HAL_GPIO_ReadPin>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d002      	beq.n	800130e <main+0x7a>
		motor_halt_max = 1;
 8001308:	4b28      	ldr	r3, [pc, #160]	@ (80013ac <main+0x118>)
 800130a:	2201      	movs	r2, #1
 800130c:	701a      	strb	r2, [r3, #0]
	}
	if (HAL_GPIO_ReadPin(LIMA_GPIO_Port, LIMA_Pin)) {
 800130e:	2120      	movs	r1, #32
 8001310:	4825      	ldr	r0, [pc, #148]	@ (80013a8 <main+0x114>)
 8001312:	f002 fcd5 	bl	8003cc0 <HAL_GPIO_ReadPin>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d002      	beq.n	8001322 <main+0x8e>
		motor_halt_min = 1;
 800131c:	4b24      	ldr	r3, [pc, #144]	@ (80013b0 <main+0x11c>)
 800131e:	2201      	movs	r2, #1
 8001320:	701a      	strb	r2, [r3, #0]
	}

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001322:	2100      	movs	r1, #0
 8001324:	4823      	ldr	r0, [pc, #140]	@ (80013b4 <main+0x120>)
 8001326:	f001 fde7 	bl	8002ef8 <HAL_ADCEx_Calibration_Start>

	// WATCH OUT: this must be ALWAYS put AFTER the motor controller initialization delay!!!
	HAL_ADC_Start_IT(&hadc1);
 800132a:	4822      	ldr	r0, [pc, #136]	@ (80013b4 <main+0x120>)
 800132c:	f001 fb9c 	bl	8002a68 <HAL_ADC_Start_IT>

	// Properly initializes the motion_profile function parameters
	target_position = 0;
 8001330:	4b21      	ldr	r3, [pc, #132]	@ (80013b8 <main+0x124>)
 8001332:	f04f 0200 	mov.w	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
	position_at_call = measured_position;
 8001338:	4b20      	ldr	r3, [pc, #128]	@ (80013bc <main+0x128>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a20      	ldr	r2, [pc, #128]	@ (80013c0 <main+0x12c>)
 800133e:	6013      	str	r3, [r2, #0]
	time_at_call = HAL_GetTick();
 8001340:	f001 f9c8 	bl	80026d4 <HAL_GetTick>
 8001344:	4603      	mov	r3, r0
 8001346:	4a1f      	ldr	r2, [pc, #124]	@ (80013c4 <main+0x130>)
 8001348:	6013      	str	r3, [r2, #0]

	// All initializations are okay. Turn on the ALIVE status LED
	HAL_GPIO_WritePin(ALIVE_LED_GPIO_Port, ALIVE_LED_Pin, GPIO_PIN_SET);
 800134a:	2201      	movs	r2, #1
 800134c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001350:	481d      	ldr	r0, [pc, #116]	@ (80013c8 <main+0x134>)
 8001352:	f002 fccd 	bl	8003cf0 <HAL_GPIO_WritePin>

	HAL_I2C_EnableListen_IT(&hi2c1);
 8001356:	481d      	ldr	r0, [pc, #116]	@ (80013cc <main+0x138>)
 8001358:	f002 ff14 	bl	8004184 <HAL_I2C_EnableListen_IT>
		 *
		 * The motor start moving when we command a new velocity in the opposite
		 * direction wrt the location of the limit switch.
		 */
		// POBLEM: switch bounces when disengaged
		if (motor_halt_max == 1 && is_switch_pressed_debounced(LIMB_GPIO_Port, LIMB_Pin, &last_state_B, &last_time_B)) {
 800135c:	4b13      	ldr	r3, [pc, #76]	@ (80013ac <main+0x118>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d00b      	beq.n	800137c <main+0xe8>
 8001364:	4b1a      	ldr	r3, [pc, #104]	@ (80013d0 <main+0x13c>)
 8001366:	4a1b      	ldr	r2, [pc, #108]	@ (80013d4 <main+0x140>)
 8001368:	2140      	movs	r1, #64	@ 0x40
 800136a:	480f      	ldr	r0, [pc, #60]	@ (80013a8 <main+0x114>)
 800136c:	f000 fed4 	bl	8002118 <is_switch_pressed_debounced>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d002      	beq.n	800137c <main+0xe8>
			motor_halt_max = 0;
 8001376:	4b0d      	ldr	r3, [pc, #52]	@ (80013ac <main+0x118>)
 8001378:	2200      	movs	r2, #0
 800137a:	701a      	strb	r2, [r3, #0]
		}
		if (motor_halt_min == 1 && is_switch_pressed_debounced(LIMA_GPIO_Port, LIMA_Pin, &last_state_A, &last_time_A)) {
 800137c:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <main+0x11c>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d0eb      	beq.n	800135c <main+0xc8>
 8001384:	4b14      	ldr	r3, [pc, #80]	@ (80013d8 <main+0x144>)
 8001386:	4a15      	ldr	r2, [pc, #84]	@ (80013dc <main+0x148>)
 8001388:	2120      	movs	r1, #32
 800138a:	4807      	ldr	r0, [pc, #28]	@ (80013a8 <main+0x114>)
 800138c:	f000 fec4 	bl	8002118 <is_switch_pressed_debounced>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0e2      	beq.n	800135c <main+0xc8>
			motor_halt_min = 0;
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <main+0x11c>)
 8001398:	2200      	movs	r2, #0
 800139a:	701a      	strb	r2, [r3, #0]
		if (motor_halt_max == 1 && is_switch_pressed_debounced(LIMB_GPIO_Port, LIMB_Pin, &last_state_B, &last_time_B)) {
 800139c:	e7de      	b.n	800135c <main+0xc8>
 800139e:	bf00      	nop
 80013a0:	20000208 	.word	0x20000208
 80013a4:	200001bc 	.word	0x200001bc
 80013a8:	48000400 	.word	0x48000400
 80013ac:	200000d4 	.word	0x200000d4
 80013b0:	200000d5 	.word	0x200000d5
 80013b4:	20000118 	.word	0x20000118
 80013b8:	200000e4 	.word	0x200000e4
 80013bc:	200000dc 	.word	0x200000dc
 80013c0:	20000108 	.word	0x20000108
 80013c4:	20000104 	.word	0x20000104
 80013c8:	48000800 	.word	0x48000800
 80013cc:	20000168 	.word	0x20000168
 80013d0:	20000284 	.word	0x20000284
 80013d4:	20000289 	.word	0x20000289
 80013d8:	20000280 	.word	0x20000280
 80013dc:	20000288 	.word	0x20000288

080013e0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b09c      	sub	sp, #112	@ 0x70
 80013e4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80013ea:	2228      	movs	r2, #40	@ 0x28
 80013ec:	2100      	movs	r1, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f007 ffae 	bl	8009350 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001404:	463b      	mov	r3, r7
 8001406:	2234      	movs	r2, #52	@ 0x34
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f007 ffa0 	bl	8009350 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001410:	2302      	movs	r3, #2
 8001412:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001414:	2301      	movs	r3, #1
 8001416:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001418:	2310      	movs	r3, #16
 800141a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800141c:	2302      	movs	r3, #2
 800141e:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001420:	2300      	movs	r3, #0
 8001422:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8001424:	f44f 13c0 	mov.w	r3, #1572864	@ 0x180000
 8001428:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800142a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800142e:	4618      	mov	r0, r3
 8001430:	f004 fa5a 	bl	80058e8 <HAL_RCC_OscConfig>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <SystemClock_Config+0x5e>
	{
		Error_Handler();
 800143a:	f000 fe9b 	bl	8002174 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800143e:	230f      	movs	r3, #15
 8001440:	637b      	str	r3, [r7, #52]	@ 0x34
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001442:	2302      	movs	r3, #2
 8001444:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001446:	2300      	movs	r3, #0
 8001448:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800144a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800144e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001450:	2300      	movs	r3, #0
 8001452:	647b      	str	r3, [r7, #68]	@ 0x44

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001454:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001458:	2101      	movs	r1, #1
 800145a:	4618      	mov	r0, r3
 800145c:	f005 fa52 	bl	8006904 <HAL_RCC_ClockConfig>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8001466:	f000 fe85 	bl	8002174 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
 800146a:	f44f 5385 	mov.w	r3, #4256	@ 0x10a0
 800146e:	603b      	str	r3, [r7, #0]
			|RCC_PERIPHCLK_ADC1;
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001470:	2300      	movs	r3, #0
 8001472:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001474:	2300      	movs	r3, #0
 8001476:	623b      	str	r3, [r7, #32]
	PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8001478:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800147c:	61bb      	str	r3, [r7, #24]

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800147e:	463b      	mov	r3, r7
 8001480:	4618      	mov	r0, r3
 8001482:	f005 fc01 	bl	8006c88 <HAL_RCCEx_PeriphCLKConfig>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <SystemClock_Config+0xb0>
	{
		Error_Handler();
 800148c:	f000 fe72 	bl	8002174 <Error_Handler>
	}
}
 8001490:	bf00      	nop
 8001492:	3770      	adds	r7, #112	@ 0x70
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 800149e:	463b      	mov	r3, r7
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
 80014ac:	615a      	str	r2, [r3, #20]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 80014ae:	4b28      	ldr	r3, [pc, #160]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014b0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80014b4:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014b6:	4b26      	ldr	r3, [pc, #152]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014bc:	4b24      	ldr	r3, [pc, #144]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014c2:	4b23      	ldr	r3, [pc, #140]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80014c8:	4b21      	ldr	r3, [pc, #132]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	765a      	strb	r2, [r3, #25]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014ce:	4b20      	ldr	r3, [pc, #128]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80014d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014dc:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80014de:	4b1c      	ldr	r3, [pc, #112]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014e0:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80014e4:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80014ec:	4b18      	ldr	r3, [pc, #96]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80014f2:	4b17      	ldr	r3, [pc, #92]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014fa:	4b15      	ldr	r3, [pc, #84]	@ (8001550 <MX_ADC1_Init+0xb8>)
 80014fc:	2204      	movs	r2, #4
 80014fe:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001500:	4b13      	ldr	r3, [pc, #76]	@ (8001550 <MX_ADC1_Init+0xb8>)
 8001502:	2200      	movs	r2, #0
 8001504:	761a      	strb	r2, [r3, #24]
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001506:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <MX_ADC1_Init+0xb8>)
 8001508:	2200      	movs	r2, #0
 800150a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800150c:	4810      	ldr	r0, [pc, #64]	@ (8001550 <MX_ADC1_Init+0xb8>)
 800150e:	f001 f925 	bl	800275c <HAL_ADC_Init>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_ADC1_Init+0x84>
	{
		Error_Handler();
 8001518:	f000 fe2c 	bl	8002174 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 800151c:	2305      	movs	r3, #5
 800151e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001520:	2301      	movs	r3, #1
 8001522:	607b      	str	r3, [r7, #4]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001528:	2300      	movs	r3, #0
 800152a:	60bb      	str	r3, [r7, #8]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800152c:	2300      	movs	r3, #0
 800152e:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001534:	463b      	mov	r3, r7
 8001536:	4619      	mov	r1, r3
 8001538:	4805      	ldr	r0, [pc, #20]	@ (8001550 <MX_ADC1_Init+0xb8>)
 800153a:	f001 fd77 	bl	800302c <HAL_ADC_ConfigChannel>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_ADC1_Init+0xb0>
	{
		Error_Handler();
 8001544:	f000 fe16 	bl	8002174 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001548:	bf00      	nop
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000118 	.word	0x20000118

08001554 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001558:	4b1b      	ldr	r3, [pc, #108]	@ (80015c8 <MX_I2C1_Init+0x74>)
 800155a:	4a1c      	ldr	r2, [pc, #112]	@ (80015cc <MX_I2C1_Init+0x78>)
 800155c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x2000090E;
 800155e:	4b1a      	ldr	r3, [pc, #104]	@ (80015c8 <MX_I2C1_Init+0x74>)
 8001560:	4a1b      	ldr	r2, [pc, #108]	@ (80015d0 <MX_I2C1_Init+0x7c>)
 8001562:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = SLAVE_ADDRESS;
 8001564:	4b18      	ldr	r3, [pc, #96]	@ (80015c8 <MX_I2C1_Init+0x74>)
 8001566:	222c      	movs	r2, #44	@ 0x2c
 8001568:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800156a:	4b17      	ldr	r3, [pc, #92]	@ (80015c8 <MX_I2C1_Init+0x74>)
 800156c:	2201      	movs	r2, #1
 800156e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001570:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <MX_I2C1_Init+0x74>)
 8001572:	2200      	movs	r2, #0
 8001574:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001576:	4b14      	ldr	r3, [pc, #80]	@ (80015c8 <MX_I2C1_Init+0x74>)
 8001578:	2200      	movs	r2, #0
 800157a:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800157c:	4b12      	ldr	r3, [pc, #72]	@ (80015c8 <MX_I2C1_Init+0x74>)
 800157e:	2200      	movs	r2, #0
 8001580:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001582:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <MX_I2C1_Init+0x74>)
 8001584:	2200      	movs	r2, #0
 8001586:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001588:	4b0f      	ldr	r3, [pc, #60]	@ (80015c8 <MX_I2C1_Init+0x74>)
 800158a:	2200      	movs	r2, #0
 800158c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800158e:	480e      	ldr	r0, [pc, #56]	@ (80015c8 <MX_I2C1_Init+0x74>)
 8001590:	f002 fbf8 	bl	8003d84 <HAL_I2C_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 800159a:	f000 fdeb 	bl	8002174 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800159e:	2100      	movs	r1, #0
 80015a0:	4809      	ldr	r0, [pc, #36]	@ (80015c8 <MX_I2C1_Init+0x74>)
 80015a2:	f004 f909 	bl	80057b8 <HAL_I2CEx_ConfigAnalogFilter>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 80015ac:	f000 fde2 	bl	8002174 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015b0:	2100      	movs	r1, #0
 80015b2:	4805      	ldr	r0, [pc, #20]	@ (80015c8 <MX_I2C1_Init+0x74>)
 80015b4:	f004 f94b 	bl	800584e <HAL_I2CEx_ConfigDigitalFilter>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 80015be:	f000 fdd9 	bl	8002174 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000168 	.word	0x20000168
 80015cc:	40005400 	.word	0x40005400
 80015d0:	2000090e 	.word	0x2000090e

080015d4 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b096      	sub	sp, #88	@ 0x58
 80015d8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015da:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80015e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
 80015f4:	611a      	str	r2, [r3, #16]
 80015f6:	615a      	str	r2, [r3, #20]
 80015f8:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	222c      	movs	r2, #44	@ 0x2c
 80015fe:	2100      	movs	r1, #0
 8001600:	4618      	mov	r0, r3
 8001602:	f007 fea5 	bl	8009350 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001606:	4b4c      	ldr	r3, [pc, #304]	@ (8001738 <MX_TIM1_Init+0x164>)
 8001608:	4a4c      	ldr	r2, [pc, #304]	@ (800173c <MX_TIM1_Init+0x168>)
 800160a:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 800160c:	4b4a      	ldr	r3, [pc, #296]	@ (8001738 <MX_TIM1_Init+0x164>)
 800160e:	2200      	movs	r2, #0
 8001610:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001612:	4b49      	ldr	r3, [pc, #292]	@ (8001738 <MX_TIM1_Init+0x164>)
 8001614:	2220      	movs	r2, #32
 8001616:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1023;
 8001618:	4b47      	ldr	r3, [pc, #284]	@ (8001738 <MX_TIM1_Init+0x164>)
 800161a:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800161e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001620:	4b45      	ldr	r3, [pc, #276]	@ (8001738 <MX_TIM1_Init+0x164>)
 8001622:	2200      	movs	r2, #0
 8001624:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001626:	4b44      	ldr	r3, [pc, #272]	@ (8001738 <MX_TIM1_Init+0x164>)
 8001628:	2200      	movs	r2, #0
 800162a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800162c:	4b42      	ldr	r3, [pc, #264]	@ (8001738 <MX_TIM1_Init+0x164>)
 800162e:	2280      	movs	r2, #128	@ 0x80
 8001630:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001632:	4841      	ldr	r0, [pc, #260]	@ (8001738 <MX_TIM1_Init+0x164>)
 8001634:	f005 fd19 	bl	800706a <HAL_TIM_PWM_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM1_Init+0x6e>
	{
		Error_Handler();
 800163e:	f000 fd99 	bl	8002174 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001642:	483d      	ldr	r0, [pc, #244]	@ (8001738 <MX_TIM1_Init+0x164>)
 8001644:	f005 fcb0 	bl	8006fa8 <HAL_TIM_OC_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM1_Init+0x7e>
	{
		Error_Handler();
 800164e:	f000 fd91 	bl	8002174 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 8001652:	2360      	movs	r3, #96	@ 0x60
 8001654:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001656:	2300      	movs	r3, #0
 8001658:	653b      	str	r3, [r7, #80]	@ 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165a:	2300      	movs	r3, #0
 800165c:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800165e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001662:	4619      	mov	r1, r3
 8001664:	4834      	ldr	r0, [pc, #208]	@ (8001738 <MX_TIM1_Init+0x164>)
 8001666:	f006 fc45 	bl	8007ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM1_Init+0xa0>
	{
		Error_Handler();
 8001670:	f000 fd80 	bl	8002174 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001674:	2360      	movs	r3, #96	@ 0x60
 8001676:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.Pulse = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800167c:	2302      	movs	r3, #2
 800167e:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001680:	2300      	movs	r3, #0
 8001682:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001684:	2300      	movs	r3, #0
 8001686:	643b      	str	r3, [r7, #64]	@ 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001688:	2300      	movs	r3, #0
 800168a:	647b      	str	r3, [r7, #68]	@ 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800168c:	2300      	movs	r3, #0
 800168e:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001690:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001694:	2200      	movs	r2, #0
 8001696:	4619      	mov	r1, r3
 8001698:	4827      	ldr	r0, [pc, #156]	@ (8001738 <MX_TIM1_Init+0x164>)
 800169a:	f005 ffd1 	bl	8007640 <HAL_TIM_PWM_ConfigChannel>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_TIM1_Init+0xd4>
	{
		Error_Handler();
 80016a4:	f000 fd66 	bl	8002174 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80016ac:	2204      	movs	r2, #4
 80016ae:	4619      	mov	r1, r3
 80016b0:	4821      	ldr	r0, [pc, #132]	@ (8001738 <MX_TIM1_Init+0x164>)
 80016b2:	f005 ffc5 	bl	8007640 <HAL_TIM_PWM_ConfigChannel>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_TIM1_Init+0xec>
	{
		Error_Handler();
 80016bc:	f000 fd5a 	bl	8002174 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80016c0:	2330      	movs	r3, #48	@ 0x30
 80016c2:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.Pulse = 2;
 80016c4:	2302      	movs	r3, #2
 80016c6:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016c8:	2300      	movs	r3, #0
 80016ca:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80016d0:	2208      	movs	r2, #8
 80016d2:	4619      	mov	r1, r3
 80016d4:	4818      	ldr	r0, [pc, #96]	@ (8001738 <MX_TIM1_Init+0x164>)
 80016d6:	f005 ff39 	bl	800754c <HAL_TIM_OC_ConfigChannel>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM1_Init+0x110>
	{
		Error_Handler();
 80016e0:	f000 fd48 	bl	8002174 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016e4:	2300      	movs	r3, #0
 80016e6:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016ec:	2300      	movs	r3, #0
 80016ee:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016fc:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001706:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800170a:	627b      	str	r3, [r7, #36]	@ 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 800170c:	2300      	movs	r3, #0
 800170e:	62bb      	str	r3, [r7, #40]	@ 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001710:	2300      	movs	r3, #0
 8001712:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	4619      	mov	r1, r3
 8001718:	4807      	ldr	r0, [pc, #28]	@ (8001738 <MX_TIM1_Init+0x164>)
 800171a:	f006 fc51 	bl	8007fc0 <HAL_TIMEx_ConfigBreakDeadTime>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_TIM1_Init+0x154>
	{
		Error_Handler();
 8001724:	f000 fd26 	bl	8002174 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001728:	4803      	ldr	r0, [pc, #12]	@ (8001738 <MX_TIM1_Init+0x164>)
 800172a:	f000 fead 	bl	8002488 <HAL_TIM_MspPostInit>

}
 800172e:	bf00      	nop
 8001730:	3758      	adds	r7, #88	@ 0x58
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200001bc 	.word	0x200001bc
 800173c:	40012c00 	.word	0x40012c00

08001740 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08c      	sub	sp, #48	@ 0x30
 8001744:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = {0};
 8001746:	f107 030c 	add.w	r3, r7, #12
 800174a:	2224      	movs	r2, #36	@ 0x24
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f007 fdfe 	bl	8009350 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001754:	463b      	mov	r3, r7
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800175e:	4b21      	ldr	r3, [pc, #132]	@ (80017e4 <MX_TIM2_Init+0xa4>)
 8001760:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001764:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001766:	4b1f      	ldr	r3, [pc, #124]	@ (80017e4 <MX_TIM2_Init+0xa4>)
 8001768:	2200      	movs	r2, #0
 800176a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176c:	4b1d      	ldr	r3, [pc, #116]	@ (80017e4 <MX_TIM2_Init+0xa4>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8001772:	4b1c      	ldr	r3, [pc, #112]	@ (80017e4 <MX_TIM2_Init+0xa4>)
 8001774:	f04f 32ff 	mov.w	r2, #4294967295
 8001778:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177a:	4b1a      	ldr	r3, [pc, #104]	@ (80017e4 <MX_TIM2_Init+0xa4>)
 800177c:	2200      	movs	r2, #0
 800177e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001780:	4b18      	ldr	r3, [pc, #96]	@ (80017e4 <MX_TIM2_Init+0xa4>)
 8001782:	2200      	movs	r2, #0
 8001784:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001786:	2303      	movs	r3, #3
 8001788:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800178e:	2301      	movs	r3, #1
 8001790:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001792:	2300      	movs	r3, #0
 8001794:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800179a:	2300      	movs	r3, #0
 800179c:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800179e:	2301      	movs	r3, #1
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017a2:	2300      	movs	r3, #0
 80017a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 80017a6:	2300      	movs	r3, #0
 80017a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80017aa:	f107 030c 	add.w	r3, r7, #12
 80017ae:	4619      	mov	r1, r3
 80017b0:	480c      	ldr	r0, [pc, #48]	@ (80017e4 <MX_TIM2_Init+0xa4>)
 80017b2:	f005 fd97 	bl	80072e4 <HAL_TIM_Encoder_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_TIM2_Init+0x80>
	{
		Error_Handler();
 80017bc:	f000 fcda 	bl	8002174 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c0:	2300      	movs	r3, #0
 80017c2:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017c8:	463b      	mov	r3, r7
 80017ca:	4619      	mov	r1, r3
 80017cc:	4805      	ldr	r0, [pc, #20]	@ (80017e4 <MX_TIM2_Init+0xa4>)
 80017ce:	f006 fb91 	bl	8007ef4 <HAL_TIMEx_MasterConfigSynchronization>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM2_Init+0x9c>
	{
		Error_Handler();
 80017d8:	f000 fccc 	bl	8002174 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80017dc:	bf00      	nop
 80017de:	3730      	adds	r7, #48	@ 0x30
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000208 	.word	0x20000208

080017e8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ee:	f107 0314 	add.w	r3, r7, #20
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
 80017fc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80017fe:	4b57      	ldr	r3, [pc, #348]	@ (800195c <MX_GPIO_Init+0x174>)
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	4a56      	ldr	r2, [pc, #344]	@ (800195c <MX_GPIO_Init+0x174>)
 8001804:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001808:	6153      	str	r3, [r2, #20]
 800180a:	4b54      	ldr	r3, [pc, #336]	@ (800195c <MX_GPIO_Init+0x174>)
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001816:	4b51      	ldr	r3, [pc, #324]	@ (800195c <MX_GPIO_Init+0x174>)
 8001818:	695b      	ldr	r3, [r3, #20]
 800181a:	4a50      	ldr	r2, [pc, #320]	@ (800195c <MX_GPIO_Init+0x174>)
 800181c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001820:	6153      	str	r3, [r2, #20]
 8001822:	4b4e      	ldr	r3, [pc, #312]	@ (800195c <MX_GPIO_Init+0x174>)
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800182e:	4b4b      	ldr	r3, [pc, #300]	@ (800195c <MX_GPIO_Init+0x174>)
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	4a4a      	ldr	r2, [pc, #296]	@ (800195c <MX_GPIO_Init+0x174>)
 8001834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001838:	6153      	str	r3, [r2, #20]
 800183a:	4b48      	ldr	r3, [pc, #288]	@ (800195c <MX_GPIO_Init+0x174>)
 800183c:	695b      	ldr	r3, [r3, #20]
 800183e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001842:	60bb      	str	r3, [r7, #8]
 8001844:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001846:	4b45      	ldr	r3, [pc, #276]	@ (800195c <MX_GPIO_Init+0x174>)
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	4a44      	ldr	r2, [pc, #272]	@ (800195c <MX_GPIO_Init+0x174>)
 800184c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001850:	6153      	str	r3, [r2, #20]
 8001852:	4b42      	ldr	r3, [pc, #264]	@ (800195c <MX_GPIO_Init+0x174>)
 8001854:	695b      	ldr	r3, [r3, #20]
 8001856:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800185a:	607b      	str	r3, [r7, #4]
 800185c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, ALIVE_LED_Pin|COM_LED_Pin|FAULT_LED_Pin, GPIO_PIN_RESET);
 800185e:	2200      	movs	r2, #0
 8001860:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8001864:	483e      	ldr	r0, [pc, #248]	@ (8001960 <MX_GPIO_Init+0x178>)
 8001866:	f002 fa43 	bl	8003cf0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : FAULTB_Pin FAULTA_Pin */
	GPIO_InitStruct.Pin = FAULTB_Pin|FAULTA_Pin;
 800186a:	230c      	movs	r3, #12
 800186c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800186e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001872:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001874:	2301      	movs	r3, #1
 8001876:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	4619      	mov	r1, r3
 800187e:	4838      	ldr	r0, [pc, #224]	@ (8001960 <MX_GPIO_Init+0x178>)
 8001880:	f002 f8ac 	bl	80039dc <HAL_GPIO_Init>

	/*Configure GPIO pins : PA2 PA3 */
	GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001884:	230c      	movs	r3, #12
 8001886:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001888:	2302      	movs	r3, #2
 800188a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001890:	2303      	movs	r3, #3
 8001892:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001894:	2307      	movs	r3, #7
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001898:	f107 0314 	add.w	r3, r7, #20
 800189c:	4619      	mov	r1, r3
 800189e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018a2:	f002 f89b 	bl	80039dc <HAL_GPIO_Init>

	/*Configure GPIO pin : PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80018a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018aa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ac:	2302      	movs	r3, #2
 80018ae:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018b4:	2303      	movs	r3, #3
 80018b6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018b8:	2305      	movs	r3, #5
 80018ba:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018bc:	f107 0314 	add.w	r3, r7, #20
 80018c0:	4619      	mov	r1, r3
 80018c2:	4828      	ldr	r0, [pc, #160]	@ (8001964 <MX_GPIO_Init+0x17c>)
 80018c4:	f002 f88a 	bl	80039dc <HAL_GPIO_Init>

	/*Configure GPIO pins : PA10 PA11 */
	GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018c8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ce:	2302      	movs	r3, #2
 80018d0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d6:	2303      	movs	r3, #3
 80018d8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018da:	2305      	movs	r3, #5
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018e8:	f002 f878 	bl	80039dc <HAL_GPIO_Init>

	/*Configure GPIO pins : ALIVE_LED_Pin COM_LED_Pin */
	GPIO_InitStruct.Pin = ALIVE_LED_Pin|COM_LED_Pin;
 80018ec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018f0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f2:	2301      	movs	r3, #1
 80018f4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2300      	movs	r3, #0
 80018fc:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018fe:	f107 0314 	add.w	r3, r7, #20
 8001902:	4619      	mov	r1, r3
 8001904:	4816      	ldr	r0, [pc, #88]	@ (8001960 <MX_GPIO_Init+0x178>)
 8001906:	f002 f869 	bl	80039dc <HAL_GPIO_Init>

	/*Configure GPIO pin : FAULT_LED_Pin */
	GPIO_InitStruct.Pin = FAULT_LED_Pin;
 800190a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800190e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001910:	2301      	movs	r3, #1
 8001912:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001918:	2303      	movs	r3, #3
 800191a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(FAULT_LED_GPIO_Port, &GPIO_InitStruct);
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4619      	mov	r1, r3
 8001922:	480f      	ldr	r0, [pc, #60]	@ (8001960 <MX_GPIO_Init+0x178>)
 8001924:	f002 f85a 	bl	80039dc <HAL_GPIO_Init>

	/*Configure GPIO pins : LIMA_Pin LIMB_Pin */
	GPIO_InitStruct.Pin = LIMA_Pin|LIMB_Pin;
 8001928:	2360      	movs	r3, #96	@ 0x60
 800192a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800192c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001930:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001932:	2301      	movs	r3, #1
 8001934:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	4809      	ldr	r0, [pc, #36]	@ (8001964 <MX_GPIO_Init+0x17c>)
 800193e:	f002 f84d 	bl	80039dc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2100      	movs	r1, #0
 8001946:	2017      	movs	r0, #23
 8001948:	f001 ffc7 	bl	80038da <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800194c:	2017      	movs	r0, #23
 800194e:	f001 ffe0 	bl	8003912 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001952:	bf00      	nop
 8001954:	3728      	adds	r7, #40	@ 0x28
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000
 8001960:	48000800 	.word	0x48000800
 8001964:	48000400 	.word	0x48000400

08001968 <execute_read_command>:

/* USER CODE BEGIN 4 */
int execute_read_command(uint8_t read_address)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
	int ret_val = COMM_ERR;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	617b      	str	r3, [r7, #20]
	ui32_to_f conv;
	uint16_t packet_size;

	switch (read_address)
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	2b03      	cmp	r3, #3
 800197c:	d002      	beq.n	8001984 <execute_read_command+0x1c>
 800197e:	2b04      	cmp	r3, #4
 8001980:	d015      	beq.n	80019ae <execute_read_command+0x46>
 8001982:	e029      	b.n	80019d8 <execute_read_command+0x70>
	{
	case VIRTUAL_MEM_POSITION_MEAS:
		conv.f = measured_position;
 8001984:	4b19      	ldr	r3, [pc, #100]	@ (80019ec <execute_read_command+0x84>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	60fb      	str	r3, [r7, #12]
		packet_size = prepare_WRITE_packet(tx_buffer, read_address, conv.ui32);
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	4619      	mov	r1, r3
 8001990:	4817      	ldr	r0, [pc, #92]	@ (80019f0 <execute_read_command+0x88>)
 8001992:	f000 fc0f 	bl	80021b4 <prepare_WRITE_packet>
 8001996:	4603      	mov	r3, r0
 8001998:	827b      	strh	r3, [r7, #18]
		// Sends the read data back to the master
		//HAL_I2C_Slave_Transmit_IT(&hi2c1, tx_buffer, 32);
		HAL_I2C_Slave_Seq_Transmit_IT(&hi2c1, tx_buffer, 32, I2C_FIRST_AND_LAST_FRAME);
 800199a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800199e:	2220      	movs	r2, #32
 80019a0:	4913      	ldr	r1, [pc, #76]	@ (80019f0 <execute_read_command+0x88>)
 80019a2:	4814      	ldr	r0, [pc, #80]	@ (80019f4 <execute_read_command+0x8c>)
 80019a4:	f002 fa8a 	bl	8003ebc <HAL_I2C_Slave_Seq_Transmit_IT>
		ret_val = COMM_OK;
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
		break;
 80019ac:	e018      	b.n	80019e0 <execute_read_command+0x78>
	case VIRTUAL_MEM_SPEED_MEAS:
		conv.f = measured_speed;
 80019ae:	4b12      	ldr	r3, [pc, #72]	@ (80019f8 <execute_read_command+0x90>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	60fb      	str	r3, [r7, #12]
		packet_size = prepare_WRITE_packet(tx_buffer, read_address, conv.ui32);
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	4619      	mov	r1, r3
 80019ba:	480d      	ldr	r0, [pc, #52]	@ (80019f0 <execute_read_command+0x88>)
 80019bc:	f000 fbfa 	bl	80021b4 <prepare_WRITE_packet>
 80019c0:	4603      	mov	r3, r0
 80019c2:	827b      	strh	r3, [r7, #18]
		// Sends the read data back to the master
		//HAL_I2C_Slave_Transmit_IT(&hi2c1, tx_buffer, 32);
		HAL_I2C_Slave_Seq_Transmit_IT(&hi2c1, tx_buffer, 32, I2C_FIRST_AND_LAST_FRAME);
 80019c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019c8:	2220      	movs	r2, #32
 80019ca:	4909      	ldr	r1, [pc, #36]	@ (80019f0 <execute_read_command+0x88>)
 80019cc:	4809      	ldr	r0, [pc, #36]	@ (80019f4 <execute_read_command+0x8c>)
 80019ce:	f002 fa75 	bl	8003ebc <HAL_I2C_Slave_Seq_Transmit_IT>
		ret_val = COMM_OK;
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]
		break;
 80019d6:	e003      	b.n	80019e0 <execute_read_command+0x78>
	default:
		ret_val = COMM_ERR;
 80019d8:	f04f 33ff 	mov.w	r3, #4294967295
 80019dc:	617b      	str	r3, [r7, #20]
		break;
 80019de:	bf00      	nop
	}

	return ret_val;
 80019e0:	697b      	ldr	r3, [r7, #20]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200000dc 	.word	0x200000dc
 80019f0:	2000028c 	.word	0x2000028c
 80019f4:	20000168 	.word	0x20000168
 80019f8:	200000ec 	.word	0x200000ec

080019fc <execute_write_command>:

int execute_write_command(uint8_t write_address, uint32_t data)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	6039      	str	r1, [r7, #0]
 8001a06:	71fb      	strb	r3, [r7, #7]
	int ret_val = COMM_ERR;
 8001a08:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0c:	60fb      	str	r3, [r7, #12]
	ui32_to_f conv;
	conv.ui32 = data;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	60bb      	str	r3, [r7, #8]

	switch (write_address)
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d002      	beq.n	8001a1e <execute_write_command+0x22>
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d00f      	beq.n	8001a3c <execute_write_command+0x40>
 8001a1c:	e014      	b.n	8001a48 <execute_write_command+0x4c>
		 */
		/** @todo set proper precision */

		//if (fabs(target_position - measured_position) < 0.01 && control_mode == FULL_MODE)
		//{
			target_position = conv.f;
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	4a0e      	ldr	r2, [pc, #56]	@ (8001a5c <execute_write_command+0x60>)
 8001a22:	6013      	str	r3, [r2, #0]
			position_at_call = measured_position;
 8001a24:	4b0e      	ldr	r3, [pc, #56]	@ (8001a60 <execute_write_command+0x64>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a0e      	ldr	r2, [pc, #56]	@ (8001a64 <execute_write_command+0x68>)
 8001a2a:	6013      	str	r3, [r2, #0]
			time_at_call = HAL_GetTick();
 8001a2c:	f000 fe52 	bl	80026d4 <HAL_GetTick>
 8001a30:	4603      	mov	r3, r0
 8001a32:	4a0d      	ldr	r2, [pc, #52]	@ (8001a68 <execute_write_command+0x6c>)
 8001a34:	6013      	str	r3, [r2, #0]
		//}
		ret_val = COMM_OK;
 8001a36:	2300      	movs	r3, #0
 8001a38:	60fb      	str	r3, [r7, #12]
		break;
 8001a3a:	e009      	b.n	8001a50 <execute_write_command+0x54>

	case VIRTUAL_MEM_SPEED:
		setpoint_speed = conv.f;
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	4a0b      	ldr	r2, [pc, #44]	@ (8001a6c <execute_write_command+0x70>)
 8001a40:	6013      	str	r3, [r2, #0]
		ret_val = COMM_OK;
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
		break;
 8001a46:	e003      	b.n	8001a50 <execute_write_command+0x54>
	default:
		ret_val = COMM_ERR;
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4c:	60fb      	str	r3, [r7, #12]
		break;
 8001a4e:	bf00      	nop
	}

	return ret_val;
 8001a50:	68fb      	ldr	r3, [r7, #12]
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	200000e4 	.word	0x200000e4
 8001a60:	200000dc 	.word	0x200000dc
 8001a64:	20000108 	.word	0x20000108
 8001a68:	20000104 	.word	0x20000104
 8001a6c:	200000f0 	.word	0x200000f0

08001a70 <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback (I2C_HandleTypeDef *hi2c1)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(COM_LED_GPIO_Port, COM_LED_Pin);
 8001a78:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a7c:	4810      	ldr	r0, [pc, #64]	@ (8001ac0 <HAL_I2C_SlaveRxCpltCallback+0x50>)
 8001a7e:	f002 f94f 	bl	8003d20 <HAL_GPIO_TogglePin>
	//Perform different actions based on the received command
	switch (rx_buffer[0])
 8001a82:	4b10      	ldr	r3, [pc, #64]	@ (8001ac4 <HAL_I2C_SlaveRxCpltCallback+0x54>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b05      	cmp	r3, #5
 8001a88:	d002      	beq.n	8001a90 <HAL_I2C_SlaveRxCpltCallback+0x20>
 8001a8a:	2b06      	cmp	r3, #6
 8001a8c:	d00e      	beq.n	8001aac <HAL_I2C_SlaveRxCpltCallback+0x3c>
		received_address = rx_buffer[2];
		//execute_read_command(received_address);
		break;
	}

	return;
 8001a8e:	e013      	b.n	8001ab8 <HAL_I2C_SlaveRxCpltCallback+0x48>
		read_data_from_WRITE_command(rx_buffer, &received_address, &received_data);
 8001a90:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac8 <HAL_I2C_SlaveRxCpltCallback+0x58>)
 8001a92:	490e      	ldr	r1, [pc, #56]	@ (8001acc <HAL_I2C_SlaveRxCpltCallback+0x5c>)
 8001a94:	480b      	ldr	r0, [pc, #44]	@ (8001ac4 <HAL_I2C_SlaveRxCpltCallback+0x54>)
 8001a96:	f000 fbbb 	bl	8002210 <read_data_from_WRITE_command>
		execute_write_command(received_address, received_data);
 8001a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001acc <HAL_I2C_SlaveRxCpltCallback+0x5c>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac8 <HAL_I2C_SlaveRxCpltCallback+0x58>)
 8001aa0:	6812      	ldr	r2, [r2, #0]
 8001aa2:	4611      	mov	r1, r2
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff ffa9 	bl	80019fc <execute_write_command>
		break;
 8001aaa:	e004      	b.n	8001ab6 <HAL_I2C_SlaveRxCpltCallback+0x46>
		received_address = rx_buffer[2];
 8001aac:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <HAL_I2C_SlaveRxCpltCallback+0x54>)
 8001aae:	789a      	ldrb	r2, [r3, #2]
 8001ab0:	4b06      	ldr	r3, [pc, #24]	@ (8001acc <HAL_I2C_SlaveRxCpltCallback+0x5c>)
 8001ab2:	701a      	strb	r2, [r3, #0]
		break;
 8001ab4:	bf00      	nop
	return;
 8001ab6:	bf00      	nop
}
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	48000800 	.word	0x48000800
 8001ac4:	200002ac 	.word	0x200002ac
 8001ac8:	20000254 	.word	0x20000254
 8001acc:	20000258 	.word	0x20000258

08001ad0 <read_position_from_encoder>:

/** @brief Converts the encoder AB data to a motor position in radians */
float read_position_from_encoder(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
	 * (2 * 3.14f / (PPR_ENCODER * 4) = impulses per revolution in 4x mode, converted into radians
	 *      PPR_ENCODER: base number of impulses per revolution
	 * 		* 4 : encoder is in x4 mode (we count both the rising and falling edges)
	 * 		2*pi: converts into radians
	 */
	return (int32_t) (__HAL_TIM_GET_COUNTER(&htim2)) * (2 * 3.14f / (PPR_ENCODER * 4));
 8001ad4:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <read_position_from_encoder+0x28>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ada:	ee07 3a90 	vmov	s15, r3
 8001ade:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ae2:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001afc <read_position_from_encoder+0x2c>
 8001ae6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001aea:	eeb0 0a67 	vmov.f32	s0, s15
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	20000208 	.word	0x20000208
 8001afc:	3ac8f5c3 	.word	0x3ac8f5c3

08001b00 <HAL_GPIO_EXTI_Callback>:
/**
 * @brief Handles the GPIO callback
 * @param GPIO_Pin
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == LIMA_Pin)
 8001b0a:	88fb      	ldrh	r3, [r7, #6]
 8001b0c:	2b20      	cmp	r3, #32
 8001b0e:	d115      	bne.n	8001b3c <HAL_GPIO_EXTI_Callback+0x3c>
		//		// Halts the motor immediately
		//		motor_halt_min = true;

		// When limit is reached force the velocity to 0 and save the current position
		// For debounce the halt flag is cleared in software after xx ms
		if(motor_halt_min == 0) {
 8001b10:	4b1e      	ldr	r3, [pc, #120]	@ (8001b8c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	f083 0301 	eor.w	r3, r3, #1
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00e      	beq.n	8001b3c <HAL_GPIO_EXTI_Callback+0x3c>
			motor_halt_min = 1;
 8001b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001b8c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	701a      	strb	r2, [r3, #0]
			time_at_max_halt = HAL_GetTick();
 8001b24:	f000 fdd6 	bl	80026d4 <HAL_GetTick>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	4a19      	ldr	r2, [pc, #100]	@ (8001b90 <HAL_GPIO_EXTI_Callback+0x90>)
 8001b2c:	6013      	str	r3, [r2, #0]
			last_position_min = read_position_from_encoder();
 8001b2e:	f7ff ffcf 	bl	8001ad0 <read_position_from_encoder>
 8001b32:	eef0 7a40 	vmov.f32	s15, s0
 8001b36:	4b17      	ldr	r3, [pc, #92]	@ (8001b94 <HAL_GPIO_EXTI_Callback+0x94>)
 8001b38:	edc3 7a00 	vstr	s15, [r3]
		}
	}

	if (GPIO_Pin == LIMB_Pin)
 8001b3c:	88fb      	ldrh	r3, [r7, #6]
 8001b3e:	2b40      	cmp	r3, #64	@ 0x40
 8001b40:	d115      	bne.n	8001b6e <HAL_GPIO_EXTI_Callback+0x6e>
	{
		//		last_position_max = read_position_from_encoder();
		//		setpoint_position = last_position_max;
		//		motor_halt_max = true;

		if(motor_halt_max == 0) {
 8001b42:	4b15      	ldr	r3, [pc, #84]	@ (8001b98 <HAL_GPIO_EXTI_Callback+0x98>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	f083 0301 	eor.w	r3, r3, #1
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d00e      	beq.n	8001b6e <HAL_GPIO_EXTI_Callback+0x6e>
			motor_halt_max = 1;
 8001b50:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <HAL_GPIO_EXTI_Callback+0x98>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	701a      	strb	r2, [r3, #0]
			time_at_min_halt = HAL_GetTick();
 8001b56:	f000 fdbd 	bl	80026d4 <HAL_GetTick>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001b9c <HAL_GPIO_EXTI_Callback+0x9c>)
 8001b5e:	6013      	str	r3, [r2, #0]
			last_position_max = read_position_from_encoder();
 8001b60:	f7ff ffb6 	bl	8001ad0 <read_position_from_encoder>
 8001b64:	eef0 7a40 	vmov.f32	s15, s0
 8001b68:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba0 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001b6a:	edc3 7a00 	vstr	s15, [r3]
		}
	}

	if (GPIO_Pin == FAULTA_Pin)
 8001b6e:	88fb      	ldrh	r3, [r7, #6]
 8001b70:	2b08      	cmp	r3, #8
 8001b72:	d101      	bne.n	8001b78 <HAL_GPIO_EXTI_Callback+0x78>
	{
		Error_Handler();
 8001b74:	f000 fafe 	bl	8002174 <Error_Handler>
	}

	if (GPIO_Pin == FAULTB_Pin)
 8001b78:	88fb      	ldrh	r3, [r7, #6]
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d101      	bne.n	8001b82 <HAL_GPIO_EXTI_Callback+0x82>
	{
		Error_Handler();
 8001b7e:	f000 faf9 	bl	8002174 <Error_Handler>
	}
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200000d5 	.word	0x200000d5
 8001b90:	2000027c 	.word	0x2000027c
 8001b94:	200000d0 	.word	0x200000d0
 8001b98:	200000d4 	.word	0x200000d4
 8001b9c:	20000278 	.word	0x20000278
 8001ba0:	200000cc 	.word	0x200000cc

08001ba4 <HAL_ADC_ConvCpltCallback>:
 * @brief Handles the ADC end of conversion callback
 *
 * @param hadc ADC handler object
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ba4:	b5b0      	push	{r4, r5, r7, lr}
 8001ba6:	ed2d 8b04 	vpush	{d8-d9}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	bool direction;
	//uint32_t ADC_value;

	//Per prima cosa calcoliamo la corrente nel motore
	ADC_value = HAL_ADC_GetValue(hadc);
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 fff1 	bl	8002b98 <HAL_ADC_GetValue>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	4a91      	ldr	r2, [pc, #580]	@ (8001e00 <HAL_ADC_ConvCpltCallback+0x25c>)
 8001bba:	6013      	str	r3, [r2, #0]
	 *  - 4095.0f: we have a 12 bit ADC
	 *  - 5.0f: is the internal gain of the amplifier inside the motor driver
	 *  - 0.1f: is the value of the shunt resistor
	 */
	//measured_current = ADC_value * 3.3f/4095.0f/5.0f/0.1f;
	measured_current = ADC_value * 3.3f/4095.0f/0.1f;
 8001bbc:	4b90      	ldr	r3, [pc, #576]	@ (8001e00 <HAL_ADC_ConvCpltCallback+0x25c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	ee07 3a90 	vmov	s15, r3
 8001bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bc8:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8001e04 <HAL_ADC_ConvCpltCallback+0x260>
 8001bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd0:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8001e08 <HAL_ADC_ConvCpltCallback+0x264>
 8001bd4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001bd8:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8001e0c <HAL_ADC_ConvCpltCallback+0x268>
 8001bdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001be0:	4b8b      	ldr	r3, [pc, #556]	@ (8001e10 <HAL_ADC_ConvCpltCallback+0x26c>)
 8001be2:	edc3 7a00 	vstr	s15, [r3]


	/* Position control loop */
	//Eseguo il loop di velocit ogni tot iterazioni del loop di corrente
	interrupt_counter++;
 8001be6:	4b8b      	ldr	r3, [pc, #556]	@ (8001e14 <HAL_ADC_ConvCpltCallback+0x270>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	3301      	adds	r3, #1
 8001bec:	4a89      	ldr	r2, [pc, #548]	@ (8001e14 <HAL_ADC_ConvCpltCallback+0x270>)
 8001bee:	6013      	str	r3, [r2, #0]

	if (interrupt_counter % 10 == 0)
 8001bf0:	4b88      	ldr	r3, [pc, #544]	@ (8001e14 <HAL_ADC_ConvCpltCallback+0x270>)
 8001bf2:	6819      	ldr	r1, [r3, #0]
 8001bf4:	4b88      	ldr	r3, [pc, #544]	@ (8001e18 <HAL_ADC_ConvCpltCallback+0x274>)
 8001bf6:	fba3 2301 	umull	r2, r3, r3, r1
 8001bfa:	08da      	lsrs	r2, r3, #3
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	1aca      	subs	r2, r1, r3
 8001c06:	2a00      	cmp	r2, #0
 8001c08:	d14b      	bne.n	8001ca2 <HAL_ADC_ConvCpltCallback+0xfe>
	{
		if (control_mode == POS_MODE || control_mode == FULL_MODE)
 8001c0a:	4b84      	ldr	r3, [pc, #528]	@ (8001e1c <HAL_ADC_ConvCpltCallback+0x278>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d003      	beq.n	8001c1a <HAL_ADC_ConvCpltCallback+0x76>
 8001c12:	4b82      	ldr	r3, [pc, #520]	@ (8001e1c <HAL_ADC_ConvCpltCallback+0x278>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d143      	bne.n	8001ca2 <HAL_ADC_ConvCpltCallback+0xfe>
		{
			//Motion Profiling
			setpoint_position = motion_profile(maxacc, maxvel, target_position, position_at_call, HAL_GetTick(),
 8001c1a:	4b81      	ldr	r3, [pc, #516]	@ (8001e20 <HAL_ADC_ConvCpltCallback+0x27c>)
 8001c1c:	ed93 8a00 	vldr	s16, [r3]
 8001c20:	4b80      	ldr	r3, [pc, #512]	@ (8001e24 <HAL_ADC_ConvCpltCallback+0x280>)
 8001c22:	edd3 8a00 	vldr	s17, [r3]
 8001c26:	4b80      	ldr	r3, [pc, #512]	@ (8001e28 <HAL_ADC_ConvCpltCallback+0x284>)
 8001c28:	ed93 9a00 	vldr	s18, [r3]
 8001c2c:	4b7f      	ldr	r3, [pc, #508]	@ (8001e2c <HAL_ADC_ConvCpltCallback+0x288>)
 8001c2e:	edd3 9a00 	vldr	s19, [r3]
 8001c32:	f000 fd4f 	bl	80026d4 <HAL_GetTick>
 8001c36:	ee07 0a90 	vmov	s15, r0
 8001c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c3e:	4b7c      	ldr	r3, [pc, #496]	@ (8001e30 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	ee07 3a10 	vmov	s14, r3
 8001c46:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001c4a:	eef0 2a47 	vmov.f32	s5, s14
 8001c4e:	eeb0 2a67 	vmov.f32	s4, s15
 8001c52:	eef0 1a69 	vmov.f32	s3, s19
 8001c56:	eeb0 1a49 	vmov.f32	s2, s18
 8001c5a:	eef0 0a68 	vmov.f32	s1, s17
 8001c5e:	eeb0 0a48 	vmov.f32	s0, s16
 8001c62:	f7ff f8d5 	bl	8000e10 <motion_profile>
 8001c66:	eef0 7a40 	vmov.f32	s15, s0
 8001c6a:	4b72      	ldr	r3, [pc, #456]	@ (8001e34 <HAL_ADC_ConvCpltCallback+0x290>)
 8001c6c:	edc3 7a00 	vstr	s15, [r3]
					time_at_call);
			// Salvo posizione
			measured_position = read_position_from_encoder();
 8001c70:	f7ff ff2e 	bl	8001ad0 <read_position_from_encoder>
 8001c74:	eef0 7a40 	vmov.f32	s15, s0
 8001c78:	4b6f      	ldr	r3, [pc, #444]	@ (8001e38 <HAL_ADC_ConvCpltCallback+0x294>)
 8001c7a:	edc3 7a00 	vstr	s15, [r3]

			setpoint_speed = PI_controller(setpoint_position, measured_position, &loop_parameters_position);
 8001c7e:	4b6d      	ldr	r3, [pc, #436]	@ (8001e34 <HAL_ADC_ConvCpltCallback+0x290>)
 8001c80:	edd3 7a00 	vldr	s15, [r3]
 8001c84:	4b6c      	ldr	r3, [pc, #432]	@ (8001e38 <HAL_ADC_ConvCpltCallback+0x294>)
 8001c86:	ed93 7a00 	vldr	s14, [r3]
 8001c8a:	486c      	ldr	r0, [pc, #432]	@ (8001e3c <HAL_ADC_ConvCpltCallback+0x298>)
 8001c8c:	eef0 0a47 	vmov.f32	s1, s14
 8001c90:	eeb0 0a67 	vmov.f32	s0, s15
 8001c94:	f7fe ff7c 	bl	8000b90 <PI_controller>
 8001c98:	eef0 7a40 	vmov.f32	s15, s0
 8001c9c:	4b68      	ldr	r3, [pc, #416]	@ (8001e40 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001c9e:	edc3 7a00 	vstr	s15, [r3]
		}
		//If in SPD_MODE, speed gets set by execute_write_command
	}

	/* Speed control loop */
	if (interrupt_counter % 5 == 0)
 8001ca2:	4b5c      	ldr	r3, [pc, #368]	@ (8001e14 <HAL_ADC_ConvCpltCallback+0x270>)
 8001ca4:	6819      	ldr	r1, [r3, #0]
 8001ca6:	4b5c      	ldr	r3, [pc, #368]	@ (8001e18 <HAL_ADC_ConvCpltCallback+0x274>)
 8001ca8:	fba3 2301 	umull	r2, r3, r3, r1
 8001cac:	089a      	lsrs	r2, r3, #2
 8001cae:	4613      	mov	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	4413      	add	r3, r2
 8001cb4:	1aca      	subs	r2, r1, r3
 8001cb6:	2a00      	cmp	r2, #0
 8001cb8:	f040 8083 	bne.w	8001dc2 <HAL_ADC_ConvCpltCallback+0x21e>
	{
		if (control_mode == VEL_MODE || control_mode == FULL_MODE)
 8001cbc:	4b57      	ldr	r3, [pc, #348]	@ (8001e1c <HAL_ADC_ConvCpltCallback+0x278>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d003      	beq.n	8001ccc <HAL_ADC_ConvCpltCallback+0x128>
 8001cc4:	4b55      	ldr	r3, [pc, #340]	@ (8001e1c <HAL_ADC_ConvCpltCallback+0x278>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d17a      	bne.n	8001dc2 <HAL_ADC_ConvCpltCallback+0x21e>
		{
			measured_position = (int32_t) (__HAL_TIM_GET_COUNTER(&htim2)) * (2 * 3.14f / (PPR_ENCODER * 4));
 8001ccc:	4b5d      	ldr	r3, [pc, #372]	@ (8001e44 <HAL_ADC_ConvCpltCallback+0x2a0>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	ee07 3a90 	vmov	s15, r3
 8001cd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cda:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8001e48 <HAL_ADC_ConvCpltCallback+0x2a4>
 8001cde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ce2:	4b55      	ldr	r3, [pc, #340]	@ (8001e38 <HAL_ADC_ConvCpltCallback+0x294>)
 8001ce4:	edc3 7a00 	vstr	s15, [r3]

			// calculation in rad/sec
			measured_speed = (measured_position - old_position) / loop_parameters_speed.T;
 8001ce8:	4b53      	ldr	r3, [pc, #332]	@ (8001e38 <HAL_ADC_ConvCpltCallback+0x294>)
 8001cea:	ed93 7a00 	vldr	s14, [r3]
 8001cee:	4b57      	ldr	r3, [pc, #348]	@ (8001e4c <HAL_ADC_ConvCpltCallback+0x2a8>)
 8001cf0:	edd3 7a00 	vldr	s15, [r3]
 8001cf4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001cf8:	4b55      	ldr	r3, [pc, #340]	@ (8001e50 <HAL_ADC_ConvCpltCallback+0x2ac>)
 8001cfa:	ed93 7a05 	vldr	s14, [r3, #20]
 8001cfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d02:	4b54      	ldr	r3, [pc, #336]	@ (8001e54 <HAL_ADC_ConvCpltCallback+0x2b0>)
 8001d04:	edc3 7a00 	vstr	s15, [r3]

			if(motor_halt_min){
 8001d08:	4b53      	ldr	r3, [pc, #332]	@ (8001e58 <HAL_ADC_ConvCpltCallback+0x2b4>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d011      	beq.n	8001d34 <HAL_ADC_ConvCpltCallback+0x190>
				if(setpoint_speed > 0)
 8001d10:	4b4b      	ldr	r3, [pc, #300]	@ (8001e40 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001d12:	edd3 7a00 	vldr	s15, [r3]
 8001d16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d1e:	dd04      	ble.n	8001d2a <HAL_ADC_ConvCpltCallback+0x186>
					setpoint_speed_in = setpoint_speed;
 8001d20:	4b47      	ldr	r3, [pc, #284]	@ (8001e40 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a4d      	ldr	r2, [pc, #308]	@ (8001e5c <HAL_ADC_ConvCpltCallback+0x2b8>)
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	e01e      	b.n	8001d68 <HAL_ADC_ConvCpltCallback+0x1c4>
				else
					setpoint_speed_in = 0;
 8001d2a:	4b4c      	ldr	r3, [pc, #304]	@ (8001e5c <HAL_ADC_ConvCpltCallback+0x2b8>)
 8001d2c:	f04f 0200 	mov.w	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	e019      	b.n	8001d68 <HAL_ADC_ConvCpltCallback+0x1c4>
			}
			else if(motor_halt_max){
 8001d34:	4b4a      	ldr	r3, [pc, #296]	@ (8001e60 <HAL_ADC_ConvCpltCallback+0x2bc>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d011      	beq.n	8001d60 <HAL_ADC_ConvCpltCallback+0x1bc>
				if(setpoint_speed < 0)
 8001d3c:	4b40      	ldr	r3, [pc, #256]	@ (8001e40 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001d3e:	edd3 7a00 	vldr	s15, [r3]
 8001d42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4a:	d504      	bpl.n	8001d56 <HAL_ADC_ConvCpltCallback+0x1b2>
					setpoint_speed_in = setpoint_speed;
 8001d4c:	4b3c      	ldr	r3, [pc, #240]	@ (8001e40 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a42      	ldr	r2, [pc, #264]	@ (8001e5c <HAL_ADC_ConvCpltCallback+0x2b8>)
 8001d52:	6013      	str	r3, [r2, #0]
 8001d54:	e008      	b.n	8001d68 <HAL_ADC_ConvCpltCallback+0x1c4>
				else
					setpoint_speed_in = 0;
 8001d56:	4b41      	ldr	r3, [pc, #260]	@ (8001e5c <HAL_ADC_ConvCpltCallback+0x2b8>)
 8001d58:	f04f 0200 	mov.w	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	e003      	b.n	8001d68 <HAL_ADC_ConvCpltCallback+0x1c4>
			}
			else
			{
				setpoint_speed_in = setpoint_speed;
 8001d60:	4b37      	ldr	r3, [pc, #220]	@ (8001e40 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a3d      	ldr	r2, [pc, #244]	@ (8001e5c <HAL_ADC_ConvCpltCallback+0x2b8>)
 8001d66:	6013      	str	r3, [r2, #0]
			}

			// Filtro velocity
			filtered_speed = ALPHA * measured_speed + (1 - ALPHA) * filtered_speed;
 8001d68:	4b3a      	ldr	r3, [pc, #232]	@ (8001e54 <HAL_ADC_ConvCpltCallback+0x2b0>)
 8001d6a:	edd3 7a00 	vldr	s15, [r3]
 8001d6e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001e64 <HAL_ADC_ConvCpltCallback+0x2c0>
 8001d72:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d76:	4b3c      	ldr	r3, [pc, #240]	@ (8001e68 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8001d78:	edd3 7a00 	vldr	s15, [r3]
 8001d7c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001e6c <HAL_ADC_ConvCpltCallback+0x2c8>
 8001d80:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d88:	4b37      	ldr	r3, [pc, #220]	@ (8001e68 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8001d8a:	edc3 7a00 	vstr	s15, [r3]

			// Filtro velocity
			//filtered_speed = 0.3758f * measured_speed + 0.3758f * measured_speed_old + 0.2484f * filtered_speed;

			measured_speed_old = measured_speed;
 8001d8e:	4b31      	ldr	r3, [pc, #196]	@ (8001e54 <HAL_ADC_ConvCpltCallback+0x2b0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a37      	ldr	r2, [pc, #220]	@ (8001e70 <HAL_ADC_ConvCpltCallback+0x2cc>)
 8001d94:	6013      	str	r3, [r2, #0]

			setpoint_current_vel = PI_controller(setpoint_speed_in, filtered_speed, &loop_parameters_speed);
 8001d96:	4b31      	ldr	r3, [pc, #196]	@ (8001e5c <HAL_ADC_ConvCpltCallback+0x2b8>)
 8001d98:	edd3 7a00 	vldr	s15, [r3]
 8001d9c:	4b32      	ldr	r3, [pc, #200]	@ (8001e68 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8001d9e:	ed93 7a00 	vldr	s14, [r3]
 8001da2:	482b      	ldr	r0, [pc, #172]	@ (8001e50 <HAL_ADC_ConvCpltCallback+0x2ac>)
 8001da4:	eef0 0a47 	vmov.f32	s1, s14
 8001da8:	eeb0 0a67 	vmov.f32	s0, s15
 8001dac:	f7fe fef0 	bl	8000b90 <PI_controller>
 8001db0:	eef0 7a40 	vmov.f32	s15, s0
 8001db4:	4b2f      	ldr	r3, [pc, #188]	@ (8001e74 <HAL_ADC_ConvCpltCallback+0x2d0>)
 8001db6:	edc3 7a00 	vstr	s15, [r3]

			old_position = measured_position;
 8001dba:	4b1f      	ldr	r3, [pc, #124]	@ (8001e38 <HAL_ADC_ConvCpltCallback+0x294>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a23      	ldr	r2, [pc, #140]	@ (8001e4c <HAL_ADC_ConvCpltCallback+0x2a8>)
 8001dc0:	6013      	str	r3, [r2, #0]
		}
	}

	// Aggiungo feedforward di coppia
	setpoint_current  = setpoint_current_vel + spring_compensation_current + setpoint_position*K_SPRING;
 8001dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8001e74 <HAL_ADC_ConvCpltCallback+0x2d0>)
 8001dc4:	ed93 7a00 	vldr	s14, [r3]
 8001dc8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e78 <HAL_ADC_ConvCpltCallback+0x2d4>)
 8001dca:	edd3 7a00 	vldr	s15, [r3]
 8001dce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dd2:	4b18      	ldr	r3, [pc, #96]	@ (8001e34 <HAL_ADC_ConvCpltCallback+0x290>)
 8001dd4:	edd3 7a00 	vldr	s15, [r3]
 8001dd8:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8001e7c <HAL_ADC_ConvCpltCallback+0x2d8>
 8001ddc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de4:	4b26      	ldr	r3, [pc, #152]	@ (8001e80 <HAL_ADC_ConvCpltCallback+0x2dc>)
 8001de6:	edc3 7a00 	vstr	s15, [r3]

	if (setpoint_current > 0)
 8001dea:	4b25      	ldr	r3, [pc, #148]	@ (8001e80 <HAL_ADC_ConvCpltCallback+0x2dc>)
 8001dec:	edd3 7a00 	vldr	s15, [r3]
 8001df0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df8:	dd44      	ble.n	8001e84 <HAL_ADC_ConvCpltCallback+0x2e0>
		direction = 1;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	73fb      	strb	r3, [r7, #15]
 8001dfe:	e04b      	b.n	8001e98 <HAL_ADC_ConvCpltCallback+0x2f4>
 8001e00:	2000025c 	.word	0x2000025c
 8001e04:	40533333 	.word	0x40533333
 8001e08:	457ff000 	.word	0x457ff000
 8001e0c:	3dcccccd 	.word	0x3dcccccd
 8001e10:	200000f8 	.word	0x200000f8
 8001e14:	200000d8 	.word	0x200000d8
 8001e18:	cccccccd 	.word	0xcccccccd
 8001e1c:	20000008 	.word	0x20000008
 8001e20:	20000000 	.word	0x20000000
 8001e24:	20000004 	.word	0x20000004
 8001e28:	200000e4 	.word	0x200000e4
 8001e2c:	20000108 	.word	0x20000108
 8001e30:	20000104 	.word	0x20000104
 8001e34:	200000e8 	.word	0x200000e8
 8001e38:	200000dc 	.word	0x200000dc
 8001e3c:	200000b4 	.word	0x200000b4
 8001e40:	200000f0 	.word	0x200000f0
 8001e44:	20000208 	.word	0x20000208
 8001e48:	3ac8f5c3 	.word	0x3ac8f5c3
 8001e4c:	200000e0 	.word	0x200000e0
 8001e50:	2000009c 	.word	0x2000009c
 8001e54:	200000ec 	.word	0x200000ec
 8001e58:	200000d5 	.word	0x200000d5
 8001e5c:	20000274 	.word	0x20000274
 8001e60:	200000d4 	.word	0x200000d4
 8001e64:	3ca3d70a 	.word	0x3ca3d70a
 8001e68:	200000f4 	.word	0x200000f4
 8001e6c:	3f7ae148 	.word	0x3f7ae148
 8001e70:	20000270 	.word	0x20000270
 8001e74:	2000026c 	.word	0x2000026c
 8001e78:	2000010c 	.word	0x2000010c
 8001e7c:	00000000 	.word	0x00000000
 8001e80:	200000fc 	.word	0x200000fc
	else if (setpoint_current < 0)
 8001e84:	4b79      	ldr	r3, [pc, #484]	@ (800206c <HAL_ADC_ConvCpltCallback+0x4c8>)
 8001e86:	edd3 7a00 	vldr	s15, [r3]
 8001e8a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e92:	d501      	bpl.n	8001e98 <HAL_ADC_ConvCpltCallback+0x2f4>
		direction = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	73fb      	strb	r3, [r7, #15]

	// Se il valore pwm precedente  zero, calcola la corrente dal modello utilizzando la corrente precedentemente
	// misurata dal ADC

	if((output_current / 12.0f * 1023) <= 20)
 8001e98:	4b75      	ldr	r3, [pc, #468]	@ (8002070 <HAL_ADC_ConvCpltCallback+0x4cc>)
 8001e9a:	ed93 7a00 	vldr	s14, [r3]
 8001e9e:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001ea2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ea6:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8002074 <HAL_ADC_ConvCpltCallback+0x4d0>
 8001eaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eae:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001eb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eba:	d847      	bhi.n	8001f4c <HAL_ADC_ConvCpltCallback+0x3a8>
	{
		measured_current = I_peak * exp(-(R / L) * t_decay);
 8001ebc:	4b6e      	ldr	r3, [pc, #440]	@ (8002078 <HAL_ADC_ConvCpltCallback+0x4d4>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe fae5 	bl	8000490 <__aeabi_f2d>
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	460d      	mov	r5, r1
 8001eca:	4b6c      	ldr	r3, [pc, #432]	@ (800207c <HAL_ADC_ConvCpltCallback+0x4d8>)
 8001ecc:	edd3 6a00 	vldr	s13, [r3]
 8001ed0:	4b6b      	ldr	r3, [pc, #428]	@ (8002080 <HAL_ADC_ConvCpltCallback+0x4dc>)
 8001ed2:	ed93 7a00 	vldr	s14, [r3]
 8001ed6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eda:	eeb1 7a67 	vneg.f32	s14, s15
 8001ede:	4b69      	ldr	r3, [pc, #420]	@ (8002084 <HAL_ADC_ConvCpltCallback+0x4e0>)
 8001ee0:	edd3 7a00 	vldr	s15, [r3]
 8001ee4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ee8:	ee17 0a90 	vmov	r0, s15
 8001eec:	f7fe fad0 	bl	8000490 <__aeabi_f2d>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	ec43 2b10 	vmov	d0, r2, r3
 8001ef8:	f006 f8da 	bl	80080b0 <exp>
 8001efc:	ec53 2b10 	vmov	r2, r3, d0
 8001f00:	4620      	mov	r0, r4
 8001f02:	4629      	mov	r1, r5
 8001f04:	f7fe fb1c 	bl	8000540 <__aeabi_dmul>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	4610      	mov	r0, r2
 8001f0e:	4619      	mov	r1, r3
 8001f10:	f7fe fdee 	bl	8000af0 <__aeabi_d2f>
 8001f14:	4603      	mov	r3, r0
 8001f16:	4a5c      	ldr	r2, [pc, #368]	@ (8002088 <HAL_ADC_ConvCpltCallback+0x4e4>)
 8001f18:	6013      	str	r3, [r2, #0]
		t_decay += loop_parameters_current.T * (1 - output_current / 12.0f);
 8001f1a:	4b5c      	ldr	r3, [pc, #368]	@ (800208c <HAL_ADC_ConvCpltCallback+0x4e8>)
 8001f1c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001f20:	4b53      	ldr	r3, [pc, #332]	@ (8002070 <HAL_ADC_ConvCpltCallback+0x4cc>)
 8001f22:	edd3 6a00 	vldr	s13, [r3]
 8001f26:	eeb2 6a08 	vmov.f32	s12, #40	@ 0x41400000  12.0
 8001f2a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001f2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f32:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001f36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f3a:	4b52      	ldr	r3, [pc, #328]	@ (8002084 <HAL_ADC_ConvCpltCallback+0x4e0>)
 8001f3c:	edd3 7a00 	vldr	s15, [r3]
 8001f40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f44:	4b4f      	ldr	r3, [pc, #316]	@ (8002084 <HAL_ADC_ConvCpltCallback+0x4e0>)
 8001f46:	edc3 7a00 	vstr	s15, [r3]
 8001f4a:	e043      	b.n	8001fd4 <HAL_ADC_ConvCpltCallback+0x430>
	}
	else
	{
		t_decay = loop_parameters_current.T * (1 - output_current / 12.0f);
 8001f4c:	4b4f      	ldr	r3, [pc, #316]	@ (800208c <HAL_ADC_ConvCpltCallback+0x4e8>)
 8001f4e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001f52:	4b47      	ldr	r3, [pc, #284]	@ (8002070 <HAL_ADC_ConvCpltCallback+0x4cc>)
 8001f54:	edd3 6a00 	vldr	s13, [r3]
 8001f58:	eeb2 6a08 	vmov.f32	s12, #40	@ 0x41400000  12.0
 8001f5c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001f60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f64:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f6c:	4b45      	ldr	r3, [pc, #276]	@ (8002084 <HAL_ADC_ConvCpltCallback+0x4e0>)
 8001f6e:	edc3 7a00 	vstr	s15, [r3]

		// 2. Compute current slope during high-side ON
		//float di_dt = (V_bus - V_emf - I_mid * R) / L;
		di_dt = (12 - measured_current * R) / L;
 8001f72:	4b45      	ldr	r3, [pc, #276]	@ (8002088 <HAL_ADC_ConvCpltCallback+0x4e4>)
 8001f74:	ed93 7a00 	vldr	s14, [r3]
 8001f78:	4b40      	ldr	r3, [pc, #256]	@ (800207c <HAL_ADC_ConvCpltCallback+0x4d8>)
 8001f7a:	edd3 7a00 	vldr	s15, [r3]
 8001f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f82:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001f86:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001f8a:	4b3d      	ldr	r3, [pc, #244]	@ (8002080 <HAL_ADC_ConvCpltCallback+0x4dc>)
 8001f8c:	ed93 7a00 	vldr	s14, [r3]
 8001f90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f94:	4b3e      	ldr	r3, [pc, #248]	@ (8002090 <HAL_ADC_ConvCpltCallback+0x4ec>)
 8001f96:	edc3 7a00 	vstr	s15, [r3]

		// 3. Estimate peak current at end of high-side ON
		I_peak = measured_current + di_dt * (output_current / 12.0f * loop_parameters_current.T / 2);
 8001f9a:	4b35      	ldr	r3, [pc, #212]	@ (8002070 <HAL_ADC_ConvCpltCallback+0x4cc>)
 8001f9c:	edd3 7a00 	vldr	s15, [r3]
 8001fa0:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001fa4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001fa8:	4b38      	ldr	r3, [pc, #224]	@ (800208c <HAL_ADC_ConvCpltCallback+0x4e8>)
 8001faa:	edd3 7a05 	vldr	s15, [r3, #20]
 8001fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001fb6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001fba:	4b35      	ldr	r3, [pc, #212]	@ (8002090 <HAL_ADC_ConvCpltCallback+0x4ec>)
 8001fbc:	edd3 7a00 	vldr	s15, [r3]
 8001fc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc4:	4b30      	ldr	r3, [pc, #192]	@ (8002088 <HAL_ADC_ConvCpltCallback+0x4e4>)
 8001fc6:	edd3 7a00 	vldr	s15, [r3]
 8001fca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fce:	4b2a      	ldr	r3, [pc, #168]	@ (8002078 <HAL_ADC_ConvCpltCallback+0x4d4>)
 8001fd0:	edc3 7a00 	vstr	s15, [r3]
	}

	/* Current control loop */
	// Parametri calcolati per 12volt output
	// Per funzionare la corrente deve essere scalata al valore pwm
	output_current = PI_controller(fabs(setpoint_current), measured_current, &loop_parameters_current);
 8001fd4:	4b25      	ldr	r3, [pc, #148]	@ (800206c <HAL_ADC_ConvCpltCallback+0x4c8>)
 8001fd6:	edd3 7a00 	vldr	s15, [r3]
 8001fda:	eef0 7ae7 	vabs.f32	s15, s15
 8001fde:	4b2a      	ldr	r3, [pc, #168]	@ (8002088 <HAL_ADC_ConvCpltCallback+0x4e4>)
 8001fe0:	ed93 7a00 	vldr	s14, [r3]
 8001fe4:	4829      	ldr	r0, [pc, #164]	@ (800208c <HAL_ADC_ConvCpltCallback+0x4e8>)
 8001fe6:	eef0 0a47 	vmov.f32	s1, s14
 8001fea:	eeb0 0a67 	vmov.f32	s0, s15
 8001fee:	f7fe fdcf 	bl	8000b90 <PI_controller>
 8001ff2:	eef0 7a40 	vmov.f32	s15, s0
 8001ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8002070 <HAL_ADC_ConvCpltCallback+0x4cc>)
 8001ff8:	edc3 7a00 	vstr	s15, [r3]
	 */
	//if (!(motor_halt_max || motor_halt_min))
	if (true)
	{
		// pilotaggio pwm
		if (direction)
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d017      	beq.n	8002032 <HAL_ADC_ConvCpltCallback+0x48e>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (int16_t )(output_current / 12.0f * 1023));
 8002002:	4b1b      	ldr	r3, [pc, #108]	@ (8002070 <HAL_ADC_ConvCpltCallback+0x4cc>)
 8002004:	ed93 7a00 	vldr	s14, [r3]
 8002008:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800200c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002010:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002074 <HAL_ADC_ConvCpltCallback+0x4d0>
 8002014:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002018:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800201c:	ee17 3a90 	vmov	r3, s15
 8002020:	b21a      	sxth	r2, r3
 8002022:	4b1c      	ldr	r3, [pc, #112]	@ (8002094 <HAL_ADC_ConvCpltCallback+0x4f0>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002028:	4b1a      	ldr	r3, [pc, #104]	@ (8002094 <HAL_ADC_ConvCpltCallback+0x4f0>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2200      	movs	r2, #0
 800202e:	639a      	str	r2, [r3, #56]	@ 0x38
	else
	{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
	}
}
 8002030:	e016      	b.n	8002060 <HAL_ADC_ConvCpltCallback+0x4bc>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002032:	4b18      	ldr	r3, [pc, #96]	@ (8002094 <HAL_ADC_ConvCpltCallback+0x4f0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2200      	movs	r2, #0
 8002038:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (int16_t )(output_current / 12.0f * 1023));
 800203a:	4b0d      	ldr	r3, [pc, #52]	@ (8002070 <HAL_ADC_ConvCpltCallback+0x4cc>)
 800203c:	ed93 7a00 	vldr	s14, [r3]
 8002040:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8002044:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002048:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8002074 <HAL_ADC_ConvCpltCallback+0x4d0>
 800204c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002050:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002054:	ee17 3a90 	vmov	r3, s15
 8002058:	b21a      	sxth	r2, r3
 800205a:	4b0e      	ldr	r3, [pc, #56]	@ (8002094 <HAL_ADC_ConvCpltCallback+0x4f0>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002060:	bf00      	nop
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	ecbd 8b04 	vpop	{d8-d9}
 800206a:	bdb0      	pop	{r4, r5, r7, pc}
 800206c:	200000fc 	.word	0x200000fc
 8002070:	20000100 	.word	0x20000100
 8002074:	447fc000 	.word	0x447fc000
 8002078:	20000268 	.word	0x20000268
 800207c:	20000110 	.word	0x20000110
 8002080:	20000114 	.word	0x20000114
 8002084:	20000264 	.word	0x20000264
 8002088:	200000f8 	.word	0x200000f8
 800208c:	20000084 	.word	0x20000084
 8002090:	20000260 	.word	0x20000260
 8002094:	200001bc 	.word	0x200001bc

08002098 <HAL_I2C_ListenCpltCallback>:


void HAL_I2C_ListenCpltCallback (I2C_HandleTypeDef *hi2c)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
	// Re-enable i2c listen
	HAL_I2C_EnableListen_IT(hi2c);
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f002 f86f 	bl	8004184 <HAL_I2C_EnableListen_IT>
}
 80020a6:	bf00      	nop
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
	...

080020b0 <HAL_I2C_AddrCallback>:

void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	70fb      	strb	r3, [r7, #3]
 80020bc:	4613      	mov	r3, r2
 80020be:	803b      	strh	r3, [r7, #0]
	if(TransferDirection == I2C_DIRECTION_TRANSMIT)  // if the master wants to transmit the data
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d107      	bne.n	80020d6 <HAL_I2C_AddrCallback+0x26>
	{
		HAL_I2C_Slave_Sequential_Receive_IT(hi2c, rx_buffer, 32, I2C_FIRST_AND_LAST_FRAME);
 80020c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020ca:	2220      	movs	r2, #32
 80020cc:	4906      	ldr	r1, [pc, #24]	@ (80020e8 <HAL_I2C_AddrCallback+0x38>)
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f001 ffa6 	bl	8004020 <HAL_I2C_Slave_Seq_Receive_IT>
	}
	else  // master requesting the data
	{
		execute_read_command(received_address);
	}
}
 80020d4:	e004      	b.n	80020e0 <HAL_I2C_AddrCallback+0x30>
		execute_read_command(received_address);
 80020d6:	4b05      	ldr	r3, [pc, #20]	@ (80020ec <HAL_I2C_AddrCallback+0x3c>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff fc44 	bl	8001968 <execute_read_command>
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	200002ac 	.word	0x200002ac
 80020ec:	20000258 	.word	0x20000258

080020f0 <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]

}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
	//HAL_I2C_EnableListen_IT(hi2c);
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <is_switch_pressed_debounced>:

uint8_t is_switch_pressed_debounced(GPIO_TypeDef* port, uint16_t pin, uint8_t *last_state, uint32_t *last_time) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	607a      	str	r2, [r7, #4]
 8002122:	603b      	str	r3, [r7, #0]
 8002124:	460b      	mov	r3, r1
 8002126:	817b      	strh	r3, [r7, #10]
	uint8_t current_state = HAL_GPIO_ReadPin(port, pin);
 8002128:	897b      	ldrh	r3, [r7, #10]
 800212a:	4619      	mov	r1, r3
 800212c:	68f8      	ldr	r0, [r7, #12]
 800212e:	f001 fdc7 	bl	8003cc0 <HAL_GPIO_ReadPin>
 8002132:	4603      	mov	r3, r0
 8002134:	75fb      	strb	r3, [r7, #23]
	uint32_t current_tick = HAL_GetTick();
 8002136:	f000 facd 	bl	80026d4 <HAL_GetTick>
 800213a:	6138      	str	r0, [r7, #16]

	if (current_state != *last_state) {
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	7dfa      	ldrb	r2, [r7, #23]
 8002142:	429a      	cmp	r2, r3
 8002144:	d005      	beq.n	8002152 <is_switch_pressed_debounced+0x3a>
		*last_time = current_tick;
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	601a      	str	r2, [r3, #0]
		*last_state = current_state;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	7dfa      	ldrb	r2, [r7, #23]
 8002150:	701a      	strb	r2, [r3, #0]
	}

	return ((current_tick - *last_time) >= 5) && !current_state;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b04      	cmp	r3, #4
 800215c:	d904      	bls.n	8002168 <is_switch_pressed_debounced+0x50>
 800215e:	7dfb      	ldrb	r3, [r7, #23]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <is_switch_pressed_debounced+0x50>
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <is_switch_pressed_debounced+0x52>
 8002168:	2300      	movs	r3, #0
 800216a:	b2db      	uxtb	r3, r3
}
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	HAL_GPIO_WritePin(FAULT_LED_GPIO_Port, FAULT_LED_Pin, 1);
 8002178:	2201      	movs	r2, #1
 800217a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800217e:	4803      	ldr	r0, [pc, #12]	@ (800218c <Error_Handler+0x18>)
 8002180:	f001 fdb6 	bl	8003cf0 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002184:	b672      	cpsid	i
}
 8002186:	bf00      	nop
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <Error_Handler+0x14>
 800218c:	48000800 	.word	0x48000800

08002190 <serial_communication_variable_init>:
 **********************************************************************************************/
/**
 * Zeroes the tx and rx buffers
 */
void serial_communication_variable_init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
	memset(tx_buffer, 0x00, MAX_COMM_BUFFER_SIZE);
 8002194:	2220      	movs	r2, #32
 8002196:	2100      	movs	r1, #0
 8002198:	4804      	ldr	r0, [pc, #16]	@ (80021ac <serial_communication_variable_init+0x1c>)
 800219a:	f007 f8d9 	bl	8009350 <memset>
	memset(rx_buffer, 0x00, MAX_COMM_BUFFER_SIZE);
 800219e:	2220      	movs	r2, #32
 80021a0:	2100      	movs	r1, #0
 80021a2:	4803      	ldr	r0, [pc, #12]	@ (80021b0 <serial_communication_variable_init+0x20>)
 80021a4:	f007 f8d4 	bl	8009350 <memset>
}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	2000028c 	.word	0x2000028c
 80021b0:	200002ac 	.word	0x200002ac

080021b4 <prepare_WRITE_packet>:
 *
 * @param buffer tx buffer pointer
 * @return total message length
 */
uint16_t prepare_WRITE_packet(uint8_t * buffer, uint8_t virtual_memory_address, uint32_t value)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b087      	sub	sp, #28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	460b      	mov	r3, r1
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	72fb      	strb	r3, [r7, #11]
	uint16_t packet_size = 7;
 80021c2:	2307      	movs	r3, #7
 80021c4:	82fb      	strh	r3, [r7, #22]
	ui32_to_ui8 conversion_union;

	conversion_union.ui32 = value;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	613b      	str	r3, [r7, #16]

	buffer[0] = COMMAND_WRITE;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2205      	movs	r2, #5
 80021ce:	701a      	strb	r2, [r3, #0]
	buffer[1] = packet_size;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	3301      	adds	r3, #1
 80021d4:	8afa      	ldrh	r2, [r7, #22]
 80021d6:	b2d2      	uxtb	r2, r2
 80021d8:	701a      	strb	r2, [r3, #0]
	buffer[2] = virtual_memory_address;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	3302      	adds	r3, #2
 80021de:	7afa      	ldrb	r2, [r7, #11]
 80021e0:	701a      	strb	r2, [r3, #0]
	buffer[3] = conversion_union.ui8[0];
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	3303      	adds	r3, #3
 80021e6:	7c3a      	ldrb	r2, [r7, #16]
 80021e8:	701a      	strb	r2, [r3, #0]
	buffer[4] = conversion_union.ui8[1];
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	3304      	adds	r3, #4
 80021ee:	7c7a      	ldrb	r2, [r7, #17]
 80021f0:	701a      	strb	r2, [r3, #0]
	buffer[5] = conversion_union.ui8[2];
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	3305      	adds	r3, #5
 80021f6:	7cba      	ldrb	r2, [r7, #18]
 80021f8:	701a      	strb	r2, [r3, #0]
	buffer[6] = conversion_union.ui8[3];
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	3306      	adds	r3, #6
 80021fe:	7cfa      	ldrb	r2, [r7, #19]
 8002200:	701a      	strb	r2, [r3, #0]
	return packet_size;
 8002202:	8afb      	ldrh	r3, [r7, #22]
}
 8002204:	4618      	mov	r0, r3
 8002206:	371c      	adds	r7, #28
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <read_data_from_WRITE_command>:
 * @param buffer pointer to the input buffer (it contains the received WRITE command)
 * @param read_address address at which the WRITE command is directed
 * @param data received uint32_t word
 */
void read_data_from_WRITE_command(uint8_t * buffer, uint8_t * read_address, uint32_t * data)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
	ui32_to_ui8 conversion_union;
	(*read_address) = buffer[2];
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	789a      	ldrb	r2, [r3, #2]
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	701a      	strb	r2, [r3, #0]
	conversion_union.ui8[0] = buffer[3];
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	78db      	ldrb	r3, [r3, #3]
 8002228:	753b      	strb	r3, [r7, #20]
	conversion_union.ui8[1] = buffer[4];
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	791b      	ldrb	r3, [r3, #4]
 800222e:	757b      	strb	r3, [r7, #21]
	conversion_union.ui8[2] = buffer[5];
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	795b      	ldrb	r3, [r3, #5]
 8002234:	75bb      	strb	r3, [r7, #22]
	conversion_union.ui8[3] = buffer[6];
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	799b      	ldrb	r3, [r3, #6]
 800223a:	75fb      	strb	r3, [r7, #23]
	(*data) = conversion_union.ui32;
 800223c:	697a      	ldr	r2, [r7, #20]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	601a      	str	r2, [r3, #0]

	return;
 8002242:	bf00      	nop
}
 8002244:	371c      	adds	r7, #28
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
	...

08002250 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002256:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <HAL_MspInit+0x44>)
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	4a0e      	ldr	r2, [pc, #56]	@ (8002294 <HAL_MspInit+0x44>)
 800225c:	f043 0301 	orr.w	r3, r3, #1
 8002260:	6193      	str	r3, [r2, #24]
 8002262:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <HAL_MspInit+0x44>)
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	607b      	str	r3, [r7, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800226e:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <HAL_MspInit+0x44>)
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	4a08      	ldr	r2, [pc, #32]	@ (8002294 <HAL_MspInit+0x44>)
 8002274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002278:	61d3      	str	r3, [r2, #28]
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <HAL_MspInit+0x44>)
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002282:	603b      	str	r3, [r7, #0]
 8002284:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002286:	2007      	movs	r0, #7
 8002288:	f001 fb1c 	bl	80038c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800228c:	bf00      	nop
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40021000 	.word	0x40021000

08002298 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08a      	sub	sp, #40	@ 0x28
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a0:	f107 0314 	add.w	r3, r7, #20
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	60da      	str	r2, [r3, #12]
 80022ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022b8:	d12c      	bne.n	8002314 <HAL_ADC_MspInit+0x7c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80022ba:	4b18      	ldr	r3, [pc, #96]	@ (800231c <HAL_ADC_MspInit+0x84>)
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	4a17      	ldr	r2, [pc, #92]	@ (800231c <HAL_ADC_MspInit+0x84>)
 80022c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022c4:	6153      	str	r3, [r2, #20]
 80022c6:	4b15      	ldr	r3, [pc, #84]	@ (800231c <HAL_ADC_MspInit+0x84>)
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ce:	613b      	str	r3, [r7, #16]
 80022d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d2:	4b12      	ldr	r3, [pc, #72]	@ (800231c <HAL_ADC_MspInit+0x84>)
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	4a11      	ldr	r2, [pc, #68]	@ (800231c <HAL_ADC_MspInit+0x84>)
 80022d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022dc:	6153      	str	r3, [r2, #20]
 80022de:	4b0f      	ldr	r3, [pc, #60]	@ (800231c <HAL_ADC_MspInit+0x84>)
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA4     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80022ea:	2311      	movs	r3, #17
 80022ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022ee:	2303      	movs	r3, #3
 80022f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f6:	f107 0314 	add.w	r3, r7, #20
 80022fa:	4619      	mov	r1, r3
 80022fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002300:	f001 fb6c 	bl	80039dc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002304:	2200      	movs	r2, #0
 8002306:	2100      	movs	r1, #0
 8002308:	2012      	movs	r0, #18
 800230a:	f001 fae6 	bl	80038da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800230e:	2012      	movs	r0, #18
 8002310:	f001 faff 	bl	8003912 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002314:	bf00      	nop
 8002316:	3728      	adds	r7, #40	@ 0x28
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40021000 	.word	0x40021000

08002320 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b08a      	sub	sp, #40	@ 0x28
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	605a      	str	r2, [r3, #4]
 8002332:	609a      	str	r2, [r3, #8]
 8002334:	60da      	str	r2, [r3, #12]
 8002336:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a1f      	ldr	r2, [pc, #124]	@ (80023bc <HAL_I2C_MspInit+0x9c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d138      	bne.n	80023b4 <HAL_I2C_MspInit+0x94>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002342:	4b1f      	ldr	r3, [pc, #124]	@ (80023c0 <HAL_I2C_MspInit+0xa0>)
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	4a1e      	ldr	r2, [pc, #120]	@ (80023c0 <HAL_I2C_MspInit+0xa0>)
 8002348:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800234c:	6153      	str	r3, [r2, #20]
 800234e:	4b1c      	ldr	r3, [pc, #112]	@ (80023c0 <HAL_I2C_MspInit+0xa0>)
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800235a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800235e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002360:	2312      	movs	r3, #18
 8002362:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002364:	2300      	movs	r3, #0
 8002366:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002368:	2303      	movs	r3, #3
 800236a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800236c:	2304      	movs	r3, #4
 800236e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	4619      	mov	r1, r3
 8002376:	4813      	ldr	r0, [pc, #76]	@ (80023c4 <HAL_I2C_MspInit+0xa4>)
 8002378:	f001 fb30 	bl	80039dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800237c:	4b10      	ldr	r3, [pc, #64]	@ (80023c0 <HAL_I2C_MspInit+0xa0>)
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	4a0f      	ldr	r2, [pc, #60]	@ (80023c0 <HAL_I2C_MspInit+0xa0>)
 8002382:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002386:	61d3      	str	r3, [r2, #28]
 8002388:	4b0d      	ldr	r3, [pc, #52]	@ (80023c0 <HAL_I2C_MspInit+0xa0>)
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002394:	2200      	movs	r2, #0
 8002396:	2100      	movs	r1, #0
 8002398:	201f      	movs	r0, #31
 800239a:	f001 fa9e 	bl	80038da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800239e:	201f      	movs	r0, #31
 80023a0:	f001 fab7 	bl	8003912 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80023a4:	2200      	movs	r2, #0
 80023a6:	2100      	movs	r1, #0
 80023a8:	2020      	movs	r0, #32
 80023aa:	f001 fa96 	bl	80038da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80023ae:	2020      	movs	r0, #32
 80023b0:	f001 faaf 	bl	8003912 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80023b4:	bf00      	nop
 80023b6:	3728      	adds	r7, #40	@ 0x28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40005400 	.word	0x40005400
 80023c0:	40021000 	.word	0x40021000
 80023c4:	48000400 	.word	0x48000400

080023c8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002400 <HAL_TIM_PWM_MspInit+0x38>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d10b      	bne.n	80023f2 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023da:	4b0a      	ldr	r3, [pc, #40]	@ (8002404 <HAL_TIM_PWM_MspInit+0x3c>)
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	4a09      	ldr	r2, [pc, #36]	@ (8002404 <HAL_TIM_PWM_MspInit+0x3c>)
 80023e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80023e4:	6193      	str	r3, [r2, #24]
 80023e6:	4b07      	ldr	r3, [pc, #28]	@ (8002404 <HAL_TIM_PWM_MspInit+0x3c>)
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80023f2:	bf00      	nop
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	40012c00 	.word	0x40012c00
 8002404:	40021000 	.word	0x40021000

08002408 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08a      	sub	sp, #40	@ 0x28
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002410:	f107 0314 	add.w	r3, r7, #20
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002428:	d128      	bne.n	800247c <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800242a:	4b16      	ldr	r3, [pc, #88]	@ (8002484 <HAL_TIM_Encoder_MspInit+0x7c>)
 800242c:	69db      	ldr	r3, [r3, #28]
 800242e:	4a15      	ldr	r2, [pc, #84]	@ (8002484 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002430:	f043 0301 	orr.w	r3, r3, #1
 8002434:	61d3      	str	r3, [r2, #28]
 8002436:	4b13      	ldr	r3, [pc, #76]	@ (8002484 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	613b      	str	r3, [r7, #16]
 8002440:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002442:	4b10      	ldr	r3, [pc, #64]	@ (8002484 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	4a0f      	ldr	r2, [pc, #60]	@ (8002484 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002448:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800244c:	6153      	str	r3, [r2, #20]
 800244e:	4b0d      	ldr	r3, [pc, #52]	@ (8002484 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800245a:	2322      	movs	r3, #34	@ 0x22
 800245c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245e:	2302      	movs	r3, #2
 8002460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002462:	2301      	movs	r3, #1
 8002464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002466:	2300      	movs	r3, #0
 8002468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800246a:	2301      	movs	r3, #1
 800246c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246e:	f107 0314 	add.w	r3, r7, #20
 8002472:	4619      	mov	r1, r3
 8002474:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002478:	f001 fab0 	bl	80039dc <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800247c:	bf00      	nop
 800247e:	3728      	adds	r7, #40	@ 0x28
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40021000 	.word	0x40021000

08002488 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b088      	sub	sp, #32
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002490:	f107 030c 	add.w	r3, r7, #12
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	60da      	str	r2, [r3, #12]
 800249e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a11      	ldr	r2, [pc, #68]	@ (80024ec <HAL_TIM_MspPostInit+0x64>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d11b      	bne.n	80024e2 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024aa:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <HAL_TIM_MspPostInit+0x68>)
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	4a10      	ldr	r2, [pc, #64]	@ (80024f0 <HAL_TIM_MspPostInit+0x68>)
 80024b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80024b4:	6153      	str	r3, [r2, #20]
 80024b6:	4b0e      	ldr	r3, [pc, #56]	@ (80024f0 <HAL_TIM_MspPostInit+0x68>)
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024c2:	2303      	movs	r3, #3
 80024c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c6:	2302      	movs	r3, #2
 80024c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ce:	2300      	movs	r3, #0
 80024d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80024d2:	2302      	movs	r3, #2
 80024d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024d6:	f107 030c 	add.w	r3, r7, #12
 80024da:	4619      	mov	r1, r3
 80024dc:	4805      	ldr	r0, [pc, #20]	@ (80024f4 <HAL_TIM_MspPostInit+0x6c>)
 80024de:	f001 fa7d 	bl	80039dc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80024e2:	bf00      	nop
 80024e4:	3720      	adds	r7, #32
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40012c00 	.word	0x40012c00
 80024f0:	40021000 	.word	0x40021000
 80024f4:	48000800 	.word	0x48000800

080024f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024fc:	bf00      	nop
 80024fe:	e7fd      	b.n	80024fc <NMI_Handler+0x4>

08002500 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <HardFault_Handler+0x4>

08002508 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800250c:	bf00      	nop
 800250e:	e7fd      	b.n	800250c <MemManage_Handler+0x4>

08002510 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002514:	bf00      	nop
 8002516:	e7fd      	b.n	8002514 <BusFault_Handler+0x4>

08002518 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800251c:	bf00      	nop
 800251e:	e7fd      	b.n	800251c <UsageFault_Handler+0x4>

08002520 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800252e:	b480      	push	{r7}
 8002530:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002540:	bf00      	nop
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr

0800254a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800254e:	f000 f8ad 	bl	80026ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800255c:	4802      	ldr	r0, [pc, #8]	@ (8002568 <ADC1_IRQHandler+0x10>)
 800255e:	f000 fb29 	bl	8002bb4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	20000118 	.word	0x20000118

0800256c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LIMA_Pin);
 8002570:	2020      	movs	r0, #32
 8002572:	f001 fbef 	bl	8003d54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LIMB_Pin);
 8002576:	2040      	movs	r0, #64	@ 0x40
 8002578:	f001 fbec 	bl	8003d54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800257c:	bf00      	nop
 800257e:	bd80      	pop	{r7, pc}

08002580 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002584:	4802      	ldr	r0, [pc, #8]	@ (8002590 <I2C1_EV_IRQHandler+0x10>)
 8002586:	f001 fe1d 	bl	80041c4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	20000168 	.word	0x20000168

08002594 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002598:	4802      	ldr	r0, [pc, #8]	@ (80025a4 <I2C1_ER_IRQHandler+0x10>)
 800259a:	f001 fe2d 	bl	80041f8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000168 	.word	0x20000168

080025a8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025ac:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <SystemInit+0x20>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b2:	4a05      	ldr	r2, [pc, #20]	@ (80025c8 <SystemInit+0x20>)
 80025b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80025cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002604 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80025d0:	f7ff ffea 	bl	80025a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025d4:	480c      	ldr	r0, [pc, #48]	@ (8002608 <LoopForever+0x6>)
  ldr r1, =_edata
 80025d6:	490d      	ldr	r1, [pc, #52]	@ (800260c <LoopForever+0xa>)
  ldr r2, =_sidata
 80025d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002610 <LoopForever+0xe>)
  movs r3, #0
 80025da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025dc:	e002      	b.n	80025e4 <LoopCopyDataInit>

080025de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e2:	3304      	adds	r3, #4

080025e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e8:	d3f9      	bcc.n	80025de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002618 <LoopForever+0x16>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f0:	e001      	b.n	80025f6 <LoopFillZerobss>

080025f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f4:	3204      	adds	r2, #4

080025f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f8:	d3fb      	bcc.n	80025f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025fa:	f006 feb7 	bl	800936c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025fe:	f7fe fe49 	bl	8001294 <main>

08002602 <LoopForever>:

LoopForever:
    b LoopForever
 8002602:	e7fe      	b.n	8002602 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002604:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800260c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002610:	08009478 	.word	0x08009478
  ldr r2, =_sbss
 8002614:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002618:	20000408 	.word	0x20000408

0800261c <CAN_RX1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800261c:	e7fe      	b.n	800261c <CAN_RX1_IRQHandler>
	...

08002620 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002624:	4b08      	ldr	r3, [pc, #32]	@ (8002648 <HAL_Init+0x28>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a07      	ldr	r2, [pc, #28]	@ (8002648 <HAL_Init+0x28>)
 800262a:	f043 0310 	orr.w	r3, r3, #16
 800262e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002630:	2003      	movs	r0, #3
 8002632:	f001 f947 	bl	80038c4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002636:	2000      	movs	r0, #0
 8002638:	f000 f808 	bl	800264c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800263c:	f7ff fe08 	bl	8002250 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40022000 	.word	0x40022000

0800264c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002654:	4b12      	ldr	r3, [pc, #72]	@ (80026a0 <HAL_InitTick+0x54>)
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4b12      	ldr	r3, [pc, #72]	@ (80026a4 <HAL_InitTick+0x58>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	4619      	mov	r1, r3
 800265e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002662:	fbb3 f3f1 	udiv	r3, r3, r1
 8002666:	fbb2 f3f3 	udiv	r3, r2, r3
 800266a:	4618      	mov	r0, r3
 800266c:	f001 f95f 	bl	800392e <HAL_SYSTICK_Config>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e00e      	b.n	8002698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b0f      	cmp	r3, #15
 800267e:	d80a      	bhi.n	8002696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002680:	2200      	movs	r2, #0
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	f04f 30ff 	mov.w	r0, #4294967295
 8002688:	f001 f927 	bl	80038da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800268c:	4a06      	ldr	r2, [pc, #24]	@ (80026a8 <HAL_InitTick+0x5c>)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	e000      	b.n	8002698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
}
 8002698:	4618      	mov	r0, r3
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	2000000c 	.word	0x2000000c
 80026a4:	20000014 	.word	0x20000014
 80026a8:	20000010 	.word	0x20000010

080026ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026b0:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <HAL_IncTick+0x20>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	461a      	mov	r2, r3
 80026b6:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <HAL_IncTick+0x24>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4413      	add	r3, r2
 80026bc:	4a04      	ldr	r2, [pc, #16]	@ (80026d0 <HAL_IncTick+0x24>)
 80026be:	6013      	str	r3, [r2, #0]
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	20000014 	.word	0x20000014
 80026d0:	200002cc 	.word	0x200002cc

080026d4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return uwTick;  
 80026d8:	4b03      	ldr	r3, [pc, #12]	@ (80026e8 <HAL_GetTick+0x14>)
 80026da:	681b      	ldr	r3, [r3, #0]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	200002cc 	.word	0x200002cc

080026ec <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026f4:	f7ff ffee 	bl	80026d4 <HAL_GetTick>
 80026f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002704:	d005      	beq.n	8002712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002706:	4b0a      	ldr	r3, [pc, #40]	@ (8002730 <HAL_Delay+0x44>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	461a      	mov	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4413      	add	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002712:	bf00      	nop
 8002714:	f7ff ffde 	bl	80026d4 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	429a      	cmp	r2, r3
 8002722:	d8f7      	bhi.n	8002714 <HAL_Delay+0x28>
  {
  }
}
 8002724:	bf00      	nop
 8002726:	bf00      	nop
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000014 	.word	0x20000014

08002734 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b09a      	sub	sp, #104	@ 0x68
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002764:	2300      	movs	r3, #0
 8002766:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800276a:	2300      	movs	r3, #0
 800276c:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 800276e:	2300      	movs	r3, #0
 8002770:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e169      	b.n	8002a50 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	f003 0310 	and.w	r3, r3, #16
 800278a:	2b00      	cmp	r3, #0
 800278c:	d176      	bne.n	800287c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	2b00      	cmp	r3, #0
 8002794:	d152      	bne.n	800283c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff fd71 	bl	8002298 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d13b      	bne.n	800283c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f000 ff47 	bl	8003658 <ADC_Disable>
 80027ca:	4603      	mov	r3, r0
 80027cc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d12f      	bne.n	800283c <HAL_ADC_Init+0xe0>
 80027dc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d12b      	bne.n	800283c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80027ec:	f023 0302 	bic.w	r3, r3, #2
 80027f0:	f043 0202 	orr.w	r2, r3, #2
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689a      	ldr	r2, [r3, #8]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002806:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689a      	ldr	r2, [r3, #8]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002816:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002818:	4b8f      	ldr	r3, [pc, #572]	@ (8002a58 <HAL_ADC_Init+0x2fc>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a8f      	ldr	r2, [pc, #572]	@ (8002a5c <HAL_ADC_Init+0x300>)
 800281e:	fba2 2303 	umull	r2, r3, r2, r3
 8002822:	0c9a      	lsrs	r2, r3, #18
 8002824:	4613      	mov	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800282e:	e002      	b.n	8002836 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	3b01      	subs	r3, #1
 8002834:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1f9      	bne.n	8002830 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d007      	beq.n	800285a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002854:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002858:	d110      	bne.n	800287c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	f023 0312 	bic.w	r3, r3, #18
 8002862:	f043 0210 	orr.w	r2, r3, #16
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	f043 0201 	orr.w	r2, r3, #1
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002880:	f003 0310 	and.w	r3, r3, #16
 8002884:	2b00      	cmp	r3, #0
 8002886:	f040 80d6 	bne.w	8002a36 <HAL_ADC_Init+0x2da>
 800288a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800288e:	2b00      	cmp	r3, #0
 8002890:	f040 80d1 	bne.w	8002a36 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f040 80c9 	bne.w	8002a36 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80028ac:	f043 0202 	orr.w	r2, r3, #2
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002a60 <HAL_ADC_Init+0x304>)
 80028b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028b8:	2300      	movs	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 0303 	and.w	r3, r3, #3
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d108      	bne.n	80028dc <HAL_ADC_Init+0x180>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d101      	bne.n	80028dc <HAL_ADC_Init+0x180>
 80028d8:	2301      	movs	r3, #1
 80028da:	e000      	b.n	80028de <HAL_ADC_Init+0x182>
 80028dc:	2300      	movs	r3, #0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d11c      	bne.n	800291c <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80028e2:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d010      	beq.n	800290a <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d107      	bne.n	8002904 <HAL_ADC_Init+0x1a8>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d101      	bne.n	8002904 <HAL_ADC_Init+0x1a8>
 8002900:	2301      	movs	r3, #1
 8002902:	e000      	b.n	8002906 <HAL_ADC_Init+0x1aa>
 8002904:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002906:	2b00      	cmp	r3, #0
 8002908:	d108      	bne.n	800291c <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800290a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	431a      	orrs	r2, r3
 8002918:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800291a:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	7e5b      	ldrb	r3, [r3, #25]
 8002920:	035b      	lsls	r3, r3, #13
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002926:	2a01      	cmp	r2, #1
 8002928:	d002      	beq.n	8002930 <HAL_ADC_Init+0x1d4>
 800292a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800292e:	e000      	b.n	8002932 <HAL_ADC_Init+0x1d6>
 8002930:	2200      	movs	r2, #0
 8002932:	431a      	orrs	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	431a      	orrs	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	4313      	orrs	r3, r2
 8002940:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002942:	4313      	orrs	r3, r2
 8002944:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d11b      	bne.n	8002988 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	7e5b      	ldrb	r3, [r3, #25]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d109      	bne.n	800296c <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295c:	3b01      	subs	r3, #1
 800295e:	045a      	lsls	r2, r3, #17
 8002960:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002962:	4313      	orrs	r3, r2
 8002964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002968:	663b      	str	r3, [r7, #96]	@ 0x60
 800296a:	e00d      	b.n	8002988 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002970:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002974:	f043 0220 	orr.w	r2, r3, #32
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002980:	f043 0201 	orr.w	r2, r3, #1
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298c:	2b01      	cmp	r3, #1
 800298e:	d007      	beq.n	80029a0 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002998:	4313      	orrs	r3, r2
 800299a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800299c:	4313      	orrs	r3, r2
 800299e:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 030c 	and.w	r3, r3, #12
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d114      	bne.n	80029d8 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029bc:	f023 0302 	bic.w	r3, r3, #2
 80029c0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	7e1b      	ldrb	r3, [r3, #24]
 80029c6:	039a      	lsls	r2, r3, #14
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	4313      	orrs	r3, r2
 80029d2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80029d4:	4313      	orrs	r3, r2
 80029d6:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68da      	ldr	r2, [r3, #12]
 80029de:	4b21      	ldr	r3, [pc, #132]	@ (8002a64 <HAL_ADC_Init+0x308>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80029e8:	430b      	orrs	r3, r1
 80029ea:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	691b      	ldr	r3, [r3, #16]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d10c      	bne.n	8002a0e <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f023 010f 	bic.w	r1, r3, #15
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	69db      	ldr	r3, [r3, #28]
 8002a02:	1e5a      	subs	r2, r3, #1
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a0c:	e007      	b.n	8002a1e <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 020f 	bic.w	r2, r2, #15
 8002a1c:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	f023 0303 	bic.w	r3, r3, #3
 8002a2c:	f043 0201 	orr.w	r2, r3, #1
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a34:	e00a      	b.n	8002a4c <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3a:	f023 0312 	bic.w	r3, r3, #18
 8002a3e:	f043 0210 	orr.w	r2, r3, #16
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002a46:	2301      	movs	r3, #1
 8002a48:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002a4c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3768      	adds	r7, #104	@ 0x68
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	2000000c 	.word	0x2000000c
 8002a5c:	431bde83 	.word	0x431bde83
 8002a60:	50000300 	.word	0x50000300
 8002a64:	fff0c007 	.word	0xfff0c007

08002a68 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f003 0304 	and.w	r3, r3, #4
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f040 8083 	bne.w	8002b8a <HAL_ADC_Start_IT+0x122>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d101      	bne.n	8002a92 <HAL_ADC_Start_IT+0x2a>
 8002a8e:	2302      	movs	r3, #2
 8002a90:	e07e      	b.n	8002b90 <HAL_ADC_Start_IT+0x128>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 fd78 	bl	8003590 <ADC_Enable>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d16a      	bne.n	8002b80 <HAL_ADC_Start_IT+0x118>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ab2:	f023 0301 	bic.w	r3, r3, #1
 8002ab6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	641a      	str	r2, [r3, #64]	@ 0x40
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d007      	beq.n	8002ae8 <HAL_ADC_Start_IT+0x80>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002adc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ae0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	641a      	str	r2, [r3, #64]	@ 0x40
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002af0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002af4:	d106      	bne.n	8002b04 <HAL_ADC_Start_IT+0x9c>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afa:	f023 0206 	bic.w	r2, r3, #6
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b02:	e002      	b.n	8002b0a <HAL_ADC_Start_IT+0xa2>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	221c      	movs	r2, #28
 8002b18:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	2b08      	cmp	r3, #8
 8002b20:	d110      	bne.n	8002b44 <HAL_ADC_Start_IT+0xdc>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f022 0204 	bic.w	r2, r2, #4
 8002b30:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f042 0208 	orr.w	r2, r2, #8
 8002b40:	605a      	str	r2, [r3, #4]
          break;
 8002b42:	e008      	b.n	8002b56 <HAL_ADC_Start_IT+0xee>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 020c 	orr.w	r2, r2, #12
 8002b52:	605a      	str	r2, [r3, #4]
          break;
 8002b54:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d107      	bne.n	8002b6e <HAL_ADC_Start_IT+0x106>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 0210 	bic.w	r2, r2, #16
 8002b6c:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f042 0204 	orr.w	r2, r2, #4
 8002b7c:	609a      	str	r2, [r3, #8]
 8002b7e:	e006      	b.n	8002b8e <HAL_ADC_Start_IT+0x126>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8002b88:	e001      	b.n	8002b8e <HAL_ADC_Start_IT+0x126>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
	...

08002bb4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	f003 0304 	and.w	r3, r3, #4
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d004      	beq.n	8002bec <HAL_ADC_IRQHandler+0x38>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d109      	bne.n	8002c00 <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d05a      	beq.n	8002cac <HAL_ADC_IRQHandler+0xf8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f003 0308 	and.w	r3, r3, #8
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d055      	beq.n	8002cac <HAL_ADC_IRQHandler+0xf8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c04:	f003 0310 	and.w	r3, r3, #16
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d105      	bne.n	8002c18 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c10:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d137      	bne.n	8002c9e <HAL_ADC_IRQHandler+0xea>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d132      	bne.n	8002c9e <HAL_ADC_IRQHandler+0xea>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d02d      	beq.n	8002c9e <HAL_ADC_IRQHandler+0xea>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d11a      	bne.n	8002c86 <HAL_ADC_IRQHandler+0xd2>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 020c 	bic.w	r2, r2, #12
 8002c5e:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d112      	bne.n	8002c9e <HAL_ADC_IRQHandler+0xea>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7c:	f043 0201 	orr.w	r2, r3, #1
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c84:	e00b      	b.n	8002c9e <HAL_ADC_IRQHandler+0xea>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f043 0210 	orr.w	r2, r3, #16
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c96:	f043 0201 	orr.w	r2, r3, #1
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7fe ff80 	bl	8001ba4 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	220c      	movs	r2, #12
 8002caa:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d004      	beq.n	8002cc0 <HAL_ADC_IRQHandler+0x10c>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f003 0320 	and.w	r3, r3, #32
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d109      	bne.n	8002cd4 <HAL_ADC_IRQHandler+0x120>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d069      	beq.n	8002d9e <HAL_ADC_IRQHandler+0x1ea>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d064      	beq.n	8002d9e <HAL_ADC_IRQHandler+0x1ea>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d14c      	bne.n	8002d90 <HAL_ADC_IRQHandler+0x1dc>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00b      	beq.n	8002d18 <HAL_ADC_IRQHandler+0x164>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d140      	bne.n	8002d90 <HAL_ADC_IRQHandler+0x1dc>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d13b      	bne.n	8002d90 <HAL_ADC_IRQHandler+0x1dc>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d036      	beq.n	8002d90 <HAL_ADC_IRQHandler+0x1dc>
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d12d      	bne.n	8002d90 <HAL_ADC_IRQHandler+0x1dc>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 0308 	and.w	r3, r3, #8
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d11a      	bne.n	8002d78 <HAL_ADC_IRQHandler+0x1c4>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d50:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d56:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d112      	bne.n	8002d90 <HAL_ADC_IRQHandler+0x1dc>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6e:	f043 0201 	orr.w	r2, r3, #1
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d76:	e00b      	b.n	8002d90 <HAL_ADC_IRQHandler+0x1dc>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	f043 0210 	orr.w	r2, r3, #16
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d88:	f043 0201 	orr.w	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f923 	bl	8002fdc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2260      	movs	r2, #96	@ 0x60
 8002d9c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d011      	beq.n	8002dcc <HAL_ADC_IRQHandler+0x218>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00c      	beq.n	8002dcc <HAL_ADC_IRQHandler+0x218>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7ff fcb8 	bl	8002734 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2280      	movs	r2, #128	@ 0x80
 8002dca:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d012      	beq.n	8002dfc <HAL_ADC_IRQHandler+0x248>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00d      	beq.n	8002dfc <HAL_ADC_IRQHandler+0x248>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f000 f909 	bl	8003004 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dfa:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d012      	beq.n	8002e2c <HAL_ADC_IRQHandler+0x278>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00d      	beq.n	8002e2c <HAL_ADC_IRQHandler+0x278>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e14:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 f8fb 	bl	8003018 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e2a:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	f003 0310 	and.w	r3, r3, #16
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d03b      	beq.n	8002eae <HAL_ADC_IRQHandler+0x2fa>
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f003 0310 	and.w	r3, r3, #16
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d036      	beq.n	8002eae <HAL_ADC_IRQHandler+0x2fa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d102      	bne.n	8002e4e <HAL_ADC_IRQHandler+0x29a>
    {
      overrun_error = 1U;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	61fb      	str	r3, [r7, #28]
 8002e4c:	e019      	b.n	8002e82 <HAL_ADC_IRQHandler+0x2ce>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e4e:	4b29      	ldr	r3, [pc, #164]	@ (8002ef4 <HAL_ADC_IRQHandler+0x340>)
 8002e50:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 031f 	and.w	r3, r3, #31
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d109      	bne.n	8002e72 <HAL_ADC_IRQHandler+0x2be>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f003 0301 	and.w	r3, r3, #1
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d10a      	bne.n	8002e82 <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	61fb      	str	r3, [r7, #28]
 8002e70:	e007      	b.n	8002e82 <HAL_ADC_IRQHandler+0x2ce>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 8002e7e:	2301      	movs	r3, #1
 8002e80:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d10e      	bne.n	8002ea6 <HAL_ADC_IRQHandler+0x2f2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e98:	f043 0202 	orr.w	r2, r3, #2
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7ff fc51 	bl	8002748 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2210      	movs	r2, #16
 8002eac:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d018      	beq.n	8002eea <HAL_ADC_IRQHandler+0x336>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d013      	beq.n	8002eea <HAL_ADC_IRQHandler+0x336>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed2:	f043 0208 	orr.w	r2, r3, #8
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ee2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 f883 	bl	8002ff0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002eea:	bf00      	nop
 8002eec:	3720      	adds	r7, #32
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	50000300 	.word	0x50000300

08002ef8 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d101      	bne.n	8002f14 <HAL_ADCEx_Calibration_Start+0x1c>
 8002f10:	2302      	movs	r3, #2
 8002f12:	e05f      	b.n	8002fd4 <HAL_ADCEx_Calibration_Start+0xdc>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 fb9b 	bl	8003658 <ADC_Disable>
 8002f22:	4603      	mov	r3, r0
 8002f24:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d14e      	bne.n	8002fca <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8002f40:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d107      	bne.n	8002f58 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002f56:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689a      	ldr	r2, [r3, #8]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002f66:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002f68:	f7ff fbb4 	bl	80026d4 <HAL_GetTick>
 8002f6c:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002f6e:	e01c      	b.n	8002faa <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002f70:	f7ff fbb0 	bl	80026d4 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b0a      	cmp	r3, #10
 8002f7c:	d915      	bls.n	8002faa <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002f88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f8c:	d10d      	bne.n	8002faa <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f92:	f023 0312 	bic.w	r3, r3, #18
 8002f96:	f043 0210 	orr.w	r2, r3, #16
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e014      	b.n	8002fd4 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002fb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002fb8:	d0da      	beq.n	8002f70 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbe:	f023 0303 	bic.w	r3, r3, #3
 8002fc2:	f043 0201 	orr.w	r2, r3, #1
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3710      	adds	r7, #16
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8002ff8:	bf00      	nop
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800302c:	b480      	push	{r7}
 800302e:	b09b      	sub	sp, #108	@ 0x6c
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003036:	2300      	movs	r3, #0
 8003038:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_ADC_ConfigChannel+0x22>
 800304a:	2302      	movs	r3, #2
 800304c:	e295      	b.n	800357a <HAL_ADC_ConfigChannel+0x54e>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	f040 8279 	bne.w	8003558 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b04      	cmp	r3, #4
 800306c:	d81c      	bhi.n	80030a8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	4613      	mov	r3, r2
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	4413      	add	r3, r2
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	461a      	mov	r2, r3
 8003082:	231f      	movs	r3, #31
 8003084:	4093      	lsls	r3, r2
 8003086:	43db      	mvns	r3, r3
 8003088:	4019      	ands	r1, r3
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	6818      	ldr	r0, [r3, #0]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	4613      	mov	r3, r2
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	4413      	add	r3, r2
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	fa00 f203 	lsl.w	r2, r0, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80030a6:	e063      	b.n	8003170 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	2b09      	cmp	r3, #9
 80030ae:	d81e      	bhi.n	80030ee <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	4413      	add	r3, r2
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	3b1e      	subs	r3, #30
 80030c4:	221f      	movs	r2, #31
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43db      	mvns	r3, r3
 80030cc:	4019      	ands	r1, r3
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	6818      	ldr	r0, [r3, #0]
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	4613      	mov	r3, r2
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	4413      	add	r3, r2
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	3b1e      	subs	r3, #30
 80030e0:	fa00 f203 	lsl.w	r2, r0, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80030ec:	e040      	b.n	8003170 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b0e      	cmp	r3, #14
 80030f4:	d81e      	bhi.n	8003134 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	4613      	mov	r3, r2
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	4413      	add	r3, r2
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	3b3c      	subs	r3, #60	@ 0x3c
 800310a:	221f      	movs	r2, #31
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	4019      	ands	r1, r3
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	6818      	ldr	r0, [r3, #0]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685a      	ldr	r2, [r3, #4]
 800311c:	4613      	mov	r3, r2
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	4413      	add	r3, r2
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	3b3c      	subs	r3, #60	@ 0x3c
 8003126:	fa00 f203 	lsl.w	r2, r0, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	639a      	str	r2, [r3, #56]	@ 0x38
 8003132:	e01d      	b.n	8003170 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	4613      	mov	r3, r2
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	4413      	add	r3, r2
 8003144:	005b      	lsls	r3, r3, #1
 8003146:	3b5a      	subs	r3, #90	@ 0x5a
 8003148:	221f      	movs	r2, #31
 800314a:	fa02 f303 	lsl.w	r3, r2, r3
 800314e:	43db      	mvns	r3, r3
 8003150:	4019      	ands	r1, r3
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685a      	ldr	r2, [r3, #4]
 800315a:	4613      	mov	r3, r2
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	4413      	add	r3, r2
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	3b5a      	subs	r3, #90	@ 0x5a
 8003164:	fa00 f203 	lsl.w	r2, r0, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 030c 	and.w	r3, r3, #12
 800317a:	2b00      	cmp	r3, #0
 800317c:	f040 80e5 	bne.w	800334a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2b09      	cmp	r3, #9
 8003186:	d91c      	bls.n	80031c2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6999      	ldr	r1, [r3, #24]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4613      	mov	r3, r2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	4413      	add	r3, r2
 8003198:	3b1e      	subs	r3, #30
 800319a:	2207      	movs	r2, #7
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	43db      	mvns	r3, r3
 80031a2:	4019      	ands	r1, r3
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	6898      	ldr	r0, [r3, #8]
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	4613      	mov	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4413      	add	r3, r2
 80031b2:	3b1e      	subs	r3, #30
 80031b4:	fa00 f203 	lsl.w	r2, r0, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	619a      	str	r2, [r3, #24]
 80031c0:	e019      	b.n	80031f6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	6959      	ldr	r1, [r3, #20]
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	4613      	mov	r3, r2
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	4413      	add	r3, r2
 80031d2:	2207      	movs	r2, #7
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	4019      	ands	r1, r3
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	6898      	ldr	r0, [r3, #8]
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	4613      	mov	r3, r2
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	4413      	add	r3, r2
 80031ea:	fa00 f203 	lsl.w	r2, r0, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	695a      	ldr	r2, [r3, #20]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	08db      	lsrs	r3, r3, #3
 8003202:	f003 0303 	and.w	r3, r3, #3
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	3b01      	subs	r3, #1
 8003214:	2b03      	cmp	r3, #3
 8003216:	d84f      	bhi.n	80032b8 <HAL_ADC_ConfigChannel+0x28c>
 8003218:	a201      	add	r2, pc, #4	@ (adr r2, 8003220 <HAL_ADC_ConfigChannel+0x1f4>)
 800321a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321e:	bf00      	nop
 8003220:	08003231 	.word	0x08003231
 8003224:	08003253 	.word	0x08003253
 8003228:	08003275 	.word	0x08003275
 800322c:	08003297 	.word	0x08003297
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003236:	4b97      	ldr	r3, [pc, #604]	@ (8003494 <HAL_ADC_ConfigChannel+0x468>)
 8003238:	4013      	ands	r3, r2
 800323a:	683a      	ldr	r2, [r7, #0]
 800323c:	6812      	ldr	r2, [r2, #0]
 800323e:	0691      	lsls	r1, r2, #26
 8003240:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003242:	430a      	orrs	r2, r1
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800324e:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003250:	e07b      	b.n	800334a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003258:	4b8e      	ldr	r3, [pc, #568]	@ (8003494 <HAL_ADC_ConfigChannel+0x468>)
 800325a:	4013      	ands	r3, r2
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	6812      	ldr	r2, [r2, #0]
 8003260:	0691      	lsls	r1, r2, #26
 8003262:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003264:	430a      	orrs	r2, r1
 8003266:	431a      	orrs	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003270:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003272:	e06a      	b.n	800334a <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800327a:	4b86      	ldr	r3, [pc, #536]	@ (8003494 <HAL_ADC_ConfigChannel+0x468>)
 800327c:	4013      	ands	r3, r2
 800327e:	683a      	ldr	r2, [r7, #0]
 8003280:	6812      	ldr	r2, [r2, #0]
 8003282:	0691      	lsls	r1, r2, #26
 8003284:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003286:	430a      	orrs	r2, r1
 8003288:	431a      	orrs	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003292:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003294:	e059      	b.n	800334a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800329c:	4b7d      	ldr	r3, [pc, #500]	@ (8003494 <HAL_ADC_ConfigChannel+0x468>)
 800329e:	4013      	ands	r3, r2
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	0691      	lsls	r1, r2, #26
 80032a6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80032a8:	430a      	orrs	r2, r1
 80032aa:	431a      	orrs	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80032b4:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80032b6:	e048      	b.n	800334a <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	069b      	lsls	r3, r3, #26
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d107      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80032da:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	069b      	lsls	r3, r3, #26
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d107      	bne.n	8003300 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80032fe:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003306:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	069b      	lsls	r3, r3, #26
 8003310:	429a      	cmp	r2, r3
 8003312:	d107      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003322:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800332a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	069b      	lsls	r3, r3, #26
 8003334:	429a      	cmp	r2, r3
 8003336:	d107      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003346:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8003348:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f003 0303 	and.w	r3, r3, #3
 8003354:	2b01      	cmp	r3, #1
 8003356:	d108      	bne.n	800336a <HAL_ADC_ConfigChannel+0x33e>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b01      	cmp	r3, #1
 8003364:	d101      	bne.n	800336a <HAL_ADC_ConfigChannel+0x33e>
 8003366:	2301      	movs	r3, #1
 8003368:	e000      	b.n	800336c <HAL_ADC_ConfigChannel+0x340>
 800336a:	2300      	movs	r3, #0
 800336c:	2b00      	cmp	r3, #0
 800336e:	f040 80fe 	bne.w	800356e <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d00f      	beq.n	800339a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2201      	movs	r2, #1
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	43da      	mvns	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	400a      	ands	r2, r1
 8003394:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8003398:	e049      	b.n	800342e <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2201      	movs	r2, #1
 80033a8:	409a      	lsls	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	430a      	orrs	r2, r1
 80033b0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2b09      	cmp	r3, #9
 80033ba:	d91c      	bls.n	80033f6 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6999      	ldr	r1, [r3, #24]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	4613      	mov	r3, r2
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	4413      	add	r3, r2
 80033cc:	3b1b      	subs	r3, #27
 80033ce:	2207      	movs	r2, #7
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	4019      	ands	r1, r3
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	6898      	ldr	r0, [r3, #8]
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	4613      	mov	r3, r2
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	4413      	add	r3, r2
 80033e6:	3b1b      	subs	r3, #27
 80033e8:	fa00 f203 	lsl.w	r2, r0, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	430a      	orrs	r2, r1
 80033f2:	619a      	str	r2, [r3, #24]
 80033f4:	e01b      	b.n	800342e <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	6959      	ldr	r1, [r3, #20]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	1c5a      	adds	r2, r3, #1
 8003402:	4613      	mov	r3, r2
 8003404:	005b      	lsls	r3, r3, #1
 8003406:	4413      	add	r3, r2
 8003408:	2207      	movs	r2, #7
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43db      	mvns	r3, r3
 8003410:	4019      	ands	r1, r3
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	6898      	ldr	r0, [r3, #8]
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	4613      	mov	r3, r2
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	4413      	add	r3, r2
 8003422:	fa00 f203 	lsl.w	r2, r0, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800342e:	4b1a      	ldr	r3, [pc, #104]	@ (8003498 <HAL_ADC_ConfigChannel+0x46c>)
 8003430:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2b10      	cmp	r3, #16
 8003438:	d105      	bne.n	8003446 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800343a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003442:	2b00      	cmp	r3, #0
 8003444:	d014      	beq.n	8003470 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800344a:	2b11      	cmp	r3, #17
 800344c:	d105      	bne.n	800345a <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800344e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00a      	beq.n	8003470 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800345e:	2b12      	cmp	r3, #18
 8003460:	f040 8085 	bne.w	800356e <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003464:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800346c:	2b00      	cmp	r3, #0
 800346e:	d17e      	bne.n	800356e <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003470:	2300      	movs	r3, #0
 8003472:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d10c      	bne.n	800349c <HAL_ADC_ConfigChannel+0x470>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0301 	and.w	r3, r3, #1
 800348c:	2b01      	cmp	r3, #1
 800348e:	d105      	bne.n	800349c <HAL_ADC_ConfigChannel+0x470>
 8003490:	2301      	movs	r3, #1
 8003492:	e004      	b.n	800349e <HAL_ADC_ConfigChannel+0x472>
 8003494:	83fff000 	.word	0x83fff000
 8003498:	50000300 	.word	0x50000300
 800349c:	2300      	movs	r3, #0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d150      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80034a2:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d010      	beq.n	80034ca <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d107      	bne.n	80034c4 <HAL_ADC_ConfigChannel+0x498>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d101      	bne.n	80034c4 <HAL_ADC_ConfigChannel+0x498>
 80034c0:	2301      	movs	r3, #1
 80034c2:	e000      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x49a>
 80034c4:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d13c      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2b10      	cmp	r3, #16
 80034d0:	d11d      	bne.n	800350e <HAL_ADC_ConfigChannel+0x4e2>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034da:	d118      	bne.n	800350e <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80034dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80034e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034e6:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034e8:	4b27      	ldr	r3, [pc, #156]	@ (8003588 <HAL_ADC_ConfigChannel+0x55c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a27      	ldr	r2, [pc, #156]	@ (800358c <HAL_ADC_ConfigChannel+0x560>)
 80034ee:	fba2 2303 	umull	r2, r3, r2, r3
 80034f2:	0c9a      	lsrs	r2, r3, #18
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034fe:	e002      	b.n	8003506 <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	3b01      	subs	r3, #1
 8003504:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1f9      	bne.n	8003500 <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800350c:	e02e      	b.n	800356c <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2b11      	cmp	r3, #17
 8003514:	d10b      	bne.n	800352e <HAL_ADC_ConfigChannel+0x502>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800351e:	d106      	bne.n	800352e <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003520:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8003528:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800352a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800352c:	e01e      	b.n	800356c <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2b12      	cmp	r3, #18
 8003534:	d11a      	bne.n	800356c <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003536:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800353e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003540:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003542:	e013      	b.n	800356c <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003548:	f043 0220 	orr.w	r2, r3, #32
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8003556:	e00a      	b.n	800356e <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355c:	f043 0220 	orr.w	r2, r3, #32
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800356a:	e000      	b.n	800356e <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800356c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003576:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800357a:	4618      	mov	r0, r3
 800357c:	376c      	adds	r7, #108	@ 0x6c
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	2000000c 	.word	0x2000000c
 800358c:	431bde83 	.word	0x431bde83

08003590 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003598:	2300      	movs	r3, #0
 800359a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 0303 	and.w	r3, r3, #3
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d108      	bne.n	80035bc <ADC_Enable+0x2c>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d101      	bne.n	80035bc <ADC_Enable+0x2c>
 80035b8:	2301      	movs	r3, #1
 80035ba:	e000      	b.n	80035be <ADC_Enable+0x2e>
 80035bc:	2300      	movs	r3, #0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d143      	bne.n	800364a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	4b22      	ldr	r3, [pc, #136]	@ (8003654 <ADC_Enable+0xc4>)
 80035ca:	4013      	ands	r3, r2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00d      	beq.n	80035ec <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d4:	f043 0210 	orr.w	r2, r3, #16
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e0:	f043 0201 	orr.w	r2, r3, #1
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e02f      	b.n	800364c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0201 	orr.w	r2, r2, #1
 80035fa:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80035fc:	f7ff f86a 	bl	80026d4 <HAL_GetTick>
 8003600:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003602:	e01b      	b.n	800363c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003604:	f7ff f866 	bl	80026d4 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d914      	bls.n	800363c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	2b01      	cmp	r3, #1
 800361e:	d00d      	beq.n	800363c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003624:	f043 0210 	orr.w	r2, r3, #16
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003630:	f043 0201 	orr.w	r2, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e007      	b.n	800364c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b01      	cmp	r3, #1
 8003648:	d1dc      	bne.n	8003604 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	8000003f 	.word	0x8000003f

08003658 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003660:	2300      	movs	r3, #0
 8003662:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 0303 	and.w	r3, r3, #3
 800366e:	2b01      	cmp	r3, #1
 8003670:	d108      	bne.n	8003684 <ADC_Disable+0x2c>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b01      	cmp	r3, #1
 800367e:	d101      	bne.n	8003684 <ADC_Disable+0x2c>
 8003680:	2301      	movs	r3, #1
 8003682:	e000      	b.n	8003686 <ADC_Disable+0x2e>
 8003684:	2300      	movs	r3, #0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d047      	beq.n	800371a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 030d 	and.w	r3, r3, #13
 8003694:	2b01      	cmp	r3, #1
 8003696:	d10f      	bne.n	80036b8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689a      	ldr	r2, [r3, #8]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 0202 	orr.w	r2, r2, #2
 80036a6:	609a      	str	r2, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2203      	movs	r2, #3
 80036ae:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80036b0:	f7ff f810 	bl	80026d4 <HAL_GetTick>
 80036b4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036b6:	e029      	b.n	800370c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036bc:	f043 0210 	orr.w	r2, r3, #16
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c8:	f043 0201 	orr.w	r2, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e023      	b.n	800371c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036d4:	f7fe fffe 	bl	80026d4 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d914      	bls.n	800370c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d10d      	bne.n	800370c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f4:	f043 0210 	orr.w	r2, r3, #16
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003700:	f043 0201 	orr.w	r2, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e007      	b.n	800371c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b01      	cmp	r3, #1
 8003718:	d0dc      	beq.n	80036d4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003734:	4b0c      	ldr	r3, [pc, #48]	@ (8003768 <__NVIC_SetPriorityGrouping+0x44>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003740:	4013      	ands	r3, r2
 8003742:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800374c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003750:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003754:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003756:	4a04      	ldr	r2, [pc, #16]	@ (8003768 <__NVIC_SetPriorityGrouping+0x44>)
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	60d3      	str	r3, [r2, #12]
}
 800375c:	bf00      	nop
 800375e:	3714      	adds	r7, #20
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr
 8003768:	e000ed00 	.word	0xe000ed00

0800376c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003770:	4b04      	ldr	r3, [pc, #16]	@ (8003784 <__NVIC_GetPriorityGrouping+0x18>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	0a1b      	lsrs	r3, r3, #8
 8003776:	f003 0307 	and.w	r3, r3, #7
}
 800377a:	4618      	mov	r0, r3
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003796:	2b00      	cmp	r3, #0
 8003798:	db0b      	blt.n	80037b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	f003 021f 	and.w	r2, r3, #31
 80037a0:	4907      	ldr	r1, [pc, #28]	@ (80037c0 <__NVIC_EnableIRQ+0x38>)
 80037a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a6:	095b      	lsrs	r3, r3, #5
 80037a8:	2001      	movs	r0, #1
 80037aa:	fa00 f202 	lsl.w	r2, r0, r2
 80037ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	e000e100 	.word	0xe000e100

080037c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	6039      	str	r1, [r7, #0]
 80037ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	db0a      	blt.n	80037ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	490c      	ldr	r1, [pc, #48]	@ (8003810 <__NVIC_SetPriority+0x4c>)
 80037de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e2:	0112      	lsls	r2, r2, #4
 80037e4:	b2d2      	uxtb	r2, r2
 80037e6:	440b      	add	r3, r1
 80037e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037ec:	e00a      	b.n	8003804 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	4908      	ldr	r1, [pc, #32]	@ (8003814 <__NVIC_SetPriority+0x50>)
 80037f4:	79fb      	ldrb	r3, [r7, #7]
 80037f6:	f003 030f 	and.w	r3, r3, #15
 80037fa:	3b04      	subs	r3, #4
 80037fc:	0112      	lsls	r2, r2, #4
 80037fe:	b2d2      	uxtb	r2, r2
 8003800:	440b      	add	r3, r1
 8003802:	761a      	strb	r2, [r3, #24]
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	e000e100 	.word	0xe000e100
 8003814:	e000ed00 	.word	0xe000ed00

08003818 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003818:	b480      	push	{r7}
 800381a:	b089      	sub	sp, #36	@ 0x24
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f003 0307 	and.w	r3, r3, #7
 800382a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	f1c3 0307 	rsb	r3, r3, #7
 8003832:	2b04      	cmp	r3, #4
 8003834:	bf28      	it	cs
 8003836:	2304      	movcs	r3, #4
 8003838:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	3304      	adds	r3, #4
 800383e:	2b06      	cmp	r3, #6
 8003840:	d902      	bls.n	8003848 <NVIC_EncodePriority+0x30>
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	3b03      	subs	r3, #3
 8003846:	e000      	b.n	800384a <NVIC_EncodePriority+0x32>
 8003848:	2300      	movs	r3, #0
 800384a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800384c:	f04f 32ff 	mov.w	r2, #4294967295
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	43da      	mvns	r2, r3
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	401a      	ands	r2, r3
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003860:	f04f 31ff 	mov.w	r1, #4294967295
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	fa01 f303 	lsl.w	r3, r1, r3
 800386a:	43d9      	mvns	r1, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003870:	4313      	orrs	r3, r2
         );
}
 8003872:	4618      	mov	r0, r3
 8003874:	3724      	adds	r7, #36	@ 0x24
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
	...

08003880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	3b01      	subs	r3, #1
 800388c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003890:	d301      	bcc.n	8003896 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003892:	2301      	movs	r3, #1
 8003894:	e00f      	b.n	80038b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003896:	4a0a      	ldr	r2, [pc, #40]	@ (80038c0 <SysTick_Config+0x40>)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3b01      	subs	r3, #1
 800389c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800389e:	210f      	movs	r1, #15
 80038a0:	f04f 30ff 	mov.w	r0, #4294967295
 80038a4:	f7ff ff8e 	bl	80037c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038a8:	4b05      	ldr	r3, [pc, #20]	@ (80038c0 <SysTick_Config+0x40>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ae:	4b04      	ldr	r3, [pc, #16]	@ (80038c0 <SysTick_Config+0x40>)
 80038b0:	2207      	movs	r2, #7
 80038b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	e000e010 	.word	0xe000e010

080038c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f7ff ff29 	bl	8003724 <__NVIC_SetPriorityGrouping>
}
 80038d2:	bf00      	nop
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	b086      	sub	sp, #24
 80038de:	af00      	add	r7, sp, #0
 80038e0:	4603      	mov	r3, r0
 80038e2:	60b9      	str	r1, [r7, #8]
 80038e4:	607a      	str	r2, [r7, #4]
 80038e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038ec:	f7ff ff3e 	bl	800376c <__NVIC_GetPriorityGrouping>
 80038f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	68b9      	ldr	r1, [r7, #8]
 80038f6:	6978      	ldr	r0, [r7, #20]
 80038f8:	f7ff ff8e 	bl	8003818 <NVIC_EncodePriority>
 80038fc:	4602      	mov	r2, r0
 80038fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003902:	4611      	mov	r1, r2
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff ff5d 	bl	80037c4 <__NVIC_SetPriority>
}
 800390a:	bf00      	nop
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b082      	sub	sp, #8
 8003916:	af00      	add	r7, sp, #0
 8003918:	4603      	mov	r3, r0
 800391a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800391c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff ff31 	bl	8003788 <__NVIC_EnableIRQ>
}
 8003926:	bf00      	nop
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b082      	sub	sp, #8
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff ffa2 	bl	8003880 <SysTick_Config>
 800393c:	4603      	mov	r3, r0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b084      	sub	sp, #16
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800394e:	2300      	movs	r3, #0
 8003950:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003958:	2b02      	cmp	r3, #2
 800395a:	d005      	beq.n	8003968 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2204      	movs	r2, #4
 8003960:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	73fb      	strb	r3, [r7, #15]
 8003966:	e027      	b.n	80039b8 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 020e 	bic.w	r2, r2, #14
 8003976:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 0201 	bic.w	r2, r2, #1
 8003986:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003990:	2101      	movs	r1, #1
 8003992:	fa01 f202 	lsl.w	r2, r1, r2
 8003996:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d003      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	4798      	blx	r3
    }
  }
  return status;
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b083      	sub	sp, #12
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039dc:	b480      	push	{r7}
 80039de:	b087      	sub	sp, #28
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039e6:	2300      	movs	r3, #0
 80039e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039ea:	e14e      	b.n	8003c8a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	2101      	movs	r1, #1
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	fa01 f303 	lsl.w	r3, r1, r3
 80039f8:	4013      	ands	r3, r2
 80039fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	f000 8140 	beq.w	8003c84 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f003 0303 	and.w	r3, r3, #3
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d005      	beq.n	8003a1c <HAL_GPIO_Init+0x40>
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 0303 	and.w	r3, r3, #3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d130      	bne.n	8003a7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	2203      	movs	r2, #3
 8003a28:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2c:	43db      	mvns	r3, r3
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	4013      	ands	r3, r2
 8003a32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	68da      	ldr	r2, [r3, #12]
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a52:	2201      	movs	r2, #1
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5a:	43db      	mvns	r3, r3
 8003a5c:	693a      	ldr	r2, [r7, #16]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	091b      	lsrs	r3, r3, #4
 8003a68:	f003 0201 	and.w	r2, r3, #1
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f003 0303 	and.w	r3, r3, #3
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d017      	beq.n	8003aba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	2203      	movs	r2, #3
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	689a      	ldr	r2, [r3, #8]
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	005b      	lsls	r3, r3, #1
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d123      	bne.n	8003b0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	08da      	lsrs	r2, r3, #3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	3208      	adds	r2, #8
 8003ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	f003 0307 	and.w	r3, r3, #7
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	220f      	movs	r2, #15
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	691a      	ldr	r2, [r3, #16]
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	fa02 f303 	lsl.w	r3, r2, r3
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	08da      	lsrs	r2, r3, #3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	3208      	adds	r2, #8
 8003b08:	6939      	ldr	r1, [r7, #16]
 8003b0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	2203      	movs	r2, #3
 8003b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1e:	43db      	mvns	r3, r3
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	4013      	ands	r3, r2
 8003b24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f003 0203 	and.w	r2, r3, #3
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	fa02 f303 	lsl.w	r3, r2, r3
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f000 809a 	beq.w	8003c84 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b50:	4b55      	ldr	r3, [pc, #340]	@ (8003ca8 <HAL_GPIO_Init+0x2cc>)
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	4a54      	ldr	r2, [pc, #336]	@ (8003ca8 <HAL_GPIO_Init+0x2cc>)
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	6193      	str	r3, [r2, #24]
 8003b5c:	4b52      	ldr	r3, [pc, #328]	@ (8003ca8 <HAL_GPIO_Init+0x2cc>)
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b68:	4a50      	ldr	r2, [pc, #320]	@ (8003cac <HAL_GPIO_Init+0x2d0>)
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	089b      	lsrs	r3, r3, #2
 8003b6e:	3302      	adds	r3, #2
 8003b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	f003 0303 	and.w	r3, r3, #3
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	220f      	movs	r2, #15
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	43db      	mvns	r3, r3
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003b92:	d013      	beq.n	8003bbc <HAL_GPIO_Init+0x1e0>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a46      	ldr	r2, [pc, #280]	@ (8003cb0 <HAL_GPIO_Init+0x2d4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d00d      	beq.n	8003bb8 <HAL_GPIO_Init+0x1dc>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a45      	ldr	r2, [pc, #276]	@ (8003cb4 <HAL_GPIO_Init+0x2d8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d007      	beq.n	8003bb4 <HAL_GPIO_Init+0x1d8>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a44      	ldr	r2, [pc, #272]	@ (8003cb8 <HAL_GPIO_Init+0x2dc>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d101      	bne.n	8003bb0 <HAL_GPIO_Init+0x1d4>
 8003bac:	2303      	movs	r3, #3
 8003bae:	e006      	b.n	8003bbe <HAL_GPIO_Init+0x1e2>
 8003bb0:	2305      	movs	r3, #5
 8003bb2:	e004      	b.n	8003bbe <HAL_GPIO_Init+0x1e2>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e002      	b.n	8003bbe <HAL_GPIO_Init+0x1e2>
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e000      	b.n	8003bbe <HAL_GPIO_Init+0x1e2>
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	f002 0203 	and.w	r2, r2, #3
 8003bc4:	0092      	lsls	r2, r2, #2
 8003bc6:	4093      	lsls	r3, r2
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bce:	4937      	ldr	r1, [pc, #220]	@ (8003cac <HAL_GPIO_Init+0x2d0>)
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	089b      	lsrs	r3, r3, #2
 8003bd4:	3302      	adds	r3, #2
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bdc:	4b37      	ldr	r3, [pc, #220]	@ (8003cbc <HAL_GPIO_Init+0x2e0>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	43db      	mvns	r3, r3
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	4013      	ands	r3, r2
 8003bea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003c00:	4a2e      	ldr	r2, [pc, #184]	@ (8003cbc <HAL_GPIO_Init+0x2e0>)
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c06:	4b2d      	ldr	r3, [pc, #180]	@ (8003cbc <HAL_GPIO_Init+0x2e0>)
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	43db      	mvns	r3, r3
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	4013      	ands	r3, r2
 8003c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003c2a:	4a24      	ldr	r2, [pc, #144]	@ (8003cbc <HAL_GPIO_Init+0x2e0>)
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c30:	4b22      	ldr	r3, [pc, #136]	@ (8003cbc <HAL_GPIO_Init+0x2e0>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003c54:	4a19      	ldr	r2, [pc, #100]	@ (8003cbc <HAL_GPIO_Init+0x2e0>)
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c5a:	4b18      	ldr	r3, [pc, #96]	@ (8003cbc <HAL_GPIO_Init+0x2e0>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	43db      	mvns	r3, r3
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	4013      	ands	r3, r2
 8003c68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003c7e:	4a0f      	ldr	r2, [pc, #60]	@ (8003cbc <HAL_GPIO_Init+0x2e0>)
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	3301      	adds	r3, #1
 8003c88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	fa22 f303 	lsr.w	r3, r2, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	f47f aea9 	bne.w	80039ec <HAL_GPIO_Init+0x10>
  }
}
 8003c9a:	bf00      	nop
 8003c9c:	bf00      	nop
 8003c9e:	371c      	adds	r7, #28
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	40021000 	.word	0x40021000
 8003cac:	40010000 	.word	0x40010000
 8003cb0:	48000400 	.word	0x48000400
 8003cb4:	48000800 	.word	0x48000800
 8003cb8:	48000c00 	.word	0x48000c00
 8003cbc:	40010400 	.word	0x40010400

08003cc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	460b      	mov	r3, r1
 8003cca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	691a      	ldr	r2, [r3, #16]
 8003cd0:	887b      	ldrh	r3, [r7, #2]
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d002      	beq.n	8003cde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	73fb      	strb	r3, [r7, #15]
 8003cdc:	e001      	b.n	8003ce2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3714      	adds	r7, #20
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	807b      	strh	r3, [r7, #2]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d00:	787b      	ldrb	r3, [r7, #1]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d003      	beq.n	8003d0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d06:	887a      	ldrh	r2, [r7, #2]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d0c:	e002      	b.n	8003d14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d0e:	887a      	ldrh	r2, [r7, #2]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	460b      	mov	r3, r1
 8003d2a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	695b      	ldr	r3, [r3, #20]
 8003d30:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d32:	887a      	ldrh	r2, [r7, #2]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4013      	ands	r3, r2
 8003d38:	041a      	lsls	r2, r3, #16
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	43d9      	mvns	r1, r3
 8003d3e:	887b      	ldrh	r3, [r7, #2]
 8003d40:	400b      	ands	r3, r1
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	619a      	str	r2, [r3, #24]
}
 8003d48:	bf00      	nop
 8003d4a:	3714      	adds	r7, #20
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003d5e:	4b08      	ldr	r3, [pc, #32]	@ (8003d80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d60:	695a      	ldr	r2, [r3, #20]
 8003d62:	88fb      	ldrh	r3, [r7, #6]
 8003d64:	4013      	ands	r3, r2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d006      	beq.n	8003d78 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d6a:	4a05      	ldr	r2, [pc, #20]	@ (8003d80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d6c:	88fb      	ldrh	r3, [r7, #6]
 8003d6e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d70:	88fb      	ldrh	r3, [r7, #6]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7fd fec4 	bl	8001b00 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d78:	bf00      	nop
 8003d7a:	3708      	adds	r7, #8
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40010400 	.word	0x40010400

08003d84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d101      	bne.n	8003d96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e08d      	b.n	8003eb2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d106      	bne.n	8003db0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f7fe fab8 	bl	8002320 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2224      	movs	r2, #36	@ 0x24
 8003db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f022 0201 	bic.w	r2, r2, #1
 8003dc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003dd4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003de4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d107      	bne.n	8003dfe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689a      	ldr	r2, [r3, #8]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dfa:	609a      	str	r2, [r3, #8]
 8003dfc:	e006      	b.n	8003e0c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003e0a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d108      	bne.n	8003e26 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e22:	605a      	str	r2, [r3, #4]
 8003e24:	e007      	b.n	8003e36 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003e44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68da      	ldr	r2, [r3, #12]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	691a      	ldr	r2, [r3, #16]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	699b      	ldr	r3, [r3, #24]
 8003e6a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	430a      	orrs	r2, r1
 8003e72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	69d9      	ldr	r1, [r3, #28]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a1a      	ldr	r2, [r3, #32]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f042 0201 	orr.w	r2, r2, #1
 8003e92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
	...

08003ebc <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003ed8:	2b28      	cmp	r3, #40	@ 0x28
 8003eda:	f040 8098 	bne.w	800400e <HAL_I2C_Slave_Seq_Transmit_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d002      	beq.n	8003eea <HAL_I2C_Slave_Seq_Transmit_IT+0x2e>
 8003ee4:	88fb      	ldrh	r3, [r7, #6]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d105      	bne.n	8003ef6 <HAL_I2C_Slave_Seq_Transmit_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ef0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e08c      	b.n	8004010 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003ef6:	f248 0101 	movw	r1, #32769	@ 0x8001
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f001 fbfe 	bl	80056fc <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d101      	bne.n	8003f0e <HAL_I2C_Slave_Seq_Transmit_IT+0x52>
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e080      	b.n	8004010 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f20:	d12a      	bne.n	8003f78 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003f22:	2102      	movs	r1, #2
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f001 fbe9 	bl	80056fc <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f38:	d11e      	bne.n	8003f78 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f48:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d012      	beq.n	8003f78 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f56:	4a30      	ldr	r2, [pc, #192]	@ (8004018 <HAL_I2C_Slave_Seq_Transmit_IT+0x15c>)
 8003f58:	635a      	str	r2, [r3, #52]	@ 0x34

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7ff fcf1 	bl	8003946 <HAL_DMA_Abort_IT>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d006      	beq.n	8003f78 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f70:	68fa      	ldr	r2, [r7, #12]
 8003f72:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f74:	4610      	mov	r0, r2
 8003f76:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2229      	movs	r2, #41	@ 0x29
 8003f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2220      	movs	r2, #32
 8003f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f9c:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	68ba      	ldr	r2, [r7, #8]
 8003fa2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	88fa      	ldrh	r2, [r7, #6]
 8003fa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	4a17      	ldr	r2, [pc, #92]	@ (800401c <HAL_I2C_Slave_Seq_Transmit_IT+0x160>)
 8003fbe:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	f003 0308 	and.w	r3, r3, #8
 8003fca:	2b08      	cmp	r3, #8
 8003fcc:	bf0c      	ite	eq
 8003fce:	2301      	moveq	r3, #1
 8003fd0:	2300      	movne	r3, #0
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	0c1b      	lsrs	r3, r3, #16
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d106      	bne.n	8003ff8 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
 8003fea:	7dfb      	ldrb	r3, [r7, #23]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d003      	beq.n	8003ff8 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2208      	movs	r2, #8
 8003ff6:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8004000:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004004:	68f8      	ldr	r0, [r7, #12]
 8004006:	f001 faf5 	bl	80055f4 <I2C_Enable_IRQ>

    return HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	e000      	b.n	8004010 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
  }
}
 8004010:	4618      	mov	r0, r3
 8004012:	3718      	adds	r7, #24
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	08005553 	.word	0x08005553
 800401c:	0800431f 	.word	0x0800431f

08004020 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	603b      	str	r3, [r7, #0]
 800402c:	4613      	mov	r3, r2
 800402e:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004036:	b2db      	uxtb	r3, r3
 8004038:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800403c:	2b28      	cmp	r3, #40	@ 0x28
 800403e:	f040 8098 	bne.w	8004172 <HAL_I2C_Slave_Seq_Receive_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <HAL_I2C_Slave_Seq_Receive_IT+0x2e>
 8004048:	88fb      	ldrh	r3, [r7, #6]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d105      	bne.n	800405a <HAL_I2C_Slave_Seq_Receive_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004054:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e08c      	b.n	8004174 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800405a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f001 fb4c 	bl	80056fc <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800406a:	2b01      	cmp	r3, #1
 800406c:	d101      	bne.n	8004072 <HAL_I2C_Slave_Seq_Receive_IT+0x52>
 800406e:	2302      	movs	r3, #2
 8004070:	e080      	b.n	8004174 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b29      	cmp	r3, #41	@ 0x29
 8004084:	d12a      	bne.n	80040dc <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004086:	2101      	movs	r1, #1
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f001 fb37 	bl	80056fc <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004098:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800409c:	d11e      	bne.n	80040dc <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80040ac:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d012      	beq.n	80040dc <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ba:	4a30      	ldr	r2, [pc, #192]	@ (800417c <HAL_I2C_Slave_Seq_Receive_IT+0x15c>)
 80040bc:	635a      	str	r2, [r3, #52]	@ 0x34

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7ff fc3f 	bl	8003946 <HAL_DMA_Abort_IT>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d006      	beq.n	80040dc <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80040d8:	4610      	mov	r0, r2
 80040da:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	222a      	movs	r2, #42	@ 0x2a
 80040e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004100:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	68ba      	ldr	r2, [r7, #8]
 8004106:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	88fa      	ldrh	r2, [r7, #6]
 800410c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004112:	b29a      	uxth	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	4a17      	ldr	r2, [pc, #92]	@ (8004180 <HAL_I2C_Slave_Seq_Receive_IT+0x160>)
 8004122:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	f003 0308 	and.w	r3, r3, #8
 800412e:	2b08      	cmp	r3, #8
 8004130:	bf0c      	ite	eq
 8004132:	2301      	moveq	r3, #1
 8004134:	2300      	movne	r3, #0
 8004136:	b2db      	uxtb	r3, r3
 8004138:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	0c1b      	lsrs	r3, r3, #16
 8004142:	b2db      	uxtb	r3, r3
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d106      	bne.n	800415c <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
 800414e:	7dfb      	ldrb	r3, [r7, #23]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d003      	beq.n	800415c <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2208      	movs	r2, #8
 800415a:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8004164:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f001 fa43 	bl	80055f4 <I2C_Enable_IRQ>

    return HAL_OK;
 800416e:	2300      	movs	r3, #0
 8004170:	e000      	b.n	8004174 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
  }
}
 8004174:	4618      	mov	r0, r3
 8004176:	3718      	adds	r7, #24
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	08005553 	.word	0x08005553
 8004180:	0800431f 	.word	0x0800431f

08004184 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b20      	cmp	r3, #32
 8004196:	d10d      	bne.n	80041b4 <HAL_I2C_EnableListen_IT+0x30>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2228      	movs	r2, #40	@ 0x28
 800419c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR = I2C_Slave_ISR_IT;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a07      	ldr	r2, [pc, #28]	@ (80041c0 <HAL_I2C_EnableListen_IT+0x3c>)
 80041a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80041a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f001 fa22 	bl	80055f4 <I2C_Enable_IRQ>

    return HAL_OK;
 80041b0:	2300      	movs	r3, #0
 80041b2:	e000      	b.n	80041b6 <HAL_I2C_EnableListen_IT+0x32>
  }
  else
  {
    return HAL_BUSY;
 80041b4:	2302      	movs	r3, #2
  }
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	0800431f 	.word	0x0800431f

080041c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d005      	beq.n	80041f0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	68f9      	ldr	r1, [r7, #12]
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	4798      	blx	r3
  }
}
 80041f0:	bf00      	nop
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	0a1b      	lsrs	r3, r3, #8
 8004214:	f003 0301 	and.w	r3, r3, #1
 8004218:	2b00      	cmp	r3, #0
 800421a:	d010      	beq.n	800423e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	09db      	lsrs	r3, r3, #7
 8004220:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004224:	2b00      	cmp	r3, #0
 8004226:	d00a      	beq.n	800423e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422c:	f043 0201 	orr.w	r2, r3, #1
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800423c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	0a9b      	lsrs	r3, r3, #10
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d010      	beq.n	800426c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	09db      	lsrs	r3, r3, #7
 800424e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00a      	beq.n	800426c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425a:	f043 0208 	orr.w	r2, r3, #8
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800426a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	0a5b      	lsrs	r3, r3, #9
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	2b00      	cmp	r3, #0
 8004276:	d010      	beq.n	800429a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	09db      	lsrs	r3, r3, #7
 800427c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00a      	beq.n	800429a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004288:	f043 0202 	orr.w	r2, r3, #2
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004298:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f003 030b 	and.w	r3, r3, #11
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d003      	beq.n	80042b2 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80042aa:	68f9      	ldr	r1, [r7, #12]
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f001 f815 	bl	80052dc <I2C_ITError>
  }
}
 80042b2:	bf00      	nop
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042ba:	b480      	push	{r7}
 80042bc:	b083      	sub	sp, #12
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr

080042ce <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042ce:	b480      	push	{r7}
 80042d0:	b083      	sub	sp, #12
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80042d6:	bf00      	nop
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80042ea:	bf00      	nop
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b083      	sub	sp, #12
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b086      	sub	sp, #24
 8004322:	af00      	add	r7, sp, #0
 8004324:	60f8      	str	r0, [r7, #12]
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800432e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800433a:	2b01      	cmp	r3, #1
 800433c:	d101      	bne.n	8004342 <I2C_Slave_ISR_IT+0x24>
 800433e:	2302      	movs	r3, #2
 8004340:	e0ed      	b.n	800451e <I2C_Slave_ISR_IT+0x200>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2201      	movs	r2, #1
 8004346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	095b      	lsrs	r3, r3, #5
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	095b      	lsrs	r3, r3, #5
 800435a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800435e:	2b00      	cmp	r3, #0
 8004360:	d004      	beq.n	800436c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004362:	6939      	ldr	r1, [r7, #16]
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 fdf9 	bl	8004f5c <I2C_ITSlaveCplt>
 800436a:	e0d3      	b.n	8004514 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	091b      	lsrs	r3, r3, #4
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d04d      	beq.n	8004414 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	091b      	lsrs	r3, r3, #4
 800437c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004380:	2b00      	cmp	r3, #0
 8004382:	d047      	beq.n	8004414 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004388:	b29b      	uxth	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d128      	bne.n	80043e0 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b28      	cmp	r3, #40	@ 0x28
 8004398:	d108      	bne.n	80043ac <I2C_Slave_ISR_IT+0x8e>
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043a0:	d104      	bne.n	80043ac <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80043a2:	6939      	ldr	r1, [r7, #16]
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f000 ff43 	bl	8005230 <I2C_ITListenCplt>
 80043aa:	e032      	b.n	8004412 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b29      	cmp	r3, #41	@ 0x29
 80043b6:	d10e      	bne.n	80043d6 <I2C_Slave_ISR_IT+0xb8>
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043be:	d00a      	beq.n	80043d6 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2210      	movs	r2, #16
 80043c6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f001 f89e 	bl	800550a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f000 fc9c 	bl	8004d0c <I2C_ITSlaveSeqCplt>
 80043d4:	e01d      	b.n	8004412 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2210      	movs	r2, #16
 80043dc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80043de:	e096      	b.n	800450e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2210      	movs	r2, #16
 80043e6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ec:	f043 0204 	orr.w	r2, r3, #4
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d004      	beq.n	8004404 <I2C_Slave_ISR_IT+0xe6>
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004400:	f040 8085 	bne.w	800450e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004408:	4619      	mov	r1, r3
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f000 ff66 	bl	80052dc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004410:	e07d      	b.n	800450e <I2C_Slave_ISR_IT+0x1f0>
 8004412:	e07c      	b.n	800450e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	089b      	lsrs	r3, r3, #2
 8004418:	f003 0301 	and.w	r3, r3, #1
 800441c:	2b00      	cmp	r3, #0
 800441e:	d030      	beq.n	8004482 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	089b      	lsrs	r3, r3, #2
 8004424:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004428:	2b00      	cmp	r3, #0
 800442a:	d02a      	beq.n	8004482 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004430:	b29b      	uxth	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d018      	beq.n	8004468 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004440:	b2d2      	uxtb	r2, r2
 8004442:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004448:	1c5a      	adds	r2, r3, #1
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004452:	3b01      	subs	r3, #1
 8004454:	b29a      	uxth	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d14f      	bne.n	8004512 <I2C_Slave_ISR_IT+0x1f4>
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004478:	d04b      	beq.n	8004512 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f000 fc46 	bl	8004d0c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004480:	e047      	b.n	8004512 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	08db      	lsrs	r3, r3, #3
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	08db      	lsrs	r3, r3, #3
 8004492:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004496:	2b00      	cmp	r3, #0
 8004498:	d004      	beq.n	80044a4 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800449a:	6939      	ldr	r1, [r7, #16]
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f000 fb74 	bl	8004b8a <I2C_ITAddrCplt>
 80044a2:	e037      	b.n	8004514 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	085b      	lsrs	r3, r3, #1
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d031      	beq.n	8004514 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	085b      	lsrs	r3, r3, #1
 80044b4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d02b      	beq.n	8004514 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d018      	beq.n	80044f8 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	781a      	ldrb	r2, [r3, #0]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	3b01      	subs	r3, #1
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ee:	3b01      	subs	r3, #1
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	851a      	strh	r2, [r3, #40]	@ 0x28
 80044f6:	e00d      	b.n	8004514 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044fe:	d002      	beq.n	8004506 <I2C_Slave_ISR_IT+0x1e8>
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d106      	bne.n	8004514 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f000 fc00 	bl	8004d0c <I2C_ITSlaveSeqCplt>
 800450c:	e002      	b.n	8004514 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800450e:	bf00      	nop
 8004510:	e000      	b.n	8004514 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8004512:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3718      	adds	r7, #24
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}

08004526 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8004526:	b580      	push	{r7, lr}
 8004528:	b088      	sub	sp, #32
 800452a:	af02      	add	r7, sp, #8
 800452c:	60f8      	str	r0, [r7, #12]
 800452e:	60b9      	str	r1, [r7, #8]
 8004530:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <I2C_Master_ISR_DMA+0x1a>
 800453c:	2302      	movs	r3, #2
 800453e:	e0f0      	b.n	8004722 <I2C_Master_ISR_DMA+0x1fc>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	091b      	lsrs	r3, r3, #4
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	2b00      	cmp	r3, #0
 8004552:	d017      	beq.n	8004584 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	091b      	lsrs	r3, r3, #4
 8004558:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800455c:	2b00      	cmp	r3, #0
 800455e:	d011      	beq.n	8004584 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2210      	movs	r2, #16
 8004566:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800456c:	f043 0204 	orr.w	r2, r3, #4
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004574:	2120      	movs	r1, #32
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f001 f83c 	bl	80055f4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f000 ffc4 	bl	800550a <I2C_Flush_TXDR>
 8004582:	e0c9      	b.n	8004718 <I2C_Master_ISR_DMA+0x1f2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	09db      	lsrs	r3, r3, #7
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 8081 	beq.w	8004694 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	099b      	lsrs	r3, r3, #6
 8004596:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800459a:	2b00      	cmp	r3, #0
 800459c:	d07a      	beq.n	8004694 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045ac:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d05c      	beq.n	8004672 <I2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	b29b      	uxth	r3, r3
 80045c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045c4:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2bff      	cmp	r3, #255	@ 0xff
 80045ce:	d914      	bls.n	80045fa <I2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	0c1b      	lsrs	r3, r3, #16
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d103      	bne.n	80045ec <I2C_Master_ISR_DMA+0xc6>
        {
          hi2c->XferSize = 1U;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2201      	movs	r2, #1
 80045e8:	851a      	strh	r2, [r3, #40]	@ 0x28
 80045ea:	e002      	b.n	80045f2 <I2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	22ff      	movs	r2, #255	@ 0xff
 80045f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 80045f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045f6:	617b      	str	r3, [r7, #20]
 80045f8:	e010      	b.n	800461c <I2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fe:	b29a      	uxth	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800460c:	d003      	beq.n	8004616 <I2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hi2c->XferOptions;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	e002      	b.n	800461c <I2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8004616:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800461a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004620:	b2da      	uxtb	r2, r3
 8004622:	8a79      	ldrh	r1, [r7, #18]
 8004624:	2300      	movs	r3, #0
 8004626:	9300      	str	r3, [sp, #0]
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 ffb0 	bl	8005590 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004634:	b29a      	uxth	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	b29a      	uxth	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b22      	cmp	r3, #34	@ 0x22
 800464c:	d108      	bne.n	8004660 <I2C_Master_ISR_DMA+0x13a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800465c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800465e:	e05b      	b.n	8004718 <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800466e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004670:	e052      	b.n	8004718 <I2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800467c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004680:	d003      	beq.n	800468a <I2C_Master_ISR_DMA+0x164>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f000 fb05 	bl	8004c92 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004688:	e046      	b.n	8004718 <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800468a:	2140      	movs	r1, #64	@ 0x40
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f000 fe25 	bl	80052dc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004692:	e041      	b.n	8004718 <I2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	099b      	lsrs	r3, r3, #6
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b00      	cmp	r3, #0
 800469e:	d029      	beq.n	80046f4 <I2C_Master_ISR_DMA+0x1ce>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	099b      	lsrs	r3, r3, #6
 80046a4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d023      	beq.n	80046f4 <I2C_Master_ISR_DMA+0x1ce>
  {
    if (hi2c->XferCount == 0U)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d119      	bne.n	80046ea <I2C_Master_ISR_DMA+0x1c4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046c4:	d027      	beq.n	8004716 <I2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ca:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80046ce:	d108      	bne.n	80046e2 <I2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80046de:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80046e0:	e019      	b.n	8004716 <I2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80046e2:	68f8      	ldr	r0, [r7, #12]
 80046e4:	f000 fad5 	bl	8004c92 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80046e8:	e015      	b.n	8004716 <I2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80046ea:	2140      	movs	r1, #64	@ 0x40
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 fdf5 	bl	80052dc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80046f2:	e010      	b.n	8004716 <I2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	095b      	lsrs	r3, r3, #5
 80046f8:	f003 0301 	and.w	r3, r3, #1
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d00b      	beq.n	8004718 <I2C_Master_ISR_DMA+0x1f2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	095b      	lsrs	r3, r3, #5
 8004704:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004708:	2b00      	cmp	r3, #0
 800470a:	d005      	beq.n	8004718 <I2C_Master_ISR_DMA+0x1f2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800470c:	68b9      	ldr	r1, [r7, #8]
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 fb5a 	bl	8004dc8 <I2C_ITMasterCplt>
 8004714:	e000      	b.n	8004718 <I2C_Master_ISR_DMA+0x1f2>
    if (hi2c->XferCount == 0U)
 8004716:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3718      	adds	r7, #24
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
	...

0800472c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b088      	sub	sp, #32
 8004730:	af02      	add	r7, sp, #8
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8004738:	4b94      	ldr	r3, [pc, #592]	@ (800498c <I2C_Mem_ISR_DMA+0x260>)
 800473a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004742:	2b01      	cmp	r3, #1
 8004744:	d101      	bne.n	800474a <I2C_Mem_ISR_DMA+0x1e>
 8004746:	2302      	movs	r3, #2
 8004748:	e139      	b.n	80049be <I2C_Mem_ISR_DMA+0x292>
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	091b      	lsrs	r3, r3, #4
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b00      	cmp	r3, #0
 800475c:	d017      	beq.n	800478e <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	091b      	lsrs	r3, r3, #4
 8004762:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004766:	2b00      	cmp	r3, #0
 8004768:	d011      	beq.n	800478e <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2210      	movs	r2, #16
 8004770:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004776:	f043 0204 	orr.w	r2, r3, #4
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800477e:	2120      	movs	r1, #32
 8004780:	68f8      	ldr	r0, [r7, #12]
 8004782:	f000 ff37 	bl	80055f4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 febf 	bl	800550a <I2C_Flush_TXDR>
 800478c:	e112      	b.n	80049b4 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	085b      	lsrs	r3, r3, #1
 8004792:	f003 0301 	and.w	r3, r3, #1
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00f      	beq.n	80047ba <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	085b      	lsrs	r3, r3, #1
 800479e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d009      	beq.n	80047ba <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80047ae:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f04f 32ff 	mov.w	r2, #4294967295
 80047b6:	651a      	str	r2, [r3, #80]	@ 0x50
 80047b8:	e0fc      	b.n	80049b4 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	09db      	lsrs	r3, r3, #7
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d06e      	beq.n	80048a4 <I2C_Mem_ISR_DMA+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	099b      	lsrs	r3, r3, #6
 80047ca:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d068      	beq.n	80048a4 <I2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80047d2:	2101      	movs	r1, #1
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 ff91 	bl	80056fc <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80047da:	2110      	movs	r1, #16
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f000 ff09 	bl	80055f4 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d056      	beq.n	800489a <I2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	2bff      	cmp	r3, #255	@ 0xff
 80047f4:	d91e      	bls.n	8004834 <I2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	0c1b      	lsrs	r3, r3, #16
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b01      	cmp	r3, #1
 8004808:	d103      	bne.n	8004812 <I2C_Mem_ISR_DMA+0xe6>
        {
          hi2c->XferSize = 1U;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2201      	movs	r2, #1
 800480e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004810:	e002      	b.n	8004818 <I2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	22ff      	movs	r2, #255	@ 0xff
 8004816:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800481c:	b299      	uxth	r1, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004822:	b2da      	uxtb	r2, r3
 8004824:	2300      	movs	r3, #0
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f000 feaf 	bl	8005590 <I2C_TransferConfig>
 8004832:	e011      	b.n	8004858 <I2C_Mem_ISR_DMA+0x12c>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004838:	b29a      	uxth	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004842:	b299      	uxth	r1, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004848:	b2da      	uxtb	r2, r3
 800484a:	2300      	movs	r3, #0
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 fe9c 	bl	8005590 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800485c:	b29a      	uxth	r2, r3
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b22      	cmp	r3, #34	@ 0x22
 8004874:	d108      	bne.n	8004888 <I2C_Mem_ISR_DMA+0x15c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004884:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004886:	e095      	b.n	80049b4 <I2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004896:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004898:	e08c      	b.n	80049b4 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800489a:	2140      	movs	r1, #64	@ 0x40
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f000 fd1d 	bl	80052dc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80048a2:	e087      	b.n	80049b4 <I2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	099b      	lsrs	r3, r3, #6
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d071      	beq.n	8004994 <I2C_Mem_ISR_DMA+0x268>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	099b      	lsrs	r3, r3, #6
 80048b4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d06b      	beq.n	8004994 <I2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80048bc:	2101      	movs	r1, #1
 80048be:	68f8      	ldr	r0, [r7, #12]
 80048c0:	f000 ff1c 	bl	80056fc <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80048c4:	2110      	movs	r1, #16
 80048c6:	68f8      	ldr	r0, [r7, #12]
 80048c8:	f000 fe94 	bl	80055f4 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	2b22      	cmp	r3, #34	@ 0x22
 80048d6:	d101      	bne.n	80048dc <I2C_Mem_ISR_DMA+0x1b0>
    {
      direction = I2C_GENERATE_START_READ;
 80048d8:	4b2d      	ldr	r3, [pc, #180]	@ (8004990 <I2C_Mem_ISR_DMA+0x264>)
 80048da:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	2bff      	cmp	r3, #255	@ 0xff
 80048e4:	d91e      	bls.n	8004924 <I2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	0c1b      	lsrs	r3, r3, #16
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d103      	bne.n	8004902 <I2C_Mem_ISR_DMA+0x1d6>
      {
        hi2c->XferSize = 1U;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2201      	movs	r2, #1
 80048fe:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004900:	e002      	b.n	8004908 <I2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	22ff      	movs	r2, #255	@ 0xff
 8004906:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800490c:	b299      	uxth	r1, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004912:	b2da      	uxtb	r2, r3
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f000 fe37 	bl	8005590 <I2C_TransferConfig>
 8004922:	e011      	b.n	8004948 <I2C_Mem_ISR_DMA+0x21c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004928:	b29a      	uxth	r2, r3
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004932:	b299      	uxth	r1, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004938:	b2da      	uxtb	r2, r3
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	9300      	str	r3, [sp, #0]
 800493e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f000 fe24 	bl	8005590 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800494c:	b29a      	uxth	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	b29a      	uxth	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b22      	cmp	r3, #34	@ 0x22
 8004964:	d108      	bne.n	8004978 <I2C_Mem_ISR_DMA+0x24c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004974:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004976:	e01d      	b.n	80049b4 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004986:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004988:	e014      	b.n	80049b4 <I2C_Mem_ISR_DMA+0x288>
 800498a:	bf00      	nop
 800498c:	80002000 	.word	0x80002000
 8004990:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	095b      	lsrs	r3, r3, #5
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	2b00      	cmp	r3, #0
 800499e:	d009      	beq.n	80049b4 <I2C_Mem_ISR_DMA+0x288>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	095b      	lsrs	r3, r3, #5
 80049a4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d003      	beq.n	80049b4 <I2C_Mem_ISR_DMA+0x288>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80049ac:	68b9      	ldr	r1, [r7, #8]
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 fa0a 	bl	8004dc8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop

080049c8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b088      	sub	sp, #32
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80049da:	2300      	movs	r3, #0
 80049dc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d101      	bne.n	80049ec <I2C_Slave_ISR_DMA+0x24>
 80049e8:	2302      	movs	r3, #2
 80049ea:	e0ca      	b.n	8004b82 <I2C_Slave_ISR_DMA+0x1ba>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	095b      	lsrs	r3, r3, #5
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00a      	beq.n	8004a16 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	095b      	lsrs	r3, r3, #5
 8004a04:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d004      	beq.n	8004a16 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004a0c:	68b9      	ldr	r1, [r7, #8]
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 faa4 	bl	8004f5c <I2C_ITSlaveCplt>
 8004a14:	e0b0      	b.n	8004b78 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	091b      	lsrs	r3, r3, #4
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f000 809a 	beq.w	8004b58 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	091b      	lsrs	r3, r3, #4
 8004a28:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	f000 8093 	beq.w	8004b58 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	0b9b      	lsrs	r3, r3, #14
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d105      	bne.n	8004a4a <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	0bdb      	lsrs	r3, r3, #15
 8004a42:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d07f      	beq.n	8004b4a <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00d      	beq.n	8004a6e <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	0bdb      	lsrs	r3, r3, #15
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d007      	beq.n	8004a6e <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00d      	beq.n	8004a92 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	0b9b      	lsrs	r3, r3, #14
 8004a7a:	f003 0301 	and.w	r3, r3, #1
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d007      	beq.n	8004a92 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d128      	bne.n	8004aea <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b28      	cmp	r3, #40	@ 0x28
 8004aa2:	d108      	bne.n	8004ab6 <I2C_Slave_ISR_DMA+0xee>
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004aaa:	d104      	bne.n	8004ab6 <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004aac:	68b9      	ldr	r1, [r7, #8]
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f000 fbbe 	bl	8005230 <I2C_ITListenCplt>
 8004ab4:	e048      	b.n	8004b48 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b29      	cmp	r3, #41	@ 0x29
 8004ac0:	d10e      	bne.n	8004ae0 <I2C_Slave_ISR_DMA+0x118>
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004ac8:	d00a      	beq.n	8004ae0 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2210      	movs	r2, #16
 8004ad0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 fd19 	bl	800550a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 f917 	bl	8004d0c <I2C_ITSlaveSeqCplt>
 8004ade:	e033      	b.n	8004b48 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2210      	movs	r2, #16
 8004ae6:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004ae8:	e034      	b.n	8004b54 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2210      	movs	r2, #16
 8004af0:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004af6:	f043 0204 	orr.w	r2, r3, #4
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b04:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d003      	beq.n	8004b14 <I2C_Slave_ISR_DMA+0x14c>
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b12:	d11f      	bne.n	8004b54 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b14:	7dfb      	ldrb	r3, [r7, #23]
 8004b16:	2b21      	cmp	r3, #33	@ 0x21
 8004b18:	d002      	beq.n	8004b20 <I2C_Slave_ISR_DMA+0x158>
 8004b1a:	7dfb      	ldrb	r3, [r7, #23]
 8004b1c:	2b29      	cmp	r3, #41	@ 0x29
 8004b1e:	d103      	bne.n	8004b28 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2221      	movs	r2, #33	@ 0x21
 8004b24:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b26:	e008      	b.n	8004b3a <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004b28:	7dfb      	ldrb	r3, [r7, #23]
 8004b2a:	2b22      	cmp	r3, #34	@ 0x22
 8004b2c:	d002      	beq.n	8004b34 <I2C_Slave_ISR_DMA+0x16c>
 8004b2e:	7dfb      	ldrb	r3, [r7, #23]
 8004b30:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b32:	d102      	bne.n	8004b3a <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2222      	movs	r2, #34	@ 0x22
 8004b38:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b3e:	4619      	mov	r1, r3
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f000 fbcb 	bl	80052dc <I2C_ITError>
      if (treatdmanack == 1U)
 8004b46:	e005      	b.n	8004b54 <I2C_Slave_ISR_DMA+0x18c>
 8004b48:	e004      	b.n	8004b54 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2210      	movs	r2, #16
 8004b50:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004b52:	e011      	b.n	8004b78 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8004b54:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004b56:	e00f      	b.n	8004b78 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	08db      	lsrs	r3, r3, #3
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d009      	beq.n	8004b78 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	08db      	lsrs	r3, r3, #3
 8004b68:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d003      	beq.n	8004b78 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8004b70:	68b9      	ldr	r1, [r7, #8]
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	f000 f809 	bl	8004b8a <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3720      	adds	r7, #32
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b084      	sub	sp, #16
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
 8004b92:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004ba0:	2b28      	cmp	r3, #40	@ 0x28
 8004ba2:	d16a      	bne.n	8004c7a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	0c1b      	lsrs	r3, r3, #16
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	0c1b      	lsrs	r3, r3, #16
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004bc2:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bd0:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004bde:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d138      	bne.n	8004c5a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004be8:	897b      	ldrh	r3, [r7, #10]
 8004bea:	09db      	lsrs	r3, r3, #7
 8004bec:	b29a      	uxth	r2, r3
 8004bee:	89bb      	ldrh	r3, [r7, #12]
 8004bf0:	4053      	eors	r3, r2
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	f003 0306 	and.w	r3, r3, #6
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d11c      	bne.n	8004c36 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004bfc:	897b      	ldrh	r3, [r7, #10]
 8004bfe:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c04:	1c5a      	adds	r2, r3, #1
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d13b      	bne.n	8004c8a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2208      	movs	r2, #8
 8004c1e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004c28:	89ba      	ldrh	r2, [r7, #12]
 8004c2a:	7bfb      	ldrb	r3, [r7, #15]
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f7fd fa3e 	bl	80020b0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004c34:	e029      	b.n	8004c8a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004c36:	893b      	ldrh	r3, [r7, #8]
 8004c38:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004c3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 fd5c 	bl	80056fc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004c4c:	89ba      	ldrh	r2, [r7, #12]
 8004c4e:	7bfb      	ldrb	r3, [r7, #15]
 8004c50:	4619      	mov	r1, r3
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7fd fa2c 	bl	80020b0 <HAL_I2C_AddrCallback>
}
 8004c58:	e017      	b.n	8004c8a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004c5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 fd4c 	bl	80056fc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004c6c:	89ba      	ldrh	r2, [r7, #12]
 8004c6e:	7bfb      	ldrb	r3, [r7, #15]
 8004c70:	4619      	mov	r1, r3
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7fd fa1c 	bl	80020b0 <HAL_I2C_AddrCallback>
}
 8004c78:	e007      	b.n	8004c8a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2208      	movs	r2, #8
 8004c80:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004c8a:	bf00      	nop
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b082      	sub	sp, #8
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	2b21      	cmp	r3, #33	@ 0x21
 8004cac:	d115      	bne.n	8004cda <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2211      	movs	r2, #17
 8004cba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004cc2:	2101      	movs	r1, #1
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f000 fd19 	bl	80056fc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7ff faf1 	bl	80042ba <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004cd8:	e014      	b.n	8004d04 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2220      	movs	r2, #32
 8004cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2212      	movs	r2, #18
 8004ce6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004cee:	2102      	movs	r1, #2
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 fd03 	bl	80056fc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f7ff fae5 	bl	80042ce <HAL_I2C_MasterRxCpltCallback>
}
 8004d04:	bf00      	nop
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}

08004d0c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	0b9b      	lsrs	r3, r3, #14
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d008      	beq.n	8004d42 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	e00d      	b.n	8004d5e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	0bdb      	lsrs	r3, r3, #15
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d007      	beq.n	8004d5e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d5c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b29      	cmp	r3, #41	@ 0x29
 8004d68:	d112      	bne.n	8004d90 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2228      	movs	r2, #40	@ 0x28
 8004d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2221      	movs	r2, #33	@ 0x21
 8004d76:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004d78:	2101      	movs	r1, #1
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 fcbe 	bl	80056fc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f7fd f9b1 	bl	80020f0 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004d8e:	e017      	b.n	8004dc0 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d9a:	d111      	bne.n	8004dc0 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2228      	movs	r2, #40	@ 0x28
 8004da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2222      	movs	r2, #34	@ 0x22
 8004da8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004daa:	2102      	movs	r1, #2
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 fca5 	bl	80056fc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f7fc fe58 	bl	8001a70 <HAL_I2C_SlaveRxCpltCallback>
}
 8004dc0:	bf00      	nop
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b21      	cmp	r3, #33	@ 0x21
 8004de8:	d107      	bne.n	8004dfa <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004dea:	2101      	movs	r1, #1
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 fc85 	bl	80056fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2211      	movs	r2, #17
 8004df6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004df8:	e00c      	b.n	8004e14 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b22      	cmp	r3, #34	@ 0x22
 8004e04:	d106      	bne.n	8004e14 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004e06:	2102      	movs	r1, #2
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 fc77 	bl	80056fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2212      	movs	r2, #18
 8004e12:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	6859      	ldr	r1, [r3, #4]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	4b4d      	ldr	r3, [pc, #308]	@ (8004f54 <I2C_ITMasterCplt+0x18c>)
 8004e20:	400b      	ands	r3, r1
 8004e22:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a4a      	ldr	r2, [pc, #296]	@ (8004f58 <I2C_ITMasterCplt+0x190>)
 8004e2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	091b      	lsrs	r3, r3, #4
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d009      	beq.n	8004e50 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2210      	movs	r2, #16
 8004e42:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e48:	f043 0204 	orr.w	r2, r3, #4
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	2b60      	cmp	r3, #96	@ 0x60
 8004e5a:	d10b      	bne.n	8004e74 <I2C_ITMasterCplt+0xac>
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	089b      	lsrs	r3, r3, #2
 8004e60:	f003 0301 	and.w	r3, r3, #1
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d005      	beq.n	8004e74 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004e72:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 fb48 	bl	800550a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	2b60      	cmp	r3, #96	@ 0x60
 8004e8a:	d002      	beq.n	8004e92 <I2C_ITMasterCplt+0xca>
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d006      	beq.n	8004ea0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e96:	4619      	mov	r1, r3
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 fa1f 	bl	80052dc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004e9e:	e054      	b.n	8004f4a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	2b21      	cmp	r3, #33	@ 0x21
 8004eaa:	d124      	bne.n	8004ef6 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2220      	movs	r2, #32
 8004eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b40      	cmp	r3, #64	@ 0x40
 8004ec4:	d10b      	bne.n	8004ede <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f7ff fa03 	bl	80042e2 <HAL_I2C_MemTxCpltCallback>
}
 8004edc:	e035      	b.n	8004f4a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7ff f9e3 	bl	80042ba <HAL_I2C_MasterTxCpltCallback>
}
 8004ef4:	e029      	b.n	8004f4a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b22      	cmp	r3, #34	@ 0x22
 8004f00:	d123      	bne.n	8004f4a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2220      	movs	r2, #32
 8004f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f16:	b2db      	uxtb	r3, r3
 8004f18:	2b40      	cmp	r3, #64	@ 0x40
 8004f1a:	d10b      	bne.n	8004f34 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f7ff f9e2 	bl	80042f6 <HAL_I2C_MemRxCpltCallback>
}
 8004f32:	e00a      	b.n	8004f4a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f7ff f9c2 	bl	80042ce <HAL_I2C_MasterRxCpltCallback>
}
 8004f4a:	bf00      	nop
 8004f4c:	3718      	adds	r7, #24
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	fe00e800 	.word	0xfe00e800
 8004f58:	ffff0000 	.word	0xffff0000

08004f5c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b086      	sub	sp, #24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f76:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f7e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2220      	movs	r2, #32
 8004f86:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004f88:	7afb      	ldrb	r3, [r7, #11]
 8004f8a:	2b21      	cmp	r3, #33	@ 0x21
 8004f8c:	d002      	beq.n	8004f94 <I2C_ITSlaveCplt+0x38>
 8004f8e:	7afb      	ldrb	r3, [r7, #11]
 8004f90:	2b29      	cmp	r3, #41	@ 0x29
 8004f92:	d108      	bne.n	8004fa6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004f94:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f000 fbaf 	bl	80056fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2221      	movs	r2, #33	@ 0x21
 8004fa2:	631a      	str	r2, [r3, #48]	@ 0x30
 8004fa4:	e019      	b.n	8004fda <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004fa6:	7afb      	ldrb	r3, [r7, #11]
 8004fa8:	2b22      	cmp	r3, #34	@ 0x22
 8004faa:	d002      	beq.n	8004fb2 <I2C_ITSlaveCplt+0x56>
 8004fac:	7afb      	ldrb	r3, [r7, #11]
 8004fae:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fb0:	d108      	bne.n	8004fc4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004fb2:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 fba0 	bl	80056fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2222      	movs	r2, #34	@ 0x22
 8004fc0:	631a      	str	r2, [r3, #48]	@ 0x30
 8004fc2:	e00a      	b.n	8004fda <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004fc4:	7afb      	ldrb	r3, [r7, #11]
 8004fc6:	2b28      	cmp	r3, #40	@ 0x28
 8004fc8:	d107      	bne.n	8004fda <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004fca:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 fb94 	bl	80056fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fe8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	6859      	ldr	r1, [r3, #4]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	4b8c      	ldr	r3, [pc, #560]	@ (8005228 <I2C_ITSlaveCplt+0x2cc>)
 8004ff6:	400b      	ands	r3, r1
 8004ff8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 fa85 	bl	800550a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	0b9b      	lsrs	r3, r3, #14
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	2b00      	cmp	r3, #0
 800500a:	d013      	beq.n	8005034 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800501a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005020:	2b00      	cmp	r3, #0
 8005022:	d020      	beq.n	8005066 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	b29a      	uxth	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005032:	e018      	b.n	8005066 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	0bdb      	lsrs	r3, r3, #15
 8005038:	f003 0301 	and.w	r3, r3, #1
 800503c:	2b00      	cmp	r3, #0
 800503e:	d012      	beq.n	8005066 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800504e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005054:	2b00      	cmp	r3, #0
 8005056:	d006      	beq.n	8005066 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	b29a      	uxth	r2, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	089b      	lsrs	r3, r3, #2
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d020      	beq.n	80050b4 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f023 0304 	bic.w	r3, r3, #4
 8005078:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005084:	b2d2      	uxtb	r2, r2
 8005086:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508c:	1c5a      	adds	r2, r3, #1
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00c      	beq.n	80050b4 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	3b01      	subs	r3, #1
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d005      	beq.n	80050ca <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c2:	f043 0204 	orr.w	r2, r3, #4
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	091b      	lsrs	r3, r3, #4
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d04a      	beq.n	800516c <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	091b      	lsrs	r3, r3, #4
 80050da:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d044      	beq.n	800516c <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d128      	bne.n	800513e <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b28      	cmp	r3, #40	@ 0x28
 80050f6:	d108      	bne.n	800510a <I2C_ITSlaveCplt+0x1ae>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050fe:	d104      	bne.n	800510a <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005100:	6979      	ldr	r1, [r7, #20]
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 f894 	bl	8005230 <I2C_ITListenCplt>
 8005108:	e030      	b.n	800516c <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b29      	cmp	r3, #41	@ 0x29
 8005114:	d10e      	bne.n	8005134 <I2C_ITSlaveCplt+0x1d8>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800511c:	d00a      	beq.n	8005134 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2210      	movs	r2, #16
 8005124:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 f9ef 	bl	800550a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f7ff fded 	bl	8004d0c <I2C_ITSlaveSeqCplt>
 8005132:	e01b      	b.n	800516c <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2210      	movs	r2, #16
 800513a:	61da      	str	r2, [r3, #28]
 800513c:	e016      	b.n	800516c <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2210      	movs	r2, #16
 8005144:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800514a:	f043 0204 	orr.w	r2, r3, #4
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d003      	beq.n	8005160 <I2C_ITSlaveCplt+0x204>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800515e:	d105      	bne.n	800516c <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005164:	4619      	mov	r1, r3
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f8b8 	bl	80052dc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800517e:	2b00      	cmp	r3, #0
 8005180:	d010      	beq.n	80051a4 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005186:	4619      	mov	r1, r3
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 f8a7 	bl	80052dc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b28      	cmp	r3, #40	@ 0x28
 8005198:	d141      	bne.n	800521e <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800519a:	6979      	ldr	r1, [r7, #20]
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 f847 	bl	8005230 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80051a2:	e03c      	b.n	800521e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80051ac:	d014      	beq.n	80051d8 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f7ff fdac 	bl	8004d0c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a1d      	ldr	r2, [pc, #116]	@ (800522c <I2C_ITSlaveCplt+0x2d0>)
 80051b8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2220      	movs	r2, #32
 80051be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f7fc ff61 	bl	8002098 <HAL_I2C_ListenCpltCallback>
}
 80051d6:	e022      	b.n	800521e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b22      	cmp	r3, #34	@ 0x22
 80051e2:	d10e      	bne.n	8005202 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f7fc fc38 	bl	8001a70 <HAL_I2C_SlaveRxCpltCallback>
}
 8005200:	e00d      	b.n	800521e <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2220      	movs	r2, #32
 8005206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f7fc ff69 	bl	80020f0 <HAL_I2C_SlaveTxCpltCallback>
}
 800521e:	bf00      	nop
 8005220:	3718      	adds	r7, #24
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	fe00e800 	.word	0xfe00e800
 800522c:	ffff0000 	.word	0xffff0000

08005230 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a26      	ldr	r2, [pc, #152]	@ (80052d8 <I2C_ITListenCplt+0xa8>)
 800523e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2220      	movs	r2, #32
 800524a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	089b      	lsrs	r3, r3, #2
 8005260:	f003 0301 	and.w	r3, r3, #1
 8005264:	2b00      	cmp	r3, #0
 8005266:	d022      	beq.n	80052ae <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005272:	b2d2      	uxtb	r2, r2
 8005274:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527a:	1c5a      	adds	r2, r3, #1
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005284:	2b00      	cmp	r3, #0
 8005286:	d012      	beq.n	80052ae <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800528c:	3b01      	subs	r3, #1
 800528e:	b29a      	uxth	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005298:	b29b      	uxth	r3, r3
 800529a:	3b01      	subs	r3, #1
 800529c:	b29a      	uxth	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a6:	f043 0204 	orr.w	r2, r3, #4
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80052ae:	f248 0103 	movw	r1, #32771	@ 0x8003
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 fa22 	bl	80056fc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2210      	movs	r2, #16
 80052be:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f7fc fee5 	bl	8002098 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80052ce:	bf00      	nop
 80052d0:	3708      	adds	r7, #8
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	ffff0000 	.word	0xffff0000

080052dc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ec:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a6d      	ldr	r2, [pc, #436]	@ (80054b0 <I2C_ITError+0x1d4>)
 80052fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	431a      	orrs	r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800530e:	7bfb      	ldrb	r3, [r7, #15]
 8005310:	2b28      	cmp	r3, #40	@ 0x28
 8005312:	d005      	beq.n	8005320 <I2C_ITError+0x44>
 8005314:	7bfb      	ldrb	r3, [r7, #15]
 8005316:	2b29      	cmp	r3, #41	@ 0x29
 8005318:	d002      	beq.n	8005320 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800531a:	7bfb      	ldrb	r3, [r7, #15]
 800531c:	2b2a      	cmp	r3, #42	@ 0x2a
 800531e:	d10b      	bne.n	8005338 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005320:	2103      	movs	r1, #3
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f9ea 	bl	80056fc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2228      	movs	r2, #40	@ 0x28
 800532c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a60      	ldr	r2, [pc, #384]	@ (80054b4 <I2C_ITError+0x1d8>)
 8005334:	635a      	str	r2, [r3, #52]	@ 0x34
 8005336:	e030      	b.n	800539a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005338:	f248 0103 	movw	r1, #32771	@ 0x8003
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f9dd 	bl	80056fc <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f8e1 	bl	800550a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b60      	cmp	r3, #96	@ 0x60
 8005352:	d01f      	beq.n	8005394 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2220      	movs	r2, #32
 8005358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	699b      	ldr	r3, [r3, #24]
 8005362:	f003 0320 	and.w	r3, r3, #32
 8005366:	2b20      	cmp	r3, #32
 8005368:	d114      	bne.n	8005394 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	f003 0310 	and.w	r3, r3, #16
 8005374:	2b10      	cmp	r3, #16
 8005376:	d109      	bne.n	800538c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2210      	movs	r2, #16
 800537e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005384:	f043 0204 	orr.w	r2, r3, #4
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2220      	movs	r2, #32
 8005392:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800539e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d039      	beq.n	800541c <I2C_ITError+0x140>
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2b11      	cmp	r3, #17
 80053ac:	d002      	beq.n	80053b4 <I2C_ITError+0xd8>
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	2b21      	cmp	r3, #33	@ 0x21
 80053b2:	d133      	bne.n	800541c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053c2:	d107      	bne.n	80053d4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053d2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d8:	4618      	mov	r0, r3
 80053da:	f7fe faf2 	bl	80039c2 <HAL_DMA_GetState>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d017      	beq.n	8005414 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e8:	4a33      	ldr	r2, [pc, #204]	@ (80054b8 <I2C_ITError+0x1dc>)
 80053ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f8:	4618      	mov	r0, r3
 80053fa:	f7fe faa4 	bl	8003946 <HAL_DMA_Abort_IT>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d04d      	beq.n	80054a0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800540e:	4610      	mov	r0, r2
 8005410:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005412:	e045      	b.n	80054a0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f851 	bl	80054bc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800541a:	e041      	b.n	80054a0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005420:	2b00      	cmp	r3, #0
 8005422:	d039      	beq.n	8005498 <I2C_ITError+0x1bc>
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2b12      	cmp	r3, #18
 8005428:	d002      	beq.n	8005430 <I2C_ITError+0x154>
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	2b22      	cmp	r3, #34	@ 0x22
 800542e:	d133      	bne.n	8005498 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800543a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800543e:	d107      	bne.n	8005450 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800544e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005454:	4618      	mov	r0, r3
 8005456:	f7fe fab4 	bl	80039c2 <HAL_DMA_GetState>
 800545a:	4603      	mov	r3, r0
 800545c:	2b01      	cmp	r3, #1
 800545e:	d017      	beq.n	8005490 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005464:	4a14      	ldr	r2, [pc, #80]	@ (80054b8 <I2C_ITError+0x1dc>)
 8005466:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005474:	4618      	mov	r0, r3
 8005476:	f7fe fa66 	bl	8003946 <HAL_DMA_Abort_IT>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d011      	beq.n	80054a4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800548a:	4610      	mov	r0, r2
 800548c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800548e:	e009      	b.n	80054a4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f000 f813 	bl	80054bc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005496:	e005      	b.n	80054a4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 f80f 	bl	80054bc <I2C_TreatErrorCallback>
  }
}
 800549e:	e002      	b.n	80054a6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054a0:	bf00      	nop
 80054a2:	e000      	b.n	80054a6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054a4:	bf00      	nop
}
 80054a6:	bf00      	nop
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	ffff0000 	.word	0xffff0000
 80054b4:	0800431f 	.word	0x0800431f
 80054b8:	08005553 	.word	0x08005553

080054bc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b082      	sub	sp, #8
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b60      	cmp	r3, #96	@ 0x60
 80054ce:	d10e      	bne.n	80054ee <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2220      	movs	r2, #32
 80054d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f7fe ff0f 	bl	800430a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80054ec:	e009      	b.n	8005502 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f7fc fe01 	bl	8002104 <HAL_I2C_ErrorCallback>
}
 8005502:	bf00      	nop
 8005504:	3708      	adds	r7, #8
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800550a:	b480      	push	{r7}
 800550c:	b083      	sub	sp, #12
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b02      	cmp	r3, #2
 800551e:	d103      	bne.n	8005528 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2200      	movs	r2, #0
 8005526:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	f003 0301 	and.w	r3, r3, #1
 8005532:	2b01      	cmp	r3, #1
 8005534:	d007      	beq.n	8005546 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	699a      	ldr	r2, [r3, #24]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f042 0201 	orr.w	r2, r2, #1
 8005544:	619a      	str	r2, [r3, #24]
  }
}
 8005546:	bf00      	nop
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b084      	sub	sp, #16
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005564:	2b00      	cmp	r3, #0
 8005566:	d003      	beq.n	8005570 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556c:	2200      	movs	r2, #0
 800556e:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005574:	2b00      	cmp	r3, #0
 8005576:	d003      	beq.n	8005580 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800557c:	2200      	movs	r2, #0
 800557e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f7ff ff9b 	bl	80054bc <I2C_TreatErrorCallback>
}
 8005586:	bf00      	nop
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
	...

08005590 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005590:	b480      	push	{r7}
 8005592:	b087      	sub	sp, #28
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	607b      	str	r3, [r7, #4]
 800559a:	460b      	mov	r3, r1
 800559c:	817b      	strh	r3, [r7, #10]
 800559e:	4613      	mov	r3, r2
 80055a0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055a2:	897b      	ldrh	r3, [r7, #10]
 80055a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80055a8:	7a7b      	ldrb	r3, [r7, #9]
 80055aa:	041b      	lsls	r3, r3, #16
 80055ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055b0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055b6:	6a3b      	ldr	r3, [r7, #32]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80055be:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	6a3b      	ldr	r3, [r7, #32]
 80055c8:	0d5b      	lsrs	r3, r3, #21
 80055ca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80055ce:	4b08      	ldr	r3, [pc, #32]	@ (80055f0 <I2C_TransferConfig+0x60>)
 80055d0:	430b      	orrs	r3, r1
 80055d2:	43db      	mvns	r3, r3
 80055d4:	ea02 0103 	and.w	r1, r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	697a      	ldr	r2, [r7, #20]
 80055de:	430a      	orrs	r2, r1
 80055e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80055e2:	bf00      	nop
 80055e4:	371c      	adds	r7, #28
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr
 80055ee:	bf00      	nop
 80055f0:	03ff63ff 	.word	0x03ff63ff

080055f4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005600:	2300      	movs	r3, #0
 8005602:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005608:	4a39      	ldr	r2, [pc, #228]	@ (80056f0 <I2C_Enable_IRQ+0xfc>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d032      	beq.n	8005674 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005612:	4a38      	ldr	r2, [pc, #224]	@ (80056f4 <I2C_Enable_IRQ+0x100>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d02d      	beq.n	8005674 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800561c:	4a36      	ldr	r2, [pc, #216]	@ (80056f8 <I2C_Enable_IRQ+0x104>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d028      	beq.n	8005674 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005622:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005626:	2b00      	cmp	r3, #0
 8005628:	da03      	bge.n	8005632 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005630:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005632:	887b      	ldrh	r3, [r7, #2]
 8005634:	f003 0301 	and.w	r3, r3, #1
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8005642:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005644:	887b      	ldrh	r3, [r7, #2]
 8005646:	f003 0302 	and.w	r3, r3, #2
 800564a:	2b00      	cmp	r3, #0
 800564c:	d003      	beq.n	8005656 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8005654:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005656:	887b      	ldrh	r3, [r7, #2]
 8005658:	2b10      	cmp	r3, #16
 800565a:	d103      	bne.n	8005664 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005662:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005664:	887b      	ldrh	r3, [r7, #2]
 8005666:	2b20      	cmp	r3, #32
 8005668:	d133      	bne.n	80056d2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f043 0320 	orr.w	r3, r3, #32
 8005670:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005672:	e02e      	b.n	80056d2 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005674:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005678:	2b00      	cmp	r3, #0
 800567a:	da03      	bge.n	8005684 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005682:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005684:	887b      	ldrh	r3, [r7, #2]
 8005686:	f003 0301 	and.w	r3, r3, #1
 800568a:	2b00      	cmp	r3, #0
 800568c:	d003      	beq.n	8005696 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8005694:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005696:	887b      	ldrh	r3, [r7, #2]
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d003      	beq.n	80056a8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80056a6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80056a8:	887b      	ldrh	r3, [r7, #2]
 80056aa:	2b10      	cmp	r3, #16
 80056ac:	d103      	bne.n	80056b6 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80056b4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80056b6:	887b      	ldrh	r3, [r7, #2]
 80056b8:	2b20      	cmp	r3, #32
 80056ba:	d103      	bne.n	80056c4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80056c2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80056c4:	887b      	ldrh	r3, [r7, #2]
 80056c6:	2b40      	cmp	r3, #64	@ 0x40
 80056c8:	d103      	bne.n	80056d2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056d0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6819      	ldr	r1, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	430a      	orrs	r2, r1
 80056e0:	601a      	str	r2, [r3, #0]
}
 80056e2:	bf00      	nop
 80056e4:	3714      	adds	r7, #20
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	08004527 	.word	0x08004527
 80056f4:	080049c9 	.word	0x080049c9
 80056f8:	0800472d 	.word	0x0800472d

080056fc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	460b      	mov	r3, r1
 8005706:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005708:	2300      	movs	r3, #0
 800570a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800570c:	887b      	ldrh	r3, [r7, #2]
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00f      	beq.n	8005736 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800571c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005724:	b2db      	uxtb	r3, r3
 8005726:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800572a:	2b28      	cmp	r3, #40	@ 0x28
 800572c:	d003      	beq.n	8005736 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005734:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005736:	887b      	ldrh	r3, [r7, #2]
 8005738:	f003 0302 	and.w	r3, r3, #2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00f      	beq.n	8005760 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8005746:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800574e:	b2db      	uxtb	r3, r3
 8005750:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005754:	2b28      	cmp	r3, #40	@ 0x28
 8005756:	d003      	beq.n	8005760 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800575e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005760:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005764:	2b00      	cmp	r3, #0
 8005766:	da03      	bge.n	8005770 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800576e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005770:	887b      	ldrh	r3, [r7, #2]
 8005772:	2b10      	cmp	r3, #16
 8005774:	d103      	bne.n	800577e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800577c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800577e:	887b      	ldrh	r3, [r7, #2]
 8005780:	2b20      	cmp	r3, #32
 8005782:	d103      	bne.n	800578c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f043 0320 	orr.w	r3, r3, #32
 800578a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800578c:	887b      	ldrh	r3, [r7, #2]
 800578e:	2b40      	cmp	r3, #64	@ 0x40
 8005790:	d103      	bne.n	800579a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005798:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6819      	ldr	r1, [r3, #0]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	43da      	mvns	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	400a      	ands	r2, r1
 80057aa:	601a      	str	r2, [r3, #0]
}
 80057ac:	bf00      	nop
 80057ae:	3714      	adds	r7, #20
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	2b20      	cmp	r3, #32
 80057cc:	d138      	bne.n	8005840 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d101      	bne.n	80057dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80057d8:	2302      	movs	r3, #2
 80057da:	e032      	b.n	8005842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2224      	movs	r2, #36	@ 0x24
 80057e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f022 0201 	bic.w	r2, r2, #1
 80057fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800580a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6819      	ldr	r1, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	683a      	ldr	r2, [r7, #0]
 8005818:	430a      	orrs	r2, r1
 800581a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f042 0201 	orr.w	r2, r2, #1
 800582a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800583c:	2300      	movs	r3, #0
 800583e:	e000      	b.n	8005842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005840:	2302      	movs	r3, #2
  }
}
 8005842:	4618      	mov	r0, r3
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr

0800584e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800584e:	b480      	push	{r7}
 8005850:	b085      	sub	sp, #20
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
 8005856:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b20      	cmp	r3, #32
 8005862:	d139      	bne.n	80058d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800586a:	2b01      	cmp	r3, #1
 800586c:	d101      	bne.n	8005872 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800586e:	2302      	movs	r3, #2
 8005870:	e033      	b.n	80058da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2224      	movs	r2, #36	@ 0x24
 800587e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 0201 	bic.w	r2, r2, #1
 8005890:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80058a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	021b      	lsls	r3, r3, #8
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f042 0201 	orr.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2220      	movs	r2, #32
 80058c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058d4:	2300      	movs	r3, #0
 80058d6:	e000      	b.n	80058da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80058d8:	2302      	movs	r3, #2
  }
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3714      	adds	r7, #20
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
	...

080058e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80058f8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d102      	bne.n	800590e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	f000 bff4 	b.w	80068f6 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800590e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005912:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b00      	cmp	r3, #0
 8005920:	f000 816d 	beq.w	8005bfe <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005924:	4bb4      	ldr	r3, [pc, #720]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f003 030c 	and.w	r3, r3, #12
 800592c:	2b04      	cmp	r3, #4
 800592e:	d00c      	beq.n	800594a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005930:	4bb1      	ldr	r3, [pc, #708]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f003 030c 	and.w	r3, r3, #12
 8005938:	2b08      	cmp	r3, #8
 800593a:	d157      	bne.n	80059ec <HAL_RCC_OscConfig+0x104>
 800593c:	4bae      	ldr	r3, [pc, #696]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005944:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005948:	d150      	bne.n	80059ec <HAL_RCC_OscConfig+0x104>
 800594a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800594e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005952:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8005956:	fa93 f3a3 	rbit	r3, r3
 800595a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800595e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005962:	fab3 f383 	clz	r3, r3
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b3f      	cmp	r3, #63	@ 0x3f
 800596a:	d802      	bhi.n	8005972 <HAL_RCC_OscConfig+0x8a>
 800596c:	4ba2      	ldr	r3, [pc, #648]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	e015      	b.n	800599e <HAL_RCC_OscConfig+0xb6>
 8005972:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005976:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800597a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800597e:	fa93 f3a3 	rbit	r3, r3
 8005982:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8005986:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800598a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800598e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8005992:	fa93 f3a3 	rbit	r3, r3
 8005996:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800599a:	4b97      	ldr	r3, [pc, #604]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 800599c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800599e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80059a2:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80059a6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80059aa:	fa92 f2a2 	rbit	r2, r2
 80059ae:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80059b2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80059b6:	fab2 f282 	clz	r2, r2
 80059ba:	b2d2      	uxtb	r2, r2
 80059bc:	f042 0220 	orr.w	r2, r2, #32
 80059c0:	b2d2      	uxtb	r2, r2
 80059c2:	f002 021f 	and.w	r2, r2, #31
 80059c6:	2101      	movs	r1, #1
 80059c8:	fa01 f202 	lsl.w	r2, r1, r2
 80059cc:	4013      	ands	r3, r2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	f000 8114 	beq.w	8005bfc <HAL_RCC_OscConfig+0x314>
 80059d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f040 810b 	bne.w	8005bfc <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	f000 bf85 	b.w	80068f6 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059fc:	d106      	bne.n	8005a0c <HAL_RCC_OscConfig+0x124>
 80059fe:	4b7e      	ldr	r3, [pc, #504]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a7d      	ldr	r2, [pc, #500]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a08:	6013      	str	r3, [r2, #0]
 8005a0a:	e036      	b.n	8005a7a <HAL_RCC_OscConfig+0x192>
 8005a0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d10c      	bne.n	8005a36 <HAL_RCC_OscConfig+0x14e>
 8005a1c:	4b76      	ldr	r3, [pc, #472]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a75      	ldr	r2, [pc, #468]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a26:	6013      	str	r3, [r2, #0]
 8005a28:	4b73      	ldr	r3, [pc, #460]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a72      	ldr	r2, [pc, #456]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a32:	6013      	str	r3, [r2, #0]
 8005a34:	e021      	b.n	8005a7a <HAL_RCC_OscConfig+0x192>
 8005a36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a3a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a46:	d10c      	bne.n	8005a62 <HAL_RCC_OscConfig+0x17a>
 8005a48:	4b6b      	ldr	r3, [pc, #428]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a6a      	ldr	r2, [pc, #424]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a52:	6013      	str	r3, [r2, #0]
 8005a54:	4b68      	ldr	r3, [pc, #416]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a67      	ldr	r2, [pc, #412]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a5e:	6013      	str	r3, [r2, #0]
 8005a60:	e00b      	b.n	8005a7a <HAL_RCC_OscConfig+0x192>
 8005a62:	4b65      	ldr	r3, [pc, #404]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a64      	ldr	r2, [pc, #400]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a6c:	6013      	str	r3, [r2, #0]
 8005a6e:	4b62      	ldr	r3, [pc, #392]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a61      	ldr	r2, [pc, #388]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a78:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005a7a:	4b5f      	ldr	r3, [pc, #380]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7e:	f023 020f 	bic.w	r2, r3, #15
 8005a82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	495a      	ldr	r1, [pc, #360]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005a90:	4313      	orrs	r3, r2
 8005a92:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d054      	beq.n	8005b4e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa4:	f7fc fe16 	bl	80026d4 <HAL_GetTick>
 8005aa8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aac:	e00a      	b.n	8005ac4 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005aae:	f7fc fe11 	bl	80026d4 <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	2b64      	cmp	r3, #100	@ 0x64
 8005abc:	d902      	bls.n	8005ac4 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	f000 bf19 	b.w	80068f6 <HAL_RCC_OscConfig+0x100e>
 8005ac4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005ac8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005acc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8005ad0:	fa93 f3a3 	rbit	r3, r3
 8005ad4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8005ad8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005adc:	fab3 f383 	clz	r3, r3
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b3f      	cmp	r3, #63	@ 0x3f
 8005ae4:	d802      	bhi.n	8005aec <HAL_RCC_OscConfig+0x204>
 8005ae6:	4b44      	ldr	r3, [pc, #272]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	e015      	b.n	8005b18 <HAL_RCC_OscConfig+0x230>
 8005aec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005af0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005af4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8005af8:	fa93 f3a3 	rbit	r3, r3
 8005afc:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8005b00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005b04:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8005b08:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8005b0c:	fa93 f3a3 	rbit	r3, r3
 8005b10:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8005b14:	4b38      	ldr	r3, [pc, #224]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b18:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005b1c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8005b20:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8005b24:	fa92 f2a2 	rbit	r2, r2
 8005b28:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8005b2c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8005b30:	fab2 f282 	clz	r2, r2
 8005b34:	b2d2      	uxtb	r2, r2
 8005b36:	f042 0220 	orr.w	r2, r2, #32
 8005b3a:	b2d2      	uxtb	r2, r2
 8005b3c:	f002 021f 	and.w	r2, r2, #31
 8005b40:	2101      	movs	r1, #1
 8005b42:	fa01 f202 	lsl.w	r2, r1, r2
 8005b46:	4013      	ands	r3, r2
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d0b0      	beq.n	8005aae <HAL_RCC_OscConfig+0x1c6>
 8005b4c:	e057      	b.n	8005bfe <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b4e:	f7fc fdc1 	bl	80026d4 <HAL_GetTick>
 8005b52:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b56:	e00a      	b.n	8005b6e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b58:	f7fc fdbc 	bl	80026d4 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	2b64      	cmp	r3, #100	@ 0x64
 8005b66:	d902      	bls.n	8005b6e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	f000 bec4 	b.w	80068f6 <HAL_RCC_OscConfig+0x100e>
 8005b6e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005b72:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b76:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8005b7a:	fa93 f3a3 	rbit	r3, r3
 8005b7e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8005b82:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b86:	fab3 f383 	clz	r3, r3
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b3f      	cmp	r3, #63	@ 0x3f
 8005b8e:	d802      	bhi.n	8005b96 <HAL_RCC_OscConfig+0x2ae>
 8005b90:	4b19      	ldr	r3, [pc, #100]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	e015      	b.n	8005bc2 <HAL_RCC_OscConfig+0x2da>
 8005b96:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005b9a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b9e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8005ba2:	fa93 f3a3 	rbit	r3, r3
 8005ba6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8005baa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005bae:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8005bb2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8005bb6:	fa93 f3a3 	rbit	r3, r3
 8005bba:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8005bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8005bf8 <HAL_RCC_OscConfig+0x310>)
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005bc6:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8005bca:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8005bce:	fa92 f2a2 	rbit	r2, r2
 8005bd2:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8005bd6:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8005bda:	fab2 f282 	clz	r2, r2
 8005bde:	b2d2      	uxtb	r2, r2
 8005be0:	f042 0220 	orr.w	r2, r2, #32
 8005be4:	b2d2      	uxtb	r2, r2
 8005be6:	f002 021f 	and.w	r2, r2, #31
 8005bea:	2101      	movs	r1, #1
 8005bec:	fa01 f202 	lsl.w	r2, r1, r2
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1b0      	bne.n	8005b58 <HAL_RCC_OscConfig+0x270>
 8005bf6:	e002      	b.n	8005bfe <HAL_RCC_OscConfig+0x316>
 8005bf8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 816c 	beq.w	8005eec <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005c14:	4bcc      	ldr	r3, [pc, #816]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f003 030c 	and.w	r3, r3, #12
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d00b      	beq.n	8005c38 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005c20:	4bc9      	ldr	r3, [pc, #804]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f003 030c 	and.w	r3, r3, #12
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	d16d      	bne.n	8005d08 <HAL_RCC_OscConfig+0x420>
 8005c2c:	4bc6      	ldr	r3, [pc, #792]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d167      	bne.n	8005d08 <HAL_RCC_OscConfig+0x420>
 8005c38:	2302      	movs	r3, #2
 8005c3a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c3e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8005c42:	fa93 f3a3 	rbit	r3, r3
 8005c46:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8005c4a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c4e:	fab3 f383 	clz	r3, r3
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	2b3f      	cmp	r3, #63	@ 0x3f
 8005c56:	d802      	bhi.n	8005c5e <HAL_RCC_OscConfig+0x376>
 8005c58:	4bbb      	ldr	r3, [pc, #748]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	e013      	b.n	8005c86 <HAL_RCC_OscConfig+0x39e>
 8005c5e:	2302      	movs	r3, #2
 8005c60:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c64:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8005c68:	fa93 f3a3 	rbit	r3, r3
 8005c6c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8005c70:	2302      	movs	r3, #2
 8005c72:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8005c76:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8005c7a:	fa93 f3a3 	rbit	r3, r3
 8005c7e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8005c82:	4bb1      	ldr	r3, [pc, #708]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c86:	2202      	movs	r2, #2
 8005c88:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8005c8c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8005c90:	fa92 f2a2 	rbit	r2, r2
 8005c94:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8005c98:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005c9c:	fab2 f282 	clz	r2, r2
 8005ca0:	b2d2      	uxtb	r2, r2
 8005ca2:	f042 0220 	orr.w	r2, r2, #32
 8005ca6:	b2d2      	uxtb	r2, r2
 8005ca8:	f002 021f 	and.w	r2, r2, #31
 8005cac:	2101      	movs	r1, #1
 8005cae:	fa01 f202 	lsl.w	r2, r1, r2
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d00a      	beq.n	8005cce <HAL_RCC_OscConfig+0x3e6>
 8005cb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005cbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d002      	beq.n	8005cce <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	f000 be14 	b.w	80068f6 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cce:	4b9e      	ldr	r3, [pc, #632]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005cd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005cda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	21f8      	movs	r1, #248	@ 0xf8
 8005ce4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce8:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8005cec:	fa91 f1a1 	rbit	r1, r1
 8005cf0:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8005cf4:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8005cf8:	fab1 f181 	clz	r1, r1
 8005cfc:	b2c9      	uxtb	r1, r1
 8005cfe:	408b      	lsls	r3, r1
 8005d00:	4991      	ldr	r1, [pc, #580]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d06:	e0f1      	b.n	8005eec <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	691b      	ldr	r3, [r3, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 8083 	beq.w	8005e20 <HAL_RCC_OscConfig+0x538>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d20:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005d24:	fa93 f3a3 	rbit	r3, r3
 8005d28:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8005d2c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d30:	fab3 f383 	clz	r3, r3
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005d3a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	461a      	mov	r2, r3
 8005d42:	2301      	movs	r3, #1
 8005d44:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d46:	f7fc fcc5 	bl	80026d4 <HAL_GetTick>
 8005d4a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d4e:	e00a      	b.n	8005d66 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d50:	f7fc fcc0 	bl	80026d4 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d902      	bls.n	8005d66 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	f000 bdc8 	b.w	80068f6 <HAL_RCC_OscConfig+0x100e>
 8005d66:	2302      	movs	r3, #2
 8005d68:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d6c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005d70:	fa93 f3a3 	rbit	r3, r3
 8005d74:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8005d78:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d7c:	fab3 f383 	clz	r3, r3
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b3f      	cmp	r3, #63	@ 0x3f
 8005d84:	d802      	bhi.n	8005d8c <HAL_RCC_OscConfig+0x4a4>
 8005d86:	4b70      	ldr	r3, [pc, #448]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	e013      	b.n	8005db4 <HAL_RCC_OscConfig+0x4cc>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d92:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005d96:	fa93 f3a3 	rbit	r3, r3
 8005d9a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8005d9e:	2302      	movs	r3, #2
 8005da0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005da4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005da8:	fa93 f3a3 	rbit	r3, r3
 8005dac:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8005db0:	4b65      	ldr	r3, [pc, #404]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db4:	2202      	movs	r2, #2
 8005db6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8005dba:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8005dbe:	fa92 f2a2 	rbit	r2, r2
 8005dc2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8005dc6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8005dca:	fab2 f282 	clz	r2, r2
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	f042 0220 	orr.w	r2, r2, #32
 8005dd4:	b2d2      	uxtb	r2, r2
 8005dd6:	f002 021f 	and.w	r2, r2, #31
 8005dda:	2101      	movs	r1, #1
 8005ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8005de0:	4013      	ands	r3, r2
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d0b4      	beq.n	8005d50 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005de6:	4b58      	ldr	r3, [pc, #352]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005df2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	695b      	ldr	r3, [r3, #20]
 8005dfa:	21f8      	movs	r1, #248	@ 0xf8
 8005dfc:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e00:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8005e04:	fa91 f1a1 	rbit	r1, r1
 8005e08:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8005e0c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8005e10:	fab1 f181 	clz	r1, r1
 8005e14:	b2c9      	uxtb	r1, r1
 8005e16:	408b      	lsls	r3, r1
 8005e18:	494b      	ldr	r1, [pc, #300]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	600b      	str	r3, [r1, #0]
 8005e1e:	e065      	b.n	8005eec <HAL_RCC_OscConfig+0x604>
 8005e20:	2301      	movs	r3, #1
 8005e22:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e26:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e2a:	fa93 f3a3 	rbit	r3, r3
 8005e2e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8005e32:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e36:	fab3 f383 	clz	r3, r3
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005e40:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	461a      	mov	r2, r3
 8005e48:	2300      	movs	r3, #0
 8005e4a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e4c:	f7fc fc42 	bl	80026d4 <HAL_GetTick>
 8005e50:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e54:	e00a      	b.n	8005e6c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e56:	f7fc fc3d 	bl	80026d4 <HAL_GetTick>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d902      	bls.n	8005e6c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	f000 bd45 	b.w	80068f6 <HAL_RCC_OscConfig+0x100e>
 8005e6c:	2302      	movs	r3, #2
 8005e6e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e72:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005e76:	fa93 f3a3 	rbit	r3, r3
 8005e7a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8005e7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e82:	fab3 f383 	clz	r3, r3
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b3f      	cmp	r3, #63	@ 0x3f
 8005e8a:	d802      	bhi.n	8005e92 <HAL_RCC_OscConfig+0x5aa>
 8005e8c:	4b2e      	ldr	r3, [pc, #184]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	e013      	b.n	8005eba <HAL_RCC_OscConfig+0x5d2>
 8005e92:	2302      	movs	r3, #2
 8005e94:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005e9c:	fa93 f3a3 	rbit	r3, r3
 8005ea0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8005eaa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005eae:	fa93 f3a3 	rbit	r3, r3
 8005eb2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8005eb6:	4b24      	ldr	r3, [pc, #144]	@ (8005f48 <HAL_RCC_OscConfig+0x660>)
 8005eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eba:	2202      	movs	r2, #2
 8005ebc:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8005ec0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8005ec4:	fa92 f2a2 	rbit	r2, r2
 8005ec8:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8005ecc:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8005ed0:	fab2 f282 	clz	r2, r2
 8005ed4:	b2d2      	uxtb	r2, r2
 8005ed6:	f042 0220 	orr.w	r2, r2, #32
 8005eda:	b2d2      	uxtb	r2, r2
 8005edc:	f002 021f 	and.w	r2, r2, #31
 8005ee0:	2101      	movs	r1, #1
 8005ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1b4      	bne.n	8005e56 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ef0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0308 	and.w	r3, r3, #8
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f000 8115 	beq.w	800612c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d07e      	beq.n	8006010 <HAL_RCC_OscConfig+0x728>
 8005f12:	2301      	movs	r3, #1
 8005f14:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f18:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f1c:	fa93 f3a3 	rbit	r3, r3
 8005f20:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8005f24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f28:	fab3 f383 	clz	r3, r3
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	461a      	mov	r2, r3
 8005f30:	4b06      	ldr	r3, [pc, #24]	@ (8005f4c <HAL_RCC_OscConfig+0x664>)
 8005f32:	4413      	add	r3, r2
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	461a      	mov	r2, r3
 8005f38:	2301      	movs	r3, #1
 8005f3a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f3c:	f7fc fbca 	bl	80026d4 <HAL_GetTick>
 8005f40:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f44:	e00f      	b.n	8005f66 <HAL_RCC_OscConfig+0x67e>
 8005f46:	bf00      	nop
 8005f48:	40021000 	.word	0x40021000
 8005f4c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f50:	f7fc fbc0 	bl	80026d4 <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d902      	bls.n	8005f66 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	f000 bcc8 	b.w	80068f6 <HAL_RCC_OscConfig+0x100e>
 8005f66:	2302      	movs	r3, #2
 8005f68:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f6c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8005f70:	fa93 f3a3 	rbit	r3, r3
 8005f74:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005f78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f7c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005f80:	2202      	movs	r2, #2
 8005f82:	601a      	str	r2, [r3, #0]
 8005f84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f88:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	fa93 f2a3 	rbit	r2, r3
 8005f92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f9a:	601a      	str	r2, [r3, #0]
 8005f9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fa0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fa4:	2202      	movs	r2, #2
 8005fa6:	601a      	str	r2, [r3, #0]
 8005fa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	fa93 f2a3 	rbit	r2, r3
 8005fb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005fbe:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fc0:	4bb0      	ldr	r3, [pc, #704]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 8005fc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fc8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005fcc:	2102      	movs	r1, #2
 8005fce:	6019      	str	r1, [r3, #0]
 8005fd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fd4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	fa93 f1a3 	rbit	r1, r3
 8005fde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fe2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005fe6:	6019      	str	r1, [r3, #0]
  return result;
 8005fe8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fec:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	fab3 f383 	clz	r3, r3
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	f003 031f 	and.w	r3, r3, #31
 8006002:	2101      	movs	r1, #1
 8006004:	fa01 f303 	lsl.w	r3, r1, r3
 8006008:	4013      	ands	r3, r2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d0a0      	beq.n	8005f50 <HAL_RCC_OscConfig+0x668>
 800600e:	e08d      	b.n	800612c <HAL_RCC_OscConfig+0x844>
 8006010:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006014:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006018:	2201      	movs	r2, #1
 800601a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800601c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006020:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	fa93 f2a3 	rbit	r2, r3
 800602a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800602e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006032:	601a      	str	r2, [r3, #0]
  return result;
 8006034:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006038:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800603c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800603e:	fab3 f383 	clz	r3, r3
 8006042:	b2db      	uxtb	r3, r3
 8006044:	461a      	mov	r2, r3
 8006046:	4b90      	ldr	r3, [pc, #576]	@ (8006288 <HAL_RCC_OscConfig+0x9a0>)
 8006048:	4413      	add	r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	461a      	mov	r2, r3
 800604e:	2300      	movs	r3, #0
 8006050:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006052:	f7fc fb3f 	bl	80026d4 <HAL_GetTick>
 8006056:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800605a:	e00a      	b.n	8006072 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800605c:	f7fc fb3a 	bl	80026d4 <HAL_GetTick>
 8006060:	4602      	mov	r2, r0
 8006062:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	2b02      	cmp	r3, #2
 800606a:	d902      	bls.n	8006072 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	f000 bc42 	b.w	80068f6 <HAL_RCC_OscConfig+0x100e>
 8006072:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006076:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800607a:	2202      	movs	r2, #2
 800607c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800607e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006082:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	fa93 f2a3 	rbit	r2, r3
 800608c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006090:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006094:	601a      	str	r2, [r3, #0]
 8006096:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800609a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800609e:	2202      	movs	r2, #2
 80060a0:	601a      	str	r2, [r3, #0]
 80060a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060a6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	fa93 f2a3 	rbit	r2, r3
 80060b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80060b8:	601a      	str	r2, [r3, #0]
 80060ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060be:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80060c2:	2202      	movs	r2, #2
 80060c4:	601a      	str	r2, [r3, #0]
 80060c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060ca:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	fa93 f2a3 	rbit	r2, r3
 80060d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80060dc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060de:	4b69      	ldr	r3, [pc, #420]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 80060e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060e6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80060ea:	2102      	movs	r1, #2
 80060ec:	6019      	str	r1, [r3, #0]
 80060ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060f2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	fa93 f1a3 	rbit	r1, r3
 80060fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006100:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006104:	6019      	str	r1, [r3, #0]
  return result;
 8006106:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800610a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	fab3 f383 	clz	r3, r3
 8006114:	b2db      	uxtb	r3, r3
 8006116:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800611a:	b2db      	uxtb	r3, r3
 800611c:	f003 031f 	and.w	r3, r3, #31
 8006120:	2101      	movs	r1, #1
 8006122:	fa01 f303 	lsl.w	r3, r1, r3
 8006126:	4013      	ands	r3, r2
 8006128:	2b00      	cmp	r3, #0
 800612a:	d197      	bne.n	800605c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800612c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006130:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0304 	and.w	r3, r3, #4
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 819e 	beq.w	800647e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006142:	2300      	movs	r3, #0
 8006144:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006148:	4b4e      	ldr	r3, [pc, #312]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 800614a:	69db      	ldr	r3, [r3, #28]
 800614c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d116      	bne.n	8006182 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006154:	4b4b      	ldr	r3, [pc, #300]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	4a4a      	ldr	r2, [pc, #296]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 800615a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800615e:	61d3      	str	r3, [r2, #28]
 8006160:	4b48      	ldr	r3, [pc, #288]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 8006162:	69db      	ldr	r3, [r3, #28]
 8006164:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8006168:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800616c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8006170:	601a      	str	r2, [r3, #0]
 8006172:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006176:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800617a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800617c:	2301      	movs	r3, #1
 800617e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006182:	4b42      	ldr	r3, [pc, #264]	@ (800628c <HAL_RCC_OscConfig+0x9a4>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800618a:	2b00      	cmp	r3, #0
 800618c:	d11a      	bne.n	80061c4 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800618e:	4b3f      	ldr	r3, [pc, #252]	@ (800628c <HAL_RCC_OscConfig+0x9a4>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a3e      	ldr	r2, [pc, #248]	@ (800628c <HAL_RCC_OscConfig+0x9a4>)
 8006194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006198:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800619a:	f7fc fa9b 	bl	80026d4 <HAL_GetTick>
 800619e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061a2:	e009      	b.n	80061b8 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061a4:	f7fc fa96 	bl	80026d4 <HAL_GetTick>
 80061a8:	4602      	mov	r2, r0
 80061aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	2b64      	cmp	r3, #100	@ 0x64
 80061b2:	d901      	bls.n	80061b8 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e39e      	b.n	80068f6 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061b8:	4b34      	ldr	r3, [pc, #208]	@ (800628c <HAL_RCC_OscConfig+0x9a4>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d0ef      	beq.n	80061a4 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80061c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d106      	bne.n	80061e2 <HAL_RCC_OscConfig+0x8fa>
 80061d4:	4b2b      	ldr	r3, [pc, #172]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 80061d6:	6a1b      	ldr	r3, [r3, #32]
 80061d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 80061da:	f043 0301 	orr.w	r3, r3, #1
 80061de:	6213      	str	r3, [r2, #32]
 80061e0:	e035      	b.n	800624e <HAL_RCC_OscConfig+0x966>
 80061e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80061e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d10c      	bne.n	800620c <HAL_RCC_OscConfig+0x924>
 80061f2:	4b24      	ldr	r3, [pc, #144]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 80061f4:	6a1b      	ldr	r3, [r3, #32]
 80061f6:	4a23      	ldr	r2, [pc, #140]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 80061f8:	f023 0301 	bic.w	r3, r3, #1
 80061fc:	6213      	str	r3, [r2, #32]
 80061fe:	4b21      	ldr	r3, [pc, #132]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	4a20      	ldr	r2, [pc, #128]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 8006204:	f023 0304 	bic.w	r3, r3, #4
 8006208:	6213      	str	r3, [r2, #32]
 800620a:	e020      	b.n	800624e <HAL_RCC_OscConfig+0x966>
 800620c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006210:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	2b05      	cmp	r3, #5
 800621a:	d10c      	bne.n	8006236 <HAL_RCC_OscConfig+0x94e>
 800621c:	4b19      	ldr	r3, [pc, #100]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 800621e:	6a1b      	ldr	r3, [r3, #32]
 8006220:	4a18      	ldr	r2, [pc, #96]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 8006222:	f043 0304 	orr.w	r3, r3, #4
 8006226:	6213      	str	r3, [r2, #32]
 8006228:	4b16      	ldr	r3, [pc, #88]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 800622a:	6a1b      	ldr	r3, [r3, #32]
 800622c:	4a15      	ldr	r2, [pc, #84]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 800622e:	f043 0301 	orr.w	r3, r3, #1
 8006232:	6213      	str	r3, [r2, #32]
 8006234:	e00b      	b.n	800624e <HAL_RCC_OscConfig+0x966>
 8006236:	4b13      	ldr	r3, [pc, #76]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	4a12      	ldr	r2, [pc, #72]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 800623c:	f023 0301 	bic.w	r3, r3, #1
 8006240:	6213      	str	r3, [r2, #32]
 8006242:	4b10      	ldr	r3, [pc, #64]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	4a0f      	ldr	r2, [pc, #60]	@ (8006284 <HAL_RCC_OscConfig+0x99c>)
 8006248:	f023 0304 	bic.w	r3, r3, #4
 800624c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800624e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006252:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	2b00      	cmp	r3, #0
 800625c:	f000 8087 	beq.w	800636e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006260:	f7fc fa38 	bl	80026d4 <HAL_GetTick>
 8006264:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006268:	e012      	b.n	8006290 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800626a:	f7fc fa33 	bl	80026d4 <HAL_GetTick>
 800626e:	4602      	mov	r2, r0
 8006270:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800627a:	4293      	cmp	r3, r2
 800627c:	d908      	bls.n	8006290 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e339      	b.n	80068f6 <HAL_RCC_OscConfig+0x100e>
 8006282:	bf00      	nop
 8006284:	40021000 	.word	0x40021000
 8006288:	10908120 	.word	0x10908120
 800628c:	40007000 	.word	0x40007000
 8006290:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006294:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8006298:	2202      	movs	r2, #2
 800629a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800629c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062a0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	fa93 f2a3 	rbit	r2, r3
 80062aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062ae:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80062b2:	601a      	str	r2, [r3, #0]
 80062b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062b8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80062bc:	2202      	movs	r2, #2
 80062be:	601a      	str	r2, [r3, #0]
 80062c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062c4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	fa93 f2a3 	rbit	r2, r3
 80062ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062d2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80062d6:	601a      	str	r2, [r3, #0]
  return result;
 80062d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062dc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80062e0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062e2:	fab3 f383 	clz	r3, r3
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d102      	bne.n	80062f8 <HAL_RCC_OscConfig+0xa10>
 80062f2:	4b98      	ldr	r3, [pc, #608]	@ (8006554 <HAL_RCC_OscConfig+0xc6c>)
 80062f4:	6a1b      	ldr	r3, [r3, #32]
 80062f6:	e013      	b.n	8006320 <HAL_RCC_OscConfig+0xa38>
 80062f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062fc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8006300:	2202      	movs	r2, #2
 8006302:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006304:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006308:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	fa93 f2a3 	rbit	r2, r3
 8006312:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006316:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800631a:	601a      	str	r2, [r3, #0]
 800631c:	4b8d      	ldr	r3, [pc, #564]	@ (8006554 <HAL_RCC_OscConfig+0xc6c>)
 800631e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006320:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006324:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8006328:	2102      	movs	r1, #2
 800632a:	6011      	str	r1, [r2, #0]
 800632c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006330:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8006334:	6812      	ldr	r2, [r2, #0]
 8006336:	fa92 f1a2 	rbit	r1, r2
 800633a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800633e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8006342:	6011      	str	r1, [r2, #0]
  return result;
 8006344:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006348:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800634c:	6812      	ldr	r2, [r2, #0]
 800634e:	fab2 f282 	clz	r2, r2
 8006352:	b2d2      	uxtb	r2, r2
 8006354:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006358:	b2d2      	uxtb	r2, r2
 800635a:	f002 021f 	and.w	r2, r2, #31
 800635e:	2101      	movs	r1, #1
 8006360:	fa01 f202 	lsl.w	r2, r1, r2
 8006364:	4013      	ands	r3, r2
 8006366:	2b00      	cmp	r3, #0
 8006368:	f43f af7f 	beq.w	800626a <HAL_RCC_OscConfig+0x982>
 800636c:	e07d      	b.n	800646a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800636e:	f7fc f9b1 	bl	80026d4 <HAL_GetTick>
 8006372:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006376:	e00b      	b.n	8006390 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006378:	f7fc f9ac 	bl	80026d4 <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006388:	4293      	cmp	r3, r2
 800638a:	d901      	bls.n	8006390 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e2b2      	b.n	80068f6 <HAL_RCC_OscConfig+0x100e>
 8006390:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006394:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006398:	2202      	movs	r2, #2
 800639a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800639c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063a0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	fa93 f2a3 	rbit	r2, r3
 80063aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063ae:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80063b2:	601a      	str	r2, [r3, #0]
 80063b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063b8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80063bc:	2202      	movs	r2, #2
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063c4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	fa93 f2a3 	rbit	r2, r3
 80063ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063d2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80063d6:	601a      	str	r2, [r3, #0]
  return result;
 80063d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063dc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80063e0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063e2:	fab3 f383 	clz	r3, r3
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d102      	bne.n	80063f8 <HAL_RCC_OscConfig+0xb10>
 80063f2:	4b58      	ldr	r3, [pc, #352]	@ (8006554 <HAL_RCC_OscConfig+0xc6c>)
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	e013      	b.n	8006420 <HAL_RCC_OscConfig+0xb38>
 80063f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063fc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8006400:	2202      	movs	r2, #2
 8006402:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006404:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006408:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	fa93 f2a3 	rbit	r2, r3
 8006412:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006416:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800641a:	601a      	str	r2, [r3, #0]
 800641c:	4b4d      	ldr	r3, [pc, #308]	@ (8006554 <HAL_RCC_OscConfig+0xc6c>)
 800641e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006420:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006424:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8006428:	2102      	movs	r1, #2
 800642a:	6011      	str	r1, [r2, #0]
 800642c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006430:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8006434:	6812      	ldr	r2, [r2, #0]
 8006436:	fa92 f1a2 	rbit	r1, r2
 800643a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800643e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8006442:	6011      	str	r1, [r2, #0]
  return result;
 8006444:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006448:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800644c:	6812      	ldr	r2, [r2, #0]
 800644e:	fab2 f282 	clz	r2, r2
 8006452:	b2d2      	uxtb	r2, r2
 8006454:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006458:	b2d2      	uxtb	r2, r2
 800645a:	f002 021f 	and.w	r2, r2, #31
 800645e:	2101      	movs	r1, #1
 8006460:	fa01 f202 	lsl.w	r2, r1, r2
 8006464:	4013      	ands	r3, r2
 8006466:	2b00      	cmp	r3, #0
 8006468:	d186      	bne.n	8006378 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800646a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800646e:	2b01      	cmp	r3, #1
 8006470:	d105      	bne.n	800647e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006472:	4b38      	ldr	r3, [pc, #224]	@ (8006554 <HAL_RCC_OscConfig+0xc6c>)
 8006474:	69db      	ldr	r3, [r3, #28]
 8006476:	4a37      	ldr	r2, [pc, #220]	@ (8006554 <HAL_RCC_OscConfig+0xc6c>)
 8006478:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800647c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800647e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006482:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	69db      	ldr	r3, [r3, #28]
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 8232 	beq.w	80068f4 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006490:	4b30      	ldr	r3, [pc, #192]	@ (8006554 <HAL_RCC_OscConfig+0xc6c>)
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	f003 030c 	and.w	r3, r3, #12
 8006498:	2b08      	cmp	r3, #8
 800649a:	f000 8201 	beq.w	80068a0 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800649e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	2b02      	cmp	r3, #2
 80064ac:	f040 8157 	bne.w	800675e <HAL_RCC_OscConfig+0xe76>
 80064b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064b4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80064b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80064bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064c2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	fa93 f2a3 	rbit	r2, r3
 80064cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064d0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80064d4:	601a      	str	r2, [r3, #0]
  return result;
 80064d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064da:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80064de:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064e0:	fab3 f383 	clz	r3, r3
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80064ea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	461a      	mov	r2, r3
 80064f2:	2300      	movs	r3, #0
 80064f4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064f6:	f7fc f8ed 	bl	80026d4 <HAL_GetTick>
 80064fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80064fe:	e009      	b.n	8006514 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006500:	f7fc f8e8 	bl	80026d4 <HAL_GetTick>
 8006504:	4602      	mov	r2, r0
 8006506:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	2b02      	cmp	r3, #2
 800650e:	d901      	bls.n	8006514 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e1f0      	b.n	80068f6 <HAL_RCC_OscConfig+0x100e>
 8006514:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006518:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800651c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006520:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006522:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006526:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	fa93 f2a3 	rbit	r2, r3
 8006530:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006534:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8006538:	601a      	str	r2, [r3, #0]
  return result;
 800653a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800653e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8006542:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006544:	fab3 f383 	clz	r3, r3
 8006548:	b2db      	uxtb	r3, r3
 800654a:	2b3f      	cmp	r3, #63	@ 0x3f
 800654c:	d804      	bhi.n	8006558 <HAL_RCC_OscConfig+0xc70>
 800654e:	4b01      	ldr	r3, [pc, #4]	@ (8006554 <HAL_RCC_OscConfig+0xc6c>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	e029      	b.n	80065a8 <HAL_RCC_OscConfig+0xcc0>
 8006554:	40021000 	.word	0x40021000
 8006558:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800655c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8006560:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006564:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006566:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800656a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	fa93 f2a3 	rbit	r2, r3
 8006574:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006578:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006582:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8006586:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800658a:	601a      	str	r2, [r3, #0]
 800658c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006590:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	fa93 f2a3 	rbit	r2, r3
 800659a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800659e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80065a2:	601a      	str	r2, [r3, #0]
 80065a4:	4bc3      	ldr	r3, [pc, #780]	@ (80068b4 <HAL_RCC_OscConfig+0xfcc>)
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80065ac:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80065b0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80065b4:	6011      	str	r1, [r2, #0]
 80065b6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80065ba:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80065be:	6812      	ldr	r2, [r2, #0]
 80065c0:	fa92 f1a2 	rbit	r1, r2
 80065c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80065c8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80065cc:	6011      	str	r1, [r2, #0]
  return result;
 80065ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80065d2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80065d6:	6812      	ldr	r2, [r2, #0]
 80065d8:	fab2 f282 	clz	r2, r2
 80065dc:	b2d2      	uxtb	r2, r2
 80065de:	f042 0220 	orr.w	r2, r2, #32
 80065e2:	b2d2      	uxtb	r2, r2
 80065e4:	f002 021f 	and.w	r2, r2, #31
 80065e8:	2101      	movs	r1, #1
 80065ea:	fa01 f202 	lsl.w	r2, r1, r2
 80065ee:	4013      	ands	r3, r2
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d185      	bne.n	8006500 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065f4:	4baf      	ldr	r3, [pc, #700]	@ (80068b4 <HAL_RCC_OscConfig+0xfcc>)
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80065fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006600:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800660c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	6a1b      	ldr	r3, [r3, #32]
 8006614:	430b      	orrs	r3, r1
 8006616:	49a7      	ldr	r1, [pc, #668]	@ (80068b4 <HAL_RCC_OscConfig+0xfcc>)
 8006618:	4313      	orrs	r3, r2
 800661a:	604b      	str	r3, [r1, #4]
 800661c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006620:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8006624:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006628:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800662a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800662e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	fa93 f2a3 	rbit	r2, r3
 8006638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800663c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8006640:	601a      	str	r2, [r3, #0]
  return result;
 8006642:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006646:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800664a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800664c:	fab3 f383 	clz	r3, r3
 8006650:	b2db      	uxtb	r3, r3
 8006652:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006656:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	461a      	mov	r2, r3
 800665e:	2301      	movs	r3, #1
 8006660:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006662:	f7fc f837 	bl	80026d4 <HAL_GetTick>
 8006666:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800666a:	e009      	b.n	8006680 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800666c:	f7fc f832 	bl	80026d4 <HAL_GetTick>
 8006670:	4602      	mov	r2, r0
 8006672:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	2b02      	cmp	r3, #2
 800667a:	d901      	bls.n	8006680 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e13a      	b.n	80068f6 <HAL_RCC_OscConfig+0x100e>
 8006680:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006684:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8006688:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800668c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800668e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006692:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	fa93 f2a3 	rbit	r2, r3
 800669c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066a0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80066a4:	601a      	str	r2, [r3, #0]
  return result;
 80066a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066aa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80066ae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80066b0:	fab3 f383 	clz	r3, r3
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80066b8:	d802      	bhi.n	80066c0 <HAL_RCC_OscConfig+0xdd8>
 80066ba:	4b7e      	ldr	r3, [pc, #504]	@ (80068b4 <HAL_RCC_OscConfig+0xfcc>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	e027      	b.n	8006710 <HAL_RCC_OscConfig+0xe28>
 80066c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066c4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80066c8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80066cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066d2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	fa93 f2a3 	rbit	r2, r3
 80066dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066e0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066ea:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80066ee:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80066f2:	601a      	str	r2, [r3, #0]
 80066f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066f8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	fa93 f2a3 	rbit	r2, r3
 8006702:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006706:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800670a:	601a      	str	r2, [r3, #0]
 800670c:	4b69      	ldr	r3, [pc, #420]	@ (80068b4 <HAL_RCC_OscConfig+0xfcc>)
 800670e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006710:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006714:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8006718:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800671c:	6011      	str	r1, [r2, #0]
 800671e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006722:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8006726:	6812      	ldr	r2, [r2, #0]
 8006728:	fa92 f1a2 	rbit	r1, r2
 800672c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006730:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8006734:	6011      	str	r1, [r2, #0]
  return result;
 8006736:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800673a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800673e:	6812      	ldr	r2, [r2, #0]
 8006740:	fab2 f282 	clz	r2, r2
 8006744:	b2d2      	uxtb	r2, r2
 8006746:	f042 0220 	orr.w	r2, r2, #32
 800674a:	b2d2      	uxtb	r2, r2
 800674c:	f002 021f 	and.w	r2, r2, #31
 8006750:	2101      	movs	r1, #1
 8006752:	fa01 f202 	lsl.w	r2, r1, r2
 8006756:	4013      	ands	r3, r2
 8006758:	2b00      	cmp	r3, #0
 800675a:	d087      	beq.n	800666c <HAL_RCC_OscConfig+0xd84>
 800675c:	e0ca      	b.n	80068f4 <HAL_RCC_OscConfig+0x100c>
 800675e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006762:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8006766:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800676a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800676c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006770:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	fa93 f2a3 	rbit	r2, r3
 800677a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800677e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006782:	601a      	str	r2, [r3, #0]
  return result;
 8006784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006788:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800678c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800678e:	fab3 f383 	clz	r3, r3
 8006792:	b2db      	uxtb	r3, r3
 8006794:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006798:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	461a      	mov	r2, r3
 80067a0:	2300      	movs	r3, #0
 80067a2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a4:	f7fb ff96 	bl	80026d4 <HAL_GetTick>
 80067a8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80067ac:	e009      	b.n	80067c2 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067ae:	f7fb ff91 	bl	80026d4 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d901      	bls.n	80067c2 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80067be:	2303      	movs	r3, #3
 80067c0:	e099      	b.n	80068f6 <HAL_RCC_OscConfig+0x100e>
 80067c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067c6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80067ca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80067ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067d4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	fa93 f2a3 	rbit	r2, r3
 80067de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067e2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80067e6:	601a      	str	r2, [r3, #0]
  return result;
 80067e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067ec:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80067f0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80067f2:	fab3 f383 	clz	r3, r3
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80067fa:	d802      	bhi.n	8006802 <HAL_RCC_OscConfig+0xf1a>
 80067fc:	4b2d      	ldr	r3, [pc, #180]	@ (80068b4 <HAL_RCC_OscConfig+0xfcc>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	e027      	b.n	8006852 <HAL_RCC_OscConfig+0xf6a>
 8006802:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006806:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800680a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800680e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006810:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006814:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	fa93 f2a3 	rbit	r2, r3
 800681e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006822:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8006826:	601a      	str	r2, [r3, #0]
 8006828:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800682c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8006830:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006834:	601a      	str	r2, [r3, #0]
 8006836:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800683a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	fa93 f2a3 	rbit	r2, r3
 8006844:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006848:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800684c:	601a      	str	r2, [r3, #0]
 800684e:	4b19      	ldr	r3, [pc, #100]	@ (80068b4 <HAL_RCC_OscConfig+0xfcc>)
 8006850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006852:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006856:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800685a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800685e:	6011      	str	r1, [r2, #0]
 8006860:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006864:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8006868:	6812      	ldr	r2, [r2, #0]
 800686a:	fa92 f1a2 	rbit	r1, r2
 800686e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006872:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8006876:	6011      	str	r1, [r2, #0]
  return result;
 8006878:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800687c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8006880:	6812      	ldr	r2, [r2, #0]
 8006882:	fab2 f282 	clz	r2, r2
 8006886:	b2d2      	uxtb	r2, r2
 8006888:	f042 0220 	orr.w	r2, r2, #32
 800688c:	b2d2      	uxtb	r2, r2
 800688e:	f002 021f 	and.w	r2, r2, #31
 8006892:	2101      	movs	r1, #1
 8006894:	fa01 f202 	lsl.w	r2, r1, r2
 8006898:	4013      	ands	r3, r2
 800689a:	2b00      	cmp	r3, #0
 800689c:	d187      	bne.n	80067ae <HAL_RCC_OscConfig+0xec6>
 800689e:	e029      	b.n	80068f4 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	69db      	ldr	r3, [r3, #28]
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d103      	bne.n	80068b8 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	e020      	b.n	80068f6 <HAL_RCC_OscConfig+0x100e>
 80068b4:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80068b8:	4b11      	ldr	r3, [pc, #68]	@ (8006900 <HAL_RCC_OscConfig+0x1018>)
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80068c0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80068c4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80068c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	6a1b      	ldr	r3, [r3, #32]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d10b      	bne.n	80068f0 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80068d8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80068dc:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80068e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d001      	beq.n	80068f4 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e000      	b.n	80068f6 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	40021000 	.word	0x40021000

08006904 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b09e      	sub	sp, #120	@ 0x78
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800690e:	2300      	movs	r3, #0
 8006910:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d101      	bne.n	800691c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	e154      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800691c:	4b89      	ldr	r3, [pc, #548]	@ (8006b44 <HAL_RCC_ClockConfig+0x240>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 0307 	and.w	r3, r3, #7
 8006924:	683a      	ldr	r2, [r7, #0]
 8006926:	429a      	cmp	r2, r3
 8006928:	d910      	bls.n	800694c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800692a:	4b86      	ldr	r3, [pc, #536]	@ (8006b44 <HAL_RCC_ClockConfig+0x240>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f023 0207 	bic.w	r2, r3, #7
 8006932:	4984      	ldr	r1, [pc, #528]	@ (8006b44 <HAL_RCC_ClockConfig+0x240>)
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	4313      	orrs	r3, r2
 8006938:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800693a:	4b82      	ldr	r3, [pc, #520]	@ (8006b44 <HAL_RCC_ClockConfig+0x240>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 0307 	and.w	r3, r3, #7
 8006942:	683a      	ldr	r2, [r7, #0]
 8006944:	429a      	cmp	r2, r3
 8006946:	d001      	beq.n	800694c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e13c      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b00      	cmp	r3, #0
 8006956:	d008      	beq.n	800696a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006958:	4b7b      	ldr	r3, [pc, #492]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	4978      	ldr	r1, [pc, #480]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 8006966:	4313      	orrs	r3, r2
 8006968:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0301 	and.w	r3, r3, #1
 8006972:	2b00      	cmp	r3, #0
 8006974:	f000 80cd 	beq.w	8006b12 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	2b01      	cmp	r3, #1
 800697e:	d137      	bne.n	80069f0 <HAL_RCC_ClockConfig+0xec>
 8006980:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006984:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006986:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006988:	fa93 f3a3 	rbit	r3, r3
 800698c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800698e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006990:	fab3 f383 	clz	r3, r3
 8006994:	b2db      	uxtb	r3, r3
 8006996:	2b3f      	cmp	r3, #63	@ 0x3f
 8006998:	d802      	bhi.n	80069a0 <HAL_RCC_ClockConfig+0x9c>
 800699a:	4b6b      	ldr	r3, [pc, #428]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	e00f      	b.n	80069c0 <HAL_RCC_ClockConfig+0xbc>
 80069a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80069a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80069a8:	fa93 f3a3 	rbit	r3, r3
 80069ac:	667b      	str	r3, [r7, #100]	@ 0x64
 80069ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80069b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80069b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069b6:	fa93 f3a3 	rbit	r3, r3
 80069ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069bc:	4b62      	ldr	r3, [pc, #392]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 80069be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069c0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80069c4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80069c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80069c8:	fa92 f2a2 	rbit	r2, r2
 80069cc:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80069ce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80069d0:	fab2 f282 	clz	r2, r2
 80069d4:	b2d2      	uxtb	r2, r2
 80069d6:	f042 0220 	orr.w	r2, r2, #32
 80069da:	b2d2      	uxtb	r2, r2
 80069dc:	f002 021f 	and.w	r2, r2, #31
 80069e0:	2101      	movs	r1, #1
 80069e2:	fa01 f202 	lsl.w	r2, r1, r2
 80069e6:	4013      	ands	r3, r2
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d171      	bne.n	8006ad0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	e0ea      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d137      	bne.n	8006a68 <HAL_RCC_ClockConfig+0x164>
 80069f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80069fc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a00:	fa93 f3a3 	rbit	r3, r3
 8006a04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a08:	fab3 f383 	clz	r3, r3
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a10:	d802      	bhi.n	8006a18 <HAL_RCC_ClockConfig+0x114>
 8006a12:	4b4d      	ldr	r3, [pc, #308]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	e00f      	b.n	8006a38 <HAL_RCC_ClockConfig+0x134>
 8006a18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a20:	fa93 f3a3 	rbit	r3, r3
 8006a24:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a2e:	fa93 f3a3 	rbit	r3, r3
 8006a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a34:	4b44      	ldr	r3, [pc, #272]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 8006a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a38:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006a3c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006a3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a40:	fa92 f2a2 	rbit	r2, r2
 8006a44:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8006a46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a48:	fab2 f282 	clz	r2, r2
 8006a4c:	b2d2      	uxtb	r2, r2
 8006a4e:	f042 0220 	orr.w	r2, r2, #32
 8006a52:	b2d2      	uxtb	r2, r2
 8006a54:	f002 021f 	and.w	r2, r2, #31
 8006a58:	2101      	movs	r1, #1
 8006a5a:	fa01 f202 	lsl.w	r2, r1, r2
 8006a5e:	4013      	ands	r3, r2
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d135      	bne.n	8006ad0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	e0ae      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x2c2>
 8006a68:	2302      	movs	r3, #2
 8006a6a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6e:	fa93 f3a3 	rbit	r3, r3
 8006a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8006a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a76:	fab3 f383 	clz	r3, r3
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a7e:	d802      	bhi.n	8006a86 <HAL_RCC_ClockConfig+0x182>
 8006a80:	4b31      	ldr	r3, [pc, #196]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	e00d      	b.n	8006aa2 <HAL_RCC_ClockConfig+0x19e>
 8006a86:	2302      	movs	r3, #2
 8006a88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a8c:	fa93 f3a3 	rbit	r3, r3
 8006a90:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a92:	2302      	movs	r3, #2
 8006a94:	623b      	str	r3, [r7, #32]
 8006a96:	6a3b      	ldr	r3, [r7, #32]
 8006a98:	fa93 f3a3 	rbit	r3, r3
 8006a9c:	61fb      	str	r3, [r7, #28]
 8006a9e:	4b2a      	ldr	r3, [pc, #168]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 8006aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	61ba      	str	r2, [r7, #24]
 8006aa6:	69ba      	ldr	r2, [r7, #24]
 8006aa8:	fa92 f2a2 	rbit	r2, r2
 8006aac:	617a      	str	r2, [r7, #20]
  return result;
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	fab2 f282 	clz	r2, r2
 8006ab4:	b2d2      	uxtb	r2, r2
 8006ab6:	f042 0220 	orr.w	r2, r2, #32
 8006aba:	b2d2      	uxtb	r2, r2
 8006abc:	f002 021f 	and.w	r2, r2, #31
 8006ac0:	2101      	movs	r1, #1
 8006ac2:	fa01 f202 	lsl.w	r2, r1, r2
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d101      	bne.n	8006ad0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e07a      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	f023 0203 	bic.w	r2, r3, #3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	491a      	ldr	r1, [pc, #104]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ae2:	f7fb fdf7 	bl	80026d4 <HAL_GetTick>
 8006ae6:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ae8:	e00a      	b.n	8006b00 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006aea:	f7fb fdf3 	bl	80026d4 <HAL_GetTick>
 8006aee:	4602      	mov	r2, r0
 8006af0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d901      	bls.n	8006b00 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e062      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b00:	4b11      	ldr	r3, [pc, #68]	@ (8006b48 <HAL_RCC_ClockConfig+0x244>)
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f003 020c 	and.w	r2, r3, #12
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d1eb      	bne.n	8006aea <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b12:	4b0c      	ldr	r3, [pc, #48]	@ (8006b44 <HAL_RCC_ClockConfig+0x240>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 0307 	and.w	r3, r3, #7
 8006b1a:	683a      	ldr	r2, [r7, #0]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d215      	bcs.n	8006b4c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b20:	4b08      	ldr	r3, [pc, #32]	@ (8006b44 <HAL_RCC_ClockConfig+0x240>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f023 0207 	bic.w	r2, r3, #7
 8006b28:	4906      	ldr	r1, [pc, #24]	@ (8006b44 <HAL_RCC_ClockConfig+0x240>)
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b30:	4b04      	ldr	r3, [pc, #16]	@ (8006b44 <HAL_RCC_ClockConfig+0x240>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 0307 	and.w	r3, r3, #7
 8006b38:	683a      	ldr	r2, [r7, #0]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d006      	beq.n	8006b4c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e041      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x2c2>
 8006b42:	bf00      	nop
 8006b44:	40022000 	.word	0x40022000
 8006b48:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0304 	and.w	r3, r3, #4
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d008      	beq.n	8006b6a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b58:	4b1d      	ldr	r3, [pc, #116]	@ (8006bd0 <HAL_RCC_ClockConfig+0x2cc>)
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	491a      	ldr	r1, [pc, #104]	@ (8006bd0 <HAL_RCC_ClockConfig+0x2cc>)
 8006b66:	4313      	orrs	r3, r2
 8006b68:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f003 0308 	and.w	r3, r3, #8
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d009      	beq.n	8006b8a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b76:	4b16      	ldr	r3, [pc, #88]	@ (8006bd0 <HAL_RCC_ClockConfig+0x2cc>)
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	00db      	lsls	r3, r3, #3
 8006b84:	4912      	ldr	r1, [pc, #72]	@ (8006bd0 <HAL_RCC_ClockConfig+0x2cc>)
 8006b86:	4313      	orrs	r3, r2
 8006b88:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006b8a:	f000 f829 	bl	8006be0 <HAL_RCC_GetSysClockFreq>
 8006b8e:	4601      	mov	r1, r0
 8006b90:	4b0f      	ldr	r3, [pc, #60]	@ (8006bd0 <HAL_RCC_ClockConfig+0x2cc>)
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b98:	22f0      	movs	r2, #240	@ 0xf0
 8006b9a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	fa92 f2a2 	rbit	r2, r2
 8006ba2:	60fa      	str	r2, [r7, #12]
  return result;
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	fab2 f282 	clz	r2, r2
 8006baa:	b2d2      	uxtb	r2, r2
 8006bac:	40d3      	lsrs	r3, r2
 8006bae:	4a09      	ldr	r2, [pc, #36]	@ (8006bd4 <HAL_RCC_ClockConfig+0x2d0>)
 8006bb0:	5cd3      	ldrb	r3, [r2, r3]
 8006bb2:	fa21 f303 	lsr.w	r3, r1, r3
 8006bb6:	4a08      	ldr	r2, [pc, #32]	@ (8006bd8 <HAL_RCC_ClockConfig+0x2d4>)
 8006bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006bba:	4b08      	ldr	r3, [pc, #32]	@ (8006bdc <HAL_RCC_ClockConfig+0x2d8>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7fb fd44 	bl	800264c <HAL_InitTick>
  
  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3778      	adds	r7, #120	@ 0x78
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	40021000 	.word	0x40021000
 8006bd4:	080093d0 	.word	0x080093d0
 8006bd8:	2000000c 	.word	0x2000000c
 8006bdc:	20000010 	.word	0x20000010

08006be0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b087      	sub	sp, #28
 8006be4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006be6:	2300      	movs	r3, #0
 8006be8:	60fb      	str	r3, [r7, #12]
 8006bea:	2300      	movs	r3, #0
 8006bec:	60bb      	str	r3, [r7, #8]
 8006bee:	2300      	movs	r3, #0
 8006bf0:	617b      	str	r3, [r7, #20]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8006c74 <HAL_RCC_GetSysClockFreq+0x94>)
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f003 030c 	and.w	r3, r3, #12
 8006c06:	2b04      	cmp	r3, #4
 8006c08:	d002      	beq.n	8006c10 <HAL_RCC_GetSysClockFreq+0x30>
 8006c0a:	2b08      	cmp	r3, #8
 8006c0c:	d003      	beq.n	8006c16 <HAL_RCC_GetSysClockFreq+0x36>
 8006c0e:	e026      	b.n	8006c5e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006c10:	4b19      	ldr	r3, [pc, #100]	@ (8006c78 <HAL_RCC_GetSysClockFreq+0x98>)
 8006c12:	613b      	str	r3, [r7, #16]
      break;
 8006c14:	e026      	b.n	8006c64 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	0c9b      	lsrs	r3, r3, #18
 8006c1a:	f003 030f 	and.w	r3, r3, #15
 8006c1e:	4a17      	ldr	r2, [pc, #92]	@ (8006c7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8006c20:	5cd3      	ldrb	r3, [r2, r3]
 8006c22:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8006c24:	4b13      	ldr	r3, [pc, #76]	@ (8006c74 <HAL_RCC_GetSysClockFreq+0x94>)
 8006c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c28:	f003 030f 	and.w	r3, r3, #15
 8006c2c:	4a14      	ldr	r2, [pc, #80]	@ (8006c80 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006c2e:	5cd3      	ldrb	r3, [r2, r3]
 8006c30:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d008      	beq.n	8006c4e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006c3c:	4a0e      	ldr	r2, [pc, #56]	@ (8006c78 <HAL_RCC_GetSysClockFreq+0x98>)
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	fb02 f303 	mul.w	r3, r2, r3
 8006c4a:	617b      	str	r3, [r7, #20]
 8006c4c:	e004      	b.n	8006c58 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a0c      	ldr	r2, [pc, #48]	@ (8006c84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006c52:	fb02 f303 	mul.w	r3, r2, r3
 8006c56:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	613b      	str	r3, [r7, #16]
      break;
 8006c5c:	e002      	b.n	8006c64 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006c5e:	4b06      	ldr	r3, [pc, #24]	@ (8006c78 <HAL_RCC_GetSysClockFreq+0x98>)
 8006c60:	613b      	str	r3, [r7, #16]
      break;
 8006c62:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c64:	693b      	ldr	r3, [r7, #16]
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	371c      	adds	r7, #28
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	40021000 	.word	0x40021000
 8006c78:	007a1200 	.word	0x007a1200
 8006c7c:	080093e0 	.word	0x080093e0
 8006c80:	080093f0 	.word	0x080093f0
 8006c84:	003d0900 	.word	0x003d0900

08006c88 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b092      	sub	sp, #72	@ 0x48
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c90:	2300      	movs	r3, #0
 8006c92:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8006c94:	2300      	movs	r3, #0
 8006c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	f000 80d2 	beq.w	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006cac:	4b4d      	ldr	r3, [pc, #308]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006cae:	69db      	ldr	r3, [r3, #28]
 8006cb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d10e      	bne.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cb8:	4b4a      	ldr	r3, [pc, #296]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006cba:	69db      	ldr	r3, [r3, #28]
 8006cbc:	4a49      	ldr	r2, [pc, #292]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006cbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cc2:	61d3      	str	r3, [r2, #28]
 8006cc4:	4b47      	ldr	r3, [pc, #284]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006cc6:	69db      	ldr	r3, [r3, #28]
 8006cc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ccc:	60bb      	str	r3, [r7, #8]
 8006cce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cd6:	4b44      	ldr	r3, [pc, #272]	@ (8006de8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d118      	bne.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ce2:	4b41      	ldr	r3, [pc, #260]	@ (8006de8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a40      	ldr	r2, [pc, #256]	@ (8006de8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006cee:	f7fb fcf1 	bl	80026d4 <HAL_GetTick>
 8006cf2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cf4:	e008      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cf6:	f7fb fced 	bl	80026d4 <HAL_GetTick>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	2b64      	cmp	r3, #100	@ 0x64
 8006d02:	d901      	bls.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e149      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x314>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d08:	4b37      	ldr	r3, [pc, #220]	@ (8006de8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d0f0      	beq.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d14:	4b33      	ldr	r3, [pc, #204]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 8082 	beq.w	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d2e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d07a      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d34:	4b2b      	ldr	r3, [pc, #172]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006d36:	6a1b      	ldr	r3, [r3, #32]
 8006d38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d3e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006d42:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d46:	fa93 f3a3 	rbit	r3, r3
 8006d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8006d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006d4e:	fab3 f383 	clz	r3, r3
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	461a      	mov	r2, r3
 8006d56:	4b25      	ldr	r3, [pc, #148]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006d58:	4413      	add	r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	2301      	movs	r3, #1
 8006d60:	6013      	str	r3, [r2, #0]
 8006d62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006d66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d6a:	fa93 f3a3 	rbit	r3, r3
 8006d6e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d72:	fab3 f383 	clz	r3, r3
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	461a      	mov	r2, r3
 8006d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006d7c:	4413      	add	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	461a      	mov	r2, r3
 8006d82:	2300      	movs	r3, #0
 8006d84:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006d86:	4a17      	ldr	r2, [pc, #92]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006d88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d8a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006d8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d8e:	f003 0301 	and.w	r3, r3, #1
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d049      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d96:	f7fb fc9d 	bl	80026d4 <HAL_GetTick>
 8006d9a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d9c:	e00a      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d9e:	f7fb fc99 	bl	80026d4 <HAL_GetTick>
 8006da2:	4602      	mov	r2, r0
 8006da4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d901      	bls.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e0f3      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x314>
 8006db4:	2302      	movs	r3, #2
 8006db6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dba:	fa93 f3a3 	rbit	r3, r3
 8006dbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	623b      	str	r3, [r7, #32]
 8006dc4:	6a3b      	ldr	r3, [r7, #32]
 8006dc6:	fa93 f3a3 	rbit	r3, r3
 8006dca:	61fb      	str	r3, [r7, #28]
  return result;
 8006dcc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dce:	fab3 f383 	clz	r3, r3
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d108      	bne.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8006dde:	4b01      	ldr	r3, [pc, #4]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	e00d      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8006de4:	40021000 	.word	0x40021000
 8006de8:	40007000 	.word	0x40007000
 8006dec:	10908100 	.word	0x10908100
 8006df0:	2302      	movs	r3, #2
 8006df2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	fa93 f3a3 	rbit	r3, r3
 8006dfa:	617b      	str	r3, [r7, #20]
 8006dfc:	4b69      	ldr	r3, [pc, #420]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e00:	2202      	movs	r2, #2
 8006e02:	613a      	str	r2, [r7, #16]
 8006e04:	693a      	ldr	r2, [r7, #16]
 8006e06:	fa92 f2a2 	rbit	r2, r2
 8006e0a:	60fa      	str	r2, [r7, #12]
  return result;
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	fab2 f282 	clz	r2, r2
 8006e12:	b2d2      	uxtb	r2, r2
 8006e14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e18:	b2d2      	uxtb	r2, r2
 8006e1a:	f002 021f 	and.w	r2, r2, #31
 8006e1e:	2101      	movs	r1, #1
 8006e20:	fa01 f202 	lsl.w	r2, r1, r2
 8006e24:	4013      	ands	r3, r2
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d0b9      	beq.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006e2a:	4b5e      	ldr	r3, [pc, #376]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006e2c:	6a1b      	ldr	r3, [r3, #32]
 8006e2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	495b      	ldr	r1, [pc, #364]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006e3c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d105      	bne.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e44:	4b57      	ldr	r3, [pc, #348]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006e46:	69db      	ldr	r3, [r3, #28]
 8006e48:	4a56      	ldr	r2, [pc, #344]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006e4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e4e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0301 	and.w	r3, r3, #1
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d008      	beq.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e5c:	4b51      	ldr	r3, [pc, #324]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e60:	f023 0203 	bic.w	r2, r3, #3
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	494e      	ldr	r1, [pc, #312]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0320 	and.w	r3, r3, #32
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d008      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006e7a:	4b4a      	ldr	r3, [pc, #296]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e7e:	f023 0210 	bic.w	r2, r3, #16
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	4947      	ldr	r1, [pc, #284]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d008      	beq.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006e98:	4b42      	ldr	r3, [pc, #264]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea4:	493f      	ldr	r1, [pc, #252]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d008      	beq.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006eb6:	4b3b      	ldr	r3, [pc, #236]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eba:	f023 0220 	bic.w	r2, r3, #32
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	4938      	ldr	r1, [pc, #224]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d008      	beq.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006ed4:	4b33      	ldr	r3, [pc, #204]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	4930      	ldr	r1, [pc, #192]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d008      	beq.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006ef2:	4b2c      	ldr	r3, [pc, #176]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	69db      	ldr	r3, [r3, #28]
 8006efe:	4929      	ldr	r1, [pc, #164]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f00:	4313      	orrs	r3, r2
 8006f02:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d008      	beq.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8006f10:	4b24      	ldr	r3, [pc, #144]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f14:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	699b      	ldr	r3, [r3, #24]
 8006f1c:	4921      	ldr	r1, [pc, #132]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d008      	beq.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f32:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	491a      	ldr	r1, [pc, #104]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d008      	beq.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006f4c:	4b15      	ldr	r3, [pc, #84]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f50:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f58:	4912      	ldr	r1, [pc, #72]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d008      	beq.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8006f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f6e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f76:	490b      	ldr	r1, [pc, #44]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d008      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8006f88:	4b06      	ldr	r3, [pc, #24]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f8c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f94:	4903      	ldr	r1, [pc, #12]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3748      	adds	r7, #72	@ 0x48
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	40021000 	.word	0x40021000

08006fa8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d101      	bne.n	8006fba <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e049      	b.n	800704e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d106      	bne.n	8006fd4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f841 	bl	8007056 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	3304      	adds	r3, #4
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	4610      	mov	r0, r2
 8006fe8:	f000 fc3e 	bl	8007868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2201      	movs	r2, #1
 8007010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3708      	adds	r7, #8
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}

08007056 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007056:	b480      	push	{r7}
 8007058:	b083      	sub	sp, #12
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800705e:	bf00      	nop
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr

0800706a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800706a:	b580      	push	{r7, lr}
 800706c:	b082      	sub	sp, #8
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d101      	bne.n	800707c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e049      	b.n	8007110 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b00      	cmp	r3, #0
 8007086:	d106      	bne.n	8007096 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f7fb f999 	bl	80023c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2202      	movs	r2, #2
 800709a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	3304      	adds	r3, #4
 80070a6:	4619      	mov	r1, r3
 80070a8:	4610      	mov	r0, r2
 80070aa:	f000 fbdd 	bl	8007868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2201      	movs	r2, #1
 80070ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2201      	movs	r2, #1
 80070c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2201      	movs	r2, #1
 80070da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2201      	movs	r2, #1
 80070ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2201      	movs	r2, #1
 80070f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2201      	movs	r2, #1
 8007102:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2201      	movs	r2, #1
 800710a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	3708      	adds	r7, #8
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d109      	bne.n	800713c <HAL_TIM_PWM_Start+0x24>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b01      	cmp	r3, #1
 8007132:	bf14      	ite	ne
 8007134:	2301      	movne	r3, #1
 8007136:	2300      	moveq	r3, #0
 8007138:	b2db      	uxtb	r3, r3
 800713a:	e03c      	b.n	80071b6 <HAL_TIM_PWM_Start+0x9e>
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	2b04      	cmp	r3, #4
 8007140:	d109      	bne.n	8007156 <HAL_TIM_PWM_Start+0x3e>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b01      	cmp	r3, #1
 800714c:	bf14      	ite	ne
 800714e:	2301      	movne	r3, #1
 8007150:	2300      	moveq	r3, #0
 8007152:	b2db      	uxtb	r3, r3
 8007154:	e02f      	b.n	80071b6 <HAL_TIM_PWM_Start+0x9e>
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	2b08      	cmp	r3, #8
 800715a:	d109      	bne.n	8007170 <HAL_TIM_PWM_Start+0x58>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b01      	cmp	r3, #1
 8007166:	bf14      	ite	ne
 8007168:	2301      	movne	r3, #1
 800716a:	2300      	moveq	r3, #0
 800716c:	b2db      	uxtb	r3, r3
 800716e:	e022      	b.n	80071b6 <HAL_TIM_PWM_Start+0x9e>
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	2b0c      	cmp	r3, #12
 8007174:	d109      	bne.n	800718a <HAL_TIM_PWM_Start+0x72>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800717c:	b2db      	uxtb	r3, r3
 800717e:	2b01      	cmp	r3, #1
 8007180:	bf14      	ite	ne
 8007182:	2301      	movne	r3, #1
 8007184:	2300      	moveq	r3, #0
 8007186:	b2db      	uxtb	r3, r3
 8007188:	e015      	b.n	80071b6 <HAL_TIM_PWM_Start+0x9e>
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	2b10      	cmp	r3, #16
 800718e:	d109      	bne.n	80071a4 <HAL_TIM_PWM_Start+0x8c>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007196:	b2db      	uxtb	r3, r3
 8007198:	2b01      	cmp	r3, #1
 800719a:	bf14      	ite	ne
 800719c:	2301      	movne	r3, #1
 800719e:	2300      	moveq	r3, #0
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	e008      	b.n	80071b6 <HAL_TIM_PWM_Start+0x9e>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	bf14      	ite	ne
 80071b0:	2301      	movne	r3, #1
 80071b2:	2300      	moveq	r3, #0
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d001      	beq.n	80071be <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e083      	b.n	80072c6 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d104      	bne.n	80071ce <HAL_TIM_PWM_Start+0xb6>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2202      	movs	r2, #2
 80071c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071cc:	e023      	b.n	8007216 <HAL_TIM_PWM_Start+0xfe>
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	2b04      	cmp	r3, #4
 80071d2:	d104      	bne.n	80071de <HAL_TIM_PWM_Start+0xc6>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2202      	movs	r2, #2
 80071d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071dc:	e01b      	b.n	8007216 <HAL_TIM_PWM_Start+0xfe>
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	2b08      	cmp	r3, #8
 80071e2:	d104      	bne.n	80071ee <HAL_TIM_PWM_Start+0xd6>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2202      	movs	r2, #2
 80071e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071ec:	e013      	b.n	8007216 <HAL_TIM_PWM_Start+0xfe>
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b0c      	cmp	r3, #12
 80071f2:	d104      	bne.n	80071fe <HAL_TIM_PWM_Start+0xe6>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2202      	movs	r2, #2
 80071f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80071fc:	e00b      	b.n	8007216 <HAL_TIM_PWM_Start+0xfe>
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	2b10      	cmp	r3, #16
 8007202:	d104      	bne.n	800720e <HAL_TIM_PWM_Start+0xf6>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2202      	movs	r2, #2
 8007208:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800720c:	e003      	b.n	8007216 <HAL_TIM_PWM_Start+0xfe>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2202      	movs	r2, #2
 8007212:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2201      	movs	r2, #1
 800721c:	6839      	ldr	r1, [r7, #0]
 800721e:	4618      	mov	r0, r3
 8007220:	f000 fe42 	bl	8007ea8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a29      	ldr	r2, [pc, #164]	@ (80072d0 <HAL_TIM_PWM_Start+0x1b8>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d00e      	beq.n	800724c <HAL_TIM_PWM_Start+0x134>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a28      	ldr	r2, [pc, #160]	@ (80072d4 <HAL_TIM_PWM_Start+0x1bc>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d009      	beq.n	800724c <HAL_TIM_PWM_Start+0x134>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a26      	ldr	r2, [pc, #152]	@ (80072d8 <HAL_TIM_PWM_Start+0x1c0>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d004      	beq.n	800724c <HAL_TIM_PWM_Start+0x134>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a25      	ldr	r2, [pc, #148]	@ (80072dc <HAL_TIM_PWM_Start+0x1c4>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d101      	bne.n	8007250 <HAL_TIM_PWM_Start+0x138>
 800724c:	2301      	movs	r3, #1
 800724e:	e000      	b.n	8007252 <HAL_TIM_PWM_Start+0x13a>
 8007250:	2300      	movs	r3, #0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d007      	beq.n	8007266 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007264:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a19      	ldr	r2, [pc, #100]	@ (80072d0 <HAL_TIM_PWM_Start+0x1b8>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d009      	beq.n	8007284 <HAL_TIM_PWM_Start+0x16c>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007278:	d004      	beq.n	8007284 <HAL_TIM_PWM_Start+0x16c>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a15      	ldr	r2, [pc, #84]	@ (80072d4 <HAL_TIM_PWM_Start+0x1bc>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d115      	bne.n	80072b0 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	689a      	ldr	r2, [r3, #8]
 800728a:	4b15      	ldr	r3, [pc, #84]	@ (80072e0 <HAL_TIM_PWM_Start+0x1c8>)
 800728c:	4013      	ands	r3, r2
 800728e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2b06      	cmp	r3, #6
 8007294:	d015      	beq.n	80072c2 <HAL_TIM_PWM_Start+0x1aa>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800729c:	d011      	beq.n	80072c2 <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f042 0201 	orr.w	r2, r2, #1
 80072ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ae:	e008      	b.n	80072c2 <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f042 0201 	orr.w	r2, r2, #1
 80072be:	601a      	str	r2, [r3, #0]
 80072c0:	e000      	b.n	80072c4 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3710      	adds	r7, #16
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	40012c00 	.word	0x40012c00
 80072d4:	40014000 	.word	0x40014000
 80072d8:	40014400 	.word	0x40014400
 80072dc:	40014800 	.word	0x40014800
 80072e0:	00010007 	.word	0x00010007

080072e4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b086      	sub	sp, #24
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d101      	bne.n	80072f8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e097      	b.n	8007428 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	2b00      	cmp	r3, #0
 8007302:	d106      	bne.n	8007312 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f7fb f87b 	bl	8002408 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2202      	movs	r2, #2
 8007316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	6812      	ldr	r2, [r2, #0]
 8007324:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007328:	f023 0307 	bic.w	r3, r3, #7
 800732c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	3304      	adds	r3, #4
 8007336:	4619      	mov	r1, r3
 8007338:	4610      	mov	r0, r2
 800733a:	f000 fa95 	bl	8007868 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	6a1b      	ldr	r3, [r3, #32]
 8007354:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	697a      	ldr	r2, [r7, #20]
 800735c:	4313      	orrs	r3, r2
 800735e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007366:	f023 0303 	bic.w	r3, r3, #3
 800736a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	689a      	ldr	r2, [r3, #8]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	021b      	lsls	r3, r3, #8
 8007376:	4313      	orrs	r3, r2
 8007378:	693a      	ldr	r2, [r7, #16]
 800737a:	4313      	orrs	r3, r2
 800737c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007384:	f023 030c 	bic.w	r3, r3, #12
 8007388:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007390:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007394:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	68da      	ldr	r2, [r3, #12]
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	021b      	lsls	r3, r3, #8
 80073a0:	4313      	orrs	r3, r2
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	011a      	lsls	r2, r3, #4
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	031b      	lsls	r3, r3, #12
 80073b4:	4313      	orrs	r3, r2
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80073c2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80073ca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	695b      	ldr	r3, [r3, #20]
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	4313      	orrs	r3, r2
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	4313      	orrs	r3, r2
 80073dc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	697a      	ldr	r2, [r7, #20]
 80073e4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	693a      	ldr	r2, [r7, #16]
 80073ec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2201      	movs	r2, #1
 8007402:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2201      	movs	r2, #1
 800740a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2201      	movs	r2, #1
 8007412:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2201      	movs	r2, #1
 800741a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2201      	movs	r2, #1
 8007422:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007426:	2300      	movs	r3, #0
}
 8007428:	4618      	mov	r0, r3
 800742a:	3718      	adds	r7, #24
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}

08007430 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b084      	sub	sp, #16
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007440:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007448:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007450:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007458:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d110      	bne.n	8007482 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007460:	7bfb      	ldrb	r3, [r7, #15]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d102      	bne.n	800746c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007466:	7b7b      	ldrb	r3, [r7, #13]
 8007468:	2b01      	cmp	r3, #1
 800746a:	d001      	beq.n	8007470 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e069      	b.n	8007544 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2202      	movs	r2, #2
 8007474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2202      	movs	r2, #2
 800747c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007480:	e031      	b.n	80074e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2b04      	cmp	r3, #4
 8007486:	d110      	bne.n	80074aa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007488:	7bbb      	ldrb	r3, [r7, #14]
 800748a:	2b01      	cmp	r3, #1
 800748c:	d102      	bne.n	8007494 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800748e:	7b3b      	ldrb	r3, [r7, #12]
 8007490:	2b01      	cmp	r3, #1
 8007492:	d001      	beq.n	8007498 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e055      	b.n	8007544 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2202      	movs	r2, #2
 800749c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074a8:	e01d      	b.n	80074e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80074aa:	7bfb      	ldrb	r3, [r7, #15]
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d108      	bne.n	80074c2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80074b0:	7bbb      	ldrb	r3, [r7, #14]
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d105      	bne.n	80074c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80074b6:	7b7b      	ldrb	r3, [r7, #13]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d102      	bne.n	80074c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80074bc:	7b3b      	ldrb	r3, [r7, #12]
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d001      	beq.n	80074c6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e03e      	b.n	8007544 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2202      	movs	r2, #2
 80074ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2202      	movs	r2, #2
 80074d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2202      	movs	r2, #2
 80074da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2202      	movs	r2, #2
 80074e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d003      	beq.n	80074f4 <HAL_TIM_Encoder_Start+0xc4>
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	2b04      	cmp	r3, #4
 80074f0:	d008      	beq.n	8007504 <HAL_TIM_Encoder_Start+0xd4>
 80074f2:	e00f      	b.n	8007514 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	2201      	movs	r2, #1
 80074fa:	2100      	movs	r1, #0
 80074fc:	4618      	mov	r0, r3
 80074fe:	f000 fcd3 	bl	8007ea8 <TIM_CCxChannelCmd>
      break;
 8007502:	e016      	b.n	8007532 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2201      	movs	r2, #1
 800750a:	2104      	movs	r1, #4
 800750c:	4618      	mov	r0, r3
 800750e:	f000 fccb 	bl	8007ea8 <TIM_CCxChannelCmd>
      break;
 8007512:	e00e      	b.n	8007532 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2201      	movs	r2, #1
 800751a:	2100      	movs	r1, #0
 800751c:	4618      	mov	r0, r3
 800751e:	f000 fcc3 	bl	8007ea8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	2201      	movs	r2, #1
 8007528:	2104      	movs	r1, #4
 800752a:	4618      	mov	r0, r3
 800752c:	f000 fcbc 	bl	8007ea8 <TIM_CCxChannelCmd>
      break;
 8007530:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f042 0201 	orr.w	r2, r2, #1
 8007540:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007542:	2300      	movs	r3, #0
}
 8007544:	4618      	mov	r0, r3
 8007546:	3710      	adds	r7, #16
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}

0800754c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b086      	sub	sp, #24
 8007550:	af00      	add	r7, sp, #0
 8007552:	60f8      	str	r0, [r7, #12]
 8007554:	60b9      	str	r1, [r7, #8]
 8007556:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007558:	2300      	movs	r3, #0
 800755a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007562:	2b01      	cmp	r3, #1
 8007564:	d101      	bne.n	800756a <HAL_TIM_OC_ConfigChannel+0x1e>
 8007566:	2302      	movs	r3, #2
 8007568:	e066      	b.n	8007638 <HAL_TIM_OC_ConfigChannel+0xec>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2201      	movs	r2, #1
 800756e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2b14      	cmp	r3, #20
 8007576:	d857      	bhi.n	8007628 <HAL_TIM_OC_ConfigChannel+0xdc>
 8007578:	a201      	add	r2, pc, #4	@ (adr r2, 8007580 <HAL_TIM_OC_ConfigChannel+0x34>)
 800757a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800757e:	bf00      	nop
 8007580:	080075d5 	.word	0x080075d5
 8007584:	08007629 	.word	0x08007629
 8007588:	08007629 	.word	0x08007629
 800758c:	08007629 	.word	0x08007629
 8007590:	080075e3 	.word	0x080075e3
 8007594:	08007629 	.word	0x08007629
 8007598:	08007629 	.word	0x08007629
 800759c:	08007629 	.word	0x08007629
 80075a0:	080075f1 	.word	0x080075f1
 80075a4:	08007629 	.word	0x08007629
 80075a8:	08007629 	.word	0x08007629
 80075ac:	08007629 	.word	0x08007629
 80075b0:	080075ff 	.word	0x080075ff
 80075b4:	08007629 	.word	0x08007629
 80075b8:	08007629 	.word	0x08007629
 80075bc:	08007629 	.word	0x08007629
 80075c0:	0800760d 	.word	0x0800760d
 80075c4:	08007629 	.word	0x08007629
 80075c8:	08007629 	.word	0x08007629
 80075cc:	08007629 	.word	0x08007629
 80075d0:	0800761b 	.word	0x0800761b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	68b9      	ldr	r1, [r7, #8]
 80075da:	4618      	mov	r0, r3
 80075dc:	f000 f9be 	bl	800795c <TIM_OC1_SetConfig>
      break;
 80075e0:	e025      	b.n	800762e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	68b9      	ldr	r1, [r7, #8]
 80075e8:	4618      	mov	r0, r3
 80075ea:	f000 fa3d 	bl	8007a68 <TIM_OC2_SetConfig>
      break;
 80075ee:	e01e      	b.n	800762e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68b9      	ldr	r1, [r7, #8]
 80075f6:	4618      	mov	r0, r3
 80075f8:	f000 fab6 	bl	8007b68 <TIM_OC3_SetConfig>
      break;
 80075fc:	e017      	b.n	800762e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68b9      	ldr	r1, [r7, #8]
 8007604:	4618      	mov	r0, r3
 8007606:	f000 fb2d 	bl	8007c64 <TIM_OC4_SetConfig>
      break;
 800760a:	e010      	b.n	800762e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	68b9      	ldr	r1, [r7, #8]
 8007612:	4618      	mov	r0, r3
 8007614:	f000 fb8a 	bl	8007d2c <TIM_OC5_SetConfig>
      break;
 8007618:	e009      	b.n	800762e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68b9      	ldr	r1, [r7, #8]
 8007620:	4618      	mov	r0, r3
 8007622:	f000 fbe1 	bl	8007de8 <TIM_OC6_SetConfig>
      break;
 8007626:	e002      	b.n	800762e <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	75fb      	strb	r3, [r7, #23]
      break;
 800762c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2200      	movs	r2, #0
 8007632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007636:	7dfb      	ldrb	r3, [r7, #23]
}
 8007638:	4618      	mov	r0, r3
 800763a:	3718      	adds	r7, #24
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af00      	add	r7, sp, #0
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800764c:	2300      	movs	r3, #0
 800764e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007656:	2b01      	cmp	r3, #1
 8007658:	d101      	bne.n	800765e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800765a:	2302      	movs	r3, #2
 800765c:	e0ff      	b.n	800785e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2201      	movs	r2, #1
 8007662:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2b14      	cmp	r3, #20
 800766a:	f200 80f0 	bhi.w	800784e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800766e:	a201      	add	r2, pc, #4	@ (adr r2, 8007674 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007674:	080076c9 	.word	0x080076c9
 8007678:	0800784f 	.word	0x0800784f
 800767c:	0800784f 	.word	0x0800784f
 8007680:	0800784f 	.word	0x0800784f
 8007684:	08007709 	.word	0x08007709
 8007688:	0800784f 	.word	0x0800784f
 800768c:	0800784f 	.word	0x0800784f
 8007690:	0800784f 	.word	0x0800784f
 8007694:	0800774b 	.word	0x0800774b
 8007698:	0800784f 	.word	0x0800784f
 800769c:	0800784f 	.word	0x0800784f
 80076a0:	0800784f 	.word	0x0800784f
 80076a4:	0800778b 	.word	0x0800778b
 80076a8:	0800784f 	.word	0x0800784f
 80076ac:	0800784f 	.word	0x0800784f
 80076b0:	0800784f 	.word	0x0800784f
 80076b4:	080077cd 	.word	0x080077cd
 80076b8:	0800784f 	.word	0x0800784f
 80076bc:	0800784f 	.word	0x0800784f
 80076c0:	0800784f 	.word	0x0800784f
 80076c4:	0800780d 	.word	0x0800780d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68b9      	ldr	r1, [r7, #8]
 80076ce:	4618      	mov	r0, r3
 80076d0:	f000 f944 	bl	800795c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	699a      	ldr	r2, [r3, #24]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f042 0208 	orr.w	r2, r2, #8
 80076e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	699a      	ldr	r2, [r3, #24]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f022 0204 	bic.w	r2, r2, #4
 80076f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	6999      	ldr	r1, [r3, #24]
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	691a      	ldr	r2, [r3, #16]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	430a      	orrs	r2, r1
 8007704:	619a      	str	r2, [r3, #24]
      break;
 8007706:	e0a5      	b.n	8007854 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	68b9      	ldr	r1, [r7, #8]
 800770e:	4618      	mov	r0, r3
 8007710:	f000 f9aa 	bl	8007a68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	699a      	ldr	r2, [r3, #24]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007722:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	699a      	ldr	r2, [r3, #24]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007732:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	6999      	ldr	r1, [r3, #24]
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	021a      	lsls	r2, r3, #8
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	430a      	orrs	r2, r1
 8007746:	619a      	str	r2, [r3, #24]
      break;
 8007748:	e084      	b.n	8007854 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	68b9      	ldr	r1, [r7, #8]
 8007750:	4618      	mov	r0, r3
 8007752:	f000 fa09 	bl	8007b68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	69da      	ldr	r2, [r3, #28]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f042 0208 	orr.w	r2, r2, #8
 8007764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	69da      	ldr	r2, [r3, #28]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f022 0204 	bic.w	r2, r2, #4
 8007774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	69d9      	ldr	r1, [r3, #28]
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	691a      	ldr	r2, [r3, #16]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	430a      	orrs	r2, r1
 8007786:	61da      	str	r2, [r3, #28]
      break;
 8007788:	e064      	b.n	8007854 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	68b9      	ldr	r1, [r7, #8]
 8007790:	4618      	mov	r0, r3
 8007792:	f000 fa67 	bl	8007c64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	69da      	ldr	r2, [r3, #28]
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	69da      	ldr	r2, [r3, #28]
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	69d9      	ldr	r1, [r3, #28]
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	021a      	lsls	r2, r3, #8
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	430a      	orrs	r2, r1
 80077c8:	61da      	str	r2, [r3, #28]
      break;
 80077ca:	e043      	b.n	8007854 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	68b9      	ldr	r1, [r7, #8]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f000 faaa 	bl	8007d2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f042 0208 	orr.w	r2, r2, #8
 80077e6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f022 0204 	bic.w	r2, r2, #4
 80077f6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	691a      	ldr	r2, [r3, #16]
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	430a      	orrs	r2, r1
 8007808:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800780a:	e023      	b.n	8007854 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68b9      	ldr	r1, [r7, #8]
 8007812:	4618      	mov	r0, r3
 8007814:	f000 fae8 	bl	8007de8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007826:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007836:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	021a      	lsls	r2, r3, #8
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	430a      	orrs	r2, r1
 800784a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800784c:	e002      	b.n	8007854 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	75fb      	strb	r3, [r7, #23]
      break;
 8007852:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800785c:	7dfb      	ldrb	r3, [r7, #23]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3718      	adds	r7, #24
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop

08007868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	4a34      	ldr	r2, [pc, #208]	@ (800794c <TIM_Base_SetConfig+0xe4>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d003      	beq.n	8007888 <TIM_Base_SetConfig+0x20>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007886:	d108      	bne.n	800789a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800788e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	68fa      	ldr	r2, [r7, #12]
 8007896:	4313      	orrs	r3, r2
 8007898:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4a2b      	ldr	r2, [pc, #172]	@ (800794c <TIM_Base_SetConfig+0xe4>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d00f      	beq.n	80078c2 <TIM_Base_SetConfig+0x5a>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078a8:	d00b      	beq.n	80078c2 <TIM_Base_SetConfig+0x5a>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a28      	ldr	r2, [pc, #160]	@ (8007950 <TIM_Base_SetConfig+0xe8>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d007      	beq.n	80078c2 <TIM_Base_SetConfig+0x5a>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a27      	ldr	r2, [pc, #156]	@ (8007954 <TIM_Base_SetConfig+0xec>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d003      	beq.n	80078c2 <TIM_Base_SetConfig+0x5a>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a26      	ldr	r2, [pc, #152]	@ (8007958 <TIM_Base_SetConfig+0xf0>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d108      	bne.n	80078d4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	68db      	ldr	r3, [r3, #12]
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	695b      	ldr	r3, [r3, #20]
 80078de:	4313      	orrs	r3, r2
 80078e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	689a      	ldr	r2, [r3, #8]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	681a      	ldr	r2, [r3, #0]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a14      	ldr	r2, [pc, #80]	@ (800794c <TIM_Base_SetConfig+0xe4>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d00b      	beq.n	8007918 <TIM_Base_SetConfig+0xb0>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a13      	ldr	r2, [pc, #76]	@ (8007950 <TIM_Base_SetConfig+0xe8>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d007      	beq.n	8007918 <TIM_Base_SetConfig+0xb0>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	4a12      	ldr	r2, [pc, #72]	@ (8007954 <TIM_Base_SetConfig+0xec>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d003      	beq.n	8007918 <TIM_Base_SetConfig+0xb0>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	4a11      	ldr	r2, [pc, #68]	@ (8007958 <TIM_Base_SetConfig+0xf0>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d103      	bne.n	8007920 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	691a      	ldr	r2, [r3, #16]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	f003 0301 	and.w	r3, r3, #1
 800792e:	2b01      	cmp	r3, #1
 8007930:	d105      	bne.n	800793e <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	f023 0201 	bic.w	r2, r3, #1
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	611a      	str	r2, [r3, #16]
  }
}
 800793e:	bf00      	nop
 8007940:	3714      	adds	r7, #20
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	40012c00 	.word	0x40012c00
 8007950:	40014000 	.word	0x40014000
 8007954:	40014400 	.word	0x40014400
 8007958:	40014800 	.word	0x40014800

0800795c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800795c:	b480      	push	{r7}
 800795e:	b087      	sub	sp, #28
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a1b      	ldr	r3, [r3, #32]
 800796a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a1b      	ldr	r3, [r3, #32]
 8007970:	f023 0201 	bic.w	r2, r3, #1
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800798a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800798e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f023 0303 	bic.w	r3, r3, #3
 8007996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68fa      	ldr	r2, [r7, #12]
 800799e:	4313      	orrs	r3, r2
 80079a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	f023 0302 	bic.w	r3, r3, #2
 80079a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	697a      	ldr	r2, [r7, #20]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4a28      	ldr	r2, [pc, #160]	@ (8007a58 <TIM_OC1_SetConfig+0xfc>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d00b      	beq.n	80079d4 <TIM_OC1_SetConfig+0x78>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a27      	ldr	r2, [pc, #156]	@ (8007a5c <TIM_OC1_SetConfig+0x100>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d007      	beq.n	80079d4 <TIM_OC1_SetConfig+0x78>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a26      	ldr	r2, [pc, #152]	@ (8007a60 <TIM_OC1_SetConfig+0x104>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d003      	beq.n	80079d4 <TIM_OC1_SetConfig+0x78>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a25      	ldr	r2, [pc, #148]	@ (8007a64 <TIM_OC1_SetConfig+0x108>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d10c      	bne.n	80079ee <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f023 0308 	bic.w	r3, r3, #8
 80079da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	68db      	ldr	r3, [r3, #12]
 80079e0:	697a      	ldr	r2, [r7, #20]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	f023 0304 	bic.w	r3, r3, #4
 80079ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a19      	ldr	r2, [pc, #100]	@ (8007a58 <TIM_OC1_SetConfig+0xfc>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d00b      	beq.n	8007a0e <TIM_OC1_SetConfig+0xb2>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a18      	ldr	r2, [pc, #96]	@ (8007a5c <TIM_OC1_SetConfig+0x100>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d007      	beq.n	8007a0e <TIM_OC1_SetConfig+0xb2>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a17      	ldr	r2, [pc, #92]	@ (8007a60 <TIM_OC1_SetConfig+0x104>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d003      	beq.n	8007a0e <TIM_OC1_SetConfig+0xb2>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a16      	ldr	r2, [pc, #88]	@ (8007a64 <TIM_OC1_SetConfig+0x108>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d111      	bne.n	8007a32 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	693a      	ldr	r2, [r7, #16]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	699b      	ldr	r3, [r3, #24]
 8007a2c:	693a      	ldr	r2, [r7, #16]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	693a      	ldr	r2, [r7, #16]
 8007a36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	68fa      	ldr	r2, [r7, #12]
 8007a3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	685a      	ldr	r2, [r3, #4]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	697a      	ldr	r2, [r7, #20]
 8007a4a:	621a      	str	r2, [r3, #32]
}
 8007a4c:	bf00      	nop
 8007a4e:	371c      	adds	r7, #28
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr
 8007a58:	40012c00 	.word	0x40012c00
 8007a5c:	40014000 	.word	0x40014000
 8007a60:	40014400 	.word	0x40014400
 8007a64:	40014800 	.word	0x40014800

08007a68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b087      	sub	sp, #28
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a1b      	ldr	r3, [r3, #32]
 8007a76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6a1b      	ldr	r3, [r3, #32]
 8007a7c:	f023 0210 	bic.w	r2, r3, #16
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	699b      	ldr	r3, [r3, #24]
 8007a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	021b      	lsls	r3, r3, #8
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	4313      	orrs	r3, r2
 8007aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	f023 0320 	bic.w	r3, r3, #32
 8007ab6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	011b      	lsls	r3, r3, #4
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a24      	ldr	r2, [pc, #144]	@ (8007b58 <TIM_OC2_SetConfig+0xf0>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d10d      	bne.n	8007ae8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ad2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	011b      	lsls	r3, r3, #4
 8007ada:	697a      	ldr	r2, [r7, #20]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ae6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a1b      	ldr	r2, [pc, #108]	@ (8007b58 <TIM_OC2_SetConfig+0xf0>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d00b      	beq.n	8007b08 <TIM_OC2_SetConfig+0xa0>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a1a      	ldr	r2, [pc, #104]	@ (8007b5c <TIM_OC2_SetConfig+0xf4>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d007      	beq.n	8007b08 <TIM_OC2_SetConfig+0xa0>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4a19      	ldr	r2, [pc, #100]	@ (8007b60 <TIM_OC2_SetConfig+0xf8>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d003      	beq.n	8007b08 <TIM_OC2_SetConfig+0xa0>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a18      	ldr	r2, [pc, #96]	@ (8007b64 <TIM_OC2_SetConfig+0xfc>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d113      	bne.n	8007b30 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b0e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b16:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	695b      	ldr	r3, [r3, #20]
 8007b1c:	009b      	lsls	r3, r3, #2
 8007b1e:	693a      	ldr	r2, [r7, #16]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	699b      	ldr	r3, [r3, #24]
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	693a      	ldr	r2, [r7, #16]
 8007b34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	685a      	ldr	r2, [r3, #4]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	621a      	str	r2, [r3, #32]
}
 8007b4a:	bf00      	nop
 8007b4c:	371c      	adds	r7, #28
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	40012c00 	.word	0x40012c00
 8007b5c:	40014000 	.word	0x40014000
 8007b60:	40014400 	.word	0x40014400
 8007b64:	40014800 	.word	0x40014800

08007b68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b087      	sub	sp, #28
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6a1b      	ldr	r3, [r3, #32]
 8007b76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6a1b      	ldr	r3, [r3, #32]
 8007b7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	69db      	ldr	r3, [r3, #28]
 8007b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f023 0303 	bic.w	r3, r3, #3
 8007ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007bb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	021b      	lsls	r3, r3, #8
 8007bbc:	697a      	ldr	r2, [r7, #20]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a23      	ldr	r2, [pc, #140]	@ (8007c54 <TIM_OC3_SetConfig+0xec>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d10d      	bne.n	8007be6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007bd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	021b      	lsls	r3, r3, #8
 8007bd8:	697a      	ldr	r2, [r7, #20]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007be4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a1a      	ldr	r2, [pc, #104]	@ (8007c54 <TIM_OC3_SetConfig+0xec>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00b      	beq.n	8007c06 <TIM_OC3_SetConfig+0x9e>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a19      	ldr	r2, [pc, #100]	@ (8007c58 <TIM_OC3_SetConfig+0xf0>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d007      	beq.n	8007c06 <TIM_OC3_SetConfig+0x9e>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a18      	ldr	r2, [pc, #96]	@ (8007c5c <TIM_OC3_SetConfig+0xf4>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d003      	beq.n	8007c06 <TIM_OC3_SetConfig+0x9e>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a17      	ldr	r2, [pc, #92]	@ (8007c60 <TIM_OC3_SetConfig+0xf8>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d113      	bne.n	8007c2e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	695b      	ldr	r3, [r3, #20]
 8007c1a:	011b      	lsls	r3, r3, #4
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	699b      	ldr	r3, [r3, #24]
 8007c26:	011b      	lsls	r3, r3, #4
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	693a      	ldr	r2, [r7, #16]
 8007c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	685a      	ldr	r2, [r3, #4]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	697a      	ldr	r2, [r7, #20]
 8007c46:	621a      	str	r2, [r3, #32]
}
 8007c48:	bf00      	nop
 8007c4a:	371c      	adds	r7, #28
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr
 8007c54:	40012c00 	.word	0x40012c00
 8007c58:	40014000 	.word	0x40014000
 8007c5c:	40014400 	.word	0x40014400
 8007c60:	40014800 	.word	0x40014800

08007c64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b087      	sub	sp, #28
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a1b      	ldr	r3, [r3, #32]
 8007c72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6a1b      	ldr	r3, [r3, #32]
 8007c78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	69db      	ldr	r3, [r3, #28]
 8007c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	021b      	lsls	r3, r3, #8
 8007ca6:	68fa      	ldr	r2, [r7, #12]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007cb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	031b      	lsls	r3, r3, #12
 8007cba:	693a      	ldr	r2, [r7, #16]
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a16      	ldr	r2, [pc, #88]	@ (8007d1c <TIM_OC4_SetConfig+0xb8>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d00b      	beq.n	8007ce0 <TIM_OC4_SetConfig+0x7c>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	4a15      	ldr	r2, [pc, #84]	@ (8007d20 <TIM_OC4_SetConfig+0xbc>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d007      	beq.n	8007ce0 <TIM_OC4_SetConfig+0x7c>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	4a14      	ldr	r2, [pc, #80]	@ (8007d24 <TIM_OC4_SetConfig+0xc0>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d003      	beq.n	8007ce0 <TIM_OC4_SetConfig+0x7c>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4a13      	ldr	r2, [pc, #76]	@ (8007d28 <TIM_OC4_SetConfig+0xc4>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d109      	bne.n	8007cf4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ce6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	695b      	ldr	r3, [r3, #20]
 8007cec:	019b      	lsls	r3, r3, #6
 8007cee:	697a      	ldr	r2, [r7, #20]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	697a      	ldr	r2, [r7, #20]
 8007cf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	621a      	str	r2, [r3, #32]
}
 8007d0e:	bf00      	nop
 8007d10:	371c      	adds	r7, #28
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	40012c00 	.word	0x40012c00
 8007d20:	40014000 	.word	0x40014000
 8007d24:	40014400 	.word	0x40014400
 8007d28:	40014800 	.word	0x40014800

08007d2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b087      	sub	sp, #28
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a1b      	ldr	r3, [r3, #32]
 8007d3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a1b      	ldr	r3, [r3, #32]
 8007d40:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	4313      	orrs	r3, r2
 8007d68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007d70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	041b      	lsls	r3, r3, #16
 8007d78:	693a      	ldr	r2, [r7, #16]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	4a15      	ldr	r2, [pc, #84]	@ (8007dd8 <TIM_OC5_SetConfig+0xac>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d00b      	beq.n	8007d9e <TIM_OC5_SetConfig+0x72>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4a14      	ldr	r2, [pc, #80]	@ (8007ddc <TIM_OC5_SetConfig+0xb0>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d007      	beq.n	8007d9e <TIM_OC5_SetConfig+0x72>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	4a13      	ldr	r2, [pc, #76]	@ (8007de0 <TIM_OC5_SetConfig+0xb4>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d003      	beq.n	8007d9e <TIM_OC5_SetConfig+0x72>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4a12      	ldr	r2, [pc, #72]	@ (8007de4 <TIM_OC5_SetConfig+0xb8>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d109      	bne.n	8007db2 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007da4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	695b      	ldr	r3, [r3, #20]
 8007daa:	021b      	lsls	r3, r3, #8
 8007dac:	697a      	ldr	r2, [r7, #20]
 8007dae:	4313      	orrs	r3, r2
 8007db0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	697a      	ldr	r2, [r7, #20]
 8007db6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	685a      	ldr	r2, [r3, #4]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	693a      	ldr	r2, [r7, #16]
 8007dca:	621a      	str	r2, [r3, #32]
}
 8007dcc:	bf00      	nop
 8007dce:	371c      	adds	r7, #28
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr
 8007dd8:	40012c00 	.word	0x40012c00
 8007ddc:	40014000 	.word	0x40014000
 8007de0:	40014400 	.word	0x40014400
 8007de4:	40014800 	.word	0x40014800

08007de8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b087      	sub	sp, #28
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6a1b      	ldr	r3, [r3, #32]
 8007df6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6a1b      	ldr	r3, [r3, #32]
 8007dfc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	021b      	lsls	r3, r3, #8
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	4313      	orrs	r3, r2
 8007e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	051b      	lsls	r3, r3, #20
 8007e36:	693a      	ldr	r2, [r7, #16]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4a16      	ldr	r2, [pc, #88]	@ (8007e98 <TIM_OC6_SetConfig+0xb0>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d00b      	beq.n	8007e5c <TIM_OC6_SetConfig+0x74>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	4a15      	ldr	r2, [pc, #84]	@ (8007e9c <TIM_OC6_SetConfig+0xb4>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d007      	beq.n	8007e5c <TIM_OC6_SetConfig+0x74>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	4a14      	ldr	r2, [pc, #80]	@ (8007ea0 <TIM_OC6_SetConfig+0xb8>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d003      	beq.n	8007e5c <TIM_OC6_SetConfig+0x74>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4a13      	ldr	r2, [pc, #76]	@ (8007ea4 <TIM_OC6_SetConfig+0xbc>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d109      	bne.n	8007e70 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e62:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	695b      	ldr	r3, [r3, #20]
 8007e68:	029b      	lsls	r3, r3, #10
 8007e6a:	697a      	ldr	r2, [r7, #20]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	697a      	ldr	r2, [r7, #20]
 8007e74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	685a      	ldr	r2, [r3, #4]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	621a      	str	r2, [r3, #32]
}
 8007e8a:	bf00      	nop
 8007e8c:	371c      	adds	r7, #28
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop
 8007e98:	40012c00 	.word	0x40012c00
 8007e9c:	40014000 	.word	0x40014000
 8007ea0:	40014400 	.word	0x40014400
 8007ea4:	40014800 	.word	0x40014800

08007ea8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b087      	sub	sp, #28
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	f003 031f 	and.w	r3, r3, #31
 8007eba:	2201      	movs	r2, #1
 8007ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6a1a      	ldr	r2, [r3, #32]
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	43db      	mvns	r3, r3
 8007eca:	401a      	ands	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6a1a      	ldr	r2, [r3, #32]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	f003 031f 	and.w	r3, r3, #31
 8007eda:	6879      	ldr	r1, [r7, #4]
 8007edc:	fa01 f303 	lsl.w	r3, r1, r3
 8007ee0:	431a      	orrs	r2, r3
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	621a      	str	r2, [r3, #32]
}
 8007ee6:	bf00      	nop
 8007ee8:	371c      	adds	r7, #28
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr
	...

08007ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d101      	bne.n	8007f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f08:	2302      	movs	r3, #2
 8007f0a:	e04f      	b.n	8007fac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2202      	movs	r2, #2
 8007f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	689b      	ldr	r3, [r3, #8]
 8007f2a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a21      	ldr	r2, [pc, #132]	@ (8007fb8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d108      	bne.n	8007f48 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007f3c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	4313      	orrs	r3, r2
 8007f46:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	68fa      	ldr	r2, [r7, #12]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	68fa      	ldr	r2, [r7, #12]
 8007f60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a14      	ldr	r2, [pc, #80]	@ (8007fb8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d009      	beq.n	8007f80 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f74:	d004      	beq.n	8007f80 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a10      	ldr	r2, [pc, #64]	@ (8007fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d10c      	bne.n	8007f9a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	68ba      	ldr	r2, [r7, #8]
 8007f98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3714      	adds	r7, #20
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr
 8007fb8:	40012c00 	.word	0x40012c00
 8007fbc:	40014000 	.word	0x40014000

08007fc0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b085      	sub	sp, #20
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d101      	bne.n	8007fdc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007fd8:	2302      	movs	r3, #2
 8007fda:	e060      	b.n	800809e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	4313      	orrs	r3, r2
 800800c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4313      	orrs	r3, r2
 800801a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	4313      	orrs	r3, r2
 8008028:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	695b      	ldr	r3, [r3, #20]
 8008034:	4313      	orrs	r3, r2
 8008036:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008042:	4313      	orrs	r3, r2
 8008044:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	699b      	ldr	r3, [r3, #24]
 8008050:	041b      	lsls	r3, r3, #16
 8008052:	4313      	orrs	r3, r2
 8008054:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a14      	ldr	r2, [pc, #80]	@ (80080ac <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d115      	bne.n	800808c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800806a:	051b      	lsls	r3, r3, #20
 800806c:	4313      	orrs	r3, r2
 800806e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	69db      	ldr	r3, [r3, #28]
 800807a:	4313      	orrs	r3, r2
 800807c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	6a1b      	ldr	r3, [r3, #32]
 8008088:	4313      	orrs	r3, r2
 800808a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68fa      	ldr	r2, [r7, #12]
 8008092:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2200      	movs	r2, #0
 8008098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800809c:	2300      	movs	r3, #0
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3714      	adds	r7, #20
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	40012c00 	.word	0x40012c00

080080b0 <exp>:
 80080b0:	b538      	push	{r3, r4, r5, lr}
 80080b2:	ed2d 8b02 	vpush	{d8}
 80080b6:	ec55 4b10 	vmov	r4, r5, d0
 80080ba:	f000 f9c1 	bl	8008440 <__ieee754_exp>
 80080be:	eeb0 8a40 	vmov.f32	s16, s0
 80080c2:	eef0 8a60 	vmov.f32	s17, s1
 80080c6:	ec45 4b10 	vmov	d0, r4, r5
 80080ca:	f000 f8d5 	bl	8008278 <finite>
 80080ce:	b168      	cbz	r0, 80080ec <exp+0x3c>
 80080d0:	a317      	add	r3, pc, #92	@ (adr r3, 8008130 <exp+0x80>)
 80080d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d6:	4620      	mov	r0, r4
 80080d8:	4629      	mov	r1, r5
 80080da:	f7f8 fcc1 	bl	8000a60 <__aeabi_dcmpgt>
 80080de:	b160      	cbz	r0, 80080fa <exp+0x4a>
 80080e0:	f001 f93e 	bl	8009360 <__errno>
 80080e4:	ed9f 8b0e 	vldr	d8, [pc, #56]	@ 8008120 <exp+0x70>
 80080e8:	2322      	movs	r3, #34	@ 0x22
 80080ea:	6003      	str	r3, [r0, #0]
 80080ec:	eeb0 0a48 	vmov.f32	s0, s16
 80080f0:	eef0 0a68 	vmov.f32	s1, s17
 80080f4:	ecbd 8b02 	vpop	{d8}
 80080f8:	bd38      	pop	{r3, r4, r5, pc}
 80080fa:	a30f      	add	r3, pc, #60	@ (adr r3, 8008138 <exp+0x88>)
 80080fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008100:	4620      	mov	r0, r4
 8008102:	4629      	mov	r1, r5
 8008104:	f7f8 fc8e 	bl	8000a24 <__aeabi_dcmplt>
 8008108:	2800      	cmp	r0, #0
 800810a:	d0ef      	beq.n	80080ec <exp+0x3c>
 800810c:	f001 f928 	bl	8009360 <__errno>
 8008110:	2322      	movs	r3, #34	@ 0x22
 8008112:	ed9f 8b05 	vldr	d8, [pc, #20]	@ 8008128 <exp+0x78>
 8008116:	6003      	str	r3, [r0, #0]
 8008118:	e7e8      	b.n	80080ec <exp+0x3c>
 800811a:	bf00      	nop
 800811c:	f3af 8000 	nop.w
 8008120:	00000000 	.word	0x00000000
 8008124:	7ff00000 	.word	0x7ff00000
	...
 8008130:	fefa39ef 	.word	0xfefa39ef
 8008134:	40862e42 	.word	0x40862e42
 8008138:	d52d3051 	.word	0xd52d3051
 800813c:	c0874910 	.word	0xc0874910

08008140 <pow>:
 8008140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008142:	ed2d 8b02 	vpush	{d8}
 8008146:	eeb0 8a40 	vmov.f32	s16, s0
 800814a:	eef0 8a60 	vmov.f32	s17, s1
 800814e:	ec55 4b11 	vmov	r4, r5, d1
 8008152:	f000 faf1 	bl	8008738 <__ieee754_pow>
 8008156:	4622      	mov	r2, r4
 8008158:	462b      	mov	r3, r5
 800815a:	4620      	mov	r0, r4
 800815c:	4629      	mov	r1, r5
 800815e:	ec57 6b10 	vmov	r6, r7, d0
 8008162:	f7f8 fc87 	bl	8000a74 <__aeabi_dcmpun>
 8008166:	2800      	cmp	r0, #0
 8008168:	d13b      	bne.n	80081e2 <pow+0xa2>
 800816a:	ec51 0b18 	vmov	r0, r1, d8
 800816e:	2200      	movs	r2, #0
 8008170:	2300      	movs	r3, #0
 8008172:	f7f8 fc4d 	bl	8000a10 <__aeabi_dcmpeq>
 8008176:	b1b8      	cbz	r0, 80081a8 <pow+0x68>
 8008178:	2200      	movs	r2, #0
 800817a:	2300      	movs	r3, #0
 800817c:	4620      	mov	r0, r4
 800817e:	4629      	mov	r1, r5
 8008180:	f7f8 fc46 	bl	8000a10 <__aeabi_dcmpeq>
 8008184:	2800      	cmp	r0, #0
 8008186:	d146      	bne.n	8008216 <pow+0xd6>
 8008188:	ec45 4b10 	vmov	d0, r4, r5
 800818c:	f000 f874 	bl	8008278 <finite>
 8008190:	b338      	cbz	r0, 80081e2 <pow+0xa2>
 8008192:	2200      	movs	r2, #0
 8008194:	2300      	movs	r3, #0
 8008196:	4620      	mov	r0, r4
 8008198:	4629      	mov	r1, r5
 800819a:	f7f8 fc43 	bl	8000a24 <__aeabi_dcmplt>
 800819e:	b300      	cbz	r0, 80081e2 <pow+0xa2>
 80081a0:	f001 f8de 	bl	8009360 <__errno>
 80081a4:	2322      	movs	r3, #34	@ 0x22
 80081a6:	e01b      	b.n	80081e0 <pow+0xa0>
 80081a8:	ec47 6b10 	vmov	d0, r6, r7
 80081ac:	f000 f864 	bl	8008278 <finite>
 80081b0:	b9e0      	cbnz	r0, 80081ec <pow+0xac>
 80081b2:	eeb0 0a48 	vmov.f32	s0, s16
 80081b6:	eef0 0a68 	vmov.f32	s1, s17
 80081ba:	f000 f85d 	bl	8008278 <finite>
 80081be:	b1a8      	cbz	r0, 80081ec <pow+0xac>
 80081c0:	ec45 4b10 	vmov	d0, r4, r5
 80081c4:	f000 f858 	bl	8008278 <finite>
 80081c8:	b180      	cbz	r0, 80081ec <pow+0xac>
 80081ca:	4632      	mov	r2, r6
 80081cc:	463b      	mov	r3, r7
 80081ce:	4630      	mov	r0, r6
 80081d0:	4639      	mov	r1, r7
 80081d2:	f7f8 fc4f 	bl	8000a74 <__aeabi_dcmpun>
 80081d6:	2800      	cmp	r0, #0
 80081d8:	d0e2      	beq.n	80081a0 <pow+0x60>
 80081da:	f001 f8c1 	bl	8009360 <__errno>
 80081de:	2321      	movs	r3, #33	@ 0x21
 80081e0:	6003      	str	r3, [r0, #0]
 80081e2:	ecbd 8b02 	vpop	{d8}
 80081e6:	ec47 6b10 	vmov	d0, r6, r7
 80081ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081ec:	2200      	movs	r2, #0
 80081ee:	2300      	movs	r3, #0
 80081f0:	4630      	mov	r0, r6
 80081f2:	4639      	mov	r1, r7
 80081f4:	f7f8 fc0c 	bl	8000a10 <__aeabi_dcmpeq>
 80081f8:	2800      	cmp	r0, #0
 80081fa:	d0f2      	beq.n	80081e2 <pow+0xa2>
 80081fc:	eeb0 0a48 	vmov.f32	s0, s16
 8008200:	eef0 0a68 	vmov.f32	s1, s17
 8008204:	f000 f838 	bl	8008278 <finite>
 8008208:	2800      	cmp	r0, #0
 800820a:	d0ea      	beq.n	80081e2 <pow+0xa2>
 800820c:	ec45 4b10 	vmov	d0, r4, r5
 8008210:	f000 f832 	bl	8008278 <finite>
 8008214:	e7c3      	b.n	800819e <pow+0x5e>
 8008216:	4f01      	ldr	r7, [pc, #4]	@ (800821c <pow+0xdc>)
 8008218:	2600      	movs	r6, #0
 800821a:	e7e2      	b.n	80081e2 <pow+0xa2>
 800821c:	3ff00000 	.word	0x3ff00000

08008220 <sqrt>:
 8008220:	b538      	push	{r3, r4, r5, lr}
 8008222:	ed2d 8b02 	vpush	{d8}
 8008226:	ec55 4b10 	vmov	r4, r5, d0
 800822a:	f000 f831 	bl	8008290 <__ieee754_sqrt>
 800822e:	4622      	mov	r2, r4
 8008230:	462b      	mov	r3, r5
 8008232:	4620      	mov	r0, r4
 8008234:	4629      	mov	r1, r5
 8008236:	eeb0 8a40 	vmov.f32	s16, s0
 800823a:	eef0 8a60 	vmov.f32	s17, s1
 800823e:	f7f8 fc19 	bl	8000a74 <__aeabi_dcmpun>
 8008242:	b990      	cbnz	r0, 800826a <sqrt+0x4a>
 8008244:	2200      	movs	r2, #0
 8008246:	2300      	movs	r3, #0
 8008248:	4620      	mov	r0, r4
 800824a:	4629      	mov	r1, r5
 800824c:	f7f8 fbea 	bl	8000a24 <__aeabi_dcmplt>
 8008250:	b158      	cbz	r0, 800826a <sqrt+0x4a>
 8008252:	f001 f885 	bl	8009360 <__errno>
 8008256:	2321      	movs	r3, #33	@ 0x21
 8008258:	6003      	str	r3, [r0, #0]
 800825a:	2200      	movs	r2, #0
 800825c:	2300      	movs	r3, #0
 800825e:	4610      	mov	r0, r2
 8008260:	4619      	mov	r1, r3
 8008262:	f7f8 fa97 	bl	8000794 <__aeabi_ddiv>
 8008266:	ec41 0b18 	vmov	d8, r0, r1
 800826a:	eeb0 0a48 	vmov.f32	s0, s16
 800826e:	eef0 0a68 	vmov.f32	s1, s17
 8008272:	ecbd 8b02 	vpop	{d8}
 8008276:	bd38      	pop	{r3, r4, r5, pc}

08008278 <finite>:
 8008278:	b082      	sub	sp, #8
 800827a:	ed8d 0b00 	vstr	d0, [sp]
 800827e:	9801      	ldr	r0, [sp, #4]
 8008280:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8008284:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8008288:	0fc0      	lsrs	r0, r0, #31
 800828a:	b002      	add	sp, #8
 800828c:	4770      	bx	lr
	...

08008290 <__ieee754_sqrt>:
 8008290:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008294:	4a66      	ldr	r2, [pc, #408]	@ (8008430 <__ieee754_sqrt+0x1a0>)
 8008296:	ec55 4b10 	vmov	r4, r5, d0
 800829a:	43aa      	bics	r2, r5
 800829c:	462b      	mov	r3, r5
 800829e:	4621      	mov	r1, r4
 80082a0:	d110      	bne.n	80082c4 <__ieee754_sqrt+0x34>
 80082a2:	4622      	mov	r2, r4
 80082a4:	4620      	mov	r0, r4
 80082a6:	4629      	mov	r1, r5
 80082a8:	f7f8 f94a 	bl	8000540 <__aeabi_dmul>
 80082ac:	4602      	mov	r2, r0
 80082ae:	460b      	mov	r3, r1
 80082b0:	4620      	mov	r0, r4
 80082b2:	4629      	mov	r1, r5
 80082b4:	f7f7 ff8e 	bl	80001d4 <__adddf3>
 80082b8:	4604      	mov	r4, r0
 80082ba:	460d      	mov	r5, r1
 80082bc:	ec45 4b10 	vmov	d0, r4, r5
 80082c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c4:	2d00      	cmp	r5, #0
 80082c6:	dc0e      	bgt.n	80082e6 <__ieee754_sqrt+0x56>
 80082c8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80082cc:	4322      	orrs	r2, r4
 80082ce:	d0f5      	beq.n	80082bc <__ieee754_sqrt+0x2c>
 80082d0:	b19d      	cbz	r5, 80082fa <__ieee754_sqrt+0x6a>
 80082d2:	4622      	mov	r2, r4
 80082d4:	4620      	mov	r0, r4
 80082d6:	4629      	mov	r1, r5
 80082d8:	f7f7 ff7a 	bl	80001d0 <__aeabi_dsub>
 80082dc:	4602      	mov	r2, r0
 80082de:	460b      	mov	r3, r1
 80082e0:	f7f8 fa58 	bl	8000794 <__aeabi_ddiv>
 80082e4:	e7e8      	b.n	80082b8 <__ieee754_sqrt+0x28>
 80082e6:	152a      	asrs	r2, r5, #20
 80082e8:	d115      	bne.n	8008316 <__ieee754_sqrt+0x86>
 80082ea:	2000      	movs	r0, #0
 80082ec:	e009      	b.n	8008302 <__ieee754_sqrt+0x72>
 80082ee:	0acb      	lsrs	r3, r1, #11
 80082f0:	3a15      	subs	r2, #21
 80082f2:	0549      	lsls	r1, r1, #21
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d0fa      	beq.n	80082ee <__ieee754_sqrt+0x5e>
 80082f8:	e7f7      	b.n	80082ea <__ieee754_sqrt+0x5a>
 80082fa:	462a      	mov	r2, r5
 80082fc:	e7fa      	b.n	80082f4 <__ieee754_sqrt+0x64>
 80082fe:	005b      	lsls	r3, r3, #1
 8008300:	3001      	adds	r0, #1
 8008302:	02dc      	lsls	r4, r3, #11
 8008304:	d5fb      	bpl.n	80082fe <__ieee754_sqrt+0x6e>
 8008306:	1e44      	subs	r4, r0, #1
 8008308:	1b12      	subs	r2, r2, r4
 800830a:	f1c0 0420 	rsb	r4, r0, #32
 800830e:	fa21 f404 	lsr.w	r4, r1, r4
 8008312:	4323      	orrs	r3, r4
 8008314:	4081      	lsls	r1, r0
 8008316:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800831a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800831e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008322:	07d2      	lsls	r2, r2, #31
 8008324:	bf5c      	itt	pl
 8008326:	005b      	lslpl	r3, r3, #1
 8008328:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800832c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008330:	bf58      	it	pl
 8008332:	0049      	lslpl	r1, r1, #1
 8008334:	2600      	movs	r6, #0
 8008336:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800833a:	107f      	asrs	r7, r7, #1
 800833c:	0049      	lsls	r1, r1, #1
 800833e:	2016      	movs	r0, #22
 8008340:	4632      	mov	r2, r6
 8008342:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8008346:	1915      	adds	r5, r2, r4
 8008348:	429d      	cmp	r5, r3
 800834a:	bfde      	ittt	le
 800834c:	192a      	addle	r2, r5, r4
 800834e:	1b5b      	suble	r3, r3, r5
 8008350:	1936      	addle	r6, r6, r4
 8008352:	0fcd      	lsrs	r5, r1, #31
 8008354:	3801      	subs	r0, #1
 8008356:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800835a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800835e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008362:	d1f0      	bne.n	8008346 <__ieee754_sqrt+0xb6>
 8008364:	4605      	mov	r5, r0
 8008366:	2420      	movs	r4, #32
 8008368:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800836c:	4293      	cmp	r3, r2
 800836e:	eb0c 0e00 	add.w	lr, ip, r0
 8008372:	dc02      	bgt.n	800837a <__ieee754_sqrt+0xea>
 8008374:	d113      	bne.n	800839e <__ieee754_sqrt+0x10e>
 8008376:	458e      	cmp	lr, r1
 8008378:	d811      	bhi.n	800839e <__ieee754_sqrt+0x10e>
 800837a:	f1be 0f00 	cmp.w	lr, #0
 800837e:	eb0e 000c 	add.w	r0, lr, ip
 8008382:	da3f      	bge.n	8008404 <__ieee754_sqrt+0x174>
 8008384:	2800      	cmp	r0, #0
 8008386:	db3d      	blt.n	8008404 <__ieee754_sqrt+0x174>
 8008388:	f102 0801 	add.w	r8, r2, #1
 800838c:	1a9b      	subs	r3, r3, r2
 800838e:	458e      	cmp	lr, r1
 8008390:	bf88      	it	hi
 8008392:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008396:	eba1 010e 	sub.w	r1, r1, lr
 800839a:	4465      	add	r5, ip
 800839c:	4642      	mov	r2, r8
 800839e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80083a2:	3c01      	subs	r4, #1
 80083a4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80083a8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80083ac:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80083b0:	d1dc      	bne.n	800836c <__ieee754_sqrt+0xdc>
 80083b2:	4319      	orrs	r1, r3
 80083b4:	d01b      	beq.n	80083ee <__ieee754_sqrt+0x15e>
 80083b6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8008434 <__ieee754_sqrt+0x1a4>
 80083ba:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8008438 <__ieee754_sqrt+0x1a8>
 80083be:	e9da 0100 	ldrd	r0, r1, [sl]
 80083c2:	e9db 2300 	ldrd	r2, r3, [fp]
 80083c6:	f7f7 ff03 	bl	80001d0 <__aeabi_dsub>
 80083ca:	e9da 8900 	ldrd	r8, r9, [sl]
 80083ce:	4602      	mov	r2, r0
 80083d0:	460b      	mov	r3, r1
 80083d2:	4640      	mov	r0, r8
 80083d4:	4649      	mov	r1, r9
 80083d6:	f7f8 fb2f 	bl	8000a38 <__aeabi_dcmple>
 80083da:	b140      	cbz	r0, 80083ee <__ieee754_sqrt+0x15e>
 80083dc:	f1b5 3fff 	cmp.w	r5, #4294967295
 80083e0:	e9da 0100 	ldrd	r0, r1, [sl]
 80083e4:	e9db 2300 	ldrd	r2, r3, [fp]
 80083e8:	d10e      	bne.n	8008408 <__ieee754_sqrt+0x178>
 80083ea:	3601      	adds	r6, #1
 80083ec:	4625      	mov	r5, r4
 80083ee:	1073      	asrs	r3, r6, #1
 80083f0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80083f4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80083f8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80083fc:	086b      	lsrs	r3, r5, #1
 80083fe:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8008402:	e759      	b.n	80082b8 <__ieee754_sqrt+0x28>
 8008404:	4690      	mov	r8, r2
 8008406:	e7c1      	b.n	800838c <__ieee754_sqrt+0xfc>
 8008408:	f7f7 fee4 	bl	80001d4 <__adddf3>
 800840c:	e9da 8900 	ldrd	r8, r9, [sl]
 8008410:	4602      	mov	r2, r0
 8008412:	460b      	mov	r3, r1
 8008414:	4640      	mov	r0, r8
 8008416:	4649      	mov	r1, r9
 8008418:	f7f8 fb04 	bl	8000a24 <__aeabi_dcmplt>
 800841c:	b120      	cbz	r0, 8008428 <__ieee754_sqrt+0x198>
 800841e:	1cab      	adds	r3, r5, #2
 8008420:	bf08      	it	eq
 8008422:	3601      	addeq	r6, #1
 8008424:	3502      	adds	r5, #2
 8008426:	e7e2      	b.n	80083ee <__ieee754_sqrt+0x15e>
 8008428:	1c6b      	adds	r3, r5, #1
 800842a:	f023 0501 	bic.w	r5, r3, #1
 800842e:	e7de      	b.n	80083ee <__ieee754_sqrt+0x15e>
 8008430:	7ff00000 	.word	0x7ff00000
 8008434:	08009408 	.word	0x08009408
 8008438:	08009400 	.word	0x08009400
 800843c:	00000000 	.word	0x00000000

08008440 <__ieee754_exp>:
 8008440:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008444:	ec55 4b10 	vmov	r4, r5, d0
 8008448:	49b1      	ldr	r1, [pc, #708]	@ (8008710 <__ieee754_exp+0x2d0>)
 800844a:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800844e:	428a      	cmp	r2, r1
 8008450:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8008454:	d936      	bls.n	80084c4 <__ieee754_exp+0x84>
 8008456:	49af      	ldr	r1, [pc, #700]	@ (8008714 <__ieee754_exp+0x2d4>)
 8008458:	428a      	cmp	r2, r1
 800845a:	d914      	bls.n	8008486 <__ieee754_exp+0x46>
 800845c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008460:	4323      	orrs	r3, r4
 8008462:	4622      	mov	r2, r4
 8008464:	d007      	beq.n	8008476 <__ieee754_exp+0x36>
 8008466:	462b      	mov	r3, r5
 8008468:	4620      	mov	r0, r4
 800846a:	4629      	mov	r1, r5
 800846c:	f7f7 feb2 	bl	80001d4 <__adddf3>
 8008470:	4604      	mov	r4, r0
 8008472:	460d      	mov	r5, r1
 8008474:	e002      	b.n	800847c <__ieee754_exp+0x3c>
 8008476:	2e00      	cmp	r6, #0
 8008478:	f040 8118 	bne.w	80086ac <__ieee754_exp+0x26c>
 800847c:	ec45 4b10 	vmov	d0, r4, r5
 8008480:	b004      	add	sp, #16
 8008482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008486:	a38c      	add	r3, pc, #560	@ (adr r3, 80086b8 <__ieee754_exp+0x278>)
 8008488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848c:	4620      	mov	r0, r4
 800848e:	4629      	mov	r1, r5
 8008490:	f7f8 fae6 	bl	8000a60 <__aeabi_dcmpgt>
 8008494:	4607      	mov	r7, r0
 8008496:	b128      	cbz	r0, 80084a4 <__ieee754_exp+0x64>
 8008498:	2000      	movs	r0, #0
 800849a:	b004      	add	sp, #16
 800849c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084a0:	f000 bf4e 	b.w	8009340 <__math_oflow>
 80084a4:	a386      	add	r3, pc, #536	@ (adr r3, 80086c0 <__ieee754_exp+0x280>)
 80084a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084aa:	4620      	mov	r0, r4
 80084ac:	4629      	mov	r1, r5
 80084ae:	f7f8 fab9 	bl	8000a24 <__aeabi_dcmplt>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	f000 8087 	beq.w	80085c6 <__ieee754_exp+0x186>
 80084b8:	4638      	mov	r0, r7
 80084ba:	b004      	add	sp, #16
 80084bc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084c0:	f000 bf36 	b.w	8009330 <__math_uflow>
 80084c4:	4b94      	ldr	r3, [pc, #592]	@ (8008718 <__ieee754_exp+0x2d8>)
 80084c6:	429a      	cmp	r2, r3
 80084c8:	f240 80a9 	bls.w	800861e <__ieee754_exp+0x1de>
 80084cc:	4b93      	ldr	r3, [pc, #588]	@ (800871c <__ieee754_exp+0x2dc>)
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d879      	bhi.n	80085c6 <__ieee754_exp+0x186>
 80084d2:	4b93      	ldr	r3, [pc, #588]	@ (8008720 <__ieee754_exp+0x2e0>)
 80084d4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	4620      	mov	r0, r4
 80084de:	4629      	mov	r1, r5
 80084e0:	f7f7 fe76 	bl	80001d0 <__aeabi_dsub>
 80084e4:	4b8f      	ldr	r3, [pc, #572]	@ (8008724 <__ieee754_exp+0x2e4>)
 80084e6:	00f7      	lsls	r7, r6, #3
 80084e8:	443b      	add	r3, r7
 80084ea:	ed93 7b00 	vldr	d7, [r3]
 80084ee:	ed8d 7b00 	vstr	d7, [sp]
 80084f2:	f086 0a01 	eor.w	sl, r6, #1
 80084f6:	4680      	mov	r8, r0
 80084f8:	4689      	mov	r9, r1
 80084fa:	ebaa 0a06 	sub.w	sl, sl, r6
 80084fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008502:	4640      	mov	r0, r8
 8008504:	4649      	mov	r1, r9
 8008506:	f7f7 fe63 	bl	80001d0 <__aeabi_dsub>
 800850a:	4604      	mov	r4, r0
 800850c:	460d      	mov	r5, r1
 800850e:	4622      	mov	r2, r4
 8008510:	462b      	mov	r3, r5
 8008512:	4620      	mov	r0, r4
 8008514:	4629      	mov	r1, r5
 8008516:	f7f8 f813 	bl	8000540 <__aeabi_dmul>
 800851a:	a36b      	add	r3, pc, #428	@ (adr r3, 80086c8 <__ieee754_exp+0x288>)
 800851c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008520:	4606      	mov	r6, r0
 8008522:	460f      	mov	r7, r1
 8008524:	f7f8 f80c 	bl	8000540 <__aeabi_dmul>
 8008528:	a369      	add	r3, pc, #420	@ (adr r3, 80086d0 <__ieee754_exp+0x290>)
 800852a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852e:	f7f7 fe4f 	bl	80001d0 <__aeabi_dsub>
 8008532:	4632      	mov	r2, r6
 8008534:	463b      	mov	r3, r7
 8008536:	f7f8 f803 	bl	8000540 <__aeabi_dmul>
 800853a:	a367      	add	r3, pc, #412	@ (adr r3, 80086d8 <__ieee754_exp+0x298>)
 800853c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008540:	f7f7 fe48 	bl	80001d4 <__adddf3>
 8008544:	4632      	mov	r2, r6
 8008546:	463b      	mov	r3, r7
 8008548:	f7f7 fffa 	bl	8000540 <__aeabi_dmul>
 800854c:	a364      	add	r3, pc, #400	@ (adr r3, 80086e0 <__ieee754_exp+0x2a0>)
 800854e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008552:	f7f7 fe3d 	bl	80001d0 <__aeabi_dsub>
 8008556:	4632      	mov	r2, r6
 8008558:	463b      	mov	r3, r7
 800855a:	f7f7 fff1 	bl	8000540 <__aeabi_dmul>
 800855e:	a362      	add	r3, pc, #392	@ (adr r3, 80086e8 <__ieee754_exp+0x2a8>)
 8008560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008564:	f7f7 fe36 	bl	80001d4 <__adddf3>
 8008568:	4632      	mov	r2, r6
 800856a:	463b      	mov	r3, r7
 800856c:	f7f7 ffe8 	bl	8000540 <__aeabi_dmul>
 8008570:	4602      	mov	r2, r0
 8008572:	460b      	mov	r3, r1
 8008574:	4620      	mov	r0, r4
 8008576:	4629      	mov	r1, r5
 8008578:	f7f7 fe2a 	bl	80001d0 <__aeabi_dsub>
 800857c:	4602      	mov	r2, r0
 800857e:	460b      	mov	r3, r1
 8008580:	4606      	mov	r6, r0
 8008582:	460f      	mov	r7, r1
 8008584:	4620      	mov	r0, r4
 8008586:	4629      	mov	r1, r5
 8008588:	f7f7 ffda 	bl	8000540 <__aeabi_dmul>
 800858c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008590:	f1ba 0f00 	cmp.w	sl, #0
 8008594:	d15c      	bne.n	8008650 <__ieee754_exp+0x210>
 8008596:	2200      	movs	r2, #0
 8008598:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800859c:	4630      	mov	r0, r6
 800859e:	4639      	mov	r1, r7
 80085a0:	f7f7 fe16 	bl	80001d0 <__aeabi_dsub>
 80085a4:	4602      	mov	r2, r0
 80085a6:	460b      	mov	r3, r1
 80085a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085ac:	f7f8 f8f2 	bl	8000794 <__aeabi_ddiv>
 80085b0:	4622      	mov	r2, r4
 80085b2:	462b      	mov	r3, r5
 80085b4:	f7f7 fe0c 	bl	80001d0 <__aeabi_dsub>
 80085b8:	4602      	mov	r2, r0
 80085ba:	460b      	mov	r3, r1
 80085bc:	2000      	movs	r0, #0
 80085be:	495a      	ldr	r1, [pc, #360]	@ (8008728 <__ieee754_exp+0x2e8>)
 80085c0:	f7f7 fe06 	bl	80001d0 <__aeabi_dsub>
 80085c4:	e754      	b.n	8008470 <__ieee754_exp+0x30>
 80085c6:	4b59      	ldr	r3, [pc, #356]	@ (800872c <__ieee754_exp+0x2ec>)
 80085c8:	4620      	mov	r0, r4
 80085ca:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80085ce:	4629      	mov	r1, r5
 80085d0:	a347      	add	r3, pc, #284	@ (adr r3, 80086f0 <__ieee754_exp+0x2b0>)
 80085d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d6:	f7f7 ffb3 	bl	8000540 <__aeabi_dmul>
 80085da:	e9d6 2300 	ldrd	r2, r3, [r6]
 80085de:	f7f7 fdf9 	bl	80001d4 <__adddf3>
 80085e2:	f7f8 fa5d 	bl	8000aa0 <__aeabi_d2iz>
 80085e6:	4682      	mov	sl, r0
 80085e8:	f7f7 ff40 	bl	800046c <__aeabi_i2d>
 80085ec:	a342      	add	r3, pc, #264	@ (adr r3, 80086f8 <__ieee754_exp+0x2b8>)
 80085ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f2:	4606      	mov	r6, r0
 80085f4:	460f      	mov	r7, r1
 80085f6:	f7f7 ffa3 	bl	8000540 <__aeabi_dmul>
 80085fa:	4602      	mov	r2, r0
 80085fc:	460b      	mov	r3, r1
 80085fe:	4620      	mov	r0, r4
 8008600:	4629      	mov	r1, r5
 8008602:	f7f7 fde5 	bl	80001d0 <__aeabi_dsub>
 8008606:	a33e      	add	r3, pc, #248	@ (adr r3, 8008700 <__ieee754_exp+0x2c0>)
 8008608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800860c:	4680      	mov	r8, r0
 800860e:	4689      	mov	r9, r1
 8008610:	4630      	mov	r0, r6
 8008612:	4639      	mov	r1, r7
 8008614:	f7f7 ff94 	bl	8000540 <__aeabi_dmul>
 8008618:	e9cd 0100 	strd	r0, r1, [sp]
 800861c:	e76f      	b.n	80084fe <__ieee754_exp+0xbe>
 800861e:	4b44      	ldr	r3, [pc, #272]	@ (8008730 <__ieee754_exp+0x2f0>)
 8008620:	429a      	cmp	r2, r3
 8008622:	d810      	bhi.n	8008646 <__ieee754_exp+0x206>
 8008624:	a338      	add	r3, pc, #224	@ (adr r3, 8008708 <__ieee754_exp+0x2c8>)
 8008626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862a:	4620      	mov	r0, r4
 800862c:	4629      	mov	r1, r5
 800862e:	f7f7 fdd1 	bl	80001d4 <__adddf3>
 8008632:	4b3d      	ldr	r3, [pc, #244]	@ (8008728 <__ieee754_exp+0x2e8>)
 8008634:	2200      	movs	r2, #0
 8008636:	f7f8 fa13 	bl	8000a60 <__aeabi_dcmpgt>
 800863a:	b138      	cbz	r0, 800864c <__ieee754_exp+0x20c>
 800863c:	4b3a      	ldr	r3, [pc, #232]	@ (8008728 <__ieee754_exp+0x2e8>)
 800863e:	2200      	movs	r2, #0
 8008640:	4620      	mov	r0, r4
 8008642:	4629      	mov	r1, r5
 8008644:	e712      	b.n	800846c <__ieee754_exp+0x2c>
 8008646:	f04f 0a00 	mov.w	sl, #0
 800864a:	e760      	b.n	800850e <__ieee754_exp+0xce>
 800864c:	4682      	mov	sl, r0
 800864e:	e75e      	b.n	800850e <__ieee754_exp+0xce>
 8008650:	4632      	mov	r2, r6
 8008652:	463b      	mov	r3, r7
 8008654:	2000      	movs	r0, #0
 8008656:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800865a:	f7f7 fdb9 	bl	80001d0 <__aeabi_dsub>
 800865e:	4602      	mov	r2, r0
 8008660:	460b      	mov	r3, r1
 8008662:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008666:	f7f8 f895 	bl	8000794 <__aeabi_ddiv>
 800866a:	4602      	mov	r2, r0
 800866c:	460b      	mov	r3, r1
 800866e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008672:	f7f7 fdad 	bl	80001d0 <__aeabi_dsub>
 8008676:	4642      	mov	r2, r8
 8008678:	464b      	mov	r3, r9
 800867a:	f7f7 fda9 	bl	80001d0 <__aeabi_dsub>
 800867e:	4602      	mov	r2, r0
 8008680:	460b      	mov	r3, r1
 8008682:	2000      	movs	r0, #0
 8008684:	4928      	ldr	r1, [pc, #160]	@ (8008728 <__ieee754_exp+0x2e8>)
 8008686:	f7f7 fda3 	bl	80001d0 <__aeabi_dsub>
 800868a:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 800868e:	4592      	cmp	sl, r2
 8008690:	db02      	blt.n	8008698 <__ieee754_exp+0x258>
 8008692:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8008696:	e6eb      	b.n	8008470 <__ieee754_exp+0x30>
 8008698:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 800869c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80086a0:	2200      	movs	r2, #0
 80086a2:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 80086a6:	f7f7 ff4b 	bl	8000540 <__aeabi_dmul>
 80086aa:	e6e1      	b.n	8008470 <__ieee754_exp+0x30>
 80086ac:	2400      	movs	r4, #0
 80086ae:	2500      	movs	r5, #0
 80086b0:	e6e4      	b.n	800847c <__ieee754_exp+0x3c>
 80086b2:	bf00      	nop
 80086b4:	f3af 8000 	nop.w
 80086b8:	fefa39ef 	.word	0xfefa39ef
 80086bc:	40862e42 	.word	0x40862e42
 80086c0:	d52d3051 	.word	0xd52d3051
 80086c4:	c0874910 	.word	0xc0874910
 80086c8:	72bea4d0 	.word	0x72bea4d0
 80086cc:	3e663769 	.word	0x3e663769
 80086d0:	c5d26bf1 	.word	0xc5d26bf1
 80086d4:	3ebbbd41 	.word	0x3ebbbd41
 80086d8:	af25de2c 	.word	0xaf25de2c
 80086dc:	3f11566a 	.word	0x3f11566a
 80086e0:	16bebd93 	.word	0x16bebd93
 80086e4:	3f66c16c 	.word	0x3f66c16c
 80086e8:	5555553e 	.word	0x5555553e
 80086ec:	3fc55555 	.word	0x3fc55555
 80086f0:	652b82fe 	.word	0x652b82fe
 80086f4:	3ff71547 	.word	0x3ff71547
 80086f8:	fee00000 	.word	0xfee00000
 80086fc:	3fe62e42 	.word	0x3fe62e42
 8008700:	35793c76 	.word	0x35793c76
 8008704:	3dea39ef 	.word	0x3dea39ef
 8008708:	8800759c 	.word	0x8800759c
 800870c:	7e37e43c 	.word	0x7e37e43c
 8008710:	40862e41 	.word	0x40862e41
 8008714:	7fefffff 	.word	0x7fefffff
 8008718:	3fd62e42 	.word	0x3fd62e42
 800871c:	3ff0a2b1 	.word	0x3ff0a2b1
 8008720:	08009420 	.word	0x08009420
 8008724:	08009410 	.word	0x08009410
 8008728:	3ff00000 	.word	0x3ff00000
 800872c:	08009430 	.word	0x08009430
 8008730:	3defffff 	.word	0x3defffff
 8008734:	00000000 	.word	0x00000000

08008738 <__ieee754_pow>:
 8008738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873c:	b091      	sub	sp, #68	@ 0x44
 800873e:	ed8d 1b00 	vstr	d1, [sp]
 8008742:	e9dd 1900 	ldrd	r1, r9, [sp]
 8008746:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800874a:	ea5a 0001 	orrs.w	r0, sl, r1
 800874e:	ec57 6b10 	vmov	r6, r7, d0
 8008752:	d113      	bne.n	800877c <__ieee754_pow+0x44>
 8008754:	19b3      	adds	r3, r6, r6
 8008756:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800875a:	4152      	adcs	r2, r2
 800875c:	4298      	cmp	r0, r3
 800875e:	4b9a      	ldr	r3, [pc, #616]	@ (80089c8 <__ieee754_pow+0x290>)
 8008760:	4193      	sbcs	r3, r2
 8008762:	f080 84ee 	bcs.w	8009142 <__ieee754_pow+0xa0a>
 8008766:	e9dd 2300 	ldrd	r2, r3, [sp]
 800876a:	4630      	mov	r0, r6
 800876c:	4639      	mov	r1, r7
 800876e:	f7f7 fd31 	bl	80001d4 <__adddf3>
 8008772:	ec41 0b10 	vmov	d0, r0, r1
 8008776:	b011      	add	sp, #68	@ 0x44
 8008778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800877c:	4a93      	ldr	r2, [pc, #588]	@ (80089cc <__ieee754_pow+0x294>)
 800877e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8008782:	4295      	cmp	r5, r2
 8008784:	46b8      	mov	r8, r7
 8008786:	4633      	mov	r3, r6
 8008788:	d80a      	bhi.n	80087a0 <__ieee754_pow+0x68>
 800878a:	d104      	bne.n	8008796 <__ieee754_pow+0x5e>
 800878c:	2e00      	cmp	r6, #0
 800878e:	d1ea      	bne.n	8008766 <__ieee754_pow+0x2e>
 8008790:	45aa      	cmp	sl, r5
 8008792:	d8e8      	bhi.n	8008766 <__ieee754_pow+0x2e>
 8008794:	e001      	b.n	800879a <__ieee754_pow+0x62>
 8008796:	4592      	cmp	sl, r2
 8008798:	d802      	bhi.n	80087a0 <__ieee754_pow+0x68>
 800879a:	4592      	cmp	sl, r2
 800879c:	d10f      	bne.n	80087be <__ieee754_pow+0x86>
 800879e:	b171      	cbz	r1, 80087be <__ieee754_pow+0x86>
 80087a0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80087a4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80087a8:	ea58 0803 	orrs.w	r8, r8, r3
 80087ac:	d1db      	bne.n	8008766 <__ieee754_pow+0x2e>
 80087ae:	e9dd 3200 	ldrd	r3, r2, [sp]
 80087b2:	18db      	adds	r3, r3, r3
 80087b4:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80087b8:	4152      	adcs	r2, r2
 80087ba:	4598      	cmp	r8, r3
 80087bc:	e7cf      	b.n	800875e <__ieee754_pow+0x26>
 80087be:	f1b8 0f00 	cmp.w	r8, #0
 80087c2:	46ab      	mov	fp, r5
 80087c4:	da43      	bge.n	800884e <__ieee754_pow+0x116>
 80087c6:	4a82      	ldr	r2, [pc, #520]	@ (80089d0 <__ieee754_pow+0x298>)
 80087c8:	4592      	cmp	sl, r2
 80087ca:	d856      	bhi.n	800887a <__ieee754_pow+0x142>
 80087cc:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80087d0:	4592      	cmp	sl, r2
 80087d2:	f240 84c5 	bls.w	8009160 <__ieee754_pow+0xa28>
 80087d6:	ea4f 522a 	mov.w	r2, sl, asr #20
 80087da:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80087de:	2a14      	cmp	r2, #20
 80087e0:	dd18      	ble.n	8008814 <__ieee754_pow+0xdc>
 80087e2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80087e6:	fa21 f402 	lsr.w	r4, r1, r2
 80087ea:	fa04 f202 	lsl.w	r2, r4, r2
 80087ee:	428a      	cmp	r2, r1
 80087f0:	f040 84b6 	bne.w	8009160 <__ieee754_pow+0xa28>
 80087f4:	f004 0401 	and.w	r4, r4, #1
 80087f8:	f1c4 0402 	rsb	r4, r4, #2
 80087fc:	2900      	cmp	r1, #0
 80087fe:	d159      	bne.n	80088b4 <__ieee754_pow+0x17c>
 8008800:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8008804:	d148      	bne.n	8008898 <__ieee754_pow+0x160>
 8008806:	4632      	mov	r2, r6
 8008808:	463b      	mov	r3, r7
 800880a:	4630      	mov	r0, r6
 800880c:	4639      	mov	r1, r7
 800880e:	f7f7 fe97 	bl	8000540 <__aeabi_dmul>
 8008812:	e7ae      	b.n	8008772 <__ieee754_pow+0x3a>
 8008814:	2900      	cmp	r1, #0
 8008816:	d14c      	bne.n	80088b2 <__ieee754_pow+0x17a>
 8008818:	f1c2 0214 	rsb	r2, r2, #20
 800881c:	fa4a f402 	asr.w	r4, sl, r2
 8008820:	fa04 f202 	lsl.w	r2, r4, r2
 8008824:	4552      	cmp	r2, sl
 8008826:	f040 8498 	bne.w	800915a <__ieee754_pow+0xa22>
 800882a:	f004 0401 	and.w	r4, r4, #1
 800882e:	f1c4 0402 	rsb	r4, r4, #2
 8008832:	4a68      	ldr	r2, [pc, #416]	@ (80089d4 <__ieee754_pow+0x29c>)
 8008834:	4592      	cmp	sl, r2
 8008836:	d1e3      	bne.n	8008800 <__ieee754_pow+0xc8>
 8008838:	f1b9 0f00 	cmp.w	r9, #0
 800883c:	f280 8489 	bge.w	8009152 <__ieee754_pow+0xa1a>
 8008840:	4964      	ldr	r1, [pc, #400]	@ (80089d4 <__ieee754_pow+0x29c>)
 8008842:	4632      	mov	r2, r6
 8008844:	463b      	mov	r3, r7
 8008846:	2000      	movs	r0, #0
 8008848:	f7f7 ffa4 	bl	8000794 <__aeabi_ddiv>
 800884c:	e791      	b.n	8008772 <__ieee754_pow+0x3a>
 800884e:	2400      	movs	r4, #0
 8008850:	bb81      	cbnz	r1, 80088b4 <__ieee754_pow+0x17c>
 8008852:	4a5e      	ldr	r2, [pc, #376]	@ (80089cc <__ieee754_pow+0x294>)
 8008854:	4592      	cmp	sl, r2
 8008856:	d1ec      	bne.n	8008832 <__ieee754_pow+0xfa>
 8008858:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800885c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8008860:	431a      	orrs	r2, r3
 8008862:	f000 846e 	beq.w	8009142 <__ieee754_pow+0xa0a>
 8008866:	4b5c      	ldr	r3, [pc, #368]	@ (80089d8 <__ieee754_pow+0x2a0>)
 8008868:	429d      	cmp	r5, r3
 800886a:	d908      	bls.n	800887e <__ieee754_pow+0x146>
 800886c:	f1b9 0f00 	cmp.w	r9, #0
 8008870:	f280 846b 	bge.w	800914a <__ieee754_pow+0xa12>
 8008874:	2000      	movs	r0, #0
 8008876:	2100      	movs	r1, #0
 8008878:	e77b      	b.n	8008772 <__ieee754_pow+0x3a>
 800887a:	2402      	movs	r4, #2
 800887c:	e7e8      	b.n	8008850 <__ieee754_pow+0x118>
 800887e:	f1b9 0f00 	cmp.w	r9, #0
 8008882:	f04f 0000 	mov.w	r0, #0
 8008886:	f04f 0100 	mov.w	r1, #0
 800888a:	f6bf af72 	bge.w	8008772 <__ieee754_pow+0x3a>
 800888e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008892:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008896:	e76c      	b.n	8008772 <__ieee754_pow+0x3a>
 8008898:	4a50      	ldr	r2, [pc, #320]	@ (80089dc <__ieee754_pow+0x2a4>)
 800889a:	4591      	cmp	r9, r2
 800889c:	d10a      	bne.n	80088b4 <__ieee754_pow+0x17c>
 800889e:	f1b8 0f00 	cmp.w	r8, #0
 80088a2:	db07      	blt.n	80088b4 <__ieee754_pow+0x17c>
 80088a4:	ec47 6b10 	vmov	d0, r6, r7
 80088a8:	b011      	add	sp, #68	@ 0x44
 80088aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ae:	f7ff bcef 	b.w	8008290 <__ieee754_sqrt>
 80088b2:	2400      	movs	r4, #0
 80088b4:	ec47 6b10 	vmov	d0, r6, r7
 80088b8:	9302      	str	r3, [sp, #8]
 80088ba:	f000 fc87 	bl	80091cc <fabs>
 80088be:	9b02      	ldr	r3, [sp, #8]
 80088c0:	ec51 0b10 	vmov	r0, r1, d0
 80088c4:	bb43      	cbnz	r3, 8008918 <__ieee754_pow+0x1e0>
 80088c6:	4b43      	ldr	r3, [pc, #268]	@ (80089d4 <__ieee754_pow+0x29c>)
 80088c8:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d000      	beq.n	80088d2 <__ieee754_pow+0x19a>
 80088d0:	bb15      	cbnz	r5, 8008918 <__ieee754_pow+0x1e0>
 80088d2:	f1b9 0f00 	cmp.w	r9, #0
 80088d6:	da05      	bge.n	80088e4 <__ieee754_pow+0x1ac>
 80088d8:	4602      	mov	r2, r0
 80088da:	460b      	mov	r3, r1
 80088dc:	2000      	movs	r0, #0
 80088de:	493d      	ldr	r1, [pc, #244]	@ (80089d4 <__ieee754_pow+0x29c>)
 80088e0:	f7f7 ff58 	bl	8000794 <__aeabi_ddiv>
 80088e4:	f1b8 0f00 	cmp.w	r8, #0
 80088e8:	f6bf af43 	bge.w	8008772 <__ieee754_pow+0x3a>
 80088ec:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80088f0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80088f4:	4325      	orrs	r5, r4
 80088f6:	d108      	bne.n	800890a <__ieee754_pow+0x1d2>
 80088f8:	4602      	mov	r2, r0
 80088fa:	460b      	mov	r3, r1
 80088fc:	4610      	mov	r0, r2
 80088fe:	4619      	mov	r1, r3
 8008900:	f7f7 fc66 	bl	80001d0 <__aeabi_dsub>
 8008904:	4602      	mov	r2, r0
 8008906:	460b      	mov	r3, r1
 8008908:	e79e      	b.n	8008848 <__ieee754_pow+0x110>
 800890a:	2c01      	cmp	r4, #1
 800890c:	f47f af31 	bne.w	8008772 <__ieee754_pow+0x3a>
 8008910:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008914:	4619      	mov	r1, r3
 8008916:	e72c      	b.n	8008772 <__ieee754_pow+0x3a>
 8008918:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800891c:	3b01      	subs	r3, #1
 800891e:	ea53 0204 	orrs.w	r2, r3, r4
 8008922:	d102      	bne.n	800892a <__ieee754_pow+0x1f2>
 8008924:	4632      	mov	r2, r6
 8008926:	463b      	mov	r3, r7
 8008928:	e7e8      	b.n	80088fc <__ieee754_pow+0x1c4>
 800892a:	3c01      	subs	r4, #1
 800892c:	431c      	orrs	r4, r3
 800892e:	d016      	beq.n	800895e <__ieee754_pow+0x226>
 8008930:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80089b8 <__ieee754_pow+0x280>
 8008934:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8008938:	ed8d 7b02 	vstr	d7, [sp, #8]
 800893c:	f240 8110 	bls.w	8008b60 <__ieee754_pow+0x428>
 8008940:	4b27      	ldr	r3, [pc, #156]	@ (80089e0 <__ieee754_pow+0x2a8>)
 8008942:	459a      	cmp	sl, r3
 8008944:	4b24      	ldr	r3, [pc, #144]	@ (80089d8 <__ieee754_pow+0x2a0>)
 8008946:	d916      	bls.n	8008976 <__ieee754_pow+0x23e>
 8008948:	429d      	cmp	r5, r3
 800894a:	d80b      	bhi.n	8008964 <__ieee754_pow+0x22c>
 800894c:	f1b9 0f00 	cmp.w	r9, #0
 8008950:	da0b      	bge.n	800896a <__ieee754_pow+0x232>
 8008952:	2000      	movs	r0, #0
 8008954:	b011      	add	sp, #68	@ 0x44
 8008956:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800895a:	f000 bcf1 	b.w	8009340 <__math_oflow>
 800895e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 80089c0 <__ieee754_pow+0x288>
 8008962:	e7e7      	b.n	8008934 <__ieee754_pow+0x1fc>
 8008964:	f1b9 0f00 	cmp.w	r9, #0
 8008968:	dcf3      	bgt.n	8008952 <__ieee754_pow+0x21a>
 800896a:	2000      	movs	r0, #0
 800896c:	b011      	add	sp, #68	@ 0x44
 800896e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008972:	f000 bcdd 	b.w	8009330 <__math_uflow>
 8008976:	429d      	cmp	r5, r3
 8008978:	d20c      	bcs.n	8008994 <__ieee754_pow+0x25c>
 800897a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800897e:	2200      	movs	r2, #0
 8008980:	2300      	movs	r3, #0
 8008982:	f7f8 f84f 	bl	8000a24 <__aeabi_dcmplt>
 8008986:	3800      	subs	r0, #0
 8008988:	bf18      	it	ne
 800898a:	2001      	movne	r0, #1
 800898c:	f1b9 0f00 	cmp.w	r9, #0
 8008990:	daec      	bge.n	800896c <__ieee754_pow+0x234>
 8008992:	e7df      	b.n	8008954 <__ieee754_pow+0x21c>
 8008994:	4b0f      	ldr	r3, [pc, #60]	@ (80089d4 <__ieee754_pow+0x29c>)
 8008996:	429d      	cmp	r5, r3
 8008998:	f04f 0200 	mov.w	r2, #0
 800899c:	d922      	bls.n	80089e4 <__ieee754_pow+0x2ac>
 800899e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089a2:	2300      	movs	r3, #0
 80089a4:	f7f8 f83e 	bl	8000a24 <__aeabi_dcmplt>
 80089a8:	3800      	subs	r0, #0
 80089aa:	bf18      	it	ne
 80089ac:	2001      	movne	r0, #1
 80089ae:	f1b9 0f00 	cmp.w	r9, #0
 80089b2:	dccf      	bgt.n	8008954 <__ieee754_pow+0x21c>
 80089b4:	e7da      	b.n	800896c <__ieee754_pow+0x234>
 80089b6:	bf00      	nop
 80089b8:	00000000 	.word	0x00000000
 80089bc:	3ff00000 	.word	0x3ff00000
 80089c0:	00000000 	.word	0x00000000
 80089c4:	bff00000 	.word	0xbff00000
 80089c8:	fff00000 	.word	0xfff00000
 80089cc:	7ff00000 	.word	0x7ff00000
 80089d0:	433fffff 	.word	0x433fffff
 80089d4:	3ff00000 	.word	0x3ff00000
 80089d8:	3fefffff 	.word	0x3fefffff
 80089dc:	3fe00000 	.word	0x3fe00000
 80089e0:	43f00000 	.word	0x43f00000
 80089e4:	4b5a      	ldr	r3, [pc, #360]	@ (8008b50 <__ieee754_pow+0x418>)
 80089e6:	f7f7 fbf3 	bl	80001d0 <__aeabi_dsub>
 80089ea:	a351      	add	r3, pc, #324	@ (adr r3, 8008b30 <__ieee754_pow+0x3f8>)
 80089ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f0:	4604      	mov	r4, r0
 80089f2:	460d      	mov	r5, r1
 80089f4:	f7f7 fda4 	bl	8000540 <__aeabi_dmul>
 80089f8:	a34f      	add	r3, pc, #316	@ (adr r3, 8008b38 <__ieee754_pow+0x400>)
 80089fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fe:	4606      	mov	r6, r0
 8008a00:	460f      	mov	r7, r1
 8008a02:	4620      	mov	r0, r4
 8008a04:	4629      	mov	r1, r5
 8008a06:	f7f7 fd9b 	bl	8000540 <__aeabi_dmul>
 8008a0a:	4b52      	ldr	r3, [pc, #328]	@ (8008b54 <__ieee754_pow+0x41c>)
 8008a0c:	4682      	mov	sl, r0
 8008a0e:	468b      	mov	fp, r1
 8008a10:	2200      	movs	r2, #0
 8008a12:	4620      	mov	r0, r4
 8008a14:	4629      	mov	r1, r5
 8008a16:	f7f7 fd93 	bl	8000540 <__aeabi_dmul>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	a148      	add	r1, pc, #288	@ (adr r1, 8008b40 <__ieee754_pow+0x408>)
 8008a20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a24:	f7f7 fbd4 	bl	80001d0 <__aeabi_dsub>
 8008a28:	4622      	mov	r2, r4
 8008a2a:	462b      	mov	r3, r5
 8008a2c:	f7f7 fd88 	bl	8000540 <__aeabi_dmul>
 8008a30:	4602      	mov	r2, r0
 8008a32:	460b      	mov	r3, r1
 8008a34:	2000      	movs	r0, #0
 8008a36:	4948      	ldr	r1, [pc, #288]	@ (8008b58 <__ieee754_pow+0x420>)
 8008a38:	f7f7 fbca 	bl	80001d0 <__aeabi_dsub>
 8008a3c:	4622      	mov	r2, r4
 8008a3e:	4680      	mov	r8, r0
 8008a40:	4689      	mov	r9, r1
 8008a42:	462b      	mov	r3, r5
 8008a44:	4620      	mov	r0, r4
 8008a46:	4629      	mov	r1, r5
 8008a48:	f7f7 fd7a 	bl	8000540 <__aeabi_dmul>
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	460b      	mov	r3, r1
 8008a50:	4640      	mov	r0, r8
 8008a52:	4649      	mov	r1, r9
 8008a54:	f7f7 fd74 	bl	8000540 <__aeabi_dmul>
 8008a58:	a33b      	add	r3, pc, #236	@ (adr r3, 8008b48 <__ieee754_pow+0x410>)
 8008a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a5e:	f7f7 fd6f 	bl	8000540 <__aeabi_dmul>
 8008a62:	4602      	mov	r2, r0
 8008a64:	460b      	mov	r3, r1
 8008a66:	4650      	mov	r0, sl
 8008a68:	4659      	mov	r1, fp
 8008a6a:	f7f7 fbb1 	bl	80001d0 <__aeabi_dsub>
 8008a6e:	4602      	mov	r2, r0
 8008a70:	460b      	mov	r3, r1
 8008a72:	4680      	mov	r8, r0
 8008a74:	4689      	mov	r9, r1
 8008a76:	4630      	mov	r0, r6
 8008a78:	4639      	mov	r1, r7
 8008a7a:	f7f7 fbab 	bl	80001d4 <__adddf3>
 8008a7e:	2400      	movs	r4, #0
 8008a80:	4632      	mov	r2, r6
 8008a82:	463b      	mov	r3, r7
 8008a84:	4620      	mov	r0, r4
 8008a86:	460d      	mov	r5, r1
 8008a88:	f7f7 fba2 	bl	80001d0 <__aeabi_dsub>
 8008a8c:	4602      	mov	r2, r0
 8008a8e:	460b      	mov	r3, r1
 8008a90:	4640      	mov	r0, r8
 8008a92:	4649      	mov	r1, r9
 8008a94:	f7f7 fb9c 	bl	80001d0 <__aeabi_dsub>
 8008a98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a9c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	9304      	str	r3, [sp, #16]
 8008aa4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008aa8:	4606      	mov	r6, r0
 8008aaa:	460f      	mov	r7, r1
 8008aac:	465b      	mov	r3, fp
 8008aae:	4652      	mov	r2, sl
 8008ab0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ab4:	f7f7 fb8c 	bl	80001d0 <__aeabi_dsub>
 8008ab8:	4622      	mov	r2, r4
 8008aba:	462b      	mov	r3, r5
 8008abc:	f7f7 fd40 	bl	8000540 <__aeabi_dmul>
 8008ac0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ac4:	4680      	mov	r8, r0
 8008ac6:	4689      	mov	r9, r1
 8008ac8:	4630      	mov	r0, r6
 8008aca:	4639      	mov	r1, r7
 8008acc:	f7f7 fd38 	bl	8000540 <__aeabi_dmul>
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	460b      	mov	r3, r1
 8008ad4:	4640      	mov	r0, r8
 8008ad6:	4649      	mov	r1, r9
 8008ad8:	f7f7 fb7c 	bl	80001d4 <__adddf3>
 8008adc:	465b      	mov	r3, fp
 8008ade:	4606      	mov	r6, r0
 8008ae0:	460f      	mov	r7, r1
 8008ae2:	4652      	mov	r2, sl
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	4629      	mov	r1, r5
 8008ae8:	f7f7 fd2a 	bl	8000540 <__aeabi_dmul>
 8008aec:	460b      	mov	r3, r1
 8008aee:	4602      	mov	r2, r0
 8008af0:	4680      	mov	r8, r0
 8008af2:	4689      	mov	r9, r1
 8008af4:	4630      	mov	r0, r6
 8008af6:	4639      	mov	r1, r7
 8008af8:	f7f7 fb6c 	bl	80001d4 <__adddf3>
 8008afc:	4b17      	ldr	r3, [pc, #92]	@ (8008b5c <__ieee754_pow+0x424>)
 8008afe:	4299      	cmp	r1, r3
 8008b00:	4604      	mov	r4, r0
 8008b02:	460d      	mov	r5, r1
 8008b04:	468b      	mov	fp, r1
 8008b06:	f340 820b 	ble.w	8008f20 <__ieee754_pow+0x7e8>
 8008b0a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8008b0e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8008b12:	4303      	orrs	r3, r0
 8008b14:	f000 81ea 	beq.w	8008eec <__ieee754_pow+0x7b4>
 8008b18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	2300      	movs	r3, #0
 8008b20:	f7f7 ff80 	bl	8000a24 <__aeabi_dcmplt>
 8008b24:	3800      	subs	r0, #0
 8008b26:	bf18      	it	ne
 8008b28:	2001      	movne	r0, #1
 8008b2a:	e713      	b.n	8008954 <__ieee754_pow+0x21c>
 8008b2c:	f3af 8000 	nop.w
 8008b30:	60000000 	.word	0x60000000
 8008b34:	3ff71547 	.word	0x3ff71547
 8008b38:	f85ddf44 	.word	0xf85ddf44
 8008b3c:	3e54ae0b 	.word	0x3e54ae0b
 8008b40:	55555555 	.word	0x55555555
 8008b44:	3fd55555 	.word	0x3fd55555
 8008b48:	652b82fe 	.word	0x652b82fe
 8008b4c:	3ff71547 	.word	0x3ff71547
 8008b50:	3ff00000 	.word	0x3ff00000
 8008b54:	3fd00000 	.word	0x3fd00000
 8008b58:	3fe00000 	.word	0x3fe00000
 8008b5c:	408fffff 	.word	0x408fffff
 8008b60:	4bd5      	ldr	r3, [pc, #852]	@ (8008eb8 <__ieee754_pow+0x780>)
 8008b62:	ea08 0303 	and.w	r3, r8, r3
 8008b66:	2200      	movs	r2, #0
 8008b68:	b92b      	cbnz	r3, 8008b76 <__ieee754_pow+0x43e>
 8008b6a:	4bd4      	ldr	r3, [pc, #848]	@ (8008ebc <__ieee754_pow+0x784>)
 8008b6c:	f7f7 fce8 	bl	8000540 <__aeabi_dmul>
 8008b70:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8008b74:	468b      	mov	fp, r1
 8008b76:	ea4f 532b 	mov.w	r3, fp, asr #20
 8008b7a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008b7e:	4413      	add	r3, r2
 8008b80:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b82:	4bcf      	ldr	r3, [pc, #828]	@ (8008ec0 <__ieee754_pow+0x788>)
 8008b84:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8008b88:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8008b8c:	459b      	cmp	fp, r3
 8008b8e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008b92:	dd08      	ble.n	8008ba6 <__ieee754_pow+0x46e>
 8008b94:	4bcb      	ldr	r3, [pc, #812]	@ (8008ec4 <__ieee754_pow+0x78c>)
 8008b96:	459b      	cmp	fp, r3
 8008b98:	f340 81a5 	ble.w	8008ee6 <__ieee754_pow+0x7ae>
 8008b9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ba2:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8008ba6:	f04f 0a00 	mov.w	sl, #0
 8008baa:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8008bae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bb0:	4bc5      	ldr	r3, [pc, #788]	@ (8008ec8 <__ieee754_pow+0x790>)
 8008bb2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008bb6:	ed93 7b00 	vldr	d7, [r3]
 8008bba:	4629      	mov	r1, r5
 8008bbc:	ec53 2b17 	vmov	r2, r3, d7
 8008bc0:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008bc4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008bc8:	f7f7 fb02 	bl	80001d0 <__aeabi_dsub>
 8008bcc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008bd0:	4606      	mov	r6, r0
 8008bd2:	460f      	mov	r7, r1
 8008bd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008bd8:	f7f7 fafc 	bl	80001d4 <__adddf3>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	460b      	mov	r3, r1
 8008be0:	2000      	movs	r0, #0
 8008be2:	49ba      	ldr	r1, [pc, #744]	@ (8008ecc <__ieee754_pow+0x794>)
 8008be4:	f7f7 fdd6 	bl	8000794 <__aeabi_ddiv>
 8008be8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8008bec:	4602      	mov	r2, r0
 8008bee:	460b      	mov	r3, r1
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	4639      	mov	r1, r7
 8008bf4:	f7f7 fca4 	bl	8000540 <__aeabi_dmul>
 8008bf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bfc:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8008c00:	106d      	asrs	r5, r5, #1
 8008c02:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8008c06:	f04f 0b00 	mov.w	fp, #0
 8008c0a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8008c0e:	4661      	mov	r1, ip
 8008c10:	2200      	movs	r2, #0
 8008c12:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8008c16:	4658      	mov	r0, fp
 8008c18:	46e1      	mov	r9, ip
 8008c1a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8008c1e:	4614      	mov	r4, r2
 8008c20:	461d      	mov	r5, r3
 8008c22:	f7f7 fc8d 	bl	8000540 <__aeabi_dmul>
 8008c26:	4602      	mov	r2, r0
 8008c28:	460b      	mov	r3, r1
 8008c2a:	4630      	mov	r0, r6
 8008c2c:	4639      	mov	r1, r7
 8008c2e:	f7f7 facf 	bl	80001d0 <__aeabi_dsub>
 8008c32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c36:	4606      	mov	r6, r0
 8008c38:	460f      	mov	r7, r1
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	4629      	mov	r1, r5
 8008c3e:	f7f7 fac7 	bl	80001d0 <__aeabi_dsub>
 8008c42:	4602      	mov	r2, r0
 8008c44:	460b      	mov	r3, r1
 8008c46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008c4a:	f7f7 fac1 	bl	80001d0 <__aeabi_dsub>
 8008c4e:	465a      	mov	r2, fp
 8008c50:	464b      	mov	r3, r9
 8008c52:	f7f7 fc75 	bl	8000540 <__aeabi_dmul>
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	4639      	mov	r1, r7
 8008c5e:	f7f7 fab7 	bl	80001d0 <__aeabi_dsub>
 8008c62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008c66:	f7f7 fc6b 	bl	8000540 <__aeabi_dmul>
 8008c6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008c72:	4610      	mov	r0, r2
 8008c74:	4619      	mov	r1, r3
 8008c76:	f7f7 fc63 	bl	8000540 <__aeabi_dmul>
 8008c7a:	a37d      	add	r3, pc, #500	@ (adr r3, 8008e70 <__ieee754_pow+0x738>)
 8008c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c80:	4604      	mov	r4, r0
 8008c82:	460d      	mov	r5, r1
 8008c84:	f7f7 fc5c 	bl	8000540 <__aeabi_dmul>
 8008c88:	a37b      	add	r3, pc, #492	@ (adr r3, 8008e78 <__ieee754_pow+0x740>)
 8008c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8e:	f7f7 faa1 	bl	80001d4 <__adddf3>
 8008c92:	4622      	mov	r2, r4
 8008c94:	462b      	mov	r3, r5
 8008c96:	f7f7 fc53 	bl	8000540 <__aeabi_dmul>
 8008c9a:	a379      	add	r3, pc, #484	@ (adr r3, 8008e80 <__ieee754_pow+0x748>)
 8008c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca0:	f7f7 fa98 	bl	80001d4 <__adddf3>
 8008ca4:	4622      	mov	r2, r4
 8008ca6:	462b      	mov	r3, r5
 8008ca8:	f7f7 fc4a 	bl	8000540 <__aeabi_dmul>
 8008cac:	a376      	add	r3, pc, #472	@ (adr r3, 8008e88 <__ieee754_pow+0x750>)
 8008cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb2:	f7f7 fa8f 	bl	80001d4 <__adddf3>
 8008cb6:	4622      	mov	r2, r4
 8008cb8:	462b      	mov	r3, r5
 8008cba:	f7f7 fc41 	bl	8000540 <__aeabi_dmul>
 8008cbe:	a374      	add	r3, pc, #464	@ (adr r3, 8008e90 <__ieee754_pow+0x758>)
 8008cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc4:	f7f7 fa86 	bl	80001d4 <__adddf3>
 8008cc8:	4622      	mov	r2, r4
 8008cca:	462b      	mov	r3, r5
 8008ccc:	f7f7 fc38 	bl	8000540 <__aeabi_dmul>
 8008cd0:	a371      	add	r3, pc, #452	@ (adr r3, 8008e98 <__ieee754_pow+0x760>)
 8008cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd6:	f7f7 fa7d 	bl	80001d4 <__adddf3>
 8008cda:	4622      	mov	r2, r4
 8008cdc:	4606      	mov	r6, r0
 8008cde:	460f      	mov	r7, r1
 8008ce0:	462b      	mov	r3, r5
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	4629      	mov	r1, r5
 8008ce6:	f7f7 fc2b 	bl	8000540 <__aeabi_dmul>
 8008cea:	4602      	mov	r2, r0
 8008cec:	460b      	mov	r3, r1
 8008cee:	4630      	mov	r0, r6
 8008cf0:	4639      	mov	r1, r7
 8008cf2:	f7f7 fc25 	bl	8000540 <__aeabi_dmul>
 8008cf6:	465a      	mov	r2, fp
 8008cf8:	4604      	mov	r4, r0
 8008cfa:	460d      	mov	r5, r1
 8008cfc:	464b      	mov	r3, r9
 8008cfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d02:	f7f7 fa67 	bl	80001d4 <__adddf3>
 8008d06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d0a:	f7f7 fc19 	bl	8000540 <__aeabi_dmul>
 8008d0e:	4622      	mov	r2, r4
 8008d10:	462b      	mov	r3, r5
 8008d12:	f7f7 fa5f 	bl	80001d4 <__adddf3>
 8008d16:	465a      	mov	r2, fp
 8008d18:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008d1c:	464b      	mov	r3, r9
 8008d1e:	4658      	mov	r0, fp
 8008d20:	4649      	mov	r1, r9
 8008d22:	f7f7 fc0d 	bl	8000540 <__aeabi_dmul>
 8008d26:	4b6a      	ldr	r3, [pc, #424]	@ (8008ed0 <__ieee754_pow+0x798>)
 8008d28:	2200      	movs	r2, #0
 8008d2a:	4606      	mov	r6, r0
 8008d2c:	460f      	mov	r7, r1
 8008d2e:	f7f7 fa51 	bl	80001d4 <__adddf3>
 8008d32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008d36:	f7f7 fa4d 	bl	80001d4 <__adddf3>
 8008d3a:	46d8      	mov	r8, fp
 8008d3c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8008d40:	460d      	mov	r5, r1
 8008d42:	465a      	mov	r2, fp
 8008d44:	460b      	mov	r3, r1
 8008d46:	4640      	mov	r0, r8
 8008d48:	4649      	mov	r1, r9
 8008d4a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8008d4e:	f7f7 fbf7 	bl	8000540 <__aeabi_dmul>
 8008d52:	465c      	mov	r4, fp
 8008d54:	4680      	mov	r8, r0
 8008d56:	4689      	mov	r9, r1
 8008d58:	4b5d      	ldr	r3, [pc, #372]	@ (8008ed0 <__ieee754_pow+0x798>)
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	4629      	mov	r1, r5
 8008d60:	f7f7 fa36 	bl	80001d0 <__aeabi_dsub>
 8008d64:	4632      	mov	r2, r6
 8008d66:	463b      	mov	r3, r7
 8008d68:	f7f7 fa32 	bl	80001d0 <__aeabi_dsub>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	460b      	mov	r3, r1
 8008d70:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008d74:	f7f7 fa2c 	bl	80001d0 <__aeabi_dsub>
 8008d78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d7c:	f7f7 fbe0 	bl	8000540 <__aeabi_dmul>
 8008d80:	4622      	mov	r2, r4
 8008d82:	4606      	mov	r6, r0
 8008d84:	460f      	mov	r7, r1
 8008d86:	462b      	mov	r3, r5
 8008d88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d8c:	f7f7 fbd8 	bl	8000540 <__aeabi_dmul>
 8008d90:	4602      	mov	r2, r0
 8008d92:	460b      	mov	r3, r1
 8008d94:	4630      	mov	r0, r6
 8008d96:	4639      	mov	r1, r7
 8008d98:	f7f7 fa1c 	bl	80001d4 <__adddf3>
 8008d9c:	4606      	mov	r6, r0
 8008d9e:	460f      	mov	r7, r1
 8008da0:	4602      	mov	r2, r0
 8008da2:	460b      	mov	r3, r1
 8008da4:	4640      	mov	r0, r8
 8008da6:	4649      	mov	r1, r9
 8008da8:	f7f7 fa14 	bl	80001d4 <__adddf3>
 8008dac:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8008db0:	a33b      	add	r3, pc, #236	@ (adr r3, 8008ea0 <__ieee754_pow+0x768>)
 8008db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db6:	4658      	mov	r0, fp
 8008db8:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8008dbc:	460d      	mov	r5, r1
 8008dbe:	f7f7 fbbf 	bl	8000540 <__aeabi_dmul>
 8008dc2:	465c      	mov	r4, fp
 8008dc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008dc8:	4642      	mov	r2, r8
 8008dca:	464b      	mov	r3, r9
 8008dcc:	4620      	mov	r0, r4
 8008dce:	4629      	mov	r1, r5
 8008dd0:	f7f7 f9fe 	bl	80001d0 <__aeabi_dsub>
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	460b      	mov	r3, r1
 8008dd8:	4630      	mov	r0, r6
 8008dda:	4639      	mov	r1, r7
 8008ddc:	f7f7 f9f8 	bl	80001d0 <__aeabi_dsub>
 8008de0:	a331      	add	r3, pc, #196	@ (adr r3, 8008ea8 <__ieee754_pow+0x770>)
 8008de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de6:	f7f7 fbab 	bl	8000540 <__aeabi_dmul>
 8008dea:	a331      	add	r3, pc, #196	@ (adr r3, 8008eb0 <__ieee754_pow+0x778>)
 8008dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df0:	4606      	mov	r6, r0
 8008df2:	460f      	mov	r7, r1
 8008df4:	4620      	mov	r0, r4
 8008df6:	4629      	mov	r1, r5
 8008df8:	f7f7 fba2 	bl	8000540 <__aeabi_dmul>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	460b      	mov	r3, r1
 8008e00:	4630      	mov	r0, r6
 8008e02:	4639      	mov	r1, r7
 8008e04:	f7f7 f9e6 	bl	80001d4 <__adddf3>
 8008e08:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008e0a:	4b32      	ldr	r3, [pc, #200]	@ (8008ed4 <__ieee754_pow+0x79c>)
 8008e0c:	4413      	add	r3, r2
 8008e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e12:	f7f7 f9df 	bl	80001d4 <__adddf3>
 8008e16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008e1a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008e1c:	f7f7 fb26 	bl	800046c <__aeabi_i2d>
 8008e20:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008e22:	4b2d      	ldr	r3, [pc, #180]	@ (8008ed8 <__ieee754_pow+0x7a0>)
 8008e24:	4413      	add	r3, r2
 8008e26:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008e2a:	4606      	mov	r6, r0
 8008e2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008e30:	460f      	mov	r7, r1
 8008e32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e36:	f7f7 f9cd 	bl	80001d4 <__adddf3>
 8008e3a:	4642      	mov	r2, r8
 8008e3c:	464b      	mov	r3, r9
 8008e3e:	f7f7 f9c9 	bl	80001d4 <__adddf3>
 8008e42:	4632      	mov	r2, r6
 8008e44:	463b      	mov	r3, r7
 8008e46:	f7f7 f9c5 	bl	80001d4 <__adddf3>
 8008e4a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8008e4e:	4632      	mov	r2, r6
 8008e50:	463b      	mov	r3, r7
 8008e52:	4658      	mov	r0, fp
 8008e54:	460d      	mov	r5, r1
 8008e56:	f7f7 f9bb 	bl	80001d0 <__aeabi_dsub>
 8008e5a:	4642      	mov	r2, r8
 8008e5c:	464b      	mov	r3, r9
 8008e5e:	f7f7 f9b7 	bl	80001d0 <__aeabi_dsub>
 8008e62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e66:	f7f7 f9b3 	bl	80001d0 <__aeabi_dsub>
 8008e6a:	465c      	mov	r4, fp
 8008e6c:	e036      	b.n	8008edc <__ieee754_pow+0x7a4>
 8008e6e:	bf00      	nop
 8008e70:	4a454eef 	.word	0x4a454eef
 8008e74:	3fca7e28 	.word	0x3fca7e28
 8008e78:	93c9db65 	.word	0x93c9db65
 8008e7c:	3fcd864a 	.word	0x3fcd864a
 8008e80:	a91d4101 	.word	0xa91d4101
 8008e84:	3fd17460 	.word	0x3fd17460
 8008e88:	518f264d 	.word	0x518f264d
 8008e8c:	3fd55555 	.word	0x3fd55555
 8008e90:	db6fabff 	.word	0xdb6fabff
 8008e94:	3fdb6db6 	.word	0x3fdb6db6
 8008e98:	33333303 	.word	0x33333303
 8008e9c:	3fe33333 	.word	0x3fe33333
 8008ea0:	e0000000 	.word	0xe0000000
 8008ea4:	3feec709 	.word	0x3feec709
 8008ea8:	dc3a03fd 	.word	0xdc3a03fd
 8008eac:	3feec709 	.word	0x3feec709
 8008eb0:	145b01f5 	.word	0x145b01f5
 8008eb4:	be3e2fe0 	.word	0xbe3e2fe0
 8008eb8:	7ff00000 	.word	0x7ff00000
 8008ebc:	43400000 	.word	0x43400000
 8008ec0:	0003988e 	.word	0x0003988e
 8008ec4:	000bb679 	.word	0x000bb679
 8008ec8:	08009460 	.word	0x08009460
 8008ecc:	3ff00000 	.word	0x3ff00000
 8008ed0:	40080000 	.word	0x40080000
 8008ed4:	08009440 	.word	0x08009440
 8008ed8:	08009450 	.word	0x08009450
 8008edc:	4602      	mov	r2, r0
 8008ede:	460b      	mov	r3, r1
 8008ee0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ee4:	e5d6      	b.n	8008a94 <__ieee754_pow+0x35c>
 8008ee6:	f04f 0a01 	mov.w	sl, #1
 8008eea:	e65e      	b.n	8008baa <__ieee754_pow+0x472>
 8008eec:	a3b5      	add	r3, pc, #724	@ (adr r3, 80091c4 <__ieee754_pow+0xa8c>)
 8008eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef2:	4630      	mov	r0, r6
 8008ef4:	4639      	mov	r1, r7
 8008ef6:	f7f7 f96d 	bl	80001d4 <__adddf3>
 8008efa:	4642      	mov	r2, r8
 8008efc:	e9cd 0100 	strd	r0, r1, [sp]
 8008f00:	464b      	mov	r3, r9
 8008f02:	4620      	mov	r0, r4
 8008f04:	4629      	mov	r1, r5
 8008f06:	f7f7 f963 	bl	80001d0 <__aeabi_dsub>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f12:	f7f7 fda5 	bl	8000a60 <__aeabi_dcmpgt>
 8008f16:	2800      	cmp	r0, #0
 8008f18:	f47f adfe 	bne.w	8008b18 <__ieee754_pow+0x3e0>
 8008f1c:	4ba2      	ldr	r3, [pc, #648]	@ (80091a8 <__ieee754_pow+0xa70>)
 8008f1e:	e022      	b.n	8008f66 <__ieee754_pow+0x82e>
 8008f20:	4ca2      	ldr	r4, [pc, #648]	@ (80091ac <__ieee754_pow+0xa74>)
 8008f22:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008f26:	42a3      	cmp	r3, r4
 8008f28:	d919      	bls.n	8008f5e <__ieee754_pow+0x826>
 8008f2a:	4ba1      	ldr	r3, [pc, #644]	@ (80091b0 <__ieee754_pow+0xa78>)
 8008f2c:	440b      	add	r3, r1
 8008f2e:	4303      	orrs	r3, r0
 8008f30:	d009      	beq.n	8008f46 <__ieee754_pow+0x80e>
 8008f32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f36:	2200      	movs	r2, #0
 8008f38:	2300      	movs	r3, #0
 8008f3a:	f7f7 fd73 	bl	8000a24 <__aeabi_dcmplt>
 8008f3e:	3800      	subs	r0, #0
 8008f40:	bf18      	it	ne
 8008f42:	2001      	movne	r0, #1
 8008f44:	e512      	b.n	800896c <__ieee754_pow+0x234>
 8008f46:	4642      	mov	r2, r8
 8008f48:	464b      	mov	r3, r9
 8008f4a:	f7f7 f941 	bl	80001d0 <__aeabi_dsub>
 8008f4e:	4632      	mov	r2, r6
 8008f50:	463b      	mov	r3, r7
 8008f52:	f7f7 fd7b 	bl	8000a4c <__aeabi_dcmpge>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d1eb      	bne.n	8008f32 <__ieee754_pow+0x7fa>
 8008f5a:	4b96      	ldr	r3, [pc, #600]	@ (80091b4 <__ieee754_pow+0xa7c>)
 8008f5c:	e003      	b.n	8008f66 <__ieee754_pow+0x82e>
 8008f5e:	4a96      	ldr	r2, [pc, #600]	@ (80091b8 <__ieee754_pow+0xa80>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	f240 80e7 	bls.w	8009134 <__ieee754_pow+0x9fc>
 8008f66:	151b      	asrs	r3, r3, #20
 8008f68:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8008f6c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8008f70:	fa4a fa03 	asr.w	sl, sl, r3
 8008f74:	44da      	add	sl, fp
 8008f76:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8008f7a:	4890      	ldr	r0, [pc, #576]	@ (80091bc <__ieee754_pow+0xa84>)
 8008f7c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8008f80:	4108      	asrs	r0, r1
 8008f82:	ea00 030a 	and.w	r3, r0, sl
 8008f86:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8008f8a:	f1c1 0114 	rsb	r1, r1, #20
 8008f8e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8008f92:	fa4a fa01 	asr.w	sl, sl, r1
 8008f96:	f1bb 0f00 	cmp.w	fp, #0
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	4649      	mov	r1, r9
 8008f9e:	f04f 0200 	mov.w	r2, #0
 8008fa2:	bfb8      	it	lt
 8008fa4:	f1ca 0a00 	rsblt	sl, sl, #0
 8008fa8:	f7f7 f912 	bl	80001d0 <__aeabi_dsub>
 8008fac:	4680      	mov	r8, r0
 8008fae:	4689      	mov	r9, r1
 8008fb0:	4632      	mov	r2, r6
 8008fb2:	463b      	mov	r3, r7
 8008fb4:	4640      	mov	r0, r8
 8008fb6:	4649      	mov	r1, r9
 8008fb8:	f7f7 f90c 	bl	80001d4 <__adddf3>
 8008fbc:	2400      	movs	r4, #0
 8008fbe:	a36a      	add	r3, pc, #424	@ (adr r3, 8009168 <__ieee754_pow+0xa30>)
 8008fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	460d      	mov	r5, r1
 8008fc8:	f7f7 faba 	bl	8000540 <__aeabi_dmul>
 8008fcc:	4642      	mov	r2, r8
 8008fce:	e9cd 0100 	strd	r0, r1, [sp]
 8008fd2:	464b      	mov	r3, r9
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	f7f7 f8fa 	bl	80001d0 <__aeabi_dsub>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	460b      	mov	r3, r1
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	4639      	mov	r1, r7
 8008fe4:	f7f7 f8f4 	bl	80001d0 <__aeabi_dsub>
 8008fe8:	a361      	add	r3, pc, #388	@ (adr r3, 8009170 <__ieee754_pow+0xa38>)
 8008fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fee:	f7f7 faa7 	bl	8000540 <__aeabi_dmul>
 8008ff2:	a361      	add	r3, pc, #388	@ (adr r3, 8009178 <__ieee754_pow+0xa40>)
 8008ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff8:	4680      	mov	r8, r0
 8008ffa:	4689      	mov	r9, r1
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	4629      	mov	r1, r5
 8009000:	f7f7 fa9e 	bl	8000540 <__aeabi_dmul>
 8009004:	4602      	mov	r2, r0
 8009006:	460b      	mov	r3, r1
 8009008:	4640      	mov	r0, r8
 800900a:	4649      	mov	r1, r9
 800900c:	f7f7 f8e2 	bl	80001d4 <__adddf3>
 8009010:	4604      	mov	r4, r0
 8009012:	460d      	mov	r5, r1
 8009014:	4602      	mov	r2, r0
 8009016:	460b      	mov	r3, r1
 8009018:	e9dd 0100 	ldrd	r0, r1, [sp]
 800901c:	f7f7 f8da 	bl	80001d4 <__adddf3>
 8009020:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009024:	4680      	mov	r8, r0
 8009026:	4689      	mov	r9, r1
 8009028:	f7f7 f8d2 	bl	80001d0 <__aeabi_dsub>
 800902c:	4602      	mov	r2, r0
 800902e:	460b      	mov	r3, r1
 8009030:	4620      	mov	r0, r4
 8009032:	4629      	mov	r1, r5
 8009034:	f7f7 f8cc 	bl	80001d0 <__aeabi_dsub>
 8009038:	4642      	mov	r2, r8
 800903a:	4606      	mov	r6, r0
 800903c:	460f      	mov	r7, r1
 800903e:	464b      	mov	r3, r9
 8009040:	4640      	mov	r0, r8
 8009042:	4649      	mov	r1, r9
 8009044:	f7f7 fa7c 	bl	8000540 <__aeabi_dmul>
 8009048:	a34d      	add	r3, pc, #308	@ (adr r3, 8009180 <__ieee754_pow+0xa48>)
 800904a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800904e:	4604      	mov	r4, r0
 8009050:	460d      	mov	r5, r1
 8009052:	f7f7 fa75 	bl	8000540 <__aeabi_dmul>
 8009056:	a34c      	add	r3, pc, #304	@ (adr r3, 8009188 <__ieee754_pow+0xa50>)
 8009058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800905c:	f7f7 f8b8 	bl	80001d0 <__aeabi_dsub>
 8009060:	4622      	mov	r2, r4
 8009062:	462b      	mov	r3, r5
 8009064:	f7f7 fa6c 	bl	8000540 <__aeabi_dmul>
 8009068:	a349      	add	r3, pc, #292	@ (adr r3, 8009190 <__ieee754_pow+0xa58>)
 800906a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906e:	f7f7 f8b1 	bl	80001d4 <__adddf3>
 8009072:	4622      	mov	r2, r4
 8009074:	462b      	mov	r3, r5
 8009076:	f7f7 fa63 	bl	8000540 <__aeabi_dmul>
 800907a:	a347      	add	r3, pc, #284	@ (adr r3, 8009198 <__ieee754_pow+0xa60>)
 800907c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009080:	f7f7 f8a6 	bl	80001d0 <__aeabi_dsub>
 8009084:	4622      	mov	r2, r4
 8009086:	462b      	mov	r3, r5
 8009088:	f7f7 fa5a 	bl	8000540 <__aeabi_dmul>
 800908c:	a344      	add	r3, pc, #272	@ (adr r3, 80091a0 <__ieee754_pow+0xa68>)
 800908e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009092:	f7f7 f89f 	bl	80001d4 <__adddf3>
 8009096:	4622      	mov	r2, r4
 8009098:	462b      	mov	r3, r5
 800909a:	f7f7 fa51 	bl	8000540 <__aeabi_dmul>
 800909e:	4602      	mov	r2, r0
 80090a0:	460b      	mov	r3, r1
 80090a2:	4640      	mov	r0, r8
 80090a4:	4649      	mov	r1, r9
 80090a6:	f7f7 f893 	bl	80001d0 <__aeabi_dsub>
 80090aa:	4604      	mov	r4, r0
 80090ac:	460d      	mov	r5, r1
 80090ae:	4602      	mov	r2, r0
 80090b0:	460b      	mov	r3, r1
 80090b2:	4640      	mov	r0, r8
 80090b4:	4649      	mov	r1, r9
 80090b6:	f7f7 fa43 	bl	8000540 <__aeabi_dmul>
 80090ba:	2200      	movs	r2, #0
 80090bc:	e9cd 0100 	strd	r0, r1, [sp]
 80090c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80090c4:	4620      	mov	r0, r4
 80090c6:	4629      	mov	r1, r5
 80090c8:	f7f7 f882 	bl	80001d0 <__aeabi_dsub>
 80090cc:	4602      	mov	r2, r0
 80090ce:	460b      	mov	r3, r1
 80090d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80090d4:	f7f7 fb5e 	bl	8000794 <__aeabi_ddiv>
 80090d8:	4632      	mov	r2, r6
 80090da:	4604      	mov	r4, r0
 80090dc:	460d      	mov	r5, r1
 80090de:	463b      	mov	r3, r7
 80090e0:	4640      	mov	r0, r8
 80090e2:	4649      	mov	r1, r9
 80090e4:	f7f7 fa2c 	bl	8000540 <__aeabi_dmul>
 80090e8:	4632      	mov	r2, r6
 80090ea:	463b      	mov	r3, r7
 80090ec:	f7f7 f872 	bl	80001d4 <__adddf3>
 80090f0:	4602      	mov	r2, r0
 80090f2:	460b      	mov	r3, r1
 80090f4:	4620      	mov	r0, r4
 80090f6:	4629      	mov	r1, r5
 80090f8:	f7f7 f86a 	bl	80001d0 <__aeabi_dsub>
 80090fc:	4642      	mov	r2, r8
 80090fe:	464b      	mov	r3, r9
 8009100:	f7f7 f866 	bl	80001d0 <__aeabi_dsub>
 8009104:	460b      	mov	r3, r1
 8009106:	4602      	mov	r2, r0
 8009108:	492d      	ldr	r1, [pc, #180]	@ (80091c0 <__ieee754_pow+0xa88>)
 800910a:	2000      	movs	r0, #0
 800910c:	f7f7 f860 	bl	80001d0 <__aeabi_dsub>
 8009110:	ec41 0b10 	vmov	d0, r0, r1
 8009114:	ee10 3a90 	vmov	r3, s1
 8009118:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800911c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009120:	da0b      	bge.n	800913a <__ieee754_pow+0xa02>
 8009122:	4650      	mov	r0, sl
 8009124:	f000 f85c 	bl	80091e0 <scalbn>
 8009128:	ec51 0b10 	vmov	r0, r1, d0
 800912c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009130:	f7ff bb6d 	b.w	800880e <__ieee754_pow+0xd6>
 8009134:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009138:	e73a      	b.n	8008fb0 <__ieee754_pow+0x878>
 800913a:	ec51 0b10 	vmov	r0, r1, d0
 800913e:	4619      	mov	r1, r3
 8009140:	e7f4      	b.n	800912c <__ieee754_pow+0x9f4>
 8009142:	491f      	ldr	r1, [pc, #124]	@ (80091c0 <__ieee754_pow+0xa88>)
 8009144:	2000      	movs	r0, #0
 8009146:	f7ff bb14 	b.w	8008772 <__ieee754_pow+0x3a>
 800914a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800914e:	f7ff bb10 	b.w	8008772 <__ieee754_pow+0x3a>
 8009152:	4630      	mov	r0, r6
 8009154:	4639      	mov	r1, r7
 8009156:	f7ff bb0c 	b.w	8008772 <__ieee754_pow+0x3a>
 800915a:	460c      	mov	r4, r1
 800915c:	f7ff bb69 	b.w	8008832 <__ieee754_pow+0xfa>
 8009160:	2400      	movs	r4, #0
 8009162:	f7ff bb4b 	b.w	80087fc <__ieee754_pow+0xc4>
 8009166:	bf00      	nop
 8009168:	00000000 	.word	0x00000000
 800916c:	3fe62e43 	.word	0x3fe62e43
 8009170:	fefa39ef 	.word	0xfefa39ef
 8009174:	3fe62e42 	.word	0x3fe62e42
 8009178:	0ca86c39 	.word	0x0ca86c39
 800917c:	be205c61 	.word	0xbe205c61
 8009180:	72bea4d0 	.word	0x72bea4d0
 8009184:	3e663769 	.word	0x3e663769
 8009188:	c5d26bf1 	.word	0xc5d26bf1
 800918c:	3ebbbd41 	.word	0x3ebbbd41
 8009190:	af25de2c 	.word	0xaf25de2c
 8009194:	3f11566a 	.word	0x3f11566a
 8009198:	16bebd93 	.word	0x16bebd93
 800919c:	3f66c16c 	.word	0x3f66c16c
 80091a0:	5555553e 	.word	0x5555553e
 80091a4:	3fc55555 	.word	0x3fc55555
 80091a8:	40900000 	.word	0x40900000
 80091ac:	4090cbff 	.word	0x4090cbff
 80091b0:	3f6f3400 	.word	0x3f6f3400
 80091b4:	4090cc00 	.word	0x4090cc00
 80091b8:	3fe00000 	.word	0x3fe00000
 80091bc:	fff00000 	.word	0xfff00000
 80091c0:	3ff00000 	.word	0x3ff00000
 80091c4:	652b82fe 	.word	0x652b82fe
 80091c8:	3c971547 	.word	0x3c971547

080091cc <fabs>:
 80091cc:	ec51 0b10 	vmov	r0, r1, d0
 80091d0:	4602      	mov	r2, r0
 80091d2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80091d6:	ec43 2b10 	vmov	d0, r2, r3
 80091da:	4770      	bx	lr
 80091dc:	0000      	movs	r0, r0
	...

080091e0 <scalbn>:
 80091e0:	b570      	push	{r4, r5, r6, lr}
 80091e2:	ec55 4b10 	vmov	r4, r5, d0
 80091e6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80091ea:	4606      	mov	r6, r0
 80091ec:	462b      	mov	r3, r5
 80091ee:	b991      	cbnz	r1, 8009216 <scalbn+0x36>
 80091f0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80091f4:	4323      	orrs	r3, r4
 80091f6:	d03b      	beq.n	8009270 <scalbn+0x90>
 80091f8:	4b33      	ldr	r3, [pc, #204]	@ (80092c8 <scalbn+0xe8>)
 80091fa:	4620      	mov	r0, r4
 80091fc:	4629      	mov	r1, r5
 80091fe:	2200      	movs	r2, #0
 8009200:	f7f7 f99e 	bl	8000540 <__aeabi_dmul>
 8009204:	4b31      	ldr	r3, [pc, #196]	@ (80092cc <scalbn+0xec>)
 8009206:	429e      	cmp	r6, r3
 8009208:	4604      	mov	r4, r0
 800920a:	460d      	mov	r5, r1
 800920c:	da0f      	bge.n	800922e <scalbn+0x4e>
 800920e:	a326      	add	r3, pc, #152	@ (adr r3, 80092a8 <scalbn+0xc8>)
 8009210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009214:	e01e      	b.n	8009254 <scalbn+0x74>
 8009216:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800921a:	4291      	cmp	r1, r2
 800921c:	d10b      	bne.n	8009236 <scalbn+0x56>
 800921e:	4622      	mov	r2, r4
 8009220:	4620      	mov	r0, r4
 8009222:	4629      	mov	r1, r5
 8009224:	f7f6 ffd6 	bl	80001d4 <__adddf3>
 8009228:	4604      	mov	r4, r0
 800922a:	460d      	mov	r5, r1
 800922c:	e020      	b.n	8009270 <scalbn+0x90>
 800922e:	460b      	mov	r3, r1
 8009230:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009234:	3936      	subs	r1, #54	@ 0x36
 8009236:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800923a:	4296      	cmp	r6, r2
 800923c:	dd0d      	ble.n	800925a <scalbn+0x7a>
 800923e:	2d00      	cmp	r5, #0
 8009240:	a11b      	add	r1, pc, #108	@ (adr r1, 80092b0 <scalbn+0xd0>)
 8009242:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009246:	da02      	bge.n	800924e <scalbn+0x6e>
 8009248:	a11b      	add	r1, pc, #108	@ (adr r1, 80092b8 <scalbn+0xd8>)
 800924a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800924e:	a318      	add	r3, pc, #96	@ (adr r3, 80092b0 <scalbn+0xd0>)
 8009250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009254:	f7f7 f974 	bl	8000540 <__aeabi_dmul>
 8009258:	e7e6      	b.n	8009228 <scalbn+0x48>
 800925a:	1872      	adds	r2, r6, r1
 800925c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009260:	428a      	cmp	r2, r1
 8009262:	dcec      	bgt.n	800923e <scalbn+0x5e>
 8009264:	2a00      	cmp	r2, #0
 8009266:	dd06      	ble.n	8009276 <scalbn+0x96>
 8009268:	f36f 531e 	bfc	r3, #20, #11
 800926c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009270:	ec45 4b10 	vmov	d0, r4, r5
 8009274:	bd70      	pop	{r4, r5, r6, pc}
 8009276:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800927a:	da08      	bge.n	800928e <scalbn+0xae>
 800927c:	2d00      	cmp	r5, #0
 800927e:	a10a      	add	r1, pc, #40	@ (adr r1, 80092a8 <scalbn+0xc8>)
 8009280:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009284:	dac3      	bge.n	800920e <scalbn+0x2e>
 8009286:	a10e      	add	r1, pc, #56	@ (adr r1, 80092c0 <scalbn+0xe0>)
 8009288:	e9d1 0100 	ldrd	r0, r1, [r1]
 800928c:	e7bf      	b.n	800920e <scalbn+0x2e>
 800928e:	3236      	adds	r2, #54	@ 0x36
 8009290:	f36f 531e 	bfc	r3, #20, #11
 8009294:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009298:	4620      	mov	r0, r4
 800929a:	4b0d      	ldr	r3, [pc, #52]	@ (80092d0 <scalbn+0xf0>)
 800929c:	4629      	mov	r1, r5
 800929e:	2200      	movs	r2, #0
 80092a0:	e7d8      	b.n	8009254 <scalbn+0x74>
 80092a2:	bf00      	nop
 80092a4:	f3af 8000 	nop.w
 80092a8:	c2f8f359 	.word	0xc2f8f359
 80092ac:	01a56e1f 	.word	0x01a56e1f
 80092b0:	8800759c 	.word	0x8800759c
 80092b4:	7e37e43c 	.word	0x7e37e43c
 80092b8:	8800759c 	.word	0x8800759c
 80092bc:	fe37e43c 	.word	0xfe37e43c
 80092c0:	c2f8f359 	.word	0xc2f8f359
 80092c4:	81a56e1f 	.word	0x81a56e1f
 80092c8:	43500000 	.word	0x43500000
 80092cc:	ffff3cb0 	.word	0xffff3cb0
 80092d0:	3c900000 	.word	0x3c900000

080092d4 <with_errno>:
 80092d4:	b510      	push	{r4, lr}
 80092d6:	ed2d 8b02 	vpush	{d8}
 80092da:	eeb0 8a40 	vmov.f32	s16, s0
 80092de:	eef0 8a60 	vmov.f32	s17, s1
 80092e2:	4604      	mov	r4, r0
 80092e4:	f000 f83c 	bl	8009360 <__errno>
 80092e8:	eeb0 0a48 	vmov.f32	s0, s16
 80092ec:	eef0 0a68 	vmov.f32	s1, s17
 80092f0:	ecbd 8b02 	vpop	{d8}
 80092f4:	6004      	str	r4, [r0, #0]
 80092f6:	bd10      	pop	{r4, pc}

080092f8 <xflow>:
 80092f8:	4603      	mov	r3, r0
 80092fa:	b507      	push	{r0, r1, r2, lr}
 80092fc:	ec51 0b10 	vmov	r0, r1, d0
 8009300:	b183      	cbz	r3, 8009324 <xflow+0x2c>
 8009302:	4602      	mov	r2, r0
 8009304:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009308:	e9cd 2300 	strd	r2, r3, [sp]
 800930c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009310:	f7f7 f916 	bl	8000540 <__aeabi_dmul>
 8009314:	ec41 0b10 	vmov	d0, r0, r1
 8009318:	2022      	movs	r0, #34	@ 0x22
 800931a:	b003      	add	sp, #12
 800931c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009320:	f7ff bfd8 	b.w	80092d4 <with_errno>
 8009324:	4602      	mov	r2, r0
 8009326:	460b      	mov	r3, r1
 8009328:	e7ee      	b.n	8009308 <xflow+0x10>
 800932a:	0000      	movs	r0, r0
 800932c:	0000      	movs	r0, r0
	...

08009330 <__math_uflow>:
 8009330:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009338 <__math_uflow+0x8>
 8009334:	f7ff bfe0 	b.w	80092f8 <xflow>
 8009338:	00000000 	.word	0x00000000
 800933c:	10000000 	.word	0x10000000

08009340 <__math_oflow>:
 8009340:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009348 <__math_oflow+0x8>
 8009344:	f7ff bfd8 	b.w	80092f8 <xflow>
 8009348:	00000000 	.word	0x00000000
 800934c:	70000000 	.word	0x70000000

08009350 <memset>:
 8009350:	4402      	add	r2, r0
 8009352:	4603      	mov	r3, r0
 8009354:	4293      	cmp	r3, r2
 8009356:	d100      	bne.n	800935a <memset+0xa>
 8009358:	4770      	bx	lr
 800935a:	f803 1b01 	strb.w	r1, [r3], #1
 800935e:	e7f9      	b.n	8009354 <memset+0x4>

08009360 <__errno>:
 8009360:	4b01      	ldr	r3, [pc, #4]	@ (8009368 <__errno+0x8>)
 8009362:	6818      	ldr	r0, [r3, #0]
 8009364:	4770      	bx	lr
 8009366:	bf00      	nop
 8009368:	20000018 	.word	0x20000018

0800936c <__libc_init_array>:
 800936c:	b570      	push	{r4, r5, r6, lr}
 800936e:	4d0d      	ldr	r5, [pc, #52]	@ (80093a4 <__libc_init_array+0x38>)
 8009370:	4c0d      	ldr	r4, [pc, #52]	@ (80093a8 <__libc_init_array+0x3c>)
 8009372:	1b64      	subs	r4, r4, r5
 8009374:	10a4      	asrs	r4, r4, #2
 8009376:	2600      	movs	r6, #0
 8009378:	42a6      	cmp	r6, r4
 800937a:	d109      	bne.n	8009390 <__libc_init_array+0x24>
 800937c:	4d0b      	ldr	r5, [pc, #44]	@ (80093ac <__libc_init_array+0x40>)
 800937e:	4c0c      	ldr	r4, [pc, #48]	@ (80093b0 <__libc_init_array+0x44>)
 8009380:	f000 f818 	bl	80093b4 <_init>
 8009384:	1b64      	subs	r4, r4, r5
 8009386:	10a4      	asrs	r4, r4, #2
 8009388:	2600      	movs	r6, #0
 800938a:	42a6      	cmp	r6, r4
 800938c:	d105      	bne.n	800939a <__libc_init_array+0x2e>
 800938e:	bd70      	pop	{r4, r5, r6, pc}
 8009390:	f855 3b04 	ldr.w	r3, [r5], #4
 8009394:	4798      	blx	r3
 8009396:	3601      	adds	r6, #1
 8009398:	e7ee      	b.n	8009378 <__libc_init_array+0xc>
 800939a:	f855 3b04 	ldr.w	r3, [r5], #4
 800939e:	4798      	blx	r3
 80093a0:	3601      	adds	r6, #1
 80093a2:	e7f2      	b.n	800938a <__libc_init_array+0x1e>
 80093a4:	08009470 	.word	0x08009470
 80093a8:	08009470 	.word	0x08009470
 80093ac:	08009470 	.word	0x08009470
 80093b0:	08009474 	.word	0x08009474

080093b4 <_init>:
 80093b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b6:	bf00      	nop
 80093b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ba:	bc08      	pop	{r3}
 80093bc:	469e      	mov	lr, r3
 80093be:	4770      	bx	lr

080093c0 <_fini>:
 80093c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c2:	bf00      	nop
 80093c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093c6:	bc08      	pop	{r3}
 80093c8:	469e      	mov	lr, r3
 80093ca:	4770      	bx	lr
