#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000215f7d03300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000215f7cdde10 .scope module, "UartTop_tb" "UartTop_tb" 3 6;
 .timescale -9 -9;
v00000215f7d5e1c0_0 .var "DUT_in_data", 7 0;
v00000215f7d5dfe0_0 .var "DUT_in_signal", 0 0;
v00000215f7d5d400_0 .var "DUT_in_valid", 0 0;
v00000215f7d5dea0_0 .net "DUT_out_BUSY", 0 0, L_00000215f7ced180;  1 drivers
v00000215f7d5e120_0 .net "DUT_out_signal", 0 0, L_00000215f7cecbd0;  1 drivers
v00000215f7d5e8a0_0 .net "DUT_out_valid", 0 0, L_00000215f7ced500;  1 drivers
v00000215f7d5dae0_0 .net "DUT_out_word", 7 0, L_00000215f7ced340;  1 drivers
v00000215f7d5d860_0 .var "clk", 0 0;
S_00000215f7cddfa0 .scope module, "DUT" "UartTop" 3 18, 4 4 0, S_00000215f7cdde10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in_data";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /OUTPUT 1 "out_BUSY";
    .port_info 4 /OUTPUT 1 "out_signal";
    .port_info 5 /INPUT 1 "in_signal";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /OUTPUT 8 "out_word";
P_00000215f7d00cf0 .param/l "KBAUD" 1 4 20, C4<10100010110000>;
L_00000215f7ced180 .functor BUFZ 1, v00000215f7d5d220_0, C4<0>, C4<0>, C4<0>;
o00000215f7d03918 .functor BUFZ 1, C4<z>; HiZ drive
v00000215f7d5b3e0_0 .net "Rx_busy", 0 0, o00000215f7d03918;  0 drivers
v00000215f7d5bca0_0 .net "TxComplete", 0 0, L_00000215f7ced030;  1 drivers
v00000215f7d5bd40_0 .net "clk", 0 0, v00000215f7d5d860_0;  1 drivers
v00000215f7d5b0c0_0 .net "in_data", 7 0, v00000215f7d5e1c0_0;  1 drivers
v00000215f7d5b160_0 .net "in_signal", 0 0, v00000215f7d5dfe0_0;  1 drivers
v00000215f7d5b480_0 .net "in_valid", 0 0, v00000215f7d5d400_0;  1 drivers
v00000215f7d5dcc0_0 .net "out_BUSY", 0 0, L_00000215f7ced180;  alias, 1 drivers
v00000215f7d5e800_0 .net "out_signal", 0 0, L_00000215f7cecbd0;  alias, 1 drivers
v00000215f7d5db80_0 .net "out_valid", 0 0, L_00000215f7ced500;  alias, 1 drivers
v00000215f7d5de00_0 .net "out_word", 7 0, L_00000215f7ced340;  alias, 1 drivers
v00000215f7d5d220_0 .var "r_BUSY", 0 0;
v00000215f7d5d2c0_0 .var "r_Tx_DataByte", 7 0;
S_00000215f7cde130 .scope module, "uartRx" "UartRx" 4 25, 5 1 0, S_00000215f7cddfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in_data";
    .port_info 2 /OUTPUT 8 "out_data";
    .port_info 3 /OUTPUT 1 "Rx_done";
    .port_info 4 /OUTPUT 1 "busy";
P_00000215f7cd61e0 .param/l "CNT_BITS" 0 5 19, +C4<00000000000000000000000000001110>;
P_00000215f7cd6218 .param/l "KBAUD" 0 5 2, C4<10100010110000>;
enum00000215f7cf5c60 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "DATA" 2'b10,
   "STOP" 2'b11
 ;
L_00000215f7ced340 .functor BUFZ 8, v00000215f7ca3350_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000215f7ced0a0 .functor NOT 1, v00000215f7d5dfe0_0, C4<0>, C4<0>, C4<0>;
L_00000215f7cecf50 .functor AND 1, v00000215f7d5b200_0, L_00000215f7ced0a0, C4<1>, C4<1>;
L_00000215f7ced500 .functor BUFZ 1, v00000215f7cfc820_0, C4<0>, C4<0>, C4<0>;
v00000215f7d03490_0 .net "Rx_done", 0 0, L_00000215f7ced500;  alias, 1 drivers
v00000215f7cfc820_0 .var "Rx_done_nTmp", 0 0;
v00000215f7ca3130_0 .var "Rx_start", 0 0;
v00000215f7ca3350_0 .var "UR_data", 7 0;
v00000215f7cf3390_0 .var "UR_dataCNT", 3 0;
v00000215f7ce86f0_0 .var "URstate", 1 0;
v00000215f7ce8790_0 .net *"_ivl_2", 0 0, L_00000215f7ced0a0;  1 drivers
v00000215f7ce8830_0 .var "baud_TICK", 0 0;
v00000215f7d5b700_0 .var "baud_cnt", 13 0;
v00000215f7d5b2a0_0 .net "busy", 0 0, o00000215f7d03918;  alias, 0 drivers
v00000215f7d5b660_0 .net "clk", 0 0, v00000215f7d5d860_0;  alias, 1 drivers
v00000215f7d5b5c0_0 .net "data_IN_falEdge", 0 0, L_00000215f7cecf50;  1 drivers
v00000215f7d5b200_0 .var "data_IN_nTmp", 0 0;
v00000215f7d5b7a0_0 .net "in_data", 0 0, v00000215f7d5dfe0_0;  alias, 1 drivers
v00000215f7d5b520_0 .net "out_data", 7 0, L_00000215f7ced340;  alias, 1 drivers
v00000215f7d5b340_0 .var "r_busy", 0 0;
E_00000215f7d01330 .event posedge, v00000215f7d5b660_0;
S_00000215f7ce88d0 .scope module, "uartTx" "UartTx" 4 31, 6 1 0, S_00000215f7cddfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in_DataByte";
    .port_info 2 /INPUT 1 "in_Start";
    .port_info 3 /OUTPUT 1 "out_DataBit";
    .port_info 4 /OUTPUT 1 "out_fComplete";
P_00000215f7ce8a60 .param/l "KBAUD" 0 6 1, C4<10100010110000>;
P_00000215f7ce8a98 .param/l "s_DATA" 1 6 11, +C4<00000000000000000000000000000001>;
P_00000215f7ce8ad0 .param/l "s_START" 1 6 10, +C4<00000000000000000000000000000000>;
P_00000215f7ce8b08 .param/l "s_STOP" 1 6 12, +C4<00000000000000000000000000000010>;
L_00000215f7cecbd0 .functor BUFZ 1, v00000215f7d5bfc0_0, C4<0>, C4<0>, C4<0>;
L_00000215f7ced030 .functor BUFZ 1, v00000215f7d5bac0_0, C4<0>, C4<0>, C4<0>;
v00000215f7d5be80_0 .var "Data", 7 0;
v00000215f7d5bde0_0 .var "baud_cnt", 13 0;
v00000215f7d5ba20_0 .net "clk", 0 0, v00000215f7d5d860_0;  alias, 1 drivers
v00000215f7d5bf20_0 .net "in_DataByte", 7 0, v00000215f7d5d2c0_0;  1 drivers
v00000215f7d5b840_0 .net "in_Start", 0 0, L_00000215f7ced180;  alias, 1 drivers
v00000215f7d5b980_0 .net "out_DataBit", 0 0, L_00000215f7cecbd0;  alias, 1 drivers
v00000215f7d5b8e0_0 .net "out_fComplete", 0 0, L_00000215f7ced030;  alias, 1 drivers
v00000215f7d5bb60_0 .var "r_data_cnt", 3 0;
v00000215f7d5bfc0_0 .var "r_out_dataBit", 0 0;
v00000215f7d5bac0_0 .var "r_out_fComplete", 0 0;
v00000215f7d5bc00_0 .var "state", 1 0;
    .scope S_00000215f7cde130;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215f7ca3130_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000215f7cf3390_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000215f7ca3350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215f7cfc820_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000215f7d5b700_0, 0, 14;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000215f7ce86f0_0, 0, 2;
    %end;
    .thread T_0, $init;
    .scope S_00000215f7cde130;
T_1 ;
    %wait E_00000215f7d01330;
    %load/vec4 v00000215f7d5b5c0_0;
    %load/vec4 v00000215f7ce86f0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 5208, 0, 14;
    %assign/vec4 v00000215f7d5b700_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000215f7ce86f0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000215f7d5b700_0;
    %cmpi/u 10416, 0, 14;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v00000215f7d5b700_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000215f7d5b700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215f7ce8830_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000215f7d5b700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215f7ce8830_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000215f7cde130;
T_2 ;
    %wait E_00000215f7d01330;
    %load/vec4 v00000215f7ce86f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000215f7d5b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000215f7ce86f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215f7ca3130_0, 0;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000215f7ce8830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000215f7ce86f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000215f7ce86f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215f7cf3390_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000215f7ce86f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215f7cfc820_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215f7ca3350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215f7d5b340_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v00000215f7d5b7a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v00000215f7cf3390_0;
    %assign/vec4/off/d v00000215f7ca3350_0, 4, 5;
    %load/vec4 v00000215f7cf3390_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.11, 5;
    %load/vec4 v00000215f7cf3390_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000215f7cf3390_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215f7cf3390_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000215f7ce86f0_0, 0;
T_2.12 ;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000215f7ce86f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215f7cfc820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215f7d5b340_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
T_2.4 ;
T_2.1 ;
    %load/vec4 v00000215f7d5b7a0_0;
    %assign/vec4 v00000215f7d5b200_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000215f7ce88d0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000215f7d5bc00_0, 0, 2;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000215f7d5bde0_0, 0, 14;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000215f7d5bb60_0, 0, 4;
    %end;
    .thread T_3, $init;
    .scope S_00000215f7ce88d0;
T_4 ;
    %wait E_00000215f7d01330;
    %load/vec4 v00000215f7d5bde0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000215f7d5bc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000215f7d5b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v00000215f7d5bf20_0;
    %assign/vec4 v00000215f7d5be80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000215f7d5bc00_0, 0;
    %pushi/vec4 10415, 0, 14;
    %assign/vec4 v00000215f7d5bde0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215f7d5bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215f7d5bac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215f7d5bfc0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000215f7d5bde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215f7d5bac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215f7d5bfc0_0, 0;
T_4.8 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v00000215f7d5be80_0;
    %load/vec4 v00000215f7d5bb60_0;
    %part/u 1;
    %assign/vec4 v00000215f7d5bfc0_0, 0;
    %load/vec4 v00000215f7d5bb60_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000215f7d5bc00_0, 0;
T_4.9 ;
    %load/vec4 v00000215f7d5bb60_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000215f7d5bb60_0, 0;
    %pushi/vec4 10415, 0, 14;
    %assign/vec4 v00000215f7d5bde0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 10415, 0, 14;
    %assign/vec4 v00000215f7d5bde0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000215f7d5bc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215f7d5bfc0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000215f7d5bde0_0;
    %subi 1, 0, 14;
    %assign/vec4 v00000215f7d5bde0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000215f7cddfa0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215f7d5d220_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_00000215f7cddfa0;
T_6 ;
    %wait E_00000215f7d01330;
    %load/vec4 v00000215f7d5bca0_0;
    %load/vec4 v00000215f7d5b480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000215f7d5b0c0_0;
    %assign/vec4 v00000215f7d5d2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215f7d5d220_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215f7d5d220_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000215f7cdde10;
T_7 ;
    %delay 5, 0;
    %load/vec4 v00000215f7d5d860_0;
    %nor/r;
    %store/vec4 v00000215f7d5d860_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000215f7cdde10;
T_8 ;
    %vpi_call/w 3 45 "$dumpfile", "uart_rx_waves.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000215f7cdde10;
T_9 ;
    %delay 5000000, 0;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "UartTop_tb.v";
    "./UartTop.v";
    "./UartRx.v";
    "./UartTx.v";
