0.7
2020.2
Oct 14 2022
05:07:14
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/AESL_automem_input_r.v,1682555074,systemVerilog,,,,AESL_automem_input_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/AESL_automem_output_r.v,1682555074,systemVerilog,,,,AESL_automem_output_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/csv_file_dump.svh,1682555074,verilog,,,,,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/dataflow_monitor.sv,1682555074,systemVerilog,/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/nodf_module_interface.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/seq_loop_interface.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/upc_loop_interface.svh,,/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/dump_file_agent.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/csv_file_dump.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/sample_agent.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/loop_sample_agent.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/sample_manager.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/nodf_module_interface.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/nodf_module_monitor.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/seq_loop_interface.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/seq_loop_monitor.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/upc_loop_interface.svh;/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/dump_file_agent.svh,1682555074,verilog,,,,,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/fifo_para.vh,1682555074,verilog,,,,,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/loop_sample_agent.svh,1682555074,verilog,,,,,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/nodf_module_interface.svh,1682555074,verilog,,,,nodf_module_intf,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/nodf_module_monitor.svh,1682555074,verilog,,,,,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/sample_agent.svh,1682555074,verilog,,,,,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/sample_manager.svh,1682555074,verilog,,,,,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/seq_loop_interface.svh,1682555074,verilog,,,,seq_loop_intf,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/seq_loop_monitor.svh,1682555074,verilog,,,,,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/single_heap_sort.autotb.v,1682555074,systemVerilog,,,/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/fifo_para.vh,apatb_single_heap_sort_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/single_heap_sort.v,1682551326,systemVerilog,,,,single_heap_sort,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/single_heap_sort_flow_control_loop_pipe_sequential_init.v,1682551326,systemVerilog,,,,single_heap_sort_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_44_1.v,1682551326,systemVerilog,,,,single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_44_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_44_11.v,1682551326,systemVerilog,,,,single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_44_11,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/single_heap_sort_single_heap_sort_Pipeline_output_data.v,1682551326,systemVerilog,,,,single_heap_sort_single_heap_sort_Pipeline_output_data,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/upc_loop_interface.svh,1682555074,verilog,,,,upc_loop_intf,,,,,,,,
/home/boyiw7/sort_seperate_bucket/solution1/sim/verilog/upc_loop_monitor.svh,1682555074,verilog,,,,,,,,,,,,
