{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 29 10:50:05 2021 " "Info: Processing started: Mon Mar 29 10:50:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off modelCPU -c modelCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off modelCPU -c modelCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cdu_clk " "Info: Assuming node \"cdu_clk\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdu_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cdu_en " "Info: Assuming node \"cdu_en\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdu_en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "showClk " "Info: Assuming node \"showClk\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "showClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:inst\|inst26 " "Info: Detected gated clock \"control:inst\|inst26\" as buffer" {  } { { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 248 96 160 296 "inst26" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|9 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|99 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|87 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "getData:inst2\|74161:inst\|f74161:sub\|104 " "Info: Detected gated clock \"getData:inst2\|74161:inst\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|shixu:inst\|t2 " "Info: Detected gated clock \"control:inst\|shixu:inst\|t2\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|t2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|shixu:inst\|fstate.s_st2 " "Info: Detected ripple clock \"control:inst\|shixu:inst\|fstate.s_st2\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|shixu:inst\|fstate.st2 " "Info: Detected ripple clock \"control:inst\|shixu:inst\|fstate.st2\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|74273:inst3\|14 " "Info: Detected ripple clock \"control:inst\|74273:inst3\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|74273:inst3\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|shixu:inst\|fstate.st1 " "Info: Detected ripple clock \"control:inst\|shixu:inst\|fstate.st1\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|shixu:inst\|fstate.s_st3 " "Info: Detected ripple clock \"control:inst\|shixu:inst\|fstate.s_st3\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|shixu:inst\|fstate.st3 " "Info: Detected ripple clock \"control:inst\|shixu:inst\|fstate.st3\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|shixu:inst\|t3 " "Info: Detected gated clock \"control:inst\|shixu:inst\|t3\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 29 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|t3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register CPU:inst6\|aluBus:inst\|dr1\[0\] register CPU:inst6\|aluBus:inst\|dr1\[3\] 196.27 MHz 5.095 ns Internal " "Info: Clock \"clk\" has Internal fmax of 196.27 MHz between source register \"CPU:inst6\|aluBus:inst\|dr1\[0\]\" and destination register \"CPU:inst6\|aluBus:inst\|dr1\[3\]\" (period= 5.095 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.832 ns + Longest register register " "Info: + Longest register to register delay is 4.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 1 REG LCFF_X26_Y8_N27 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N27; Fanout = 12; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.516 ns) 0.889 ns CPU:inst6\|aluBus:inst\|Add18~2 2 COMB LCCOMB_X26_Y8_N0 2 " "Info: 2: + IC(0.373 ns) + CELL(0.516 ns) = 0.889 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add18~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add18~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.014 ns CPU:inst6\|aluBus:inst\|Add18~5 3 COMB LCCOMB_X26_Y8_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.014 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add18~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { CPU:inst6|aluBus:inst|Add18~2 CPU:inst6|aluBus:inst|Add18~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.272 ns) 1.596 ns CPU:inst6\|aluBus:inst\|Add0~7 4 COMB LCCOMB_X26_Y8_N24 1 " "Info: 4: + IC(0.310 ns) + CELL(0.272 ns) = 1.596 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Add0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { CPU:inst6|aluBus:inst|Add18~5 CPU:inst6|aluBus:inst|Add0~7 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.228 ns) 2.061 ns CPU:inst6\|aluBus:inst\|Add0~8 5 COMB LCCOMB_X26_Y8_N30 2 " "Info: 5: + IC(0.237 ns) + CELL(0.228 ns) = 2.061 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add0~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { CPU:inst6|aluBus:inst|Add0~7 CPU:inst6|aluBus:inst|Add0~8 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.309 ns) 2.853 ns CPU:inst6\|aluBus:inst\|Add0~17 6 COMB LCCOMB_X29_Y8_N18 2 " "Info: 6: + IC(0.483 ns) + CELL(0.309 ns) = 2.853 ns; Loc. = LCCOMB_X29_Y8_N18; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add0~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { CPU:inst6|aluBus:inst|Add0~8 CPU:inst6|aluBus:inst|Add0~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.888 ns CPU:inst6\|aluBus:inst\|Add0~21 7 COMB LCCOMB_X29_Y8_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.888 ns; Loc. = LCCOMB_X29_Y8_N20; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add0~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst6|aluBus:inst|Add0~17 CPU:inst6|aluBus:inst|Add0~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.013 ns CPU:inst6\|aluBus:inst\|Add0~24 8 COMB LCCOMB_X29_Y8_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 3.013 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Add0~24'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { CPU:inst6|aluBus:inst|Add0~21 CPU:inst6|aluBus:inst|Add0~24 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.053 ns) 3.785 ns CPU:inst6\|aluBus:inst\|bus_Reg\[3\]~68 9 COMB LCCOMB_X23_Y8_N4 1 " "Info: 9: + IC(0.719 ns) + CELL(0.053 ns) = 3.785 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[3\]~68'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { CPU:inst6|aluBus:inst|Add0~24 CPU:inst6|aluBus:inst|bus_Reg[3]~68 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 4.034 ns CPU:inst6\|aluBus:inst\|bus_Reg\[3\]~69 10 COMB LCCOMB_X23_Y8_N8 4 " "Info: 10: + IC(0.196 ns) + CELL(0.053 ns) = 4.034 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[3\]~69'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { CPU:inst6|aluBus:inst|bus_Reg[3]~68 CPU:inst6|aluBus:inst|bus_Reg[3]~69 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.309 ns) 4.832 ns CPU:inst6\|aluBus:inst\|dr1\[3\] 11 REG LCFF_X26_Y8_N17 12 " "Info: 11: + IC(0.489 ns) + CELL(0.309 ns) = 4.832 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 12; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { CPU:inst6|aluBus:inst|bus_Reg[3]~69 CPU:inst6|aluBus:inst|dr1[3] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 41.91 % ) " "Info: Total cell delay = 2.025 ns ( 41.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 58.09 % ) " "Info: Total interconnect delay = 2.807 ns ( 58.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add18~2 CPU:inst6|aluBus:inst|Add18~5 CPU:inst6|aluBus:inst|Add0~7 CPU:inst6|aluBus:inst|Add0~8 CPU:inst6|aluBus:inst|Add0~17 CPU:inst6|aluBus:inst|Add0~21 CPU:inst6|aluBus:inst|Add0~24 CPU:inst6|aluBus:inst|bus_Reg[3]~68 CPU:inst6|aluBus:inst|bus_Reg[3]~69 CPU:inst6|aluBus:inst|dr1[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { CPU:inst6|aluBus:inst|dr1[0] {} CPU:inst6|aluBus:inst|Add18~2 {} CPU:inst6|aluBus:inst|Add18~5 {} CPU:inst6|aluBus:inst|Add0~7 {} CPU:inst6|aluBus:inst|Add0~8 {} CPU:inst6|aluBus:inst|Add0~17 {} CPU:inst6|aluBus:inst|Add0~21 {} CPU:inst6|aluBus:inst|Add0~24 {} CPU:inst6|aluBus:inst|bus_Reg[3]~68 {} CPU:inst6|aluBus:inst|bus_Reg[3]~69 {} CPU:inst6|aluBus:inst|dr1[3] {} } { 0.000ns 0.373ns 0.000ns 0.310ns 0.237ns 0.483ns 0.000ns 0.000ns 0.719ns 0.196ns 0.489ns } { 0.000ns 0.516ns 0.125ns 0.272ns 0.228ns 0.309ns 0.035ns 0.125ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.079 ns - Smallest " "Info: - Smallest clock skew is -0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.645 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.712 ns) 3.074 ns control:inst\|shixu:inst\|fstate.s_st2 2 REG LCFF_X18_Y8_N1 3 " "Info: 2: + IC(1.498 ns) + CELL(0.712 ns) = 3.074 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 3; REG Node = 'control:inst\|shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { clk control:inst|shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 3.635 ns control:inst\|shixu:inst\|t2 3 COMB LCCOMB_X18_Y8_N2 2 " "Info: 3: + IC(0.508 ns) + CELL(0.053 ns) = 3.635 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 2; COMB Node = 'control:inst\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { control:inst|shixu:inst|fstate.s_st2 control:inst|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.000 ns) 5.368 ns control:inst\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G6 54 " "Info: 4: + IC(1.733 ns) + CELL(0.000 ns) = 5.368 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'control:inst\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 6.645 ns CPU:inst6\|aluBus:inst\|dr1\[3\] 5 REG LCFF_X26_Y8_N17 12 " "Info: 5: + IC(0.659 ns) + CELL(0.618 ns) = 6.645 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 12; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[3] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 33.81 % ) " "Info: Total cell delay = 2.247 ns ( 33.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.398 ns ( 66.19 % ) " "Info: Total interconnect delay = 4.398 ns ( 66.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { clk control:inst|shixu:inst|fstate.s_st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.645 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.s_st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[3] {} } { 0.000ns 0.000ns 1.498ns 0.508ns 1.733ns 0.659ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.724 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.712 ns) 3.074 ns control:inst\|shixu:inst\|fstate.st2 2 REG LCFF_X18_Y8_N7 4 " "Info: 2: + IC(1.498 ns) + CELL(0.712 ns) = 3.074 ns; Loc. = LCFF_X18_Y8_N7; Fanout = 4; REG Node = 'control:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { clk control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.366 ns) 3.714 ns control:inst\|shixu:inst\|t2 3 COMB LCCOMB_X18_Y8_N2 2 " "Info: 3: + IC(0.274 ns) + CELL(0.366 ns) = 3.714 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 2; COMB Node = 'control:inst\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.000 ns) 5.447 ns control:inst\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G6 54 " "Info: 4: + IC(1.733 ns) + CELL(0.000 ns) = 5.447 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'control:inst\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 6.724 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 5 REG LCFF_X26_Y8_N27 12 " "Info: 5: + IC(0.659 ns) + CELL(0.618 ns) = 6.724 ns; Loc. = LCFF_X26_Y8_N27; Fanout = 12; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.560 ns ( 38.07 % ) " "Info: Total cell delay = 2.560 ns ( 38.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.164 ns ( 61.93 % ) " "Info: Total interconnect delay = 4.164 ns ( 61.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.724 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.724 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[0] {} } { 0.000ns 0.000ns 1.498ns 0.274ns 1.733ns 0.659ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { clk control:inst|shixu:inst|fstate.s_st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.645 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.s_st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[3] {} } { 0.000ns 0.000ns 1.498ns 0.508ns 1.733ns 0.659ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.724 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.724 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[0] {} } { 0.000ns 0.000ns 1.498ns 0.274ns 1.733ns 0.659ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add18~2 CPU:inst6|aluBus:inst|Add18~5 CPU:inst6|aluBus:inst|Add0~7 CPU:inst6|aluBus:inst|Add0~8 CPU:inst6|aluBus:inst|Add0~17 CPU:inst6|aluBus:inst|Add0~21 CPU:inst6|aluBus:inst|Add0~24 CPU:inst6|aluBus:inst|bus_Reg[3]~68 CPU:inst6|aluBus:inst|bus_Reg[3]~69 CPU:inst6|aluBus:inst|dr1[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { CPU:inst6|aluBus:inst|dr1[0] {} CPU:inst6|aluBus:inst|Add18~2 {} CPU:inst6|aluBus:inst|Add18~5 {} CPU:inst6|aluBus:inst|Add0~7 {} CPU:inst6|aluBus:inst|Add0~8 {} CPU:inst6|aluBus:inst|Add0~17 {} CPU:inst6|aluBus:inst|Add0~21 {} CPU:inst6|aluBus:inst|Add0~24 {} CPU:inst6|aluBus:inst|bus_Reg[3]~68 {} CPU:inst6|aluBus:inst|bus_Reg[3]~69 {} CPU:inst6|aluBus:inst|dr1[3] {} } { 0.000ns 0.373ns 0.000ns 0.310ns 0.237ns 0.483ns 0.000ns 0.000ns 0.719ns 0.196ns 0.489ns } { 0.000ns 0.516ns 0.125ns 0.272ns 0.228ns 0.309ns 0.035ns 0.125ns 0.053ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { clk control:inst|shixu:inst|fstate.s_st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.645 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.s_st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[3] {} } { 0.000ns 0.000ns 1.498ns 0.508ns 1.733ns 0.659ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.724 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.724 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[0] {} } { 0.000ns 0.000ns 1.498ns 0.274ns 1.733ns 0.659ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cdu_clk register register getData:inst2\|74161:inst1\|f74161:sub\|9 getData:inst2\|74161:inst1\|f74161:sub\|110 500.0 MHz Internal " "Info: Clock \"cdu_clk\" Internal fmax is restricted to 500.0 MHz between source register \"getData:inst2\|74161:inst1\|f74161:sub\|9\" and destination register \"getData:inst2\|74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.953 ns + Longest register register " "Info: + Longest register to register delay is 0.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns getData:inst2\|74161:inst1\|f74161:sub\|9 1 REG LCFF_X27_Y8_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N23; Fanout = 6; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.053 ns) 0.798 ns getData:inst2\|74161:inst1\|f74161:sub\|110~0 2 COMB LCCOMB_X33_Y8_N6 1 " "Info: 2: + IC(0.745 ns) + CELL(0.053 ns) = 0.798 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { getData:inst2|74161:inst1|f74161:sub|9 getData:inst2|74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.953 ns getData:inst2\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X33_Y8_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.953 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 21.83 % ) " "Info: Total cell delay = 0.208 ns ( 21.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 78.17 % ) " "Info: Total interconnect delay = 0.745 ns ( 78.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { getData:inst2|74161:inst1|f74161:sub|9 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.953 ns" { getData:inst2|74161:inst1|f74161:sub|9 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.745ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.367 ns - Smallest " "Info: - Smallest clock skew is -0.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk destination 5.316 ns + Shortest register " "Info: + Shortest clock path from clock \"cdu_clk\" to destination register is 5.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns cdu_clk 1 CLK PIN_P6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.712 ns) 2.415 ns getData:inst2\|74161:inst\|f74161:sub\|99 2 REG LCFF_X33_Y8_N5 5 " "Info: 2: + IC(0.903 ns) + CELL(0.712 ns) = 2.415 ns; Loc. = LCFF_X33_Y8_N5; Fanout = 5; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 2.701 ns getData:inst2\|74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.233 ns) + CELL(0.053 ns) = 2.701 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 4.010 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G10 4 " "Info: 4: + IC(1.309 ns) + CELL(0.000 ns) = 4.010 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 5.316 ns getData:inst2\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X33_Y8_N7 3 " "Info: 5: + IC(0.688 ns) + CELL(0.618 ns) = 5.316 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.183 ns ( 41.06 % ) " "Info: Total cell delay = 2.183 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.133 ns ( 58.94 % ) " "Info: Total interconnect delay = 3.133 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|99 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.903ns 0.233ns 1.309ns 0.688ns } { 0.000ns 0.800ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk source 5.683 ns - Longest register " "Info: - Longest clock path from clock \"cdu_clk\" to source register is 5.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns cdu_clk 1 CLK PIN_P6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.712 ns) 2.415 ns getData:inst2\|74161:inst\|f74161:sub\|110 2 REG LCFF_X33_Y8_N13 4 " "Info: 2: + IC(0.903 ns) + CELL(0.712 ns) = 2.415 ns; Loc. = LCFF_X33_Y8_N13; Fanout = 4; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.366 ns) 3.069 ns getData:inst2\|74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.288 ns) + CELL(0.366 ns) = 3.069 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { getData:inst2|74161:inst|f74161:sub|110 getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 4.378 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G10 4 " "Info: 4: + IC(1.309 ns) + CELL(0.000 ns) = 4.378 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.618 ns) 5.683 ns getData:inst2\|74161:inst1\|f74161:sub\|9 5 REG LCFF_X27_Y8_N23 6 " "Info: 5: + IC(0.687 ns) + CELL(0.618 ns) = 5.683 ns; Loc. = LCFF_X27_Y8_N23; Fanout = 6; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.496 ns ( 43.92 % ) " "Info: Total cell delay = 2.496 ns ( 43.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns ( 56.08 % ) " "Info: Total interconnect delay = 3.187 ns ( 56.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|110 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|110 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.903ns 0.288ns 1.309ns 0.687ns } { 0.000ns 0.800ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|99 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.903ns 0.233ns 1.309ns 0.688ns } { 0.000ns 0.800ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|110 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|110 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.903ns 0.288ns 1.309ns 0.687ns } { 0.000ns 0.800ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { getData:inst2|74161:inst1|f74161:sub|9 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.953 ns" { getData:inst2|74161:inst1|f74161:sub|9 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.745ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|99 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.903ns 0.233ns 1.309ns 0.688ns } { 0.000ns 0.800ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|110 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|110 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.903ns 0.288ns 1.309ns 0.687ns } { 0.000ns 0.800ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { getData:inst2|74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cdu_en register register getData:inst2\|74161:inst1\|f74161:sub\|9 getData:inst2\|74161:inst1\|f74161:sub\|110 500.0 MHz Internal " "Info: Clock \"cdu_en\" Internal fmax is restricted to 500.0 MHz between source register \"getData:inst2\|74161:inst1\|f74161:sub\|9\" and destination register \"getData:inst2\|74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.953 ns + Longest register register " "Info: + Longest register to register delay is 0.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns getData:inst2\|74161:inst1\|f74161:sub\|9 1 REG LCFF_X27_Y8_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N23; Fanout = 6; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.053 ns) 0.798 ns getData:inst2\|74161:inst1\|f74161:sub\|110~0 2 COMB LCCOMB_X33_Y8_N6 1 " "Info: 2: + IC(0.745 ns) + CELL(0.053 ns) = 0.798 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { getData:inst2|74161:inst1|f74161:sub|9 getData:inst2|74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.953 ns getData:inst2\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X33_Y8_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.953 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 21.83 % ) " "Info: Total cell delay = 0.208 ns ( 21.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 78.17 % ) " "Info: Total interconnect delay = 0.745 ns ( 78.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { getData:inst2|74161:inst1|f74161:sub|9 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.953 ns" { getData:inst2|74161:inst1|f74161:sub|9 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.745ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_en destination 4.755 ns + Shortest register " "Info: + Shortest clock path from clock \"cdu_en\" to destination register is 4.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns cdu_en 1 CLK PIN_P5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 9; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.346 ns) 2.140 ns getData:inst2\|74161:inst\|f74161:sub\|104 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(0.994 ns) + CELL(0.346 ns) = 2.140 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.449 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.449 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 4.755 ns getData:inst2\|74161:inst1\|f74161:sub\|110 4 REG LCFF_X33_Y8_N7 3 " "Info: 4: + IC(0.688 ns) + CELL(0.618 ns) = 4.755 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.764 ns ( 37.10 % ) " "Info: Total cell delay = 1.764 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.991 ns ( 62.90 % ) " "Info: Total interconnect delay = 2.991 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.755 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.994ns 1.309ns 0.688ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_en source 4.754 ns - Longest register " "Info: - Longest clock path from clock \"cdu_en\" to source register is 4.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns cdu_en 1 CLK PIN_P5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 9; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.346 ns) 2.140 ns getData:inst2\|74161:inst\|f74161:sub\|104 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(0.994 ns) + CELL(0.346 ns) = 2.140 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.449 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.449 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.618 ns) 4.754 ns getData:inst2\|74161:inst1\|f74161:sub\|9 4 REG LCFF_X27_Y8_N23 6 " "Info: 4: + IC(0.687 ns) + CELL(0.618 ns) = 4.754 ns; Loc. = LCFF_X27_Y8_N23; Fanout = 6; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.764 ns ( 37.11 % ) " "Info: Total cell delay = 1.764 ns ( 37.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.990 ns ( 62.89 % ) " "Info: Total interconnect delay = 2.990 ns ( 62.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.754 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.754 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.994ns 1.309ns 0.687ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.755 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.994ns 1.309ns 0.688ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.754 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.754 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.994ns 1.309ns 0.687ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { getData:inst2|74161:inst1|f74161:sub|9 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.953 ns" { getData:inst2|74161:inst1|f74161:sub|9 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.745ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.755 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.994ns 1.309ns 0.688ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.754 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.754 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.994ns 1.309ns 0.687ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { getData:inst2|74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "showClk register register showOut:inst5\|74161:inst4\|f74161:sub\|9 showOut:inst5\|inst3 500.0 MHz Internal " "Info: Clock \"showClk\" Internal fmax is restricted to 500.0 MHz between source register \"showOut:inst5\|74161:inst4\|f74161:sub\|9\" and destination register \"showOut:inst5\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.669 ns + Longest register register " "Info: + Longest register to register delay is 0.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns showOut:inst5\|74161:inst4\|f74161:sub\|9 1 REG LCFF_X21_Y9_N25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N25; Fanout = 12; REG Node = 'showOut:inst5\|74161:inst4\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.225 ns) 0.514 ns showOut:inst5\|inst6 2 COMB LCCOMB_X21_Y9_N6 1 " "Info: 2: + IC(0.289 ns) + CELL(0.225 ns) = 0.514 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'showOut:inst5\|inst6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { showOut:inst5|74161:inst4|f74161:sub|9 showOut:inst5|inst6 } "NODE_NAME" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 120 256 304 184 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.669 ns showOut:inst5\|inst3 3 REG LCFF_X21_Y9_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.669 ns; Loc. = LCFF_X21_Y9_N7; Fanout = 1; REG Node = 'showOut:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { showOut:inst5|inst6 showOut:inst5|inst3 } "NODE_NAME" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.380 ns ( 56.80 % ) " "Info: Total cell delay = 0.380 ns ( 56.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.289 ns ( 43.20 % ) " "Info: Total interconnect delay = 0.289 ns ( 43.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { showOut:inst5|74161:inst4|f74161:sub|9 showOut:inst5|inst6 showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.669 ns" { showOut:inst5|74161:inst4|f74161:sub|9 {} showOut:inst5|inst6 {} showOut:inst5|inst3 {} } { 0.000ns 0.289ns 0.000ns } { 0.000ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "showClk destination 2.474 ns + Shortest register " "Info: + Shortest clock path from clock \"showClk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns showClk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'showClk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showClk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns showClk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'showClk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { showClk showClk~clkctrl } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns showOut:inst5\|inst3 3 REG LCFF_X21_Y9_N7 1 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X21_Y9_N7; Fanout = 1; REG Node = 'showOut:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { showClk showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|inst3 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "showClk source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"showClk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns showClk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'showClk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showClk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns showClk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'showClk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { showClk showClk~clkctrl } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns showOut:inst5\|74161:inst4\|f74161:sub\|9 3 REG LCFF_X21_Y9_N25 12 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X21_Y9_N25; Fanout = 12; REG Node = 'showOut:inst5\|74161:inst4\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { showClk showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { showClk showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|inst3 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { showClk showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { showOut:inst5|74161:inst4|f74161:sub|9 showOut:inst5|inst6 showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.669 ns" { showOut:inst5|74161:inst4|f74161:sub|9 {} showOut:inst5|inst6 {} showOut:inst5|inst3 {} } { 0.000ns 0.289ns 0.000ns } { 0.000ns 0.225ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { showClk showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|inst3 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { showClk showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { showOut:inst5|inst3 {} } {  } {  } "" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 13 " "Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst\|74273:inst3\|14 CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_we_reg clk 1.018 ns " "Info: Found hold time violation between source  pin or register \"control:inst\|74273:inst3\|14\" and destination pin or register \"CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_we_reg\" for clock \"clk\" (Hold time is 1.018 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.129 ns + Largest " "Info: + Largest clock skew is 2.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.574 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 6.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.712 ns) 3.074 ns control:inst\|shixu:inst\|fstate.st2 2 REG LCFF_X18_Y8_N7 4 " "Info: 2: + IC(1.498 ns) + CELL(0.712 ns) = 3.074 ns; Loc. = LCFF_X18_Y8_N7; Fanout = 4; REG Node = 'control:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { clk control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.366 ns) 3.714 ns control:inst\|shixu:inst\|t2 3 COMB LCCOMB_X18_Y8_N2 2 " "Info: 3: + IC(0.274 ns) + CELL(0.366 ns) = 3.714 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 2; COMB Node = 'control:inst\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.000 ns) 5.447 ns control:inst\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G6 54 " "Info: 4: + IC(1.733 ns) + CELL(0.000 ns) = 5.447 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'control:inst\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.481 ns) 6.574 ns CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X20_Y8 8 " "Info: 5: + IC(0.646 ns) + CELL(0.481 ns) = 6.574 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { control:inst|shixu:inst|t2~clkctrl CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_m1a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/db/altsyncram_m1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.423 ns ( 36.86 % ) " "Info: Total cell delay = 2.423 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.151 ns ( 63.14 % ) " "Info: Total interconnect delay = 4.151 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.574 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.574 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.498ns 0.274ns 1.733ns 0.646ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.445 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.712 ns) 3.074 ns control:inst\|shixu:inst\|fstate.st1 2 REG LCFF_X18_Y8_N29 6 " "Info: 2: + IC(1.498 ns) + CELL(0.712 ns) = 3.074 ns; Loc. = LCFF_X18_Y8_N29; Fanout = 6; REG Node = 'control:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { clk control:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.618 ns) 4.445 ns control:inst\|74273:inst3\|14 3 REG LCFF_X22_Y8_N3 11 " "Info: 3: + IC(0.753 ns) + CELL(0.618 ns) = 4.445 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 11; REG Node = 'control:inst\|74273:inst3\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { control:inst|shixu:inst|fstate.st1 control:inst|74273:inst3|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.194 ns ( 49.36 % ) " "Info: Total cell delay = 2.194 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.251 ns ( 50.64 % ) " "Info: Total interconnect delay = 2.251 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { clk control:inst|shixu:inst|fstate.st1 control:inst|74273:inst3|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st1 {} control:inst|74273:inst3|14 {} } { 0.000ns 0.000ns 1.498ns 0.753ns } { 0.000ns 0.864ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.574 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.574 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.498ns 0.274ns 1.733ns 0.646ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { clk control:inst|shixu:inst|fstate.st1 control:inst|74273:inst3|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st1 {} control:inst|74273:inst3|14 {} } { 0.000ns 0.000ns 1.498ns 0.753ns } { 0.000ns 0.864ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.220 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|74273:inst3\|14 1 REG LCFF_X22_Y8_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 11; REG Node = 'control:inst\|74273:inst3\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|74273:inst3|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.225 ns) 0.467 ns CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|_~1 2 COMB LCCOMB_X22_Y8_N18 1 " "Info: 2: + IC(0.242 ns) + CELL(0.225 ns) = 0.467 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|_~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { control:inst|74273:inst3|14 CPU:inst6|memories:inst1|lpm_ram_io:inst|_~1 } "NODE_NAME" } } { "blocks/sourceDesign/memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.234 ns) 1.220 ns CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X20_Y8 8 " "Info: 3: + IC(0.519 ns) + CELL(0.234 ns) = 1.220 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'CPU:inst6\|memories:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { CPU:inst6|memories:inst1|lpm_ram_io:inst|_~1 CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_m1a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/db/altsyncram_m1a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.459 ns ( 37.62 % ) " "Info: Total cell delay = 0.459 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 62.38 % ) " "Info: Total interconnect delay = 0.761 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { control:inst|74273:inst3|14 CPU:inst6|memories:inst1|lpm_ram_io:inst|_~1 CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.220 ns" { control:inst|74273:inst3|14 {} CPU:inst6|memories:inst1|lpm_ram_io:inst|_~1 {} CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.242ns 0.519ns } { 0.000ns 0.225ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_m1a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/db/altsyncram_m1a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.574 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.574 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.498ns 0.274ns 1.733ns 0.646ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { clk control:inst|shixu:inst|fstate.st1 control:inst|74273:inst3|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st1 {} control:inst|74273:inst3|14 {} } { 0.000ns 0.000ns 1.498ns 0.753ns } { 0.000ns 0.864ns 0.712ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { control:inst|74273:inst3|14 CPU:inst6|memories:inst1|lpm_ram_io:inst|_~1 CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.220 ns" { control:inst|74273:inst3|14 {} CPU:inst6|memories:inst1|lpm_ram_io:inst|_~1 {} CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.242ns 0.519ns } { 0.000ns 0.225ns 0.234ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "getData:inst2\|74161:inst\|f74161:sub\|9 cdu_en cdu_clk 3.245 ns register " "Info: tsu for register \"getData:inst2\|74161:inst\|f74161:sub\|9\" (data pin = \"cdu_en\", clock pin = \"cdu_clk\") is 3.245 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.476 ns + Longest pin register " "Info: + Longest pin to register delay is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns cdu_en 1 CLK PIN_P5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 9; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.930 ns) + CELL(0.746 ns) 5.476 ns getData:inst2\|74161:inst\|f74161:sub\|9 2 REG LCFF_X33_Y8_N9 7 " "Info: 2: + IC(3.930 ns) + CELL(0.746 ns) = 5.476 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 7; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.676 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.546 ns ( 28.23 % ) " "Info: Total cell delay = 1.546 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.930 ns ( 71.77 % ) " "Info: Total interconnect delay = 3.930 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 3.930ns } { 0.000ns 0.800ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk destination 2.321 ns - Shortest register " "Info: - Shortest clock path from clock \"cdu_clk\" to destination register is 2.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns cdu_clk 1 CLK PIN_P6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.618 ns) 2.321 ns getData:inst2\|74161:inst\|f74161:sub\|9 2 REG LCFF_X33_Y8_N9 7 " "Info: 2: + IC(0.903 ns) + CELL(0.618 ns) = 2.321 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 7; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.418 ns ( 61.09 % ) " "Info: Total cell delay = 1.418 ns ( 61.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 38.91 % ) " "Info: Total interconnect delay = 0.903 ns ( 38.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.903ns } { 0.000ns 0.800ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 3.930ns } { 0.000ns 0.800ns 0.746ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.903ns } { 0.000ns 0.800ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q_d CPU:inst6\|memories:inst1\|sw_pc_ar:inst1\|ar\[0\] 15.895 ns register " "Info: tco from clock \"clk\" to destination pin \"q_d\" through register \"CPU:inst6\|memories:inst1\|sw_pc_ar:inst1\|ar\[0\]\" is 15.895 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.853 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.712 ns) 3.074 ns control:inst\|shixu:inst\|fstate.s_st3 2 REG LCFF_X18_Y8_N13 3 " "Info: 2: + IC(1.498 ns) + CELL(0.712 ns) = 3.074 ns; Loc. = LCFF_X18_Y8_N13; Fanout = 3; REG Node = 'control:inst\|shixu:inst\|fstate.s_st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { clk control:inst|shixu:inst|fstate.s_st3 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.053 ns) 3.509 ns control:inst\|shixu:inst\|t3 3 COMB LCCOMB_X18_Y8_N8 3 " "Info: 3: + IC(0.382 ns) + CELL(0.053 ns) = 3.509 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 3; COMB Node = 'control:inst\|shixu:inst\|t3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { control:inst|shixu:inst|fstate.s_st3 control:inst|shixu:inst|t3 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.000 ns) 5.581 ns control:inst\|shixu:inst\|t3~clkctrl 4 COMB CLKCTRL_G4 16 " "Info: 4: + IC(2.072 ns) + CELL(0.000 ns) = 5.581 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'control:inst\|shixu:inst\|t3~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { control:inst|shixu:inst|t3 control:inst|shixu:inst|t3~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 6.853 ns CPU:inst6\|memories:inst1\|sw_pc_ar:inst1\|ar\[0\] 5 REG LCFF_X31_Y8_N1 2 " "Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 6.853 ns; Loc. = LCFF_X31_Y8_N1; Fanout = 2; REG Node = 'CPU:inst6\|memories:inst1\|sw_pc_ar:inst1\|ar\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { control:inst|shixu:inst|t3~clkctrl CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] } "NODE_NAME" } } { "blocks/sourceDesign/sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 32.79 % ) " "Info: Total cell delay = 2.247 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.606 ns ( 67.21 % ) " "Info: Total interconnect delay = 4.606 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { clk control:inst|shixu:inst|fstate.s_st3 control:inst|shixu:inst|t3 control:inst|shixu:inst|t3~clkctrl CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.s_st3 {} control:inst|shixu:inst|t3 {} control:inst|shixu:inst|t3~clkctrl {} CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] {} } { 0.000ns 0.000ns 1.498ns 0.382ns 2.072ns 0.654ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "blocks/sourceDesign/sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.948 ns + Longest register pin " "Info: + Longest register to pin delay is 8.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst6\|memories:inst1\|sw_pc_ar:inst1\|ar\[0\] 1 REG LCFF_X31_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N1; Fanout = 2; REG Node = 'CPU:inst6\|memories:inst1\|sw_pc_ar:inst1\|ar\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] } "NODE_NAME" } } { "blocks/sourceDesign/sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.154 ns) 1.312 ns showOut:inst5\|mux4_6_1:inst2\|dout\[0\]~20 2 COMB LCCOMB_X21_Y9_N14 1 " "Info: 2: + IC(1.158 ns) + CELL(0.154 ns) = 1.312 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 1; COMB Node = 'showOut:inst5\|mux4_6_1:inst2\|dout\[0\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] showOut:inst5|mux4_6_1:inst2|dout[0]~20 } "NODE_NAME" } } { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.228 ns) 2.714 ns showOut:inst5\|mux4_6_1:inst2\|dout\[0\]~21 3 COMB LCCOMB_X33_Y8_N28 7 " "Info: 3: + IC(1.174 ns) + CELL(0.228 ns) = 2.714 ns; Loc. = LCCOMB_X33_Y8_N28; Fanout = 7; COMB Node = 'showOut:inst5\|mux4_6_1:inst2\|dout\[0\]~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { showOut:inst5|mux4_6_1:inst2|dout[0]~20 showOut:inst5|mux4_6_1:inst2|dout[0]~21 } "NODE_NAME" } } { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.346 ns) 4.350 ns showOut:inst5\|getHex:inst7\|Mux3~0 4 COMB LCCOMB_X22_Y12_N24 1 " "Info: 4: + IC(1.290 ns) + CELL(0.346 ns) = 4.350 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; COMB Node = 'showOut:inst5\|getHex:inst7\|Mux3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { showOut:inst5|mux4_6_1:inst2|dout[0]~21 showOut:inst5|getHex:inst7|Mux3~0 } "NODE_NAME" } } { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(2.154 ns) 8.948 ns q_d 5 PIN PIN_F21 0 " "Info: 5: + IC(2.444 ns) + CELL(2.154 ns) = 8.948 ns; Loc. = PIN_F21; Fanout = 0; PIN Node = 'q_d'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.598 ns" { showOut:inst5|getHex:inst7|Mux3~0 q_d } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 80 872 1048 96 "q_d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.882 ns ( 32.21 % ) " "Info: Total cell delay = 2.882 ns ( 32.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.066 ns ( 67.79 % ) " "Info: Total interconnect delay = 6.066 ns ( 67.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.948 ns" { CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] showOut:inst5|mux4_6_1:inst2|dout[0]~20 showOut:inst5|mux4_6_1:inst2|dout[0]~21 showOut:inst5|getHex:inst7|Mux3~0 q_d } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.948 ns" { CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] {} showOut:inst5|mux4_6_1:inst2|dout[0]~20 {} showOut:inst5|mux4_6_1:inst2|dout[0]~21 {} showOut:inst5|getHex:inst7|Mux3~0 {} q_d {} } { 0.000ns 1.158ns 1.174ns 1.290ns 2.444ns } { 0.000ns 0.154ns 0.228ns 0.346ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { clk control:inst|shixu:inst|fstate.s_st3 control:inst|shixu:inst|t3 control:inst|shixu:inst|t3~clkctrl CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.s_st3 {} control:inst|shixu:inst|t3 {} control:inst|shixu:inst|t3~clkctrl {} CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] {} } { 0.000ns 0.000ns 1.498ns 0.382ns 2.072ns 0.654ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.948 ns" { CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] showOut:inst5|mux4_6_1:inst2|dout[0]~20 showOut:inst5|mux4_6_1:inst2|dout[0]~21 showOut:inst5|getHex:inst7|Mux3~0 q_d } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.948 ns" { CPU:inst6|memories:inst1|sw_pc_ar:inst1|ar[0] {} showOut:inst5|mux4_6_1:inst2|dout[0]~20 {} showOut:inst5|mux4_6_1:inst2|dout[0]~21 {} showOut:inst5|getHex:inst7|Mux3~0 {} q_d {} } { 0.000ns 1.158ns 1.174ns 1.290ns 2.444ns } { 0.000ns 0.154ns 0.228ns 0.346ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "dataBus\[4\] q_d 13.618 ns Longest " "Info: Longest tpd from source pin \"dataBus\[4\]\" to destination pin \"q_d\" is 13.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataBus\[4\] 1 PIN PIN_AA7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA7; Fanout = 1; PIN Node = 'dataBus\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[4] } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns d\[4\] 2 COMB IOC_X29_Y0_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = IOC_X29_Y0_N0; Fanout = 4; COMB Node = 'd\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { dataBus[4] d[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.853 ns) + CELL(0.272 ns) 5.982 ns showOut:inst5\|mux4_6_1:inst2\|dout\[0\]~20 3 COMB LCCOMB_X21_Y9_N14 1 " "Info: 3: + IC(4.853 ns) + CELL(0.272 ns) = 5.982 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 1; COMB Node = 'showOut:inst5\|mux4_6_1:inst2\|dout\[0\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.125 ns" { d[4] showOut:inst5|mux4_6_1:inst2|dout[0]~20 } "NODE_NAME" } } { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.228 ns) 7.384 ns showOut:inst5\|mux4_6_1:inst2\|dout\[0\]~21 4 COMB LCCOMB_X33_Y8_N28 7 " "Info: 4: + IC(1.174 ns) + CELL(0.228 ns) = 7.384 ns; Loc. = LCCOMB_X33_Y8_N28; Fanout = 7; COMB Node = 'showOut:inst5\|mux4_6_1:inst2\|dout\[0\]~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { showOut:inst5|mux4_6_1:inst2|dout[0]~20 showOut:inst5|mux4_6_1:inst2|dout[0]~21 } "NODE_NAME" } } { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.346 ns) 9.020 ns showOut:inst5\|getHex:inst7\|Mux3~0 5 COMB LCCOMB_X22_Y12_N24 1 " "Info: 5: + IC(1.290 ns) + CELL(0.346 ns) = 9.020 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; COMB Node = 'showOut:inst5\|getHex:inst7\|Mux3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { showOut:inst5|mux4_6_1:inst2|dout[0]~21 showOut:inst5|getHex:inst7|Mux3~0 } "NODE_NAME" } } { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(2.154 ns) 13.618 ns q_d 6 PIN PIN_F21 0 " "Info: 6: + IC(2.444 ns) + CELL(2.154 ns) = 13.618 ns; Loc. = PIN_F21; Fanout = 0; PIN Node = 'q_d'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.598 ns" { showOut:inst5|getHex:inst7|Mux3~0 q_d } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 80 872 1048 96 "q_d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.857 ns ( 28.32 % ) " "Info: Total cell delay = 3.857 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.761 ns ( 71.68 % ) " "Info: Total interconnect delay = 9.761 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.618 ns" { dataBus[4] d[4] showOut:inst5|mux4_6_1:inst2|dout[0]~20 showOut:inst5|mux4_6_1:inst2|dout[0]~21 showOut:inst5|getHex:inst7|Mux3~0 q_d } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.618 ns" { dataBus[4] {} d[4] {} showOut:inst5|mux4_6_1:inst2|dout[0]~20 {} showOut:inst5|mux4_6_1:inst2|dout[0]~21 {} showOut:inst5|getHex:inst7|Mux3~0 {} q_d {} } { 0.000ns 0.000ns 4.853ns 1.174ns 1.290ns 2.444ns } { 0.000ns 0.857ns 0.272ns 0.228ns 0.346ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst\|74273:inst4\|14 dataBus\[7\] clk 2.758 ns register " "Info: th for register \"control:inst\|74273:inst4\|14\" (data pin = \"dataBus\[7\]\", clock pin = \"clk\") is 2.758 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.903 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.712 ns) 3.074 ns control:inst\|shixu:inst\|fstate.st1 2 REG LCFF_X18_Y8_N29 6 " "Info: 2: + IC(1.498 ns) + CELL(0.712 ns) = 3.074 ns; Loc. = LCFF_X18_Y8_N29; Fanout = 6; REG Node = 'control:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { clk control:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.712 ns) 4.539 ns control:inst\|74273:inst3\|14 3 REG LCFF_X22_Y8_N3 11 " "Info: 3: + IC(0.753 ns) + CELL(0.712 ns) = 4.539 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 11; REG Node = 'control:inst\|74273:inst3\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { control:inst|shixu:inst|fstate.st1 control:inst|74273:inst3|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.053 ns) 5.154 ns control:inst\|inst26 4 COMB LCCOMB_X18_Y8_N26 1 " "Info: 4: + IC(0.562 ns) + CELL(0.053 ns) = 5.154 ns; Loc. = LCCOMB_X18_Y8_N26; Fanout = 1; COMB Node = 'control:inst\|inst26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { control:inst|74273:inst3|14 control:inst|inst26 } "NODE_NAME" } } { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 248 96 160 296 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.000 ns) 6.642 ns control:inst\|inst26~clkctrl 5 COMB CLKCTRL_G5 3 " "Info: 5: + IC(1.488 ns) + CELL(0.000 ns) = 6.642 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'control:inst\|inst26~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { control:inst|inst26 control:inst|inst26~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 248 96 160 296 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 7.903 ns control:inst\|74273:inst4\|14 6 REG LCFF_X22_Y6_N21 1 " "Info: 6: + IC(0.643 ns) + CELL(0.618 ns) = 7.903 ns; Loc. = LCFF_X22_Y6_N21; Fanout = 1; REG Node = 'control:inst\|74273:inst4\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { control:inst|inst26~clkctrl control:inst|74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.959 ns ( 37.44 % ) " "Info: Total cell delay = 2.959 ns ( 37.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.944 ns ( 62.56 % ) " "Info: Total interconnect delay = 4.944 ns ( 62.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.903 ns" { clk control:inst|shixu:inst|fstate.st1 control:inst|74273:inst3|14 control:inst|inst26 control:inst|inst26~clkctrl control:inst|74273:inst4|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.903 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st1 {} control:inst|74273:inst3|14 {} control:inst|inst26 {} control:inst|inst26~clkctrl {} control:inst|74273:inst4|14 {} } { 0.000ns 0.000ns 1.498ns 0.753ns 0.562ns 1.488ns 0.643ns } { 0.000ns 0.864ns 0.712ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.294 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataBus\[7\] 1 PIN PIN_AA10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA10; Fanout = 1; PIN Node = 'dataBus\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[7] } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns d\[7\] 2 COMB IOC_X25_Y0_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = IOC_X25_Y0_N0; Fanout = 5; COMB Node = 'd\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { dataBus[7] d[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.213 ns) + CELL(0.309 ns) 5.294 ns control:inst\|74273:inst4\|14 3 REG LCFF_X22_Y6_N21 1 " "Info: 3: + IC(4.213 ns) + CELL(0.309 ns) = 5.294 ns; Loc. = LCFF_X22_Y6_N21; Fanout = 1; REG Node = 'control:inst\|74273:inst4\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { d[7] control:inst|74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.081 ns ( 20.42 % ) " "Info: Total cell delay = 1.081 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.213 ns ( 79.58 % ) " "Info: Total interconnect delay = 4.213 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { dataBus[7] d[7] control:inst|74273:inst4|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { dataBus[7] {} d[7] {} control:inst|74273:inst4|14 {} } { 0.000ns 0.000ns 4.213ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.903 ns" { clk control:inst|shixu:inst|fstate.st1 control:inst|74273:inst3|14 control:inst|inst26 control:inst|inst26~clkctrl control:inst|74273:inst4|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.903 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st1 {} control:inst|74273:inst3|14 {} control:inst|inst26 {} control:inst|inst26~clkctrl {} control:inst|74273:inst4|14 {} } { 0.000ns 0.000ns 1.498ns 0.753ns 0.562ns 1.488ns 0.643ns } { 0.000ns 0.864ns 0.712ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { dataBus[7] d[7] control:inst|74273:inst4|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { dataBus[7] {} d[7] {} control:inst|74273:inst4|14 {} } { 0.000ns 0.000ns 4.213ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 29 10:50:06 2021 " "Info: Processing ended: Mon Mar 29 10:50:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
