

================================================================
== Vitis HLS Report for 'output_stream_dispatch_Pipeline_VITIS_LOOP_187_1'
================================================================
* Date:           Mon Oct 28 18:54:57 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      246|      246|  2.460 us|  2.460 us|  246|  246|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |      244|      244|         2|          1|          1|   244|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_8"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_keep_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_strb_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %out_stream_V_user_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_last_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %out_stream_V_id_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out_stream_V_dest_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_0_val"   --->   Operation 14 'read' 'in_pkts_dest_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_pkts_id_0_0_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_0_val"   --->   Operation 15 'read' 'in_pkts_id_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_pkts_last_0_0_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_0_0_val"   --->   Operation 16 'read' 'in_pkts_last_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_pkts_user_0_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_0_val"   --->   Operation 17 'read' 'in_pkts_user_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_0_val"   --->   Operation 18 'read' 'in_pkts_strb_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_0_val"   --->   Operation 19 'read' 'in_pkts_keep_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [src/RNI.cpp:187]   --->   Operation 22 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%icmp_ln187 = icmp_eq  i8 %i_2, i8 244" [src/RNI.cpp:187]   --->   Operation 24 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln187 = add i8 %i_2, i8 1" [src/RNI.cpp:187]   --->   Operation 25 'add' 'add_ln187' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %for.inc.split, void %VITIS_LOOP_194_2.exitStub" [src/RNI.cpp:187]   --->   Operation 26 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i_2" [src/RNI.cpp:187]   --->   Operation 27 'zext' 'i_cast' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_pkts_keep_addr_1 = getelementptr i4 %out_pkts_keep, i64 0, i64 %i_cast" [src/RNI.cpp:189]   --->   Operation 28 'getelementptr' 'out_pkts_keep_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_pkts_strb_addr_1 = getelementptr i4 %out_pkts_strb, i64 0, i64 %i_cast" [src/RNI.cpp:189]   --->   Operation 29 'getelementptr' 'out_pkts_strb_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_pkts_user_addr_1 = getelementptr i2 %out_pkts_user, i64 0, i64 %i_cast" [src/RNI.cpp:189]   --->   Operation 30 'getelementptr' 'out_pkts_user_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_pkts_last_addr_1 = getelementptr i1 %out_pkts_last, i64 0, i64 %i_cast" [src/RNI.cpp:189]   --->   Operation 31 'getelementptr' 'out_pkts_last_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_pkts_id_addr_1 = getelementptr i5 %out_pkts_id, i64 0, i64 %i_cast" [src/RNI.cpp:189]   --->   Operation 32 'getelementptr' 'out_pkts_id_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_pkts_dest_addr_1 = getelementptr i6 %out_pkts_dest, i64 0, i64 %i_cast" [src/RNI.cpp:189]   --->   Operation 33 'getelementptr' 'out_pkts_dest_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln189 = store i4 %in_pkts_keep_0_0_val_read, i8 %out_pkts_keep_addr_1" [src/RNI.cpp:189]   --->   Operation 34 'store' 'store_ln189' <Predicate = (!icmp_ln187)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 248> <RAM>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln189 = store i4 %in_pkts_strb_0_0_val_read, i8 %out_pkts_strb_addr_1" [src/RNI.cpp:189]   --->   Operation 35 'store' 'store_ln189' <Predicate = (!icmp_ln187)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 248> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln189 = store i2 %in_pkts_user_0_0_val_read, i8 %out_pkts_user_addr_1" [src/RNI.cpp:189]   --->   Operation 36 'store' 'store_ln189' <Predicate = (!icmp_ln187)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 248> <RAM>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln189 = store i1 %in_pkts_last_0_0_val_read, i8 %out_pkts_last_addr_1" [src/RNI.cpp:189]   --->   Operation 37 'store' 'store_ln189' <Predicate = (!icmp_ln187)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 248> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln189 = store i5 %in_pkts_id_0_0_val_read, i8 %out_pkts_id_addr_1" [src/RNI.cpp:189]   --->   Operation 38 'store' 'store_ln189' <Predicate = (!icmp_ln187)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 248> <RAM>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln189 = store i6 %in_pkts_dest_0_0_val_read, i8 %out_pkts_dest_addr_1" [src/RNI.cpp:189]   --->   Operation 39 'store' 'store_ln189' <Predicate = (!icmp_ln187)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 248> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %i_cast" [src/RNI.cpp:190]   --->   Operation 40 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:190]   --->   Operation 41 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln187)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln187 = store i8 %add_ln187, i8 %i" [src/RNI.cpp:187]   --->   Operation 42 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln187 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 244, i64 244, i64 244" [src/RNI.cpp:187]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/RNI.cpp:187]   --->   Operation 44 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_pkts_data_addr_1 = getelementptr i32 %out_pkts_data, i64 0, i64 %i_cast" [src/RNI.cpp:189]   --->   Operation 45 'getelementptr' 'out_pkts_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:190]   --->   Operation 46 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:190]   --->   Operation 47 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln190 = store i32 %sext_ln190, i8 %out_pkts_data_addr_1" [src/RNI.cpp:190]   --->   Operation 48 'store' 'store_ln190' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 248> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln191 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %sext_ln190, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read" [src/RNI.cpp:191]   --->   Operation 49 'write' 'write_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc" [src/RNI.cpp:187]   --->   Operation 50 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.169ns
The critical path consists of the following:
	'alloca' operation ('i') [22]  (0.000 ns)
	'load' operation ('i', src/RNI.cpp:187) on local variable 'i' [40]  (0.000 ns)
	'add' operation ('add_ln187', src/RNI.cpp:187) [43]  (1.915 ns)
	'store' operation ('store_ln187', src/RNI.cpp:187) of variable 'add_ln187', src/RNI.cpp:187 on local variable 'i' [67]  (1.588 ns)
	blocking operation 1.666 ns on control path)

 <State 2>: 6.508ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:190) on array 'NEURONS_MEMBRANE' [63]  (3.254 ns)
	'store' operation ('store_ln190', src/RNI.cpp:190) of variable 'sext_ln190', src/RNI.cpp:190 on array 'out_pkts_data' [65]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
