<stg><name>generic_sincos<float></name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:0 %t_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %t_in

]]></Node>
<StgValue><ssdm name="t_in_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:1 %data_V = bitcast i32 %t_in_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:2 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:3 %tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:4 %tmp_81 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:5 %closepath = icmp_ult  i8 %tmp_80, i8 126

]]></Node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:10 %add_ln116 = add i8 %tmp_80, i8 194

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:11 %addr = select i1 %closepath, i8 63, i8 %add_ln116

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:12 %r = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:13 %zext_ln488_2 = zext i4 %r

]]></Node>
<StgValue><ssdm name="zext_ln488_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="100" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:14 %ref_4oPi_table_100_V_addr = getelementptr i100 %ref_4oPi_table_100_V, i64 0, i64 %zext_ln488_2

]]></Node>
<StgValue><ssdm name="ref_4oPi_table_100_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="100" op_0_bw="4">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:15 %table_100_V = load i4 %ref_4oPi_table_100_V_addr

]]></Node>
<StgValue><ssdm name="table_100_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:16 %trunc_ln628 = trunc i8 %addr

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="100" op_0_bw="4">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:15 %table_100_V = load i4 %ref_4oPi_table_100_V_addr

]]></Node>
<StgValue><ssdm name="table_100_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="100" op_0_bw="4">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:17 %zext_ln735 = zext i4 %trunc_ln628

]]></Node>
<StgValue><ssdm name="zext_ln735"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:18 %r_6 = shl i100 %table_100_V, i100 %zext_ln735

]]></Node>
<StgValue><ssdm name="r_6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="80" op_0_bw="80" op_1_bw="100" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:19 %Med_V = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32.i32, i100 %r_6, i32 20, i32 99

]]></Node>
<StgValue><ssdm name="Med_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:8 %p_Result_118 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %tmp_81

]]></Node>
<StgValue><ssdm name="p_Result_118"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="80" op_0_bw="24">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:20 %zext_ln1299 = zext i24 %p_Result_118

]]></Node>
<StgValue><ssdm name="zext_ln1299"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:21 %ret_11 = mul i80 %Med_V, i80 %zext_ln1299

]]></Node>
<StgValue><ssdm name="ret_11"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="58" op_0_bw="58" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:22 %Mx_bits_V = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %ret_11, i32 19, i32 76

]]></Node>
<StgValue><ssdm name="Mx_bits_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:23 %k_V = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %ret_11, i32 77, i32 79

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:125 %icmp_ln824 = icmp_eq  i23 %tmp_81, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln824"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:6 %Ex_V = add i8 %tmp_80, i8 131

]]></Node>
<StgValue><ssdm name="Ex_V"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:7 %select_ln482 = select i1 %closepath, i8 %Ex_V, i8 0

]]></Node>
<StgValue><ssdm name="select_ln482"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:24 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %ret_11, i32 77

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:25 %Mx_bits_V_4 = sub i58 0, i58 %Mx_bits_V

]]></Node>
<StgValue><ssdm name="Mx_bits_V_4"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="58" op_0_bw="1" op_1_bw="58" op_2_bw="58">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:26 %select_ln520 = select i1 %tmp_74, i58 %Mx_bits_V_4, i58 %Mx_bits_V

]]></Node>
<StgValue><ssdm name="select_ln520"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:27 %select_ln832 = select i1 %closepath, i3 0, i3 %k_V

]]></Node>
<StgValue><ssdm name="select_ln832"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="58" op_0_bw="1" op_1_bw="58" op_2_bw="58">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:28 %Mx_bits_V_6 = select i1 %closepath, i58 %Mx_bits_V, i58 %select_ln520

]]></Node>
<StgValue><ssdm name="Mx_bits_V_6"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:29 %p_Result_s_151 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %Mx_bits_V_6, i32 29, i32 57

]]></Node>
<StgValue><ssdm name="p_Result_s_151"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:30 %p_Result_119 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %p_Result_s_151, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_119"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:31 %p_Result_12 = partselect i30 @llvm.part.select.i30, i30 %p_Result_119, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:32 %p_Result_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_12

]]></Node>
<StgValue><ssdm name="p_Result_120"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:33 %val_assign = cttz i32 @llvm.cttz.i32, i32 %p_Result_120, i1 1

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:34 %Mx_zeros = trunc i32 %val_assign

]]></Node>
<StgValue><ssdm name="Mx_zeros"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="6">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:35 %zext_ln646 = zext i6 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln646"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="58" op_0_bw="6">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:36 %zext_ln1253 = zext i6 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln1253"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:37 %r_5 = shl i58 %Mx_bits_V_6, i58 %zext_ln1253

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:38 %Ex_V_6 = sub i8 %select_ln482, i8 %zext_ln646

]]></Node>
<StgValue><ssdm name="Ex_V_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:39 %sext_ln1334 = sext i8 %Ex_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1334"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:40 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_V_6, i32 7

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:41 %ret = sub i9 0, i9 %sext_ln1334

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:42 %ush = select i1 %isNeg, i9 %ret, i9 %sext_ln1334

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:43 %sext_ln1311 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:44 %conv_i_i_i_i215_cast = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r_5, i32 29, i32 57

]]></Node>
<StgValue><ssdm name="conv_i_i_i_i215_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="29">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:45 %conv_i_i_i_i215_cast_cast = zext i29 %conv_i_i_i_i215_cast

]]></Node>
<StgValue><ssdm name="conv_i_i_i_i215_cast_cast"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:46 %lshr_ln1287 = lshr i32 %conv_i_i_i_i215_cast_cast, i32 %sext_ln1311

]]></Node>
<StgValue><ssdm name="lshr_ln1287"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:47 %shl_ln1253 = shl i32 %conv_i_i_i_i215_cast_cast, i32 %sext_ln1311

]]></Node>
<StgValue><ssdm name="shl_ln1253"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:48 %select_ln1312 = select i1 %isNeg, i32 %lshr_ln1287, i32 %shl_ln1253

]]></Node>
<StgValue><ssdm name="select_ln1312"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="22" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:49 %B = trunc i32 %select_ln1312

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:56 %A = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln1312, i32 22, i32 28

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:57 %B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln1312, i32 7, i32 21

]]></Node>
<StgValue><ssdm name="B_trunc"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="30" op_0_bw="15">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:58 %zext_ln1070 = zext i15 %B_trunc

]]></Node>
<StgValue><ssdm name="zext_ln1070"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:59 %r_V = mul i30 %zext_ln1070, i30 %zext_ln1070

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:132 %icmp_ln208 = icmp_ne  i8 %tmp_80, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:134 %icmp_ln208_1 = icmp_eq  i8 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln208_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:136 %icmp_ln208_2 = icmp_eq  i8 %tmp_80, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln208_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:59 %r_V = mul i30 %zext_ln1070, i30 %zext_ln1070

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:59 %r_V = mul i30 %zext_ln1070, i30 %zext_ln1070

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:60 %zext_ln488 = zext i7 %A

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:74 %second_order_float_cos_K2_V_addr = getelementptr i14 %second_order_float_cos_K2_V, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K2_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:75 %second_order_float_cos_K2_V_load = load i7 %second_order_float_cos_K2_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K2_V_load"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:94 %second_order_float_sin_K2_V_addr = getelementptr i13 %second_order_float_sin_K2_V, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K2_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:95 %second_order_float_sin_K2_V_load = load i7 %second_order_float_sin_K2_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K2_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:59 %r_V = mul i30 %zext_ln1070, i30 %zext_ln1070

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:72 %trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %r_V, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="15">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:73 %zext_ln1069_1 = zext i15 %trunc_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1069_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:75 %second_order_float_cos_K2_V_load = load i7 %second_order_float_cos_K2_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K2_V_load"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="29" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:76 %zext_ln1072_1 = zext i14 %second_order_float_cos_K2_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1072_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:77 %r_V_36 = mul i29 %zext_ln1069_1, i29 %zext_ln1072_1

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="15">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:93 %zext_ln1070_3 = zext i15 %trunc_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1070_3"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:95 %second_order_float_sin_K2_V_load = load i7 %second_order_float_sin_K2_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K2_V_load"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="13">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:96 %sext_ln1072_2 = sext i13 %second_order_float_sin_K2_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1072_2"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:97 %r_V_38 = mul i28 %zext_ln1070_3, i28 %sext_ln1072_2

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:61 %second_order_float_cos_K0_V_addr = getelementptr i28 %second_order_float_cos_K0_V, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K0_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:62 %second_order_float_cos_K0_V_load = load i7 %second_order_float_cos_K0_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K0_V_load"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:66 %second_order_float_cos_K1_V_addr = getelementptr i22 %second_order_float_cos_K1_V, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K1_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:67 %second_order_float_cos_K1_V_load = load i7 %second_order_float_cos_K1_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K1_V_load"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:77 %r_V_36 = mul i29 %zext_ln1069_1, i29 %zext_ln1072_1

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:85 %second_order_float_sin_K0_V_addr = getelementptr i29 %second_order_float_sin_K0_V, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K0_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:86 %second_order_float_sin_K0_V_load = load i7 %second_order_float_sin_K0_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K0_V_load"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:88 %second_order_float_sin_K1_V_addr = getelementptr i21 %second_order_float_sin_K1_V, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K1_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:89 %second_order_float_sin_K1_V_load = load i7 %second_order_float_sin_K1_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K1_V_load"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:97 %r_V_38 = mul i28 %zext_ln1070_3, i28 %sext_ln1072_2

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:62 %second_order_float_cos_K0_V_load = load i7 %second_order_float_cos_K0_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K0_V_load"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:63 %cos_t1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %second_order_float_cos_K0_V_load, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="cos_t1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="44" op_0_bw="22">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:65 %zext_ln1069 = zext i22 %B

]]></Node>
<StgValue><ssdm name="zext_ln1069"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:67 %second_order_float_cos_K1_V_load = load i7 %second_order_float_cos_K1_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K1_V_load"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="44" op_0_bw="22">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:68 %zext_ln1072 = zext i22 %second_order_float_cos_K1_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1072"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:69 %r_V_35 = mul i44 %zext_ln1072, i44 %zext_ln1069

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="21" op_0_bw="21" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:70 %trunc_ln = partselect i21 @_ssdm_op_PartSelect.i21.i44.i32.i32, i44 %r_V_35, i32 23, i32 43

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:77 %r_V_36 = mul i29 %zext_ln1069_1, i29 %zext_ln1072_1

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:86 %second_order_float_sin_K0_V_load = load i7 %second_order_float_sin_K0_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K0_V_load"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="43" op_0_bw="22">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:87 %zext_ln1070_2 = zext i22 %B

]]></Node>
<StgValue><ssdm name="zext_ln1070_2"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:89 %second_order_float_sin_K1_V_load = load i7 %second_order_float_sin_K1_V_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K1_V_load"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="43" op_0_bw="21">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:90 %sext_ln1072 = sext i21 %second_order_float_sin_K1_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1072"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:91 %r_V_37 = mul i43 %zext_ln1070_2, i43 %sext_ln1072

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="20" op_0_bw="20" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:92 %rhs_4 = partselect i20 @_ssdm_op_PartSelect.i20.i43.i32.i32, i43 %r_V_37, i32 23, i32 42

]]></Node>
<StgValue><ssdm name="rhs_4"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:97 %r_V_38 = mul i28 %zext_ln1070_3, i28 %sext_ln1072_2

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:99 %trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %second_order_float_sin_K0_V_load, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="27">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:64 %zext_ln662_1 = zext i27 %cos_t1

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="21">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:71 %zext_ln662 = zext i21 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:77 %r_V_36 = mul i29 %zext_ln1069_1, i29 %zext_ln1072_1

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:78 %cos_t3 = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %r_V_36, i32 16, i32 28

]]></Node>
<StgValue><ssdm name="cos_t3"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="29" op_0_bw="13">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:79 %zext_ln662_2 = zext i13 %cos_t3

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:80 %conv4_i_i_i207_i_neg = sub i28 0, i28 %zext_ln662_1

]]></Node>
<StgValue><ssdm name="conv4_i_i_i207_i_neg"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="28">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:81 %sext_ln657 = sext i28 %conv4_i_i_i207_i_neg

]]></Node>
<StgValue><ssdm name="sext_ln657"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:82 %xor_ln657 = xor i29 %sext_ln657, i29 268435456

]]></Node>
<StgValue><ssdm name="xor_ln657"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:83 %sub_ln657 = sub i29 %xor_ln657, i29 %zext_ln662

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:84 %cos_result_V = sub i29 %sub_ln657, i29 %zext_ln662_2

]]></Node>
<StgValue><ssdm name="cos_result_V"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:97 %r_V_38 = mul i28 %zext_ln1070_3, i28 %sext_ln1072_2

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:98 %rhs_5 = partselect i12 @_ssdm_op_PartSelect.i12.i28.i32.i32, i28 %r_V_38, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="rhs_5"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="21" op_0_bw="20">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:100 %sext_ln1146 = sext i20 %rhs_4

]]></Node>
<StgValue><ssdm name="sext_ln1146"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="21" op_0_bw="12">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:101 %sext_ln1146_3 = sext i12 %rhs_5

]]></Node>
<StgValue><ssdm name="sext_ln1146_3"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:102 %add_ln1146 = add i21 %sext_ln1146, i21 %sext_ln1146_3

]]></Node>
<StgValue><ssdm name="add_ln1146"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="21">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:103 %sext_ln1146_4 = sext i21 %add_ln1146

]]></Node>
<StgValue><ssdm name="sext_ln1146_4"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:104 %ret_V = add i28 %sext_ln1146_4, i28 %trunc_ln3

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="57" op_0_bw="29">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:105 %zext_ln1069_2 = zext i29 %conv_i_i_i_i215_cast

]]></Node>
<StgValue><ssdm name="zext_ln1069_2"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="57" op_0_bw="28">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:106 %zext_ln1072_2 = zext i28 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_2"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:107 %r_V_39 = mul i57 %zext_ln1069_2, i57 %zext_ln1072_2

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="28" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:108 %tmp_37 = partselect i28 @_ssdm_op_PartSelect.i28.i57.i32.i32, i57 %r_V_39, i32 29, i32 56

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="28">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:109 %zext_ln662_3 = zext i28 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln662_3"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:110 %cos_resultf = call i32 @scaled_fixed2ieee<29, 1>, i29 %cos_result_V, i9 0

]]></Node>
<StgValue><ssdm name="cos_resultf"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:111 %sin_resultf = call i32 @scaled_fixed2ieee<29, 1>, i29 %zext_ln662_3, i9 %ret

]]></Node>
<StgValue><ssdm name="sin_resultf"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="139" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:110 %cos_resultf = call i32 @scaled_fixed2ieee<29, 1>, i29 %cos_result_V, i9 0

]]></Node>
<StgValue><ssdm name="cos_resultf"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:111 %sin_resultf = call i32 @scaled_fixed2ieee<29, 1>, i29 %zext_ln662_3, i9 %ret

]]></Node>
<StgValue><ssdm name="sin_resultf"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:112 %p_Result_121 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_s, i3 %select_ln832

]]></Node>
<StgValue><ssdm name="p_Result_121"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:113 %data_V_3 = bitcast i32 %sin_resultf

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:114 %p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_122"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:115 %tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="23" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:116 %tmp_83 = trunc i32 %data_V_3

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:117 %data_V_4 = bitcast i32 %cos_resultf

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:118 %p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_4, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_123"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:119 %tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="23" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:120 %tmp_85 = trunc i32 %data_V_4

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:121 %tmp = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_121

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:122 %sin_results_sign_V_1 = or i1 %tmp, i1 %p_Result_122

]]></Node>
<StgValue><ssdm name="sin_results_sign_V_1"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:123 %tmp_8 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_121

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:124 %cos_results_sign_V_1 = or i1 %tmp_8, i1 %p_Result_123

]]></Node>
<StgValue><ssdm name="cos_results_sign_V_1"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:127 %select_ln215_1 = select i1 %icmp_ln824, i8 0, i8 %tmp_82

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:128 %select_ln215_2 = select i1 %icmp_ln824, i23 0, i23 %tmp_83

]]></Node>
<StgValue><ssdm name="select_ln215_2"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:129 %xor_ln215 = xor i1 %icmp_ln824, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:130 %select_ln215_3 = select i1 %icmp_ln824, i8 127, i8 %tmp_84

]]></Node>
<StgValue><ssdm name="select_ln215_3"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:131 %select_ln215_4 = select i1 %icmp_ln824, i23 0, i23 %tmp_85

]]></Node>
<StgValue><ssdm name="select_ln215_4"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:137 %select_ln208_1 = select i1 %icmp_ln208_2, i8 255, i8 %tmp_82

]]></Node>
<StgValue><ssdm name="select_ln208_1"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:138 %sin_results_exp_V_1 = select i1 %icmp_ln208_1, i8 %select_ln215_1, i8 %select_ln208_1

]]></Node>
<StgValue><ssdm name="sin_results_exp_V_1"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:139 %select_ln208_3 = select i1 %icmp_ln208_2, i23 8388607, i23 %tmp_83

]]></Node>
<StgValue><ssdm name="select_ln208_3"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:140 %sin_results_sig_V_1 = select i1 %icmp_ln208_1, i23 %select_ln215_2, i23 %select_ln208_3

]]></Node>
<StgValue><ssdm name="sin_results_sig_V_1"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:141 %select_ln208_5 = select i1 %icmp_ln208_1, i1 %xor_ln215, i1 %icmp_ln208

]]></Node>
<StgValue><ssdm name="select_ln208_5"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:142 %cos_results_sign_V_2 = and i1 %cos_results_sign_V_1, i1 %select_ln208_5

]]></Node>
<StgValue><ssdm name="cos_results_sign_V_2"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:143 %select_ln208_6 = select i1 %icmp_ln208_2, i8 255, i8 %tmp_84

]]></Node>
<StgValue><ssdm name="select_ln208_6"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:144 %cos_results_exp_V_1 = select i1 %icmp_ln208_1, i8 %select_ln215_3, i8 %select_ln208_6

]]></Node>
<StgValue><ssdm name="cos_results_exp_V_1"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:145 %select_ln208_8 = select i1 %icmp_ln208_2, i23 8388607, i23 %tmp_85

]]></Node>
<StgValue><ssdm name="select_ln208_8"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:146 %cos_results_sig_V_1 = select i1 %icmp_ln208_1, i23 %select_ln215_4, i23 %select_ln208_8

]]></Node>
<StgValue><ssdm name="cos_results_sig_V_1"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:147 %tmp_10 = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %select_ln832

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="100" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:9 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:50 %specmemcore_ln57 = specmemcore void @_ssdm_op_SpecMemCore, i28 %second_order_float_cos_K0_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln57"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, i22 %second_order_float_cos_K1_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln58"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:52 %specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, i14 %second_order_float_cos_K2_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln59"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i29 %second_order_float_sin_K0_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln60"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:54 %specmemcore_ln61 = specmemcore void @_ssdm_op_SpecMemCore, i21 %second_order_float_sin_K1_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln61"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:55 %specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, i13 %second_order_float_sin_K2_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln62"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:126 %select_ln215 = select i1 %icmp_ln824, i1 %p_Result_s, i1 %sin_results_sign_V_1

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:133 %and_ln208 = and i1 %sin_results_sign_V_1, i1 %icmp_ln208

]]></Node>
<StgValue><ssdm name="and_ln208"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:135 %sin_results_sign_V_2 = select i1 %icmp_ln208_1, i1 %select_ln215, i1 %and_ln208

]]></Node>
<StgValue><ssdm name="sin_results_sign_V_2"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:148 %tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %cos_results_sign_V_2, i8 %cos_results_exp_V_1, i23 %cos_results_sig_V_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:149 %tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %sin_results_sign_V_2, i8 %sin_results_exp_V_1, i23 %sin_results_sig_V_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:150 %bitcast_ln351 = bitcast i32 %tmp_9

]]></Node>
<StgValue><ssdm name="bitcast_ln351"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:151 %bitcast_ln351_1 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln351_1"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:152 %s_out = select i1 %tmp_10, i32 %bitcast_ln351, i32 %bitcast_ln351_1

]]></Node>
<StgValue><ssdm name="s_out"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:153 %c_out = select i1 %tmp_10, i32 %bitcast_ln351_1, i32 %bitcast_ln351

]]></Node>
<StgValue><ssdm name="c_out"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:154 %mrv = insertvalue i64 <undef>, i32 %s_out

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:155 %mrv_1 = insertvalue i64 %mrv, i32 %c_out

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="64">
<![CDATA[
_ZN9ap_ufixedILi58ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi104ELi27ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:156 %ret_ln234 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln234"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
