I 000056 55 587           1555685394894 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685394895 2019.04.19 17:49:54)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 16171310124214051446504d451340151410401114)
	(_ent
		(_time 1555685394888)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685395022 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685395023 2019.04.19 17:49:55)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 9393c89cc5c4918491c3d5ccc0949b95c695c59491)
	(_ent
		(_time 1555685395019)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685395039 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685395040 2019.04.19 17:49:55)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code a3a3f8f4f6f5f5b6f5f6b1f8faa5f5a4a1a6f5a0a1)
	(_ent
		(_time 1555685395037)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000056 55 587           1555685489755 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685489756 2019.04.19 17:51:29)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code a2f1a1f4a2f6a0b1a0f2e4f9f1a7f4a1a0a4f4a5a0)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685489782 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685489783 2019.04.19 17:51:29)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code c1939c949596c3d6c391879e92c6c9c794c797c6c3)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685489819 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685489820 2019.04.19 17:51:29)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code e0b2bdb3b6b6b6f5b6b5f2bbb9e6b6e7e2e5b6e3e2)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555685501010 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555685501011 2019.04.19 17:51:41)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 9493c49bc5c3c481c2c181cec492c1929091c29791)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000056 55 587           1555685501072 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685501073 2019.04.19 17:51:41)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code d2d5d581d286d0c1d082948981d784d1d0d484d5d0)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685501099 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685501100 2019.04.19 17:51:41)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code f2f4aba2a5a5f0e5f0a2b4ada1f5faf4a7f4a4f5f0)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685501115 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685501116 2019.04.19 17:51:41)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 01075b07565757145754135a580757060304570203)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555685510968 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555685510969 2019.04.19 17:51:50)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 75777574252225602320602f257320737170237670)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555685511028 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555685511029 2019.04.19 17:51:51)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code c3c1c696c69491d5c6c1d59994c5c7c5c5c5c5c5c7)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000056 55 587           1555685511272 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685511273 2019.04.19 17:51:51)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code adaff9fbfbf9afbeaffdebf6fea8fbaeafabfbaaaf)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685511294 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685511295 2019.04.19 17:51:51)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code cdcec798cc9acfdacf9d8b929ecac5cb98cb9bcacf)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685511307 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685511308 2019.04.19 17:51:51)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code cdcec798cf9b9bd89b98df9694cb9bcacfc89bcecf)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555685612830 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555685612831 2019.04.19 17:53:32)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 683d3f68353f387d3e3d7d32386e3d6e6c6d3e6b6d)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555685612853 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555685612854 2019.04.19 17:53:32)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 782d2a79762f2a6e7d7a6e222f7e7c7e7e7e7e7e7c)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000056 55 587           1555685613098 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685613099 2019.04.19 17:53:33)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 722024727226706170223429217724717074247570)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685613122 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685613123 2019.04.19 17:53:33)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 81d2898fd5d6839683d1c7ded2868987d487d78683)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685613142 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685613143 2019.04.19 17:53:33)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code a0f3a8f7f6f6f6b5f6f5b2fbf9a6f6a7a2a5f6a3a2)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555685707234 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555685707235 2019.04.19 17:55:07)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 1f1d1e181c484f0a494a0a454f194a191b1a491c1a)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555685707254 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555685707255 2019.04.19 17:55:07)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 3e3c3a3b6d696c283b3c286469383a38383838383a)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000062 55 658           1555685707551 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555685707552 2019.04.19 17:55:07)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 6765326665313b723066753e606063613162316466)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000056 55 587           1555685707576 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685707577 2019.04.19 17:55:07)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 76742176722274657426302d257320757470207174)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685707598 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685707599 2019.04.19 17:55:07)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 96959f99c5c1948194c6d0c9c5919e90c390c09194)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685707615 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685707616 2019.04.19 17:55:07)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code a5a6acf2f6f3f3b0f3f0b7fefca3f3a2a7a0f3a6a7)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555685735830 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555685735831 2019.04.19 17:55:35)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code e0b7b7b3b5b7b0f5b6b5f5bab0e6b5e6e4e5b6e3e5)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555685735851 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555685735852 2019.04.19 17:55:35)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code f0a7a2a0f6a7a2e6f5f2e6aaa7f6f4f6f6f6f6f6f4)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000062 55 658           1555685736084 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555685736085 2019.04.19 17:55:36)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code da8e8e898e8c86cf8ddbc883dddddedc8cdf8cd9db)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000056 55 587           1555685736105 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685736106 2019.04.19 17:55:36)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code eabebcb8b9bee8f9e8baacb1b9efbce9e8ecbcede8)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685736126 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685736127 2019.04.19 17:55:36)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code f9acf1a9a5aefbeefba9bfa6aafef1ffacffaffefb)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685736143 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685736144 2019.04.19 17:55:36)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 184d111f464e4e0d4e4d0a43411e4e1f1a1d4e1b1a)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555685760891 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555685760892 2019.04.19 17:56:00)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code c6c1c693959196d39093d39c96c093c0c2c390c5c3)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555685760914 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555685760915 2019.04.19 17:56:00)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code d6d1d384d68184c0d3d4c08c81d0d2d0d0d0d0d0d2)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000062 55 658           1555685761146 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555685761147 2019.04.19 17:56:01)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code c0c79694c5969cd597c1d299c7c7c4c696c596c3c1)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000056 55 587           1555685761166 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685761167 2019.04.19 17:56:01)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code d0d78483d284d2c3d280968b83d586d3d2d686d7d2)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685761189 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685761190 2019.04.19 17:56:01)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code e0e6eab3b5b7e2f7e2b0a6bfb3e7e8e6b5e6b6e7e2)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685761204 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685761205 2019.04.19 17:56:01)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code fff9f5afffa9a9eaa9aaeda4a6f9a9f8fdfaa9fcfd)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555685909846 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555685909847 2019.04.19 17:58:29)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code a0a3a6f7f5f7f0b5f6f5b5faf0a6f5a6a4a5f6a3a5)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555685909870 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555685909871 2019.04.19 17:58:29)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code afacacf8fff8fdb9aaadb9f5f8a9aba9a9a9a9a9ab)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9739          1555685910125 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555685910126 2019.04.19 17:58:30)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code a9aaf2fea6fffebea3a4eff3fbafffaeacaffcaead)
	(_ent
		(_time 1555685910097)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int content 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((content)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_implicit)
			(_port
				((L)(L))
				((NR)(NR))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555685910149 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555685910150 2019.04.19 17:58:30)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code c8cb949cc59e94dd9fc9da91cfcfccce9ecd9ecbc9)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555685910179 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555685910180 2019.04.19 17:58:30)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code e8ebb4bae5beb4fdbfecfbb7bbedbeefeceebeedbe)
	(_ent
		(_time 1555685910163)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555685910200 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685910201 2019.04.19 17:58:30)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 07045800025305140557415c540251040501510005)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685910225 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685910226 2019.04.19 17:58:30)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 17151610454015001547514844101f114211411015)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685910241 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685910242 2019.04.19 17:58:30)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 26242722767070337073347d7f2070212423702524)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555685985254 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555685985255 2019.04.19 17:59:45)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 2e2f7a2a2e797e3b787b3b747e287b282a2b782d2b)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555685985277 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555685985278 2019.04.19 17:59:45)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 3d3c6c386f6a6f2b383f2b676a3b393b3b3b3b3b39)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9736          1555685985501 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555685985502 2019.04.19 17:59:45)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 28292d2c267e7f3f22256e727a2e7e2f2d2e7d2f2c)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_implicit)
			(_port
				((address)(address))
				((data)(data))
			)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555685985522 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555685985523 2019.04.19 17:59:45)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 3736353335616b226036256e303033316132613436)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555685985536 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555685985537 2019.04.19 17:59:45)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 4746454445111b5210435418144211404341114211)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555685985550 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555685985551 2019.04.19 17:59:45)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 57565755520355445507110c045201545551015055)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555685985573 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555685985574 2019.04.19 17:59:45)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 66663866353164716436203935616e603360306164)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555685985587 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555685985588 2019.04.19 17:59:45)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 76762877262020632023642d2f7020717473207574)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555686047455 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555686047456 2019.04.19 18:00:47)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 2928292d757e793c7f7c3c73792f7c2f2d2c7f2a2c)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555686047476 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555686047477 2019.04.19 18:00:47)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 39383c3c366e6b2f3c3b2f636e3f3d3f3f3f3f3f3d)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9681          1555686047711 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555686047712 2019.04.19 18:00:47)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 2322722726757434292e6579712575242625762427)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555686047730 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555686047731 2019.04.19 18:00:47)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 3332653735656f266432216a343437356536653032)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555686047746 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555686047747 2019.04.19 18:00:47)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 4243144145141e571546511d114714454644144714)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555686047762 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555686047763 2019.04.19 18:00:47)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 525306505206504150021409015704515054045550)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555686047787 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555686047788 2019.04.19 18:00:47)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 71717b70252673667321372e227679772477277673)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555686047801 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555686047802 2019.04.19 18:00:47)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 81818b8fd6d7d794d7d493dad887d7868384d78283)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555686309412 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555686309413 2019.04.19 18:05:09)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 6a6b6b6a6e3d3a7f3c3f7f303a6c3f6c6e6f3c696f)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555686309445 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555686309446 2019.04.19 18:05:09)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 89888d8786dedb9f8c8b9fd3de8f8d8f8f8f8f8f8d)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9681          1555686309664 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555686309665 2019.04.19 18:05:09)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 64653664663233736e69223e366232636162316360)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555686309683 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555686309684 2019.04.19 18:05:09)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 74752174752228612375662d737370722271227775)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555686309699 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555686309700 2019.04.19 18:05:09)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 8382d68c85d5df96d48790dcd086d5848785d586d5)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555686309715 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555686309716 2019.04.19 18:05:09)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 9392c49d92c7918091c3d5c8c096c5909195c59491)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555686309741 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555686309742 2019.04.19 18:05:09)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code b2b2bbe6e5e5b0a5b0e2f4ede1b5bab4e7b4e4b5b0)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555686309755 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555686309756 2019.04.19 18:05:09)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code c2c2cb97969494d79497d0999bc494c5c0c794c1c0)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555686353562 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555686353563 2019.04.19 18:05:53)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code d7d08585858087c28182c28d87d182d1d3d281d4d2)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555686353602 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555686353603 2019.04.19 18:05:53)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 06015600065154100304105c510002000000000002)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9681          1555686353827 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555686353828 2019.04.19 18:05:53)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code f0f7f7a0f6a6a7e7fafdb6aaa2f6a6f7f5f6a5f7f4)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555686353847 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555686353848 2019.04.19 18:05:53)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 0007010705565c1557011259070704065605560301)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555686353863 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555686353864 2019.04.19 18:05:53)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 0f080e085c59531a580b1c505c0a59080b09590a59)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555686353879 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555686353880 2019.04.19 18:05:53)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 1f181c194b4b1d0c1d4f59444c1a491c1d1949181d)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555686353900 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555686353901 2019.04.19 18:05:53)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 2e28732a2e792c392c7e68717d2926287b2878292c)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555686353916 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555686353917 2019.04.19 18:05:53)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 3e38633b3d68682b686b2c65673868393c3b683d3c)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555686376511 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555686376512 2019.04.19 18:06:16)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 8081878ed5d7d095d6d595dad086d5868485d68385)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555686376545 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555686376546 2019.04.19 18:06:16)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 9f9e9d90cfc8cd899a9d89c5c8999b99999999999b)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9681          1555686376768 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555686376769 2019.04.19 18:06:16)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 8988dd8786dfde9e8384cfd3db8fdf8e8c8fdc8e8d)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555686376786 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555686376787 2019.04.19 18:06:16)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 9998ca9795cfc58cce988bc09e9e9d9fcf9ccf9a98)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555686376801 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555686376802 2019.04.19 18:06:16)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code a9a8faffa5fff5bcfeadbaf6faacffaeadafffacff)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555686376815 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555686376816 2019.04.19 18:06:16)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code b8b9e9edb2ecbaabbae8fee3ebbdeebbbabeeebfba)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000058 55 594           1555686376849 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555686376850 2019.04.19 18:06:16)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code d8d8d78a858fdacfda889e878bdfd0de8dde8edfda)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555686376864 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555686376865 2019.04.19 18:06:16)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code e7e7e8b4b6b1b1f2b1b2f5bcbee1b1e0e5e2b1e4e5)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000057 55 726           1555686528612 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555686528613 2019.04.19 18:08:48)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code adf8a4faacfafdb8fbf8b8f7fdabf8aba9a8fbaea8)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555686528631 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555686528632 2019.04.19 18:08:48)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code bde8b1e9efeaefabb8bfabe7eabbb9bbbbbbbbbbb9)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9681          1555686528843 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555686528844 2019.04.19 18:08:48)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 88ddd28686dedf9f8285ced2da8ede8f8d8edd8f8c)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555686528862 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555686528863 2019.04.19 18:08:48)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code a7f2faf1a5f1fbb2f0a6b5fea0a0a3a1f1a2f1a4a6)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555686528875 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555686528876 2019.04.19 18:08:48)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code a7f2faf1a5f1fbb2f0a3b4f8f4a2f1a0a3a1f1a2f1)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555686528906 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555686528907 2019.04.19 18:08:48)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code c6939992c292c4d5c496809d95c390c5c4c090c1c4)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1547          1555686528951 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555686528952 2019.04.19 18:08:48)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 05515603565205105604105c020201035300530600)
	(_ent
		(_time 1555685985561)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_port(_int data 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_type(_int mem 0 11(_array 1((_to i 0 i 31)))))
		(_cnst(_int my_ROM 2 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1555686528982 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555686528983 2019.04.19 18:08:48)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 15414c12454217021745534a46121d134013431217)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555686528995 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555686528996 2019.04.19 18:08:48)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 24707d20767272317271367f7d2272232621722726)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000064 55 9752          1555687727785 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555687727786 2019.04.19 18:28:47)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code e1e6b6b2e6b7b6f6ebeca7bbb3e7b7e6e4e7b4e6e5)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 66(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int SELECT_C_INPUT 6 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 6 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 7 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000064 55 9681          1555687985665 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555687985666 2019.04.19 18:33:05)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 44421346461213534e49021e164212434142114340)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 1542          1555687994349 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555687994350 2019.04.19 18:33:14)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 34313031666334216735216d333330326231623731)
	(_ent
		(_time 1555685985561)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_port(_int data 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 1((_to i 0 i 31)))))
		(_cnst(_int my_ROM 2 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000064 55 9681          1555688450888 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555688450923 2019.04.19 18:40:50)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code a6a1a1f1a6f0f1b1acabe0fcf4a0f0a1a3a0f3a1a2)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000064 55 9681          1555688458102 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555688458103 2019.04.19 18:40:58)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code babfe0eeedecedadb0b7fce0e8bcecbdbfbcefbdbe)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 1548          1555688464839 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555688464840 2019.04.19 18:41:04)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 080a0e0e565f081d5b091d510f0f0c0e5e0d5e0b0d)
	(_ent
		(_time 1555685985561)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_port(_int data 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_type(_int mem 0 11(_array 1((_dto i 31 i 0)))))
		(_cnst(_int my_ROM 2 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000057 55 726           1555689871428 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555689871461 2019.04.19 19:04:31)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code a9fcf9fef5fef9bcfffcbcf3f9affcafadacffaaac)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555689871562 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555689871563 2019.04.19 19:04:31)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 07525101065055110205115d500103010101010103)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9681          1555689871843 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555689871844 2019.04.19 19:04:31)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 30653035366667273a3d766a623666373536653734)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(4)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555689871883 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555689871884 2019.04.19 19:04:31)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 4f1a484c1c19135a184e5d1648484b49194a194c4e)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555689871963 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555689871964 2019.04.19 19:04:31)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 9dc89a93cccbc188ca998ec2ce98cb9a999bcb98cb)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555689872005 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555689872006 2019.04.19 19:04:32)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code cc99c9989d98cedfce9c8a979fc99acfceca9acbce)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1548          1555689872173 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555689872174 2019.04.19 19:04:32)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 782c2e79262f786d2b796d217f7f7c7e2e7d2e7b7d)
	(_ent
		(_time 1555685985561)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_port(_int data 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_type(_int mem 0 11(_array 1((_dto i 31 i 0)))))
		(_cnst(_int my_ROM 2 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1555689872205 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555689872206 2019.04.19 19:04:32)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 97c3cb98c5c0958095c7d1c8c4909f91c291c19095)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555689872258 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555689872259 2019.04.19 19:04:32)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code c6929a93969090d39093d49d9fc090c1c4c390c5c4)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000064 55 9681          1555690013437 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555690013438 2019.04.19 19:06:53)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 49191f4b461f1e5e43440f131b4f1f4e4c4f1c4e4d)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(4)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 5 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 5 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 6 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 1547          1555749991417 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555749991418 2019.04.20 11:46:31)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 3a3f3e3f3d6d3a2f693b2f633d3d3e3c6c3f6c393f)
	(_ent
		(_time 1555685985561)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_port(_int data 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_type(_int mem 0 11(_array 1((_to i 0 i 31)))))
		(_cnst(_int my_ROM 2 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000064 55 9752          1555751085706 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555751085707 2019.04.20 12:04:45)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code d3818881d68584c4d9de958981d585d4d6d586d4d7)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 4 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 66(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 5 0 66(_arch(_uni))))
		(_sig(_int Qn 5 0 67(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int SELECT_C_INPUT 6 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 6 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~136 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 7 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 1612          1555751092975 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555751092976 2019.04.20 12:04:52)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 35643230666235206634206c323231336330633630)
	(_ent
		(_time 1555751092973)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000057 55 726           1555751295437 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555751295438 2019.04.20 12:08:15)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 0a0c580c0e5d5a1f5c5f1f505a0c5f0c0e0f5c090f)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555751295458 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555751295459 2019.04.20 12:08:15)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 292f7e2d267e7b3f2c2b3f737e2f2d2f2f2f2f2f2d)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9824          1555751295662 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555751295663 2019.04.20 12:08:15)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code f4f2f4a4f6a2a3e3fef9b2aea6f2a2f3f1f2a1f3f0)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 5 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 63(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 66(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 66(_arch(_uni))))
		(_sig(_int Qn 6 0 67(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int SELECT_C_INPUT 7 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 7 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555751295681 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555751295682 2019.04.20 12:08:15)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 04020403055258115305165d030300025201520705)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555751295696 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555751295697 2019.04.20 12:08:15)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 1315131515454f064417004c401645141715451645)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555751295710 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555751295711 2019.04.20 12:08:15)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 232521262277213021736578702675202125752421)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1555751295723 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555751295724 2019.04.20 12:08:15)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 33346536666433266032266a343437356536653036)
	(_ent
		(_time 1555751092972)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1555751295738 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555751295739 2019.04.20 12:08:15)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 33346f36656431243163756c60343b356635653431)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555751295751 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555751295752 2019.04.20 12:08:15)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 52550e5106040447040740090b5404555057045150)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000062 55 1614          1555752418604 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555752418605 2019.04.20 12:26:58)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 6e6b3a6e6d396e7b3d6f7b3769696a68386b386d6b)
	(_ent
		(_time 1555751092972)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 1 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(0 0)
	)
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000064 55 9824          1555759237727 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555759237742 2019.04.20 14:20:37)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code b2b7b2e6b6e4e5a5b8bff4e8e0b4e4b5b7b4e7b5b6)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 5 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 63(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 66(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 66(_arch(_uni))))
		(_sig(_int Qn 6 0 67(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int SELECT_C_INPUT 7 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 7 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 1612          1555759257489 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555759257490 2019.04.20 14:20:57)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code d8d7d38a868fd8cd8bd9cd81dfdfdcde8edd8edbdd)
	(_ent
		(_time 1555751092972)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000062 55 1542          1555760305378 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555760305379 2019.04.20 14:38:25)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 2b242e2f2f7c2b3e782a3e722c2c2f2d7d2e7d282e)
	(_ent
		(_time 1555760305374)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_port(_int data 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 1((_to i 0 i 31)))))
		(_cnst(_int my_ROM 2 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000057 55 726           1555760353561 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555760353562 2019.04.20 14:39:13)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 57555554050007420102420d075102515352015452)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555760353634 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555760353635 2019.04.20 14:39:13)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code a5a7a2f2a6f2f7b3a0a7b3fff2a3a1a3a3a3a3a3a1)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9887          1555760353883 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555760353884 2019.04.20 14:39:13)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 9f9dc890cfc9c8889592d9c5cd99c9989a99ca989b)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 5 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
			(_port
				((address)(address))
				((data)(data))
			)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 63(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 66(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 66(_arch(_uni))))
		(_sig(_int Qn 6 0 67(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int SELECT_C_INPUT 7 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 7 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555760353921 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555760353922 2019.04.20 14:39:13)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code bebceeebeee8e2abe9bface7b9b9bab8e8bbe8bdbf)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555760353938 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555760353939 2019.04.20 14:39:13)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code dddf8d8e8c8b81c88ad9ce828ed88bdad9db8bd88b)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555760353955 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555760353956 2019.04.20 14:39:13)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code edefbfbfbbb9effeefbdabb6bee8bbeeefebbbeaef)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1542          1555760353972 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555760353973 2019.04.20 14:39:13)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code fdfefbadffaafde8aefce8a4fafaf9fbabf8abfef8)
	(_ent
		(_time 1555760305373)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_port(_int data 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 1((_to i 0 i 31)))))
		(_cnst(_int my_ROM 2 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1555760353986 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555760353987 2019.04.20 14:39:13)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 0c0f010a0a5b0e1b0e5c4a535f0b040a590a5a0b0e)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555760354002 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555760354003 2019.04.20 14:39:14)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 0c0f010a095a5a195a591e57550a5a0b0e095a0f0e)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000062 55 1547          1555760582434 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555760582435 2019.04.20 14:43:02)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 62366162363562773163773b656566643467346167)
	(_ent
		(_time 1555760305373)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_port(_int data 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_type(_int mem 0 11(_array 1((_to i 0 i 31)))))
		(_cnst(_int my_ROM 2 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000062 55 1612          1555761471679 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555761471680 2019.04.20 14:57:51)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 04060502565304115705115d030300025201520701)
	(_ent
		(_time 1555761471677)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000057 55 726           1555761522613 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555761522614 2019.04.20 14:58:42)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code eee9e6bdeeb9befbb8bbfbb4bee8bbe8eaebb8edeb)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555761522668 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555761522669 2019.04.20 14:58:42)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 2c2b7928797b7e3a292e3a767b2a282a2a2a2a2a28)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9824          1555761522891 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555761522892 2019.04.20 14:58:42)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 07000601065150100d0a415d550151000201520003)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 5 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 63(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 66(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 66(_arch(_uni))))
		(_sig(_int Qn 6 0 67(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int SELECT_C_INPUT 7 0 68(_arch(_uni))))
		(_sig(_int C_INPUT 7 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555761522911 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555761522912 2019.04.20 14:58:42)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 2621202325707a337127347f212122207023702527)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555761522925 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555761522926 2019.04.20 14:58:42)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 2621202325707a3371223579752370212220702370)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555761522940 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555761522941 2019.04.20 14:58:42)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 45424146421147564715031e164013464743134247)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1555761522955 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555761522956 2019.04.20 14:58:42)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 55530556060255400654400c525251530350035650)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1555761522972 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555761522973 2019.04.20 14:58:42)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 55530f56050257425705130a06525d530053035257)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555761522985 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555761522986 2019.04.20 14:58:42)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 65633f65363333703330773e3c6333626760336667)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000064 55 9824          1555761918061 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555761918062 2019.04.20 15:05:18)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code abaffafcfffdfcbca1a6edf1f9adfdacaeadfeacaf)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 5 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 63(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 66(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 66(_arch(_uni))))
		(_sig(_int Qn 6 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 68(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000057 55 726           1555866659341 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1555866659342 2019.04.21 20:10:59)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code e7e7b5b4b5b0b7f2b1b2f2bdb7e1b2e1e3e2b1e4e2)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1555866659397 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1555866659398 2019.04.21 20:10:59)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 26267622267174302324307c712022202020202022)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9824          1555866659645 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555866659646 2019.04.21 20:10:59)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 10101617164647071a1d564a421646171516451714)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 5 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 63(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 66(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 66(_arch(_uni))))
		(_sig(_int Qn 6 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 68(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_alias((MUX_32_INPUT(0))(Q(4))))(_trgt(13(0)))(_sens(5(4))))))
			(line__83(_arch 1 0 83(_assignment(_alias((MUX_32_INPUT(1))(Q(4))))(_trgt(13(1)))(_sens(5(4))))))
			(line__84(_arch 2 0 84(_assignment(_alias((MUX_32_INPUT(2))(Q(4))))(_trgt(13(2)))(_sens(5(4))))))
			(line__85(_arch 3 0 85(_assignment(_alias((MUX_32_INPUT(3))(Q(4))))(_trgt(13(3)))(_sens(5(4))))))
			(line__86(_arch 4 0 86(_assignment(_alias((MUX_32_INPUT(4))(Q(4))))(_trgt(13(4)))(_sens(5(4))))))
			(line__87(_arch 5 0 87(_assignment(_trgt(13(5))))))
			(line__88(_arch 6 0 88(_assignment(_alias((MUX_32_INPUT(6))(Q(4))))(_trgt(13(6)))(_sens(5(4))))))
			(line__89(_arch 7 0 89(_assignment(_alias((MUX_32_INPUT(7))(Q(4))))(_trgt(13(7)))(_sens(5(4))))))
			(line__90(_arch 8 0 90(_assignment(_alias((MUX_32_INPUT(8))(Q(4))))(_trgt(13(8)))(_sens(5(4))))))
			(line__91(_arch 9 0 91(_assignment(_alias((MUX_32_INPUT(9))(Q(4))))(_trgt(13(9)))(_sens(5(4))))))
			(line__92(_arch 10 0 92(_assignment(_trgt(13(10))))))
			(line__93(_arch 11 0 93(_assignment(_alias((MUX_32_INPUT(11))(Q(4))))(_trgt(13(11)))(_sens(5(4))))))
			(line__94(_arch 12 0 94(_assignment(_alias((MUX_32_INPUT(12))(Q(4))))(_trgt(13(12)))(_sens(5(4))))))
			(line__95(_arch 13 0 95(_assignment(_alias((MUX_32_INPUT(13))(Q(4))))(_trgt(13(13)))(_sens(5(4))))))
			(line__96(_arch 14 0 96(_assignment(_trgt(13(14))))))
			(line__97(_arch 15 0 97(_assignment(_alias((MUX_32_INPUT(15))(Q(4))))(_trgt(13(15)))(_sens(5(4))))))
			(line__98(_arch 16 0 98(_assignment(_trgt(13(16))))))
			(line__99(_arch 17 0 99(_assignment(_alias((MUX_32_INPUT(17))(Q(4))))(_trgt(13(17)))(_sens(5(4))))))
			(line__100(_arch 18 0 100(_assignment(_trgt(13(18))))))
			(line__101(_arch 19 0 101(_assignment(_alias((MUX_32_INPUT(19))(Q(4))))(_trgt(13(19)))(_sens(5(4))))))
			(line__102(_arch 20 0 102(_assignment(_alias((MUX_32_INPUT(20))(Q(4))))(_trgt(13(20)))(_sens(5(4))))))
			(line__103(_arch 21 0 103(_assignment(_alias((MUX_32_INPUT(21))(Q(4))))(_trgt(13(21)))(_sens(5(4))))))
			(line__104(_arch 22 0 104(_assignment(_trgt(13(22))))))
			(line__105(_arch 23 0 105(_assignment(_alias((MUX_32_INPUT(23))(Q(4))))(_trgt(13(23)))(_sens(5(4))))))
			(line__106(_arch 24 0 106(_assignment(_alias((MUX_32_INPUT(24))(Q(4))))(_trgt(13(24)))(_sens(5(4))))))
			(line__107(_arch 25 0 107(_assignment(_alias((MUX_32_INPUT(25))(Q(4))))(_trgt(13(25)))(_sens(5(4))))))
			(line__108(_arch 26 0 108(_assignment(_alias((MUX_32_INPUT(26))(Q(4))))(_trgt(13(26)))(_sens(5(4))))))
			(line__109(_arch 27 0 109(_assignment(_trgt(13(27))))))
			(line__110(_arch 28 0 110(_assignment(_alias((MUX_32_INPUT(28))(Q(4))))(_trgt(13(28)))(_sens(5(4))))))
			(line__111(_arch 29 0 111(_assignment(_alias((MUX_32_INPUT(29))(Q(4))))(_trgt(13(29)))(_sens(5(4))))))
			(line__112(_arch 30 0 112(_assignment(_alias((MUX_32_INPUT(30))(Q(4))))(_trgt(13(30)))(_sens(5(4))))))
			(line__113(_arch 31 0 113(_assignment(_trgt(13(31))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1555866659676 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1555866659677 2019.04.21 20:10:59)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 3f3f3e3b6c69632a683e2d6638383b39693a693c3e)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1555866659692 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1555866659693 2019.04.21 20:10:59)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 4f4f4e4c1c19135a184b5c101c4a19484b49194a19)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1555866659709 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1555866659710 2019.04.21 20:10:59)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 5e5e5d5c090a5c4d5c0e18050d5b085d5c5808595c)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1555866659723 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555866659724 2019.04.21 20:10:59)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 5e5f095d5d095e4b0d5f4b0759595a58085b085d5b)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"00000"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1555866659741 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1555866659742 2019.04.21 20:10:59)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 7e7f237f7e297c697c2e38212d7976782b7828797c)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1555866659757 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1555866659758 2019.04.21 20:10:59)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 8d8cd0838fdbdb98dbd89fd6d48bdb8a8f88db8e8f)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000064 55 9080          1555867167467 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 13))
	(_version vde)
	(_time 1555867167468 2019.04.21 20:19:27)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code c4c0c391c69293d3cec9829e96c292c3c1c291c3c0)
	(_ent
		(_time 1555685910096)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 62(_ent (_in))))
				(_port(_int data 5 0 63(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 40(_ent (_in))))
				(_port(_int sel_1 -1 0 41(_ent (_in))))
				(_port(_int sel_0 -1 0 42(_ent (_in))))
				(_port(_int X -1 0 43(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 34(_ent (_in))))
				(_port(_int Qin2 -1 0 34(_ent (_in))))
				(_port(_int Qin3 -1 0 34(_ent (_in))))
				(_port(_int Qin4 -1 0 34(_ent (_in))))
				(_port(_int Qin5 -1 0 34(_ent (_in))))
				(_port(_int f -1 0 35(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int C -1 0 17(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 55(_ent (_in))))
				(_port(_int NR 3 0 56(_ent (_in))))
				(_port(_int X -1 0 57(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 22(_ent (_in))))
				(_port(_int B -1 0 22(_ent (_in))))
				(_port(_int C -1 0 23(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 28(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 49(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 49(_ent (_in))))
				(_port(_int Q -1 0 50(_ent (_out))))
				(_port(_int NQ -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 117(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 118(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 119(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 120(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 121(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 122(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 123(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 124(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(C_CHECK))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst MUX_C 0 125(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 126(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 127(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst GATE_B 0 128(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 129(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 130(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 131(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 132(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 133(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 134(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 135(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 8(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 9(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 63(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 66(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 66(_arch(_uni))))
		(_sig(_int Qn 6 0 67(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 68(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 69(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 70(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 71(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 72(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 73(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 74(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 75(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 76(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 77(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(13(0))))))
			(line__83(_arch 1 0 83(_assignment(_trgt(13(1))))))
			(line__84(_arch 2 0 84(_assignment(_trgt(13(2))))))
			(line__85(_arch 3 0 85(_assignment(_trgt(13(3))))))
			(line__86(_arch 4 0 86(_assignment(_trgt(13(4))))))
			(line__87(_arch 5 0 87(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(13(5)))(_sens(5(4))))))
			(line__88(_arch 6 0 88(_assignment(_trgt(13(6))))))
			(line__89(_arch 7 0 89(_assignment(_trgt(13(7))))))
			(line__90(_arch 8 0 90(_assignment(_trgt(13(8))))))
			(line__91(_arch 9 0 91(_assignment(_trgt(13(9))))))
			(line__92(_arch 10 0 92(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(13(10)))(_sens(5(4))))))
			(line__93(_arch 11 0 93(_assignment(_trgt(13(11))))))
			(line__94(_arch 12 0 94(_assignment(_trgt(13(12))))))
			(line__95(_arch 13 0 95(_assignment(_trgt(13(13))))))
			(line__96(_arch 14 0 96(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(13(14)))(_sens(5(4))))))
			(line__97(_arch 15 0 97(_assignment(_trgt(13(15))))))
			(line__98(_arch 16 0 98(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(13(16)))(_sens(5(4))))))
			(line__99(_arch 17 0 99(_assignment(_trgt(13(17))))))
			(line__100(_arch 18 0 100(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(13(18)))(_sens(5(4))))))
			(line__101(_arch 19 0 101(_assignment(_trgt(13(19))))))
			(line__102(_arch 20 0 102(_assignment(_trgt(13(20))))))
			(line__103(_arch 21 0 103(_assignment(_trgt(13(21))))))
			(line__104(_arch 22 0 104(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(13(22)))(_sens(5(4))))))
			(line__105(_arch 23 0 105(_assignment(_trgt(13(23))))))
			(line__106(_arch 24 0 106(_assignment(_trgt(13(24))))))
			(line__107(_arch 25 0 107(_assignment(_trgt(13(25))))))
			(line__108(_arch 26 0 108(_assignment(_trgt(13(26))))))
			(line__109(_arch 27 0 109(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(13(27)))(_sens(5(4))))))
			(line__110(_arch 28 0 110(_assignment(_trgt(13(28))))))
			(line__111(_arch 29 0 111(_assignment(_trgt(13(29))))))
			(line__112(_arch 30 0 112(_assignment(_trgt(13(30))))))
			(line__113(_arch 31 0 113(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(13(31)))(_sens(5(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 1612          1555869621721 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1555869621722 2019.04.21 21:00:21)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code aef8acf9adf9aebbfdafbbf7a9a9aaa8f8abf8adab)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000057 55 726           1557155523672 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557155523673 2019.05.06 18:12:03)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code d88bdd8a858f88cd8e8dcd8288de8ddedcdd8edbdd)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1557155524864 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557155524865 2019.05.06 18:12:04)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 7c2f717d292b2e6a797e6a262b7a787a7a7a7a7a78)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000062 55 658           1557155525201 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557155525202 2019.05.06 18:12:05)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code d487d187d58288c183d5c68dd3d3d0d282d182d7d5)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1557155525223 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557155525224 2019.05.06 18:12:05)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code e3b0e6b1e5b5bff6b4e7f0bcb0e6b5e4e7e5b5e6b5)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1557155525248 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557155525249 2019.05.06 18:12:05)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 025106050256001100524459510754010004540500)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1557155525333 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557155525334 2019.05.06 18:12:05)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 510301520606514402504408565655570754075254)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557155525354 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557155525355 2019.05.06 18:12:05)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 70222a71252772677220362f237778762576267772)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1557155525371 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557155525372 2019.05.06 18:12:05)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 7f2d257e7f29296a292a6d24267929787d7a297c7d)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557155525413 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557155525414 2019.05.06 18:12:05)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 9fccc990ccc8c989ca9b8ac59b999c999a999b999a)
	(_ent
		(_time 1557155525411)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4)(5)(6)(2))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 726           1557155562249 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557155562250 2019.05.06 18:12:42)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 8a8bd9848eddda9fdcdf9fd0da8cdf8c8e8fdc898f)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1557155562271 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557155562272 2019.05.06 18:12:42)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 9a9bcc95cdcdc88c9f988cc0cd9c9e9c9c9c9c9c9e)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9717          1557155562546 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557155562547 2019.05.06 18:12:42)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code b3b2b3e7b6e5e4a4b8b3f5e9e1b5e5b4b6b5e6b4b7)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(MUX_ON_TO_B))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1557155562609 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557155562610 2019.05.06 18:12:42)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code f2f3f5a3f5a4aee7a5f3e0abf5f5f6f4a4f7a4f1f3)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1557155562626 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557155562627 2019.05.06 18:12:42)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 0100010605575d145605125e520457060507570457)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1557155562646 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557155562647 2019.05.06 18:12:42)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 11101317124513021341574a421447121317471613)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1557155562661 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557155562662 2019.05.06 18:12:42)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 212177257676213472203478262625277724772224)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557155562682 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557155562683 2019.05.06 18:12:42)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 40401c42151742574210061f134748461546164742)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1557155562702 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557155562703 2019.05.06 18:12:42)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 50500c53060606450605420b095606575255065352)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557155562723 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557155562724 2019.05.06 18:12:42)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 5f5e0f5c0c0809490a5b4a055b595c595a595b595a)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 726           1557155613593 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557155613594 2019.05.06 18:13:33)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 1a181f1d1e4d4a0f4c4f0f404a1c4f1c1e1f4c191f)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1557155613618 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557155613619 2019.05.06 18:13:33)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 2a282a2e7d7d783c2f283c707d2c2e2c2c2c2c2c2e)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9717          1557155613878 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557155613879 2019.05.06 18:13:33)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 333165363665642438337569613565343635663437)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(MUX_ON_TO_B))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1557155613899 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557155613900 2019.05.06 18:13:33)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 4341124045151f561442511a444447451546154042)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1557155613915 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557155613916 2019.05.06 18:13:33)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 6260336365343e773566713d316734656664346734)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1557155613933 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557155613934 2019.05.06 18:13:33)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 727021727226706170223429217724717074247570)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1557155613955 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557155613956 2019.05.06 18:13:33)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 8281858cd6d58297d18397db85858684d487d48187)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557155613975 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557155613976 2019.05.06 18:13:33)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 91929c9ec5c6938693c1d7cec2969997c497c79693)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1557155613996 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557155613997 2019.05.06 18:13:33)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code b0b3bde4e6e6e6a5e6e5a2ebe9b6e6b7b2b5e6b3b2)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557155614014 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557155614015 2019.05.06 18:13:34)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code c0c2c195c59796d695c4d59ac4c6c3c6c5c6c4c6c5)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 726           1557155665328 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557155665329 2019.05.06 18:14:25)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 31376534656661246764246b613764373534673234)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1557155665351 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557155665352 2019.05.06 18:14:25)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 40461142461712564542561a174644464646464644)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9717          1557155665613 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557155665614 2019.05.06 18:14:25)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 4a4c4f481d1c1d5d414a0c10184c1c4d4f4c1f4d4e)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(MUX_ON_TO_B))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1557155665638 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557155665639 2019.05.06 18:14:25)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 696f6b68653f357c3e687b306e6e6d6f3f6c3f6a68)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1557155665653 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557155665654 2019.05.06 18:14:25)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 797f7b79752f256c2e7d6a262a7c2f7e7d7f2f7c2f)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1557155665673 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557155665674 2019.05.06 18:14:25)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 888e888782dc8a9b8ad8ced3db8dde8b8a8ede8f8a)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1557155665691 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557155665692 2019.05.06 18:14:25)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 989fcc97c6cf988dcb998dc19f9f9c9ece9dce9b9d)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557155665715 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557155665716 2019.05.06 18:14:25)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code b7b0e9e3e5e0b5a0b5e7f1e8e4b0bfb1e2b1e1b0b5)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1557155665737 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557155665738 2019.05.06 18:14:25)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code c7c09992969191d29192d59c9ec191c0c5c291c4c5)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557155665753 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557155665754 2019.05.06 18:14:25)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code d6d08484d58180c083d2c38cd2d0d5d0d3d0d2d0d3)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 726           1557155682930 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557155682931 2019.05.06 18:14:42)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code eae9e9b9eebdbaffbcbfffb0baecbfeceeefbce9ef)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1557155682956 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557155682957 2019.05.06 18:14:42)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 0a090d0c5d5d581c0f081c505d0c0e0c0c0c0c0c0e)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9717          1557155683210 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557155683211 2019.05.06 18:14:43)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 04075302065253130f04425e560252030102510300)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(MUX_ON_TO_B))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1557155683237 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557155683238 2019.05.06 18:14:43)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 2320732625757f367422317a242427257526752022)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1557155683256 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557155683257 2019.05.06 18:14:43)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 3231623635646e276536216d613764353634643764)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1557155683273 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557155683274 2019.05.06 18:14:43)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 424110414216405140120419114714414044144540)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1557155683292 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557155683293 2019.05.06 18:14:43)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 616367613636617432607438666665673764376264)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557155683313 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557155683314 2019.05.06 18:14:43)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 71737d70252673667321372e227679772477277673)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1557155683330 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557155683331 2019.05.06 18:14:43)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 81838d8fd6d7d794d7d493dad887d7868384d78283)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557155683349 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557155683350 2019.05.06 18:14:43)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 9093909f95c7c686c59485ca949693969596949695)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 726           1557155919087 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557155919088 2019.05.06 18:18:39)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 67343267353037723132723d376132616362316462)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1557155919107 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557155919108 2019.05.06 18:18:39)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 86d5d68886d1d490838490dcd18082808080808082)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9717          1557155919341 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557155919342 2019.05.06 18:18:39)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 70237671762627677b70362a227626777576257774)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(MUX_ON_TO_B))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1557155919360 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557155919361 2019.05.06 18:18:39)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 80d3818f85d6dc95d78192d987878486d685d68381)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1557155919399 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557155919400 2019.05.06 18:18:39)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code affcaef9fcf9f3baf8abbcf0fcaaf9a8aba9f9aaf9)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1557155919414 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557155919415 2019.05.06 18:18:39)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code beedbdebe9eabcadbceef8e5edbbe8bdbcb8e8b9bc)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1557155919430 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557155919431 2019.05.06 18:18:39)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code beece9eabde9beabedbfabe7b9b9bab8e8bbe8bdbb)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557155919445 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557155919446 2019.05.06 18:18:39)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code de8c838cde89dcc9dc8e98818dd9d6d88bd888d9dc)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1557155919460 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557155919461 2019.05.06 18:18:39)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code de8c838cdd8888cb888bcc8587d888d9dcdb88dddc)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557155919474 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557155919475 2019.05.06 18:18:39)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code edbebcbebcbabbfbb8e9f8b7e9ebeeebe8ebe9ebe8)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 726           1557155952470 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557155952471 2019.05.06 18:19:12)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code d5d58287858285c08380c08f85d380d3d1d083d6d0)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1557155952492 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557155952493 2019.05.06 18:19:12)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code e5e5b7b6e6b2b7f3e0e7f3bfb2e3e1e3e3e3e3e3e1)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9717          1557155952720 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557155952721 2019.05.06 18:19:12)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code cfce9c9a9f9998d8c4cf89959dc999c8cac99ac8cb)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(MUX_ON_TO_B))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1557155952739 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557155952740 2019.05.06 18:19:12)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code dfde8b8c8c8983ca88decd86d8d8dbd989da89dcde)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1557155952754 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557155952755 2019.05.06 18:19:12)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code eeefbabcbeb8b2fbb9eafdb1bdebb8e9eae8b8ebb8)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1557155952768 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557155952769 2019.05.06 18:19:12)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code feffa8afa9aafcedfcaeb8a5adfba8fdfcf8a8f9fc)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1557155952782 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557155952783 2019.05.06 18:19:12)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 0e0e0d080d590e1b5d0f1b5709090a08580b580d0b)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557155952798 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557155952799 2019.05.06 18:19:12)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 1d1d141a1c4a1f0a1f4d5b424e1a151b481b4b1a1f)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1557155952812 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557155952813 2019.05.06 18:19:12)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 2d2d24292f7b7b387b783f76742b7b2a2f287b2e2f)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557155952826 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557155952827 2019.05.06 18:19:12)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 3d3c38386c6a6b2b68392867393b3e3b383b393b38)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4)(5)(6)(2))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 726           1557155981688 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557155981689 2019.05.06 18:19:41)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code f8abf8a8a5afa8edaeadeda2a8feadfefcfdaefbfd)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1557155981709 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557155981710 2019.05.06 18:19:41)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 085b0e0e065f5a1e0d0a1e525f0e0c0e0e0e0e0e0c)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9717          1557155981938 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557155981939 2019.05.06 18:19:41)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code f2a1a3a2f6a4a5e5f9f2b4a8a0f4a4f5f7f4a7f5f6)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(MUX_ON_TO_B))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1557155981958 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557155981959 2019.05.06 18:19:41)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 0251550505545e175503105b050506045407540103)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1557155981974 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557155981975 2019.05.06 18:19:41)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 1142461715474d044615024e421447161517471447)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1557155981989 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557155981990 2019.05.06 18:19:41)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 21727424227523322371677a722477222327772623)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1557155982002 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557155982003 2019.05.06 18:19:42)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 306231356667302563312569373734366635663335)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557155982019 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557155982020 2019.05.06 18:19:42)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 40124b42151742574210061f134748461546164742)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1557155982033 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557155982034 2019.05.06 18:19:42)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 50025b53060606450605420b095606575255065352)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557155982047 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557155982048 2019.05.06 18:19:42)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 5f0c585c0c0809490a5b4a055b595c595a595b595a)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000057 55 726           1557156034809 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557156034810 2019.05.06 18:20:34)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 7d297d7c7c2a2d682b2868272d7b287b79782b7e78)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
I 000055 55 697           1557156034829 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557156034830 2019.05.06 18:20:34)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 8dd98883dfdadf9b888f9bd7da8b898b8b8b8b8b89)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9717          1557156035065 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557156035066 2019.05.06 18:20:35)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 77232676762120607c77312d257121707271227073)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(MUX_ON_TO_B))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
I 000062 55 658           1557156035085 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557156035086 2019.05.06 18:20:35)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 96c2c09895c0ca83c19784cf91919290c093c09597)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
I 000063 55 815           1557156035100 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557156035101 2019.05.06 18:20:35)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 96c2c09895c0ca83c19285c9c593c0919290c093c0)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
I 000056 55 587           1557156035115 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557156035116 2019.05.06 18:20:35)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code b5e1e1e0b2e1b7a6b7e5f3eee6b0e3b6b7b3e3b2b7)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
I 000062 55 1612          1557156035131 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557156035132 2019.05.06 18:20:35)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code b5e0b5e1e6e2b5a0e6b4a0ecb2b2b1b3e3b0e3b6b0)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557156035147 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557156035148 2019.05.06 18:20:35)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code c590cf909592c7d2c795839a96c2cdc390c393c2c7)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
I 000057 55 591           1557156035162 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557156035163 2019.05.06 18:20:35)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code d580df87868383c08380c78e8cd383d2d7d083d6d7)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557156035176 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557156035177 2019.05.06 18:20:35)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code e4b0e2b7e5b3b2f2b1e0f1bee0e2e7e2e1e2e0e2e1)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000057 55 726           1557156159143 Behavioral_AND_5
(_unit VHDL(and_5 0 4(behavioral_and_5 0 10))
	(_version vde)
	(_time 1557156159144 2019.05.06 18:22:39)
	(_source(\./../src/AND_5.vhd\))
	(_parameters tan)
	(_code 252a2321757275307370307f752370232120732620)
	(_ent
		(_time 1555685394810)
	)
	(_object
		(_port(_int Qin1 -1 0 6(_ent(_in))))
		(_port(_int Qin2 -1 0 6(_ent(_in))))
		(_port(_int Qin3 -1 0 6(_ent(_in))))
		(_port(_int Qin4 -1 0 6(_ent(_in))))
		(_port(_int Qin5 -1 0 6(_ent(_in))))
		(_port(_int f -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_AND_5 1 -1)
)
V 000055 55 697           1557156159168 Behavioral_DFF
(_unit VHDL(dff 0 4(behavioral_dff 0 10))
	(_version vde)
	(_time 1557156159169 2019.05.06 18:22:39)
	(_source(\./../src/DFF.vhd\))
	(_parameters tan)
	(_code 444b4746461316524146521e134240424242424240)
	(_ent
		(_time 1555685394836)
	)
	(_object
		(_port(_int D -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int NQ -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3)(4))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_DFF 1 -1)
)
I 000064 55 9717          1557156159401 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557156159402 2019.05.06 18:22:39)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 2f20742b7f797838242f69757d2979282a297a282b)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_32_OUT))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(MUX_ON_TO_B))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
V 000062 55 658           1557156159421 Behavioral_MUX_2_TO_1
(_unit VHDL(mux_2_to_1 0 4(behavioral_mux_2_to_1 0 13))
	(_version vde)
	(_time 1557156159422 2019.05.06 18:22:39)
	(_source(\./../src/MUX_2_TO_1.vhd\))
	(_parameters tan)
	(_code 3e31623a6e68622b693f2c6739393a38683b683d3f)
	(_ent
		(_time 1555685613082)
	)
	(_object
		(_port(_int sel -1 0 6(_ent(_in))))
		(_port(_int sel_1 -1 0 7(_ent(_in))))
		(_port(_int sel_0 -1 0 8(_ent(_in))))
		(_port(_int X -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_2_TO_1 1 -1)
)
V 000063 55 815           1557156159437 Behavioral_MUX_32_TO_1
(_unit VHDL(mux_32_to_1 0 4(behavioral_mux_32_to_1 0 12))
	(_version vde)
	(_time 1557156159438 2019.05.06 18:22:39)
	(_source(\./../src/MUX_32_TO_1.vhd\))
	(_parameters tan)
	(_code 4e41124d1e18125b194a5d111d4b18494a48184b18)
	(_ent
		(_time 1555685910162)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int L 0 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int NR 1 0 7(_ent(_in))))
		(_port(_int X -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1(31))(1(27))(1(22))(1(18))(1(16))(1(14))(1(10))(1(5))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_MUX_32_TO_1 1 -1)
)
V 000056 55 587           1557156159453 Behavioral_OR_2
(_unit VHDL(or_2 0 4(behavioral_or_2 0 10))
	(_version vde)
	(_time 1557156159454 2019.05.06 18:22:39)
	(_source(\./../src/OR_2.vhd\))
	(_parameters tan)
	(_code 4e41104d191a4c5d4c1e08151d4b184d4c4818494c)
	(_ent
		(_time 1555685394887)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_OR_2 1 -1)
)
V 000062 55 1612          1557156159468 Behavioral_ROM_5_TO_5
(_unit VHDL(rom_5_to_5 0 4(behavioral_rom_5_to_5 0 10))
	(_version vde)
	(_time 1557156159469 2019.05.06 18:22:39)
	(_source(\./../src/ROM_5_TO_5.vhd\))
	(_parameters tan)
	(_code 6d63676d6f3a6d783e6c78346a6a696b3b683b6e68)
	(_ent
		(_time 1555761471676)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int address 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{0~to~4}~12 0 6(_array -1((_to i 0 i 4)))))
		(_port(_int data 1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 11(_array -1((_to i 0 i 4)))))
		(_type(_int mem 0 11(_array 2((_to i 0 i 31)))))
		(_cnst(_int my_ROM 3 0 12(_arch((0(_string \"00000"\))(1(_string \"00000"\))(2(_string \"10101"\))(3(_string \"10110"\))(4(_string \"01000"\))(5(_string \"11011"\))(6(_string \"01100"\))(7(_string \"11000"\))(8(_string \"00111"\))(9(_string \"10001"\))(10(_string \"01011"\))(11(_string \"00010"\))(12(_string \"10011"\))(13(_string \"11101"\))(14(_string \"01111"\))(15(_string \"00100"\))(16(_string \"00101"\))(17(_string \"01110"\))(18(_string \"11100"\))(19(_string \"11100"\))(20(_string \"10010"\))(21(_string \"00011"\))(22(_string \"10000"\))(23(_string \"10000"\))(24(_string \"00110"\))(25(_string \"11001"\))(26(_string \"01101"\))(27(_string \"01001"\))(28(_string \"01001"\))(29(_string \"10111"\))(30(_string \"10100"\))(31(_string \"11110"\))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_ROM_5_TO_5 1 -1)
)
I 000058 55 594           1557156159487 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557156159488 2019.05.06 18:22:39)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 7d737d7c7c2a7f6a7f2d3b222e7a757b287b2b7a7f)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
V 000057 55 591           1557156159504 Behavioral_XOR_2
(_unit VHDL(xor_2 0 4(behavioral_xor_2 0 10))
	(_version vde)
	(_time 1557156159505 2019.05.06 18:22:39)
	(_source(\./../src/XOR_2.vhd\))
	(_parameters tan)
	(_code 8c828c8289dada99dad99ed7d58ada8b8e89da8f8e)
	(_ent
		(_time 1555685395036)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XOR_2 1 -1)
)
I 000051 55 1165          1557156159521 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557156159522 2019.05.06 18:22:39)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 9c939093cacbca8ac99889c6989a9f9a999a989a99)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 927           1557156159542 Behavioral
(_unit VHDL(bcd_7segment 0 4(behavioral 0 10))
	(_version vde)
	(_time 1557156159543 2019.05.06 18:22:39)
	(_source(\./../src/display.vhd\))
	(_parameters tan)
	(_code bbb4b1efeaecebaeeabdace0e9bdbebdbcbdefbdbe)
	(_ent
		(_time 1557156159540)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int BCDin 0 0 5(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 6(_array -1((_dto i 6 i 0)))))
		(_port(_int Seven_Segment_First 1 0 6(_ent(_out))))
		(_port(_int Seven_Segment_Second 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(0 65536)
		(16777217 65793)
		(65536 256)
		(0 257)
		(16777217 1)
		(256 1)
		(256 0)
		(16777216 65793)
		(0 0)
		(0 1)
	)
	(_model . Behavioral 1 -1)
)
I 000064 55 9715          1557156669417 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 14))
	(_version vde)
	(_time 1557156669418 2019.05.06 18:31:09)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 6e6e3d6e3d383979656e28343c6838696b683b696a)
	(_ent
		(_time 1557155491845)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 4 0 63(_ent (_in))))
				(_port(_int data 5 0 64(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 41(_ent (_in))))
				(_port(_int sel_1 -1 0 42(_ent (_in))))
				(_port(_int sel_0 -1 0 43(_ent (_in))))
				(_port(_int X -1 0 44(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 35(_ent (_in))))
				(_port(_int Qin2 -1 0 35(_ent (_in))))
				(_port(_int Qin3 -1 0 35(_ent (_in))))
				(_port(_int Qin4 -1 0 35(_ent (_in))))
				(_port(_int Qin5 -1 0 35(_ent (_in))))
				(_port(_int f -1 0 36(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 23(_ent (_in))))
				(_port(_int B -1 0 23(_ent (_in))))
				(_port(_int C -1 0 24(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 17(_ent (_in))))
				(_port(_int C -1 0 18(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 2 0 56(_ent (_in))))
				(_port(_int NR 3 0 57(_ent (_in))))
				(_port(_int X -1 0 58(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 29(_ent (_in))))
				(_port(_int B -1 0 29(_ent (_in))))
				(_port(_int C -1 0 30(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int Q -1 0 51(_ent (_out))))
				(_port(_int NQ -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 128(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 129(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 130(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 131(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 132(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 133(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 134(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 135(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 136(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 138(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 139(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 141(_comp AND_5)
		(_port
			((Qin1)(MUX_ON_TO_B))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 142(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 143(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 144(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 145(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 146(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 147(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 148(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int DISPLAY_1 1 0 9(_ent(_out))))
		(_port(_int DISPLAY_2 1 0 10(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 64(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~134 0 75(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 6 0 75(_arch(_uni))))
		(_sig(_int Qn 6 0 76(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 6 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~136 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 7 0 78(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 79(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 80(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 81(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 8 0 83(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 84(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 85(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 86(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 88(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 89(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(14(0))))))
			(line__94(_arch 1 0 94(_assignment(_trgt(14(1))))))
			(line__95(_arch 2 0 95(_assignment(_trgt(14(2))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(14(3))))))
			(line__97(_arch 4 0 97(_assignment(_trgt(14(4))))))
			(line__98(_arch 5 0 98(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(14(5)))(_sens(6(4))))))
			(line__99(_arch 6 0 99(_assignment(_trgt(14(6))))))
			(line__100(_arch 7 0 100(_assignment(_trgt(14(7))))))
			(line__101(_arch 8 0 101(_assignment(_trgt(14(8))))))
			(line__102(_arch 9 0 102(_assignment(_trgt(14(9))))))
			(line__103(_arch 10 0 103(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(14(10)))(_sens(6(4))))))
			(line__104(_arch 11 0 104(_assignment(_trgt(14(11))))))
			(line__105(_arch 12 0 105(_assignment(_trgt(14(12))))))
			(line__106(_arch 13 0 106(_assignment(_trgt(14(13))))))
			(line__107(_arch 14 0 107(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(14(14)))(_sens(6(4))))))
			(line__108(_arch 15 0 108(_assignment(_trgt(14(15))))))
			(line__109(_arch 16 0 109(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(14(16)))(_sens(6(4))))))
			(line__110(_arch 17 0 110(_assignment(_trgt(14(17))))))
			(line__111(_arch 18 0 111(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(14(18)))(_sens(6(4))))))
			(line__112(_arch 19 0 112(_assignment(_trgt(14(19))))))
			(line__113(_arch 20 0 113(_assignment(_trgt(14(20))))))
			(line__114(_arch 21 0 114(_assignment(_trgt(14(21))))))
			(line__115(_arch 22 0 115(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(14(22)))(_sens(6(4))))))
			(line__116(_arch 23 0 116(_assignment(_trgt(14(23))))))
			(line__117(_arch 24 0 117(_assignment(_trgt(14(24))))))
			(line__118(_arch 25 0 118(_assignment(_trgt(14(25))))))
			(line__119(_arch 26 0 119(_assignment(_trgt(14(26))))))
			(line__120(_arch 27 0 120(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(14(27)))(_sens(6(4))))))
			(line__121(_arch 28 0 121(_assignment(_trgt(14(28))))))
			(line__122(_arch 29 0 122(_assignment(_trgt(14(29))))))
			(line__123(_arch 30 0 123(_assignment(_trgt(14(30))))))
			(line__124(_arch 31 0 124(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(14(31)))(_sens(6(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
V 000051 55 1165          1557358880598 Behavioral
(_unit VHDL(debounce 0 4(behavioral 0 12))
	(_version vde)
	(_time 1557358880599 2019.05.09 02:41:20)
	(_source(\./../src/debouncer.vhd\))
	(_parameters tan)
	(_code 45414347451213531041501f414346434043414340)
	(_ent
		(_time 1557155525410)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int DBx -1 0 8(_ent(_out))))
		(_type(_int State_Type 0 13(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int State 0 0 14(_arch(_uni((i 0))))))
		(_sig(_int DPB -1 0 16(_arch(_uni))))
		(_sig(_int SPB -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int DReg 1 0 17(_arch(_uni))))
		(_var(_int SDC -2 0 20(_prcs 0)))
		(_cnst(_int Delay -2 0 21(_prcs 0((i 50000)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000058 55 594           1557358892449 Behavioral_XNOR_2
(_unit VHDL(xnor_2 0 4(behavioral_xnor_2 0 9))
	(_version vde)
	(_time 1557358892450 2019.05.09 02:41:32)
	(_source(\./../src/XNOR_2.vhd\))
	(_parameters tan)
	(_code 999b9196c5ce9b8e9bc9dfc6ca9e919fcc9fcf9e9b)
	(_ent
		(_time 1555685395018)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 5(_ent(_in))))
		(_port(_int C -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral_XNOR_2 1 -1)
)
V 000064 55 10443         1557358907526 Structural_LFSR_counter
(_unit VHDL(lfsr_counter 0 4(structural_lfsr_counter 0 15))
	(_version vde)
	(_time 1557358907527 2019.05.09 02:41:47)
	(_source(\./../src/LFSR_counter.vhd\))
	(_parameters tan)
	(_code 6f616e6f3f393878643f29353d6939686a693a686b)
	(_ent
		(_time 1557358464735)
	)
	(_comp
		(ROM_5_TO_5
			(_object
				(_port(_int address 8 0 71(_ent (_in))))
				(_port(_int data 9 0 72(_ent (_out))))
			)
		)
		(MUX_2_TO_1
			(_object
				(_port(_int sel -1 0 49(_ent (_in))))
				(_port(_int sel_1 -1 0 50(_ent (_in))))
				(_port(_int sel_0 -1 0 51(_ent (_in))))
				(_port(_int X -1 0 52(_ent (_out))))
			)
		)
		(AND_5
			(_object
				(_port(_int Qin1 -1 0 43(_ent (_in))))
				(_port(_int Qin2 -1 0 43(_ent (_in))))
				(_port(_int Qin3 -1 0 43(_ent (_in))))
				(_port(_int Qin4 -1 0 43(_ent (_in))))
				(_port(_int Qin5 -1 0 43(_ent (_in))))
				(_port(_int f -1 0 44(_ent (_out))))
			)
		)
		(OR_2
			(_object
				(_port(_int A -1 0 31(_ent (_in))))
				(_port(_int B -1 0 31(_ent (_in))))
				(_port(_int C -1 0 32(_ent (_out))))
			)
		)
		(XNOR_2
			(_object
				(_port(_int A -1 0 25(_ent (_in))))
				(_port(_int B -1 0 25(_ent (_in))))
				(_port(_int C -1 0 26(_ent (_out))))
			)
		)
		(MUX_32_TO_1
			(_object
				(_port(_int L 6 0 64(_ent (_in))))
				(_port(_int NR 7 0 65(_ent (_in))))
				(_port(_int X -1 0 66(_ent (_out))))
			)
		)
		(XOR_2
			(_object
				(_port(_int A -1 0 37(_ent (_in))))
				(_port(_int B -1 0 37(_ent (_in))))
				(_port(_int C -1 0 38(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int D -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int Q -1 0 59(_ent (_out))))
				(_port(_int NQ -1 0 59(_ent (_out))))
			)
		)
		(SSD
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int number 3 0 19(_ent (_in))))
				(_port(_int an 4 0 20(_ent (_out))))
				(_port(_int cat 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst CODE_MAP 0 136(_comp ROM_5_TO_5)
		(_port
			((address)(LEN))
			((data)(SELECT_C_INPUT))
		)
		(_use(_ent . ROM_5_TO_5)
		)
	)
	(_inst MUX_4 0 137(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(4)))
			((sel_1)(Q(4)))
			((sel_0)(Qn(4)))
			((X)(C_INPUT(4)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_3 0 138(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(3)))
			((sel_1)(Q(3)))
			((sel_0)(Qn(3)))
			((X)(C_INPUT(3)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_2 0 139(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(2)))
			((sel_1)(Q(2)))
			((sel_0)(Qn(2)))
			((X)(C_INPUT(2)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_1 0 140(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(1)))
			((sel_1)(Q(1)))
			((sel_0)(Qn(1)))
			((X)(C_INPUT(1)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst MUX_0 0 141(_comp MUX_2_TO_1)
		(_port
			((sel)(SELECT_C_INPUT(0)))
			((sel_1)(Q(0)))
			((sel_0)(Qn(0)))
			((X)(C_INPUT(0)))
		)
		(_use(_ent . MUX_2_TO_1)
		)
	)
	(_inst GATE_C 0 142(_comp AND_5)
		(_port
			((Qin1)(C_INPUT(4)))
			((Qin2)(C_INPUT(3)))
			((Qin3)(C_INPUT(2)))
			((Qin4)(C_INPUT(1)))
			((Qin5)(C_INPUT(0)))
			((f)(C_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst CHECK_USE_GATE_C 0 143(_comp AND_5)
		(_port
			((Qin1)(Q(4)))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(CHECK_31))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst OR_C_ON32 0 144(_comp OR_2)
		(_port
			((A)(CHECK_31))
			((B)(ON32))
			((C)(C_CHECK))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst MUX_C 0 145(_comp MUX_2_TO_1)
		(_port
			((sel)(C_CHECK))
			((sel_1)((i 0)))
			((sel_0)(C_SIGNAL))
			((X)(C_TO_OR))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_A 0 146(_comp XNOR_2)
		(_port
			((A)(Q(4)))
			((B)(Q(2)))
			((C)(A_SIGNAL))
		)
		(_use(_ent . XNOR_2)
		)
	)
	(_inst MUX_32 0 147(_comp MUX_32_TO_1)
		(_port
			((L)(LEN))
			((NR)(MUX_32_INPUT))
			((X)(MUX_32_OUT))
		)
		(_use(_ent . MUX_32_TO_1)
		)
	)
	(_inst MUX_ON 0 148(_comp MUX_2_TO_1)
		(_port
			((sel)(ON32))
			((sel_1)((i 1)))
			((sel_0)(MUX_32_OUT))
			((X)(MUX_ON_TO_B))
		)
		(_use(_ent . MUX_2_TO_1)
			(_port
				((sel)(sel))
				((sel_1)(sel_1))
				((sel_0)(sel_0))
				((X)(X))
			)
		)
	)
	(_inst GATE_B 0 149(_comp AND_5)
		(_port
			((Qin1)(MUX_ON_TO_B))
			((Qin2)(Q(3)))
			((Qin3)(Q(2)))
			((Qin4)(Q(1)))
			((Qin5)(Q(0)))
			((f)(B_SIGNAL))
		)
		(_use(_ent . AND_5)
		)
	)
	(_inst GATE_OR 0 150(_comp OR_2)
		(_port
			((A)(B_SIGNAL))
			((B)(C_TO_OR))
			((C)(OR_SIGNAL))
		)
		(_use(_ent . OR_2)
		)
	)
	(_inst GATE_XOR 0 151(_comp XOR_2)
		(_port
			((A)(OR_SIGNAL))
			((B)(A_SIGNAL))
			((C)(XOR_SIGNAL))
		)
		(_use(_ent . XOR_2)
		)
	)
	(_inst DFF0 0 152(_comp DFF)
		(_port
			((D)(XOR_SIGNAL))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(0)))
			((NQ)(Qn(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF1 0 153(_comp DFF)
		(_port
			((D)(Q(0)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(1)))
			((NQ)(Qn(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF2 0 154(_comp DFF)
		(_port
			((D)(Q(1)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(2)))
			((NQ)(Qn(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF3 0 155(_comp DFF)
		(_port
			((D)(Q(2)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(3)))
			((NQ)(Qn(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DFF4 0 156(_comp DFF)
		(_port
			((D)(Q(3)))
			((CLK)(BUTTON))
			((RST)(RESET))
			((Q)(Q(4)))
			((NQ)(Qn(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst DISPLAY 0 157(_comp SSD)
		(_port
			((clk)(CLK))
			((number)(Q))
			((an)(an))
			((cat)(cat))
		)
		(_use(_ent . SSD)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 5(_array -1((_dto i 4 i 0)))))
		(_port(_int LEN 0 0 5(_ent(_in))))
		(_port(_int RESET -1 0 6(_ent(_in))))
		(_port(_int BUTTON -1 0 7(_ent(_in))))
		(_port(_int ON32 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -2((_dto i 3 i 0)))))
		(_port(_int an 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -2((_dto i 6 i 0)))))
		(_port(_int cat 2 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array -2((_dto i 6 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~132 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~134 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~13 0 72(_array -1((_to i 0 i 4)))))
		(_type(_int ~BIT_VECTOR{0~to~4}~136 0 83(_array -1((_to i 0 i 4)))))
		(_sig(_int Q 10 0 83(_arch(_uni))))
		(_sig(_int Qn 10 0 84(_arch(_uni))))
		(_sig(_int SELECT_C_INPUT 10 0 85(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~138 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int C_INPUT 11 0 86(_arch(_uni))))
		(_sig(_int C_SIGNAL -1 0 87(_arch(_uni))))
		(_sig(_int C_CHECK -1 0 88(_arch(_uni))))
		(_sig(_int C_TO_OR -1 0 89(_arch(_uni))))
		(_sig(_int A_SIGNAL -1 0 90(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int MUX_32_INPUT 12 0 91(_arch(_uni))))
		(_sig(_int MUX_32_OUT -1 0 92(_arch(_uni))))
		(_sig(_int B_SIGNAL -1 0 93(_arch(_uni))))
		(_sig(_int OR_SIGNAL -1 0 94(_arch(_uni))))
		(_sig(_int XOR_SIGNAL -1 0 95(_arch(_uni))))
		(_sig(_int MUX_ON_TO_B -1 0 96(_arch(_uni))))
		(_sig(_int CHECK_31 -1 0 97(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(15(0))))))
			(line__102(_arch 1 0 102(_assignment(_trgt(15(1))))))
			(line__103(_arch 2 0 103(_assignment(_trgt(15(2))))))
			(line__104(_arch 3 0 104(_assignment(_trgt(15(3))))))
			(line__105(_arch 4 0 105(_assignment(_trgt(15(4))))))
			(line__106(_arch 5 0 106(_assignment(_alias((MUX_32_INPUT(5))(Q(4))))(_trgt(15(5)))(_sens(7(4))))))
			(line__107(_arch 6 0 107(_assignment(_trgt(15(6))))))
			(line__108(_arch 7 0 108(_assignment(_trgt(15(7))))))
			(line__109(_arch 8 0 109(_assignment(_trgt(15(8))))))
			(line__110(_arch 9 0 110(_assignment(_trgt(15(9))))))
			(line__111(_arch 10 0 111(_assignment(_alias((MUX_32_INPUT(10))(Q(4))))(_trgt(15(10)))(_sens(7(4))))))
			(line__112(_arch 11 0 112(_assignment(_trgt(15(11))))))
			(line__113(_arch 12 0 113(_assignment(_trgt(15(12))))))
			(line__114(_arch 13 0 114(_assignment(_trgt(15(13))))))
			(line__115(_arch 14 0 115(_assignment(_alias((MUX_32_INPUT(14))(Q(4))))(_trgt(15(14)))(_sens(7(4))))))
			(line__116(_arch 15 0 116(_assignment(_trgt(15(15))))))
			(line__117(_arch 16 0 117(_assignment(_alias((MUX_32_INPUT(16))(Q(4))))(_trgt(15(16)))(_sens(7(4))))))
			(line__118(_arch 17 0 118(_assignment(_trgt(15(17))))))
			(line__119(_arch 18 0 119(_assignment(_alias((MUX_32_INPUT(18))(Q(4))))(_trgt(15(18)))(_sens(7(4))))))
			(line__120(_arch 19 0 120(_assignment(_trgt(15(19))))))
			(line__121(_arch 20 0 121(_assignment(_trgt(15(20))))))
			(line__122(_arch 21 0 122(_assignment(_trgt(15(21))))))
			(line__123(_arch 22 0 123(_assignment(_alias((MUX_32_INPUT(22))(Q(4))))(_trgt(15(22)))(_sens(7(4))))))
			(line__124(_arch 23 0 124(_assignment(_trgt(15(23))))))
			(line__125(_arch 24 0 125(_assignment(_trgt(15(24))))))
			(line__126(_arch 25 0 126(_assignment(_trgt(15(25))))))
			(line__127(_arch 26 0 127(_assignment(_trgt(15(26))))))
			(line__128(_arch 27 0 128(_assignment(_alias((MUX_32_INPUT(27))(Q(4))))(_trgt(15(27)))(_sens(7(4))))))
			(line__129(_arch 28 0 129(_assignment(_trgt(15(28))))))
			(line__130(_arch 29 0 130(_assignment(_trgt(15(29))))))
			(line__131(_arch 30 0 131(_assignment(_trgt(15(30))))))
			(line__132(_arch 31 0 132(_assignment(_alias((MUX_32_INPUT(31))(Q(4))))(_trgt(15(31)))(_sens(7(4))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural_LFSR_counter 32 -1)
)
V 000051 55 2158          1557358990080 Behavioral
(_unit VHDL(ssd 0 6(behavioral 0 13))
	(_version vde)
	(_time 1557358990081 2019.05.09 02:43:10)
	(_source(\./../src/display.vhd\))
	(_parameters tan)
	(_code f2a6a5a3f3a5a2e5f4f3e1a8a7f5f1f5f1f4f6f5f1)
	(_ent
		(_time 1557358774972)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~BIT_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int number 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -2((_dto i 3 i 0)))))
		(_port(_int an 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -2((_dto i 6 i 0)))))
		(_port(_int cat 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -2((_dto i 15 i 0)))))
		(_sig(_int countSSD 3 0 15(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int mux_out 4 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int digits 5 0 17(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(6(d_15_5))))))
			(line__24(_arch 1 0 24(_assignment(_alias((digits(d_4_0))(number)))(_trgt(6(d_4_0)))(_sens(1)))))
			(line__26(_arch 2 0 26(_prcs(_simple)(_trgt(4))(_sens(0))(_read(4)))))
			(line__35(_arch 3 0 35(_prcs(_simple)(_trgt(5)(2))(_sens(4(d_15_0))(6))(_read(4(d_15_14))))))
			(line__70(_arch 4 0 70(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0 0 0)
		(514)
		(770)
		(515)
		(771)
		(33751811)
		(50463491)
		(50528771)
		(50529026)
		(0)
		(50529027)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686019 131586)
	)
	(_model . Behavioral 5 -1)
)
