<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="generator" content="mm0-doc">
  <meta name="description" content="Documentation for theorem `readModRMeqd` in `../examples/x86.mm1`.">
  <meta name="keywords" content="mm0, metamath-zero">
  <title>readModRMeqd - ../examples/x86.mm1 - Metamath Zero</title>
  <link rel="stylesheet" type="text/css" href="../stylesheet.css" />
  <!-- <link rel="shortcut icon" href="../favicon.ico"> -->
</head>
<body>
  <section class="main">
    <h1 class="title">Theorem <a class="thm" href="">readModRMeqd</a></h1>
    <pre>theorem readModRMeqd (_G: wff) (_rex1 _rex2 _rn1 _rn2 _rm1 _rm2 _l1 _l2: nat):
  $ _G -> _rex1 = _rex2 $ >
  $ _G -> _rn1 = _rn2 $ >
  $ _G -> _rm1 = _rm2 $ >
  $ _G -> _l1 = _l2 $ >
  $ _G -> (readModRM _rex1 _rn1 _rm1 _l1 <-> readModRM _rex2 _rn2 _rm2 _l2) $;</pre>
    <table class="proof">
      <tbody>
        <tr class="proof-head"><th>Step</th><th>Hyp</th><th>Ref</th><th>Expression</th></tr>
        <tr class="st">
          <td><a name="1"/>1</td>
          <td></td>
          <td><a href="biidd.html">biidd</a></td>
          <td><pre>_G -> (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b <-> splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b)</pre></td>
        </tr>        <tr class="sh">
          <td><a name="2"/>2</td>
          <td></td>
          <td><i>hyp _rnh</i></td>
          <td><pre>_G -> _rn1 = _rn2</pre></td>
        </tr>        <tr class="sh">
          <td><a name="3"/>3</td>
          <td></td>
          <td><i>hyp _rexh</i></td>
          <td><pre>_G -> _rex1 = _rex2</pre></td>
        </tr>        <tr class="st">
          <td><a name="4"/>4</td>
          <td><a href="#3">3</a></td>
          <td><a href="REX_Reqd.html">REX_Reqd</a></td>
          <td><pre>_G -> REX_R _rex1 = REX_R _rex2</pre></td>
        </tr>        <tr class="st">
          <td><a name="5"/>5</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> opc = opc</pre></td>
        </tr>        <tr class="st">
          <td><a name="6"/>6</td>
          <td><a href="#4">4</a>, <a href="#5">5</a></td>
          <td><a href="rex_regeqd.html">rex_regeqd</a></td>
          <td><pre>_G -> rex_reg (REX_R _rex1) opc = rex_reg (REX_R _rex2) opc</pre></td>
        </tr>        <tr class="st">
          <td><a name="7"/>7</td>
          <td><a href="#2">2</a>, <a href="#6">6</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (_rn1 = rex_reg (REX_R _rex1) opc <-> _rn2 = rex_reg (REX_R _rex2) opc)</pre></td>
        </tr>        <tr class="st">
          <td><a name="8"/>8</td>
          <td><a href="#1">1</a>, <a href="#7">7</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\ _rn1 = rex_reg (REX_R _rex1) opc <-> splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\ _rn2 = rex_reg (REX_R _rex2) opc)</pre></td>
        </tr>        <tr class="st">
          <td><a name="9"/>9</td>
          <td></td>
          <td><a href="biidd.html">biidd</a></td>
          <td><pre>_G -> (mod = 3 <-> mod = 3)</pre></td>
        </tr>        <tr class="sh">
          <td><a name="10"/>10</td>
          <td></td>
          <td><i>hyp _rmh</i></td>
          <td><pre>_G -> _rm1 = _rm2</pre></td>
        </tr>        <tr class="st">
          <td><a name="11"/>11</td>
          <td><a href="#3">3</a></td>
          <td><a href="REX_Beqd.html">REX_Beqd</a></td>
          <td><pre>_G -> REX_B _rex1 = REX_B _rex2</pre></td>
        </tr>        <tr class="st">
          <td><a name="12"/>12</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> rm2 = rm2</pre></td>
        </tr>        <tr class="st">
          <td><a name="13"/>13</td>
          <td><a href="#11">11</a>, <a href="#12">12</a></td>
          <td><a href="rex_regeqd.html">rex_regeqd</a></td>
          <td><pre>_G -> rex_reg (REX_B _rex1) rm2 = rex_reg (REX_B _rex2) rm2</pre></td>
        </tr>        <tr class="st">
          <td><a name="14"/>14</td>
          <td><a href="#13">13</a></td>
          <td><a href="RM_regeqd.html">RM_regeqd</a></td>
          <td><pre>_G -> RM_reg (rex_reg (REX_B _rex1) rm2) = RM_reg (rex_reg (REX_B _rex2) rm2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="15"/>15</td>
          <td><a href="#10">10</a>, <a href="#14">14</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (_rm1 = RM_reg (rex_reg (REX_B _rex1) rm2) <-> _rm2 = RM_reg (rex_reg (REX_B _rex2) rm2))</pre></td>
        </tr>        <tr class="sh">
          <td><a name="16"/>16</td>
          <td></td>
          <td><i>hyp _lh</i></td>
          <td><pre>_G -> _l1 = _l2</pre></td>
        </tr>        <tr class="st">
          <td><a name="17"/>17</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> b : 0 = b : 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="18"/>18</td>
          <td><a href="#16">16</a>, <a href="#17">17</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (_l1 = b : 0 <-> _l2 = b : 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="19"/>19</td>
          <td><a href="#15">15</a>, <a href="#18">18</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (_rm1 = RM_reg (rex_reg (REX_B _rex1) rm2) /\ _l1 = b : 0 <-> _rm2 = RM_reg (rex_reg (REX_B _rex2) rm2) /\ _l2 = b : 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="20"/>20</td>
          <td></td>
          <td><a href="biidd.html">biidd</a></td>
          <td><pre>_G -> (rm2 = 5 /\ mod = 0 <-> rm2 = 5 /\ mod = 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="21"/>21</td>
          <td></td>
          <td><a href="biidd.html">biidd</a></td>
          <td><pre>_G -> (i e. ns (u32) <-> i e. ns (u32))</pre></td>
        </tr>        <tr class="st">
          <td><a name="22"/>22</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> RM_mem 0 (base_RIP) (sExtq 32 i) = RM_mem 0 (base_RIP) (sExtq 32 i)</pre></td>
        </tr>        <tr class="st">
          <td><a name="23"/>23</td>
          <td><a href="#10">10</a>, <a href="#22">22</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (_rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) <-> _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i))</pre></td>
        </tr>        <tr class="st">
          <td><a name="24"/>24</td>
          <td><a href="#21">21</a>, <a href="#23">23</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) <-> i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i))</pre></td>
        </tr>        <tr class="st">
          <td><a name="25"/>25</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> b : u32Bytes i = b : u32Bytes i</pre></td>
        </tr>        <tr class="st">
          <td><a name="26"/>26</td>
          <td><a href="#16">16</a>, <a href="#25">25</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (_l1 = b : u32Bytes i <-> _l2 = b : u32Bytes i)</pre></td>
        </tr>        <tr class="st">
          <td><a name="27"/>27</td>
          <td><a href="#24">24</a>, <a href="#26">26</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l1 = b : u32Bytes i <-> i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l2 = b : u32Bytes i)</pre></td>
        </tr>        <tr class="st">
          <td><a name="28"/>28</td>
          <td><a href="#27">27</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G -> (E. i (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l1 = b : u32Bytes i) <-> E. i (i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l2 = b : u32Bytes i))</pre></td>
        </tr>        <tr class="st">
          <td><a name="29"/>29</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> b : l2 = b : l2</pre></td>
        </tr>        <tr class="st">
          <td><a name="30"/>30</td>
          <td><a href="#16">16</a>, <a href="#29">29</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (_l1 = b : l2 <-> _l2 = b : l2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="31"/>31</td>
          <td></td>
          <td><a href="biidd.html">biidd</a></td>
          <td><pre>_G -> (rm2 = 4 <-> rm2 = 4)</pre></td>
        </tr>        <tr class="st">
          <td><a name="32"/>32</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> mod = mod</pre></td>
        </tr>        <tr class="st">
          <td><a name="33"/>33</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> l2 = l2</pre></td>
        </tr>        <tr class="st">
          <td><a name="34"/>34</td>
          <td><a href="#3">3</a>, <a href="#32">32</a>, <a href="#10">10</a>, <a href="#33">33</a></td>
          <td><a href="readSIBeqd.html">readSIBeqd</a></td>
          <td><pre>_G -> (readSIB _rex1 mod _rm1 l2 <-> readSIB _rex2 mod _rm2 l2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="35"/>35</td>
          <td></td>
          <td><a href="biidd.html">biidd</a></td>
          <td><pre>_G -> (readDisplacement mod disp l2 <-> readDisplacement mod disp l2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="36"/>36</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> 0 = 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="37"/>37</td>
          <td><a href="#13">13</a></td>
          <td><a href="base_regeqd.html">base_regeqd</a></td>
          <td><pre>_G -> base_reg (rex_reg (REX_B _rex1) rm2) = base_reg (rex_reg (REX_B _rex2) rm2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="38"/>38</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> disp = disp</pre></td>
        </tr>        <tr class="st">
          <td><a name="39"/>39</td>
          <td><a href="#36">36</a>, <a href="#37">37</a>, <a href="#38">38</a></td>
          <td><a href="RM_memeqd.html">RM_memeqd</a></td>
          <td><pre>_G -> RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp</pre></td>
        </tr>        <tr class="st">
          <td><a name="40"/>40</td>
          <td><a href="#10">10</a>, <a href="#39">39</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (_rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp <-> _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp)</pre></td>
        </tr>        <tr class="st">
          <td><a name="41"/>41</td>
          <td><a href="#35">35</a>, <a href="#40">40</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp <-> readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp)</pre></td>
        </tr>        <tr class="st">
          <td><a name="42"/>42</td>
          <td><a href="#41">41</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G ->
  (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp) <->
    E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp))</pre></td>
        </tr>        <tr class="st">
          <td><a name="43"/>43</td>
          <td><a href="#31">31</a>, <a href="#34">34</a>, <a href="#42">42</a></td>
          <td><a href="ifpeqd.html">ifpeqd</a></td>
          <td><pre>_G ->
  (ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp)) <->
    ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="44"/>44</td>
          <td><a href="#30">30</a>, <a href="#43">43</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G ->
  (_l1 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp)) <->
    _l2 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="45"/>45</td>
          <td><a href="#44">44</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G ->
  (E. l2 (_l1 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp))) <->
    E. l2 (_l2 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="46"/>46</td>
          <td><a href="#20">20</a>, <a href="#28">28</a>, <a href="#45">45</a></td>
          <td><a href="ifpeqd.html">ifpeqd</a></td>
          <td><pre>_G ->
  (ifp
      (rm2 = 5 /\ mod = 0)
      (E. i (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l1 = b : u32Bytes i))
      (E. l2 (_l1 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp)))) <->
    ifp
      (rm2 = 5 /\ mod = 0)
      (E. i (i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l2 = b : u32Bytes i))
      (E. l2 (_l2 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp)))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="47"/>47</td>
          <td><a href="#9">9</a>, <a href="#19">19</a>, <a href="#46">46</a></td>
          <td><a href="ifpeqd.html">ifpeqd</a></td>
          <td><pre>_G ->
  (ifp
      (mod = 3)
      (_rm1 = RM_reg (rex_reg (REX_B _rex1) rm2) /\ _l1 = b : 0)
      (ifp
        (rm2 = 5 /\ mod = 0)
        (E. i (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l1 = b : u32Bytes i))
        (E. l2 (_l1 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp))))) <->
    ifp
      (mod = 3)
      (_rm2 = RM_reg (rex_reg (REX_B _rex2) rm2) /\ _l2 = b : 0)
      (ifp
        (rm2 = 5 /\ mod = 0)
        (E. i (i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l2 = b : u32Bytes i))
        (E. l2 (_l2 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp))))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="48"/>48</td>
          <td><a href="#8">8</a>, <a href="#47">47</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G ->
  (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn1 = rex_reg (REX_R _rex1) opc /\
      ifp
        (mod = 3)
        (_rm1 = RM_reg (rex_reg (REX_B _rex1) rm2) /\ _l1 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l1 = b : u32Bytes i))
          (E. l2 (_l1 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp))))) <->
    splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn2 = rex_reg (REX_R _rex2) opc /\
      ifp
        (mod = 3)
        (_rm2 = RM_reg (rex_reg (REX_B _rex2) rm2) /\ _l2 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l2 = b : u32Bytes i))
          (E. l2 (_l2 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp))))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="49"/>49</td>
          <td><a href="#48">48</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G ->
  (E. mod (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn1 = rex_reg (REX_R _rex1) opc /\
      ifp
        (mod = 3)
        (_rm1 = RM_reg (rex_reg (REX_B _rex1) rm2) /\ _l1 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l1 = b : u32Bytes i))
          (E. l2 (_l1 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp)))))) <->
    E. mod (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn2 = rex_reg (REX_R _rex2) opc /\
      ifp
        (mod = 3)
        (_rm2 = RM_reg (rex_reg (REX_B _rex2) rm2) /\ _l2 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l2 = b : u32Bytes i))
          (E. l2 (_l2 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp)))))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="50"/>50</td>
          <td><a href="#49">49</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G ->
  (E. opc E. mod (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn1 = rex_reg (REX_R _rex1) opc /\
      ifp
        (mod = 3)
        (_rm1 = RM_reg (rex_reg (REX_B _rex1) rm2) /\ _l1 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l1 = b : u32Bytes i))
          (E. l2 (_l1 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp)))))) <->
    E. opc E. mod (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn2 = rex_reg (REX_R _rex2) opc /\
      ifp
        (mod = 3)
        (_rm2 = RM_reg (rex_reg (REX_B _rex2) rm2) /\ _l2 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l2 = b : u32Bytes i))
          (E. l2 (_l2 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp)))))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="51"/>51</td>
          <td><a href="#50">50</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G ->
  (E. rm2 E. opc E. mod (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn1 = rex_reg (REX_R _rex1) opc /\
      ifp
        (mod = 3)
        (_rm1 = RM_reg (rex_reg (REX_B _rex1) rm2) /\ _l1 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l1 = b : u32Bytes i))
          (E. l2 (_l1 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp)))))) <->
    E. rm2 E. opc E. mod (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn2 = rex_reg (REX_R _rex2) opc /\
      ifp
        (mod = 3)
        (_rm2 = RM_reg (rex_reg (REX_B _rex2) rm2) /\ _l2 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l2 = b : u32Bytes i))
          (E. l2 (_l2 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp)))))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="52"/>52</td>
          <td><a href="#51">51</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G ->
  (E. b E. rm2 E. opc E. mod (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn1 = rex_reg (REX_R _rex1) opc /\
      ifp
        (mod = 3)
        (_rm1 = RM_reg (rex_reg (REX_B _rex1) rm2) /\ _l1 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm1 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l1 = b : u32Bytes i))
          (E. l2 (_l1 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex1 mod _rm1 l2) (E. disp (readDisplacement mod disp l2 /\ _rm1 = RM_mem 0 (base_reg (rex_reg (REX_B _rex1) rm2)) disp)))))) <->
    E. b E. rm2 E. opc E. mod (splitBits ((3 <> rm2) : (3 <> opc) : (2 <> mod) : 0) b /\
      _rn2 = rex_reg (REX_R _rex2) opc /\
      ifp
        (mod = 3)
        (_rm2 = RM_reg (rex_reg (REX_B _rex2) rm2) /\ _l2 = b : 0)
        (ifp
          (rm2 = 5 /\ mod = 0)
          (E. i (i e. ns (u32) /\ _rm2 = RM_mem 0 (base_RIP) (sExtq 32 i) /\ _l2 = b : u32Bytes i))
          (E. l2 (_l2 = b : l2 /\ ifp (rm2 = 4) (readSIB _rex2 mod _rm2 l2) (E. disp (readDisplacement mod disp l2 /\ _rm2 = RM_mem 0 (base_reg (rex_reg (REX_B _rex2) rm2)) disp)))))))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="53"/>53</td>
          <td><a href="#52">52</a></td>
          <td><i>conv</i></td>
          <td><pre>_G -> (readModRM _rex1 _rn1 _rm1 _l1 <-> readModRM _rex2 _rn2 _rm2 _l2)</pre></td>
        </tr>      </tbody>
    </table>
    <h2 class="axioms">Axiom use</h2>
    <a href="ax_1.html">ax_1</a>,
    <a href="ax_2.html">ax_2</a>,
    <a href="ax_3.html">ax_3</a>,
    <a href="ax_mp.html">ax_mp</a>,
    <a href="itru.html">itru</a>,
    <a href="ax_gen.html">ax_gen</a>,
    <a href="ax_4.html">ax_4</a>,
    <a href="ax_5.html">ax_5</a>,
    <a href="ax_6.html">ax_6</a>,
    <a href="ax_7.html">ax_7</a>,
    <a href="ax_10.html">ax_10</a>,
    <a href="ax_11.html">ax_11</a>,
    <a href="ax_12.html">ax_12</a>,
    <a href="elab.html">elab</a>,
    <a href="ax_8.html">ax_8</a>,
    <a href="peano2.html">peano2</a>,
    <a href="theid.html">theid</a>,
    <a href="the0.html">the0</a>,
    <a href="addeq.html">addeq</a>,
    <a href="muleq.html">muleq</a>  </section>
</body>
</html>
