// Seed: 3041126585
module module_0 (
    input tri0 id_0,
    output supply1 id_1
);
  logic id_3;
  assign module_1.id_7 = 0;
  wire id_4;
  logic [7:0] id_5;
  assign id_5 = id_5[1];
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    inout wand id_8,
    input supply1 id_9,
    output supply1 id_10,
    output supply1 id_11,
    input wand id_12,
    output wire id_13
);
  assign id_5 = 1 | "";
  module_0 modCall_1 (
      id_8,
      id_10
  );
endmodule
