{
  "module_name": "rv730d.h",
  "hash_id": "47060eb7d363f18ddbb60d179f5a4f820198e0a35d8d64a0af2b516cc160b500",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/rv730d.h",
  "human_readable_source": " \n#ifndef RV730_H\n#define RV730_H\n\n#define\tCG_SPLL_FUNC_CNTL\t\t\t\t0x600\n#define\t\tSPLL_RESET\t\t\t\t(1 << 0)\n#define\t\tSPLL_SLEEP\t\t\t\t(1 << 1)\n#define\t\tSPLL_DIVEN\t\t\t\t(1 << 2)\n#define\t\tSPLL_BYPASS_EN\t\t\t\t(1 << 3)\n#define\t\tSPLL_REF_DIV(x)\t\t\t\t((x) << 4)\n#define\t\tSPLL_REF_DIV_MASK\t\t\t(0x3f << 4)\n#define\t\tSPLL_HILEN(x)\t\t\t\t((x) << 12)\n#define\t\tSPLL_HILEN_MASK\t\t\t\t(0xf << 12)\n#define\t\tSPLL_LOLEN(x)\t\t\t\t((x) << 16)\n#define\t\tSPLL_LOLEN_MASK\t\t\t\t(0xf << 16)\n#define\tCG_SPLL_FUNC_CNTL_2\t\t\t\t0x604\n#define\t\tSCLK_MUX_SEL(x)\t\t\t\t((x) << 0)\n#define\t\tSCLK_MUX_SEL_MASK\t\t\t(0x1ff << 0)\n#define\tCG_SPLL_FUNC_CNTL_3\t\t\t\t0x608\n#define\t\tSPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#define\t\tSPLL_FB_DIV_MASK\t\t\t(0x3ffffff << 0)\n#define\t\tSPLL_DITHEN\t\t\t\t(1 << 28)\n\n#define\tCG_MPLL_FUNC_CNTL\t\t\t\t0x624\n#define\t\tMPLL_RESET\t\t\t\t(1 << 0)\n#define\t\tMPLL_SLEEP\t\t\t\t(1 << 1)\n#define\t\tMPLL_DIVEN\t\t\t\t(1 << 2)\n#define\t\tMPLL_BYPASS_EN\t\t\t\t(1 << 3)\n#define\t\tMPLL_REF_DIV(x)\t\t\t\t((x) << 4)\n#define\t\tMPLL_REF_DIV_MASK\t\t\t(0x3f << 4)\n#define\t\tMPLL_HILEN(x)\t\t\t\t((x) << 12)\n#define\t\tMPLL_HILEN_MASK\t\t\t\t(0xf << 12)\n#define\t\tMPLL_LOLEN(x)\t\t\t\t((x) << 16)\n#define\t\tMPLL_LOLEN_MASK\t\t\t\t(0xf << 16)\n#define\tCG_MPLL_FUNC_CNTL_2\t\t\t\t0x628\n#define\t\tMCLK_MUX_SEL(x)\t\t\t\t((x) << 0)\n#define\t\tMCLK_MUX_SEL_MASK\t\t\t(0x1ff << 0)\n#define\tCG_MPLL_FUNC_CNTL_3\t\t\t\t0x62c\n#define\t\tMPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#define\t\tMPLL_FB_DIV_MASK\t\t\t(0x3ffffff << 0)\n#define\t\tMPLL_DITHEN\t\t\t\t(1 << 28)\n\n#define\tCG_TCI_MPLL_SPREAD_SPECTRUM\t\t\t0x634\n#define\tCG_TCI_MPLL_SPREAD_SPECTRUM_2\t\t\t0x638\n#define GENERAL_PWRMGT                                  0x63c\n#       define GLOBAL_PWRMGT_EN                         (1 << 0)\n#       define STATIC_PM_EN                             (1 << 1)\n#       define THERMAL_PROTECTION_DIS                   (1 << 2)\n#       define THERMAL_PROTECTION_TYPE                  (1 << 3)\n#       define ENABLE_GEN2PCIE                          (1 << 4)\n#       define ENABLE_GEN2XSP                           (1 << 5)\n#       define SW_SMIO_INDEX(x)                         ((x) << 6)\n#       define SW_SMIO_INDEX_MASK                       (3 << 6)\n#       define LOW_VOLT_D2_ACPI                         (1 << 8)\n#       define LOW_VOLT_D3_ACPI                         (1 << 9)\n#       define VOLT_PWRMGT_EN                           (1 << 10)\n#       define BACKBIAS_PAD_EN                          (1 << 18)\n#       define BACKBIAS_VALUE                           (1 << 19)\n#       define DYN_SPREAD_SPECTRUM_EN                   (1 << 23)\n#       define AC_DC_SW                                 (1 << 24)\n\n#define SCLK_PWRMGT_CNTL                                  0x644\n#       define SCLK_PWRMGT_OFF                            (1 << 0)\n#       define SCLK_LOW_D1                                (1 << 1)\n#       define FIR_RESET                                  (1 << 4)\n#       define FIR_FORCE_TREND_SEL                        (1 << 5)\n#       define FIR_TREND_MODE                             (1 << 6)\n#       define DYN_GFX_CLK_OFF_EN                         (1 << 7)\n#       define GFX_CLK_FORCE_ON                           (1 << 8)\n#       define GFX_CLK_REQUEST_OFF                        (1 << 9)\n#       define GFX_CLK_FORCE_OFF                          (1 << 10)\n#       define GFX_CLK_OFF_ACPI_D1                        (1 << 11)\n#       define GFX_CLK_OFF_ACPI_D2                        (1 << 12)\n#       define GFX_CLK_OFF_ACPI_D3                        (1 << 13)\n\n#define\tTCI_MCLK_PWRMGT_CNTL\t\t\t\t0x648\n#       define MPLL_PWRMGT_OFF                          (1 << 5)\n#       define DLL_READY                                (1 << 6)\n#       define MC_INT_CNTL                              (1 << 7)\n#       define MRDCKA_SLEEP                             (1 << 8)\n#       define MRDCKB_SLEEP                             (1 << 9)\n#       define MRDCKC_SLEEP                             (1 << 10)\n#       define MRDCKD_SLEEP                             (1 << 11)\n#       define MRDCKE_SLEEP                             (1 << 12)\n#       define MRDCKF_SLEEP                             (1 << 13)\n#       define MRDCKG_SLEEP                             (1 << 14)\n#       define MRDCKH_SLEEP                             (1 << 15)\n#       define MRDCKA_RESET                             (1 << 16)\n#       define MRDCKB_RESET                             (1 << 17)\n#       define MRDCKC_RESET                             (1 << 18)\n#       define MRDCKD_RESET                             (1 << 19)\n#       define MRDCKE_RESET                             (1 << 20)\n#       define MRDCKF_RESET                             (1 << 21)\n#       define MRDCKG_RESET                             (1 << 22)\n#       define MRDCKH_RESET                             (1 << 23)\n#       define DLL_READY_READ                           (1 << 24)\n#       define USE_DISPLAY_GAP                          (1 << 25)\n#       define USE_DISPLAY_URGENT_NORMAL                (1 << 26)\n#       define MPLL_TURNOFF_D2                          (1 << 28)\n#define\tTCI_DLL_CNTL\t\t\t\t\t0x64c\n\n#define\tCG_PG_CNTL\t\t\t\t\t0x858\n#       define PWRGATE_ENABLE                           (1 << 0)\n\n#define\tCG_AT\t\t\t\t                0x6d4\n#define\t\tCG_R(x)\t\t\t\t\t((x) << 0)\n#define\t\tCG_R_MASK\t\t\t\t(0xffff << 0)\n#define\t\tCG_L(x)\t\t\t\t\t((x) << 16)\n#define\t\tCG_L_MASK\t\t\t\t(0xffff << 16)\n\n#define\tCG_SPLL_SPREAD_SPECTRUM\t\t\t\t0x790\n#define\t\tSSEN\t\t\t\t\t(1 << 0)\n#define\t\tCLK_S(x)\t\t\t\t((x) << 4)\n#define\t\tCLK_S_MASK\t\t\t\t(0xfff << 4)\n#define\tCG_SPLL_SPREAD_SPECTRUM_2\t\t\t0x794\n#define\t\tCLK_V(x)\t\t\t\t((x) << 0)\n#define\t\tCLK_V_MASK\t\t\t\t(0x3ffffff << 0)\n\n#define\tMC_ARB_DRAM_TIMING\t\t\t\t0x2774\n#define\tMC_ARB_DRAM_TIMING2\t\t\t\t0x2778\n\n#define\tMC_ARB_RFSH_RATE\t\t\t\t0x27b0\n#define\t\tPOWERMODE0(x)\t\t\t\t((x) << 0)\n#define\t\tPOWERMODE0_MASK\t\t\t\t(0xff << 0)\n#define\t\tPOWERMODE1(x)\t\t\t\t((x) << 8)\n#define\t\tPOWERMODE1_MASK\t\t\t\t(0xff << 8)\n#define\t\tPOWERMODE2(x)\t\t\t\t((x) << 16)\n#define\t\tPOWERMODE2_MASK\t\t\t\t(0xff << 16)\n#define\t\tPOWERMODE3(x)\t\t\t\t((x) << 24)\n#define\t\tPOWERMODE3_MASK\t\t\t\t(0xff << 24)\n\n#define\tMC_ARB_DRAM_TIMING_1\t\t\t\t0x27f0\n#define\tMC_ARB_DRAM_TIMING_2\t\t\t\t0x27f4\n#define\tMC_ARB_DRAM_TIMING_3\t\t\t\t0x27f8\n#define\tMC_ARB_DRAM_TIMING2_1\t\t\t\t0x27fc\n#define\tMC_ARB_DRAM_TIMING2_2\t\t\t\t0x2800\n#define\tMC_ARB_DRAM_TIMING2_3\t\t\t\t0x2804\n\n#define\tMC4_IO_DQ_PAD_CNTL_D0_I0\t\t\t0x2978\n#define\tMC4_IO_DQ_PAD_CNTL_D0_I1\t\t\t0x297c\n#define\tMC4_IO_QS_PAD_CNTL_D0_I0\t\t\t0x2980\n#define\tMC4_IO_QS_PAD_CNTL_D0_I1\t\t\t0x2984\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}