# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/sophgo,sg2042-clkgen.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Sophgo SG2042 Clock Generator

maintainers:
  - Chen Wang <unicorn_wang@outlook.com>

properties:
  compatible:
    const: sophgo,sg2042-clkgen

  reg:
    maxItems: 1

  sophgo,system-ctrl:
    $ref: /schemas/types.yaml#/definitions/phandle
    description:
      Phandle to SG2042 System Controller node. On SG2042, part of control
      registers of Clock Controller are defined in System controller. Clock
      driver will use this phandle to get the register map base to plus the
      offset of the registers to access them.

  clocks:
    items:
      - description: Clock Generation IC (25 MHz)

  '#clock-cells':
    const: 1
    description:
      See <dt-bindings/clock/sophgo,sg2042-clkgen.h> for valid indices.

required:
  - compatible
  - reg
  - sophgo,system-ctrl
  - clocks
  - '#clock-cells'

additionalProperties: false

examples:
  - |
    clock-controller@30012000 {
        compatible = "sophgo,sg2042-clkgen";
        reg = <0x30012000 0x1000>;
        sophgo,system-ctrl = <&sys_ctrl>;
        clocks = <&cgi>;
        #clock-cells = <1>;
    };
