$date
	Tue May 25 17:55:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 4 ! count_1 [3:0] $end
$var wire 2 " count_10 [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
b0 "
b0 !
$end
#1
1#
#2
0#
#3
b1 !
1#
0$
#4
0#
#5
b10 !
1#
#6
0#
#7
b11 !
1#
#8
0#
#9
b100 !
1#
#10
0#
#11
b101 !
1#
#12
0#
#13
b110 !
1#
#14
0#
#15
b111 !
1#
#16
0#
#17
b1000 !
1#
#18
0#
#19
b1001 !
1#
#20
0#
#21
b1 "
b0 !
1#
#22
0#
#23
b1 !
1#
#24
0#
#25
b10 !
1#
#26
0#
#27
b11 !
1#
#28
0#
#29
b100 !
1#
#30
0#
#31
b101 !
1#
#32
0#
#33
b110 !
1#
#34
0#
#35
b111 !
1#
#36
0#
#37
b1000 !
1#
#38
0#
#39
b1001 !
1#
#40
0#
#41
b10 "
b0 !
1#
#42
0#
#43
b1 !
1#
#44
0#
#45
b10 !
1#
#46
0#
#47
b11 !
1#
#48
0#
#49
b0 "
b0 !
1#
#50
0#
#51
b1 !
1#
#52
0#
#53
b10 !
1#
#54
0#
#55
b11 !
1#
#56
0#
#57
b100 !
1#
#58
0#
#59
b101 !
1#
#60
0#
#61
b110 !
1#
#62
0#
#63
b111 !
1#
#64
0#
#65
b1000 !
1#
#66
0#
#67
b1001 !
1#
#68
0#
#69
b1 "
b0 !
1#
#70
0#
#71
b1 !
1#
#72
0#
#73
b10 !
1#
#74
0#
#75
b11 !
1#
#76
0#
#77
b100 !
1#
#78
0#
#79
b101 !
1#
#80
0#
#81
b110 !
1#
#82
0#
#83
b111 !
1#
#84
0#
#85
b1000 !
1#
#86
0#
#87
b1001 !
1#
#88
0#
#89
b10 "
b0 !
1#
#90
0#
#91
b1 !
1#
#92
0#
#93
b10 !
1#
#94
0#
#95
b11 !
1#
#96
0#
#97
b0 "
b0 !
1#
#98
0#
#99
b1 !
1#
#100
0#
#101
b10 !
1#
#102
0#
#103
b11 !
1#
#104
0#
#105
b100 !
1#
#106
0#
#107
b101 !
1#
#108
0#
#109
b110 !
1#
#110
0#
#111
b111 !
1#
#112
0#
#113
b1000 !
1#
#114
0#
#115
b1001 !
1#
#116
0#
#117
b1 "
b0 !
1#
#118
0#
#119
b1 !
1#
#120
0#
#121
b10 !
1#
#122
0#
#123
b11 !
1#
#124
0#
#125
b100 !
1#
#126
0#
#127
b101 !
1#
#128
0#
#129
b110 !
1#
#130
0#
#131
b111 !
1#
#132
0#
#133
b1000 !
1#
#134
0#
#135
b1001 !
1#
#136
0#
#137
b10 "
b0 !
1#
#138
0#
#139
b1 !
1#
#140
0#
#141
b10 !
1#
#142
0#
#143
b11 !
1#
#144
0#
#145
b0 "
b0 !
1#
#146
0#
#147
b1 !
1#
#148
0#
#149
b10 !
1#
#150
0#
