Analysis & Synthesis report for NIOSProcessor
Thu Sep 17 19:57:14 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o7k1:auto_generated
 21. Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux:cmd_demux
 22. Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 23. Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux:rsp_demux
 24. Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 25. Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 26. Source assignments for altera_reset_controller:rst_controller
 27. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 29. Parameter Settings for User Entity Instance: NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo
 30. Parameter Settings for User Entity Instance: NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo
 31. Parameter Settings for User Entity Instance: NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0
 32. Parameter Settings for User Entity Instance: NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 34. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 35. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 36. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 37. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 38. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
 39. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
 40. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 41. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 42. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 43. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent
 44. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 45. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo
 46. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 47. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 48. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 49. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router:router|NIOSProcessorLab_mm_interconnect_0_router_default_decode:the_default_decode
 50. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_001:router_001|NIOSProcessorLab_mm_interconnect_0_router_001_default_decode:the_default_decode
 51. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_002:router_002|NIOSProcessorLab_mm_interconnect_0_router_002_default_decode:the_default_decode
 52. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_003|NIOSProcessorLab_mm_interconnect_0_router_003_default_decode:the_default_decode
 53. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_004|NIOSProcessorLab_mm_interconnect_0_router_003_default_decode:the_default_decode
 54. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter
 55. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter
 56. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 57. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 58. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 59. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 60. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 61. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 62. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 63. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 64. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 65. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 66. Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 67. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 68. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. scfifo Parameter Settings by Entity Instance
 71. altsyncram Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 73. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 74. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 75. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 76. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 77. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_003|NIOSProcessorLab_mm_interconnect_0_router_003_default_decode:the_default_decode"
 78. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_002:router_002|NIOSProcessorLab_mm_interconnect_0_router_002_default_decode:the_default_decode"
 79. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_001:router_001|NIOSProcessorLab_mm_interconnect_0_router_001_default_decode:the_default_decode"
 80. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router:router|NIOSProcessorLab_mm_interconnect_0_router_default_decode:the_default_decode"
 81. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 82. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 83. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
 84. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
 85. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
 86. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
 87. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
 88. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
 89. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
 90. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
 91. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
 92. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
 93. Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
 94. Port Connectivity Checks: "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0"
 95. Port Connectivity Checks: "NIOSProcessorLab_jtag_uart_0:jtag_uart_0"
 96. Post-Synthesis Netlist Statistics for Top Partition
 97. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
 98. Elapsed Time Per Partition
 99. Analysis & Synthesis Messages
100. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Sep 17 19:57:13 2020       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; NIOSProcessor                               ;
; Top-level Entity Name           ; NIOSProcessorLab                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1940                                        ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 95,552                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; NIOSProcessorLab   ; NIOSProcessor      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                          ; Library          ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd                                                               ; yes             ; User VHDL File                               ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd                                                               ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v                                               ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v                                               ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_reset_synchronizer.v                                             ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_synchronizer.v                                             ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_irq_mapper.sv                                          ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v                                    ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter.v                  ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux_001.sv                       ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv                                             ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv                                             ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux.sv                           ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux_001.sv                     ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux.sv                         ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux_001.sv                       ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux.sv                           ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux_001.sv                     ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux.sv                         ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_merlin_traffic_limiter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_traffic_limiter.sv                                        ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_avalon_sc_fifo.v                                                 ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_avalon_sc_fifo.v                                                 ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv                        ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv                        ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv                        ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv                            ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_agent.sv                                            ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_agent.sv                                            ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                     ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_merlin_master_agent.sv                                           ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_master_agent.sv                                           ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_translator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_translator.sv                                       ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/altera_merlin_master_translator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_master_translator.sv                                      ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.hex                                   ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v                                     ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v                                         ; yes             ; Encrypted User Verilog HDL File              ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v                                         ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_bht_ram.mif                               ; yes             ; User Memory Initialization File              ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_bht_ram.mif                               ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_dc_tag_ram.mif                            ; yes             ; User Memory Initialization File              ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_dc_tag_ram.mif                            ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_ic_tag_ram.mif                            ; yes             ; User Memory Initialization File              ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_ic_tag_ram.mif                            ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk.v                ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk.v                ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck.v                   ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck.v                   ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v               ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v               ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v                               ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v                               ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_ociram_default_contents.mif               ; yes             ; User Memory Initialization File              ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_ociram_default_contents.mif               ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_oci_test_bench.v                          ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_oci_test_bench.v                          ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_rf_ram_a.mif                              ; yes             ; User Memory Initialization File              ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_rf_ram_a.mif                              ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_rf_ram_b.mif                              ; yes             ; User Memory Initialization File              ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_rf_ram_b.mif                              ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_test_bench.v                              ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_test_bench.v                              ; NIOSProcessorLab ;
; NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v                                          ; NIOSProcessorLab ;
; scfifo.tdf                                                                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                                        ;                  ;
; a_regfifo.inc                                                                                                 ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                     ;                  ;
; a_dpfifo.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                      ;                  ;
; a_i2fifo.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                      ;                  ;
; a_fffifo.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                      ;                  ;
; a_f2fifo.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                      ;                  ;
; aglobal160.inc                                                                                                ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                                    ;                  ;
; db/scfifo_3291.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/scfifo_3291.tdf                                                                                            ;                  ;
; db/a_dpfifo_5771.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_dpfifo_5771.tdf                                                                                          ;                  ;
; db/a_fefifo_7cf.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_fefifo_7cf.tdf                                                                                           ;                  ;
; db/cntr_vg7.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/cntr_vg7.tdf                                                                                               ;                  ;
; db/altsyncram_7pu1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_7pu1.tdf                                                                                        ;                  ;
; db/cntr_jgb.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/cntr_jgb.tdf                                                                                               ;                  ;
; alt_jtag_atlantic.v                                                                                           ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                               ;                  ;
; altera_sld_agent_endpoint.vhd                                                                                 ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                     ;                  ;
; altera_fabric_endpoint.vhd                                                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                        ;                  ;
; altsyncram.tdf                                                                                                ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                    ;                  ;
; stratix_ram_block.inc                                                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                             ;                  ;
; lpm_mux.inc                                                                                                   ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                       ;                  ;
; lpm_decode.inc                                                                                                ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                    ;                  ;
; a_rdenreg.inc                                                                                                 ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                     ;                  ;
; altrom.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                                                        ;                  ;
; altram.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                                                        ;                  ;
; altdpram.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                      ;                  ;
; db/altsyncram_spj1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_spj1.tdf                                                                                        ;                  ;
; db/altsyncram_40p1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_40p1.tdf                                                                                        ;                  ;
; db/altsyncram_3ko1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_3ko1.tdf                                                                                        ;                  ;
; db/altsyncram_32o1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_32o1.tdf                                                                                        ;                  ;
; db/altsyncram_42o1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_42o1.tdf                                                                                        ;                  ;
; db/altsyncram_p5o1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_p5o1.tdf                                                                                        ;                  ;
; db/altsyncram_40j1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_40j1.tdf                                                                                        ;                  ;
; db/altsyncram_baj1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_baj1.tdf                                                                                        ;                  ;
; altera_mult_add.tdf                                                                                           ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                               ;                  ;
; db/altera_mult_add_ujt2.v                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_ujt2.v                                                                                     ;                  ;
; altera_mult_add_rtl.v                                                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                             ;                  ;
; db/altera_mult_add_0kt2.v                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_0kt2.v                                                                                     ;                  ;
; altera_std_synchronizer.v                                                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                         ;                  ;
; db/altsyncram_dcg1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_dcg1.tdf                                                                                        ;                  ;
; sld_virtual_jtag_basic.v                                                                                      ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                          ;                  ;
; sld_jtag_endpoint_adapter.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                     ;                  ;
; sld_jtag_endpoint_adapter_impl.sv                                                                             ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                 ;                  ;
; db/altsyncram_o7k1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_o7k1.tdf                                                                                        ;                  ;
; pzdyqx.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                        ;                  ;
; sld_hub.vhd                                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                       ; altera_sld       ;
; db/ip/sld0ad134cf/alt_sld_fab.v                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/alt_sld_fab.v                                                                               ; alt_sld_fab      ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v                                                        ; alt_sld_fab      ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                 ; alt_sld_fab      ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                              ; alt_sld_fab      ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                            ; yes             ; Encrypted Auto-Found VHDL File               ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                            ; alt_sld_fab      ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                              ; alt_sld_fab      ;
; sld_jtag_hub.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                  ;                  ;
; sld_rom_sr.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                    ;                  ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 1341          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1917          ;
;     -- 7 input functions                    ; 22            ;
;     -- 6 input functions                    ; 456           ;
;     -- 5 input functions                    ; 389           ;
;     -- 4 input functions                    ; 335           ;
;     -- <=3 input functions                  ; 715           ;
;                                             ;               ;
; Dedicated logic registers                   ; 1940          ;
;                                             ;               ;
; I/O pins                                    ; 1             ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 95552         ;
;                                             ;               ;
; Total DSP Blocks                            ; 2             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1950          ;
; Total fan-out                               ; 19722         ;
; Average fan-out                             ; 4.78          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                             ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+
; |NIOSProcessorLab                                                                                                                       ; 1917 (1)          ; 1940 (0)     ; 95552             ; 2          ; 1    ; 0            ; |NIOSProcessorLab                                                                                                                                                                                                                                                                                                                                                                                                                           ; NIOSProcessorLab                                        ; niosprocessorlab ;
;    |NIOSProcessorLab_jtag_uart_0:jtag_uart_0|                                                                                           ; 116 (36)          ; 113 (13)     ; 1024              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                  ; NIOSProcessorLab_jtag_uart_0                            ; NIOSProcessorLab ;
;       |NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|                                                 ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                  ; NIOSProcessorLab_jtag_uart_0_scfifo_r                   ; NIOSProcessorLab ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                     ; scfifo                                                  ; work             ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                          ; scfifo_3291                                             ; work             ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                     ; a_dpfifo_5771                                           ; work             ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                             ; a_fefifo_7cf                                            ; work             ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                        ; cntr_vg7                                                ; work             ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                             ; altsyncram_7pu1                                         ; work             ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                               ; cntr_jgb                                                ; work             ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                     ; cntr_jgb                                                ; work             ;
;       |NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|                                                 ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                  ; NIOSProcessorLab_jtag_uart_0_scfifo_w                   ; NIOSProcessorLab ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                     ; scfifo                                                  ; work             ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                          ; scfifo_3291                                             ; work             ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                     ; a_dpfifo_5771                                           ; work             ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                             ; a_fefifo_7cf                                            ; work             ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                        ; cntr_vg7                                                ; work             ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                             ; altsyncram_7pu1                                         ; work             ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                               ; cntr_jgb                                                ; work             ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                     ; cntr_jgb                                                ; work             ;
;       |alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|                                                                ; 32 (32)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                                       ; work             ;
;    |NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|                                                                               ; 230 (0)           ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                      ; NIOSProcessorLab_mm_interconnect_0                      ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                               ; NIOSProcessorLab_mm_interconnect_0_cmd_demux            ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                       ; NIOSProcessorLab_mm_interconnect_0_cmd_demux_001        ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                      ; 52 (48)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                           ; NIOSProcessorLab_mm_interconnect_0_cmd_mux_001          ; NIOSProcessorLab ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                      ; 52 (48)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                           ; NIOSProcessorLab_mm_interconnect_0_cmd_mux_001          ; NIOSProcessorLab ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_router:router|                                                                                ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                     ; NIOSProcessorLab_mm_interconnect_0_router               ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_router_001:router_001|                                                                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                             ; NIOSProcessorLab_mm_interconnect_0_router_001           ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                       ; NIOSProcessorLab_mm_interconnect_0_rsp_demux_001        ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                       ; NIOSProcessorLab_mm_interconnect_0_rsp_demux_001        ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                   ; NIOSProcessorLab_mm_interconnect_0_rsp_mux              ; NIOSProcessorLab ;
;       |NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                      ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                           ; NIOSProcessorLab_mm_interconnect_0_rsp_mux_001          ; NIOSProcessorLab ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                   ; NIOSProcessorLab ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                                             ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                   ; NIOSProcessorLab ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 6 (6)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                   ; NIOSProcessorLab ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                              ; NIOSProcessorLab ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                                                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                               ; NIOSProcessorLab ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                               ; NIOSProcessorLab ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 3 (3)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                          ; NIOSProcessorLab ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                        ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                          ; NIOSProcessorLab ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                          ; NIOSProcessorLab ;
;       |altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|                                                                  ; 6 (6)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter                                                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                           ; NIOSProcessorLab ;
;       |altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|                                                           ; 7 (7)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                           ; NIOSProcessorLab ;
;    |NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|                                                                                         ; 1341 (1160)       ; 1554 (1237)  ; 61760             ; 2          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                                ; NIOSProcessorLab_nios2_qsys_0                           ; NIOSProcessorLab ;
;       |NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht|                                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht                                                                                                                                                                                                                                                                                                     ; NIOSProcessorLab_nios2_qsys_0_bht_module                ; NIOSProcessorLab ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                              ; work             ;
;             |altsyncram_3ko1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_3ko1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_3ko1                                         ; work             ;
;       |NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data|                                              ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data                                                                                                                                                                                                                                                                                             ; NIOSProcessorLab_nios2_qsys_0_dc_data_module            ; NIOSProcessorLab ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                              ; work             ;
;             |altsyncram_40j1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_40j1                                         ; work             ;
;       |NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag|                                                ; 0 (0)             ; 0 (0)        ; 320               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag                                                                                                                                                                                                                                                                                               ; NIOSProcessorLab_nios2_qsys_0_dc_tag_module             ; NIOSProcessorLab ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 320               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ; altsyncram                                              ; work             ;
;             |altsyncram_p5o1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 320               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_p5o1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_p5o1                                         ; work             ;
;       |NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim|                                          ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim                                                                                                                                                                                                                                                                                         ; NIOSProcessorLab_nios2_qsys_0_dc_victim_module          ; NIOSProcessorLab ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                              ; work             ;
;             |altsyncram_baj1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                                ; altsyncram_baj1                                         ; work             ;
;       |NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data|                                              ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data                                                                                                                                                                                                                                                                                             ; NIOSProcessorLab_nios2_qsys_0_ic_data_module            ; NIOSProcessorLab ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                              ; work             ;
;             |altsyncram_spj1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_spj1                                         ; work             ;
;       |NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag|                                                ; 0 (0)             ; 0 (0)        ; 1280              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag                                                                                                                                                                                                                                                                                               ; NIOSProcessorLab_nios2_qsys_0_ic_tag_module             ; NIOSProcessorLab ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 1280              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ; altsyncram                                              ; work             ;
;             |altsyncram_40p1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 1280              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_40p1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_40p1                                         ; work             ;
;       |NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|                                             ; 16 (16)           ; 48 (0)       ; 0                 ; 2          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell                                                                                                                                                                                                                                                                                            ; NIOSProcessorLab_nios2_qsys_0_mult_cell                 ; NIOSProcessorLab ;
;          |altera_mult_add:the_altmult_add_part_1|                                                                                       ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                     ; altera_mult_add                                         ; work             ;
;             |altera_mult_add_ujt2:auto_generated|                                                                                       ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                                                                 ; altera_mult_add_ujt2                                    ; work             ;
;                |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                               ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                        ; altera_mult_add_rtl                                     ; work             ;
;                   |ama_multiplier_function:multiplier_block|                                                                            ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                               ; ama_multiplier_function                                 ; work             ;
;                      |ama_register_function:multiplier_register_block_0|                                                                ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                             ; ama_register_function                                   ; work             ;
;          |altera_mult_add:the_altmult_add_part_2|                                                                                       ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                     ; altera_mult_add                                         ; work             ;
;             |altera_mult_add_0kt2:auto_generated|                                                                                       ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                                                                 ; altera_mult_add_0kt2                                    ; work             ;
;                |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                               ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                        ; altera_mult_add_rtl                                     ; work             ;
;                   |ama_multiplier_function:multiplier_block|                                                                            ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                               ; ama_multiplier_function                                 ; work             ;
;                      |ama_register_function:multiplier_register_block_0|                                                                ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                             ; ama_register_function                                   ; work             ;
;       |NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|                                             ; 165 (7)           ; 269 (80)     ; 8192              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                                            ; NIOSProcessorLab_nios2_qsys_0_nios2_oci                 ; NIOSProcessorLab ;
;          |NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|          ; 63 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                                        ; NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper ; NIOSProcessorLab ;
;             |NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk|         ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk  ; NIOSProcessorLab ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                 ; work             ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                 ; work             ;
;             |NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|               ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck                                                            ; NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck     ; NIOSProcessorLab ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                 ; work             ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                 ; work             ;
;             |sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy|                                                ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy                                                                                             ; sld_virtual_jtag_basic                                  ; work             ;
;          |NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|                            ; 9 (9)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                          ; NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg          ; NIOSProcessorLab ;
;          |NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break|                              ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                            ; NIOSProcessorLab_nios2_qsys_0_nios2_oci_break           ; NIOSProcessorLab ;
;          |NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug|                              ; 6 (6)             ; 9 (7)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                            ; NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug           ; NIOSProcessorLab ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                        ; altera_std_synchronizer                                 ; work             ;
;          |NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|                                    ; 78 (78)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                                  ; NIOSProcessorLab_nios2_qsys_0_nios2_ocimem              ; NIOSProcessorLab ;
;             |NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram|                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram                                                                                                   ; NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module      ; NIOSProcessorLab ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; altsyncram                                              ; work             ;
;                   |altsyncram_dcg1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dcg1:auto_generated                                          ; altsyncram_dcg1                                         ; work             ;
;       |NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a|                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                                             ; NIOSProcessorLab_nios2_qsys_0_register_bank_a_module    ; NIOSProcessorLab ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                              ; work             ;
;             |altsyncram_32o1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_32o1:auto_generated                                                                                                                                                                                                                    ; altsyncram_32o1                                         ; work             ;
;       |NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b|                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                                             ; NIOSProcessorLab_nios2_qsys_0_register_bank_b_module    ; NIOSProcessorLab ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                              ; work             ;
;             |altsyncram_42o1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_42o1:auto_generated                                                                                                                                                                                                                    ; altsyncram_42o1                                         ; work             ;
;    |NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|                                                                                 ; 1 (1)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                        ; NIOSProcessorLab_onchip_memory2_0                       ; NIOSProcessorLab ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                              ; work             ;
;          |altsyncram_o7k1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |NIOSProcessorLab|NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o7k1:auto_generated                                                                                                                                                                                                                                                                                                               ; altsyncram_o7k1                                         ; work             ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                 ; NIOSProcessorLab ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                               ; NIOSProcessorLab ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                               ; NIOSProcessorLab ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx                                                  ; work             ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)           ; 72 (9)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx_impl                                             ; work             ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)           ; 28 (8)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                  ; GHVD5181                                                ; work             ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                ; LQYT7093                                                ; work             ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                              ; KIFI3548                                                ; work             ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                              ; LQYT7093                                                ; work             ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                              ; PUDL0439                                                ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                                 ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                             ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                       ; alt_sld_fab                                             ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)           ; 89 (7)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                                 ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)           ; 82 (0)       ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric                       ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (88)          ; 82 (53)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                          ; sld_jtag_hub                                            ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                  ; sld_rom_sr                                              ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                ; sld_shadow_jsm                                          ; altera_sld       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                      ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                      ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_3ko1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; NIOSProcessorLab_nios2_qsys_0_bht_ram.mif                 ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                                      ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_p5o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 5            ; 64           ; 5            ; 320   ; NIOSProcessorLab_nios2_qsys_0_dc_tag_ram.mif              ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                                      ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                                      ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_40p1:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280  ; NIOSProcessorLab_nios2_qsys_0_ic_tag_ram.mif              ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dcg1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; NIOSProcessorLab_nios2_qsys_0_ociram_default_contents.mif ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_32o1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; NIOSProcessorLab_nios2_qsys_0_rf_ram_a.mif                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_42o1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; NIOSProcessorLab_nios2_qsys_0_rf_ram_b.mif                ;
; NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o7k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; NIOSProcessorLab_onchip_memory2_0.hex                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                              ; IP Include File       ;
+--------+---------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; N/A    ; Qsys                            ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab                                                                                                                                                                                                                                                                                                                                                            ; NIOSProcessorLab.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                        ;                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                    ;                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                          ;                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                        ;                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |NIOSProcessorLab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                          ;                       ;
; Altera ; altera_irq_mapper               ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                     ; NIOSProcessorLab.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                   ; NIOSProcessorLab.qsys ;
; Altera ; altera_mm_interconnect          ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                       ; NIOSProcessorLab.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                ; NIOSProcessorLab.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                           ; NIOSProcessorLab.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                            ; NIOSProcessorLab.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                       ; NIOSProcessorLab.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                            ; NIOSProcessorLab.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                       ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                        ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                    ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                            ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                            ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                         ; NIOSProcessorLab.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                               ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                             ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter                                                                                                                                                                                                                                        ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                   ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                      ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                                                                 ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                            ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                        ; NIOSProcessorLab.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                   ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                              ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                   ; NIOSProcessorLab.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                         ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router:router                                                                                                                                                                                                                                                      ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                              ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                              ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                              ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                              ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                        ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                        ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                    ; NIOSProcessorLab.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                            ; NIOSProcessorLab.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                 ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht                                                                                                                                                                                                                                      ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data                                                                                                                                                                                                                              ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag                                                                                                                                                                                                                                ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim                                                                                                                                                                                                                          ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data                                                                                                                                                                                                                              ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag                                                                                                                                                                                                                                ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a                                                                                                                                                                                                              ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b                                                                                                                                                                                                              ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg                                                                                                                           ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break                                                                                                                             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk                                                                                                                               ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug                                                                                                                             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace                                                                                                                           ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace|NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode:NIOSProcessorLab_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode                  ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo                                                                                                                               ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo|NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc                 ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_im:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_im                                                                                                                                   ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace                                                                                                                           ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib                                                                                                                                 ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk                                                                                                                               ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem                                                                                                                                   ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram                                    ;                       ;
; Altera ; altera_avalon_onchip_memory2    ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                         ; NIOSProcessorLab.qsys ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A           ; |NIOSProcessorLab|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                     ; NIOSProcessorLab.qsys ;
+--------+---------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[1..31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_iw_corrupt                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_im:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_im:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                           ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                           ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                           ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                           ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                           ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                           ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                           ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                           ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                           ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                          ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                          ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                          ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                                ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                                                ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                  ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                  ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                  ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                  ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                        ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                        ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                        ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                        ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                        ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                           ; Merged with NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                            ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                    ; Merged with NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                            ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                            ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                            ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Merged with NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                            ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|last_channel[2]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|last_channel[1]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                        ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                        ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                        ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                        ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                        ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                        ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                  ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                  ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                  ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                  ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                  ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                  ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                  ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                              ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                               ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                               ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                   ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                        ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ; Merged with NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                         ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 204                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                           ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                                ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                                 ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                                 ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                      ; Lost Fanouts              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ;                           ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Stuck at GND              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[18]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[17]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[16]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[15]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[14]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[13]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[12]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[11]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                                 ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[31]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[30]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[29]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                      ; Lost Fanouts              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[28]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Stuck at GND              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                           ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1940  ;
; Number of registers using Synchronous Clear  ; 289   ;
; Number of registers using Synchronous Load   ; 362   ;
; Number of registers using Asynchronous Clear ; 1550  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1234  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; 11      ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                  ; 3       ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                       ; 7       ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                  ; 3       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                  ; 19      ;
; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                         ; 4       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_pipe_flush                                                                                                                                                                                                                                                                         ; 25      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[10]                                                                                                                                                                                                                                                               ; 1       ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                ; 1       ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                 ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|clr_break_line                                                                                                                                                                                                                                                                       ; 4       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|readdata[1]                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]~reg0                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|A_slow_inst_result[5]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|A_slow_inst_result[13]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|D_iw[19]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|A_inst_result[24]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_rot_mask[3]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_st_data[25]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_src2[7]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|MonDReg[25]                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|MonDReg[11]                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|MonAReg[7]                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break|break_readreg[28]                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|d_writedata[1]~reg0                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck|sr[19] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_src2[16]                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_src1[20]                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|F_iw[13]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|F_iw[14]                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|M_rot[1]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_addr[0]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_rot_step1[16]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|E_logic_result[25]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[5]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[12]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[13]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|D_src2_reg[17]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |NIOSProcessorLab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o7k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------------+----------------------------------------+
; Parameter Name ; Value                                 ; Type                                   ;
+----------------+---------------------------------------+----------------------------------------+
; INIT_FILE      ; NIOSProcessorLab_onchip_memory2_0.hex ; String                                 ;
+----------------+---------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                         ;
+------------------------------------+---------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                           ; Untyped                                      ;
; WIDTH_A                            ; 32                                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                      ;
; WIDTH_B                            ; 1                                     ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                                     ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                     ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                      ;
; INIT_FILE                          ; NIOSProcessorLab_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 1024                                  ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_o7k1                       ; Untyped                                      ;
+------------------------------------+---------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router:router|NIOSProcessorLab_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_001:router_001|NIOSProcessorLab_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_002:router_002|NIOSProcessorLab_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_003|NIOSProcessorLab_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_004|NIOSProcessorLab_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                               ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                     ;
; Entity Instance            ; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                            ;
; Entity Instance                           ; NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 1                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_003|NIOSProcessorLab_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_002:router_002|NIOSProcessorLab_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_001:router_001|NIOSProcessorLab_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router:router|NIOSProcessorLab_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; no_ci_readra ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSProcessorLab_jtag_uart_0:jtag_uart_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1779                        ;
;     CLR               ; 351                         ;
;     CLR SCLR          ; 37                          ;
;     CLR SLD           ; 113                         ;
;     ENA               ; 62                          ;
;     ENA CLR           ; 771                         ;
;     ENA CLR SCLR      ; 55                          ;
;     ENA CLR SCLR SLD  ; 90                          ;
;     ENA CLR SLD       ; 83                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 94                          ;
; arriav_lcell_comb     ; 1695                        ;
;     arith             ; 164                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 18                          ;
;         7 data inputs ; 18                          ;
;     normal            ; 1513                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 178                         ;
;         3 data inputs ; 248                         ;
;         4 data inputs ; 303                         ;
;         5 data inputs ; 346                         ;
;         6 data inputs ; 420                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 56                          ;
; stratixv_ram_block    ; 257                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.22                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Sep 17 19:56:15 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NIOSProcessor -c NIOSProcessor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file niosprocessorlab/synthesis/niosprocessorlab.vhd
    Info (12022): Found design unit 1: NIOSProcessorLab-rtl File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd Line: 15
    Info (12023): Found entity 1: NIOSProcessorLab File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_irq_mapper.sv
    Info (12023): Found entity 1: NIOSProcessorLab_irq_mapper File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0.v
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_rsp_mux_001 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_rsp_mux File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_rsp_demux_001 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_rsp_demux File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_cmd_mux_001 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_cmd_mux File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_cmd_demux_001 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_cmd_demux File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_router_003_default_decode File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: NIOSProcessorLab_mm_interconnect_0_router_003 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_router_002_default_decode File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: NIOSProcessorLab_mm_interconnect_0_router_002 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_router_001_default_decode File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: NIOSProcessorLab_mm_interconnect_0_router_001 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: NIOSProcessorLab_mm_interconnect_0_router_default_decode File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: NIOSProcessorLab_mm_interconnect_0_router File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_onchip_memory2_0.v
    Info (12023): Found entity 1: NIOSProcessorLab_onchip_memory2_0 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v Line: 21
Info (12021): Found 27 design units, including 27 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0.v
    Info (12023): Found entity 1: NIOSProcessorLab_nios2_qsys_0_ic_data_module File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: NIOSProcessorLab_nios2_qsys_0_ic_tag_module File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 88
    Info (12023): Found entity 3: NIOSProcessorLab_nios2_qsys_0_bht_module File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 156
    Info (12023): Found entity 4: NIOSProcessorLab_nios2_qsys_0_register_bank_a_module File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 224
    Info (12023): Found entity 5: NIOSProcessorLab_nios2_qsys_0_register_bank_b_module File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 289
    Info (12023): Found entity 6: NIOSProcessorLab_nios2_qsys_0_dc_tag_module File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 354
    Info (12023): Found entity 7: NIOSProcessorLab_nios2_qsys_0_dc_data_module File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 419
    Info (12023): Found entity 8: NIOSProcessorLab_nios2_qsys_0_dc_victim_module File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 483
    Info (12023): Found entity 9: NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 550
    Info (12023): Found entity 10: NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 691
    Info (12023): Found entity 11: NIOSProcessorLab_nios2_qsys_0_nios2_ocimem File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 754
    Info (12023): Found entity 12: NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 937
    Info (12023): Found entity 13: NIOSProcessorLab_nios2_qsys_0_nios2_oci_break File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 1029
    Info (12023): Found entity 14: NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 1323
    Info (12023): Found entity 15: NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 1583
    Info (12023): Found entity 16: NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 1771
    Info (12023): Found entity 17: NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2154
    Info (12023): Found entity 18: NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2221
    Info (12023): Found entity 19: NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2315
    Info (12023): Found entity 20: NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2386
    Info (12023): Found entity 21: NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2428
    Info (12023): Found entity 22: NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2474
    Info (12023): Found entity 23: NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2975
    Info (12023): Found entity 24: NIOSProcessorLab_nios2_qsys_0_nios2_oci_im File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3043
    Info (12023): Found entity 25: NIOSProcessorLab_nios2_qsys_0_nios2_performance_monitors File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3159
    Info (12023): Found entity 26: NIOSProcessorLab_nios2_qsys_0_nios2_oci File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3175
    Info (12023): Found entity 27: NIOSProcessorLab_nios2_qsys_0 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3750
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_mult_cell.v
    Info (12023): Found entity 1: NIOSProcessorLab_nios2_qsys_0_mult_cell File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: NIOSProcessorLab_nios2_qsys_0_oci_test_bench File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: NIOSProcessorLab_nios2_qsys_0_test_bench File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_jtag_uart_0.v
    Info (12023): Found entity 1: NIOSProcessorLab_jtag_uart_0_sim_scfifo_w File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: NIOSProcessorLab_jtag_uart_0_scfifo_w File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: NIOSProcessorLab_jtag_uart_0_sim_scfifo_r File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: NIOSProcessorLab_jtag_uart_0_scfifo_r File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: NIOSProcessorLab_jtag_uart_0 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 327
Info (12127): Elaborating entity "NIOSProcessorLab" for the top level hierarchy
Info (12128): Elaborating entity "NIOSProcessorLab_jtag_uart_0" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd Line: 244
Info (12128): Elaborating entity "NIOSProcessorLab_jtag_uart_0_scfifo_w" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 137
Info (12130): Elaborated megafunction instantiation "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 137
Info (12133): Instantiated megafunction "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "NIOSProcessorLab_jtag_uart_0_scfifo_r" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 564
Info (12130): Elaborated megafunction instantiation "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 564
Info (12133): Instantiated megafunction "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "NIOSProcessorLab_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd Line: 258
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_test_bench" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_test_bench:the_NIOSProcessorLab_nios2_qsys_0_test_bench" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 6101
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_ic_data_module" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 7126
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_spj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_ic_tag_module" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 7192
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40p1.tdf
    Info (12023): Found entity 1: altsyncram_40p1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_40p1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_40p1" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_40p1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_bht_module" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 7396
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ko1.tdf
    Info (12023): Found entity 1: altsyncram_3ko1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_3ko1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3ko1" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_3ko1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_register_bank_a_module" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 7571
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32o1.tdf
    Info (12023): Found entity 1: altsyncram_32o1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_32o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_32o1" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_32o1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_register_bank_b_module" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 7592
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 325
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_42o1.tdf
    Info (12023): Found entity 1: altsyncram_42o1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_42o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_42o1" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_42o1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_dc_tag_module" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 7911
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 390
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p5o1.tdf
    Info (12023): Found entity 1: altsyncram_p5o1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_p5o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p5o1" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_p5o1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_dc_data_module" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 7968
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 455
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf
    Info (12023): Found entity 1: altsyncram_40j1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_40j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_40j1" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_dc_victim_module" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 8098
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 522
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_mult_cell" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 9779
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v
    Info (12023): Found entity 1: altera_mult_add_ujt2 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_ujt2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_ujt2" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_ujt2.v Line: 114
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v
    Info (12023): Found entity 1: altera_mult_add_0kt2 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_0kt2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_0kt2" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_0kt2.v Line: 114
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 10068
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3397
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 616
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_ocimem" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3417
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 904
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 730
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dcg1.tdf
    Info (12023): Found entity 1: altsyncram_dcg1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_dcg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dcg1" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dcg1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3436
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_break" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3467
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3490
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3517
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3558
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3573
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace|NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode:NIOSProcessorLab_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2269
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3592
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo|NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2600
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2609
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2618
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_oci_test_bench" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo|NIOSProcessorLab_nios2_qsys_0_oci_test_bench:the_NIOSProcessorLab_nios2_qsys_0_oci_test_bench" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2626
Warning (12158): Entity "NIOSProcessorLab_nios2_qsys_0_oci_test_bench" contains only dangling pins File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 2626
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3602
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_nios2_oci_im" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_im:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_im" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3623
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3728
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 165
Info (12128): Elaborating entity "NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 188
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 218
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "NIOSProcessorLab_onchip_memory2_0" for hierarchy "NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd Line: 290
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "NIOSProcessorLab_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o7k1.tdf
    Info (12023): Found entity 1: altsyncram_o7k1 File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_o7k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o7k1" for hierarchy "NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o7k1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd Line: 304
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 384
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 444
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 508
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 572
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 636
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 717
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 798
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 882
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 923
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_router" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router:router" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1189
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_router_default_decode" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router:router|NIOSProcessorLab_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_router_001" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_001:router_001" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1205
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_router_001_default_decode" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_001:router_001|NIOSProcessorLab_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_router_002" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_002:router_002" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1221
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_router_002_default_decode" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_002:router_002|NIOSProcessorLab_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_router_003" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_003" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1237
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_router_003_default_decode" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_router_003:router_003|NIOSProcessorLab_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1303
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_cmd_demux" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1382
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_cmd_demux_001" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1405
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_cmd_mux" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1422
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_cmd_mux_001" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1445
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_rsp_demux" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1485
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_rsp_demux_001" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1508
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_rsp_mux" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1560
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_rsp_mux_001" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1583
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v Line: 1612
Info (12128): Elaborating entity "NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "NIOSProcessorLab_irq_mapper" for hierarchy "NIOSProcessorLab_irq_mapper:irq_mapper" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd Line: 346
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd Line: 354
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v Line: 3558
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2020.09.17.19:56:49 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 167
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file D:/GitHub Repositories/My Repositories/NIOS-2-Processor/output_files/NIOSProcessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3263 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2998 logic cells
    Info (21064): Implemented 257 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5191 megabytes
    Info: Processing ended: Thu Sep 17 19:57:14 2020
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub Repositories/My Repositories/NIOS-2-Processor/output_files/NIOSProcessor.map.smsg.


