\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{programma_8h_source}{programma.\+h}} }{\pageref{programma_8h_source}}{}
\item\contentsline{section}{build/\+Debug/\+CMake\+Files/2025-\/\+Software.\+dir/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__hal__timebase__tim_8c_8obj_8d_source}{stm32f4xx\+\_\+hal\+\_\+timebase\+\_\+tim.\+c.\+obj.\+d}} }{\pageref{stm32f4xx__hal__timebase__tim_8c_8obj_8d_source}}{}
\item\contentsline{section}{build/\+Debug/\+CMake\+Files/2025-\/\+Software.\+dir/\+Core/\+Src/\mbox{\hyperlink{syscalls_8c_8obj_8d_source}{syscalls.\+c.\+obj.\+d}} }{\pageref{syscalls_8c_8obj_8d_source}}{}
\item\contentsline{section}{build/\+Debug/\+CMake\+Files/3.\+28.\+1/\+Compiler\+Id\+C/\mbox{\hyperlink{_c_make_c_compiler_id_8c_source}{CMake\+CCompiler\+Id.\+c}} }{\pageref{_c_make_c_compiler_id_8c_source}}{}
\item\contentsline{section}{build/\+Debug/\+CMake\+Files/3.\+28.\+1/\+Compiler\+Id\+CXX/\mbox{\hyperlink{_c_make_c_x_x_compiler_id_8cpp_source}{CMake\+CXXCompiler\+Id.\+cpp}} }{\pageref{_c_make_c_x_x_compiler_id_8cpp_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{_free_r_t_o_s_config_8h_source}{Free\+RTOSConfig.\+h}} }{\pageref{_free_r_t_o_s_config_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{gpio_8h}{gpio.\+h}} \\*This file contains all the function prototypes for the \doxylink{gpio_8c}{gpio.\+c} file }{\pageref{gpio_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{main_8h}{main.\+h}} \\*\+: Header for \doxylink{main_8c}{main.\+c} file. This file contains the common defines of the application }{\pageref{main_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{spi_8h}{spi.\+h}} \\*This file contains all the function prototypes for the \doxylink{spi_8c}{spi.\+c} file }{\pageref{spi_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__conf_8h_source}{stm32f4xx\+\_\+hal\+\_\+conf.\+h}} }{\pageref{stm32f4xx__hal__conf_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__it_8h}{stm32f4xx\+\_\+it.\+h}} \\*This file contains the headers of the interrupt handlers }{\pageref{stm32f4xx__it_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{usart_8h}{usart.\+h}} \\*This file contains all the function prototypes for the \doxylink{usart_8c}{usart.\+c} file }{\pageref{usart_8h}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{freertos_8c_source}{freertos.\+c}} }{\pageref{freertos_8c_source}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{gpio_8c}{gpio.\+c}} \\*This file provides code for the configuration of all used GPIO pins }{\pageref{gpio_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*\+: Main program body }{\pageref{main_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{spi_8c}{spi.\+c}} \\*This file provides code for the configuration of the SPI instances }{\pageref{spi_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__hal__msp_8c}{stm32f4xx\+\_\+hal\+\_\+msp.\+c}} \\*This file provides code for the MSP Initialization and de-\/\+Initialization codes }{\pageref{stm32f4xx__hal__msp_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__hal__timebase__tim_8c}{stm32f4xx\+\_\+hal\+\_\+timebase\+\_\+tim.\+c}} \\*HAL time base based on the hardware TIM }{\pageref{stm32f4xx__hal__timebase__tim_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__it_8c}{stm32f4xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32f4xx__it_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{syscalls_8c}{syscalls.\+c}} \\*STM32\+Cube\+IDE Minimal System calls file }{\pageref{syscalls_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{sysmem_8c}{sysmem.\+c}} \\*STM32\+Cube\+IDE System Memory calls file }{\pageref{sysmem_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{usart_8c}{usart.\+c}} \\*This file provides code for the configuration of the USART instances }{\pageref{usart_8c}}{}
\item\contentsline{section}{Middlewares/gwtonn/\mbox{\hyperlink{fatfs__sd_8c}{fatfs\+\_\+sd.\+c}} \\*Implementation of the SPI SD Card driver for Fat\+Fs }{\pageref{fatfs__sd_8c}}{}
\item\contentsline{section}{Middlewares/gwtonn/\mbox{\hyperlink{fatfs__sd_8h}{fatfs\+\_\+sd.\+h}} \\*Headerfile for the \doxylink{fatfs__sd_8c}{fatfs\+\_\+sd.\+c} file }{\pageref{fatfs__sd_8h}}{}
\item\contentsline{section}{Middlewares/gwtonn/\mbox{\hyperlink{program__controller_8c_source}{program\+\_\+controller.\+c}} }{\pageref{program__controller_8c_source}}{}
\item\contentsline{section}{Middlewares/gwtonn/\mbox{\hyperlink{program__controller_8h_source}{program\+\_\+controller.\+h}} }{\pageref{program__controller_8h_source}}{}
\item\contentsline{section}{Middlewares/gwtonn/\mbox{\hyperlink{sd__logger_8c_source}{sd\+\_\+logger.\+c}} }{\pageref{sd__logger_8c_source}}{}
\item\contentsline{section}{Middlewares/gwtonn/\mbox{\hyperlink{sd__logger_8h_source}{sd\+\_\+logger.\+h}} }{\pageref{sd__logger_8h_source}}{}
\item\contentsline{section}{Middlewares/gwtonn/\mbox{\hyperlink{uart__writer_8c}{uart\+\_\+writer.\+c}} \\*Implementation of the uart writer }{\pageref{uart__writer_8c}}{}
\item\contentsline{section}{Middlewares/gwtonn/\mbox{\hyperlink{uart__writer_8h}{uart\+\_\+writer.\+h}} \\*Headerfile for the \doxylink{uart__writer_8c}{uart\+\_\+writer.\+c} file }{\pageref{uart__writer_8h}}{}
\end{DoxyCompactList}
