/* AXPbox Alpha Emulator
 * Copyright (C) 2020 Tomáš Glozar
 * Website: https://github.com/lenticularis39/axpbox
 *
 * Forked from: ES40 emulator
 * Copyright (C) 2007-2008 by the ES40 Emulator Project
 * Copyright (C) 2007 by Camiel Vanderhoeven
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301,
 * USA.
 *
 * Although this is not required, the author would appreciate being notified of,
 * and receiving any modifications you may make to the source code that might
 * serve the general public.
 */

/**
 * \file
 * Contains code macros for the processor floating-point branch instructions.
 * Based on ARM chapter 4.9.
 **/
#if defined(HAVE_NEW_FP)
#define DO_FBEQ                                                                \
  FPSTART;                                                                     \
  if ((state.f[FREG_1] & ~FPR_SIGN) == 0) /* +0 or - 0? */                     \
    add_pc(DISP_21 * 4);

#define DO_FBGE                                                                \
  FPSTART;                                                                     \
  if (state.f[FREG_1] <= FPR_SIGN) /* +0 to + n? */                            \
    add_pc(DISP_21 * 4);

#define DO_FBGT                                                                \
  FPSTART;                                                                     \
  if (!(state.f[FREG_1] & FPR_SIGN) && (state.f[FREG_1] != 0))                 \
                                                                               \
    /* not - and not 0? */                                                     \
    add_pc(DISP_21 * 4);

#define DO_FBLE                                                                \
  FPSTART;                                                                     \
  if ((state.f[FREG_1] & FPR_SIGN) || (state.f[FREG_1] == 0))                  \
                                                                               \
    /* - or 0? */                                                              \
    add_pc(DISP_21 * 4);

#define DO_FBLT                                                                \
  FPSTART;                                                                     \
  if (state.f[FREG_1] > FPR_SIGN) /* -0 to -n? */                              \
    add_pc(DISP_21 * 4);

#define DO_FBNE                                                                \
  FPSTART;                                                                     \
  if ((state.f[FREG_1] & ~FPR_SIGN) != 0) /* not +0 or -0? */                  \
    add_pc(DISP_21 * 4);

#else
#define DO_FBEQ                                                                \
  FPSTART;                                                                     \
  if (state.f[FREG_1] == U64(0x0000000000000000) ||                            \
      state.f[FREG_1] == U64(0x8000000000000000))                              \
    add_pc(DISP_21 * 4);
#define DO_FBGE                                                                \
  FPSTART;                                                                     \
  if (!(state.f[FREG_1] & U64(0x8000000000000000)) ||                          \
      state.f[FREG_1] == U64(0x8000000000000000))                              \
    add_pc(DISP_21 * 4);
#define DO_FBGT                                                                \
  FPSTART;                                                                     \
  if (!(state.f[FREG_1] & U64(0x8000000000000000)) &&                          \
      state.f[FREG_1] != U64(0x0000000000000000))                              \
    add_pc(DISP_21 * 4);
#define DO_FBLE                                                                \
  FPSTART;                                                                     \
  if ((state.f[FREG_1] & U64(0x8000000000000000)) ||                           \
      state.f[FREG_1] == U64(0x0000000000000000))                              \
    add_pc(DISP_21 * 4);
#define DO_FBLT                                                                \
  FPSTART;                                                                     \
  if ((state.f[FREG_1] & U64(0x8000000000000000)) &&                           \
      state.f[FREG_1] != U64(0x8000000000000000))                              \
    add_pc(DISP_21 * 4);
#define DO_FBNE                                                                \
  FPSTART;                                                                     \
  if (state.f[FREG_1] != U64(0x0000000000000000) &&                            \
      state.f[FREG_1] != U64(0x8000000000000000))                              \
    add_pc(DISP_21 * 4);
#endif
