
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 550.441 ; gain = 183.020
Command: read_checkpoint -auto_incremental -incremental C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/utils_1/imports/synth_1/tb_simon.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/utils_1/imports/synth_1/tb_simon.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1415.062 ; gain = 441.004
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'locked' is not allowed [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:33]
INFO: [Synth 8-11241] undeclared symbol 'CLKFBOUT1', assumed default net type 'wire' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:35]
INFO: [Synth 8-11241] undeclared symbol 'CLKFBIN1', assumed default net type 'wire' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:35]
WARNING: [Synth 8-11065] parameter 's_IDLE' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v:47]
WARNING: [Synth 8-11065] parameter 's_TX_START_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v:48]
WARNING: [Synth 8-11065] parameter 's_TX_DATA_BITS' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v:49]
WARNING: [Synth 8-11065] parameter 's_TX_STOP_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v:50]
WARNING: [Synth 8-11065] parameter 's_CLEANUP' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v:51]
WARNING: [Synth 8-6901] identifier 'PAYLOAD_BITS' is used before its declaration [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Downloads/uart_rx.v:16]
WARNING: [Synth 8-11065] parameter 's_IDLE' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v:23]
WARNING: [Synth 8-11065] parameter 's_RX_START_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v:24]
WARNING: [Synth 8-11065] parameter 's_RX_DATA_BITS' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v:25]
WARNING: [Synth 8-11065] parameter 's_RX_STOP_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v:26]
WARNING: [Synth 8-11065] parameter 's_CLEANUP' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v:27]
INFO: [Synth 8-11241] undeclared symbol 'rst_signal', assumed default net type 'wire' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:117]
INFO: [Synth 8-11241] undeclared symbol 'pwrdwn_signal', assumed default net type 'wire' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:118]
INFO: [Synth 8-11241] undeclared symbol 'clk_out0', assumed default net type 'wire' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:119]
INFO: [Synth 8-11241] undeclared symbol 'locked_signal', assumed default net type 'wire' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:125]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:8]
INFO: [Synth 8-6157] synthesizing module 'aes128_table_ecb' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:23]
INFO: [Synth 8-6157] synthesizing module 'subword' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:606]
INFO: [Synth 8-6155] done synthesizing module 'subword' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:606]
INFO: [Synth 8-6157] synthesizing module 'subbytes' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:432]
INFO: [Synth 8-6155] done synthesizing module 'subbytes' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:432]
INFO: [Synth 8-6157] synthesizing module 'mixcolumns' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:666]
INFO: [Synth 8-6155] done synthesizing module 'mixcolumns' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:666]
INFO: [Synth 8-6157] synthesizing module 'invsubbytes' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:518]
INFO: [Synth 8-6155] done synthesizing module 'invsubbytes' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:518]
INFO: [Synth 8-6157] synthesizing module 'inv_mixcolumn' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:710]
INFO: [Synth 8-6155] done synthesizing module 'inv_mixcolumn' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:710]
INFO: [Synth 8-6155] done synthesizing module 'aes128_table_ecb' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Desktop/aes128_table_ecb.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:21]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'CLKFBSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'CLKINSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'DO' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'DRDY' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'PSDONE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'CLKIN2' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'DADDR' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'DCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'DEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'DI' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'DWE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'PSCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'PSEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7071] port 'PSINCDEC' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_BASE_inst1' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
WARNING: [Synth 8-7023] instance 'MMCME2_BASE_inst1' of module 'MMCME2_ADV' has 33 connections declared, but only 13 given [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:79]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v:21]
INFO: [Synth 8-6157] synthesizing module 'clk_filt_PLL' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/clk_filt_PLL.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111351]
	Parameter BANDWIDTH bound to: LOW - type: string 
	Parameter CLKFBOUT_MULT bound to: 7 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.333000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.055000 - type: double 
	Parameter REF_JITTER2 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111351]
INFO: [Synth 8-6155] done synthesizing module 'clk_filt_PLL' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/clk_filt_PLL.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v:36]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v:14]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v:14]
INFO: [Synth 8-6157] synthesizing module 'uart_rxNew' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Downloads/uart_rx.v:9]
INFO: [Synth 8-6155] done synthesizing module 'uart_rxNew' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/imports/Downloads/uart_rx.v:9]
INFO: [Synth 8-6157] synthesizing module 'PLL_instance' [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/PLL_instance.v:23]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111430]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.333000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111430]
INFO: [Synth 8-6155] done synthesizing module 'PLL_instance' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/PLL_instance.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:217]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:8]
WARNING: [Synth 8-6014] Unused sequential element en_reg was removed.  [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:224]
WARNING: [Synth 8-6014] Unused sequential element uart_rstn_reg was removed.  [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:228]
WARNING: [Synth 8-6014] Unused sequential element uart_delay_counter_reg was removed.  [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:363]
WARNING: [Synth 8-3848] Net rst_signal in module/entity top does not have driver. [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:117]
WARNING: [Synth 8-3848] Net pwrdwn_signal in module/entity top does not have driver. [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/sources_1/new/top.v:118]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1559.359 ; gain = 585.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1559.359 ; gain = 585.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1559.359 ; gain = 585.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1559.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/constrs_1/imports/new/our_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/constrs_1/imports/new/our_constraints.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/constrs_1/imports/new/our_constraints.xdc:373]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: SLICE_X26Y50:SLICE_X113Y100 [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/constrs_1/imports/new/our_constraints.xdc:1210]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: DSP48_X2Y20:DSP48_X4Y39 [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/constrs_1/imports/new/our_constraints.xdc:1211]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: RAMB18_X2Y20:RAMB18_X5Y39 [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/constrs_1/imports/new/our_constraints.xdc:1212]
WARNING: [Vivado 12-4775] Pblock ranges need to include all sites of a tile. The following ranges will be automatically aligned to a tile boundary: RAMB36_X2Y10:RAMB36_X5Y19 [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/constrs_1/imports/new/our_constraints.xdc:1213]
Finished Parsing XDC File [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/constrs_1/imports/new/our_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.srcs/constrs_1/imports/new/our_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1662.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1662.973 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'now_state_reg' in module 'aes128_table_ecb'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'uart_rxNew'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                              000
                  iSTATE |                              100 |                              001
                 iSTATE0 |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'now_state_reg' using encoding 'one-hot' in module 'aes128_table_ecb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                              000
               FSM_START |                               11 |                              001
                FSM_RECV |                               10 |                              010
                FSM_STOP |                               01 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'uart_rxNew'
WARNING: [Synth 8-6430] The Block RAM "top/tdc_data1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input    128 Bit         XORs := 8     
	   2 Input     32 Bit         XORs := 76    
	   2 Input     24 Bit         XORs := 4     
	   2 Input     11 Bit         XORs := 288   
	   3 Input     11 Bit         XORs := 48    
	  10 Input      8 Bit         XORs := 64    
	  16 Input      8 Bit         XORs := 64    
	   3 Input      8 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 8     
	               32 Bit    Registers := 64    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 35    
+---RAMs : 
	               9K Bit	(1200 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 112   
	   2 Input   13 Bit        Muxes := 1     
	  22 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	  22 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 65    
	   6 Input    8 Bit        Muxes := 2     
	  16 Input    8 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 7     
	  22 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  22 Input    4 Bit        Muxes := 1     
	  32 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 38    
	   5 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 13    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 76    
	   5 Input    1 Bit        Muxes := 19    
	   6 Input    1 Bit        Muxes := 2     
	  22 Input    1 Bit        Muxes := 21    
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM Pipeline Warning: Read Address Register Found For RAM tdc_data1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tdc_data1_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "top/tdc_data1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tdc_data1_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:46 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|top         | transmitReg | 32x1          | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subword     | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|subbytes    | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|invsubbytes | sb          | 256x8         | LUT            | 
|top         | transmitReg | 32x1          | LUT            | 
+------------+-------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tdc_data1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:02:53 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:54 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tdc_data1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tdc_data1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:02:58 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:03:04 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:03:04 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:03:05 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:03:05 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:56 ; elapsed = 00:03:05 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:03:05 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |CARRY4     |     9|
|3     |LUT1       |     9|
|4     |LUT2       |   413|
|5     |LUT3       |   593|
|6     |LUT4       |   433|
|7     |LUT5       |   865|
|8     |LUT6       |  8670|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |  2280|
|11    |MUXF8      |  1136|
|12    |PLLE2_ADV  |     1|
|13    |PLLE2_BASE |     1|
|14    |RAMB18E1   |     1|
|15    |FDCE       |  2600|
|16    |FDPE       |     4|
|17    |FDRE       |   576|
|18    |FDSE       |     2|
|19    |IBUF       |     3|
|20    |OBUF       |    10|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:03:05 . Memory (MB): peak = 1662.973 ; gain = 688.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:41 ; elapsed = 00:03:01 . Memory (MB): peak = 1662.973 ; gain = 585.301
Synthesis Optimization Complete : Time (s): cpu = 00:02:56 ; elapsed = 00:03:05 . Memory (MB): peak = 1662.973 ; gain = 688.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1662.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3429 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1662.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

The system cannot find the path specified.
Synth Design complete | Checksum: 21afeda9
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:04 ; elapsed = 00:03:54 . Memory (MB): peak = 1662.973 ; gain = 1109.547
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1662.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darshana/Documents/GitHub/JitFilt/JitFilt-PLL/EXP1/FPGA1/FPGA1/FPGA1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 04:43:19 2024...
