design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/thomas/Documents/Projects/tilerisc/openlane/rv_core,tinyrv,23_11_26_11_20,flow completed,0h35m55s0ms,0h23m54s0ms,8253.125,4.0,3301.25,28.95,-1,886.45,12204,0,0,0,0,0,0,0,2,2,0,-1,-1,1277805,108602,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,1977338734.0,0.0,46.54,56.65,18.03,-1,40.57,10270,11965,149,1844,0,0,0,11251,162,0,152,342,1314,900,460,3569,1088,1098,45,14572,6227,10389,20100,13205,64493,954839.5584,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,51.0,19.607843137254903,50,1,40,153.18,153.6,0.3,1,4,0.35,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
