
s3_ex3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001554  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001610  08001610  00011610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001650  08001650  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001650  08001650  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001650  08001650  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001650  08001650  00011650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001654  08001654  00011654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001658  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001664  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001664  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003f07  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000109a  00000000  00000000  00023f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000528  00000000  00000000  00024fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000490  00000000  00000000  00025500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198a3  00000000  00000000  00025990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000056bd  00000000  00000000  0003f233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5a2b  00000000  00000000  000448f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ea31b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001098  00000000  00000000  000ea36c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080015f8 	.word	0x080015f8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080015f8 	.word	0x080015f8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <HAL_GPIO_EXTI_Falling_Callback>:
#include "main.h"
void SystemClock_Config(void);
static void MX_GPIO_Init(void);

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	0002      	movs	r2, r0
 8000224:	1dbb      	adds	r3, r7, #6
 8000226:	801a      	strh	r2, [r3, #0]
    if(GPIO_Pin == GPIO_PIN_0)
 8000228:	1dbb      	adds	r3, r7, #6
 800022a:	881b      	ldrh	r3, [r3, #0]
 800022c:	2b01      	cmp	r3, #1
 800022e:	d10a      	bne.n	8000246 <HAL_GPIO_EXTI_Falling_Callback+0x2a>
    {

    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
 8000230:	2380      	movs	r3, #128	; 0x80
 8000232:	021b      	lsls	r3, r3, #8
 8000234:	480d      	ldr	r0, [pc, #52]	; (800026c <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 8000236:	2200      	movs	r2, #0
 8000238:	0019      	movs	r1, r3
 800023a:	f000 fc35 	bl	8000aa8 <HAL_GPIO_WritePin>
    	   GPIOA->ODR = 0x0040;//0x003f; //Displaying 0
 800023e:	23a0      	movs	r3, #160	; 0xa0
 8000240:	05db      	lsls	r3, r3, #23
 8000242:	2240      	movs	r2, #64	; 0x40
 8000244:	615a      	str	r2, [r3, #20]

    }
    if(GPIO_Pin == GPIO_PIN_1)
 8000246:	1dbb      	adds	r3, r7, #6
 8000248:	881b      	ldrh	r3, [r3, #0]
 800024a:	2b02      	cmp	r3, #2
 800024c:	d10a      	bne.n	8000264 <HAL_GPIO_EXTI_Falling_Callback+0x48>
        {

        	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
 800024e:	2380      	movs	r3, #128	; 0x80
 8000250:	021b      	lsls	r3, r3, #8
 8000252:	4806      	ldr	r0, [pc, #24]	; (800026c <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 8000254:	2201      	movs	r2, #1
 8000256:	0019      	movs	r1, r3
 8000258:	f000 fc26 	bl	8000aa8 <HAL_GPIO_WritePin>
        	   GPIOA->ODR = 0x0079; //0x0006; //Displaying 1
 800025c:	23a0      	movs	r3, #160	; 0xa0
 800025e:	05db      	lsls	r3, r3, #23
 8000260:	2279      	movs	r2, #121	; 0x79
 8000262:	615a      	str	r2, [r3, #20]

        }

 }
 8000264:	46c0      	nop			; (mov r8, r8)
 8000266:	46bd      	mov	sp, r7
 8000268:	b002      	add	sp, #8
 800026a:	bd80      	pop	{r7, pc}
 800026c:	50000400 	.word	0x50000400

08000270 <main>:


int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0

  HAL_Init();
 8000274:	f000 f948 	bl	8000508 <HAL_Init>
  SystemClock_Config();
 8000278:	f000 f807 	bl	800028a <SystemClock_Config>
  MX_GPIO_Init();
 800027c:	f000 f84e 	bl	800031c <MX_GPIO_Init>
  GPIOA->ODR =0x0040; //0x003f; //Displaying 0
 8000280:	23a0      	movs	r3, #160	; 0xa0
 8000282:	05db      	lsls	r3, r3, #23
 8000284:	2240      	movs	r2, #64	; 0x40
 8000286:	615a      	str	r2, [r3, #20]
    while (1)
 8000288:	e7fe      	b.n	8000288 <main+0x18>

0800028a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800028a:	b590      	push	{r4, r7, lr}
 800028c:	b095      	sub	sp, #84	; 0x54
 800028e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000290:	2414      	movs	r4, #20
 8000292:	193b      	adds	r3, r7, r4
 8000294:	0018      	movs	r0, r3
 8000296:	233c      	movs	r3, #60	; 0x3c
 8000298:	001a      	movs	r2, r3
 800029a:	2100      	movs	r1, #0
 800029c:	f001 f9a4 	bl	80015e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	0018      	movs	r0, r3
 80002a4:	2310      	movs	r3, #16
 80002a6:	001a      	movs	r2, r3
 80002a8:	2100      	movs	r1, #0
 80002aa:	f001 f99d 	bl	80015e8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002ae:	2380      	movs	r3, #128	; 0x80
 80002b0:	009b      	lsls	r3, r3, #2
 80002b2:	0018      	movs	r0, r3
 80002b4:	f000 fc4a 	bl	8000b4c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002b8:	193b      	adds	r3, r7, r4
 80002ba:	2202      	movs	r2, #2
 80002bc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002be:	193b      	adds	r3, r7, r4
 80002c0:	2280      	movs	r2, #128	; 0x80
 80002c2:	0052      	lsls	r2, r2, #1
 80002c4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002c6:	193b      	adds	r3, r7, r4
 80002c8:	2200      	movs	r2, #0
 80002ca:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002cc:	193b      	adds	r3, r7, r4
 80002ce:	2240      	movs	r2, #64	; 0x40
 80002d0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002d2:	193b      	adds	r3, r7, r4
 80002d4:	2200      	movs	r2, #0
 80002d6:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d8:	193b      	adds	r3, r7, r4
 80002da:	0018      	movs	r0, r3
 80002dc:	f000 fc76 	bl	8000bcc <HAL_RCC_OscConfig>
 80002e0:	1e03      	subs	r3, r0, #0
 80002e2:	d001      	beq.n	80002e8 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002e4:	f000 f894 	bl	8000410 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	2207      	movs	r2, #7
 80002ec:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	2200      	movs	r2, #0
 80002f2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2200      	movs	r2, #0
 80002f8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	2200      	movs	r2, #0
 80002fe:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	2100      	movs	r1, #0
 8000304:	0018      	movs	r0, r3
 8000306:	f000 ffc1 	bl	800128c <HAL_RCC_ClockConfig>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d001      	beq.n	8000312 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800030e:	f000 f87f 	bl	8000410 <Error_Handler>
  }
}
 8000312:	46c0      	nop			; (mov r8, r8)
 8000314:	46bd      	mov	sp, r7
 8000316:	b015      	add	sp, #84	; 0x54
 8000318:	bd90      	pop	{r4, r7, pc}
	...

0800031c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800031c:	b590      	push	{r4, r7, lr}
 800031e:	b089      	sub	sp, #36	; 0x24
 8000320:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000322:	240c      	movs	r4, #12
 8000324:	193b      	adds	r3, r7, r4
 8000326:	0018      	movs	r0, r3
 8000328:	2314      	movs	r3, #20
 800032a:	001a      	movs	r2, r3
 800032c:	2100      	movs	r1, #0
 800032e:	f001 f95b 	bl	80015e8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000332:	4b35      	ldr	r3, [pc, #212]	; (8000408 <MX_GPIO_Init+0xec>)
 8000334:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000336:	4b34      	ldr	r3, [pc, #208]	; (8000408 <MX_GPIO_Init+0xec>)
 8000338:	2101      	movs	r1, #1
 800033a:	430a      	orrs	r2, r1
 800033c:	635a      	str	r2, [r3, #52]	; 0x34
 800033e:	4b32      	ldr	r3, [pc, #200]	; (8000408 <MX_GPIO_Init+0xec>)
 8000340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000342:	2201      	movs	r2, #1
 8000344:	4013      	ands	r3, r2
 8000346:	60bb      	str	r3, [r7, #8]
 8000348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800034a:	4b2f      	ldr	r3, [pc, #188]	; (8000408 <MX_GPIO_Init+0xec>)
 800034c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800034e:	4b2e      	ldr	r3, [pc, #184]	; (8000408 <MX_GPIO_Init+0xec>)
 8000350:	2102      	movs	r1, #2
 8000352:	430a      	orrs	r2, r1
 8000354:	635a      	str	r2, [r3, #52]	; 0x34
 8000356:	4b2c      	ldr	r3, [pc, #176]	; (8000408 <MX_GPIO_Init+0xec>)
 8000358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800035a:	2202      	movs	r2, #2
 800035c:	4013      	ands	r3, r2
 800035e:	607b      	str	r3, [r7, #4]
 8000360:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000362:	23a0      	movs	r3, #160	; 0xa0
 8000364:	05db      	lsls	r3, r3, #23
 8000366:	2200      	movs	r2, #0
 8000368:	217f      	movs	r1, #127	; 0x7f
 800036a:	0018      	movs	r0, r3
 800036c:	f000 fb9c 	bl	8000aa8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000370:	2380      	movs	r3, #128	; 0x80
 8000372:	021b      	lsls	r3, r3, #8
 8000374:	4825      	ldr	r0, [pc, #148]	; (800040c <MX_GPIO_Init+0xf0>)
 8000376:	2200      	movs	r2, #0
 8000378:	0019      	movs	r1, r3
 800037a:	f000 fb95 	bl	8000aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800037e:	193b      	adds	r3, r7, r4
 8000380:	227f      	movs	r2, #127	; 0x7f
 8000382:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000384:	193b      	adds	r3, r7, r4
 8000386:	2201      	movs	r2, #1
 8000388:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038a:	193b      	adds	r3, r7, r4
 800038c:	2200      	movs	r2, #0
 800038e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000390:	193b      	adds	r3, r7, r4
 8000392:	2200      	movs	r2, #0
 8000394:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000396:	193a      	adds	r2, r7, r4
 8000398:	23a0      	movs	r3, #160	; 0xa0
 800039a:	05db      	lsls	r3, r3, #23
 800039c:	0011      	movs	r1, r2
 800039e:	0018      	movs	r0, r3
 80003a0:	f000 fa16 	bl	80007d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80003a4:	0021      	movs	r1, r4
 80003a6:	187b      	adds	r3, r7, r1
 80003a8:	2203      	movs	r2, #3
 80003aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003ac:	187b      	adds	r3, r7, r1
 80003ae:	2284      	movs	r2, #132	; 0x84
 80003b0:	0392      	lsls	r2, r2, #14
 80003b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003b4:	187b      	adds	r3, r7, r1
 80003b6:	2201      	movs	r2, #1
 80003b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003ba:	000c      	movs	r4, r1
 80003bc:	187b      	adds	r3, r7, r1
 80003be:	4a13      	ldr	r2, [pc, #76]	; (800040c <MX_GPIO_Init+0xf0>)
 80003c0:	0019      	movs	r1, r3
 80003c2:	0010      	movs	r0, r2
 80003c4:	f000 fa04 	bl	80007d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80003c8:	0021      	movs	r1, r4
 80003ca:	187b      	adds	r3, r7, r1
 80003cc:	2280      	movs	r2, #128	; 0x80
 80003ce:	0212      	lsls	r2, r2, #8
 80003d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d2:	187b      	adds	r3, r7, r1
 80003d4:	2201      	movs	r2, #1
 80003d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	187b      	adds	r3, r7, r1
 80003da:	2200      	movs	r2, #0
 80003dc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003de:	187b      	adds	r3, r7, r1
 80003e0:	2200      	movs	r2, #0
 80003e2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003e4:	187b      	adds	r3, r7, r1
 80003e6:	4a09      	ldr	r2, [pc, #36]	; (800040c <MX_GPIO_Init+0xf0>)
 80003e8:	0019      	movs	r1, r3
 80003ea:	0010      	movs	r0, r2
 80003ec:	f000 f9f0 	bl	80007d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80003f0:	2200      	movs	r2, #0
 80003f2:	2100      	movs	r1, #0
 80003f4:	2005      	movs	r0, #5
 80003f6:	f000 f9b9 	bl	800076c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80003fa:	2005      	movs	r0, #5
 80003fc:	f000 f9cb 	bl	8000796 <HAL_NVIC_EnableIRQ>

}
 8000400:	46c0      	nop			; (mov r8, r8)
 8000402:	46bd      	mov	sp, r7
 8000404:	b009      	add	sp, #36	; 0x24
 8000406:	bd90      	pop	{r4, r7, pc}
 8000408:	40021000 	.word	0x40021000
 800040c:	50000400 	.word	0x50000400

08000410 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000414:	b672      	cpsid	i
}
 8000416:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000418:	e7fe      	b.n	8000418 <Error_Handler+0x8>
	...

0800041c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000422:	4b0f      	ldr	r3, [pc, #60]	; (8000460 <HAL_MspInit+0x44>)
 8000424:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000426:	4b0e      	ldr	r3, [pc, #56]	; (8000460 <HAL_MspInit+0x44>)
 8000428:	2101      	movs	r1, #1
 800042a:	430a      	orrs	r2, r1
 800042c:	641a      	str	r2, [r3, #64]	; 0x40
 800042e:	4b0c      	ldr	r3, [pc, #48]	; (8000460 <HAL_MspInit+0x44>)
 8000430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000432:	2201      	movs	r2, #1
 8000434:	4013      	ands	r3, r2
 8000436:	607b      	str	r3, [r7, #4]
 8000438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800043a:	4b09      	ldr	r3, [pc, #36]	; (8000460 <HAL_MspInit+0x44>)
 800043c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800043e:	4b08      	ldr	r3, [pc, #32]	; (8000460 <HAL_MspInit+0x44>)
 8000440:	2180      	movs	r1, #128	; 0x80
 8000442:	0549      	lsls	r1, r1, #21
 8000444:	430a      	orrs	r2, r1
 8000446:	63da      	str	r2, [r3, #60]	; 0x3c
 8000448:	4b05      	ldr	r3, [pc, #20]	; (8000460 <HAL_MspInit+0x44>)
 800044a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800044c:	2380      	movs	r3, #128	; 0x80
 800044e:	055b      	lsls	r3, r3, #21
 8000450:	4013      	ands	r3, r2
 8000452:	603b      	str	r3, [r7, #0]
 8000454:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	46bd      	mov	sp, r7
 800045a:	b002      	add	sp, #8
 800045c:	bd80      	pop	{r7, pc}
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	40021000 	.word	0x40021000

08000464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000468:	e7fe      	b.n	8000468 <NMI_Handler+0x4>

0800046a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800046a:	b580      	push	{r7, lr}
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800046e:	e7fe      	b.n	800046e <HardFault_Handler+0x4>

08000470 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000474:	46c0      	nop			; (mov r8, r8)
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}

0800047a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}

08000484 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000488:	f000 f8a8 	bl	80005dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800048c:	46c0      	nop			; (mov r8, r8)
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}

08000492 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000492:	b580      	push	{r7, lr}
 8000494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000496:	2001      	movs	r0, #1
 8000498:	f000 fb24 	bl	8000ae4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800049c:	2002      	movs	r0, #2
 800049e:	f000 fb21 	bl	8000ae4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bd80      	pop	{r7, pc}

080004a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004ac:	46c0      	nop			; (mov r8, r8)
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
	...

080004b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004b4:	480d      	ldr	r0, [pc, #52]	; (80004ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004b6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80004b8:	f7ff fff6 	bl	80004a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004bc:	480c      	ldr	r0, [pc, #48]	; (80004f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80004be:	490d      	ldr	r1, [pc, #52]	; (80004f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004c0:	4a0d      	ldr	r2, [pc, #52]	; (80004f8 <LoopForever+0xe>)
  movs r3, #0
 80004c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004c4:	e002      	b.n	80004cc <LoopCopyDataInit>

080004c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ca:	3304      	adds	r3, #4

080004cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004d0:	d3f9      	bcc.n	80004c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004d2:	4a0a      	ldr	r2, [pc, #40]	; (80004fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80004d4:	4c0a      	ldr	r4, [pc, #40]	; (8000500 <LoopForever+0x16>)
  movs r3, #0
 80004d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004d8:	e001      	b.n	80004de <LoopFillZerobss>

080004da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004dc:	3204      	adds	r2, #4

080004de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004e0:	d3fb      	bcc.n	80004da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004e2:	f001 f85d 	bl	80015a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80004e6:	f7ff fec3 	bl	8000270 <main>

080004ea <LoopForever>:

LoopForever:
  b LoopForever
 80004ea:	e7fe      	b.n	80004ea <LoopForever>
  ldr   r0, =_estack
 80004ec:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80004f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004f8:	08001658 	.word	0x08001658
  ldr r2, =_sbss
 80004fc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000500:	2000002c 	.word	0x2000002c

08000504 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000504:	e7fe      	b.n	8000504 <ADC1_COMP_IRQHandler>
	...

08000508 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800050e:	1dfb      	adds	r3, r7, #7
 8000510:	2200      	movs	r2, #0
 8000512:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000514:	4b0b      	ldr	r3, [pc, #44]	; (8000544 <HAL_Init+0x3c>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b0a      	ldr	r3, [pc, #40]	; (8000544 <HAL_Init+0x3c>)
 800051a:	2180      	movs	r1, #128	; 0x80
 800051c:	0049      	lsls	r1, r1, #1
 800051e:	430a      	orrs	r2, r1
 8000520:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000522:	2003      	movs	r0, #3
 8000524:	f000 f810 	bl	8000548 <HAL_InitTick>
 8000528:	1e03      	subs	r3, r0, #0
 800052a:	d003      	beq.n	8000534 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800052c:	1dfb      	adds	r3, r7, #7
 800052e:	2201      	movs	r2, #1
 8000530:	701a      	strb	r2, [r3, #0]
 8000532:	e001      	b.n	8000538 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000534:	f7ff ff72 	bl	800041c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000538:	1dfb      	adds	r3, r7, #7
 800053a:	781b      	ldrb	r3, [r3, #0]
}
 800053c:	0018      	movs	r0, r3
 800053e:	46bd      	mov	sp, r7
 8000540:	b002      	add	sp, #8
 8000542:	bd80      	pop	{r7, pc}
 8000544:	40022000 	.word	0x40022000

08000548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000548:	b590      	push	{r4, r7, lr}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000550:	230f      	movs	r3, #15
 8000552:	18fb      	adds	r3, r7, r3
 8000554:	2200      	movs	r2, #0
 8000556:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000558:	4b1d      	ldr	r3, [pc, #116]	; (80005d0 <HAL_InitTick+0x88>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d02b      	beq.n	80005b8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000560:	4b1c      	ldr	r3, [pc, #112]	; (80005d4 <HAL_InitTick+0x8c>)
 8000562:	681c      	ldr	r4, [r3, #0]
 8000564:	4b1a      	ldr	r3, [pc, #104]	; (80005d0 <HAL_InitTick+0x88>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	0019      	movs	r1, r3
 800056a:	23fa      	movs	r3, #250	; 0xfa
 800056c:	0098      	lsls	r0, r3, #2
 800056e:	f7ff fdc9 	bl	8000104 <__udivsi3>
 8000572:	0003      	movs	r3, r0
 8000574:	0019      	movs	r1, r3
 8000576:	0020      	movs	r0, r4
 8000578:	f7ff fdc4 	bl	8000104 <__udivsi3>
 800057c:	0003      	movs	r3, r0
 800057e:	0018      	movs	r0, r3
 8000580:	f000 f919 	bl	80007b6 <HAL_SYSTICK_Config>
 8000584:	1e03      	subs	r3, r0, #0
 8000586:	d112      	bne.n	80005ae <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2b03      	cmp	r3, #3
 800058c:	d80a      	bhi.n	80005a4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800058e:	6879      	ldr	r1, [r7, #4]
 8000590:	2301      	movs	r3, #1
 8000592:	425b      	negs	r3, r3
 8000594:	2200      	movs	r2, #0
 8000596:	0018      	movs	r0, r3
 8000598:	f000 f8e8 	bl	800076c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800059c:	4b0e      	ldr	r3, [pc, #56]	; (80005d8 <HAL_InitTick+0x90>)
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	e00d      	b.n	80005c0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80005a4:	230f      	movs	r3, #15
 80005a6:	18fb      	adds	r3, r7, r3
 80005a8:	2201      	movs	r2, #1
 80005aa:	701a      	strb	r2, [r3, #0]
 80005ac:	e008      	b.n	80005c0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005ae:	230f      	movs	r3, #15
 80005b0:	18fb      	adds	r3, r7, r3
 80005b2:	2201      	movs	r2, #1
 80005b4:	701a      	strb	r2, [r3, #0]
 80005b6:	e003      	b.n	80005c0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80005b8:	230f      	movs	r3, #15
 80005ba:	18fb      	adds	r3, r7, r3
 80005bc:	2201      	movs	r2, #1
 80005be:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80005c0:	230f      	movs	r3, #15
 80005c2:	18fb      	adds	r3, r7, r3
 80005c4:	781b      	ldrb	r3, [r3, #0]
}
 80005c6:	0018      	movs	r0, r3
 80005c8:	46bd      	mov	sp, r7
 80005ca:	b005      	add	sp, #20
 80005cc:	bd90      	pop	{r4, r7, pc}
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	20000008 	.word	0x20000008
 80005d4:	20000000 	.word	0x20000000
 80005d8:	20000004 	.word	0x20000004

080005dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005e0:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <HAL_IncTick+0x1c>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	001a      	movs	r2, r3
 80005e6:	4b05      	ldr	r3, [pc, #20]	; (80005fc <HAL_IncTick+0x20>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	18d2      	adds	r2, r2, r3
 80005ec:	4b03      	ldr	r3, [pc, #12]	; (80005fc <HAL_IncTick+0x20>)
 80005ee:	601a      	str	r2, [r3, #0]
}
 80005f0:	46c0      	nop			; (mov r8, r8)
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	20000008 	.word	0x20000008
 80005fc:	20000028 	.word	0x20000028

08000600 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  return uwTick;
 8000604:	4b02      	ldr	r3, [pc, #8]	; (8000610 <HAL_GetTick+0x10>)
 8000606:	681b      	ldr	r3, [r3, #0]
}
 8000608:	0018      	movs	r0, r3
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	20000028 	.word	0x20000028

08000614 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	0002      	movs	r2, r0
 800061c:	1dfb      	adds	r3, r7, #7
 800061e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000620:	1dfb      	adds	r3, r7, #7
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2b7f      	cmp	r3, #127	; 0x7f
 8000626:	d809      	bhi.n	800063c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000628:	1dfb      	adds	r3, r7, #7
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	001a      	movs	r2, r3
 800062e:	231f      	movs	r3, #31
 8000630:	401a      	ands	r2, r3
 8000632:	4b04      	ldr	r3, [pc, #16]	; (8000644 <__NVIC_EnableIRQ+0x30>)
 8000634:	2101      	movs	r1, #1
 8000636:	4091      	lsls	r1, r2
 8000638:	000a      	movs	r2, r1
 800063a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800063c:	46c0      	nop			; (mov r8, r8)
 800063e:	46bd      	mov	sp, r7
 8000640:	b002      	add	sp, #8
 8000642:	bd80      	pop	{r7, pc}
 8000644:	e000e100 	.word	0xe000e100

08000648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000648:	b590      	push	{r4, r7, lr}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	0002      	movs	r2, r0
 8000650:	6039      	str	r1, [r7, #0]
 8000652:	1dfb      	adds	r3, r7, #7
 8000654:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000656:	1dfb      	adds	r3, r7, #7
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b7f      	cmp	r3, #127	; 0x7f
 800065c:	d828      	bhi.n	80006b0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800065e:	4a2f      	ldr	r2, [pc, #188]	; (800071c <__NVIC_SetPriority+0xd4>)
 8000660:	1dfb      	adds	r3, r7, #7
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	b25b      	sxtb	r3, r3
 8000666:	089b      	lsrs	r3, r3, #2
 8000668:	33c0      	adds	r3, #192	; 0xc0
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	589b      	ldr	r3, [r3, r2]
 800066e:	1dfa      	adds	r2, r7, #7
 8000670:	7812      	ldrb	r2, [r2, #0]
 8000672:	0011      	movs	r1, r2
 8000674:	2203      	movs	r2, #3
 8000676:	400a      	ands	r2, r1
 8000678:	00d2      	lsls	r2, r2, #3
 800067a:	21ff      	movs	r1, #255	; 0xff
 800067c:	4091      	lsls	r1, r2
 800067e:	000a      	movs	r2, r1
 8000680:	43d2      	mvns	r2, r2
 8000682:	401a      	ands	r2, r3
 8000684:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	019b      	lsls	r3, r3, #6
 800068a:	22ff      	movs	r2, #255	; 0xff
 800068c:	401a      	ands	r2, r3
 800068e:	1dfb      	adds	r3, r7, #7
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	0018      	movs	r0, r3
 8000694:	2303      	movs	r3, #3
 8000696:	4003      	ands	r3, r0
 8000698:	00db      	lsls	r3, r3, #3
 800069a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800069c:	481f      	ldr	r0, [pc, #124]	; (800071c <__NVIC_SetPriority+0xd4>)
 800069e:	1dfb      	adds	r3, r7, #7
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	b25b      	sxtb	r3, r3
 80006a4:	089b      	lsrs	r3, r3, #2
 80006a6:	430a      	orrs	r2, r1
 80006a8:	33c0      	adds	r3, #192	; 0xc0
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80006ae:	e031      	b.n	8000714 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006b0:	4a1b      	ldr	r2, [pc, #108]	; (8000720 <__NVIC_SetPriority+0xd8>)
 80006b2:	1dfb      	adds	r3, r7, #7
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	0019      	movs	r1, r3
 80006b8:	230f      	movs	r3, #15
 80006ba:	400b      	ands	r3, r1
 80006bc:	3b08      	subs	r3, #8
 80006be:	089b      	lsrs	r3, r3, #2
 80006c0:	3306      	adds	r3, #6
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	18d3      	adds	r3, r2, r3
 80006c6:	3304      	adds	r3, #4
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	1dfa      	adds	r2, r7, #7
 80006cc:	7812      	ldrb	r2, [r2, #0]
 80006ce:	0011      	movs	r1, r2
 80006d0:	2203      	movs	r2, #3
 80006d2:	400a      	ands	r2, r1
 80006d4:	00d2      	lsls	r2, r2, #3
 80006d6:	21ff      	movs	r1, #255	; 0xff
 80006d8:	4091      	lsls	r1, r2
 80006da:	000a      	movs	r2, r1
 80006dc:	43d2      	mvns	r2, r2
 80006de:	401a      	ands	r2, r3
 80006e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	019b      	lsls	r3, r3, #6
 80006e6:	22ff      	movs	r2, #255	; 0xff
 80006e8:	401a      	ands	r2, r3
 80006ea:	1dfb      	adds	r3, r7, #7
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	0018      	movs	r0, r3
 80006f0:	2303      	movs	r3, #3
 80006f2:	4003      	ands	r3, r0
 80006f4:	00db      	lsls	r3, r3, #3
 80006f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006f8:	4809      	ldr	r0, [pc, #36]	; (8000720 <__NVIC_SetPriority+0xd8>)
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	001c      	movs	r4, r3
 8000700:	230f      	movs	r3, #15
 8000702:	4023      	ands	r3, r4
 8000704:	3b08      	subs	r3, #8
 8000706:	089b      	lsrs	r3, r3, #2
 8000708:	430a      	orrs	r2, r1
 800070a:	3306      	adds	r3, #6
 800070c:	009b      	lsls	r3, r3, #2
 800070e:	18c3      	adds	r3, r0, r3
 8000710:	3304      	adds	r3, #4
 8000712:	601a      	str	r2, [r3, #0]
}
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	b003      	add	sp, #12
 800071a:	bd90      	pop	{r4, r7, pc}
 800071c:	e000e100 	.word	0xe000e100
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	1e5a      	subs	r2, r3, #1
 8000730:	2380      	movs	r3, #128	; 0x80
 8000732:	045b      	lsls	r3, r3, #17
 8000734:	429a      	cmp	r2, r3
 8000736:	d301      	bcc.n	800073c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000738:	2301      	movs	r3, #1
 800073a:	e010      	b.n	800075e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800073c:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <SysTick_Config+0x44>)
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	3a01      	subs	r2, #1
 8000742:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000744:	2301      	movs	r3, #1
 8000746:	425b      	negs	r3, r3
 8000748:	2103      	movs	r1, #3
 800074a:	0018      	movs	r0, r3
 800074c:	f7ff ff7c 	bl	8000648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <SysTick_Config+0x44>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000756:	4b04      	ldr	r3, [pc, #16]	; (8000768 <SysTick_Config+0x44>)
 8000758:	2207      	movs	r2, #7
 800075a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800075c:	2300      	movs	r3, #0
}
 800075e:	0018      	movs	r0, r3
 8000760:	46bd      	mov	sp, r7
 8000762:	b002      	add	sp, #8
 8000764:	bd80      	pop	{r7, pc}
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	e000e010 	.word	0xe000e010

0800076c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	60b9      	str	r1, [r7, #8]
 8000774:	607a      	str	r2, [r7, #4]
 8000776:	210f      	movs	r1, #15
 8000778:	187b      	adds	r3, r7, r1
 800077a:	1c02      	adds	r2, r0, #0
 800077c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800077e:	68ba      	ldr	r2, [r7, #8]
 8000780:	187b      	adds	r3, r7, r1
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	b25b      	sxtb	r3, r3
 8000786:	0011      	movs	r1, r2
 8000788:	0018      	movs	r0, r3
 800078a:	f7ff ff5d 	bl	8000648 <__NVIC_SetPriority>
}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	b004      	add	sp, #16
 8000794:	bd80      	pop	{r7, pc}

08000796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000796:	b580      	push	{r7, lr}
 8000798:	b082      	sub	sp, #8
 800079a:	af00      	add	r7, sp, #0
 800079c:	0002      	movs	r2, r0
 800079e:	1dfb      	adds	r3, r7, #7
 80007a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007a2:	1dfb      	adds	r3, r7, #7
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	b25b      	sxtb	r3, r3
 80007a8:	0018      	movs	r0, r3
 80007aa:	f7ff ff33 	bl	8000614 <__NVIC_EnableIRQ>
}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	46bd      	mov	sp, r7
 80007b2:	b002      	add	sp, #8
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b082      	sub	sp, #8
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	0018      	movs	r0, r3
 80007c2:	f7ff ffaf 	bl	8000724 <SysTick_Config>
 80007c6:	0003      	movs	r3, r0
}
 80007c8:	0018      	movs	r0, r3
 80007ca:	46bd      	mov	sp, r7
 80007cc:	b002      	add	sp, #8
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007de:	e14d      	b.n	8000a7c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2101      	movs	r1, #1
 80007e6:	697a      	ldr	r2, [r7, #20]
 80007e8:	4091      	lsls	r1, r2
 80007ea:	000a      	movs	r2, r1
 80007ec:	4013      	ands	r3, r2
 80007ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d100      	bne.n	80007f8 <HAL_GPIO_Init+0x28>
 80007f6:	e13e      	b.n	8000a76 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	2203      	movs	r2, #3
 80007fe:	4013      	ands	r3, r2
 8000800:	2b01      	cmp	r3, #1
 8000802:	d005      	beq.n	8000810 <HAL_GPIO_Init+0x40>
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	2203      	movs	r2, #3
 800080a:	4013      	ands	r3, r2
 800080c:	2b02      	cmp	r3, #2
 800080e:	d130      	bne.n	8000872 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	689b      	ldr	r3, [r3, #8]
 8000814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	2203      	movs	r2, #3
 800081c:	409a      	lsls	r2, r3
 800081e:	0013      	movs	r3, r2
 8000820:	43da      	mvns	r2, r3
 8000822:	693b      	ldr	r3, [r7, #16]
 8000824:	4013      	ands	r3, r2
 8000826:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	68da      	ldr	r2, [r3, #12]
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	409a      	lsls	r2, r3
 8000832:	0013      	movs	r3, r2
 8000834:	693a      	ldr	r2, [r7, #16]
 8000836:	4313      	orrs	r3, r2
 8000838:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	693a      	ldr	r2, [r7, #16]
 800083e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000846:	2201      	movs	r2, #1
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	409a      	lsls	r2, r3
 800084c:	0013      	movs	r3, r2
 800084e:	43da      	mvns	r2, r3
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	4013      	ands	r3, r2
 8000854:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	091b      	lsrs	r3, r3, #4
 800085c:	2201      	movs	r2, #1
 800085e:	401a      	ands	r2, r3
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	409a      	lsls	r2, r3
 8000864:	0013      	movs	r3, r2
 8000866:	693a      	ldr	r2, [r7, #16]
 8000868:	4313      	orrs	r3, r2
 800086a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	2203      	movs	r2, #3
 8000878:	4013      	ands	r3, r2
 800087a:	2b03      	cmp	r3, #3
 800087c:	d017      	beq.n	80008ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	68db      	ldr	r3, [r3, #12]
 8000882:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	2203      	movs	r2, #3
 800088a:	409a      	lsls	r2, r3
 800088c:	0013      	movs	r3, r2
 800088e:	43da      	mvns	r2, r3
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	4013      	ands	r3, r2
 8000894:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	689a      	ldr	r2, [r3, #8]
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	409a      	lsls	r2, r3
 80008a0:	0013      	movs	r3, r2
 80008a2:	693a      	ldr	r2, [r7, #16]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	693a      	ldr	r2, [r7, #16]
 80008ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	2203      	movs	r2, #3
 80008b4:	4013      	ands	r3, r2
 80008b6:	2b02      	cmp	r3, #2
 80008b8:	d123      	bne.n	8000902 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	08da      	lsrs	r2, r3, #3
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	3208      	adds	r2, #8
 80008c2:	0092      	lsls	r2, r2, #2
 80008c4:	58d3      	ldr	r3, [r2, r3]
 80008c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	2207      	movs	r2, #7
 80008cc:	4013      	ands	r3, r2
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	220f      	movs	r2, #15
 80008d2:	409a      	lsls	r2, r3
 80008d4:	0013      	movs	r3, r2
 80008d6:	43da      	mvns	r2, r3
 80008d8:	693b      	ldr	r3, [r7, #16]
 80008da:	4013      	ands	r3, r2
 80008dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	691a      	ldr	r2, [r3, #16]
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	2107      	movs	r1, #7
 80008e6:	400b      	ands	r3, r1
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	409a      	lsls	r2, r3
 80008ec:	0013      	movs	r3, r2
 80008ee:	693a      	ldr	r2, [r7, #16]
 80008f0:	4313      	orrs	r3, r2
 80008f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	08da      	lsrs	r2, r3, #3
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3208      	adds	r2, #8
 80008fc:	0092      	lsls	r2, r2, #2
 80008fe:	6939      	ldr	r1, [r7, #16]
 8000900:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	2203      	movs	r2, #3
 800090e:	409a      	lsls	r2, r3
 8000910:	0013      	movs	r3, r2
 8000912:	43da      	mvns	r2, r3
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	4013      	ands	r3, r2
 8000918:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	2203      	movs	r2, #3
 8000920:	401a      	ands	r2, r3
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	409a      	lsls	r2, r3
 8000928:	0013      	movs	r3, r2
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	4313      	orrs	r3, r2
 800092e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685a      	ldr	r2, [r3, #4]
 800093a:	23c0      	movs	r3, #192	; 0xc0
 800093c:	029b      	lsls	r3, r3, #10
 800093e:	4013      	ands	r3, r2
 8000940:	d100      	bne.n	8000944 <HAL_GPIO_Init+0x174>
 8000942:	e098      	b.n	8000a76 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000944:	4a53      	ldr	r2, [pc, #332]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	089b      	lsrs	r3, r3, #2
 800094a:	3318      	adds	r3, #24
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	589b      	ldr	r3, [r3, r2]
 8000950:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	2203      	movs	r2, #3
 8000956:	4013      	ands	r3, r2
 8000958:	00db      	lsls	r3, r3, #3
 800095a:	220f      	movs	r2, #15
 800095c:	409a      	lsls	r2, r3
 800095e:	0013      	movs	r3, r2
 8000960:	43da      	mvns	r2, r3
 8000962:	693b      	ldr	r3, [r7, #16]
 8000964:	4013      	ands	r3, r2
 8000966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	23a0      	movs	r3, #160	; 0xa0
 800096c:	05db      	lsls	r3, r3, #23
 800096e:	429a      	cmp	r2, r3
 8000970:	d019      	beq.n	80009a6 <HAL_GPIO_Init+0x1d6>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a48      	ldr	r2, [pc, #288]	; (8000a98 <HAL_GPIO_Init+0x2c8>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d013      	beq.n	80009a2 <HAL_GPIO_Init+0x1d2>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a47      	ldr	r2, [pc, #284]	; (8000a9c <HAL_GPIO_Init+0x2cc>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d00d      	beq.n	800099e <HAL_GPIO_Init+0x1ce>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a46      	ldr	r2, [pc, #280]	; (8000aa0 <HAL_GPIO_Init+0x2d0>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d007      	beq.n	800099a <HAL_GPIO_Init+0x1ca>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a45      	ldr	r2, [pc, #276]	; (8000aa4 <HAL_GPIO_Init+0x2d4>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d101      	bne.n	8000996 <HAL_GPIO_Init+0x1c6>
 8000992:	2304      	movs	r3, #4
 8000994:	e008      	b.n	80009a8 <HAL_GPIO_Init+0x1d8>
 8000996:	2305      	movs	r3, #5
 8000998:	e006      	b.n	80009a8 <HAL_GPIO_Init+0x1d8>
 800099a:	2303      	movs	r3, #3
 800099c:	e004      	b.n	80009a8 <HAL_GPIO_Init+0x1d8>
 800099e:	2302      	movs	r3, #2
 80009a0:	e002      	b.n	80009a8 <HAL_GPIO_Init+0x1d8>
 80009a2:	2301      	movs	r3, #1
 80009a4:	e000      	b.n	80009a8 <HAL_GPIO_Init+0x1d8>
 80009a6:	2300      	movs	r3, #0
 80009a8:	697a      	ldr	r2, [r7, #20]
 80009aa:	2103      	movs	r1, #3
 80009ac:	400a      	ands	r2, r1
 80009ae:	00d2      	lsls	r2, r2, #3
 80009b0:	4093      	lsls	r3, r2
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80009b8:	4936      	ldr	r1, [pc, #216]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	089b      	lsrs	r3, r3, #2
 80009be:	3318      	adds	r3, #24
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80009c6:	4b33      	ldr	r3, [pc, #204]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	43da      	mvns	r2, r3
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	4013      	ands	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685a      	ldr	r2, [r3, #4]
 80009da:	2380      	movs	r3, #128	; 0x80
 80009dc:	035b      	lsls	r3, r3, #13
 80009de:	4013      	ands	r3, r2
 80009e0:	d003      	beq.n	80009ea <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	4313      	orrs	r3, r2
 80009e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80009ea:	4b2a      	ldr	r3, [pc, #168]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 80009ec:	693a      	ldr	r2, [r7, #16]
 80009ee:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80009f0:	4b28      	ldr	r3, [pc, #160]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	43da      	mvns	r2, r3
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	4013      	ands	r3, r2
 80009fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	685a      	ldr	r2, [r3, #4]
 8000a04:	2380      	movs	r3, #128	; 0x80
 8000a06:	039b      	lsls	r3, r3, #14
 8000a08:	4013      	ands	r3, r2
 8000a0a:	d003      	beq.n	8000a14 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a14:	4b1f      	ldr	r3, [pc, #124]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000a1a:	4a1e      	ldr	r2, [pc, #120]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 8000a1c:	2384      	movs	r3, #132	; 0x84
 8000a1e:	58d3      	ldr	r3, [r2, r3]
 8000a20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	43da      	mvns	r2, r3
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	4013      	ands	r3, r2
 8000a2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685a      	ldr	r2, [r3, #4]
 8000a30:	2380      	movs	r3, #128	; 0x80
 8000a32:	029b      	lsls	r3, r3, #10
 8000a34:	4013      	ands	r3, r2
 8000a36:	d003      	beq.n	8000a40 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a40:	4914      	ldr	r1, [pc, #80]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 8000a42:	2284      	movs	r2, #132	; 0x84
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000a48:	4a12      	ldr	r2, [pc, #72]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 8000a4a:	2380      	movs	r3, #128	; 0x80
 8000a4c:	58d3      	ldr	r3, [r2, r3]
 8000a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	43da      	mvns	r2, r3
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	4013      	ands	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685a      	ldr	r2, [r3, #4]
 8000a5e:	2380      	movs	r3, #128	; 0x80
 8000a60:	025b      	lsls	r3, r3, #9
 8000a62:	4013      	ands	r3, r2
 8000a64:	d003      	beq.n	8000a6e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a6e:	4909      	ldr	r1, [pc, #36]	; (8000a94 <HAL_GPIO_Init+0x2c4>)
 8000a70:	2280      	movs	r2, #128	; 0x80
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	40da      	lsrs	r2, r3
 8000a84:	1e13      	subs	r3, r2, #0
 8000a86:	d000      	beq.n	8000a8a <HAL_GPIO_Init+0x2ba>
 8000a88:	e6aa      	b.n	80007e0 <HAL_GPIO_Init+0x10>
  }
}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	46c0      	nop			; (mov r8, r8)
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	b006      	add	sp, #24
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40021800 	.word	0x40021800
 8000a98:	50000400 	.word	0x50000400
 8000a9c:	50000800 	.word	0x50000800
 8000aa0:	50000c00 	.word	0x50000c00
 8000aa4:	50001000 	.word	0x50001000

08000aa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	0008      	movs	r0, r1
 8000ab2:	0011      	movs	r1, r2
 8000ab4:	1cbb      	adds	r3, r7, #2
 8000ab6:	1c02      	adds	r2, r0, #0
 8000ab8:	801a      	strh	r2, [r3, #0]
 8000aba:	1c7b      	adds	r3, r7, #1
 8000abc:	1c0a      	adds	r2, r1, #0
 8000abe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ac0:	1c7b      	adds	r3, r7, #1
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d004      	beq.n	8000ad2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ac8:	1cbb      	adds	r3, r7, #2
 8000aca:	881a      	ldrh	r2, [r3, #0]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ad0:	e003      	b.n	8000ada <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ad2:	1cbb      	adds	r3, r7, #2
 8000ad4:	881a      	ldrh	r2, [r3, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	46bd      	mov	sp, r7
 8000ade:	b002      	add	sp, #8
 8000ae0:	bd80      	pop	{r7, pc}
	...

08000ae4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	0002      	movs	r2, r0
 8000aec:	1dbb      	adds	r3, r7, #6
 8000aee:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8000af0:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000af2:	68db      	ldr	r3, [r3, #12]
 8000af4:	1dba      	adds	r2, r7, #6
 8000af6:	8812      	ldrh	r2, [r2, #0]
 8000af8:	4013      	ands	r3, r2
 8000afa:	d008      	beq.n	8000b0e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8000afc:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000afe:	1dba      	adds	r2, r7, #6
 8000b00:	8812      	ldrh	r2, [r2, #0]
 8000b02:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8000b04:	1dbb      	adds	r3, r7, #6
 8000b06:	881b      	ldrh	r3, [r3, #0]
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f000 f815 	bl	8000b38 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8000b0e:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000b10:	691b      	ldr	r3, [r3, #16]
 8000b12:	1dba      	adds	r2, r7, #6
 8000b14:	8812      	ldrh	r2, [r2, #0]
 8000b16:	4013      	ands	r3, r2
 8000b18:	d008      	beq.n	8000b2c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8000b1a:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000b1c:	1dba      	adds	r2, r7, #6
 8000b1e:	8812      	ldrh	r2, [r2, #0]
 8000b20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8000b22:	1dbb      	adds	r3, r7, #6
 8000b24:	881b      	ldrh	r3, [r3, #0]
 8000b26:	0018      	movs	r0, r3
 8000b28:	f7ff fb78 	bl	800021c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8000b2c:	46c0      	nop			; (mov r8, r8)
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	b002      	add	sp, #8
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	40021800 	.word	0x40021800

08000b38 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	0002      	movs	r2, r0
 8000b40:	1dbb      	adds	r3, r7, #6
 8000b42:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8000b44:	46c0      	nop			; (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	b002      	add	sp, #8
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000b54:	4b19      	ldr	r3, [pc, #100]	; (8000bbc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a19      	ldr	r2, [pc, #100]	; (8000bc0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	0019      	movs	r1, r3
 8000b5e:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000b60:	687a      	ldr	r2, [r7, #4]
 8000b62:	430a      	orrs	r2, r1
 8000b64:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	2380      	movs	r3, #128	; 0x80
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d11f      	bne.n	8000bb0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000b70:	4b14      	ldr	r3, [pc, #80]	; (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	0013      	movs	r3, r2
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	189b      	adds	r3, r3, r2
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	4912      	ldr	r1, [pc, #72]	; (8000bc8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f7ff fac0 	bl	8000104 <__udivsi3>
 8000b84:	0003      	movs	r3, r0
 8000b86:	3301      	adds	r3, #1
 8000b88:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b8a:	e008      	b.n	8000b9e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d003      	beq.n	8000b9a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	3b01      	subs	r3, #1
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	e001      	b.n	8000b9e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	e009      	b.n	8000bb2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b9e:	4b07      	ldr	r3, [pc, #28]	; (8000bbc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ba0:	695a      	ldr	r2, [r3, #20]
 8000ba2:	2380      	movs	r3, #128	; 0x80
 8000ba4:	00db      	lsls	r3, r3, #3
 8000ba6:	401a      	ands	r2, r3
 8000ba8:	2380      	movs	r3, #128	; 0x80
 8000baa:	00db      	lsls	r3, r3, #3
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d0ed      	beq.n	8000b8c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	b004      	add	sp, #16
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	46c0      	nop			; (mov r8, r8)
 8000bbc:	40007000 	.word	0x40007000
 8000bc0:	fffff9ff 	.word	0xfffff9ff
 8000bc4:	20000000 	.word	0x20000000
 8000bc8:	000f4240 	.word	0x000f4240

08000bcc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b088      	sub	sp, #32
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d102      	bne.n	8000be0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	f000 fb50 	bl	8001280 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2201      	movs	r2, #1
 8000be6:	4013      	ands	r3, r2
 8000be8:	d100      	bne.n	8000bec <HAL_RCC_OscConfig+0x20>
 8000bea:	e07c      	b.n	8000ce6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bec:	4bc3      	ldr	r3, [pc, #780]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000bee:	689b      	ldr	r3, [r3, #8]
 8000bf0:	2238      	movs	r2, #56	; 0x38
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000bf6:	4bc1      	ldr	r3, [pc, #772]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	2203      	movs	r2, #3
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	2b10      	cmp	r3, #16
 8000c04:	d102      	bne.n	8000c0c <HAL_RCC_OscConfig+0x40>
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d002      	beq.n	8000c12 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	2b08      	cmp	r3, #8
 8000c10:	d10b      	bne.n	8000c2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c12:	4bba      	ldr	r3, [pc, #744]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	2380      	movs	r3, #128	; 0x80
 8000c18:	029b      	lsls	r3, r3, #10
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	d062      	beq.n	8000ce4 <HAL_RCC_OscConfig+0x118>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d15e      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	e32a      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	685a      	ldr	r2, [r3, #4]
 8000c2e:	2380      	movs	r3, #128	; 0x80
 8000c30:	025b      	lsls	r3, r3, #9
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d107      	bne.n	8000c46 <HAL_RCC_OscConfig+0x7a>
 8000c36:	4bb1      	ldr	r3, [pc, #708]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	4bb0      	ldr	r3, [pc, #704]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c3c:	2180      	movs	r1, #128	; 0x80
 8000c3e:	0249      	lsls	r1, r1, #9
 8000c40:	430a      	orrs	r2, r1
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	e020      	b.n	8000c88 <HAL_RCC_OscConfig+0xbc>
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	685a      	ldr	r2, [r3, #4]
 8000c4a:	23a0      	movs	r3, #160	; 0xa0
 8000c4c:	02db      	lsls	r3, r3, #11
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d10e      	bne.n	8000c70 <HAL_RCC_OscConfig+0xa4>
 8000c52:	4baa      	ldr	r3, [pc, #680]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	4ba9      	ldr	r3, [pc, #676]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c58:	2180      	movs	r1, #128	; 0x80
 8000c5a:	02c9      	lsls	r1, r1, #11
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	4ba6      	ldr	r3, [pc, #664]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	4ba5      	ldr	r3, [pc, #660]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c66:	2180      	movs	r1, #128	; 0x80
 8000c68:	0249      	lsls	r1, r1, #9
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	e00b      	b.n	8000c88 <HAL_RCC_OscConfig+0xbc>
 8000c70:	4ba2      	ldr	r3, [pc, #648]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	4ba1      	ldr	r3, [pc, #644]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c76:	49a2      	ldr	r1, [pc, #648]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c78:	400a      	ands	r2, r1
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	4b9f      	ldr	r3, [pc, #636]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	4b9e      	ldr	r3, [pc, #632]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000c82:	49a0      	ldr	r1, [pc, #640]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c84:	400a      	ands	r2, r1
 8000c86:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d014      	beq.n	8000cba <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c90:	f7ff fcb6 	bl	8000600 <HAL_GetTick>
 8000c94:	0003      	movs	r3, r0
 8000c96:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c98:	e008      	b.n	8000cac <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c9a:	f7ff fcb1 	bl	8000600 <HAL_GetTick>
 8000c9e:	0002      	movs	r2, r0
 8000ca0:	693b      	ldr	r3, [r7, #16]
 8000ca2:	1ad3      	subs	r3, r2, r3
 8000ca4:	2b64      	cmp	r3, #100	; 0x64
 8000ca6:	d901      	bls.n	8000cac <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8000ca8:	2303      	movs	r3, #3
 8000caa:	e2e9      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cac:	4b93      	ldr	r3, [pc, #588]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	029b      	lsls	r3, r3, #10
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	d0f0      	beq.n	8000c9a <HAL_RCC_OscConfig+0xce>
 8000cb8:	e015      	b.n	8000ce6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cba:	f7ff fca1 	bl	8000600 <HAL_GetTick>
 8000cbe:	0003      	movs	r3, r0
 8000cc0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cc2:	e008      	b.n	8000cd6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cc4:	f7ff fc9c 	bl	8000600 <HAL_GetTick>
 8000cc8:	0002      	movs	r2, r0
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b64      	cmp	r3, #100	; 0x64
 8000cd0:	d901      	bls.n	8000cd6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	e2d4      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cd6:	4b89      	ldr	r3, [pc, #548]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	2380      	movs	r3, #128	; 0x80
 8000cdc:	029b      	lsls	r3, r3, #10
 8000cde:	4013      	ands	r3, r2
 8000ce0:	d1f0      	bne.n	8000cc4 <HAL_RCC_OscConfig+0xf8>
 8000ce2:	e000      	b.n	8000ce6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ce4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	2202      	movs	r2, #2
 8000cec:	4013      	ands	r3, r2
 8000cee:	d100      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x126>
 8000cf0:	e099      	b.n	8000e26 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000cf2:	4b82      	ldr	r3, [pc, #520]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000cf4:	689b      	ldr	r3, [r3, #8]
 8000cf6:	2238      	movs	r2, #56	; 0x38
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000cfc:	4b7f      	ldr	r3, [pc, #508]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	2203      	movs	r2, #3
 8000d02:	4013      	ands	r3, r2
 8000d04:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	2b10      	cmp	r3, #16
 8000d0a:	d102      	bne.n	8000d12 <HAL_RCC_OscConfig+0x146>
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d002      	beq.n	8000d18 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d135      	bne.n	8000d84 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d18:	4b78      	ldr	r3, [pc, #480]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	2380      	movs	r3, #128	; 0x80
 8000d1e:	00db      	lsls	r3, r3, #3
 8000d20:	4013      	ands	r3, r2
 8000d22:	d005      	beq.n	8000d30 <HAL_RCC_OscConfig+0x164>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d101      	bne.n	8000d30 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	e2a7      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d30:	4b72      	ldr	r3, [pc, #456]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	4a74      	ldr	r2, [pc, #464]	; (8000f08 <HAL_RCC_OscConfig+0x33c>)
 8000d36:	4013      	ands	r3, r2
 8000d38:	0019      	movs	r1, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	695b      	ldr	r3, [r3, #20]
 8000d3e:	021a      	lsls	r2, r3, #8
 8000d40:	4b6e      	ldr	r3, [pc, #440]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000d42:	430a      	orrs	r2, r1
 8000d44:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d112      	bne.n	8000d72 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000d4c:	4b6b      	ldr	r3, [pc, #428]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a6e      	ldr	r2, [pc, #440]	; (8000f0c <HAL_RCC_OscConfig+0x340>)
 8000d52:	4013      	ands	r3, r2
 8000d54:	0019      	movs	r1, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	691a      	ldr	r2, [r3, #16]
 8000d5a:	4b68      	ldr	r3, [pc, #416]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000d60:	4b66      	ldr	r3, [pc, #408]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	0adb      	lsrs	r3, r3, #11
 8000d66:	2207      	movs	r2, #7
 8000d68:	4013      	ands	r3, r2
 8000d6a:	4a69      	ldr	r2, [pc, #420]	; (8000f10 <HAL_RCC_OscConfig+0x344>)
 8000d6c:	40da      	lsrs	r2, r3
 8000d6e:	4b69      	ldr	r3, [pc, #420]	; (8000f14 <HAL_RCC_OscConfig+0x348>)
 8000d70:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000d72:	4b69      	ldr	r3, [pc, #420]	; (8000f18 <HAL_RCC_OscConfig+0x34c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	0018      	movs	r0, r3
 8000d78:	f7ff fbe6 	bl	8000548 <HAL_InitTick>
 8000d7c:	1e03      	subs	r3, r0, #0
 8000d7e:	d051      	beq.n	8000e24 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e27d      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d030      	beq.n	8000dee <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000d8c:	4b5b      	ldr	r3, [pc, #364]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a5e      	ldr	r2, [pc, #376]	; (8000f0c <HAL_RCC_OscConfig+0x340>)
 8000d92:	4013      	ands	r3, r2
 8000d94:	0019      	movs	r1, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	691a      	ldr	r2, [r3, #16]
 8000d9a:	4b58      	ldr	r3, [pc, #352]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000da0:	4b56      	ldr	r3, [pc, #344]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b55      	ldr	r3, [pc, #340]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000da6:	2180      	movs	r1, #128	; 0x80
 8000da8:	0049      	lsls	r1, r1, #1
 8000daa:	430a      	orrs	r2, r1
 8000dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dae:	f7ff fc27 	bl	8000600 <HAL_GetTick>
 8000db2:	0003      	movs	r3, r0
 8000db4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000db6:	e008      	b.n	8000dca <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000db8:	f7ff fc22 	bl	8000600 <HAL_GetTick>
 8000dbc:	0002      	movs	r2, r0
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d901      	bls.n	8000dca <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	e25a      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000dca:	4b4c      	ldr	r3, [pc, #304]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	2380      	movs	r3, #128	; 0x80
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	d0f0      	beq.n	8000db8 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dd6:	4b49      	ldr	r3, [pc, #292]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	4a4b      	ldr	r2, [pc, #300]	; (8000f08 <HAL_RCC_OscConfig+0x33c>)
 8000ddc:	4013      	ands	r3, r2
 8000dde:	0019      	movs	r1, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	695b      	ldr	r3, [r3, #20]
 8000de4:	021a      	lsls	r2, r3, #8
 8000de6:	4b45      	ldr	r3, [pc, #276]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000de8:	430a      	orrs	r2, r1
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	e01b      	b.n	8000e26 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000dee:	4b43      	ldr	r3, [pc, #268]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	4b42      	ldr	r3, [pc, #264]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000df4:	4949      	ldr	r1, [pc, #292]	; (8000f1c <HAL_RCC_OscConfig+0x350>)
 8000df6:	400a      	ands	r2, r1
 8000df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dfa:	f7ff fc01 	bl	8000600 <HAL_GetTick>
 8000dfe:	0003      	movs	r3, r0
 8000e00:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e02:	e008      	b.n	8000e16 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e04:	f7ff fbfc 	bl	8000600 <HAL_GetTick>
 8000e08:	0002      	movs	r2, r0
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d901      	bls.n	8000e16 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e234      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e16:	4b39      	ldr	r3, [pc, #228]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	00db      	lsls	r3, r3, #3
 8000e1e:	4013      	ands	r3, r2
 8000e20:	d1f0      	bne.n	8000e04 <HAL_RCC_OscConfig+0x238>
 8000e22:	e000      	b.n	8000e26 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e24:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2208      	movs	r2, #8
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d047      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000e30:	4b32      	ldr	r3, [pc, #200]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	2238      	movs	r2, #56	; 0x38
 8000e36:	4013      	ands	r3, r2
 8000e38:	2b18      	cmp	r3, #24
 8000e3a:	d10a      	bne.n	8000e52 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000e3c:	4b2f      	ldr	r3, [pc, #188]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e40:	2202      	movs	r2, #2
 8000e42:	4013      	ands	r3, r2
 8000e44:	d03c      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x2f4>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	699b      	ldr	r3, [r3, #24]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d138      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e216      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	699b      	ldr	r3, [r3, #24]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d019      	beq.n	8000e8e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000e5a:	4b28      	ldr	r3, [pc, #160]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000e5c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e5e:	4b27      	ldr	r3, [pc, #156]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000e60:	2101      	movs	r1, #1
 8000e62:	430a      	orrs	r2, r1
 8000e64:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e66:	f7ff fbcb 	bl	8000600 <HAL_GetTick>
 8000e6a:	0003      	movs	r3, r0
 8000e6c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e6e:	e008      	b.n	8000e82 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e70:	f7ff fbc6 	bl	8000600 <HAL_GetTick>
 8000e74:	0002      	movs	r2, r0
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	2b02      	cmp	r3, #2
 8000e7c:	d901      	bls.n	8000e82 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8000e7e:	2303      	movs	r3, #3
 8000e80:	e1fe      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e82:	4b1e      	ldr	r3, [pc, #120]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e86:	2202      	movs	r2, #2
 8000e88:	4013      	ands	r3, r2
 8000e8a:	d0f1      	beq.n	8000e70 <HAL_RCC_OscConfig+0x2a4>
 8000e8c:	e018      	b.n	8000ec0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000e8e:	4b1b      	ldr	r3, [pc, #108]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000e90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e92:	4b1a      	ldr	r3, [pc, #104]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000e94:	2101      	movs	r1, #1
 8000e96:	438a      	bics	r2, r1
 8000e98:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e9a:	f7ff fbb1 	bl	8000600 <HAL_GetTick>
 8000e9e:	0003      	movs	r3, r0
 8000ea0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000ea2:	e008      	b.n	8000eb6 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ea4:	f7ff fbac 	bl	8000600 <HAL_GetTick>
 8000ea8:	0002      	movs	r2, r0
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d901      	bls.n	8000eb6 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	e1e4      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000eb6:	4b11      	ldr	r3, [pc, #68]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eba:	2202      	movs	r2, #2
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d1f1      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2204      	movs	r2, #4
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	d100      	bne.n	8000ecc <HAL_RCC_OscConfig+0x300>
 8000eca:	e0c7      	b.n	800105c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ecc:	231f      	movs	r3, #31
 8000ece:	18fb      	adds	r3, r7, r3
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000ed4:	4b09      	ldr	r3, [pc, #36]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	2238      	movs	r2, #56	; 0x38
 8000eda:	4013      	ands	r3, r2
 8000edc:	2b20      	cmp	r3, #32
 8000ede:	d11f      	bne.n	8000f20 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_RCC_OscConfig+0x330>)
 8000ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ee4:	2202      	movs	r2, #2
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	d100      	bne.n	8000eec <HAL_RCC_OscConfig+0x320>
 8000eea:	e0b7      	b.n	800105c <HAL_RCC_OscConfig+0x490>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d000      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x32a>
 8000ef4:	e0b2      	b.n	800105c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e1c2      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	40021000 	.word	0x40021000
 8000f00:	fffeffff 	.word	0xfffeffff
 8000f04:	fffbffff 	.word	0xfffbffff
 8000f08:	ffff80ff 	.word	0xffff80ff
 8000f0c:	ffffc7ff 	.word	0xffffc7ff
 8000f10:	00f42400 	.word	0x00f42400
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000004 	.word	0x20000004
 8000f1c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000f20:	4bb5      	ldr	r3, [pc, #724]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000f22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f24:	2380      	movs	r3, #128	; 0x80
 8000f26:	055b      	lsls	r3, r3, #21
 8000f28:	4013      	ands	r3, r2
 8000f2a:	d101      	bne.n	8000f30 <HAL_RCC_OscConfig+0x364>
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e000      	b.n	8000f32 <HAL_RCC_OscConfig+0x366>
 8000f30:	2300      	movs	r3, #0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d011      	beq.n	8000f5a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000f36:	4bb0      	ldr	r3, [pc, #704]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000f38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f3a:	4baf      	ldr	r3, [pc, #700]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000f3c:	2180      	movs	r1, #128	; 0x80
 8000f3e:	0549      	lsls	r1, r1, #21
 8000f40:	430a      	orrs	r2, r1
 8000f42:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f44:	4bac      	ldr	r3, [pc, #688]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000f46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f48:	2380      	movs	r3, #128	; 0x80
 8000f4a:	055b      	lsls	r3, r3, #21
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000f52:	231f      	movs	r3, #31
 8000f54:	18fb      	adds	r3, r7, r3
 8000f56:	2201      	movs	r2, #1
 8000f58:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f5a:	4ba8      	ldr	r3, [pc, #672]	; (80011fc <HAL_RCC_OscConfig+0x630>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	2380      	movs	r3, #128	; 0x80
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	4013      	ands	r3, r2
 8000f64:	d11a      	bne.n	8000f9c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000f66:	4ba5      	ldr	r3, [pc, #660]	; (80011fc <HAL_RCC_OscConfig+0x630>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	4ba4      	ldr	r3, [pc, #656]	; (80011fc <HAL_RCC_OscConfig+0x630>)
 8000f6c:	2180      	movs	r1, #128	; 0x80
 8000f6e:	0049      	lsls	r1, r1, #1
 8000f70:	430a      	orrs	r2, r1
 8000f72:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000f74:	f7ff fb44 	bl	8000600 <HAL_GetTick>
 8000f78:	0003      	movs	r3, r0
 8000f7a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f7c:	e008      	b.n	8000f90 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f7e:	f7ff fb3f 	bl	8000600 <HAL_GetTick>
 8000f82:	0002      	movs	r2, r0
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e177      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f90:	4b9a      	ldr	r3, [pc, #616]	; (80011fc <HAL_RCC_OscConfig+0x630>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	2380      	movs	r3, #128	; 0x80
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	4013      	ands	r3, r2
 8000f9a:	d0f0      	beq.n	8000f7e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d106      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x3e6>
 8000fa4:	4b94      	ldr	r3, [pc, #592]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fa6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000fa8:	4b93      	ldr	r3, [pc, #588]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000faa:	2101      	movs	r1, #1
 8000fac:	430a      	orrs	r2, r1
 8000fae:	65da      	str	r2, [r3, #92]	; 0x5c
 8000fb0:	e01c      	b.n	8000fec <HAL_RCC_OscConfig+0x420>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	2b05      	cmp	r3, #5
 8000fb8:	d10c      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x408>
 8000fba:	4b8f      	ldr	r3, [pc, #572]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fbc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000fbe:	4b8e      	ldr	r3, [pc, #568]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	65da      	str	r2, [r3, #92]	; 0x5c
 8000fc6:	4b8c      	ldr	r3, [pc, #560]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fc8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000fca:	4b8b      	ldr	r3, [pc, #556]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fcc:	2101      	movs	r1, #1
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	65da      	str	r2, [r3, #92]	; 0x5c
 8000fd2:	e00b      	b.n	8000fec <HAL_RCC_OscConfig+0x420>
 8000fd4:	4b88      	ldr	r3, [pc, #544]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fd6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000fd8:	4b87      	ldr	r3, [pc, #540]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fda:	2101      	movs	r1, #1
 8000fdc:	438a      	bics	r2, r1
 8000fde:	65da      	str	r2, [r3, #92]	; 0x5c
 8000fe0:	4b85      	ldr	r3, [pc, #532]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fe2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000fe4:	4b84      	ldr	r3, [pc, #528]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fe6:	2104      	movs	r1, #4
 8000fe8:	438a      	bics	r2, r1
 8000fea:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d014      	beq.n	800101e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ff4:	f7ff fb04 	bl	8000600 <HAL_GetTick>
 8000ff8:	0003      	movs	r3, r0
 8000ffa:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000ffc:	e009      	b.n	8001012 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ffe:	f7ff faff 	bl	8000600 <HAL_GetTick>
 8001002:	0002      	movs	r2, r0
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	4a7d      	ldr	r2, [pc, #500]	; (8001200 <HAL_RCC_OscConfig+0x634>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d901      	bls.n	8001012 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800100e:	2303      	movs	r3, #3
 8001010:	e136      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001012:	4b79      	ldr	r3, [pc, #484]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001014:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001016:	2202      	movs	r2, #2
 8001018:	4013      	ands	r3, r2
 800101a:	d0f0      	beq.n	8000ffe <HAL_RCC_OscConfig+0x432>
 800101c:	e013      	b.n	8001046 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800101e:	f7ff faef 	bl	8000600 <HAL_GetTick>
 8001022:	0003      	movs	r3, r0
 8001024:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001026:	e009      	b.n	800103c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001028:	f7ff faea 	bl	8000600 <HAL_GetTick>
 800102c:	0002      	movs	r2, r0
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	4a73      	ldr	r2, [pc, #460]	; (8001200 <HAL_RCC_OscConfig+0x634>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d901      	bls.n	800103c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8001038:	2303      	movs	r3, #3
 800103a:	e121      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800103c:	4b6e      	ldr	r3, [pc, #440]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 800103e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001040:	2202      	movs	r2, #2
 8001042:	4013      	ands	r3, r2
 8001044:	d1f0      	bne.n	8001028 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001046:	231f      	movs	r3, #31
 8001048:	18fb      	adds	r3, r7, r3
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d105      	bne.n	800105c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001050:	4b69      	ldr	r3, [pc, #420]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001052:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001054:	4b68      	ldr	r3, [pc, #416]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001056:	496b      	ldr	r1, [pc, #428]	; (8001204 <HAL_RCC_OscConfig+0x638>)
 8001058:	400a      	ands	r2, r1
 800105a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2220      	movs	r2, #32
 8001062:	4013      	ands	r3, r2
 8001064:	d039      	beq.n	80010da <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d01b      	beq.n	80010a6 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800106e:	4b62      	ldr	r3, [pc, #392]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	4b61      	ldr	r3, [pc, #388]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001074:	2180      	movs	r1, #128	; 0x80
 8001076:	03c9      	lsls	r1, r1, #15
 8001078:	430a      	orrs	r2, r1
 800107a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800107c:	f7ff fac0 	bl	8000600 <HAL_GetTick>
 8001080:	0003      	movs	r3, r0
 8001082:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001084:	e008      	b.n	8001098 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001086:	f7ff fabb 	bl	8000600 <HAL_GetTick>
 800108a:	0002      	movs	r2, r0
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	2b02      	cmp	r3, #2
 8001092:	d901      	bls.n	8001098 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001094:	2303      	movs	r3, #3
 8001096:	e0f3      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001098:	4b57      	ldr	r3, [pc, #348]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	2380      	movs	r3, #128	; 0x80
 800109e:	041b      	lsls	r3, r3, #16
 80010a0:	4013      	ands	r3, r2
 80010a2:	d0f0      	beq.n	8001086 <HAL_RCC_OscConfig+0x4ba>
 80010a4:	e019      	b.n	80010da <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80010a6:	4b54      	ldr	r3, [pc, #336]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	4b53      	ldr	r3, [pc, #332]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80010ac:	4956      	ldr	r1, [pc, #344]	; (8001208 <HAL_RCC_OscConfig+0x63c>)
 80010ae:	400a      	ands	r2, r1
 80010b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010b2:	f7ff faa5 	bl	8000600 <HAL_GetTick>
 80010b6:	0003      	movs	r3, r0
 80010b8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80010ba:	e008      	b.n	80010ce <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80010bc:	f7ff faa0 	bl	8000600 <HAL_GetTick>
 80010c0:	0002      	movs	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e0d8      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80010ce:	4b4a      	ldr	r3, [pc, #296]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	2380      	movs	r3, #128	; 0x80
 80010d4:	041b      	lsls	r3, r3, #16
 80010d6:	4013      	ands	r3, r2
 80010d8:	d1f0      	bne.n	80010bc <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a1b      	ldr	r3, [r3, #32]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d100      	bne.n	80010e4 <HAL_RCC_OscConfig+0x518>
 80010e2:	e0cc      	b.n	800127e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010e4:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	2238      	movs	r2, #56	; 0x38
 80010ea:	4013      	ands	r3, r2
 80010ec:	2b10      	cmp	r3, #16
 80010ee:	d100      	bne.n	80010f2 <HAL_RCC_OscConfig+0x526>
 80010f0:	e07b      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a1b      	ldr	r3, [r3, #32]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d156      	bne.n	80011a8 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010fa:	4b3f      	ldr	r3, [pc, #252]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	4b3e      	ldr	r3, [pc, #248]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001100:	4942      	ldr	r1, [pc, #264]	; (800120c <HAL_RCC_OscConfig+0x640>)
 8001102:	400a      	ands	r2, r1
 8001104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001106:	f7ff fa7b 	bl	8000600 <HAL_GetTick>
 800110a:	0003      	movs	r3, r0
 800110c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800110e:	e008      	b.n	8001122 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001110:	f7ff fa76 	bl	8000600 <HAL_GetTick>
 8001114:	0002      	movs	r2, r0
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	2b02      	cmp	r3, #2
 800111c:	d901      	bls.n	8001122 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	e0ae      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001122:	4b35      	ldr	r3, [pc, #212]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	2380      	movs	r3, #128	; 0x80
 8001128:	049b      	lsls	r3, r3, #18
 800112a:	4013      	ands	r3, r2
 800112c:	d1f0      	bne.n	8001110 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800112e:	4b32      	ldr	r3, [pc, #200]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	4a37      	ldr	r2, [pc, #220]	; (8001210 <HAL_RCC_OscConfig+0x644>)
 8001134:	4013      	ands	r3, r2
 8001136:	0019      	movs	r1, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001140:	431a      	orrs	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001146:	021b      	lsls	r3, r3, #8
 8001148:	431a      	orrs	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	431a      	orrs	r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001154:	431a      	orrs	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800115a:	431a      	orrs	r2, r3
 800115c:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 800115e:	430a      	orrs	r2, r1
 8001160:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001162:	4b25      	ldr	r3, [pc, #148]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	4b24      	ldr	r3, [pc, #144]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001168:	2180      	movs	r1, #128	; 0x80
 800116a:	0449      	lsls	r1, r1, #17
 800116c:	430a      	orrs	r2, r1
 800116e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001170:	4b21      	ldr	r3, [pc, #132]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8001176:	2180      	movs	r1, #128	; 0x80
 8001178:	0549      	lsls	r1, r1, #21
 800117a:	430a      	orrs	r2, r1
 800117c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800117e:	f7ff fa3f 	bl	8000600 <HAL_GetTick>
 8001182:	0003      	movs	r3, r0
 8001184:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001186:	e008      	b.n	800119a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001188:	f7ff fa3a 	bl	8000600 <HAL_GetTick>
 800118c:	0002      	movs	r2, r0
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	2b02      	cmp	r3, #2
 8001194:	d901      	bls.n	800119a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8001196:	2303      	movs	r3, #3
 8001198:	e072      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800119a:	4b17      	ldr	r3, [pc, #92]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	2380      	movs	r3, #128	; 0x80
 80011a0:	049b      	lsls	r3, r3, #18
 80011a2:	4013      	ands	r3, r2
 80011a4:	d0f0      	beq.n	8001188 <HAL_RCC_OscConfig+0x5bc>
 80011a6:	e06a      	b.n	800127e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011a8:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4b12      	ldr	r3, [pc, #72]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80011ae:	4917      	ldr	r1, [pc, #92]	; (800120c <HAL_RCC_OscConfig+0x640>)
 80011b0:	400a      	ands	r2, r1
 80011b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011b4:	f7ff fa24 	bl	8000600 <HAL_GetTick>
 80011b8:	0003      	movs	r3, r0
 80011ba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011bc:	e008      	b.n	80011d0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011be:	f7ff fa1f 	bl	8000600 <HAL_GetTick>
 80011c2:	0002      	movs	r2, r0
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d901      	bls.n	80011d0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 80011cc:	2303      	movs	r3, #3
 80011ce:	e057      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	2380      	movs	r3, #128	; 0x80
 80011d6:	049b      	lsls	r3, r3, #18
 80011d8:	4013      	ands	r3, r2
 80011da:	d1f0      	bne.n	80011be <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80011de:	68da      	ldr	r2, [r3, #12]
 80011e0:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 80011e2:	490c      	ldr	r1, [pc, #48]	; (8001214 <HAL_RCC_OscConfig+0x648>)
 80011e4:	400a      	ands	r2, r1
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	e049      	b.n	800127e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d112      	bne.n	8001218 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e044      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	40021000 	.word	0x40021000
 80011fc:	40007000 	.word	0x40007000
 8001200:	00001388 	.word	0x00001388
 8001204:	efffffff 	.word	0xefffffff
 8001208:	ffbfffff 	.word	0xffbfffff
 800120c:	feffffff 	.word	0xfeffffff
 8001210:	11c1808c 	.word	0x11c1808c
 8001214:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001218:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <HAL_RCC_OscConfig+0x6bc>)
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	2203      	movs	r2, #3
 8001222:	401a      	ands	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001228:	429a      	cmp	r2, r3
 800122a:	d126      	bne.n	800127a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	2270      	movs	r2, #112	; 0x70
 8001230:	401a      	ands	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001236:	429a      	cmp	r2, r3
 8001238:	d11f      	bne.n	800127a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800123a:	697a      	ldr	r2, [r7, #20]
 800123c:	23fe      	movs	r3, #254	; 0xfe
 800123e:	01db      	lsls	r3, r3, #7
 8001240:	401a      	ands	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001246:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001248:	429a      	cmp	r2, r3
 800124a:	d116      	bne.n	800127a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800124c:	697a      	ldr	r2, [r7, #20]
 800124e:	23f8      	movs	r3, #248	; 0xf8
 8001250:	039b      	lsls	r3, r3, #14
 8001252:	401a      	ands	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001258:	429a      	cmp	r2, r3
 800125a:	d10e      	bne.n	800127a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	23e0      	movs	r3, #224	; 0xe0
 8001260:	051b      	lsls	r3, r3, #20
 8001262:	401a      	ands	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001268:	429a      	cmp	r2, r3
 800126a:	d106      	bne.n	800127a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	0f5b      	lsrs	r3, r3, #29
 8001270:	075a      	lsls	r2, r3, #29
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001276:	429a      	cmp	r2, r3
 8001278:	d001      	beq.n	800127e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	0018      	movs	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	b008      	add	sp, #32
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40021000 	.word	0x40021000

0800128c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d101      	bne.n	80012a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e0e9      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012a0:	4b76      	ldr	r3, [pc, #472]	; (800147c <HAL_RCC_ClockConfig+0x1f0>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2207      	movs	r2, #7
 80012a6:	4013      	ands	r3, r2
 80012a8:	683a      	ldr	r2, [r7, #0]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d91e      	bls.n	80012ec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ae:	4b73      	ldr	r3, [pc, #460]	; (800147c <HAL_RCC_ClockConfig+0x1f0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2207      	movs	r2, #7
 80012b4:	4393      	bics	r3, r2
 80012b6:	0019      	movs	r1, r3
 80012b8:	4b70      	ldr	r3, [pc, #448]	; (800147c <HAL_RCC_ClockConfig+0x1f0>)
 80012ba:	683a      	ldr	r2, [r7, #0]
 80012bc:	430a      	orrs	r2, r1
 80012be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80012c0:	f7ff f99e 	bl	8000600 <HAL_GetTick>
 80012c4:	0003      	movs	r3, r0
 80012c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012c8:	e009      	b.n	80012de <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012ca:	f7ff f999 	bl	8000600 <HAL_GetTick>
 80012ce:	0002      	movs	r2, r0
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	4a6a      	ldr	r2, [pc, #424]	; (8001480 <HAL_RCC_ClockConfig+0x1f4>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e0ca      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012de:	4b67      	ldr	r3, [pc, #412]	; (800147c <HAL_RCC_ClockConfig+0x1f0>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2207      	movs	r2, #7
 80012e4:	4013      	ands	r3, r2
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d1ee      	bne.n	80012ca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2202      	movs	r2, #2
 80012f2:	4013      	ands	r3, r2
 80012f4:	d015      	beq.n	8001322 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2204      	movs	r2, #4
 80012fc:	4013      	ands	r3, r2
 80012fe:	d006      	beq.n	800130e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001300:	4b60      	ldr	r3, [pc, #384]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 8001302:	689a      	ldr	r2, [r3, #8]
 8001304:	4b5f      	ldr	r3, [pc, #380]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 8001306:	21e0      	movs	r1, #224	; 0xe0
 8001308:	01c9      	lsls	r1, r1, #7
 800130a:	430a      	orrs	r2, r1
 800130c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800130e:	4b5d      	ldr	r3, [pc, #372]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	4a5d      	ldr	r2, [pc, #372]	; (8001488 <HAL_RCC_ClockConfig+0x1fc>)
 8001314:	4013      	ands	r3, r2
 8001316:	0019      	movs	r1, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689a      	ldr	r2, [r3, #8]
 800131c:	4b59      	ldr	r3, [pc, #356]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 800131e:	430a      	orrs	r2, r1
 8001320:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2201      	movs	r2, #1
 8001328:	4013      	ands	r3, r2
 800132a:	d057      	beq.n	80013dc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d107      	bne.n	8001344 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001334:	4b53      	ldr	r3, [pc, #332]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	2380      	movs	r3, #128	; 0x80
 800133a:	029b      	lsls	r3, r3, #10
 800133c:	4013      	ands	r3, r2
 800133e:	d12b      	bne.n	8001398 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e097      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	2b02      	cmp	r3, #2
 800134a:	d107      	bne.n	800135c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800134c:	4b4d      	ldr	r3, [pc, #308]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	2380      	movs	r3, #128	; 0x80
 8001352:	049b      	lsls	r3, r3, #18
 8001354:	4013      	ands	r3, r2
 8001356:	d11f      	bne.n	8001398 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e08b      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d107      	bne.n	8001374 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001364:	4b47      	ldr	r3, [pc, #284]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	2380      	movs	r3, #128	; 0x80
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	4013      	ands	r3, r2
 800136e:	d113      	bne.n	8001398 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e07f      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	2b03      	cmp	r3, #3
 800137a:	d106      	bne.n	800138a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800137c:	4b41      	ldr	r3, [pc, #260]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 800137e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001380:	2202      	movs	r2, #2
 8001382:	4013      	ands	r3, r2
 8001384:	d108      	bne.n	8001398 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e074      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800138a:	4b3e      	ldr	r3, [pc, #248]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 800138c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800138e:	2202      	movs	r2, #2
 8001390:	4013      	ands	r3, r2
 8001392:	d101      	bne.n	8001398 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e06d      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001398:	4b3a      	ldr	r3, [pc, #232]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	2207      	movs	r2, #7
 800139e:	4393      	bics	r3, r2
 80013a0:	0019      	movs	r1, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685a      	ldr	r2, [r3, #4]
 80013a6:	4b37      	ldr	r3, [pc, #220]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 80013a8:	430a      	orrs	r2, r1
 80013aa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80013ac:	f7ff f928 	bl	8000600 <HAL_GetTick>
 80013b0:	0003      	movs	r3, r0
 80013b2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013b4:	e009      	b.n	80013ca <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013b6:	f7ff f923 	bl	8000600 <HAL_GetTick>
 80013ba:	0002      	movs	r2, r0
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	4a2f      	ldr	r2, [pc, #188]	; (8001480 <HAL_RCC_ClockConfig+0x1f4>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e054      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ca:	4b2e      	ldr	r3, [pc, #184]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	2238      	movs	r2, #56	; 0x38
 80013d0:	401a      	ands	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	00db      	lsls	r3, r3, #3
 80013d8:	429a      	cmp	r2, r3
 80013da:	d1ec      	bne.n	80013b6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013dc:	4b27      	ldr	r3, [pc, #156]	; (800147c <HAL_RCC_ClockConfig+0x1f0>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2207      	movs	r2, #7
 80013e2:	4013      	ands	r3, r2
 80013e4:	683a      	ldr	r2, [r7, #0]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d21e      	bcs.n	8001428 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ea:	4b24      	ldr	r3, [pc, #144]	; (800147c <HAL_RCC_ClockConfig+0x1f0>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2207      	movs	r2, #7
 80013f0:	4393      	bics	r3, r2
 80013f2:	0019      	movs	r1, r3
 80013f4:	4b21      	ldr	r3, [pc, #132]	; (800147c <HAL_RCC_ClockConfig+0x1f0>)
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	430a      	orrs	r2, r1
 80013fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80013fc:	f7ff f900 	bl	8000600 <HAL_GetTick>
 8001400:	0003      	movs	r3, r0
 8001402:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001404:	e009      	b.n	800141a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001406:	f7ff f8fb 	bl	8000600 <HAL_GetTick>
 800140a:	0002      	movs	r2, r0
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	4a1b      	ldr	r2, [pc, #108]	; (8001480 <HAL_RCC_ClockConfig+0x1f4>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d901      	bls.n	800141a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e02c      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800141a:	4b18      	ldr	r3, [pc, #96]	; (800147c <HAL_RCC_ClockConfig+0x1f0>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2207      	movs	r2, #7
 8001420:	4013      	ands	r3, r2
 8001422:	683a      	ldr	r2, [r7, #0]
 8001424:	429a      	cmp	r2, r3
 8001426:	d1ee      	bne.n	8001406 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2204      	movs	r2, #4
 800142e:	4013      	ands	r3, r2
 8001430:	d009      	beq.n	8001446 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001432:	4b14      	ldr	r3, [pc, #80]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	4a15      	ldr	r2, [pc, #84]	; (800148c <HAL_RCC_ClockConfig+0x200>)
 8001438:	4013      	ands	r3, r2
 800143a:	0019      	movs	r1, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	68da      	ldr	r2, [r3, #12]
 8001440:	4b10      	ldr	r3, [pc, #64]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 8001442:	430a      	orrs	r2, r1
 8001444:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001446:	f000 f829 	bl	800149c <HAL_RCC_GetSysClockFreq>
 800144a:	0001      	movs	r1, r0
 800144c:	4b0d      	ldr	r3, [pc, #52]	; (8001484 <HAL_RCC_ClockConfig+0x1f8>)
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	0a1b      	lsrs	r3, r3, #8
 8001452:	220f      	movs	r2, #15
 8001454:	401a      	ands	r2, r3
 8001456:	4b0e      	ldr	r3, [pc, #56]	; (8001490 <HAL_RCC_ClockConfig+0x204>)
 8001458:	0092      	lsls	r2, r2, #2
 800145a:	58d3      	ldr	r3, [r2, r3]
 800145c:	221f      	movs	r2, #31
 800145e:	4013      	ands	r3, r2
 8001460:	000a      	movs	r2, r1
 8001462:	40da      	lsrs	r2, r3
 8001464:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <HAL_RCC_ClockConfig+0x208>)
 8001466:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001468:	4b0b      	ldr	r3, [pc, #44]	; (8001498 <HAL_RCC_ClockConfig+0x20c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	0018      	movs	r0, r3
 800146e:	f7ff f86b 	bl	8000548 <HAL_InitTick>
 8001472:	0003      	movs	r3, r0
}
 8001474:	0018      	movs	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	b004      	add	sp, #16
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40022000 	.word	0x40022000
 8001480:	00001388 	.word	0x00001388
 8001484:	40021000 	.word	0x40021000
 8001488:	fffff0ff 	.word	0xfffff0ff
 800148c:	ffff8fff 	.word	0xffff8fff
 8001490:	08001610 	.word	0x08001610
 8001494:	20000000 	.word	0x20000000
 8001498:	20000004 	.word	0x20000004

0800149c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b086      	sub	sp, #24
 80014a0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014a2:	4b3c      	ldr	r3, [pc, #240]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	2238      	movs	r2, #56	; 0x38
 80014a8:	4013      	ands	r3, r2
 80014aa:	d10f      	bne.n	80014cc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80014ac:	4b39      	ldr	r3, [pc, #228]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	0adb      	lsrs	r3, r3, #11
 80014b2:	2207      	movs	r2, #7
 80014b4:	4013      	ands	r3, r2
 80014b6:	2201      	movs	r2, #1
 80014b8:	409a      	lsls	r2, r3
 80014ba:	0013      	movs	r3, r2
 80014bc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80014be:	6839      	ldr	r1, [r7, #0]
 80014c0:	4835      	ldr	r0, [pc, #212]	; (8001598 <HAL_RCC_GetSysClockFreq+0xfc>)
 80014c2:	f7fe fe1f 	bl	8000104 <__udivsi3>
 80014c6:	0003      	movs	r3, r0
 80014c8:	613b      	str	r3, [r7, #16]
 80014ca:	e05d      	b.n	8001588 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014cc:	4b31      	ldr	r3, [pc, #196]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2238      	movs	r2, #56	; 0x38
 80014d2:	4013      	ands	r3, r2
 80014d4:	2b08      	cmp	r3, #8
 80014d6:	d102      	bne.n	80014de <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80014d8:	4b30      	ldr	r3, [pc, #192]	; (800159c <HAL_RCC_GetSysClockFreq+0x100>)
 80014da:	613b      	str	r3, [r7, #16]
 80014dc:	e054      	b.n	8001588 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014de:	4b2d      	ldr	r3, [pc, #180]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	2238      	movs	r2, #56	; 0x38
 80014e4:	4013      	ands	r3, r2
 80014e6:	2b10      	cmp	r3, #16
 80014e8:	d138      	bne.n	800155c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80014ea:	4b2a      	ldr	r3, [pc, #168]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	2203      	movs	r2, #3
 80014f0:	4013      	ands	r3, r2
 80014f2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014f4:	4b27      	ldr	r3, [pc, #156]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	091b      	lsrs	r3, r3, #4
 80014fa:	2207      	movs	r2, #7
 80014fc:	4013      	ands	r3, r2
 80014fe:	3301      	adds	r3, #1
 8001500:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2b03      	cmp	r3, #3
 8001506:	d10d      	bne.n	8001524 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001508:	68b9      	ldr	r1, [r7, #8]
 800150a:	4824      	ldr	r0, [pc, #144]	; (800159c <HAL_RCC_GetSysClockFreq+0x100>)
 800150c:	f7fe fdfa 	bl	8000104 <__udivsi3>
 8001510:	0003      	movs	r3, r0
 8001512:	0019      	movs	r1, r3
 8001514:	4b1f      	ldr	r3, [pc, #124]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	0a1b      	lsrs	r3, r3, #8
 800151a:	227f      	movs	r2, #127	; 0x7f
 800151c:	4013      	ands	r3, r2
 800151e:	434b      	muls	r3, r1
 8001520:	617b      	str	r3, [r7, #20]
        break;
 8001522:	e00d      	b.n	8001540 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001524:	68b9      	ldr	r1, [r7, #8]
 8001526:	481c      	ldr	r0, [pc, #112]	; (8001598 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001528:	f7fe fdec 	bl	8000104 <__udivsi3>
 800152c:	0003      	movs	r3, r0
 800152e:	0019      	movs	r1, r3
 8001530:	4b18      	ldr	r3, [pc, #96]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	0a1b      	lsrs	r3, r3, #8
 8001536:	227f      	movs	r2, #127	; 0x7f
 8001538:	4013      	ands	r3, r2
 800153a:	434b      	muls	r3, r1
 800153c:	617b      	str	r3, [r7, #20]
        break;
 800153e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001540:	4b14      	ldr	r3, [pc, #80]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	0f5b      	lsrs	r3, r3, #29
 8001546:	2207      	movs	r2, #7
 8001548:	4013      	ands	r3, r2
 800154a:	3301      	adds	r3, #1
 800154c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	6978      	ldr	r0, [r7, #20]
 8001552:	f7fe fdd7 	bl	8000104 <__udivsi3>
 8001556:	0003      	movs	r3, r0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	e015      	b.n	8001588 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800155c:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	2238      	movs	r2, #56	; 0x38
 8001562:	4013      	ands	r3, r2
 8001564:	2b20      	cmp	r3, #32
 8001566:	d103      	bne.n	8001570 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001568:	2380      	movs	r3, #128	; 0x80
 800156a:	021b      	lsls	r3, r3, #8
 800156c:	613b      	str	r3, [r7, #16]
 800156e:	e00b      	b.n	8001588 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001570:	4b08      	ldr	r3, [pc, #32]	; (8001594 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2238      	movs	r2, #56	; 0x38
 8001576:	4013      	ands	r3, r2
 8001578:	2b18      	cmp	r3, #24
 800157a:	d103      	bne.n	8001584 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800157c:	23fa      	movs	r3, #250	; 0xfa
 800157e:	01db      	lsls	r3, r3, #7
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	e001      	b.n	8001588 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001584:	2300      	movs	r3, #0
 8001586:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001588:	693b      	ldr	r3, [r7, #16]
}
 800158a:	0018      	movs	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	b006      	add	sp, #24
 8001590:	bd80      	pop	{r7, pc}
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	40021000 	.word	0x40021000
 8001598:	00f42400 	.word	0x00f42400
 800159c:	007a1200 	.word	0x007a1200

080015a0 <__libc_init_array>:
 80015a0:	b570      	push	{r4, r5, r6, lr}
 80015a2:	2600      	movs	r6, #0
 80015a4:	4d0c      	ldr	r5, [pc, #48]	; (80015d8 <__libc_init_array+0x38>)
 80015a6:	4c0d      	ldr	r4, [pc, #52]	; (80015dc <__libc_init_array+0x3c>)
 80015a8:	1b64      	subs	r4, r4, r5
 80015aa:	10a4      	asrs	r4, r4, #2
 80015ac:	42a6      	cmp	r6, r4
 80015ae:	d109      	bne.n	80015c4 <__libc_init_array+0x24>
 80015b0:	2600      	movs	r6, #0
 80015b2:	f000 f821 	bl	80015f8 <_init>
 80015b6:	4d0a      	ldr	r5, [pc, #40]	; (80015e0 <__libc_init_array+0x40>)
 80015b8:	4c0a      	ldr	r4, [pc, #40]	; (80015e4 <__libc_init_array+0x44>)
 80015ba:	1b64      	subs	r4, r4, r5
 80015bc:	10a4      	asrs	r4, r4, #2
 80015be:	42a6      	cmp	r6, r4
 80015c0:	d105      	bne.n	80015ce <__libc_init_array+0x2e>
 80015c2:	bd70      	pop	{r4, r5, r6, pc}
 80015c4:	00b3      	lsls	r3, r6, #2
 80015c6:	58eb      	ldr	r3, [r5, r3]
 80015c8:	4798      	blx	r3
 80015ca:	3601      	adds	r6, #1
 80015cc:	e7ee      	b.n	80015ac <__libc_init_array+0xc>
 80015ce:	00b3      	lsls	r3, r6, #2
 80015d0:	58eb      	ldr	r3, [r5, r3]
 80015d2:	4798      	blx	r3
 80015d4:	3601      	adds	r6, #1
 80015d6:	e7f2      	b.n	80015be <__libc_init_array+0x1e>
 80015d8:	08001650 	.word	0x08001650
 80015dc:	08001650 	.word	0x08001650
 80015e0:	08001650 	.word	0x08001650
 80015e4:	08001654 	.word	0x08001654

080015e8 <memset>:
 80015e8:	0003      	movs	r3, r0
 80015ea:	1882      	adds	r2, r0, r2
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d100      	bne.n	80015f2 <memset+0xa>
 80015f0:	4770      	bx	lr
 80015f2:	7019      	strb	r1, [r3, #0]
 80015f4:	3301      	adds	r3, #1
 80015f6:	e7f9      	b.n	80015ec <memset+0x4>

080015f8 <_init>:
 80015f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015fe:	bc08      	pop	{r3}
 8001600:	469e      	mov	lr, r3
 8001602:	4770      	bx	lr

08001604 <_fini>:
 8001604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800160a:	bc08      	pop	{r3}
 800160c:	469e      	mov	lr, r3
 800160e:	4770      	bx	lr
