[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3679486 heartbeat IPC: 2.718 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3679486 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3679486 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12717769 heartbeat IPC: 1.106 cumulative IPC: 1.106 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22720766 heartbeat IPC: 0.9997 cumulative IPC: 1.05 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33732239 heartbeat IPC: 0.9081 cumulative IPC: 0.9982 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38945994 cumulative IPC: 1.027 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38945994 cumulative IPC: 1.027 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.027 instructions: 40000000 cycles: 38945994
CPU 0 Branch Prediction Accuracy: 96.19% MPKI: 10.63 Average ROB Occupancy at Mispredict: 36.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.09
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457631 HIT:     419907 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457631 HIT:     419907 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685307 HIT:     467470 MISS:     217837 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359631 HIT:     291872 MISS:      67759 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96864 HIT:       6398 MISS:      90466 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142894 HIT:     142572 MISS:        322 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85918 HIT:      26628 MISS:      59290 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6564229 HIT:    6479587 MISS:      84642 MSHR_MERGE:      27521
cpu0->cpu0_L1I LOAD         ACCESS:    6564229 HIT:    6479587 MISS:      84642 MSHR_MERGE:      27521
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13136764 HIT:   12123653 MISS:    1013111 MSHR_MERGE:     527814
cpu0->cpu0_L1D LOAD         ACCESS:    8050866 HIT:    7521619 MISS:     529247 MSHR_MERGE:     226734
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992297 HIT:    4595853 MISS:     396444 MSHR_MERGE:     299578
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93601 HIT:       6181 MISS:      87420 MSHR_MERGE:       1502
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5625968 HIT:    5514066 MISS:     111902 MSHR_MERGE:      50726
cpu0->cpu0_ITLB LOAD         ACCESS:    5625968 HIT:    5514066 MISS:     111902 MSHR_MERGE:      50726
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.425 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12438335 HIT:   11718235 MISS:     720100 MSHR_MERGE:     323645
cpu0->cpu0_DTLB LOAD         ACCESS:   12438335 HIT:   11718235 MISS:     720100 MSHR_MERGE:     323645
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.06 cycles
cpu0->LLC TOTAL        ACCESS:     335529 HIT:     194657 MISS:     140872 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67759 HIT:      36712 MISS:      31047 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90466 HIT:      11031 MISS:      79435 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118014 HIT:     117931 MISS:         83 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59290 HIT:      28983 MISS:      30307 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1334
  ROW_BUFFER_MISS:     139448
  AVG DBUS CONGESTED CYCLE: 11.45
Channel 0 WQ ROW_BUFFER_HIT:      11425
  ROW_BUFFER_MISS:      73365
  FULL:          0
Channel 0 REFRESHES ISSUED:       3246
