module LAB08_2(X,A,B,Y);
input	X;

output A;
output B;
output Y;

reg A;
reg B;

always @(posedge clock)begin
case({A,B,X})
3'b000:	A<=1'b0;
			B<=1'b0;
			Y=1'b0;
			