
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_twi><h1 id="entity-neorv32_twi">Entity: neorv32_twi</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 975 150"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="345,0 360,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="130" fill="black" x="360" y="15"></rect><rect id="SvgjsRect1007" width="266" height="125" fill="#fdfd96" x="362" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="340" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="375" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="345" y1="30" x2="360" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="340" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="375" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   addr_i </tspan></text><line id="SvgjsLine1017" x1="345" y1="50" x2="360" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="340" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="375" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   rden_i </tspan></text><line id="SvgjsLine1022" x1="345" y1="70" x2="360" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="340" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="375" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   wren_i </tspan></text><line id="SvgjsLine1027" x1="345" y1="90" x2="360" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="340" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="375" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   data_i </tspan></text><line id="SvgjsLine1032" x1="345" y1="110" x2="360" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="340" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(07 downto 0) </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="375" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   clkgen_i </tspan></text><line id="SvgjsLine1037" x1="345" y1="130" x2="360" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="650" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="615" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   data_o </tspan></text><line id="SvgjsLine1042" x1="630" y1="30" x2="645" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="650" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="615" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   ack_o </tspan></text><line id="SvgjsLine1047" x1="630" y1="50" x2="645" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="650" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="615" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   clkgen_en_o </tspan></text><line id="SvgjsLine1052" x1="630" y1="70" x2="645" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1053" font-family="Helvetica" x="650" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1054" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1055" font-family="Helvetica" x="615" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   twi_sda_io </tspan></text><line id="SvgjsLine1057" x1="630" y1="90" x2="645" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1058" font-family="Helvetica" x="650" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1059" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1060" font-family="Helvetica" x="615" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   twi_scl_io </tspan></text><line id="SvgjsLine1062" x1="630" y1="110" x2="645" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1063" font-family="Helvetica" x="650" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1064" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1065" font-family="Helvetica" x="615" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   irq_o </tspan></text><line id="SvgjsLine1067" x1="630" y1="130" x2="645" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - Two-Wire Interface Controller (TWI) >&gt;                                           # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # Supports START and STOP conditions, 8 bit data + ACK/NACK transfers and clock stretching.     # # Supports ACKs by the constroller. No multi-controller support and no peripheral mode support  # # yet. Interrupt: TWI_transfer_done                                                             # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock line</td>
</tr>
<tr>
<td>addr_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>address</td>
</tr>
<tr>
<td>rden_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>wren_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>write enable</td>
</tr>
<tr>
<td>data_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data in</td>
</tr>
<tr>
<td>data_o</td>
<td>out</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data out</td>
</tr>
<tr>
<td>ack_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>transfer acknowledge</td>
</tr>
<tr>
<td>clkgen_en_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>enable clock generator</td>
</tr>
<tr>
<td>clkgen_i</td>
<td>in</td>
<td>std_ulogic_vector(07 downto 0)</td>
<td></td>
</tr>
<tr>
<td>twi_sda_io</td>
<td>inout</td>
<td>std_logic</td>
<td>serial data line</td>
</tr>
<tr>
<td>twi_scl_io</td>
<td>inout</td>
<td>std_logic</td>
<td>serial clock line</td>
</tr>
<tr>
<td>irq_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>transfer done IRQ</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>acc_en</td>
<td>std_ulogic</td>
<td>module access enable</td>
</tr>
<tr>
<td>addr</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>access address</td>
</tr>
<tr>
<td>wr_en</td>
<td>std_ulogic</td>
<td>word write enable</td>
</tr>
<tr>
<td>rd_en</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>twi_clk</td>
<td>std_ulogic</td>
<td>twi clocking --</td>
</tr>
<tr>
<td>twi_phase_gen</td>
<td>std_ulogic_vector(3 downto 0)</td>
<td></td>
</tr>
<tr>
<td>twi_clk_phase</td>
<td>std_ulogic_vector(3 downto 0)</td>
<td></td>
</tr>
<tr>
<td>twi_clk_halt</td>
<td>std_ulogic</td>
<td>twi clock stretching --</td>
</tr>
<tr>
<td>ctrl</td>
<td>std_ulogic_vector(7 downto 0)</td>
<td>unit's control register</td>
</tr>
<tr>
<td>arbiter</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td></td>
</tr>
<tr>
<td>twi_bitcnt</td>
<td>std_ulogic_vector(3 downto 0)</td>
<td></td>
</tr>
<tr>
<td>twi_rtx_sreg</td>
<td>std_ulogic_vector(8 downto 0)</td>
<td>main rx/tx shift reg</td>
</tr>
<tr>
<td>twi_sda_i_ff0</td>
<td>std_ulogic</td>
<td>sda input sync</td>
</tr>
<tr>
<td>twi_sda_i_ff1</td>
<td>std_ulogic</td>
<td>sda input sync</td>
</tr>
<tr>
<td>twi_scl_i_ff0</td>
<td>std_ulogic</td>
<td>sda input sync</td>
</tr>
<tr>
<td>twi_scl_i_ff1</td>
<td>std_ulogic</td>
<td>sda input sync</td>
</tr>
<tr>
<td>twi_sda_i</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>twi_sda_o</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>twi_scl_i</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>twi_scl_o</td>
<td>std_ulogic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hi_abb_c</td>
<td>natural</td>
<td>index_size_f(io_size_c)-1</td>
<td>high address boundary bit</td>
</tr>
<tr>
<td>lo_abb_c</td>
<td>natural</td>
<td>index_size_f(twi_size_c)</td>
<td>low address boundary bit</td>
</tr>
<tr>
<td>ctrl_twi_en_c</td>
<td>natural</td>
<td>0</td>
<td>r/w: TWI enable</td>
</tr>
<tr>
<td>ctrl_twi_start_c</td>
<td>natural</td>
<td>1</td>
<td>-/w: Generate START condition</td>
</tr>
<tr>
<td>ctrl_twi_stop_c</td>
<td>natural</td>
<td>2</td>
<td>-/w: Generate STOP condition</td>
</tr>
<tr>
<td>ctrl_twi_prsc0_c</td>
<td>natural</td>
<td>3</td>
<td>r/w: CLK prsc bit 0</td>
</tr>
<tr>
<td>ctrl_twi_prsc1_c</td>
<td>natural</td>
<td>4</td>
<td>r/w: CLK prsc bit 1</td>
</tr>
<tr>
<td>ctrl_twi_prsc2_c</td>
<td>natural</td>
<td>5</td>
<td>r/w: CLK prsc bit 2</td>
</tr>
<tr>
<td>ctrl_twi_mack_c</td>
<td>natural</td>
<td>6</td>
<td>r/w: generate ACK by controller for transmission</td>
</tr>
<tr>
<td>ctrl_twi_cksten_c</td>
<td>natural</td>
<td>7</td>
<td>r/w: enable clock stretching by peripheral</td>
</tr>
<tr>
<td>ctrl_twi_ack_c</td>
<td>natural</td>
<td>30</td>
<td>r/-: Set if ACK received</td>
</tr>
<tr>
<td>ctrl_twi_busy_c</td>
<td>natural</td>
<td>31</td>
<td>r/-: Set if TWI unit is busy</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li>rw_access: <em>( clk_i )</em></li>
</ul>
<h2 id="readwrite-access-----------------------------------------------------------------------">Read/Write Access ----------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="readwrite-access------------------------------------------------------------------------1">Read/Write Access ----------------------------------------------------------------------</h2>
<ul>
<li>clock_phase_gen: <em>( clk_i )</em><br />
generate four non-overlapping clock ticks at twi_clk/4 --</li>
</ul>
<p><strong>Description</strong><br />
generate four non-overlapping clock ticks at twi_clk/4 --</p>
<ul>
<li>twi_rtx_unit: <em>( clk_i )</em><br />
last step</li>
</ul>
<h2 id="twi-transceiver-------------------------------------------------------------------------">TWI Transceiver ------------------------------------------------------------------------</h2>
<p><strong>Description</strong><br />
last step</p>
<h2 id="twi-transceiver--------------------------------------------------------------------------1">TWI Transceiver ------------------------------------------------------------------------</h2>
<ul>
<li>clock_stretching: <em>( ctrl, arbiter, twi_scl_o, twi_scl_i_ff1 )</em></li>
</ul>
<h2 id="clock-stretching-detector---------------------------------------------------------------">Clock Stretching Detector --------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="clock-stretching-detector----------------------------------------------------------------1">Clock Stretching Detector --------------------------------------------------------------</h2><br><br><br><br><br><br>