# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do experiment5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA_Lab/FPGA_Lab/experiment5 {F:/FPGA_Lab/FPGA_Lab/experiment5/GenClockDCF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:50 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA_Lab/FPGA_Lab/experiment5" F:/FPGA_Lab/FPGA_Lab/experiment5/GenClockDCF.v 
# -- Compiling module GenClockDCF
# 
# Top level modules:
# 	GenClockDCF
# End time: 16:39:51 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA_Lab/FPGA_Lab/experiment5 {F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:51 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA_Lab/FPGA_Lab/experiment5" F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v 
# -- Compiling module setClock
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(56): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(57): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(58): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(59): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(60): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(61): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(62): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(63): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(64): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(65): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(66): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(67): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v(68): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# Top level modules:
# 	setClock
# End time: 16:39:51 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# vlog -vlog01compat -work work +incdir+F:/FPGA_Lab/FPGA_Lab/experiment5 {F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:51 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA_Lab/FPGA_Lab/experiment5" F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v 
# -- Compiling module dcf77_decoder
# 
# Top level modules:
# 	dcf77_decoder
# End time: 16:39:51 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA_Lab/FPGA_Lab/experiment5 {F:/FPGA_Lab/FPGA_Lab/experiment5/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:52 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA_Lab/FPGA_Lab/experiment5" F:/FPGA_Lab/FPGA_Lab/experiment5/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 16:39:52 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA_Lab/FPGA_Lab/experiment5 {F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:52 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA_Lab/FPGA_Lab/experiment5" F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v 
# -- Compiling module pll10
# 
# Top level modules:
# 	pll10
# End time: 16:39:52 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA_Lab/FPGA_Lab/experiment5/db {F:/FPGA_Lab/FPGA_Lab/experiment5/db/pll10_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:52 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA_Lab/FPGA_Lab/experiment5/db" F:/FPGA_Lab/FPGA_Lab/experiment5/db/pll10_altpll.v 
# -- Compiling module pll10_altpll
# 
# Top level modules:
# 	pll10_altpll
# End time: 16:39:52 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA_Lab/FPGA_Lab/experiment5 {F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:53 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA_Lab/FPGA_Lab/experiment5" F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v 
# -- Compiling module timeAndDateClock
# 
# Top level modules:
# 	timeAndDateClock
# End time: 16:39:53 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/FPGA_Lab/FPGA_Lab/experiment5/LCDsteuerung.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:53 on May 02,2022
# vcom -reportprogress 300 -93 -work work F:/FPGA_Lab/FPGA_Lab/experiment5/LCDsteuerung.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LCDsteuerung
# -- Compiling architecture a of LCDsteuerung
# End time: 16:39:53 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:53 on May 02,2022
# vcom -reportprogress 300 -93 -work work F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity lcddriver
# -- Compiling architecture communicate of lcddriver
# ** Error: F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd(221): (vcom-1436) Actual expression (infix expression) of formal "data" is not globally static.
# ** Error: F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd(566): VHDL Compiler exiting
# End time: 16:39:54 on May 02,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./experiment5_run_msim_rtl_verilog.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd}"
