$date
	Fri Sep 12 06:42:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_priority_base_if $end
$var wire 2 ! out [1:0] $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$var reg 1 $ in3 $end
$scope module uut $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var reg 2 % out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 %
0$
0#
1"
b11 !
$end
#10
b10 !
b10 %
1#
0"
#20
b1 !
b1 %
1$
0#
#30
b11 !
b11 %
0$
1#
1"
#40
b10 !
b10 %
1$
0"
#50
b11 !
b11 %
0#
1"
#60
1#
#70
b0 !
b0 %
0$
0#
0"
#80
