
//Monica
//November 02, 2007
//exclusion_list (connection_elements);

csl_unit DUT_a{
   csl_port stim_in_a0 ( input );
   csl_port stim_in_a1 ( input );
   csl_port exp_out_a0 ( output );
   csl_port exp_out_a1 ( output );  
   csl_port clk(input);
   DUT_a(){
     clk.set_attr(clock);
 }
};

csl_vector stim_vec_a{
   stim_vec_a(){
      set_unit_name ( DUT_a );
      set_direction   ( input );
      exclusion_list  ( stim_in_a1 );
   }
};

csl_vector exp_vec_a{
   exp_vec_a(){
      set_unit_name ( DUT_a );
      set_direction   ( output );
   }
};

csl_unit a {
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output);
  csl_port p4(output);
  csl_port p5(input);
  DUT_a dut1(.stim_in_a0(p1),.stim_in_a1(p2),.exp_out_a0(p3),.exp_out_a1(p4),.clk(p5));
  a (){}
};

csl_testbench tb{
  csl_signal clk(reg);
   DUT_a DUT_a0;
   tb(){
     clk.set_attr(clock);
         add_logic ( clock, clk, 2 ,ns );
      }
};
