

================================================================
== Vitis HLS Report for 'hotspot_HW'
================================================================
* Date:           Wed Nov 22 18:38:23 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  262837560|  262837560|  0.875 sec|  0.875 sec|  262837561|  262837561|     none|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_compute_fu_821  |compute  |    12362|    12362|  41.165 us|  41.165 us|  12362|  12362|     none|
        +--------------------+---------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                          |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_1        |  262837500|  262837500|    525675|          -|          -|   500|        no|
        | + VITIS_LOOP_142_2       |     262840|     262840|     32855|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_142_2.1   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.2   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.3   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.4   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.5   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.6   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.7   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.8   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.9   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.10  |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_142_2.11  |       4097|       4097|         2|          1|          1|  4096|       yes|
        | + VITIS_LOOP_173_3       |     262832|     262832|     32854|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_173_3.1   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.2   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.3   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.4   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.5   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.6   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.7   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.8   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.9   |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.10  |       4096|       4096|         1|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_173_3.11  |       4096|       4096|         2|          1|          1|  4096|       yes|
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     779|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    34|     4370|    2673|    -|
|Memory               |        0|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|    1343|    -|
|Register             |        -|     -|     1395|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    34|     5765|    4795|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_compute_fu_821                      |compute                             |        0|  15|  2909|  1784|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U31  |dadddsub_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U32       |dmul_64ns_64ns_64_8_max_dsp_1       |        0|   8|   388|   127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U33       |dmul_64ns_64ns_64_8_max_dsp_1       |        0|   8|   388|   127|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U26       |fdiv_32ns_32ns_32_12_no_dsp_1       |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U27       |fdiv_32ns_32ns_32_12_no_dsp_1       |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U29            |fpext_32ns_64_2_no_dsp_1            |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U30            |fpext_32ns_64_2_no_dsp_1            |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U28          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|     0|     0|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        0|  34|  4370|  2673|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+
    |center_buf_U  |center_buf  |        0|  0|   0|    0|  4096|   32|     1|       131072|
    |top_buf_U     |top_buf     |        0|  0|   0|    0|  4096|   32|     1|       131072|
    |bottom_buf_U  |top_buf     |        0|  0|   0|    0|  4096|   32|     1|       131072|
    |power_buf_U   |top_buf     |        0|  0|   0|    0|  4096|   32|     1|       131072|
    |result_buf_U  |top_buf     |        0|  0|   0|    0|  4096|   32|     1|       131072|
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |            |        0|  0|   0|    0| 20480|  160|     5|       655360|
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_925_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln173_fu_1133_p2      |         +|   0|  0|  12|           4|           1|
    |empty_14_fu_992_p2        |         +|   0|  0|  20|          13|           1|
    |empty_16_fu_1009_p2       |         +|   0|  0|  20|          13|           1|
    |empty_18_fu_1026_p2       |         +|   0|  0|  20|          13|           1|
    |empty_20_fu_941_p2        |         +|   0|  0|  20|          13|           1|
    |empty_22_fu_958_p2        |         +|   0|  0|  20|          13|           1|
    |empty_24_fu_975_p2        |         +|   0|  0|  20|          13|           1|
    |empty_26_fu_1043_p2       |         +|   0|  0|  20|          13|           1|
    |empty_28_fu_1060_p2       |         +|   0|  0|  20|          13|           1|
    |empty_30_fu_1077_p2       |         +|   0|  0|  20|          13|           1|
    |empty_32_fu_1094_p2       |         +|   0|  0|  20|          13|           1|
    |empty_36_fu_1111_p2       |         +|   0|  0|  20|          13|           1|
    |empty_43_fu_1200_p2       |         +|   0|  0|  20|          13|           1|
    |empty_45_fu_1217_p2       |         +|   0|  0|  20|          13|           1|
    |empty_47_fu_1234_p2       |         +|   0|  0|  20|          13|           1|
    |empty_49_fu_1149_p2       |         +|   0|  0|  20|          13|           1|
    |empty_51_fu_1166_p2       |         +|   0|  0|  20|          13|           1|
    |empty_53_fu_1183_p2       |         +|   0|  0|  20|          13|           1|
    |empty_55_fu_1251_p2       |         +|   0|  0|  20|          13|           1|
    |empty_57_fu_1268_p2       |         +|   0|  0|  20|          13|           1|
    |empty_59_fu_1285_p2       |         +|   0|  0|  20|          13|           1|
    |empty_64_fu_1302_p2       |         +|   0|  0|  20|          13|           1|
    |empty_66_fu_1319_p2       |         +|   0|  0|  20|          13|           1|
    |i_1_fu_909_p2             |         +|   0|  0|  16|           9|           1|
    |exitcond10038_fu_1274_p2  |      icmp|   0|  0|  12|          13|          14|
    |exitcond10139_fu_1291_p2  |      icmp|   0|  0|  12|          13|          14|
    |exitcond10240_fu_1308_p2  |      icmp|   0|  0|  12|          13|          14|
    |exitcond10341_fu_1325_p2  |      icmp|   0|  0|  12|          13|          14|
    |exitcond12_fu_947_p2      |      icmp|   0|  0|  12|          13|          14|
    |exitcond7613_fu_964_p2    |      icmp|   0|  0|  12|          13|          14|
    |exitcond7714_fu_981_p2    |      icmp|   0|  0|  12|          13|          14|
    |exitcond7815_fu_998_p2    |      icmp|   0|  0|  12|          13|          14|
    |exitcond7917_fu_1015_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond8018_fu_1032_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond8119_fu_1049_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond8221_fu_1066_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond8322_fu_1083_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond8423_fu_1100_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond8525_fu_1117_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond9329_fu_1155_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond9431_fu_1172_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond9532_fu_1189_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond9633_fu_1206_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond9735_fu_1223_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond9836_fu_1240_p2   |      icmp|   0|  0|  12|          13|          14|
    |exitcond9937_fu_1257_p2   |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln140_fu_915_p2      |      icmp|   0|  0|  11|           9|           5|
    |icmp_ln142_fu_931_p2      |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln173_fu_1139_p2     |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp10            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp21            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp21_iter1  |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 779|         610|         353|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  526|        106|    1|        106|
    |ap_enable_reg_pp10_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp21_iter1  |   14|          3|    1|          3|
    |bottom_buf_address0       |   43|          8|   12|         96|
    |bottom_buf_ce0            |   14|          3|    1|          3|
    |bottom_buf_d0             |   26|          5|   32|        160|
    |center_buf_address0       |   43|          8|   12|         96|
    |center_buf_ce0            |   14|          3|    1|          3|
    |center_buf_ce1            |    9|          2|    1|          2|
    |center_buf_d0             |   26|          5|   32|        160|
    |empty_34_reg_578          |    9|          2|   32|         64|
    |empty_35_reg_590          |    9|          2|   32|         64|
    |empty_39_reg_602          |    9|          2|   32|         64|
    |empty_40_reg_613          |    9|          2|   32|         64|
    |empty_41_reg_627          |    9|          2|   32|         64|
    |empty_61_reg_685          |    9|          2|   32|         64|
    |empty_62_reg_701          |    9|          2|   32|         64|
    |empty_63_reg_717          |   14|          3|   32|         96|
    |grp_fu_840_p0             |   14|          3|   32|         96|
    |grp_fu_840_p1             |   20|          4|   32|        128|
    |grp_fu_856_p0             |   14|          3|   32|         96|
    |grp_fu_862_opcode         |   14|          3|    2|          6|
    |grp_fu_862_p0             |   20|          4|   64|        256|
    |grp_fu_862_p1             |   20|          4|   64|        256|
    |grp_fu_867_p1             |   14|          3|   64|        192|
    |i_reg_359                 |    9|          2|    9|         18|
    |j_1_reg_641               |    9|          2|    4|          8|
    |j_reg_370                 |    9|          2|    4|          8|
    |loop_index10_reg_799      |    9|          2|   13|         26|
    |loop_index13_reg_788      |    9|          2|   13|         26|
    |loop_index16_reg_777      |    9|          2|   13|         26|
    |loop_index19_reg_766      |    9|          2|   13|         26|
    |loop_index22_reg_674      |    9|          2|   13|         26|
    |loop_index25_reg_663      |    9|          2|   13|         26|
    |loop_index28_reg_652      |    9|          2|   13|         26|
    |loop_index31_reg_755      |    9|          2|   13|         26|
    |loop_index34_reg_744      |    9|          2|   13|         26|
    |loop_index37_reg_733      |    9|          2|   13|         26|
    |loop_index40_reg_555      |    9|          2|   13|         26|
    |loop_index43_reg_532      |    9|          2|   13|         26|
    |loop_index46_reg_521      |    9|          2|   13|         26|
    |loop_index49_reg_510      |    9|          2|   13|         26|
    |loop_index52_reg_499      |    9|          2|   13|         26|
    |loop_index55_reg_455      |    9|          2|   13|         26|
    |loop_index58_reg_444      |    9|          2|   13|         26|
    |loop_index61_reg_433      |    9|          2|   13|         26|
    |loop_index64_reg_488      |    9|          2|   13|         26|
    |loop_index67_reg_477      |    9|          2|   13|         26|
    |loop_index70_reg_466      |    9|          2|   13|         26|
    |loop_index_reg_810        |    9|          2|   13|         26|
    |p_phi24_reg_543           |    9|          2|   32|         64|
    |p_phi26_reg_566           |    9|          2|   32|         64|
    |power_buf_address0        |   20|          4|   12|         48|
    |power_buf_ce0             |   14|          3|    1|          3|
    |power_buf_d0              |   14|          3|   32|         96|
    |result_buf_address0       |   20|          4|   12|         48|
    |result_buf_ce0            |   14|          3|    1|          3|
    |result_buf_we0            |    9|          2|    1|          2|
    |temp_o                    |    9|          2|   32|         64|
    |top_buf_address0          |   43|          8|   12|         96|
    |top_buf_ce0               |   14|          3|    1|          3|
    |top_buf_d0                |   26|          5|   32|        160|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     | 1343|        277| 1143|       3462|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |add_ln142_reg_1423               |    4|   0|    4|          0|
    |add_ln173_reg_1537               |    4|   0|    4|          0|
    |ap_CS_fsm                        |  105|   0|  105|          0|
    |ap_enable_reg_pp10_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp10_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp21_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp21_iter1         |    1|   0|    1|          0|
    |cc_reg_1397                      |   32|   0|   32|          0|
    |conv4_reg_1382                   |   64|   0|   64|          0|
    |cs_reg_1375                      |   32|   0|   32|          0|
    |cw_reg_1368                      |   32|   0|   32|          0|
    |empty_10_reg_1416                |   32|   0|   32|          0|
    |empty_11_reg_396                 |   32|   0|   32|          0|
    |empty_12_reg_408                 |   32|   0|   32|          0|
    |empty_34_reg_578                 |   32|   0|   32|          0|
    |empty_35_reg_590                 |   32|   0|   32|          0|
    |empty_39_reg_602                 |   32|   0|   32|          0|
    |empty_40_reg_613                 |   32|   0|   32|          0|
    |empty_41_reg_627                 |   32|   0|   32|          0|
    |empty_61_reg_685                 |   32|   0|   32|          0|
    |empty_62_reg_701                 |   32|   0|   32|          0|
    |empty_63_reg_717                 |   32|   0|   32|          0|
    |empty_reg_1402                   |   32|   0|   32|          0|
    |exitcond10341_reg_1635           |    1|   0|    1|          0|
    |exitcond8525_reg_1521            |    1|   0|    1|          0|
    |grp_compute_fu_821_ap_start_reg  |    1|   0|    1|          0|
    |i_1_reg_1408                     |    9|   0|    9|          0|
    |i_reg_359                        |    9|   0|    9|          0|
    |j_1_reg_641                      |    4|   0|    4|          0|
    |j_reg_370                        |    4|   0|    4|          0|
    |loop_index10_reg_799             |   13|   0|   13|          0|
    |loop_index13_reg_788             |   13|   0|   13|          0|
    |loop_index16_reg_777             |   13|   0|   13|          0|
    |loop_index19_reg_766             |   13|   0|   13|          0|
    |loop_index22_reg_674             |   13|   0|   13|          0|
    |loop_index25_reg_663             |   13|   0|   13|          0|
    |loop_index28_reg_652             |   13|   0|   13|          0|
    |loop_index31_reg_755             |   13|   0|   13|          0|
    |loop_index34_reg_744             |   13|   0|   13|          0|
    |loop_index37_reg_733             |   13|   0|   13|          0|
    |loop_index40_reg_555             |   13|   0|   13|          0|
    |loop_index43_reg_532             |   13|   0|   13|          0|
    |loop_index46_reg_521             |   13|   0|   13|          0|
    |loop_index49_reg_510             |   13|   0|   13|          0|
    |loop_index52_reg_499             |   13|   0|   13|          0|
    |loop_index55_reg_455             |   13|   0|   13|          0|
    |loop_index58_reg_444             |   13|   0|   13|          0|
    |loop_index61_reg_433             |   13|   0|   13|          0|
    |loop_index64_reg_488             |   13|   0|   13|          0|
    |loop_index67_reg_477             |   13|   0|   13|          0|
    |loop_index70_reg_466             |   13|   0|   13|          0|
    |loop_index_reg_810               |   13|   0|   13|          0|
    |mul5_reg_1387                    |   64|   0|   64|          0|
    |p_lcssa7_phi_reg_420             |   32|   0|   32|          0|
    |p_lcssa9_phi_reg_381             |   32|   0|   32|          0|
    |p_phi24_reg_543                  |   32|   0|   32|          0|
    |p_phi26_reg_566                  |   32|   0|   32|          0|
    |reg_878                          |   32|   0|   32|          0|
    |reg_887                          |   64|   0|   64|          0|
    |reg_892                          |   64|   0|   64|          0|
    |reg_898                          |   64|   0|   64|          0|
    |trunc_ln177_reg_1546             |    3|   0|    3|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 1395|   0| 1395|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    hotspot_HW|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    hotspot_HW|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    hotspot_HW|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    hotspot_HW|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    hotspot_HW|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    hotspot_HW|  return value|
|result         |  out|   32|      ap_vld|        result|       pointer|
|result_ap_vld  |  out|    1|      ap_vld|        result|       pointer|
|temp_i         |   in|   32|     ap_ovld|          temp|       pointer|
|temp_o         |  out|   32|     ap_ovld|          temp|       pointer|
|temp_o_ap_vld  |  out|    1|     ap_ovld|          temp|       pointer|
|power          |   in|   32|     ap_none|         power|       pointer|
|Cap            |   in|   32|     ap_none|           Cap|        scalar|
|Rx             |   in|   32|     ap_none|            Rx|        scalar|
|Ry             |   in|   32|     ap_none|            Ry|        scalar|
|Rz             |   in|   32|     ap_none|            Rz|        scalar|
|dt             |   in|   32|     ap_none|            dt|        scalar|
|amb_temp       |   in|   32|     ap_none|      amb_temp|        scalar|
+---------------+-----+-----+------------+--------------+--------------+

