 Here is a Verilog implementation for the 100-bit left/right rotator with synchronous load and left/right enable as described:

```verilog
module TopModule (
  input wire clk,
  input wire load,
  input [1:0] ena,
  input [99:0] data_in,
  output reg [99:0] q
);

reg [99:0] data_reg;
reg rotate_direction;

always @(posedge clk) begin
    if (load) begin
        data_reg <= data_in;
    end else if ((ena == 2'b01) || (ena == 2'b10)) begin
        rotate_direction = ~rotate_direction;
        if (rotate_direction) begin
            data_reg <= {data_reg[98], data_reg[0:99]};
        end else begin
            data_reg <= {data_reg[99], data_reg[1:98]};
        end
    end
end

assign q = data_reg;

endmodule
```

In this implementation, the `data_reg` register holds the current state of the 100-bit shift register. The `rotate_direction` register keeps track of the rotation direction, and it gets toggled on every clock edge according to the rotate enable input `ena`.

The `always` block checks for the synchronous load and performs loading when necessary. Additionally, it checks for the rotate enable inputs and shifts the data accordingly. The `assign` statement assigns the value of `data_reg` to the output `q`.