<img width="581" height="249" alt="image" src="https://github.com/user-attachments/assets/4fc4454b-c7ba-42bf-92d7-a82a3d35912a" />
Interface:  All related signals are grouped together to form an interface block so that the same interface can be re-used for other projects.
Signals connected to the DUT should support 4-states so that X/Z values can be caught
ðŸ”¹Clocking blocks â†’ Synchronize driving and sampling of signals with clock edges.
ðŸ”¹Modports â†’ Define direction of signals for different roles (e.g., DUT vs TB).



constraint_inside results:


<img width="477" height="330" alt="image" src="https://github.com/user-attachments/assets/11a9c14c-a207-4356-b81e-357abb8265d1" />
