#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Nov 29 12:58:24 2018
# Process ID: 2124
# Current directory: C:/Users/djans/Documents/ProgH-Practica/Practicum03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8928 C:\Users\djans\Documents\ProgH-Practica\Practicum03\Practicum03.xpr
# Log file: C:/Users/djans/Documents/ProgH-Practica/Practicum03/vivado.log
# Journal file: C:/Users/djans/Documents/ProgH-Practica/Practicum03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Daniel/Practicum03' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd_digit.vhd', nor could it be found using path 'C:/Users/Daniel/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd_digit.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd.vhd', nor could it be found using path 'C:/Users/Daniel/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/alu_tb.vhd', nor could it be found using path 'C:/Users/Daniel/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/alu_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:58 . Memory (MB): peak = 645.125 ; gain = 42.340
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/alu_tb.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/alu_tb.vhd}}
remove_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 682.922 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd.vhd}}
remove_files  {{C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd.vhd}}
WARNING: [Vivado 12-818] No files matched 'C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd.vhd'
export_ip_user_files -of_objects  [get_files {{C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd_digit.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/djans/Documents/ProgH-Practica/Desktop/Technische Informatica/JAAR 2/BLOK 6/PROGH1/Bijlage opdrachten/Bijlage opdrachten/Week 3 - ALU/binary_to_bcd_digit.vhd}}
add_files -norecurse {C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.srcs/sources_1/new/alu_tb.vhd C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.srcs/sources_1/new/binary_to_bcd.vhd C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.srcs/sources_1/new/binary_to_bcd_digit.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_to_bcd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj binary_to_bcd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.srcs/sources_1/new/binary_to_bcd_digit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_bcd_digit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.srcs/sources_1/new/binary_to_bcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_bcd
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 715.902 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '107' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8bb216abcbb04efaa0364bc1f5ec090b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot binary_to_bcd_behav xil_defaultlib.binary_to_bcd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture logic of entity xil_defaultlib.binary_to_bcd_digit [binary_to_bcd_digit_default]
Compiling architecture logic of entity xil_defaultlib.binary_to_bcd
Built simulation snapshot binary_to_bcd_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:17 . Memory (MB): peak = 715.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '77' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djans/Documents/ProgH-Practica/Practicum03/Practicum03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "binary_to_bcd_behav -key {Behavioral:sim_1:Functional:binary_to_bcd} -tclbatch {binary_to_bcd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source binary_to_bcd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 715.902 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 715.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'binary_to_bcd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:04:03 . Memory (MB): peak = 715.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 715.902 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 29 15:38:08 2018...
