# VLSI_Lab

VLSI Lab - Semester 5

Lab assignments, design activity and project

Project - Implementation of Logistic Regression using Verilog
