# SRl (shift right logic)

## data path
* add mux choose from sign and zero extenders

## control

* add control for zeroSign 0 so it choose the extention of zero

* add signal to ALUControl

## ALU

* implement shift in alu 

