static unsigned long F_1 ( unsigned long V_1 )\r\n{\r\nunsigned long V_2 = V_3 ;\r\nswitch ( V_1 & 0x7ff ) {\r\ncase V_4 : V_2 = V_5 ; break;\r\ncase V_6 : V_2 = V_7 ; break;\r\ncase V_8 : V_2 = V_9 ; break;\r\ncase V_10 : V_2 = V_11 ; break;\r\ncase V_12 : V_2 = V_11 ; break;\r\ncase V_13 : V_2 = V_11 ; break;\r\ncase V_14 : V_2 = V_9 ; break;\r\ncase V_15 : V_2 = V_9 ; break;\r\ncase V_16 : V_2 = V_9 ; break;\r\ncase V_17 : V_2 = V_9 ; break;\r\ncase V_18 : V_2 = V_9 ; break;\r\ncase V_19 : V_2 = V_9 ; break;\r\ncase V_20 : V_2 = V_7 ; break;\r\ncase V_21 : V_2 = V_7 ; break;\r\ncase V_22 : V_2 = V_5 ; break;\r\ncase V_23 : V_2 = V_5 ; break;\r\ncase V_24 : V_2 = V_7 ; break;\r\ncase V_25 : V_2 = V_9 ; break;\r\ncase V_26 : V_2 = V_5 ; break;\r\ncase V_27 : V_2 = V_7 ; break;\r\ncase V_28 : V_2 = V_11 ; break;\r\ncase V_29 : V_2 = V_11 ; break;\r\ncase V_30 : V_2 = V_11 ; break;\r\ncase V_31 : V_2 = V_9 ; break;\r\ncase V_32 : V_2 = V_9 ; break;\r\ncase V_33 : V_2 = V_9 ; break;\r\ncase V_34 : V_2 = V_9 ; break;\r\ncase V_35 : V_2 = V_9 ; break;\r\ncase V_36 : V_2 = V_9 ; break;\r\ncase V_37 : V_2 = V_7 ; break;\r\ncase V_38 : V_2 = V_7 ; break;\r\ncase V_39 : V_2 = V_5 ; break;\r\ncase V_40 : V_2 = V_5 ; break;\r\ncase V_41 : V_2 = V_7 ; break;\r\ncase V_42 : V_2 = V_5 ; break;\r\ncase V_43 : V_2 = V_7 ; break;\r\ncase V_44 : V_2 = V_9 ; break;\r\ncase V_45 : V_2 = V_11 ; break;\r\ncase V_46 : V_2 = V_11 ; break;\r\ncase V_47 : V_2 = V_11 ; break;\r\ncase V_48 : V_2 = V_9 ; break;\r\ncase V_49 : V_2 = V_9 ; break;\r\ncase V_50 : V_2 = V_9 ; break;\r\ncase V_51 : V_2 = V_9 ; break;\r\ncase V_52 : V_2 = V_9 ; break;\r\ncase V_53 : V_2 = V_9 ; break;\r\ncase V_54 : V_2 = V_9 ; break;\r\ncase V_55 : V_2 = V_9 ; break;\r\ncase V_56 : V_2 = V_7 ; break;\r\ncase V_57 : V_2 = V_7 ; break;\r\ncase V_58 : V_2 = V_5 ; break;\r\ncase V_59 : V_2 = V_5 ; break;\r\ncase V_60 : V_2 = V_7 ; break;\r\ndefault:\r\nF_2 ( V_61 L_1 ) ;\r\nF_2 ( V_61 L_2 , V_1 ) ;\r\n}\r\nreturn V_2 ;\r\n}\r\nint F_3 ( struct V_62 * V_63 )\r\n{\r\nV_64 ;\r\nint V_65 , V_66 ;\r\nunsigned long type , V_67 , V_68 , V_69 , V_70 , V_71 , V_1 ;\r\nunion V_72 V_73 , V_74 , V_75 ;\r\nif ( F_4 ( V_1 , ( unsigned int V_76 * ) V_63 -> V_77 ) )\r\nreturn - V_78 ;\r\nif ( ( V_1 >> 26 ) != V_79 )\r\nreturn - V_80 ;\r\ntype = F_1 ( V_1 ) ;\r\nif ( type == V_3 )\r\nreturn - V_81 ;\r\nV_67 = V_1 & 0x7ff ;\r\nV_68 = ( V_1 >> 21 ) & 0x1f ;\r\nV_69 = ( V_1 >> 16 ) & 0x1f ;\r\nV_70 = ( V_1 >> 11 ) & 0x1f ;\r\nV_71 = ( V_1 >> 5 ) & 0x7 ;\r\nV_73 . V_82 [ 0 ] = V_83 -> V_84 . V_85 [ V_68 ] ;\r\nV_73 . V_82 [ 1 ] = V_63 -> V_86 [ V_68 ] ;\r\nV_74 . V_82 [ 0 ] = V_83 -> V_84 . V_85 [ V_69 ] ;\r\nV_74 . V_82 [ 1 ] = V_63 -> V_86 [ V_69 ] ;\r\nV_75 . V_82 [ 0 ] = V_83 -> V_84 . V_85 [ V_70 ] ;\r\nV_75 . V_82 [ 1 ] = V_63 -> V_86 [ V_70 ] ;\r\nV_87 = F_5 ( V_88 ) ;\r\n#ifdef F_6\r\nF_2 ( L_3 , V_1 , V_87 ) ;\r\nF_2 ( L_4 , V_73 . V_82 [ 0 ] , V_73 . V_82 [ 1 ] ) ;\r\nF_2 ( L_5 , V_74 . V_82 [ 0 ] , V_74 . V_82 [ 1 ] ) ;\r\nF_2 ( L_6 , V_75 . V_82 [ 0 ] , V_75 . V_82 [ 1 ] ) ;\r\n#endif\r\nswitch ( V_71 ) {\r\ncase V_89 : {\r\nF_7 ( V_90 ) ; F_7 ( V_91 ) ; F_7 ( V_92 ) ;\r\nswitch ( type ) {\r\ncase V_7 :\r\ncase V_11 :\r\nF_8 ( V_90 , V_74 . V_82 + 1 ) ;\r\ncase V_9 :\r\nF_8 ( V_91 , V_75 . V_82 + 1 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_8 ( V_90 , V_74 . V_82 + 1 ) ;\r\nbreak;\r\n}\r\n#ifdef F_6\r\nF_2 ( L_7 , V_93 , V_94 , V_95 , V_96 ) ;\r\nF_2 ( L_8 , V_97 , V_98 , V_99 , V_100 ) ;\r\n#endif\r\nswitch ( V_67 ) {\r\ncase V_4 :\r\nV_73 . V_82 [ 1 ] = V_74 . V_82 [ 1 ] & ~ V_101 ;\r\ngoto V_102;\r\ncase V_22 :\r\nV_73 . V_82 [ 1 ] = V_74 . V_82 [ 1 ] | V_101 ;\r\ngoto V_102;\r\ncase V_23 :\r\nV_73 . V_82 [ 1 ] = V_74 . V_82 [ 1 ] ^ V_101 ;\r\ngoto V_102;\r\ncase V_6 :\r\nF_9 ( V_92 , V_90 , V_91 ) ;\r\ngoto V_103;\r\ncase V_24 :\r\nF_10 ( V_92 , V_90 , V_91 ) ;\r\ngoto V_103;\r\ncase V_21 :\r\nF_11 ( V_92 , V_90 , V_91 ) ;\r\ngoto V_103;\r\ncase V_20 :\r\nF_12 ( V_92 , V_90 , V_91 ) ;\r\ngoto V_103;\r\ncase V_10 :\r\nV_66 = 0 ;\r\ngoto V_104;\r\ncase V_12 :\r\nV_66 = 1 ;\r\ngoto V_104;\r\ncase V_13 :\r\nV_66 = - 1 ;\r\ngoto V_104;\r\ncase V_14 :\r\ncase V_17 :\r\nif ( ! ( ( V_75 . V_82 [ 1 ] >> 23 ) == 0xff && ( ( V_75 . V_82 [ 1 ] & 0x7fffff ) > 0 ) ) ) {\r\nif ( ( ( V_75 . V_82 [ 1 ] >> 23 ) & 0xff ) == 0 ) {\r\nV_73 . V_82 [ 1 ] = 0x0 ;\r\n} else if ( ( V_75 . V_82 [ 1 ] >> 31 ) == 0 ) {\r\nV_73 . V_82 [ 1 ] = ( V_67 == V_14 ) ?\r\n0x7fffffff : 0xffffffff ;\r\n} else {\r\nV_73 . V_82 [ 1 ] = ( V_67 == V_14 ) ?\r\n0x80000000 : 0x0 ;\r\n}\r\n} else {\r\nV_73 . V_82 [ 1 ] = 0x0 ;\r\n}\r\ngoto V_102;\r\ncase V_8 : {\r\nF_13 ( V_105 ) ;\r\nV_106 ;\r\nF_14 ( V_105 , V_75 . V_107 ) ;\r\n#ifdef F_6\r\nF_2 ( L_9 ,\r\nV_108 , V_109 , V_110 , V_111 , V_112 ) ;\r\n#endif\r\nF_15 ( V_113 , V_114 , 1 , 2 , V_92 , V_105 ) ;\r\ngoto V_103;\r\n}\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_18 :\r\ncase V_19 :\r\nif ( V_67 & 0x4 ) {\r\nF_16 ( 1 , V_91 ) ;\r\n} else {\r\nF_17 ( 1 , V_91 ) ;\r\n}\r\nF_18 ( V_73 . V_82 [ 1 ] , V_91 , 32 ,\r\n( ( ( V_67 & 0x3 ) != 0 ) || V_97 ) ) ;\r\ngoto V_102;\r\ndefault:\r\ngoto V_115;\r\n}\r\nbreak;\r\nV_103:\r\n#ifdef F_6\r\nF_2 ( L_10 , V_116 , V_117 , V_118 , V_119 ) ;\r\n#endif\r\nF_19 ( V_73 . V_82 + 1 , V_92 ) ;\r\ngoto V_102;\r\nV_104:\r\nF_20 ( V_65 , V_90 , V_91 , 3 ) ;\r\nif ( V_65 == 3 && ( F_21 ( V_90 ) || F_21 ( V_91 ) ) )\r\nF_22 ( V_120 ) ;\r\nif ( V_65 == V_66 ) {\r\nV_65 = 0x4 ;\r\n} else {\r\nV_65 = 0 ;\r\n}\r\ngoto V_121;\r\n}\r\ncase V_122 : {\r\nF_13 ( V_123 ) ; F_13 ( V_105 ) ; F_13 ( V_124 ) ;\r\nswitch ( type ) {\r\ncase V_7 :\r\ncase V_11 :\r\nF_14 ( V_123 , V_74 . V_107 ) ;\r\ncase V_9 :\r\nF_14 ( V_105 , V_75 . V_107 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_14 ( V_123 , V_74 . V_107 ) ;\r\nbreak;\r\n}\r\n#ifdef F_6\r\nF_2 ( L_11 ,\r\nV_125 , V_126 , V_127 , V_128 , V_129 ) ;\r\nF_2 ( L_9 ,\r\nV_108 , V_109 , V_110 , V_111 , V_112 ) ;\r\n#endif\r\nswitch ( V_67 ) {\r\ncase V_42 :\r\nV_73 . V_107 [ 0 ] = V_74 . V_107 [ 0 ] & ~ V_130 ;\r\ngoto V_102;\r\ncase V_58 :\r\nV_73 . V_107 [ 0 ] = V_74 . V_107 [ 0 ] | V_130 ;\r\ngoto V_102;\r\ncase V_59 :\r\nV_73 . V_107 [ 0 ] = V_74 . V_107 [ 0 ] ^ V_130 ;\r\ngoto V_102;\r\ncase V_43 :\r\nF_23 ( V_124 , V_123 , V_105 ) ;\r\ngoto V_131;\r\ncase V_60 :\r\nF_24 ( V_124 , V_123 , V_105 ) ;\r\ngoto V_131;\r\ncase V_57 :\r\nF_25 ( V_124 , V_123 , V_105 ) ;\r\ngoto V_131;\r\ncase V_56 :\r\nF_26 ( V_124 , V_123 , V_105 ) ;\r\ngoto V_131;\r\ncase V_45 :\r\nV_66 = 0 ;\r\ngoto V_132;\r\ncase V_46 :\r\nV_66 = 1 ;\r\ngoto V_132;\r\ncase V_47 :\r\nV_66 = - 1 ;\r\ngoto V_132;\r\ncase V_48 :\r\ncase V_52 :\r\nif ( ! ( ( V_75 . V_82 [ 0 ] >> 20 ) == 0x7ff &&\r\n( ( V_75 . V_82 [ 0 ] & 0xfffff ) > 0 || ( V_75 . V_82 [ 1 ] > 0 ) ) ) ) {\r\nif ( ( ( V_75 . V_82 [ 0 ] >> 20 ) & 0x7ff ) == 0 ) {\r\nV_73 . V_82 [ 1 ] = 0x0 ;\r\n} else if ( ( V_75 . V_82 [ 0 ] >> 31 ) == 0 ) {\r\nV_73 . V_82 [ 1 ] = ( V_67 == V_48 ) ?\r\n0x7fffffff : 0xffffffff ;\r\n} else {\r\nV_73 . V_82 [ 1 ] = ( V_67 == V_48 ) ?\r\n0x80000000 : 0x0 ;\r\n}\r\n} else {\r\nV_73 . V_82 [ 1 ] = 0x0 ;\r\n}\r\ngoto V_102;\r\ncase V_44 : {\r\nF_7 ( V_91 ) ;\r\nV_106 ;\r\nF_8 ( V_91 , V_75 . V_82 + 1 ) ;\r\n#ifdef F_6\r\nF_2 ( L_8 ,\r\nV_97 , V_98 , V_99 , V_100 ) ;\r\n#endif\r\nF_15 ( V_114 , V_113 , 2 , 1 , V_124 , V_91 ) ;\r\ngoto V_131;\r\n}\r\ncase V_54 :\r\ncase V_50 :\r\nF_17 ( 2 , V_105 ) ;\r\nF_27 ( V_73 . V_107 [ 0 ] , V_105 , 64 , ( ( V_67 & 0x1 ) == 0 ) ) ;\r\ngoto V_102;\r\ncase V_53 :\r\ncase V_49 :\r\ncase V_55 :\r\ncase V_51 :\r\nif ( V_67 & 0x4 ) {\r\nF_16 ( 2 , V_105 ) ;\r\n} else {\r\nF_17 ( 2 , V_105 ) ;\r\n}\r\nF_27 ( V_73 . V_82 [ 1 ] , V_105 , 32 ,\r\n( ( ( V_67 & 0x3 ) != 0 ) || V_108 ) ) ;\r\ngoto V_102;\r\ndefault:\r\ngoto V_115;\r\n}\r\nbreak;\r\nV_131:\r\n#ifdef F_6\r\nF_2 ( L_12 ,\r\nV_133 , V_134 , V_135 , V_136 , V_137 ) ;\r\n#endif\r\nF_28 ( V_73 . V_107 , V_124 ) ;\r\ngoto V_102;\r\nV_132:\r\nF_29 ( V_65 , V_123 , V_105 , 3 ) ;\r\nif ( V_65 == 3 && ( F_30 ( V_123 ) || F_30 ( V_105 ) ) )\r\nF_22 ( V_120 ) ;\r\nif ( V_65 == V_66 ) {\r\nV_65 = 0x4 ;\r\n} else {\r\nV_65 = 0 ;\r\n}\r\ngoto V_121;\r\n}\r\ncase V_138 : {\r\nF_7 ( V_139 ) ; F_7 ( V_140 ) ; F_7 ( V_141 ) ;\r\nF_7 ( V_142 ) ; F_7 ( V_143 ) ; F_7 ( V_144 ) ;\r\nint V_145 , V_146 ;\r\nswitch ( type ) {\r\ncase V_7 :\r\ncase V_11 :\r\nF_8 ( V_139 , V_74 . V_82 ) ;\r\nF_8 ( V_142 , V_74 . V_82 + 1 ) ;\r\ncase V_9 :\r\nF_8 ( V_140 , V_75 . V_82 ) ;\r\nF_8 ( V_143 , V_75 . V_82 + 1 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_8 ( V_139 , V_74 . V_82 ) ;\r\nF_8 ( V_142 , V_74 . V_82 + 1 ) ;\r\nbreak;\r\n}\r\n#ifdef F_6\r\nF_2 ( L_13 , V_147 , V_148 , V_149 , V_150 ) ;\r\nF_2 ( L_14 , V_151 , V_152 , V_153 , V_154 ) ;\r\nF_2 ( L_15 , V_155 , V_156 , V_157 , V_158 ) ;\r\nF_2 ( L_16 , V_159 , V_160 , V_161 , V_162 ) ;\r\n#endif\r\nswitch ( V_67 ) {\r\ncase V_26 :\r\nV_73 . V_82 [ 0 ] = V_74 . V_82 [ 0 ] & ~ V_101 ;\r\nV_73 . V_82 [ 1 ] = V_74 . V_82 [ 1 ] & ~ V_101 ;\r\ngoto V_102;\r\ncase V_39 :\r\nV_73 . V_82 [ 0 ] = V_74 . V_82 [ 0 ] | V_101 ;\r\nV_73 . V_82 [ 1 ] = V_74 . V_82 [ 1 ] | V_101 ;\r\ngoto V_102;\r\ncase V_40 :\r\nV_73 . V_82 [ 0 ] = V_74 . V_82 [ 0 ] ^ V_101 ;\r\nV_73 . V_82 [ 1 ] = V_74 . V_82 [ 1 ] ^ V_101 ;\r\ngoto V_102;\r\ncase V_27 :\r\nF_9 ( V_141 , V_139 , V_140 ) ;\r\nF_9 ( V_144 , V_142 , V_143 ) ;\r\ngoto V_163;\r\ncase V_41 :\r\nF_10 ( V_141 , V_139 , V_140 ) ;\r\nF_10 ( V_144 , V_142 , V_143 ) ;\r\ngoto V_163;\r\ncase V_38 :\r\nF_11 ( V_141 , V_139 , V_140 ) ;\r\nF_11 ( V_144 , V_142 , V_143 ) ;\r\ngoto V_163;\r\ncase V_37 :\r\nF_12 ( V_141 , V_139 , V_140 ) ;\r\nF_12 ( V_144 , V_142 , V_143 ) ;\r\ngoto V_163;\r\ncase V_28 :\r\nV_66 = 0 ;\r\ngoto V_164;\r\ncase V_29 :\r\nV_66 = 1 ;\r\ngoto V_164;\r\ncase V_30 :\r\nV_66 = - 1 ;\r\ngoto V_164;\r\ncase V_31 :\r\n__asm__ __volatile__ ("mtspr 512, %4\n"\r\n"efsctsf %0, %2\n"\r\n"efsctsf %1, %3\n"\r\n: "=r" (vc.wp[0]), "=r" (vc.wp[1])\r\n: "r" (vb.wp[0]), "r" (vb.wp[1]), "r" (0));\r\ngoto V_102;\r\ncase V_34 :\r\n__asm__ __volatile__ ("mtspr 512, %4\n"\r\n"efsctuf %0, %2\n"\r\n"efsctuf %1, %3\n"\r\n: "=r" (vc.wp[0]), "=r" (vc.wp[1])\r\n: "r" (vb.wp[0]), "r" (vb.wp[1]), "r" (0));\r\ngoto V_102;\r\ncase V_35 :\r\ncase V_32 :\r\ncase V_36 :\r\ncase V_33 :\r\nif ( V_67 & 0x4 ) {\r\nF_16 ( 1 , V_140 ) ;\r\nF_16 ( 1 , V_143 ) ;\r\n} else {\r\nF_17 ( 1 , V_140 ) ;\r\nF_17 ( 1 , V_143 ) ;\r\n}\r\nF_18 ( V_73 . V_82 [ 0 ] , V_140 , 32 ,\r\n( ( ( V_67 & 0x3 ) != 0 ) || V_155 ) ) ;\r\nF_18 ( V_73 . V_82 [ 1 ] , V_143 , 32 ,\r\n( ( ( V_67 & 0x3 ) != 0 ) || V_159 ) ) ;\r\ngoto V_102;\r\ndefault:\r\ngoto V_115;\r\n}\r\nbreak;\r\nV_163:\r\n#ifdef F_6\r\nF_2 ( L_17 , V_165 , V_166 , V_167 , V_168 ) ;\r\nF_2 ( L_18 , V_169 , V_170 , V_171 , V_172 ) ;\r\n#endif\r\nF_19 ( V_73 . V_82 , V_141 ) ;\r\nF_19 ( V_73 . V_82 + 1 , V_144 ) ;\r\ngoto V_102;\r\nV_164:\r\n{\r\nint V_173 , V_174 ;\r\nF_20 ( V_145 , V_139 , V_140 , 3 ) ;\r\nF_20 ( V_146 , V_142 , V_143 , 3 ) ;\r\nif ( V_145 == 3 && ( F_21 ( V_139 ) || F_21 ( V_140 ) ) )\r\nF_22 ( V_120 ) ;\r\nif ( V_146 == 3 && ( F_21 ( V_142 ) || F_21 ( V_143 ) ) )\r\nF_22 ( V_120 ) ;\r\nV_173 = ( V_145 == V_66 ) ? 1 : 0 ;\r\nV_174 = ( V_146 == V_66 ) ? 1 : 0 ;\r\nV_65 = ( V_173 << 3 ) | ( V_174 << 2 ) | ( ( V_173 | V_174 ) << 1 ) |\r\n( ( V_173 & V_174 ) << 0 ) ;\r\ngoto V_121;\r\n}\r\n}\r\ndefault:\r\nreturn - V_80 ;\r\n}\r\nV_121:\r\nV_63 -> V_175 &= ~ ( 15 << ( ( 7 - ( ( V_1 >> 23 ) & 0x7 ) ) << 2 ) ) ;\r\nV_63 -> V_175 |= ( V_65 << ( ( 7 - ( ( V_1 >> 23 ) & 0x7 ) ) << 2 ) ) ;\r\nV_102:\r\nV_87 &= ~ V_176 ;\r\nV_87 |= ( V_177 & V_176 ) ;\r\nF_31 ( V_88 , V_87 ) ;\r\nV_83 -> V_84 . V_85 [ V_68 ] = V_73 . V_82 [ 0 ] ;\r\nV_63 -> V_86 [ V_68 ] = V_73 . V_82 [ 1 ] ;\r\n#ifdef F_6\r\nF_2 ( L_19 , V_63 -> V_175 ) ;\r\nF_2 ( L_20 ,\r\nV_177 , V_87 ) ;\r\nF_2 ( L_4 , V_73 . V_82 [ 0 ] , V_73 . V_82 [ 1 ] ) ;\r\nF_2 ( L_5 , V_74 . V_82 [ 0 ] , V_74 . V_82 [ 1 ] ) ;\r\nF_2 ( L_6 , V_75 . V_82 [ 0 ] , V_75 . V_82 [ 1 ] ) ;\r\n#endif\r\nreturn 0 ;\r\nV_115:\r\nif ( V_178 ) {\r\nV_63 -> V_77 -= 4 ;\r\n#ifdef F_6\r\nF_2 ( V_179 L_21 , V_1 ) ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nF_2 ( V_61 L_22 , V_1 ) ;\r\nreturn - V_81 ;\r\n}\r\nint F_32 ( struct V_62 * V_63 )\r\n{\r\nunion V_72 V_180 ;\r\nint V_181 , V_182 ;\r\nunsigned long V_1 , type , V_68 ;\r\nif ( F_4 ( V_1 , ( unsigned int V_76 * ) V_63 -> V_77 ) )\r\nreturn - V_78 ;\r\nif ( ( V_1 >> 26 ) != 4 )\r\nreturn - V_80 ;\r\ntype = F_1 ( V_1 & 0x7ff ) ;\r\nif ( type == V_11 ) return - V_81 ;\r\nV_68 = ( V_1 >> 21 ) & 0x1f ;\r\nV_181 = V_63 -> V_86 [ V_68 ] & V_101 ;\r\nV_182 = V_83 -> V_84 . V_85 [ V_68 ] & V_101 ;\r\nV_180 . V_82 [ 0 ] = V_83 -> V_84 . V_85 [ V_68 ] ;\r\nV_180 . V_82 [ 1 ] = V_63 -> V_86 [ V_68 ] ;\r\nV_87 = F_5 ( V_88 ) ;\r\nswitch ( ( V_1 >> 5 ) & 0x7 ) {\r\ncase V_89 :\r\nif ( ( V_183 ) == V_184 ) {\r\nif ( ! V_181 ) V_180 . V_82 [ 1 ] ++ ;\r\n} else {\r\nif ( V_181 ) V_180 . V_82 [ 1 ] ++ ;\r\n}\r\nbreak;\r\ncase V_122 :\r\nif ( V_183 == V_184 ) {\r\nif ( ! V_182 ) V_180 . V_107 [ 0 ] ++ ;\r\n} else {\r\nif ( V_182 ) V_180 . V_107 [ 0 ] ++ ;\r\n}\r\nbreak;\r\ncase V_138 :\r\nif ( V_183 == V_184 ) {\r\nif ( ! V_181 ) V_180 . V_82 [ 1 ] ++ ;\r\nif ( ! V_182 ) V_180 . V_82 [ 0 ] ++ ;\r\n} else {\r\nif ( V_181 ) V_180 . V_82 [ 1 ] ++ ;\r\nif ( V_182 ) V_180 . V_82 [ 0 ] ++ ;\r\n}\r\nbreak;\r\ndefault:\r\nreturn - V_80 ;\r\n}\r\nV_83 -> V_84 . V_85 [ V_68 ] = V_180 . V_82 [ 0 ] ;\r\nV_63 -> V_86 [ V_68 ] = V_180 . V_82 [ 1 ] ;\r\nreturn 0 ;\r\n}\r\nint T_1 F_33 ( void )\r\n{\r\nT_2 V_185 , V_186 , V_187 ;\r\nV_185 = F_5 ( V_188 ) ;\r\nif ( ( F_34 ( V_185 ) == V_189 ) ||\r\n( F_34 ( V_185 ) == V_190 ) ) {\r\nV_186 = F_35 ( V_185 ) ;\r\nV_187 = F_36 ( V_185 ) ;\r\nswitch ( V_186 ) {\r\ncase 1 :\r\nif ( V_187 < 1 )\r\nV_178 = 1 ;\r\nbreak;\r\ncase 2 :\r\nif ( V_187 < 3 )\r\nV_178 = 1 ;\r\nbreak;\r\ncase 3 :\r\ncase 4 :\r\ncase 5 :\r\nif ( V_187 < 1 )\r\nV_178 = 1 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nreturn 0 ;\r\n}
