[2025-09-15 15:33:55] START suite=spec trace=481.wrf-455B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/481.wrf-455B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2794425 heartbeat IPC: 3.579 cumulative IPC: 3.579 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5966091 heartbeat IPC: 3.153 cumulative IPC: 3.352 (Simulation time: 00 hr 01 min 27 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5966091 cumulative IPC: 3.352 (Simulation time: 00 hr 01 min 27 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5966091 cumulative IPC: 3.352 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13180214 heartbeat IPC: 1.386 cumulative IPC: 1.386 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 20399177 heartbeat IPC: 1.385 cumulative IPC: 1.386 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 27522825 heartbeat IPC: 1.404 cumulative IPC: 1.392 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 35979875 heartbeat IPC: 1.182 cumulative IPC: 1.333 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 43085842 heartbeat IPC: 1.407 cumulative IPC: 1.347 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 49483103 heartbeat IPC: 1.563 cumulative IPC: 1.379 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 55873385 heartbeat IPC: 1.565 cumulative IPC: 1.403 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 62421599 heartbeat IPC: 1.527 cumulative IPC: 1.417 (Simulation time: 00 hr 11 min 16 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 68954953 heartbeat IPC: 1.531 cumulative IPC: 1.429 (Simulation time: 00 hr 12 min 23 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 71627581 cumulative IPC: 1.396 (Simulation time: 00 hr 13 min 46 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 71627581 cumulative IPC: 1.396 (Simulation time: 00 hr 13 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/481.wrf-455B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.396 instructions: 100000004 cycles: 71627581
CPU 0 Branch Prediction Accuracy: 99.22% MPKI: 0.1685 Average ROB Occupancy at Mispredict: 337.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.1684
BRANCH_DIRECT_CALL: 3e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 3e-05


====Backend Stall Breakdown====
ROB_STALL: 43427892
LQ_STALL: 1067614
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 381.61414
REPLAY_LOAD: 108.70827
NON_REPLAY_LOAD: 23.633247

== Total ==
ADDR_TRANS: 1997750
REPLAY_LOAD: 578328
NON_REPLAY_LOAD: 40851814

== Counts ==
ADDR_TRANS: 5235
REPLAY_LOAD: 5320
NON_REPLAY_LOAD: 1728574

cpu0->cpu0_STLB TOTAL        ACCESS:       8314 HIT:       1225 MISS:       7089 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       8314 HIT:       1225 MISS:       7089 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 460.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     804876 HIT:     320422 MISS:     484454 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     610452 HIT:     134541 MISS:     475911 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      16664 HIT:      16597 MISS:         67 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     168587 HIT:     168563 MISS:         24 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9173 HIT:        721 MISS:       8452 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 126.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   18124422 HIT:   18124216 MISS:        206 MSHR_MERGE:         57
cpu0->cpu0_L1I LOAD         ACCESS:   18124422 HIT:   18124216 MISS:        206 MSHR_MERGE:         57
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 150.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33872623 HIT:   31975591 MISS:    1897032 MSHR_MERGE:    1260892
cpu0->cpu0_L1D LOAD         ACCESS:   31205474 HIT:   29375612 MISS:    1829862 MSHR_MERGE:    1219559
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2652958 HIT:    2594965 MISS:      57993 MSHR_MERGE:      41329
cpu0->cpu0_L1D TRANSLATION  ACCESS:      14191 HIT:       5014 MISS:       9177 MSHR_MERGE:          4
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 108.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   15839320 HIT:   15839291 MISS:         29 MSHR_MERGE:         19
cpu0->cpu0_ITLB LOAD         ACCESS:   15839320 HIT:   15839291 MISS:         29 MSHR_MERGE:         19
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 670.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   33027508 HIT:   32998469 MISS:      29039 MSHR_MERGE:      20735
cpu0->cpu0_DTLB LOAD         ACCESS:   33027508 HIT:   32998469 MISS:      29039 MSHR_MERGE:      20735
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 398.4 cycles
cpu0->LLC TOTAL        ACCESS:     631379 HIT:     146710 MISS:     484669 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     475911 HIT:          8 MISS:     475903 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         67 HIT:         47 MISS:         20 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     146949 HIT:     146633 MISS:        316 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8452 HIT:         22 MISS:       8430 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 95.74 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4402
  ROW_BUFFER_MISS:     479951
  AVG DBUS CONGESTED CYCLE: 9.114
Channel 0 WQ ROW_BUFFER_HIT:      29028
  ROW_BUFFER_MISS:     113206
  FULL:          0
Channel 0 REFRESHES ISSUED:       5969
[2025-09-15 15:47:41] END   suite=spec trace=481.wrf-455B (rc=0)
