#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 24 15:00:24 2019
# Process ID: 8256
# Current directory: C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2644 C:\Users\zhang\Documents\计算机系统\ComputerArch2019\RISCV_CPU\RISCV_CPU.xpr
# Log file: C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/vivado.log
# Journal file: C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
source min_sopc_test.tcl
current_wave_config {Untitled 1}
add_wave {{/min_sopc_test/cpu/cpu0/if_id0/flush}} 
current_wave_config {Untitled 1}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/jmp_addr}} 
current_wave_config {Untitled 1}
add_wave {{/min_sopc_test/cpu/cpu0/id0/jmp_addr}} 
current_wave_config {Untitled 1}
add_wave {{/min_sopc_test/cpu/cpu0/id_ex0/ex_jmp_addr}} 
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source min_sopc_test.tcl
current_wave_config {Untitled 2}
add_wave {{/min_sopc_test/cpu/cpu0/if0/pc}} {{/min_sopc_test/cpu/cpu0/if0/inst}} 
current_wave_config {Untitled 2}
add_wave {{/min_sopc_test/cpu/cpu0/id0/inst}} 
current_wave_config {Untitled 2}
add_wave {{/min_sopc_test/cpu/cpu0/if_id0/flush}} 
current_wave_config {Untitled 2}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/jmp_enable}} 
current_wave_config {Untitled 2}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/prediction}} 
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source min_sopc_test.tcl
current_wave_config {Untitled 3}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/jmp_enable}} 
current_wave_config {Untitled 3}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/jmp_addr}} {{/min_sopc_test/cpu/cpu0/ex0/prediction}} 
current_wave_config {Untitled 3}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/ctrlsel}} 
current_wave_config {Untitled 3}
add_wave {{/min_sopc_test/cpu/cpu0/id0/ctrlsel}} 
current_wave_config {Untitled 3}
add_wave {{/min_sopc_test/cpu/cpu0/id_ex0/id_ctrlsel}} 
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source min_sopc_test.tcl
current_wave_config {Untitled 4}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/jmp_enable}} 
current_wave_config {Untitled 4}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/ctrlsel}} 
current_wave_config {Untitled 4}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/jmp_enable}} 
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source min_sopc_test.tcl
current_wave_config {Untitled 5}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/ctrlsel}} 
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source min_sopc_test.tcl
current_wave_config {Untitled 6}
add_wave {{/min_sopc_test/cpu/cpu0/if0/inst}} 
current_wave_config {Untitled 6}
add_wave {{/min_sopc_test/cpu/cpu0/if_id0/flush}} 
current_wave_config {Untitled 6}
add_wave {{/min_sopc_test/cpu/cpu0/id0/inst}} 
current_wave_config {Untitled 6}
add_wave {{/min_sopc_test/cpu/cpu0/pc_reg0/pc}} 
current_wave_config {Untitled 6}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/jmp_enable}} 
current_wave_config {Untitled 6}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/ctrlsel}} 
current_wave_config {Untitled 6}
add_wave {{/min_sopc_test/cpu/cpu0/id0/ctrlsel}} 
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source min_sopc_test.tcl
current_wave_config {Untitled 7}
add_wave {{/min_sopc_test/cpu/cpu0/if_id0/if_pc}} {{/min_sopc_test/cpu/cpu0/if_id0/if_inst}} 
current_wave_config {Untitled 7}
add_wave {{/min_sopc_test/cpu/cpu0/pc_reg0/pc}} 
current_wave_config {Untitled 7}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/rd_data_o}} {{/min_sopc_test/cpu/cpu0/ex0/rd_addr}} 
current_wave_config {Untitled 7}
add_wave {{/min_sopc_test/cpu/cpu0/ex_mem0/mem_rd_data}} {{/min_sopc_test/cpu/cpu0/ex_mem0/mem_rd_addr}} 
current_wave_config {Untitled 7}
add_wave {{/min_sopc_test/cpu/cpu0/mem_wb0/wb_rd_data}} 
current_wave_config {Untitled 7}
add_wave {{/min_sopc_test/cpu/cpu0/register0/regs[1]}} 
current_wave_config {Untitled 7}
add_wave {{/min_sopc_test/cpu/cpu0/ex0/rd_enable_o}} 
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source min_sopc_test.tcl
current_wave_config {Untitled 8}
add_wave {{/min_sopc_test/cpu/cpu0/id0/inst}} 
current_wave_config {Untitled 8}
add_wave {{/min_sopc_test/cpu/cpu0/id0/rd_enable}} 
current_wave_config {Untitled 8}
add_wave {{/min_sopc_test/cpu/cpu0/mem_wb0/wb_rd_data}} {{/min_sopc_test/cpu/cpu0/mem_wb0/wb_rd_addr}} {{/min_sopc_test/cpu/cpu0/mem_wb0/wb_rd_enable}} 
current_wave_config {Untitled 8}
add_wave {{/min_sopc_test/cpu/cpu0/id_ex0/ex_rd_enable}} 
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source min_sopc_test.tcl
current_wave_config {Untitled 9}
add_wave {{/min_sopc_test/cpu/cpu0/register0/regs[5]}} 
close_sim
