

Implementation tool: Xilinx Vivado v.2019.1
Project:             iscsi_hls
Solution:            iscsi_processor
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 30 13:25:00 +07 2020

#=== Post-Implementation Resource usage ===
SLICE:         2330
LUT:           5693
FF:            5697
DSP:             16
BRAM:            11
SRL:              8
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.541
CP achieved post-implementation:    9.098
Timing met
