From ea45757d5a599912e9c1a9cb273226dcd4b20c9a Mon Sep 17 00:00:00 2001
From: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Date: Mon, 12 Sep 2016 18:34:00 +0300
Subject: [PATCH] board: renesas: Add M3ULCB board

M3ULCB is an entry level development board based on R-Car M3 SoC (R8A7796)

Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
---
 board/renesas/ulcb/Kconfig     |  15 ++++--
 board/renesas/ulcb/MAINTAINERS |   2 +
 configs/m3ulcb_defconfig       |   7 +++
 include/configs/m3ulcb.h       | 120 +++++++++++++++++++++++++++++++++++++++++
 4 files changed, 141 insertions(+), 3 deletions(-)
 create mode 100644 configs/m3ulcb_defconfig
 create mode 100644 include/configs/m3ulcb.h

diff --git a/board/renesas/ulcb/Kconfig b/board/renesas/ulcb/Kconfig
index 71d34f8..6294682 100644
--- a/board/renesas/ulcb/Kconfig
+++ b/board/renesas/ulcb/Kconfig
@@ -10,6 +10,7 @@ config SYS_VENDOR
 	default "renesas"
 
 config SYS_CONFIG_NAME
-	default "h3ulcb"
+	default "h3ulcb" if R8A7795
+	default "m3ulcb" if R8A7796
 
 endif
diff --git a/board/renesas/ulcb/MAINTAINERS b/board/renesas/ulcb/MAINTAINERS
index 1f2576d..4d7435d 100644
--- a/board/renesas/ulcb/MAINTAINERS
+++ b/board/renesas/ulcb/MAINTAINERS
@@ -3,4 +3,6 @@ M:	Cogent Embedded, Inc. <source@cogentembedded.com>
 S:	Maintained
 F:	board/renesas/ulcb/
 F:	include/configs/h3ulcb.h
+F:	include/configs/m3ulcb.h
 F:	configs/h3ulcb_defconfig
+F:	configs/m3ulcb_defconfig
diff --git a/configs/m3ulcb_defconfig b/configs/m3ulcb_defconfig
new file mode 100644
index 0000000..38ac492
--- /dev/null
+++ b/configs/m3ulcb_defconfig
@@ -0,0 +1,7 @@
+CONFIG_ARM=y
+CONFIG_RCAR_GEN3=y
+CONFIG_DM_SERIAL=y
+CONFIG_TARGET_ULCB=y
+CONFIG_R8A7796=y
+CONFIG_SPL=y
+CONFIG_SH_SDHI=y
diff --git a/include/configs/m3ulcb.h b/include/configs/m3ulcb.h
new file mode 100644
index 0000000..32ada0f
--- /dev/null
+++ b/include/configs/m3ulcb.h
@@ -0,0 +1,127 @@
+/*
+ * include/configs/m3ulcb.h
+ *     This file is M3ULCB board configuration.
+ *     CPU r8a7796.
+ *
+ * Copyright (C) 2016 Renesas Electronics Corporation
+ * Copyright (C) 2016 Cogent Embedded, Inc.
+ *
+ * SPDX-License-Identifier: GPL-2.0+
+ */
+
+#ifndef __M3ULCB_H
+#define __M3ULCB_H
+
+#undef DEBUG
+#define CONFIG_RCAR_BOARD_STRING "M3ULCB"
+#define CONFIG_RCAR_TARGET_STRING "r8a7796"
+
+#include "rcar-gen3-common.h"
+
+/* Cache Definitions */
+#define CONFIG_SYS_DCACHE_OFF
+#define CONFIG_SYS_ICACHE_OFF
+
+/* SCIF */
+#define CONFIG_SCIF_CONSOLE
+#define CONFIG_CONS_SCIF2
+#define CONFIG_SH_SCIF_CLK_FREQ	CONFIG_S3D4_CLK_FREQ
+
+#define CONFIG_SYS_NO_FLASH
+
+/* MEMORY */
+/* M3ULCB has 2 banks each 1GB */
+#undef PHYS_SDRAM_1_SIZE
+#undef PHYS_SDRAM_2_SIZE
+#define PHYS_SDRAM_1_SIZE	((unsigned long)(0x40000000 - DRAM_RSV_SIZE))
+#define PHYS_SDRAM_2_SIZE	((unsigned long)0x40000000)
+
+/* Ethernet RAVB */
+#define CONFIG_RAVB
+#define CONFIG_RAVB_PHY_ADDR	0x0
+#define CONFIG_RAVB_PHY_MODE	PHY_INTERFACE_MODE_RGMII_ID
+#define CONFIG_NET_MULTI
+#define CONFIG_PHYLIB
+#define CONFIG_PHY_MICREL
+#define CONFIG_BITBANGMII
+#define CONFIG_BITBANGMII_MULTI
+#define CONFIG_SH_ETHER_BITBANG
+
+/* Board Clock */
+/* XTAL_CLK : 33.33MHz */
+#define RCAR_XTAL_CLK		33333333u
+#define CONFIG_SYS_CLK_FREQ	RCAR_XTAL_CLK
+/* ch0to2 CPclk, ch3to11 S3D2_PEREclk, ch12to14 S3D2_RTclk */
+/* CPclk 16.66MHz, S3D2 133.33MHz , S3D4 66.66MHz */
+#define CONFIG_CP_CLK_FREQ	(CONFIG_SYS_CLK_FREQ / 2)
+#define CONFIG_PLL1_CLK_FREQ	(CONFIG_SYS_CLK_FREQ * 192 / 2)
+#define CONFIG_S3D2_CLK_FREQ	(266666666u/2)
+#define CONFIG_S3D4_CLK_FREQ	(266666666u/4)
+
+/* Generic Timer Definitions (use in assembler source) */
+#define COUNTER_FREQUENCY	0xFE502A /* 16.66MHz from CPclk */
+
+/* Generic Interrupt Controller Definitions */
+#define GICD_BASE	(0xF1010000)
+#define GICC_BASE	(0xF1020000)
+#define CONFIG_GICV2
+
+/* i2c */
+#define CONFIG_SYS_I2C
+#define CONFIG_SYS_I2C_SH
+#define CONFIG_SYS_I2C_SLAVE		0x60
+#define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS	1
+#define CONFIG_SYS_I2C_SH_SPEED0	400000
+#define CONFIG_SH_I2C_DATA_HIGH		4
+#define CONFIG_SH_I2C_DATA_LOW		5
+#define CONFIG_SH_I2C_CLOCK		10000000
+
+#define CONFIG_SYS_I2C_POWERIC_ADDR	0x30
+
+/* USB */
+#define CONFIG_USB_STORAGE
+#define CONFIG_USB_EHCI
+#define CONFIG_USB_EHCI_RCAR_GEN3
+#define CONFIG_USB_MAX_CONTROLLER_COUNT	2
+
+/* SDHI */
+#define CONFIG_MMC
+#define CONFIG_CMD_MMC
+#define CONFIG_GENERIC_MMC
+#define CONFIG_SH_SDHI_FREQ	200000000
+#define CONFIG_SH_SDHI_MMC
+
+/* Environment in eMMC, at the end of 2nd "boot sector" */
+#define CONFIG_ENV_IS_IN_MMC
+#define CONFIG_ENV_OFFSET	(-CONFIG_ENV_SIZE)
+#define CONFIG_SYS_MMC_ENV_DEV	1
+#define CONFIG_SYS_MMC_ENV_PART	2
+
+/* Module clock supply/stop status bits */
+/* MFIS */
+#define CONFIG_SMSTP2_ENA	0x00002000
+/* serial(SCIF2) */
+#define CONFIG_SMSTP3_ENA	0x00000400
+/* INTC-AP, INTC-EX */
+#define CONFIG_SMSTP4_ENA	0x00000180
+
+/* ENV setting */
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_ENV_SECT_SIZE	(128 * 1024)
+#define CONFIG_ENV_SIZE		(CONFIG_ENV_SECT_SIZE)
+#define CONFIG_ENV_SIZE_REDUND	(CONFIG_ENV_SIZE)
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"fdt_high=0xffffffffffffffff\0" \
+	"initrd_high=0xffffffffffffffff\0"
+
+#define CONFIG_BOOTARGS \
+	"root=/dev/nfs rw " \
+	"nfsroot=192.168.0.1:/export/rfs ip=192.168.0.20"
+
+#define CONFIG_BOOTCOMMAND \
+	"tftp 0x48080000 Image; " \
+	"tftp 0x48000000 Image-r8a7796-m3ulcb.dtb; " \
+	"booti 0x48080000 - 0x48000000"
+
+#endif /* __M3ULCB_H */
-- 
1.9.1

