Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)
Date: Thu Jul 25 13:32:12 2024

Device Selection
+------------------------+--------------+
| Family                 | PolarFireSoC |
| Device                 | MPFS095T     |
| Package                | FCSG325      |
| Speed Grade            | -1           |
| Core Voltage           | 1.0V         |
| Part Range             | EXT          |
| Default I/O technology | LVCMOS 3.3V  |
+------------------------+--------------+

Source Files
+---------+------------------------------------------------------------------------------------------------------------------------------+
| Topcell | UART_TOP                                                                                                                     |
| Format  | Verilog                                                                                                                      |
| Source  | /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/UART_TOP.vm |
+---------+------------------------------------------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 71   | 93516 | 0.08       |
| DFF                       | 45   | 93516 | 0.05       |
| I/O Register              | 0    | 240   | 0.00       |
| User I/O                  | 4    | 80    | 5.00       |
| -- Single-ended I/O       | 4    | 80    | 5.00       |
| -- Differential I/O Pairs | 0    | 40    | 0.00       |
| uSRAM                     | 0    | 876   | 0.00       |
| LSRAM                     | 0    | 308   | 0.00       |
| Math                      | 0    | 292   | 0.00       |
| H-Chip Global             | 1    | 48    | 2.08       |
| PLL                       | 0    | 8     | 0.00       |
| DLL                       | 0    | 8     | 0.00       |
| Transceiver Lanes         | 0    | 2     | 0.00       |
| Transceiver PCIe          | 0    | 2     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+-----------------------+------+-----+
| Type                  | 4LUT | DFF |
+-----------------------+------+-----+
| Fabric Logic          | 71   | 45  |
| uSRAM Interface Logic | 0    | 0   |
| LSRAM Interface Logic | 0    | 0   |
| Math Interface Logic  | 0    | 0   |
| Total Used            | 71   | 45  |
+-----------------------+------+-----+

Detailed 4LUT Groups Resource Usage
+--------+------+
| Length | Used |
| 2      | 2    |
| Total  | 2    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 3            | 0           | 0               |
| Output I/O                    | 1            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 45     | INT_NET | Net   : NN_1        |
|        |         | Driver: I_1/U0_RGB1 |
|        |         | Source: NETLIST     |
+--------+---------+---------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-----------------------------------------------+
| Fanout | Type    | Name                                          |
+--------+---------+-----------------------------------------------+
| 24     | INT_NET | Net   : i_Reset_c                             |
|        |         | Driver: i_Reset_ibuf                          |
| 12     | INT_NET | Net   : i_UART_RX_c                           |
|        |         | Driver: i_UART_RX_ibuf                        |
| 12     | INT_NET | Net   : UART_RX_Inst/r_Bit_Index_Z[0]         |
|        |         | Driver: UART_RX_Inst/r_Bit_Index[0]           |
| 11     | INT_NET | Net   : UART_RX_Inst/r_Bit_Index_Z[1]         |
|        |         | Driver: UART_RX_Inst/r_Bit_Index[1]           |
| 11     | INT_NET | Net   : UART_RX_Inst/r_Bit_Index_1_sqmuxa_Z   |
|        |         | Driver: UART_RX_Inst/r_Bit_Index_1_sqmuxa     |
| 10     | INT_NET | Net   : UART_RX_Inst/r_Bit_Index_Z[2]         |
|        |         | Driver: UART_RX_Inst/r_Bit_Index[2]           |
| 8      | INT_NET | Net   : UART_TX_Inst/r_TX_Data_0_sqmuxa_1_Z   |
|        |         | Driver: UART_TX_Inst/r_TX_Data_0_sqmuxa_1     |
| 7      | INT_NET | Net   : UART_TX_Inst/r_Bit_Index[1]           |
|        |         | Driver: UART_TX_Inst/r_Bit_Index_1[1]         |
| 6      | INT_NET | Net   : UART_TX_Inst/r_Bit_Index[0]           |
|        |         | Driver: UART_TX_Inst/r_Bit_Index_1[0]         |
| 6      | INT_NET | Net   : UART_TX_Inst/un1_r_TX_Data_0_sqmuxa_Z |
|        |         | Driver: UART_TX_Inst/un1_r_TX_Data_0_sqmuxa   |
+--------+---------+-----------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-----------------------------------------------+
| Fanout | Type    | Name                                          |
+--------+---------+-----------------------------------------------+
| 24     | INT_NET | Net   : i_Reset_c                             |
|        |         | Driver: i_Reset_ibuf                          |
| 12     | INT_NET | Net   : i_UART_RX_c                           |
|        |         | Driver: i_UART_RX_ibuf                        |
| 12     | INT_NET | Net   : UART_RX_Inst/r_Bit_Index_Z[0]         |
|        |         | Driver: UART_RX_Inst/r_Bit_Index[0]           |
| 11     | INT_NET | Net   : UART_RX_Inst/r_Bit_Index_Z[1]         |
|        |         | Driver: UART_RX_Inst/r_Bit_Index[1]           |
| 11     | INT_NET | Net   : UART_RX_Inst/r_Bit_Index_1_sqmuxa_Z   |
|        |         | Driver: UART_RX_Inst/r_Bit_Index_1_sqmuxa     |
| 10     | INT_NET | Net   : UART_RX_Inst/r_Bit_Index_Z[2]         |
|        |         | Driver: UART_RX_Inst/r_Bit_Index[2]           |
| 8      | INT_NET | Net   : UART_TX_Inst/r_TX_Data_0_sqmuxa_1_Z   |
|        |         | Driver: UART_TX_Inst/r_TX_Data_0_sqmuxa_1     |
| 7      | INT_NET | Net   : UART_TX_Inst/r_Bit_Index[1]           |
|        |         | Driver: UART_TX_Inst/r_Bit_Index_1[1]         |
| 6      | INT_NET | Net   : UART_TX_Inst/r_Bit_Index[0]           |
|        |         | Driver: UART_TX_Inst/r_Bit_Index_1[0]         |
| 6      | INT_NET | Net   : UART_TX_Inst/un1_r_TX_Data_0_sqmuxa_Z |
|        |         | Driver: UART_TX_Inst/un1_r_TX_Data_0_sqmuxa   |
+--------+---------+-----------------------------------------------+

