// ttl_74x880 - Dual 4-bit transparent latch with clear, inverting (3-state).
// Inverting-Q twin of ttl_74x873.
module ttl_74x880 (
    input  logic       le1,
    input  logic       clr1_n,
    input  logic       oe1_n,
    input  logic [3:0] d1,
    output logic [3:0] q1,
    output logic       q1_oe_n,
    input  logic       le2,
    input  logic       clr2_n,
    input  logic       oe2_n,
    input  logic [3:0] d2,
    output logic [3:0] q2,
    output logic       q2_oe_n
);
    logic [3:0] q1_lat, q2_lat;

    always_latch begin
        if (!clr1_n) q1_lat = 4'b0;
        else if (le1) q1_lat = d1;
    end

    always_latch begin
        if (!clr2_n) q2_lat = 4'b0;
        else if (le2) q2_lat = d2;
    end

    assign q1_oe_n = oe1_n;
    assign q2_oe_n = oe2_n;
    assign q1      = oe1_n ? 4'b0 : ~q1_lat;
    assign q2      = oe2_n ? 4'b0 : ~q2_lat;
endmodule
