[{"id":0,"href":"/","title":"Agenda","section":"Interdependent - Sven Wehrend","content":"3.org/1999/xhtml\"So, you want to learn about electronics, digital logic and how a cpu is able to do what she is doing?\n Weâ€™ll get you started here\n - no title specified@page { } table { border-collapse:collapse; border-spacing:0; empty-cells:show } td, th { vertical-align:top; font-size:10pt;} h1, h2, h3, h4, h5, h6 { clear:both;} p { white-space: nowrap; } ol, ul { margin:0; padding:0;} li { list-style: none; margin:0; padding:0;} /* \"li span.odfLiEnd\" - IE 7 issue*/ li span. { clear: both; line-height:0; width:0; height:0; margin:0; padding:0; } span.footnodeNumber { padding-right:1em; } span.annotation_style_by_filter { font-size:95%; font-family:Arial; background-color:#fff000; margin:0; border:0; padding:0; } span.heading_numbering { margin-right: 0.8rem; }* { margin:0;} .ta1 { writing-mode:horizontal-tb; direction:ltr; } .Default { font-family:Liberation Sans; } .ce25 { font-family:Liberation Sans; font-weight:bold; } .ce26 { font-family:Liberation Sans; background-color:#00a933; font-weight:bold; } .ce27 { font-family:Liberation Sans; background-color:#00a933; } .ce28 { font-family:Liberation Sans; background-color:#00a933; color:#000000; } .ce29 { font-family:Liberation Sans; background-color:#729fcf; color:#666666; font-weight:bold; } .ce30 { font-family:Liberation Sans; background-color:#729fcf; color:#666666; } .ce31 { font-family:Liberation Sans; background-color:#ffff00; color:#666666; font-weight:bold; } .ce32 { font-family:Liberation Sans; background-color:#ffff00; color:#666666; } .ce33 { font-family:Liberation Sans; background-color:#c9211e; color:#666666; font-weight:bold; } .ce34 { font-family:Liberation Sans; background-color:#c9211e; color:#666666; } .ce35 { font-family:Liberation Sans; background-color:#00a933; color:#666666; font-weight:bold; } .ce36 { font-family:Liberation Sans; background-color:#00a933; color:#666666; } .co1 { width:0.889in; } .co2 { width:1.6598in; } .co3 { width:2.1283in; } .ro1 { height:0.178in; } .T3 { font-size:10pt; font-weight:normal; text-decoration:none ! important; font-style:normal; text-shadow:none; font-family:Liberation Sans; } .T4 { font-family:Liberation Sans; font-size:10pt; font-weight:normal; text-decoration:none ! important; font-style:normal; text-shadow:none; } /* ODF styles with no properties representable as CSS */ { } Combinatorial Logic\nSequential Logic\n00_combinatorial_logic\n10_sequential_logic\n01_boolean_algebra\n11_clocks,flipflops_and_registers\n02_XOR\n12_automata\n03_binary_system\n13_cpu_control 04_Signs\n14_programmable Logic\n05_ALU\n15_test_logic\n06_Memory\n16_ HDLs (VHDL+Verilog)\n17_Register-Transfer-Level\nComputer Architecture / Processor design\n20_RISC_V 21_ISA, Assembler + Linker\n22_RISC_V_implementation\nExcursions\nX0_Multiplication X1_Division X2_Trigonometric functions (CORDIC)\nX3_Sigmoid functions\nOther topics\nO00_Consciousness  "}]