// Seed: 1589322565
module module_0 (
    output tri1 id_0,
    output tri id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri1 id_8
);
  assign id_6 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output uwire id_2,
    output supply1 id_3
);
  id_5.id_6(
      1, 1, id_5[1'd0], id_0
  ); module_0(
      id_2, id_2, id_2, id_0, id_0, id_0, id_3, id_0, id_0
  );
  wire id_7;
  xor (id_2, id_6, id_5, id_0);
endmodule
