<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\git\lenia_verilog\verilog\impl\gwsynthesis\lenia.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\git\lenia_verilog\verilog\src\pinout.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 27 21:14:12 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>754</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>382</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>29</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>32</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>s1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>s1_ibuf/I </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>23.148</td>
<td>4.630</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>116.406(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of s1!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.875</td>
<td>draw_eng/o_draw_done_s0/Q</td>
<td>start_draw_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>s1:[F]</td>
<td>0.185</td>
<td>2.214</td>
<td>0.776</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.083</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_8_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.083</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_10_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.079</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_3_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.409</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.076</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_4_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.405</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.076</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_7_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.405</td>
</tr>
<tr>
<td>7</td>
<td>0.104</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_0_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.225</td>
</tr>
<tr>
<td>8</td>
<td>0.104</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_1_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.225</td>
</tr>
<tr>
<td>9</td>
<td>0.104</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_2_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.225</td>
</tr>
<tr>
<td>10</td>
<td>0.108</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_5_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.221</td>
</tr>
<tr>
<td>11</td>
<td>0.108</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_6_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.221</td>
</tr>
<tr>
<td>12</td>
<td>0.108</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_9_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.221</td>
</tr>
<tr>
<td>13</td>
<td>0.111</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_18_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.218</td>
</tr>
<tr>
<td>14</td>
<td>0.111</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_19_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.218</td>
</tr>
<tr>
<td>15</td>
<td>0.111</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_20_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.218</td>
</tr>
<tr>
<td>16</td>
<td>0.111</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_21_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.218</td>
</tr>
<tr>
<td>17</td>
<td>0.111</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_22_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.218</td>
</tr>
<tr>
<td>18</td>
<td>0.112</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_11_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.218</td>
</tr>
<tr>
<td>19</td>
<td>0.112</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_15_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.218</td>
</tr>
<tr>
<td>20</td>
<td>0.115</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_12_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.215</td>
</tr>
<tr>
<td>21</td>
<td>0.115</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_13_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.215</td>
</tr>
<tr>
<td>22</td>
<td>0.115</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_14_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.214</td>
</tr>
<tr>
<td>23</td>
<td>0.328</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_16_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.002</td>
</tr>
<tr>
<td>24</td>
<td>0.328</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_17_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>2.002</td>
</tr>
<tr>
<td>25</td>
<td>0.336</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_wr_s1/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-2.214</td>
<td>1.993</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.118</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_22_s0/D</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>0.996</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.060</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_19_s0/D</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.060</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_20_s0/D</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.060</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_21_s0/D</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.996</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_data_31_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.950</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_18_s0/D</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.164</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.860</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/state_0_s1/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.254</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.860</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/state_1_s1/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.254</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.782</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_wr_s1/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.774</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_16_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.774</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_17_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.644</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_14_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.470</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.642</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_12_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.472</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.642</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_13_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.472</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.641</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_11_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.641</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_15_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.639</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_18_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.639</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_19_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.639</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_20_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.639</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_21_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.639</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_22_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.638</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_5_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.638</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_6_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.638</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_9_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.635</td>
<td>start_draw_s0/Q</td>
<td>draw_eng/o_addr_0_s0/CE</td>
<td>s1:[F]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-3.253</td>
<td>1.479</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.919</td>
<td>1.919</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>s1</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.991</td>
<td>3.991</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>s1</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>fb_ctrl/o_fb_write_addr_17_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>draw_eng/square_x_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>draw_eng/square_y_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>draw_eng/o_addr_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/rst_done_p1_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/dq_out_31_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>draw_eng/o_addr_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/din_buf_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>821.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>draw_eng/o_draw_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>823.681</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>draw_eng/o_draw_done_s0/CLK</td>
</tr>
<tr>
<td>823.913</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C31[0][A]</td>
<td style=" font-weight:bold;">draw_eng/o_draw_done_s0/Q</td>
</tr>
<tr>
<td>824.457</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>821.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>821.617</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>start_draw_s0</td>
</tr>
<tr>
<td>821.582</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 70.088%; tC2Q: 0.232, 29.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>194.064</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>draw_eng/o_addr_8_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_8_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>draw_eng/o_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 46.384%; route: 1.061, 43.999%; tC2Q: 0.232, 9.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>194.064</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>draw_eng/o_addr_10_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_10_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>draw_eng/o_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 46.384%; route: 1.061, 43.999%; tC2Q: 0.232, 9.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>194.061</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>draw_eng/o_addr_3_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_3_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>draw_eng/o_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 46.455%; route: 1.058, 43.914%; tC2Q: 0.232, 9.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>194.057</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>draw_eng/o_addr_4_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_4_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>draw_eng/o_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 46.526%; route: 1.054, 43.828%; tC2Q: 0.232, 9.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>194.057</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>draw_eng/o_addr_7_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_7_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>draw_eng/o_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 46.526%; route: 1.054, 43.828%; tC2Q: 0.232, 9.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.877</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>draw_eng/o_addr_0_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_0_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>draw_eng/o_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.289%; route: 0.874, 39.284%; tC2Q: 0.232, 10.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.877</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>draw_eng/o_addr_1_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_1_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>draw_eng/o_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.289%; route: 0.874, 39.284%; tC2Q: 0.232, 10.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.877</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>draw_eng/o_addr_2_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_2_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>draw_eng/o_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.289%; route: 0.874, 39.284%; tC2Q: 0.232, 10.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.873</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>draw_eng/o_addr_5_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_5_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>draw_eng/o_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.372%; route: 0.870, 39.184%; tC2Q: 0.232, 10.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.873</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>draw_eng/o_addr_6_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_6_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>draw_eng/o_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.372%; route: 0.870, 39.184%; tC2Q: 0.232, 10.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.873</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>draw_eng/o_addr_9_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_9_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>draw_eng/o_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.372%; route: 0.870, 39.184%; tC2Q: 0.232, 10.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.870</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>draw_eng/o_addr_18_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_18_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>draw_eng/o_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.444%; route: 0.867, 39.097%; tC2Q: 0.232, 10.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.870</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>draw_eng/o_addr_19_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_19_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>draw_eng/o_addr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.444%; route: 0.867, 39.097%; tC2Q: 0.232, 10.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.870</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>draw_eng/o_addr_20_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_20_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>draw_eng/o_addr_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.444%; route: 0.867, 39.097%; tC2Q: 0.232, 10.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.870</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>draw_eng/o_addr_21_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_21_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>draw_eng/o_addr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.444%; route: 0.867, 39.097%; tC2Q: 0.232, 10.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.870</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>draw_eng/o_addr_22_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_22_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>draw_eng/o_addr_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.444%; route: 0.867, 39.097%; tC2Q: 0.232, 10.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.870</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td>draw_eng/o_addr_11_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_11_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[0][B]</td>
<td>draw_eng/o_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.456%; route: 0.867, 39.084%; tC2Q: 0.232, 10.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.870</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>draw_eng/o_addr_15_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_15_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>draw_eng/o_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.456%; route: 0.867, 39.084%; tC2Q: 0.232, 10.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.867</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>draw_eng/o_addr_12_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_12_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>draw_eng/o_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.528%; route: 0.864, 38.996%; tC2Q: 0.232, 10.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.867</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>draw_eng/o_addr_13_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_13_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>draw_eng/o_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.528%; route: 0.864, 38.996%; tC2Q: 0.232, 10.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.866</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td>draw_eng/o_addr_14_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_14_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[1][B]</td>
<td>draw_eng/o_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.539%; route: 0.863, 38.983%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.654</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>draw_eng/o_addr_16_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_16_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>draw_eng/o_addr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 55.902%; route: 0.651, 32.508%; tC2Q: 0.232, 11.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>193.654</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>draw_eng/o_addr_17_s0/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_17_s0</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>draw_eng/o_addr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 55.902%; route: 0.651, 32.508%; tC2Q: 0.232, 11.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>193.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>187.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>191.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>191.884</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>192.379</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>192.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>192.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>draw_eng/o_wr_s3/I1</td>
</tr>
<tr>
<td>193.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s3/F</td>
</tr>
<tr>
<td>193.645</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" font-weight:bold;">draw_eng/o_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.780</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>194.052</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>draw_eng/o_wr_s1/CLK</td>
</tr>
<tr>
<td>194.017</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_wr_s1</td>
</tr>
<tr>
<td>193.982</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>draw_eng/o_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 39.319%; route: 4.036, 60.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 56.142%; route: 0.642, 32.219%; tC2Q: 0.232, 11.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>820.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.054</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.188</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td>draw_eng/n339_s20/I2</td>
</tr>
<tr>
<td>820.552</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C30[3][A]</td>
<td style=" background: #97FFFF;">draw_eng/n339_s20/F</td>
</tr>
<tr>
<td>820.559</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>draw_eng/n339_s9/I3</td>
</tr>
<tr>
<td>820.849</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">draw_eng/n339_s9/F</td>
</tr>
<tr>
<td>820.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>draw_eng/o_addr_22_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_22_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>draw_eng/o_addr_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 65.657%; route: 0.141, 14.164%; tC2Q: 0.201, 20.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>820.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.054</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.188</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>draw_eng/n340_s17/I1</td>
</tr>
<tr>
<td>820.552</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/n340_s17/F</td>
</tr>
<tr>
<td>820.563</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>draw_eng/n342_s6/I2</td>
</tr>
<tr>
<td>820.907</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">draw_eng/n342_s6/F</td>
</tr>
<tr>
<td>820.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>draw_eng/o_addr_19_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_19_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>draw_eng/o_addr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 67.199%; route: 0.145, 13.723%; tC2Q: 0.201, 19.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>820.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.054</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.188</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>draw_eng/n340_s17/I1</td>
</tr>
<tr>
<td>820.552</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/n340_s17/F</td>
</tr>
<tr>
<td>820.563</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>draw_eng/n341_s6/I2</td>
</tr>
<tr>
<td>820.907</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">draw_eng/n341_s6/F</td>
</tr>
<tr>
<td>820.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>draw_eng/o_addr_20_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_20_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>draw_eng/o_addr_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 67.199%; route: 0.145, 13.723%; tC2Q: 0.201, 19.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>820.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.054</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.188</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>draw_eng/n340_s17/I1</td>
</tr>
<tr>
<td>820.552</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/n340_s17/F</td>
</tr>
<tr>
<td>820.563</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>draw_eng/n340_s6/I2</td>
</tr>
<tr>
<td>820.907</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">draw_eng/n340_s6/F</td>
</tr>
<tr>
<td>820.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>draw_eng/o_addr_21_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_21_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>draw_eng/o_addr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 67.199%; route: 0.145, 13.723%; tC2Q: 0.201, 19.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>820.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_data_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.054</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.183</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>draw_eng/state_1_s5/I0</td>
</tr>
<tr>
<td>820.527</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][A]</td>
<td style=" background: #97FFFF;">draw_eng/state_1_s5/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>draw_eng/o_data_31_s4/I0</td>
</tr>
<tr>
<td>820.844</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_data_31_s4/F</td>
</tr>
<tr>
<td>820.971</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">draw_eng/o_data_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>draw_eng/o_data_31_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_data_31_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>draw_eng/o_data_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 58.513%; route: 0.263, 23.504%; tC2Q: 0.201, 17.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.054</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.188</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td>draw_eng/n339_s20/I2</td>
</tr>
<tr>
<td>820.552</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C30[3][A]</td>
<td style=" background: #97FFFF;">draw_eng/n339_s20/F</td>
</tr>
<tr>
<td>820.673</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>draw_eng/n343_s6/I3</td>
</tr>
<tr>
<td>821.017</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">draw_eng/n343_s6/F</td>
</tr>
<tr>
<td>821.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>draw_eng/o_addr_18_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_18_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>draw_eng/o_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 60.836%; route: 0.255, 21.892%; tC2Q: 0.201, 17.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.054</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.183</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>draw_eng/state_1_s5/I0</td>
</tr>
<tr>
<td>820.527</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][A]</td>
<td style=" background: #97FFFF;">draw_eng/state_1_s5/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td>draw_eng/state_1_s3/I1</td>
</tr>
<tr>
<td>820.844</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/state_1_s3/F</td>
</tr>
<tr>
<td>821.107</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" font-weight:bold;">draw_eng/state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>draw_eng/state_0_s1/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/state_0_s1</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>draw_eng/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 52.157%; route: 0.399, 31.813%; tC2Q: 0.201, 16.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.054</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.183</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>draw_eng/state_1_s5/I0</td>
</tr>
<tr>
<td>820.527</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][A]</td>
<td style=" background: #97FFFF;">draw_eng/state_1_s5/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td>draw_eng/state_1_s3/I1</td>
</tr>
<tr>
<td>820.844</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/state_1_s3/F</td>
</tr>
<tr>
<td>821.107</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" font-weight:bold;">draw_eng/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>draw_eng/state_1_s1/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/state_1_s1</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>draw_eng/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 52.157%; route: 0.399, 31.813%; tC2Q: 0.201, 16.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>draw_eng/o_wr_s3/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s3/F</td>
</tr>
<tr>
<td>821.185</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" font-weight:bold;">draw_eng/o_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>draw_eng/o_wr_s1/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_wr_s1</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>draw_eng/o_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 56.160%; route: 0.382, 28.674%; tC2Q: 0.202, 15.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.193</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>draw_eng/o_addr_16_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_16_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>draw_eng/o_addr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 55.845%; route: 0.389, 29.074%; tC2Q: 0.202, 15.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.193</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>draw_eng/o_addr_17_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_17_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>draw_eng/o_addr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 55.845%; route: 0.389, 29.074%; tC2Q: 0.202, 15.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.323</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td>draw_eng/o_addr_14_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_14_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[1][B]</td>
<td>draw_eng/o_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.885%; route: 0.520, 35.373%; tC2Q: 0.202, 13.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.325</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>draw_eng/o_addr_12_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_12_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>draw_eng/o_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.822%; route: 0.522, 35.454%; tC2Q: 0.202, 13.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.325</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>draw_eng/o_addr_13_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_13_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>draw_eng/o_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.822%; route: 0.522, 35.454%; tC2Q: 0.202, 13.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.326</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td>draw_eng/o_addr_11_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_11_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][B]</td>
<td>draw_eng/o_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.781%; route: 0.523, 35.505%; tC2Q: 0.202, 13.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.326</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>draw_eng/o_addr_15_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_15_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>draw_eng/o_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.781%; route: 0.523, 35.505%; tC2Q: 0.202, 13.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.328</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>draw_eng/o_addr_18_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_18_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>draw_eng/o_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.718%; route: 0.525, 35.585%; tC2Q: 0.202, 13.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.328</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>draw_eng/o_addr_19_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_19_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>draw_eng/o_addr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.718%; route: 0.525, 35.585%; tC2Q: 0.202, 13.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.328</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>draw_eng/o_addr_20_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_20_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>draw_eng/o_addr_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.718%; route: 0.525, 35.585%; tC2Q: 0.202, 13.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.328</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>draw_eng/o_addr_21_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_21_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>draw_eng/o_addr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.718%; route: 0.525, 35.585%; tC2Q: 0.202, 13.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.328</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>draw_eng/o_addr_22_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_22_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>draw_eng/o_addr_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.718%; route: 0.525, 35.585%; tC2Q: 0.202, 13.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.329</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>draw_eng/o_addr_5_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_5_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>draw_eng/o_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.678%; route: 0.526, 35.636%; tC2Q: 0.202, 13.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.329</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>draw_eng/o_addr_6_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_6_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>draw_eng/o_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.678%; route: 0.526, 35.636%; tC2Q: 0.202, 13.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.329</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>draw_eng/o_addr_9_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_9_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>draw_eng/o_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.678%; route: 0.526, 35.636%; tC2Q: 0.202, 13.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>821.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>822.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>start_draw_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>draw_eng/o_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>817.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR30[B]</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>819.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>start_draw_s0/CLK</td>
</tr>
<tr>
<td>820.055</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">start_draw_s0/Q</td>
</tr>
<tr>
<td>820.303</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>draw_eng/o_wr_s4/I1</td>
</tr>
<tr>
<td>820.667</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_wr_s4/F</td>
</tr>
<tr>
<td>820.674</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>draw_eng/o_addr_22_s5/I1</td>
</tr>
<tr>
<td>821.058</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">draw_eng/o_addr_22_s5/F</td>
</tr>
<tr>
<td>821.332</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">draw_eng/o_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>821.410</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_L[1]</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>822.921</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>draw_eng/o_addr_0_s0/CLK</td>
</tr>
<tr>
<td>822.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>draw_eng/o_addr_0_s0</td>
</tr>
<tr>
<td>822.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>draw_eng/o_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 44.093%; route: 2.713, 55.907%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 50.575%; route: 0.529, 35.767%; tC2Q: 0.202, 13.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>s1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>start_draw_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>7.935</td>
<td>3.705</td>
<td>tNET</td>
<td>RR</td>
<td>start_draw_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>9.853</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>start_draw_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.991</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.991</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>s1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>start_draw_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>11.652</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>start_draw_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>s1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>13.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>s1_ibuf/O</td>
</tr>
<tr>
<td>15.643</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>start_draw_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fb_ctrl/o_fb_write_addr_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.114</td>
<td>6.595</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.388</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>fb_ctrl/o_fb_write_addr_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.632</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.143</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>fb_ctrl/o_fb_write_addr_17_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>draw_eng/square_x_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.114</td>
<td>6.595</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.388</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>draw_eng/square_x_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.632</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.143</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>draw_eng/square_x_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>draw_eng/square_y_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.114</td>
<td>6.595</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.388</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>draw_eng/square_y_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.632</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.143</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>draw_eng/square_y_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>draw_eng/o_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.114</td>
<td>6.595</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.388</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>draw_eng/o_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.632</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.143</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>draw_eng/o_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/rst_done_p1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.114</td>
<td>6.595</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.388</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/rst_done_p1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.632</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.143</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/rst_done_p1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/dq_out_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.114</td>
<td>6.595</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.388</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/dq_out_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.632</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.143</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/dq_out_31_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>draw_eng/o_addr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.114</td>
<td>6.595</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.388</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>draw_eng/o_addr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.632</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.143</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>draw_eng/o_addr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/din_buf_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.114</td>
<td>6.595</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.388</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/din_buf_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.632</td>
<td>6.595</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.143</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/din_buf_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>118</td>
<td>clk</td>
<td>-2.875</td>
<td>2.442</td>
</tr>
<tr>
<td>27</td>
<td>state[1]</td>
<td>32.844</td>
<td>1.510</td>
</tr>
<tr>
<td>26</td>
<td>state[0]</td>
<td>32.991</td>
<td>1.342</td>
</tr>
<tr>
<td>24</td>
<td>n333_8</td>
<td>32.444</td>
<td>1.884</td>
</tr>
<tr>
<td>23</td>
<td>o_addr_17_5</td>
<td>-0.083</td>
<td>0.706</td>
</tr>
<tr>
<td>21</td>
<td>draw_wr</td>
<td>32.607</td>
<td>0.933</td>
</tr>
<tr>
<td>20</td>
<td>n339_30</td>
<td>33.236</td>
<td>0.732</td>
</tr>
<tr>
<td>18</td>
<td>vcnt_15_9</td>
<td>33.347</td>
<td>0.856</td>
</tr>
<tr>
<td>17</td>
<td>n345_17</td>
<td>32.155</td>
<td>0.714</td>
</tr>
<tr>
<td>15</td>
<td>state[0]</td>
<td>32.444</td>
<td>0.453</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C30</td>
<td>77.78%</td>
</tr>
<tr>
<td>R26C29</td>
<td>76.39%</td>
</tr>
<tr>
<td>R31C28</td>
<td>72.22%</td>
</tr>
<tr>
<td>R30C30</td>
<td>70.83%</td>
</tr>
<tr>
<td>R26C24</td>
<td>69.44%</td>
</tr>
<tr>
<td>R33C27</td>
<td>63.89%</td>
</tr>
<tr>
<td>R30C25</td>
<td>62.50%</td>
</tr>
<tr>
<td>R29C33</td>
<td>59.72%</td>
</tr>
<tr>
<td>R24C29</td>
<td>56.94%</td>
</tr>
<tr>
<td>R32C32</td>
<td>56.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
