               ramulator.active_cycles_0            65612598                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0            65612598                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           409950215                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            5.514763                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0            65612598                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0            66486822                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           409950215                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            5.514763                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0            40764397                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            40764397                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            85597647                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            1.151483                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            19605495                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            19605495                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            22773765                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.306359                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            16661804                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            16661804                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            19029327                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.255988                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            16864133                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            16864133                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            19431180                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.261394                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            20723321                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            20723321                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            24363375                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.327743                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1            43533381                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            43533381                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            91495326                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            1.230820                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            21174998                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            21174998                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            24973817                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.335955                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            19405603                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            19405603                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            22402803                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.301369                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            19649148                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            19649148                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            22568798                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.303602                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            18558675                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            18558675                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            21549908                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.289895                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2            49049417                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            49049417                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2           107301388                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            1.443448                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            14685244                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            14685244                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            16613690                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.223492                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            17308611                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            17308611                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            19867718                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.267266                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            22810308                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            22810308                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            30094389                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.404838                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            31398509                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            31398509                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            40725591                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.547852                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3            52171859                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            52171859                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3           125555835                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            1.689012                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            22527469                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            22527469                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            26433942                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.355597                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            23988036                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            23988036                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            28970905                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.389725                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            35992837                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            35992837                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            46796589                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.629521                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            19685603                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            19685603                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            23354399                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.314170                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           560101888                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0            26729024                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             4643457                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              274283                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             4251493                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             4416650                                      # Number of row hits for read requests per channel per core
                                     [0]           4416650.0                                      # 
ramulator.read_row_misses_channel_0_core              251882                                      # Number of row misses for read requests per channel per core
                                     [0]            251882.0                                      # 
ramulator.read_row_conflicts_channel_0_core             4083060                                      # Number of row conflicts for read requests per channel per core
                                     [0]           4083060.0                                      # 
 ramulator.write_row_hits_channel_0_core              226807                                      # Number of row hits for write requests per channel per core
                                     [0]            226807.0                                      # 
ramulator.write_row_misses_channel_0_core               22401                                      # Number of row misses for write requests per channel per core
                                     [0]             22401.0                                      # 
ramulator.write_row_conflicts_channel_0_core              168433                                      # Number of row conflicts for write requests per channel per core
                                     [0]            168433.0                                      # 
      ramulator.useless_activates_0_core                2587                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           82.226014                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           719796332                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0           12.918217                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0           960299725                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            8.687048                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           645767866                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            4.231169                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           314531859                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits           4416650.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]           4416650.0                                      # 
            ramulator.record_read_misses            251882.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            251882.0                                      # 
         ramulator.record_read_conflicts           4083060.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           4083060.0                                      # 
             ramulator.record_write_hits            226807.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]            226807.0                                      # 
           ramulator.record_write_misses             22401.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             22401.0                                      # 
        ramulator.record_write_conflicts            168433.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]            168433.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            74336863                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests             9171517                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             8753876                                      # Number of incoming read requests to DRAM per core
                                     [0]           8753876.0                                      # 
                ramulator.write_requests              417641                                      # Number of incoming write requests to DRAM per core
                                     [0]            417641.0                                      # 
       ramulator.ramulator_active_cycles            65612599                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel           9171517.0                                      # Number of incoming requests to each DRAM channel
                                     [0]           9171517.0                                      # 
ramulator.incoming_read_reqs_per_channel           8753876.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           8753876.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum           960299725                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           645767866                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           314531859                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           12.918217                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            8.687048                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            4.231169                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           8753876.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           8753876.0                                      # 
         ramulator.record_write_requests            417641.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]            417641.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           198231634                                      # cpu cycle number
            ramulator.record_cycs_core_0           198231634                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0            66908900                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000000                                      # cpu instruction number
