
TRAFFIC_LIGHT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a14  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08001b20  08001b20  00011b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b40  08001b40  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001b40  08001b40  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001b40  08001b40  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b40  08001b40  00011b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001b44  08001b44  00011b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001b48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001b54  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001b54  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   000028d1  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000e36  00000000  00000000  00022949  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000003e0  00000000  00000000  00023780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002c7  00000000  00000000  00023b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000155f8  00000000  00000000  00023e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004b30  00000000  00000000  0003941f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000799ee  00000000  00000000  0003df4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000d84  00000000  00000000  000b7940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000b86c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001b08 	.word	0x08001b08

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001b08 	.word	0x08001b08

0800014c <display7SEG1.0>:

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  void display7SEG1(int num) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	f8c7 c000 	str.w	ip, [r7]
	  if (num == 0) {
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	2b00      	cmp	r3, #0
 800015c:	d12a      	bne.n	80001b4 <display7SEG1.0+0x68>
	 	  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_RESET);
 800015e:	2200      	movs	r2, #0
 8000160:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000164:	48cb      	ldr	r0, [pc, #812]	; (8000494 <display7SEG1.0+0x348>)
 8000166:	f001 f8a3 	bl	80012b0 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_RESET);
 800016a:	2200      	movs	r2, #0
 800016c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000170:	48c8      	ldr	r0, [pc, #800]	; (8000494 <display7SEG1.0+0x348>)
 8000172:	f001 f89d 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_RESET);
 8000176:	2200      	movs	r2, #0
 8000178:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800017c:	48c5      	ldr	r0, [pc, #788]	; (8000494 <display7SEG1.0+0x348>)
 800017e:	f001 f897 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_RESET);
 8000182:	2200      	movs	r2, #0
 8000184:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000188:	48c2      	ldr	r0, [pc, #776]	; (8000494 <display7SEG1.0+0x348>)
 800018a:	f001 f891 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_RESET);
 800018e:	2200      	movs	r2, #0
 8000190:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000194:	48bf      	ldr	r0, [pc, #764]	; (8000494 <display7SEG1.0+0x348>)
 8000196:	f001 f88b 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_RESET);
 800019a:	2200      	movs	r2, #0
 800019c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001a0:	48bc      	ldr	r0, [pc, #752]	; (8000494 <display7SEG1.0+0x348>)
 80001a2:	f001 f885 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_SET);
 80001a6:	2201      	movs	r2, #1
 80001a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001ac:	48b9      	ldr	r0, [pc, #740]	; (8000494 <display7SEG1.0+0x348>)
 80001ae:	f001 f87f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_SET);
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_SET);
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_SET);
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_SET);
	  }
  }
 80001b2:	e1c9      	b.n	8000548 <display7SEG1.0+0x3fc>
	  else if (num == 1) {
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	2b01      	cmp	r3, #1
 80001b8:	d12a      	bne.n	8000210 <display7SEG1.0+0xc4>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_SET);
 80001ba:	2201      	movs	r2, #1
 80001bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001c0:	48b4      	ldr	r0, [pc, #720]	; (8000494 <display7SEG1.0+0x348>)
 80001c2:	f001 f875 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_RESET);
 80001c6:	2200      	movs	r2, #0
 80001c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001cc:	48b1      	ldr	r0, [pc, #708]	; (8000494 <display7SEG1.0+0x348>)
 80001ce:	f001 f86f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_RESET);
 80001d2:	2200      	movs	r2, #0
 80001d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001d8:	48ae      	ldr	r0, [pc, #696]	; (8000494 <display7SEG1.0+0x348>)
 80001da:	f001 f869 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_SET);
 80001de:	2201      	movs	r2, #1
 80001e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001e4:	48ab      	ldr	r0, [pc, #684]	; (8000494 <display7SEG1.0+0x348>)
 80001e6:	f001 f863 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_SET);
 80001ea:	2201      	movs	r2, #1
 80001ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001f0:	48a8      	ldr	r0, [pc, #672]	; (8000494 <display7SEG1.0+0x348>)
 80001f2:	f001 f85d 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_SET);
 80001f6:	2201      	movs	r2, #1
 80001f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001fc:	48a5      	ldr	r0, [pc, #660]	; (8000494 <display7SEG1.0+0x348>)
 80001fe:	f001 f857 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_SET);
 8000202:	2201      	movs	r2, #1
 8000204:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000208:	48a2      	ldr	r0, [pc, #648]	; (8000494 <display7SEG1.0+0x348>)
 800020a:	f001 f851 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 800020e:	e19b      	b.n	8000548 <display7SEG1.0+0x3fc>
	  else if (num == 2) {
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	2b02      	cmp	r3, #2
 8000214:	d12a      	bne.n	800026c <display7SEG1.0+0x120>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_RESET);
 8000216:	2200      	movs	r2, #0
 8000218:	f44f 7100 	mov.w	r1, #512	; 0x200
 800021c:	489d      	ldr	r0, [pc, #628]	; (8000494 <display7SEG1.0+0x348>)
 800021e:	f001 f847 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_RESET);
 8000222:	2200      	movs	r2, #0
 8000224:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000228:	489a      	ldr	r0, [pc, #616]	; (8000494 <display7SEG1.0+0x348>)
 800022a:	f001 f841 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_SET);
 800022e:	2201      	movs	r2, #1
 8000230:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000234:	4897      	ldr	r0, [pc, #604]	; (8000494 <display7SEG1.0+0x348>)
 8000236:	f001 f83b 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_RESET);
 800023a:	2200      	movs	r2, #0
 800023c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000240:	4894      	ldr	r0, [pc, #592]	; (8000494 <display7SEG1.0+0x348>)
 8000242:	f001 f835 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_RESET);
 8000246:	2200      	movs	r2, #0
 8000248:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800024c:	4891      	ldr	r0, [pc, #580]	; (8000494 <display7SEG1.0+0x348>)
 800024e:	f001 f82f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_SET);
 8000252:	2201      	movs	r2, #1
 8000254:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000258:	488e      	ldr	r0, [pc, #568]	; (8000494 <display7SEG1.0+0x348>)
 800025a:	f001 f829 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_RESET);
 800025e:	2200      	movs	r2, #0
 8000260:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000264:	488b      	ldr	r0, [pc, #556]	; (8000494 <display7SEG1.0+0x348>)
 8000266:	f001 f823 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 800026a:	e16d      	b.n	8000548 <display7SEG1.0+0x3fc>
	  else if (num == 3) {
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	2b03      	cmp	r3, #3
 8000270:	d12a      	bne.n	80002c8 <display7SEG1.0+0x17c>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_RESET);
 8000272:	2200      	movs	r2, #0
 8000274:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000278:	4886      	ldr	r0, [pc, #536]	; (8000494 <display7SEG1.0+0x348>)
 800027a:	f001 f819 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_RESET);
 800027e:	2200      	movs	r2, #0
 8000280:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000284:	4883      	ldr	r0, [pc, #524]	; (8000494 <display7SEG1.0+0x348>)
 8000286:	f001 f813 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_RESET);
 800028a:	2200      	movs	r2, #0
 800028c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000290:	4880      	ldr	r0, [pc, #512]	; (8000494 <display7SEG1.0+0x348>)
 8000292:	f001 f80d 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_RESET);
 8000296:	2200      	movs	r2, #0
 8000298:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800029c:	487d      	ldr	r0, [pc, #500]	; (8000494 <display7SEG1.0+0x348>)
 800029e:	f001 f807 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_SET);
 80002a2:	2201      	movs	r2, #1
 80002a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002a8:	487a      	ldr	r0, [pc, #488]	; (8000494 <display7SEG1.0+0x348>)
 80002aa:	f001 f801 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_SET);
 80002ae:	2201      	movs	r2, #1
 80002b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002b4:	4877      	ldr	r0, [pc, #476]	; (8000494 <display7SEG1.0+0x348>)
 80002b6:	f000 fffb 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_RESET);
 80002ba:	2200      	movs	r2, #0
 80002bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002c0:	4874      	ldr	r0, [pc, #464]	; (8000494 <display7SEG1.0+0x348>)
 80002c2:	f000 fff5 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 80002c6:	e13f      	b.n	8000548 <display7SEG1.0+0x3fc>
	  else if (num == 4) {
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b04      	cmp	r3, #4
 80002cc:	d12a      	bne.n	8000324 <display7SEG1.0+0x1d8>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_SET);
 80002ce:	2201      	movs	r2, #1
 80002d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002d4:	486f      	ldr	r0, [pc, #444]	; (8000494 <display7SEG1.0+0x348>)
 80002d6:	f000 ffeb 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_RESET);
 80002da:	2200      	movs	r2, #0
 80002dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002e0:	486c      	ldr	r0, [pc, #432]	; (8000494 <display7SEG1.0+0x348>)
 80002e2:	f000 ffe5 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_RESET);
 80002e6:	2200      	movs	r2, #0
 80002e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002ec:	4869      	ldr	r0, [pc, #420]	; (8000494 <display7SEG1.0+0x348>)
 80002ee:	f000 ffdf 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_SET);
 80002f2:	2201      	movs	r2, #1
 80002f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002f8:	4866      	ldr	r0, [pc, #408]	; (8000494 <display7SEG1.0+0x348>)
 80002fa:	f000 ffd9 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_SET);
 80002fe:	2201      	movs	r2, #1
 8000300:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000304:	4863      	ldr	r0, [pc, #396]	; (8000494 <display7SEG1.0+0x348>)
 8000306:	f000 ffd3 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_RESET);
 800030a:	2200      	movs	r2, #0
 800030c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000310:	4860      	ldr	r0, [pc, #384]	; (8000494 <display7SEG1.0+0x348>)
 8000312:	f000 ffcd 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_RESET);
 8000316:	2200      	movs	r2, #0
 8000318:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800031c:	485d      	ldr	r0, [pc, #372]	; (8000494 <display7SEG1.0+0x348>)
 800031e:	f000 ffc7 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000322:	e111      	b.n	8000548 <display7SEG1.0+0x3fc>
	  else if (num == 5) {
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	2b05      	cmp	r3, #5
 8000328:	d12a      	bne.n	8000380 <display7SEG1.0+0x234>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_RESET);
 800032a:	2200      	movs	r2, #0
 800032c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000330:	4858      	ldr	r0, [pc, #352]	; (8000494 <display7SEG1.0+0x348>)
 8000332:	f000 ffbd 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_SET);
 8000336:	2201      	movs	r2, #1
 8000338:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800033c:	4855      	ldr	r0, [pc, #340]	; (8000494 <display7SEG1.0+0x348>)
 800033e:	f000 ffb7 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_RESET);
 8000342:	2200      	movs	r2, #0
 8000344:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000348:	4852      	ldr	r0, [pc, #328]	; (8000494 <display7SEG1.0+0x348>)
 800034a:	f000 ffb1 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_RESET);
 800034e:	2200      	movs	r2, #0
 8000350:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000354:	484f      	ldr	r0, [pc, #316]	; (8000494 <display7SEG1.0+0x348>)
 8000356:	f000 ffab 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_SET);
 800035a:	2201      	movs	r2, #1
 800035c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000360:	484c      	ldr	r0, [pc, #304]	; (8000494 <display7SEG1.0+0x348>)
 8000362:	f000 ffa5 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_RESET);
 8000366:	2200      	movs	r2, #0
 8000368:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800036c:	4849      	ldr	r0, [pc, #292]	; (8000494 <display7SEG1.0+0x348>)
 800036e:	f000 ff9f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_RESET);
 8000372:	2200      	movs	r2, #0
 8000374:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000378:	4846      	ldr	r0, [pc, #280]	; (8000494 <display7SEG1.0+0x348>)
 800037a:	f000 ff99 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 800037e:	e0e3      	b.n	8000548 <display7SEG1.0+0x3fc>
	  else if (num == 6) {
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	2b06      	cmp	r3, #6
 8000384:	d12a      	bne.n	80003dc <display7SEG1.0+0x290>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_RESET);
 8000386:	2200      	movs	r2, #0
 8000388:	f44f 7100 	mov.w	r1, #512	; 0x200
 800038c:	4841      	ldr	r0, [pc, #260]	; (8000494 <display7SEG1.0+0x348>)
 800038e:	f000 ff8f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_SET);
 8000392:	2201      	movs	r2, #1
 8000394:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000398:	483e      	ldr	r0, [pc, #248]	; (8000494 <display7SEG1.0+0x348>)
 800039a:	f000 ff89 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_RESET);
 800039e:	2200      	movs	r2, #0
 80003a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003a4:	483b      	ldr	r0, [pc, #236]	; (8000494 <display7SEG1.0+0x348>)
 80003a6:	f000 ff83 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_RESET);
 80003aa:	2200      	movs	r2, #0
 80003ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003b0:	4838      	ldr	r0, [pc, #224]	; (8000494 <display7SEG1.0+0x348>)
 80003b2:	f000 ff7d 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_RESET);
 80003b6:	2200      	movs	r2, #0
 80003b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003bc:	4835      	ldr	r0, [pc, #212]	; (8000494 <display7SEG1.0+0x348>)
 80003be:	f000 ff77 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003c8:	4832      	ldr	r0, [pc, #200]	; (8000494 <display7SEG1.0+0x348>)
 80003ca:	f000 ff71 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003d4:	482f      	ldr	r0, [pc, #188]	; (8000494 <display7SEG1.0+0x348>)
 80003d6:	f000 ff6b 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 80003da:	e0b5      	b.n	8000548 <display7SEG1.0+0x3fc>
	  else if (num == 7) {
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	2b07      	cmp	r3, #7
 80003e0:	d12a      	bne.n	8000438 <display7SEG1.0+0x2ec>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_RESET);
 80003e2:	2200      	movs	r2, #0
 80003e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003e8:	482a      	ldr	r0, [pc, #168]	; (8000494 <display7SEG1.0+0x348>)
 80003ea:	f000 ff61 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_RESET);
 80003ee:	2200      	movs	r2, #0
 80003f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003f4:	4827      	ldr	r0, [pc, #156]	; (8000494 <display7SEG1.0+0x348>)
 80003f6:	f000 ff5b 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_RESET);
 80003fa:	2200      	movs	r2, #0
 80003fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000400:	4824      	ldr	r0, [pc, #144]	; (8000494 <display7SEG1.0+0x348>)
 8000402:	f000 ff55 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_SET);
 8000406:	2201      	movs	r2, #1
 8000408:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800040c:	4821      	ldr	r0, [pc, #132]	; (8000494 <display7SEG1.0+0x348>)
 800040e:	f000 ff4f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_SET);
 8000412:	2201      	movs	r2, #1
 8000414:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000418:	481e      	ldr	r0, [pc, #120]	; (8000494 <display7SEG1.0+0x348>)
 800041a:	f000 ff49 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_SET);
 800041e:	2201      	movs	r2, #1
 8000420:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000424:	481b      	ldr	r0, [pc, #108]	; (8000494 <display7SEG1.0+0x348>)
 8000426:	f000 ff43 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_SET);
 800042a:	2201      	movs	r2, #1
 800042c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000430:	4818      	ldr	r0, [pc, #96]	; (8000494 <display7SEG1.0+0x348>)
 8000432:	f000 ff3d 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000436:	e087      	b.n	8000548 <display7SEG1.0+0x3fc>
	  else if (num == 8) {
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2b08      	cmp	r3, #8
 800043c:	d12c      	bne.n	8000498 <display7SEG1.0+0x34c>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000444:	4813      	ldr	r0, [pc, #76]	; (8000494 <display7SEG1.0+0x348>)
 8000446:	f000 ff33 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_RESET);
 800044a:	2200      	movs	r2, #0
 800044c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000450:	4810      	ldr	r0, [pc, #64]	; (8000494 <display7SEG1.0+0x348>)
 8000452:	f000 ff2d 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_RESET);
 8000456:	2200      	movs	r2, #0
 8000458:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800045c:	480d      	ldr	r0, [pc, #52]	; (8000494 <display7SEG1.0+0x348>)
 800045e:	f000 ff27 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_RESET);
 8000462:	2200      	movs	r2, #0
 8000464:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000468:	480a      	ldr	r0, [pc, #40]	; (8000494 <display7SEG1.0+0x348>)
 800046a:	f000 ff21 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_RESET);
 800046e:	2200      	movs	r2, #0
 8000470:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000474:	4807      	ldr	r0, [pc, #28]	; (8000494 <display7SEG1.0+0x348>)
 8000476:	f000 ff1b 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_RESET);
 800047a:	2200      	movs	r2, #0
 800047c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000480:	4804      	ldr	r0, [pc, #16]	; (8000494 <display7SEG1.0+0x348>)
 8000482:	f000 ff15 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_RESET);
 8000486:	2200      	movs	r2, #0
 8000488:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800048c:	4801      	ldr	r0, [pc, #4]	; (8000494 <display7SEG1.0+0x348>)
 800048e:	f000 ff0f 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000492:	e059      	b.n	8000548 <display7SEG1.0+0x3fc>
 8000494:	40010800 	.word	0x40010800
	  else if (num == 9) {
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	2b09      	cmp	r3, #9
 800049c:	d12a      	bne.n	80004f4 <display7SEG1.0+0x3a8>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004a4:	482a      	ldr	r0, [pc, #168]	; (8000550 <display7SEG1.0+0x404>)
 80004a6:	f000 ff03 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_RESET);
 80004aa:	2200      	movs	r2, #0
 80004ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004b0:	4827      	ldr	r0, [pc, #156]	; (8000550 <display7SEG1.0+0x404>)
 80004b2:	f000 fefd 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_RESET);
 80004b6:	2200      	movs	r2, #0
 80004b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004bc:	4824      	ldr	r0, [pc, #144]	; (8000550 <display7SEG1.0+0x404>)
 80004be:	f000 fef7 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004c8:	4821      	ldr	r0, [pc, #132]	; (8000550 <display7SEG1.0+0x404>)
 80004ca:	f000 fef1 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_SET);
 80004ce:	2201      	movs	r2, #1
 80004d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004d4:	481e      	ldr	r0, [pc, #120]	; (8000550 <display7SEG1.0+0x404>)
 80004d6:	f000 feeb 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_RESET);
 80004da:	2200      	movs	r2, #0
 80004dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004e0:	481b      	ldr	r0, [pc, #108]	; (8000550 <display7SEG1.0+0x404>)
 80004e2:	f000 fee5 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_RESET);
 80004e6:	2200      	movs	r2, #0
 80004e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004ec:	4818      	ldr	r0, [pc, #96]	; (8000550 <display7SEG1.0+0x404>)
 80004ee:	f000 fedf 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 80004f2:	e029      	b.n	8000548 <display7SEG1.0+0x3fc>
		  HAL_GPIO_WritePin(SE1_A_GPIO_Port, SE1_A_Pin, GPIO_PIN_SET);
 80004f4:	2201      	movs	r2, #1
 80004f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004fa:	4815      	ldr	r0, [pc, #84]	; (8000550 <display7SEG1.0+0x404>)
 80004fc:	f000 fed8 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_B_GPIO_Port, SE1_B_Pin, GPIO_PIN_SET);
 8000500:	2201      	movs	r2, #1
 8000502:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000506:	4812      	ldr	r0, [pc, #72]	; (8000550 <display7SEG1.0+0x404>)
 8000508:	f000 fed2 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_C_GPIO_Port, SE1_C_Pin, GPIO_PIN_SET);
 800050c:	2201      	movs	r2, #1
 800050e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000512:	480f      	ldr	r0, [pc, #60]	; (8000550 <display7SEG1.0+0x404>)
 8000514:	f000 fecc 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_D_GPIO_Port, SE1_D_Pin, GPIO_PIN_SET);
 8000518:	2201      	movs	r2, #1
 800051a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800051e:	480c      	ldr	r0, [pc, #48]	; (8000550 <display7SEG1.0+0x404>)
 8000520:	f000 fec6 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_E_GPIO_Port, SE1_E_Pin, GPIO_PIN_SET);
 8000524:	2201      	movs	r2, #1
 8000526:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800052a:	4809      	ldr	r0, [pc, #36]	; (8000550 <display7SEG1.0+0x404>)
 800052c:	f000 fec0 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_F_GPIO_Port, SE1_F_Pin, GPIO_PIN_SET);
 8000530:	2201      	movs	r2, #1
 8000532:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000536:	4806      	ldr	r0, [pc, #24]	; (8000550 <display7SEG1.0+0x404>)
 8000538:	f000 feba 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE1_G_GPIO_Port, SE1_G_Pin, GPIO_PIN_SET);
 800053c:	2201      	movs	r2, #1
 800053e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000542:	4803      	ldr	r0, [pc, #12]	; (8000550 <display7SEG1.0+0x404>)
 8000544:	f000 feb4 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000548:	bf00      	nop
 800054a:	3708      	adds	r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	40010800 	.word	0x40010800

08000554 <main>:
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
int main(void)
 800055a:	f107 0310 	add.w	r3, r7, #16
 800055e:	603b      	str	r3, [r7, #0]
  HAL_Init();
 8000560:	f000 fbc0 	bl	8000ce4 <HAL_Init>
  SystemClock_Config();
 8000564:	f000 fab0 	bl	8000ac8 <SystemClock_Config>
  MX_GPIO_Init();
 8000568:	f000 faea 	bl	8000b40 <MX_GPIO_Init>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_SET);
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_SET);
	  }
  }
  // Preset LED status (All off)
  HAL_GPIO_WritePin(TR1_R_GPIO_Port, TR1_R_Pin, GPIO_PIN_SET);
 800056c:	2201      	movs	r2, #1
 800056e:	2140      	movs	r1, #64	; 0x40
 8000570:	4851      	ldr	r0, [pc, #324]	; (80006b8 <main+0x164>)
 8000572:	f000 fe9d 	bl	80012b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TR1_Y_GPIO_Port, TR1_Y_Pin, GPIO_PIN_SET);
 8000576:	2201      	movs	r2, #1
 8000578:	2180      	movs	r1, #128	; 0x80
 800057a:	484f      	ldr	r0, [pc, #316]	; (80006b8 <main+0x164>)
 800057c:	f000 fe98 	bl	80012b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TR1_G_GPIO_Port, TR1_G_Pin, GPIO_PIN_SET);
 8000580:	2201      	movs	r2, #1
 8000582:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000586:	484c      	ldr	r0, [pc, #304]	; (80006b8 <main+0x164>)
 8000588:	f000 fe92 	bl	80012b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TR2_R_GPIO_Port, TR2_R_Pin, GPIO_PIN_SET);
 800058c:	2201      	movs	r2, #1
 800058e:	2140      	movs	r1, #64	; 0x40
 8000590:	484a      	ldr	r0, [pc, #296]	; (80006bc <main+0x168>)
 8000592:	f000 fe8d 	bl	80012b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TR2_Y_GPIO_Port, TR2_Y_Pin, GPIO_PIN_SET);
 8000596:	2201      	movs	r2, #1
 8000598:	2180      	movs	r1, #128	; 0x80
 800059a:	4848      	ldr	r0, [pc, #288]	; (80006bc <main+0x168>)
 800059c:	f000 fe88 	bl	80012b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TR2_G_GPIO_Port, TR2_G_Pin, GPIO_PIN_SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005a6:	4845      	ldr	r0, [pc, #276]	; (80006bc <main+0x168>)
 80005a8:	f000 fe82 	bl	80012b0 <HAL_GPIO_WritePin>
  while (1)
  {
	  for (int i = 9; i >= 0; i --) {
 80005ac:	2309      	movs	r3, #9
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	e07c      	b.n	80006ac <main+0x158>
		  if (i >= 5) {
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2b04      	cmp	r3, #4
 80005b6:	dd11      	ble.n	80005dc <main+0x88>
			  HAL_GPIO_WritePin(TR1_Y_GPIO_Port, TR1_Y_Pin, GPIO_PIN_SET);
 80005b8:	2201      	movs	r2, #1
 80005ba:	2180      	movs	r1, #128	; 0x80
 80005bc:	483e      	ldr	r0, [pc, #248]	; (80006b8 <main+0x164>)
 80005be:	f000 fe77 	bl	80012b0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(TR1_R_GPIO_Port, TR1_R_Pin, GPIO_PIN_RESET);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2140      	movs	r1, #64	; 0x40
 80005c6:	483c      	ldr	r0, [pc, #240]	; (80006b8 <main+0x164>)
 80005c8:	f000 fe72 	bl	80012b0 <HAL_GPIO_WritePin>
			  display7SEG1(i - 5);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	3b05      	subs	r3, #5
 80005d0:	463a      	mov	r2, r7
 80005d2:	4694      	mov	ip, r2
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff fdb9 	bl	800014c <display7SEG1.0>
 80005da:	e025      	b.n	8000628 <main+0xd4>
		  }
		  else if (i >= 2) {
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	dd12      	ble.n	8000608 <main+0xb4>
			  HAL_GPIO_WritePin(TR1_R_GPIO_Port, TR1_R_Pin, GPIO_PIN_SET);
 80005e2:	2201      	movs	r2, #1
 80005e4:	2140      	movs	r1, #64	; 0x40
 80005e6:	4834      	ldr	r0, [pc, #208]	; (80006b8 <main+0x164>)
 80005e8:	f000 fe62 	bl	80012b0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(TR1_G_GPIO_Port, TR1_G_Pin, GPIO_PIN_RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005f2:	4831      	ldr	r0, [pc, #196]	; (80006b8 <main+0x164>)
 80005f4:	f000 fe5c 	bl	80012b0 <HAL_GPIO_WritePin>
			  display7SEG1(i - 2);
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	3b02      	subs	r3, #2
 80005fc:	463a      	mov	r2, r7
 80005fe:	4694      	mov	ip, r2
 8000600:	4618      	mov	r0, r3
 8000602:	f7ff fda3 	bl	800014c <display7SEG1.0>
 8000606:	e00f      	b.n	8000628 <main+0xd4>
		  }
		  else {
			  HAL_GPIO_WritePin(TR1_G_GPIO_Port, TR1_G_Pin, GPIO_PIN_SET);
 8000608:	2201      	movs	r2, #1
 800060a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800060e:	482a      	ldr	r0, [pc, #168]	; (80006b8 <main+0x164>)
 8000610:	f000 fe4e 	bl	80012b0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(TR1_Y_GPIO_Port, TR1_Y_Pin, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2180      	movs	r1, #128	; 0x80
 8000618:	4827      	ldr	r0, [pc, #156]	; (80006b8 <main+0x164>)
 800061a:	f000 fe49 	bl	80012b0 <HAL_GPIO_WritePin>
			  display7SEG1(i);
 800061e:	463b      	mov	r3, r7
 8000620:	469c      	mov	ip, r3
 8000622:	6878      	ldr	r0, [r7, #4]
 8000624:	f7ff fd92 	bl	800014c <display7SEG1.0>
		  }
		  if (i >= 7) {
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2b06      	cmp	r3, #6
 800062c:	dd12      	ble.n	8000654 <main+0x100>
			  HAL_GPIO_WritePin(TR2_R_GPIO_Port, TR2_R_Pin, GPIO_PIN_SET);
 800062e:	2201      	movs	r2, #1
 8000630:	2140      	movs	r1, #64	; 0x40
 8000632:	4822      	ldr	r0, [pc, #136]	; (80006bc <main+0x168>)
 8000634:	f000 fe3c 	bl	80012b0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(TR2_G_GPIO_Port, TR2_G_Pin, GPIO_PIN_RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800063e:	481f      	ldr	r0, [pc, #124]	; (80006bc <main+0x168>)
 8000640:	f000 fe36 	bl	80012b0 <HAL_GPIO_WritePin>
			  display7SEG2(i - 7);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	3b07      	subs	r3, #7
 8000648:	463a      	mov	r2, r7
 800064a:	4694      	mov	ip, r2
 800064c:	4618      	mov	r0, r3
 800064e:	f000 f837 	bl	80006c0 <display7SEG2.1>
 8000652:	e024      	b.n	800069e <main+0x14a>
		  }
		  else if (i >= 5) {
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b04      	cmp	r3, #4
 8000658:	dd12      	ble.n	8000680 <main+0x12c>
			  HAL_GPIO_WritePin(TR2_G_GPIO_Port, TR2_G_Pin, GPIO_PIN_SET);
 800065a:	2201      	movs	r2, #1
 800065c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000660:	4816      	ldr	r0, [pc, #88]	; (80006bc <main+0x168>)
 8000662:	f000 fe25 	bl	80012b0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(TR2_Y_GPIO_Port, TR2_Y_Pin, GPIO_PIN_RESET);
 8000666:	2200      	movs	r2, #0
 8000668:	2180      	movs	r1, #128	; 0x80
 800066a:	4814      	ldr	r0, [pc, #80]	; (80006bc <main+0x168>)
 800066c:	f000 fe20 	bl	80012b0 <HAL_GPIO_WritePin>
			  display7SEG2(i - 5);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	3b05      	subs	r3, #5
 8000674:	463a      	mov	r2, r7
 8000676:	4694      	mov	ip, r2
 8000678:	4618      	mov	r0, r3
 800067a:	f000 f821 	bl	80006c0 <display7SEG2.1>
 800067e:	e00e      	b.n	800069e <main+0x14a>
		  }
		  else {
			  HAL_GPIO_WritePin(TR2_Y_GPIO_Port, TR2_Y_Pin, GPIO_PIN_SET);
 8000680:	2201      	movs	r2, #1
 8000682:	2180      	movs	r1, #128	; 0x80
 8000684:	480d      	ldr	r0, [pc, #52]	; (80006bc <main+0x168>)
 8000686:	f000 fe13 	bl	80012b0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(TR2_R_GPIO_Port, TR2_R_Pin, GPIO_PIN_RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	2140      	movs	r1, #64	; 0x40
 800068e:	480b      	ldr	r0, [pc, #44]	; (80006bc <main+0x168>)
 8000690:	f000 fe0e 	bl	80012b0 <HAL_GPIO_WritePin>
			  display7SEG2(i);
 8000694:	463b      	mov	r3, r7
 8000696:	469c      	mov	ip, r3
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f000 f811 	bl	80006c0 <display7SEG2.1>
		  }
		  HAL_Delay(1000);
 800069e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006a2:	f000 fb81 	bl	8000da8 <HAL_Delay>
	  for (int i = 9; i >= 0; i --) {
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	3b01      	subs	r3, #1
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	f6bf af7f 	bge.w	80005b2 <main+0x5e>
 80006b4:	e77a      	b.n	80005ac <main+0x58>
 80006b6:	bf00      	nop
 80006b8:	40010800 	.word	0x40010800
 80006bc:	40010c00 	.word	0x40010c00

080006c0 <display7SEG2.1>:
  void display7SEG2(int num) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	f8c7 c000 	str.w	ip, [r7]
	  if (num == 0) {
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d12a      	bne.n	8000728 <display7SEG2.1+0x68>
	 	  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_RESET);
 80006d2:	2200      	movs	r2, #0
 80006d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006d8:	48cb      	ldr	r0, [pc, #812]	; (8000a08 <display7SEG2.1+0x348>)
 80006da:	f000 fde9 	bl	80012b0 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_RESET);
 80006de:	2200      	movs	r2, #0
 80006e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006e4:	48c8      	ldr	r0, [pc, #800]	; (8000a08 <display7SEG2.1+0x348>)
 80006e6:	f000 fde3 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_RESET);
 80006ea:	2200      	movs	r2, #0
 80006ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006f0:	48c5      	ldr	r0, [pc, #788]	; (8000a08 <display7SEG2.1+0x348>)
 80006f2:	f000 fddd 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_RESET);
 80006f6:	2200      	movs	r2, #0
 80006f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006fc:	48c2      	ldr	r0, [pc, #776]	; (8000a08 <display7SEG2.1+0x348>)
 80006fe:	f000 fdd7 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_RESET);
 8000702:	2200      	movs	r2, #0
 8000704:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000708:	48bf      	ldr	r0, [pc, #764]	; (8000a08 <display7SEG2.1+0x348>)
 800070a:	f000 fdd1 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_RESET);
 800070e:	2200      	movs	r2, #0
 8000710:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000714:	48bc      	ldr	r0, [pc, #752]	; (8000a08 <display7SEG2.1+0x348>)
 8000716:	f000 fdcb 	bl	80012b0 <HAL_GPIO_WritePin>
	 	  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_SET);
 800071a:	2201      	movs	r2, #1
 800071c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000720:	48b9      	ldr	r0, [pc, #740]	; (8000a08 <display7SEG2.1+0x348>)
 8000722:	f000 fdc5 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000726:	e1c9      	b.n	8000abc <display7SEG2.1+0x3fc>
	  else if (num == 1) {
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2b01      	cmp	r3, #1
 800072c:	d12a      	bne.n	8000784 <display7SEG2.1+0xc4>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_SET);
 800072e:	2201      	movs	r2, #1
 8000730:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000734:	48b4      	ldr	r0, [pc, #720]	; (8000a08 <display7SEG2.1+0x348>)
 8000736:	f000 fdbb 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000740:	48b1      	ldr	r0, [pc, #708]	; (8000a08 <display7SEG2.1+0x348>)
 8000742:	f000 fdb5 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_RESET);
 8000746:	2200      	movs	r2, #0
 8000748:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800074c:	48ae      	ldr	r0, [pc, #696]	; (8000a08 <display7SEG2.1+0x348>)
 800074e:	f000 fdaf 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_SET);
 8000752:	2201      	movs	r2, #1
 8000754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000758:	48ab      	ldr	r0, [pc, #684]	; (8000a08 <display7SEG2.1+0x348>)
 800075a:	f000 fda9 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_SET);
 800075e:	2201      	movs	r2, #1
 8000760:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000764:	48a8      	ldr	r0, [pc, #672]	; (8000a08 <display7SEG2.1+0x348>)
 8000766:	f000 fda3 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_SET);
 800076a:	2201      	movs	r2, #1
 800076c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000770:	48a5      	ldr	r0, [pc, #660]	; (8000a08 <display7SEG2.1+0x348>)
 8000772:	f000 fd9d 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_SET);
 8000776:	2201      	movs	r2, #1
 8000778:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800077c:	48a2      	ldr	r0, [pc, #648]	; (8000a08 <display7SEG2.1+0x348>)
 800077e:	f000 fd97 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000782:	e19b      	b.n	8000abc <display7SEG2.1+0x3fc>
	  else if (num == 2) {
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2b02      	cmp	r3, #2
 8000788:	d12a      	bne.n	80007e0 <display7SEG2.1+0x120>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_RESET);
 800078a:	2200      	movs	r2, #0
 800078c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000790:	489d      	ldr	r0, [pc, #628]	; (8000a08 <display7SEG2.1+0x348>)
 8000792:	f000 fd8d 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800079c:	489a      	ldr	r0, [pc, #616]	; (8000a08 <display7SEG2.1+0x348>)
 800079e:	f000 fd87 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_SET);
 80007a2:	2201      	movs	r2, #1
 80007a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007a8:	4897      	ldr	r0, [pc, #604]	; (8000a08 <display7SEG2.1+0x348>)
 80007aa:	f000 fd81 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_RESET);
 80007ae:	2200      	movs	r2, #0
 80007b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b4:	4894      	ldr	r0, [pc, #592]	; (8000a08 <display7SEG2.1+0x348>)
 80007b6:	f000 fd7b 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007c0:	4891      	ldr	r0, [pc, #580]	; (8000a08 <display7SEG2.1+0x348>)
 80007c2:	f000 fd75 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_SET);
 80007c6:	2201      	movs	r2, #1
 80007c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007cc:	488e      	ldr	r0, [pc, #568]	; (8000a08 <display7SEG2.1+0x348>)
 80007ce:	f000 fd6f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007d8:	488b      	ldr	r0, [pc, #556]	; (8000a08 <display7SEG2.1+0x348>)
 80007da:	f000 fd69 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 80007de:	e16d      	b.n	8000abc <display7SEG2.1+0x3fc>
	  else if (num == 3) {
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2b03      	cmp	r3, #3
 80007e4:	d12a      	bne.n	800083c <display7SEG2.1+0x17c>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007ec:	4886      	ldr	r0, [pc, #536]	; (8000a08 <display7SEG2.1+0x348>)
 80007ee:	f000 fd5f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007f8:	4883      	ldr	r0, [pc, #524]	; (8000a08 <display7SEG2.1+0x348>)
 80007fa:	f000 fd59 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000804:	4880      	ldr	r0, [pc, #512]	; (8000a08 <display7SEG2.1+0x348>)
 8000806:	f000 fd53 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000810:	487d      	ldr	r0, [pc, #500]	; (8000a08 <display7SEG2.1+0x348>)
 8000812:	f000 fd4d 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_SET);
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800081c:	487a      	ldr	r0, [pc, #488]	; (8000a08 <display7SEG2.1+0x348>)
 800081e:	f000 fd47 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_SET);
 8000822:	2201      	movs	r2, #1
 8000824:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000828:	4877      	ldr	r0, [pc, #476]	; (8000a08 <display7SEG2.1+0x348>)
 800082a:	f000 fd41 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_RESET);
 800082e:	2200      	movs	r2, #0
 8000830:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000834:	4874      	ldr	r0, [pc, #464]	; (8000a08 <display7SEG2.1+0x348>)
 8000836:	f000 fd3b 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 800083a:	e13f      	b.n	8000abc <display7SEG2.1+0x3fc>
	  else if (num == 4) {
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2b04      	cmp	r3, #4
 8000840:	d12a      	bne.n	8000898 <display7SEG2.1+0x1d8>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_SET);
 8000842:	2201      	movs	r2, #1
 8000844:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000848:	486f      	ldr	r0, [pc, #444]	; (8000a08 <display7SEG2.1+0x348>)
 800084a:	f000 fd31 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_RESET);
 800084e:	2200      	movs	r2, #0
 8000850:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000854:	486c      	ldr	r0, [pc, #432]	; (8000a08 <display7SEG2.1+0x348>)
 8000856:	f000 fd2b 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000860:	4869      	ldr	r0, [pc, #420]	; (8000a08 <display7SEG2.1+0x348>)
 8000862:	f000 fd25 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_SET);
 8000866:	2201      	movs	r2, #1
 8000868:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086c:	4866      	ldr	r0, [pc, #408]	; (8000a08 <display7SEG2.1+0x348>)
 800086e:	f000 fd1f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_SET);
 8000872:	2201      	movs	r2, #1
 8000874:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000878:	4863      	ldr	r0, [pc, #396]	; (8000a08 <display7SEG2.1+0x348>)
 800087a:	f000 fd19 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000884:	4860      	ldr	r0, [pc, #384]	; (8000a08 <display7SEG2.1+0x348>)
 8000886:	f000 fd13 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000890:	485d      	ldr	r0, [pc, #372]	; (8000a08 <display7SEG2.1+0x348>)
 8000892:	f000 fd0d 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000896:	e111      	b.n	8000abc <display7SEG2.1+0x3fc>
	  else if (num == 5) {
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2b05      	cmp	r3, #5
 800089c:	d12a      	bne.n	80008f4 <display7SEG2.1+0x234>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a4:	4858      	ldr	r0, [pc, #352]	; (8000a08 <display7SEG2.1+0x348>)
 80008a6:	f000 fd03 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_SET);
 80008aa:	2201      	movs	r2, #1
 80008ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008b0:	4855      	ldr	r0, [pc, #340]	; (8000a08 <display7SEG2.1+0x348>)
 80008b2:	f000 fcfd 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008bc:	4852      	ldr	r0, [pc, #328]	; (8000a08 <display7SEG2.1+0x348>)
 80008be:	f000 fcf7 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008c8:	484f      	ldr	r0, [pc, #316]	; (8000a08 <display7SEG2.1+0x348>)
 80008ca:	f000 fcf1 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_SET);
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008d4:	484c      	ldr	r0, [pc, #304]	; (8000a08 <display7SEG2.1+0x348>)
 80008d6:	f000 fceb 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008e0:	4849      	ldr	r0, [pc, #292]	; (8000a08 <display7SEG2.1+0x348>)
 80008e2:	f000 fce5 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_RESET);
 80008e6:	2200      	movs	r2, #0
 80008e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008ec:	4846      	ldr	r0, [pc, #280]	; (8000a08 <display7SEG2.1+0x348>)
 80008ee:	f000 fcdf 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 80008f2:	e0e3      	b.n	8000abc <display7SEG2.1+0x3fc>
	  else if (num == 6) {
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2b06      	cmp	r3, #6
 80008f8:	d12a      	bne.n	8000950 <display7SEG2.1+0x290>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000900:	4841      	ldr	r0, [pc, #260]	; (8000a08 <display7SEG2.1+0x348>)
 8000902:	f000 fcd5 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_SET);
 8000906:	2201      	movs	r2, #1
 8000908:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800090c:	483e      	ldr	r0, [pc, #248]	; (8000a08 <display7SEG2.1+0x348>)
 800090e:	f000 fccf 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_RESET);
 8000912:	2200      	movs	r2, #0
 8000914:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000918:	483b      	ldr	r0, [pc, #236]	; (8000a08 <display7SEG2.1+0x348>)
 800091a:	f000 fcc9 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000924:	4838      	ldr	r0, [pc, #224]	; (8000a08 <display7SEG2.1+0x348>)
 8000926:	f000 fcc3 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000930:	4835      	ldr	r0, [pc, #212]	; (8000a08 <display7SEG2.1+0x348>)
 8000932:	f000 fcbd 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_RESET);
 8000936:	2200      	movs	r2, #0
 8000938:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800093c:	4832      	ldr	r0, [pc, #200]	; (8000a08 <display7SEG2.1+0x348>)
 800093e:	f000 fcb7 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000948:	482f      	ldr	r0, [pc, #188]	; (8000a08 <display7SEG2.1+0x348>)
 800094a:	f000 fcb1 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 800094e:	e0b5      	b.n	8000abc <display7SEG2.1+0x3fc>
	  else if (num == 7) {
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2b07      	cmp	r3, #7
 8000954:	d12a      	bne.n	80009ac <display7SEG2.1+0x2ec>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	f44f 7100 	mov.w	r1, #512	; 0x200
 800095c:	482a      	ldr	r0, [pc, #168]	; (8000a08 <display7SEG2.1+0x348>)
 800095e:	f000 fca7 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_RESET);
 8000962:	2200      	movs	r2, #0
 8000964:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000968:	4827      	ldr	r0, [pc, #156]	; (8000a08 <display7SEG2.1+0x348>)
 800096a:	f000 fca1 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000974:	4824      	ldr	r0, [pc, #144]	; (8000a08 <display7SEG2.1+0x348>)
 8000976:	f000 fc9b 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_SET);
 800097a:	2201      	movs	r2, #1
 800097c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000980:	4821      	ldr	r0, [pc, #132]	; (8000a08 <display7SEG2.1+0x348>)
 8000982:	f000 fc95 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_SET);
 8000986:	2201      	movs	r2, #1
 8000988:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800098c:	481e      	ldr	r0, [pc, #120]	; (8000a08 <display7SEG2.1+0x348>)
 800098e:	f000 fc8f 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_SET);
 8000992:	2201      	movs	r2, #1
 8000994:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000998:	481b      	ldr	r0, [pc, #108]	; (8000a08 <display7SEG2.1+0x348>)
 800099a:	f000 fc89 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_SET);
 800099e:	2201      	movs	r2, #1
 80009a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009a4:	4818      	ldr	r0, [pc, #96]	; (8000a08 <display7SEG2.1+0x348>)
 80009a6:	f000 fc83 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 80009aa:	e087      	b.n	8000abc <display7SEG2.1+0x3fc>
	  else if (num == 8) {
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2b08      	cmp	r3, #8
 80009b0:	d12c      	bne.n	8000a0c <display7SEG2.1+0x34c>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_RESET);
 80009b2:	2200      	movs	r2, #0
 80009b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009b8:	4813      	ldr	r0, [pc, #76]	; (8000a08 <display7SEG2.1+0x348>)
 80009ba:	f000 fc79 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_RESET);
 80009be:	2200      	movs	r2, #0
 80009c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009c4:	4810      	ldr	r0, [pc, #64]	; (8000a08 <display7SEG2.1+0x348>)
 80009c6:	f000 fc73 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009d0:	480d      	ldr	r0, [pc, #52]	; (8000a08 <display7SEG2.1+0x348>)
 80009d2:	f000 fc6d 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009dc:	480a      	ldr	r0, [pc, #40]	; (8000a08 <display7SEG2.1+0x348>)
 80009de:	f000 fc67 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e8:	4807      	ldr	r0, [pc, #28]	; (8000a08 <display7SEG2.1+0x348>)
 80009ea:	f000 fc61 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_RESET);
 80009ee:	2200      	movs	r2, #0
 80009f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009f4:	4804      	ldr	r0, [pc, #16]	; (8000a08 <display7SEG2.1+0x348>)
 80009f6:	f000 fc5b 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a00:	4801      	ldr	r0, [pc, #4]	; (8000a08 <display7SEG2.1+0x348>)
 8000a02:	f000 fc55 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000a06:	e059      	b.n	8000abc <display7SEG2.1+0x3fc>
 8000a08:	40010c00 	.word	0x40010c00
	  else if (num == 9) {
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	2b09      	cmp	r3, #9
 8000a10:	d12a      	bne.n	8000a68 <display7SEG2.1+0x3a8>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_RESET);
 8000a12:	2200      	movs	r2, #0
 8000a14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a18:	482a      	ldr	r0, [pc, #168]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a1a:	f000 fc49 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a24:	4827      	ldr	r0, [pc, #156]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a26:	f000 fc43 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a30:	4824      	ldr	r0, [pc, #144]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a32:	f000 fc3d 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_RESET);
 8000a36:	2200      	movs	r2, #0
 8000a38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a3c:	4821      	ldr	r0, [pc, #132]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a3e:	f000 fc37 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_SET);
 8000a42:	2201      	movs	r2, #1
 8000a44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a48:	481e      	ldr	r0, [pc, #120]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a4a:	f000 fc31 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a54:	481b      	ldr	r0, [pc, #108]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a56:	f000 fc2b 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a60:	4818      	ldr	r0, [pc, #96]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a62:	f000 fc25 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000a66:	e029      	b.n	8000abc <display7SEG2.1+0x3fc>
		  HAL_GPIO_WritePin(SE2_A_GPIO_Port, SE2_A_Pin, GPIO_PIN_SET);
 8000a68:	2201      	movs	r2, #1
 8000a6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a6e:	4815      	ldr	r0, [pc, #84]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a70:	f000 fc1e 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_B_GPIO_Port, SE2_B_Pin, GPIO_PIN_SET);
 8000a74:	2201      	movs	r2, #1
 8000a76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a7a:	4812      	ldr	r0, [pc, #72]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a7c:	f000 fc18 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_C_GPIO_Port, SE2_C_Pin, GPIO_PIN_SET);
 8000a80:	2201      	movs	r2, #1
 8000a82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a86:	480f      	ldr	r0, [pc, #60]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a88:	f000 fc12 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_D_GPIO_Port, SE2_D_Pin, GPIO_PIN_SET);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a92:	480c      	ldr	r0, [pc, #48]	; (8000ac4 <display7SEG2.1+0x404>)
 8000a94:	f000 fc0c 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_E_GPIO_Port, SE2_E_Pin, GPIO_PIN_SET);
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a9e:	4809      	ldr	r0, [pc, #36]	; (8000ac4 <display7SEG2.1+0x404>)
 8000aa0:	f000 fc06 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_F_GPIO_Port, SE2_F_Pin, GPIO_PIN_SET);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000aaa:	4806      	ldr	r0, [pc, #24]	; (8000ac4 <display7SEG2.1+0x404>)
 8000aac:	f000 fc00 	bl	80012b0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SE2_G_GPIO_Port, SE2_G_Pin, GPIO_PIN_SET);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ab6:	4803      	ldr	r0, [pc, #12]	; (8000ac4 <display7SEG2.1+0x404>)
 8000ab8:	f000 fbfa 	bl	80012b0 <HAL_GPIO_WritePin>
  }
 8000abc:	bf00      	nop
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40010c00 	.word	0x40010c00

08000ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b090      	sub	sp, #64	; 0x40
 8000acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ace:	f107 0318 	add.w	r3, r7, #24
 8000ad2:	2228      	movs	r2, #40	; 0x28
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f000 ffea 	bl	8001ab0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	605a      	str	r2, [r3, #4]
 8000ae4:	609a      	str	r2, [r3, #8]
 8000ae6:	60da      	str	r2, [r3, #12]
 8000ae8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aea:	2302      	movs	r3, #2
 8000aec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aee:	2301      	movs	r3, #1
 8000af0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000af2:	2310      	movs	r3, #16
 8000af4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000af6:	2300      	movs	r3, #0
 8000af8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afa:	f107 0318 	add.w	r3, r7, #24
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 fbee 	bl	80012e0 <HAL_RCC_OscConfig>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000b0a:	f000 f86f 	bl	8000bec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b0e:	230f      	movs	r3, #15
 8000b10:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b12:	2300      	movs	r3, #0
 8000b14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f000 fe5c 	bl	80017e4 <HAL_RCC_ClockConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b32:	f000 f85b 	bl	8000bec <Error_Handler>
  }
}
 8000b36:	bf00      	nop
 8000b38:	3740      	adds	r7, #64	; 0x40
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
	...

08000b40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b46:	f107 0308 	add.w	r3, r7, #8
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
 8000b52:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b54:	4b22      	ldr	r3, [pc, #136]	; (8000be0 <MX_GPIO_Init+0xa0>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	4a21      	ldr	r2, [pc, #132]	; (8000be0 <MX_GPIO_Init+0xa0>)
 8000b5a:	f043 0304 	orr.w	r3, r3, #4
 8000b5e:	6193      	str	r3, [r2, #24]
 8000b60:	4b1f      	ldr	r3, [pc, #124]	; (8000be0 <MX_GPIO_Init+0xa0>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	f003 0304 	and.w	r3, r3, #4
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6c:	4b1c      	ldr	r3, [pc, #112]	; (8000be0 <MX_GPIO_Init+0xa0>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	4a1b      	ldr	r2, [pc, #108]	; (8000be0 <MX_GPIO_Init+0xa0>)
 8000b72:	f043 0308 	orr.w	r3, r3, #8
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b19      	ldr	r3, [pc, #100]	; (8000be0 <MX_GPIO_Init+0xa0>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f003 0308 	and.w	r3, r3, #8
 8000b80:	603b      	str	r3, [r7, #0]
 8000b82:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TR1_R_Pin|TR1_Y_Pin|TR1_G_Pin|SE1_A_Pin
 8000b84:	2200      	movs	r2, #0
 8000b86:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 8000b8a:	4816      	ldr	r0, [pc, #88]	; (8000be4 <MX_GPIO_Init+0xa4>)
 8000b8c:	f000 fb90 	bl	80012b0 <HAL_GPIO_WritePin>
                          |SE1_B_Pin|SE1_C_Pin|SE1_D_Pin|SE1_E_Pin
                          |SE1_F_Pin|SE1_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SE2_B_Pin|SE2_C_Pin|SE2_D_Pin|SE2_E_Pin
 8000b90:	2200      	movs	r2, #0
 8000b92:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 8000b96:	4814      	ldr	r0, [pc, #80]	; (8000be8 <MX_GPIO_Init+0xa8>)
 8000b98:	f000 fb8a 	bl	80012b0 <HAL_GPIO_WritePin>
                          |TR2_G_Pin|SE2_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TR1_R_Pin TR1_Y_Pin TR1_G_Pin SE1_A_Pin
                           SE1_B_Pin SE1_C_Pin SE1_D_Pin SE1_E_Pin
                           SE1_F_Pin SE1_G_Pin */
  GPIO_InitStruct.Pin = TR1_R_Pin|TR1_Y_Pin|TR1_G_Pin|SE1_A_Pin
 8000b9c:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 8000ba0:	60bb      	str	r3, [r7, #8]
                          |SE1_B_Pin|SE1_C_Pin|SE1_D_Pin|SE1_E_Pin
                          |SE1_F_Pin|SE1_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000baa:	2302      	movs	r3, #2
 8000bac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bae:	f107 0308 	add.w	r3, r7, #8
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	480b      	ldr	r0, [pc, #44]	; (8000be4 <MX_GPIO_Init+0xa4>)
 8000bb6:	f000 f9ff 	bl	8000fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SE2_B_Pin SE2_C_Pin SE2_D_Pin SE2_E_Pin
                           SE2_F_Pin SE2_G_Pin TR2_R_Pin TR2_Y_Pin
                           TR2_G_Pin SE2_A_Pin */
  GPIO_InitStruct.Pin = SE2_B_Pin|SE2_C_Pin|SE2_D_Pin|SE2_E_Pin
 8000bba:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 8000bbe:	60bb      	str	r3, [r7, #8]
                          |SE2_F_Pin|SE2_G_Pin|TR2_R_Pin|TR2_Y_Pin
                          |TR2_G_Pin|SE2_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	f107 0308 	add.w	r3, r7, #8
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4805      	ldr	r0, [pc, #20]	; (8000be8 <MX_GPIO_Init+0xa8>)
 8000bd4:	f000 f9f0 	bl	8000fb8 <HAL_GPIO_Init>

}
 8000bd8:	bf00      	nop
 8000bda:	3718      	adds	r7, #24
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40021000 	.word	0x40021000
 8000be4:	40010800 	.word	0x40010800
 8000be8:	40010c00 	.word	0x40010c00

08000bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf0:	b672      	cpsid	i
}
 8000bf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bf4:	e7fe      	b.n	8000bf4 <Error_Handler+0x8>
	...

08000bf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	; (8000c38 <HAL_MspInit+0x40>)
 8000c00:	699b      	ldr	r3, [r3, #24]
 8000c02:	4a0d      	ldr	r2, [pc, #52]	; (8000c38 <HAL_MspInit+0x40>)
 8000c04:	f043 0301 	orr.w	r3, r3, #1
 8000c08:	6193      	str	r3, [r2, #24]
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <HAL_MspInit+0x40>)
 8000c0c:	699b      	ldr	r3, [r3, #24]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <HAL_MspInit+0x40>)
 8000c18:	69db      	ldr	r3, [r3, #28]
 8000c1a:	4a07      	ldr	r2, [pc, #28]	; (8000c38 <HAL_MspInit+0x40>)
 8000c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c20:	61d3      	str	r3, [r2, #28]
 8000c22:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <HAL_MspInit+0x40>)
 8000c24:	69db      	ldr	r3, [r3, #28]
 8000c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c2a:	603b      	str	r3, [r7, #0]
 8000c2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr
 8000c38:	40021000 	.word	0x40021000

08000c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c40:	e7fe      	b.n	8000c40 <NMI_Handler+0x4>

08000c42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c42:	b480      	push	{r7}
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c46:	e7fe      	b.n	8000c46 <HardFault_Handler+0x4>

08000c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c4c:	e7fe      	b.n	8000c4c <MemManage_Handler+0x4>

08000c4e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c52:	e7fe      	b.n	8000c52 <BusFault_Handler+0x4>

08000c54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c58:	e7fe      	b.n	8000c58 <UsageFault_Handler+0x4>

08000c5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr

08000c66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bc80      	pop	{r7}
 8000c70:	4770      	bx	lr

08000c72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bc80      	pop	{r7}
 8000c7c:	4770      	bx	lr

08000c7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c82:	f000 f875 	bl	8000d70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c8e:	bf00      	nop
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bc80      	pop	{r7}
 8000c94:	4770      	bx	lr
	...

08000c98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c98:	480c      	ldr	r0, [pc, #48]	; (8000ccc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c9a:	490d      	ldr	r1, [pc, #52]	; (8000cd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c9c:	4a0d      	ldr	r2, [pc, #52]	; (8000cd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ca0:	e002      	b.n	8000ca8 <LoopCopyDataInit>

08000ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca6:	3304      	adds	r3, #4

08000ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cac:	d3f9      	bcc.n	8000ca2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cae:	4a0a      	ldr	r2, [pc, #40]	; (8000cd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cb0:	4c0a      	ldr	r4, [pc, #40]	; (8000cdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb4:	e001      	b.n	8000cba <LoopFillZerobss>

08000cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb8:	3204      	adds	r2, #4

08000cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cbc:	d3fb      	bcc.n	8000cb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000cbe:	f7ff ffe4 	bl	8000c8a <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cc2:	f000 fefd 	bl	8001ac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cc6:	f7ff fc45 	bl	8000554 <main>
  bx lr
 8000cca:	4770      	bx	lr
  ldr r0, =_sdata
 8000ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cd0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000cd4:	08001b48 	.word	0x08001b48
  ldr r2, =_sbss
 8000cd8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000cdc:	2000002c 	.word	0x2000002c

08000ce0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ce0:	e7fe      	b.n	8000ce0 <ADC1_2_IRQHandler>
	...

08000ce4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ce8:	4b08      	ldr	r3, [pc, #32]	; (8000d0c <HAL_Init+0x28>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a07      	ldr	r2, [pc, #28]	; (8000d0c <HAL_Init+0x28>)
 8000cee:	f043 0310 	orr.w	r3, r3, #16
 8000cf2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf4:	2003      	movs	r0, #3
 8000cf6:	f000 f92b 	bl	8000f50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cfa:	200f      	movs	r0, #15
 8000cfc:	f000 f808 	bl	8000d10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d00:	f7ff ff7a 	bl	8000bf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40022000 	.word	0x40022000

08000d10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d18:	4b12      	ldr	r3, [pc, #72]	; (8000d64 <HAL_InitTick+0x54>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <HAL_InitTick+0x58>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	4619      	mov	r1, r3
 8000d22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 f935 	bl	8000f9e <HAL_SYSTICK_Config>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e00e      	b.n	8000d5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2b0f      	cmp	r3, #15
 8000d42:	d80a      	bhi.n	8000d5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d44:	2200      	movs	r2, #0
 8000d46:	6879      	ldr	r1, [r7, #4]
 8000d48:	f04f 30ff 	mov.w	r0, #4294967295
 8000d4c:	f000 f90b 	bl	8000f66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d50:	4a06      	ldr	r2, [pc, #24]	; (8000d6c <HAL_InitTick+0x5c>)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d56:	2300      	movs	r3, #0
 8000d58:	e000      	b.n	8000d5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000000 	.word	0x20000000
 8000d68:	20000008 	.word	0x20000008
 8000d6c:	20000004 	.word	0x20000004

08000d70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d74:	4b05      	ldr	r3, [pc, #20]	; (8000d8c <HAL_IncTick+0x1c>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <HAL_IncTick+0x20>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4413      	add	r3, r2
 8000d80:	4a03      	ldr	r2, [pc, #12]	; (8000d90 <HAL_IncTick+0x20>)
 8000d82:	6013      	str	r3, [r2, #0]
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr
 8000d8c:	20000008 	.word	0x20000008
 8000d90:	20000028 	.word	0x20000028

08000d94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return uwTick;
 8000d98:	4b02      	ldr	r3, [pc, #8]	; (8000da4 <HAL_GetTick+0x10>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr
 8000da4:	20000028 	.word	0x20000028

08000da8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000db0:	f7ff fff0 	bl	8000d94 <HAL_GetTick>
 8000db4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dc0:	d005      	beq.n	8000dce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dc2:	4b0a      	ldr	r3, [pc, #40]	; (8000dec <HAL_Delay+0x44>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	4413      	add	r3, r2
 8000dcc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dce:	bf00      	nop
 8000dd0:	f7ff ffe0 	bl	8000d94 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	68fa      	ldr	r2, [r7, #12]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d8f7      	bhi.n	8000dd0 <HAL_Delay+0x28>
  {
  }
}
 8000de0:	bf00      	nop
 8000de2:	bf00      	nop
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20000008 	.word	0x20000008

08000df0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b085      	sub	sp, #20
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f003 0307 	and.w	r3, r3, #7
 8000dfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e00:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <__NVIC_SetPriorityGrouping+0x44>)
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e06:	68ba      	ldr	r2, [r7, #8]
 8000e08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e22:	4a04      	ldr	r2, [pc, #16]	; (8000e34 <__NVIC_SetPriorityGrouping+0x44>)
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	60d3      	str	r3, [r2, #12]
}
 8000e28:	bf00      	nop
 8000e2a:	3714      	adds	r7, #20
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bc80      	pop	{r7}
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e3c:	4b04      	ldr	r3, [pc, #16]	; (8000e50 <__NVIC_GetPriorityGrouping+0x18>)
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	0a1b      	lsrs	r3, r3, #8
 8000e42:	f003 0307 	and.w	r3, r3, #7
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bc80      	pop	{r7}
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	6039      	str	r1, [r7, #0]
 8000e5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	db0a      	blt.n	8000e7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	b2da      	uxtb	r2, r3
 8000e6c:	490c      	ldr	r1, [pc, #48]	; (8000ea0 <__NVIC_SetPriority+0x4c>)
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	0112      	lsls	r2, r2, #4
 8000e74:	b2d2      	uxtb	r2, r2
 8000e76:	440b      	add	r3, r1
 8000e78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e7c:	e00a      	b.n	8000e94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	b2da      	uxtb	r2, r3
 8000e82:	4908      	ldr	r1, [pc, #32]	; (8000ea4 <__NVIC_SetPriority+0x50>)
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	f003 030f 	and.w	r3, r3, #15
 8000e8a:	3b04      	subs	r3, #4
 8000e8c:	0112      	lsls	r2, r2, #4
 8000e8e:	b2d2      	uxtb	r2, r2
 8000e90:	440b      	add	r3, r1
 8000e92:	761a      	strb	r2, [r3, #24]
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bc80      	pop	{r7}
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	e000e100 	.word	0xe000e100
 8000ea4:	e000ed00 	.word	0xe000ed00

08000ea8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b089      	sub	sp, #36	; 0x24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	f003 0307 	and.w	r3, r3, #7
 8000eba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	f1c3 0307 	rsb	r3, r3, #7
 8000ec2:	2b04      	cmp	r3, #4
 8000ec4:	bf28      	it	cs
 8000ec6:	2304      	movcs	r3, #4
 8000ec8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	3304      	adds	r3, #4
 8000ece:	2b06      	cmp	r3, #6
 8000ed0:	d902      	bls.n	8000ed8 <NVIC_EncodePriority+0x30>
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	3b03      	subs	r3, #3
 8000ed6:	e000      	b.n	8000eda <NVIC_EncodePriority+0x32>
 8000ed8:	2300      	movs	r3, #0
 8000eda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000edc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	43da      	mvns	r2, r3
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	401a      	ands	r2, r3
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8000efa:	43d9      	mvns	r1, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f00:	4313      	orrs	r3, r2
         );
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3724      	adds	r7, #36	; 0x24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr

08000f0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	3b01      	subs	r3, #1
 8000f18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f1c:	d301      	bcc.n	8000f22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e00f      	b.n	8000f42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f22:	4a0a      	ldr	r2, [pc, #40]	; (8000f4c <SysTick_Config+0x40>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f2a:	210f      	movs	r1, #15
 8000f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f30:	f7ff ff90 	bl	8000e54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f34:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <SysTick_Config+0x40>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f3a:	4b04      	ldr	r3, [pc, #16]	; (8000f4c <SysTick_Config+0x40>)
 8000f3c:	2207      	movs	r2, #7
 8000f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	e000e010 	.word	0xe000e010

08000f50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f7ff ff49 	bl	8000df0 <__NVIC_SetPriorityGrouping>
}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b086      	sub	sp, #24
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	60b9      	str	r1, [r7, #8]
 8000f70:	607a      	str	r2, [r7, #4]
 8000f72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f78:	f7ff ff5e 	bl	8000e38 <__NVIC_GetPriorityGrouping>
 8000f7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	68b9      	ldr	r1, [r7, #8]
 8000f82:	6978      	ldr	r0, [r7, #20]
 8000f84:	f7ff ff90 	bl	8000ea8 <NVIC_EncodePriority>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff ff5f 	bl	8000e54 <__NVIC_SetPriority>
}
 8000f96:	bf00      	nop
 8000f98:	3718      	adds	r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b082      	sub	sp, #8
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f7ff ffb0 	bl	8000f0c <SysTick_Config>
 8000fac:	4603      	mov	r3, r0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b08b      	sub	sp, #44	; 0x2c
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fca:	e161      	b.n	8001290 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	69fa      	ldr	r2, [r7, #28]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	f040 8150 	bne.w	800128a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	4a97      	ldr	r2, [pc, #604]	; (800124c <HAL_GPIO_Init+0x294>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d05e      	beq.n	80010b2 <HAL_GPIO_Init+0xfa>
 8000ff4:	4a95      	ldr	r2, [pc, #596]	; (800124c <HAL_GPIO_Init+0x294>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d875      	bhi.n	80010e6 <HAL_GPIO_Init+0x12e>
 8000ffa:	4a95      	ldr	r2, [pc, #596]	; (8001250 <HAL_GPIO_Init+0x298>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d058      	beq.n	80010b2 <HAL_GPIO_Init+0xfa>
 8001000:	4a93      	ldr	r2, [pc, #588]	; (8001250 <HAL_GPIO_Init+0x298>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d86f      	bhi.n	80010e6 <HAL_GPIO_Init+0x12e>
 8001006:	4a93      	ldr	r2, [pc, #588]	; (8001254 <HAL_GPIO_Init+0x29c>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d052      	beq.n	80010b2 <HAL_GPIO_Init+0xfa>
 800100c:	4a91      	ldr	r2, [pc, #580]	; (8001254 <HAL_GPIO_Init+0x29c>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d869      	bhi.n	80010e6 <HAL_GPIO_Init+0x12e>
 8001012:	4a91      	ldr	r2, [pc, #580]	; (8001258 <HAL_GPIO_Init+0x2a0>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d04c      	beq.n	80010b2 <HAL_GPIO_Init+0xfa>
 8001018:	4a8f      	ldr	r2, [pc, #572]	; (8001258 <HAL_GPIO_Init+0x2a0>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d863      	bhi.n	80010e6 <HAL_GPIO_Init+0x12e>
 800101e:	4a8f      	ldr	r2, [pc, #572]	; (800125c <HAL_GPIO_Init+0x2a4>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d046      	beq.n	80010b2 <HAL_GPIO_Init+0xfa>
 8001024:	4a8d      	ldr	r2, [pc, #564]	; (800125c <HAL_GPIO_Init+0x2a4>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d85d      	bhi.n	80010e6 <HAL_GPIO_Init+0x12e>
 800102a:	2b12      	cmp	r3, #18
 800102c:	d82a      	bhi.n	8001084 <HAL_GPIO_Init+0xcc>
 800102e:	2b12      	cmp	r3, #18
 8001030:	d859      	bhi.n	80010e6 <HAL_GPIO_Init+0x12e>
 8001032:	a201      	add	r2, pc, #4	; (adr r2, 8001038 <HAL_GPIO_Init+0x80>)
 8001034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001038:	080010b3 	.word	0x080010b3
 800103c:	0800108d 	.word	0x0800108d
 8001040:	0800109f 	.word	0x0800109f
 8001044:	080010e1 	.word	0x080010e1
 8001048:	080010e7 	.word	0x080010e7
 800104c:	080010e7 	.word	0x080010e7
 8001050:	080010e7 	.word	0x080010e7
 8001054:	080010e7 	.word	0x080010e7
 8001058:	080010e7 	.word	0x080010e7
 800105c:	080010e7 	.word	0x080010e7
 8001060:	080010e7 	.word	0x080010e7
 8001064:	080010e7 	.word	0x080010e7
 8001068:	080010e7 	.word	0x080010e7
 800106c:	080010e7 	.word	0x080010e7
 8001070:	080010e7 	.word	0x080010e7
 8001074:	080010e7 	.word	0x080010e7
 8001078:	080010e7 	.word	0x080010e7
 800107c:	08001095 	.word	0x08001095
 8001080:	080010a9 	.word	0x080010a9
 8001084:	4a76      	ldr	r2, [pc, #472]	; (8001260 <HAL_GPIO_Init+0x2a8>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d013      	beq.n	80010b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800108a:	e02c      	b.n	80010e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	623b      	str	r3, [r7, #32]
          break;
 8001092:	e029      	b.n	80010e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	3304      	adds	r3, #4
 800109a:	623b      	str	r3, [r7, #32]
          break;
 800109c:	e024      	b.n	80010e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	3308      	adds	r3, #8
 80010a4:	623b      	str	r3, [r7, #32]
          break;
 80010a6:	e01f      	b.n	80010e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	330c      	adds	r3, #12
 80010ae:	623b      	str	r3, [r7, #32]
          break;
 80010b0:	e01a      	b.n	80010e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d102      	bne.n	80010c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80010ba:	2304      	movs	r3, #4
 80010bc:	623b      	str	r3, [r7, #32]
          break;
 80010be:	e013      	b.n	80010e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d105      	bne.n	80010d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010c8:	2308      	movs	r3, #8
 80010ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	69fa      	ldr	r2, [r7, #28]
 80010d0:	611a      	str	r2, [r3, #16]
          break;
 80010d2:	e009      	b.n	80010e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010d4:	2308      	movs	r3, #8
 80010d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	69fa      	ldr	r2, [r7, #28]
 80010dc:	615a      	str	r2, [r3, #20]
          break;
 80010de:	e003      	b.n	80010e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
          break;
 80010e4:	e000      	b.n	80010e8 <HAL_GPIO_Init+0x130>
          break;
 80010e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	2bff      	cmp	r3, #255	; 0xff
 80010ec:	d801      	bhi.n	80010f2 <HAL_GPIO_Init+0x13a>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	e001      	b.n	80010f6 <HAL_GPIO_Init+0x13e>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	3304      	adds	r3, #4
 80010f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80010f8:	69bb      	ldr	r3, [r7, #24]
 80010fa:	2bff      	cmp	r3, #255	; 0xff
 80010fc:	d802      	bhi.n	8001104 <HAL_GPIO_Init+0x14c>
 80010fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	e002      	b.n	800110a <HAL_GPIO_Init+0x152>
 8001104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001106:	3b08      	subs	r3, #8
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	210f      	movs	r1, #15
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	fa01 f303 	lsl.w	r3, r1, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	401a      	ands	r2, r3
 800111c:	6a39      	ldr	r1, [r7, #32]
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	fa01 f303 	lsl.w	r3, r1, r3
 8001124:	431a      	orrs	r2, r3
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001132:	2b00      	cmp	r3, #0
 8001134:	f000 80a9 	beq.w	800128a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001138:	4b4a      	ldr	r3, [pc, #296]	; (8001264 <HAL_GPIO_Init+0x2ac>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a49      	ldr	r2, [pc, #292]	; (8001264 <HAL_GPIO_Init+0x2ac>)
 800113e:	f043 0301 	orr.w	r3, r3, #1
 8001142:	6193      	str	r3, [r2, #24]
 8001144:	4b47      	ldr	r3, [pc, #284]	; (8001264 <HAL_GPIO_Init+0x2ac>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001150:	4a45      	ldr	r2, [pc, #276]	; (8001268 <HAL_GPIO_Init+0x2b0>)
 8001152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001154:	089b      	lsrs	r3, r3, #2
 8001156:	3302      	adds	r3, #2
 8001158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800115e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001160:	f003 0303 	and.w	r3, r3, #3
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	220f      	movs	r2, #15
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	4013      	ands	r3, r2
 8001172:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a3d      	ldr	r2, [pc, #244]	; (800126c <HAL_GPIO_Init+0x2b4>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d00d      	beq.n	8001198 <HAL_GPIO_Init+0x1e0>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a3c      	ldr	r2, [pc, #240]	; (8001270 <HAL_GPIO_Init+0x2b8>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d007      	beq.n	8001194 <HAL_GPIO_Init+0x1dc>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4a3b      	ldr	r2, [pc, #236]	; (8001274 <HAL_GPIO_Init+0x2bc>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d101      	bne.n	8001190 <HAL_GPIO_Init+0x1d8>
 800118c:	2302      	movs	r3, #2
 800118e:	e004      	b.n	800119a <HAL_GPIO_Init+0x1e2>
 8001190:	2303      	movs	r3, #3
 8001192:	e002      	b.n	800119a <HAL_GPIO_Init+0x1e2>
 8001194:	2301      	movs	r3, #1
 8001196:	e000      	b.n	800119a <HAL_GPIO_Init+0x1e2>
 8001198:	2300      	movs	r3, #0
 800119a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800119c:	f002 0203 	and.w	r2, r2, #3
 80011a0:	0092      	lsls	r2, r2, #2
 80011a2:	4093      	lsls	r3, r2
 80011a4:	68fa      	ldr	r2, [r7, #12]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80011aa:	492f      	ldr	r1, [pc, #188]	; (8001268 <HAL_GPIO_Init+0x2b0>)
 80011ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ae:	089b      	lsrs	r3, r3, #2
 80011b0:	3302      	adds	r3, #2
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d006      	beq.n	80011d2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011c4:	4b2c      	ldr	r3, [pc, #176]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	492b      	ldr	r1, [pc, #172]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 80011ca:	69bb      	ldr	r3, [r7, #24]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	600b      	str	r3, [r1, #0]
 80011d0:	e006      	b.n	80011e0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011d2:	4b29      	ldr	r3, [pc, #164]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	43db      	mvns	r3, r3
 80011da:	4927      	ldr	r1, [pc, #156]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 80011dc:	4013      	ands	r3, r2
 80011de:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d006      	beq.n	80011fa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80011ec:	4b22      	ldr	r3, [pc, #136]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 80011ee:	685a      	ldr	r2, [r3, #4]
 80011f0:	4921      	ldr	r1, [pc, #132]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	604b      	str	r3, [r1, #4]
 80011f8:	e006      	b.n	8001208 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011fa:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 80011fc:	685a      	ldr	r2, [r3, #4]
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	43db      	mvns	r3, r3
 8001202:	491d      	ldr	r1, [pc, #116]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 8001204:	4013      	ands	r3, r2
 8001206:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001210:	2b00      	cmp	r3, #0
 8001212:	d006      	beq.n	8001222 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001214:	4b18      	ldr	r3, [pc, #96]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 8001216:	689a      	ldr	r2, [r3, #8]
 8001218:	4917      	ldr	r1, [pc, #92]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	4313      	orrs	r3, r2
 800121e:	608b      	str	r3, [r1, #8]
 8001220:	e006      	b.n	8001230 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001222:	4b15      	ldr	r3, [pc, #84]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 8001224:	689a      	ldr	r2, [r3, #8]
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	43db      	mvns	r3, r3
 800122a:	4913      	ldr	r1, [pc, #76]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 800122c:	4013      	ands	r3, r2
 800122e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d01f      	beq.n	800127c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 800123e:	68da      	ldr	r2, [r3, #12]
 8001240:	490d      	ldr	r1, [pc, #52]	; (8001278 <HAL_GPIO_Init+0x2c0>)
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	4313      	orrs	r3, r2
 8001246:	60cb      	str	r3, [r1, #12]
 8001248:	e01f      	b.n	800128a <HAL_GPIO_Init+0x2d2>
 800124a:	bf00      	nop
 800124c:	10320000 	.word	0x10320000
 8001250:	10310000 	.word	0x10310000
 8001254:	10220000 	.word	0x10220000
 8001258:	10210000 	.word	0x10210000
 800125c:	10120000 	.word	0x10120000
 8001260:	10110000 	.word	0x10110000
 8001264:	40021000 	.word	0x40021000
 8001268:	40010000 	.word	0x40010000
 800126c:	40010800 	.word	0x40010800
 8001270:	40010c00 	.word	0x40010c00
 8001274:	40011000 	.word	0x40011000
 8001278:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <HAL_GPIO_Init+0x2f4>)
 800127e:	68da      	ldr	r2, [r3, #12]
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	43db      	mvns	r3, r3
 8001284:	4909      	ldr	r1, [pc, #36]	; (80012ac <HAL_GPIO_Init+0x2f4>)
 8001286:	4013      	ands	r3, r2
 8001288:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800128a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128c:	3301      	adds	r3, #1
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001296:	fa22 f303 	lsr.w	r3, r2, r3
 800129a:	2b00      	cmp	r3, #0
 800129c:	f47f ae96 	bne.w	8000fcc <HAL_GPIO_Init+0x14>
  }
}
 80012a0:	bf00      	nop
 80012a2:	bf00      	nop
 80012a4:	372c      	adds	r7, #44	; 0x2c
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr
 80012ac:	40010400 	.word	0x40010400

080012b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	807b      	strh	r3, [r7, #2]
 80012bc:	4613      	mov	r3, r2
 80012be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012c0:	787b      	ldrb	r3, [r7, #1]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c6:	887a      	ldrh	r2, [r7, #2]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80012cc:	e003      	b.n	80012d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80012ce:	887b      	ldrh	r3, [r7, #2]
 80012d0:	041a      	lsls	r2, r3, #16
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	611a      	str	r2, [r3, #16]
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr

080012e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e272      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	f000 8087 	beq.w	800140e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001300:	4b92      	ldr	r3, [pc, #584]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f003 030c 	and.w	r3, r3, #12
 8001308:	2b04      	cmp	r3, #4
 800130a:	d00c      	beq.n	8001326 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800130c:	4b8f      	ldr	r3, [pc, #572]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f003 030c 	and.w	r3, r3, #12
 8001314:	2b08      	cmp	r3, #8
 8001316:	d112      	bne.n	800133e <HAL_RCC_OscConfig+0x5e>
 8001318:	4b8c      	ldr	r3, [pc, #560]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001320:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001324:	d10b      	bne.n	800133e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001326:	4b89      	ldr	r3, [pc, #548]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d06c      	beq.n	800140c <HAL_RCC_OscConfig+0x12c>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d168      	bne.n	800140c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e24c      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001346:	d106      	bne.n	8001356 <HAL_RCC_OscConfig+0x76>
 8001348:	4b80      	ldr	r3, [pc, #512]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a7f      	ldr	r2, [pc, #508]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 800134e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001352:	6013      	str	r3, [r2, #0]
 8001354:	e02e      	b.n	80013b4 <HAL_RCC_OscConfig+0xd4>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d10c      	bne.n	8001378 <HAL_RCC_OscConfig+0x98>
 800135e:	4b7b      	ldr	r3, [pc, #492]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a7a      	ldr	r2, [pc, #488]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001364:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001368:	6013      	str	r3, [r2, #0]
 800136a:	4b78      	ldr	r3, [pc, #480]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a77      	ldr	r2, [pc, #476]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001370:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	e01d      	b.n	80013b4 <HAL_RCC_OscConfig+0xd4>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001380:	d10c      	bne.n	800139c <HAL_RCC_OscConfig+0xbc>
 8001382:	4b72      	ldr	r3, [pc, #456]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a71      	ldr	r2, [pc, #452]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001388:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800138c:	6013      	str	r3, [r2, #0]
 800138e:	4b6f      	ldr	r3, [pc, #444]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a6e      	ldr	r2, [pc, #440]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001394:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001398:	6013      	str	r3, [r2, #0]
 800139a:	e00b      	b.n	80013b4 <HAL_RCC_OscConfig+0xd4>
 800139c:	4b6b      	ldr	r3, [pc, #428]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a6a      	ldr	r2, [pc, #424]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 80013a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013a6:	6013      	str	r3, [r2, #0]
 80013a8:	4b68      	ldr	r3, [pc, #416]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a67      	ldr	r2, [pc, #412]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 80013ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d013      	beq.n	80013e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013bc:	f7ff fcea 	bl	8000d94 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c2:	e008      	b.n	80013d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013c4:	f7ff fce6 	bl	8000d94 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	2b64      	cmp	r3, #100	; 0x64
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e200      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d6:	4b5d      	ldr	r3, [pc, #372]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0f0      	beq.n	80013c4 <HAL_RCC_OscConfig+0xe4>
 80013e2:	e014      	b.n	800140e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e4:	f7ff fcd6 	bl	8000d94 <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013ec:	f7ff fcd2 	bl	8000d94 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b64      	cmp	r3, #100	; 0x64
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e1ec      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fe:	4b53      	ldr	r3, [pc, #332]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d1f0      	bne.n	80013ec <HAL_RCC_OscConfig+0x10c>
 800140a:	e000      	b.n	800140e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800140c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d063      	beq.n	80014e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800141a:	4b4c      	ldr	r3, [pc, #304]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f003 030c 	and.w	r3, r3, #12
 8001422:	2b00      	cmp	r3, #0
 8001424:	d00b      	beq.n	800143e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001426:	4b49      	ldr	r3, [pc, #292]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f003 030c 	and.w	r3, r3, #12
 800142e:	2b08      	cmp	r3, #8
 8001430:	d11c      	bne.n	800146c <HAL_RCC_OscConfig+0x18c>
 8001432:	4b46      	ldr	r3, [pc, #280]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d116      	bne.n	800146c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800143e:	4b43      	ldr	r3, [pc, #268]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d005      	beq.n	8001456 <HAL_RCC_OscConfig+0x176>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d001      	beq.n	8001456 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e1c0      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001456:	4b3d      	ldr	r3, [pc, #244]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	695b      	ldr	r3, [r3, #20]
 8001462:	00db      	lsls	r3, r3, #3
 8001464:	4939      	ldr	r1, [pc, #228]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001466:	4313      	orrs	r3, r2
 8001468:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800146a:	e03a      	b.n	80014e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d020      	beq.n	80014b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001474:	4b36      	ldr	r3, [pc, #216]	; (8001550 <HAL_RCC_OscConfig+0x270>)
 8001476:	2201      	movs	r2, #1
 8001478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800147a:	f7ff fc8b 	bl	8000d94 <HAL_GetTick>
 800147e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001482:	f7ff fc87 	bl	8000d94 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e1a1      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001494:	4b2d      	ldr	r3, [pc, #180]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0302 	and.w	r3, r3, #2
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0f0      	beq.n	8001482 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a0:	4b2a      	ldr	r3, [pc, #168]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	4927      	ldr	r1, [pc, #156]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 80014b0:	4313      	orrs	r3, r2
 80014b2:	600b      	str	r3, [r1, #0]
 80014b4:	e015      	b.n	80014e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014b6:	4b26      	ldr	r3, [pc, #152]	; (8001550 <HAL_RCC_OscConfig+0x270>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014bc:	f7ff fc6a 	bl	8000d94 <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c4:	f7ff fc66 	bl	8000d94 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e180      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d6:	4b1d      	ldr	r3, [pc, #116]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0308 	and.w	r3, r3, #8
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d03a      	beq.n	8001564 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d019      	beq.n	800152a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014f6:	4b17      	ldr	r3, [pc, #92]	; (8001554 <HAL_RCC_OscConfig+0x274>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fc:	f7ff fc4a 	bl	8000d94 <HAL_GetTick>
 8001500:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001504:	f7ff fc46 	bl	8000d94 <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e160      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001516:	4b0d      	ldr	r3, [pc, #52]	; (800154c <HAL_RCC_OscConfig+0x26c>)
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d0f0      	beq.n	8001504 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001522:	2001      	movs	r0, #1
 8001524:	f000 faa6 	bl	8001a74 <RCC_Delay>
 8001528:	e01c      	b.n	8001564 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800152a:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <HAL_RCC_OscConfig+0x274>)
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001530:	f7ff fc30 	bl	8000d94 <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001536:	e00f      	b.n	8001558 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001538:	f7ff fc2c 	bl	8000d94 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d908      	bls.n	8001558 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e146      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
 800154a:	bf00      	nop
 800154c:	40021000 	.word	0x40021000
 8001550:	42420000 	.word	0x42420000
 8001554:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001558:	4b92      	ldr	r3, [pc, #584]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 800155a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1e9      	bne.n	8001538 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80a6 	beq.w	80016be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001572:	2300      	movs	r3, #0
 8001574:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001576:	4b8b      	ldr	r3, [pc, #556]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d10d      	bne.n	800159e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001582:	4b88      	ldr	r3, [pc, #544]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	4a87      	ldr	r2, [pc, #540]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800158c:	61d3      	str	r3, [r2, #28]
 800158e:	4b85      	ldr	r3, [pc, #532]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800159a:	2301      	movs	r3, #1
 800159c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800159e:	4b82      	ldr	r3, [pc, #520]	; (80017a8 <HAL_RCC_OscConfig+0x4c8>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d118      	bne.n	80015dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015aa:	4b7f      	ldr	r3, [pc, #508]	; (80017a8 <HAL_RCC_OscConfig+0x4c8>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a7e      	ldr	r2, [pc, #504]	; (80017a8 <HAL_RCC_OscConfig+0x4c8>)
 80015b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015b6:	f7ff fbed 	bl	8000d94 <HAL_GetTick>
 80015ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015bc:	e008      	b.n	80015d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015be:	f7ff fbe9 	bl	8000d94 <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b64      	cmp	r3, #100	; 0x64
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e103      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d0:	4b75      	ldr	r3, [pc, #468]	; (80017a8 <HAL_RCC_OscConfig+0x4c8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0f0      	beq.n	80015be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d106      	bne.n	80015f2 <HAL_RCC_OscConfig+0x312>
 80015e4:	4b6f      	ldr	r3, [pc, #444]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 80015e6:	6a1b      	ldr	r3, [r3, #32]
 80015e8:	4a6e      	ldr	r2, [pc, #440]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 80015ea:	f043 0301 	orr.w	r3, r3, #1
 80015ee:	6213      	str	r3, [r2, #32]
 80015f0:	e02d      	b.n	800164e <HAL_RCC_OscConfig+0x36e>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d10c      	bne.n	8001614 <HAL_RCC_OscConfig+0x334>
 80015fa:	4b6a      	ldr	r3, [pc, #424]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	4a69      	ldr	r2, [pc, #420]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001600:	f023 0301 	bic.w	r3, r3, #1
 8001604:	6213      	str	r3, [r2, #32]
 8001606:	4b67      	ldr	r3, [pc, #412]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001608:	6a1b      	ldr	r3, [r3, #32]
 800160a:	4a66      	ldr	r2, [pc, #408]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 800160c:	f023 0304 	bic.w	r3, r3, #4
 8001610:	6213      	str	r3, [r2, #32]
 8001612:	e01c      	b.n	800164e <HAL_RCC_OscConfig+0x36e>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	2b05      	cmp	r3, #5
 800161a:	d10c      	bne.n	8001636 <HAL_RCC_OscConfig+0x356>
 800161c:	4b61      	ldr	r3, [pc, #388]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	4a60      	ldr	r2, [pc, #384]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001622:	f043 0304 	orr.w	r3, r3, #4
 8001626:	6213      	str	r3, [r2, #32]
 8001628:	4b5e      	ldr	r3, [pc, #376]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 800162a:	6a1b      	ldr	r3, [r3, #32]
 800162c:	4a5d      	ldr	r2, [pc, #372]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	6213      	str	r3, [r2, #32]
 8001634:	e00b      	b.n	800164e <HAL_RCC_OscConfig+0x36e>
 8001636:	4b5b      	ldr	r3, [pc, #364]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001638:	6a1b      	ldr	r3, [r3, #32]
 800163a:	4a5a      	ldr	r2, [pc, #360]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 800163c:	f023 0301 	bic.w	r3, r3, #1
 8001640:	6213      	str	r3, [r2, #32]
 8001642:	4b58      	ldr	r3, [pc, #352]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001644:	6a1b      	ldr	r3, [r3, #32]
 8001646:	4a57      	ldr	r2, [pc, #348]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001648:	f023 0304 	bic.w	r3, r3, #4
 800164c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d015      	beq.n	8001682 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001656:	f7ff fb9d 	bl	8000d94 <HAL_GetTick>
 800165a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800165c:	e00a      	b.n	8001674 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800165e:	f7ff fb99 	bl	8000d94 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	f241 3288 	movw	r2, #5000	; 0x1388
 800166c:	4293      	cmp	r3, r2
 800166e:	d901      	bls.n	8001674 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001670:	2303      	movs	r3, #3
 8001672:	e0b1      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001674:	4b4b      	ldr	r3, [pc, #300]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	f003 0302 	and.w	r3, r3, #2
 800167c:	2b00      	cmp	r3, #0
 800167e:	d0ee      	beq.n	800165e <HAL_RCC_OscConfig+0x37e>
 8001680:	e014      	b.n	80016ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001682:	f7ff fb87 	bl	8000d94 <HAL_GetTick>
 8001686:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001688:	e00a      	b.n	80016a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800168a:	f7ff fb83 	bl	8000d94 <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	f241 3288 	movw	r2, #5000	; 0x1388
 8001698:	4293      	cmp	r3, r2
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e09b      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016a0:	4b40      	ldr	r3, [pc, #256]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 80016a2:	6a1b      	ldr	r3, [r3, #32]
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d1ee      	bne.n	800168a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80016ac:	7dfb      	ldrb	r3, [r7, #23]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d105      	bne.n	80016be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016b2:	4b3c      	ldr	r3, [pc, #240]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 80016b4:	69db      	ldr	r3, [r3, #28]
 80016b6:	4a3b      	ldr	r2, [pc, #236]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 80016b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 8087 	beq.w	80017d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016c8:	4b36      	ldr	r3, [pc, #216]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f003 030c 	and.w	r3, r3, #12
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d061      	beq.n	8001798 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	69db      	ldr	r3, [r3, #28]
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d146      	bne.n	800176a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016dc:	4b33      	ldr	r3, [pc, #204]	; (80017ac <HAL_RCC_OscConfig+0x4cc>)
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e2:	f7ff fb57 	bl	8000d94 <HAL_GetTick>
 80016e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016e8:	e008      	b.n	80016fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ea:	f7ff fb53 	bl	8000d94 <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d901      	bls.n	80016fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e06d      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016fc:	4b29      	ldr	r3, [pc, #164]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1f0      	bne.n	80016ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a1b      	ldr	r3, [r3, #32]
 800170c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001710:	d108      	bne.n	8001724 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001712:	4b24      	ldr	r3, [pc, #144]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	4921      	ldr	r1, [pc, #132]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001720:	4313      	orrs	r3, r2
 8001722:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001724:	4b1f      	ldr	r3, [pc, #124]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a19      	ldr	r1, [r3, #32]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001734:	430b      	orrs	r3, r1
 8001736:	491b      	ldr	r1, [pc, #108]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 8001738:	4313      	orrs	r3, r2
 800173a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800173c:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <HAL_RCC_OscConfig+0x4cc>)
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001742:	f7ff fb27 	bl	8000d94 <HAL_GetTick>
 8001746:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001748:	e008      	b.n	800175c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800174a:	f7ff fb23 	bl	8000d94 <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e03d      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800175c:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0f0      	beq.n	800174a <HAL_RCC_OscConfig+0x46a>
 8001768:	e035      	b.n	80017d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800176a:	4b10      	ldr	r3, [pc, #64]	; (80017ac <HAL_RCC_OscConfig+0x4cc>)
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001770:	f7ff fb10 	bl	8000d94 <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001778:	f7ff fb0c 	bl	8000d94 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e026      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800178a:	4b06      	ldr	r3, [pc, #24]	; (80017a4 <HAL_RCC_OscConfig+0x4c4>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1f0      	bne.n	8001778 <HAL_RCC_OscConfig+0x498>
 8001796:	e01e      	b.n	80017d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	69db      	ldr	r3, [r3, #28]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d107      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e019      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
 80017a4:	40021000 	.word	0x40021000
 80017a8:	40007000 	.word	0x40007000
 80017ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80017b0:	4b0b      	ldr	r3, [pc, #44]	; (80017e0 <HAL_RCC_OscConfig+0x500>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a1b      	ldr	r3, [r3, #32]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d106      	bne.n	80017d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d001      	beq.n	80017d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e000      	b.n	80017d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40021000 	.word	0x40021000

080017e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d101      	bne.n	80017f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e0d0      	b.n	800199a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017f8:	4b6a      	ldr	r3, [pc, #424]	; (80019a4 <HAL_RCC_ClockConfig+0x1c0>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0307 	and.w	r3, r3, #7
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	429a      	cmp	r2, r3
 8001804:	d910      	bls.n	8001828 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001806:	4b67      	ldr	r3, [pc, #412]	; (80019a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f023 0207 	bic.w	r2, r3, #7
 800180e:	4965      	ldr	r1, [pc, #404]	; (80019a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	4313      	orrs	r3, r2
 8001814:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001816:	4b63      	ldr	r3, [pc, #396]	; (80019a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0307 	and.w	r3, r3, #7
 800181e:	683a      	ldr	r2, [r7, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	d001      	beq.n	8001828 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e0b8      	b.n	800199a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0302 	and.w	r3, r3, #2
 8001830:	2b00      	cmp	r3, #0
 8001832:	d020      	beq.n	8001876 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0304 	and.w	r3, r3, #4
 800183c:	2b00      	cmp	r3, #0
 800183e:	d005      	beq.n	800184c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001840:	4b59      	ldr	r3, [pc, #356]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	4a58      	ldr	r2, [pc, #352]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001846:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800184a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0308 	and.w	r3, r3, #8
 8001854:	2b00      	cmp	r3, #0
 8001856:	d005      	beq.n	8001864 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001858:	4b53      	ldr	r3, [pc, #332]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	4a52      	ldr	r2, [pc, #328]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 800185e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001862:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001864:	4b50      	ldr	r3, [pc, #320]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	494d      	ldr	r1, [pc, #308]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001872:	4313      	orrs	r3, r2
 8001874:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	2b00      	cmp	r3, #0
 8001880:	d040      	beq.n	8001904 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d107      	bne.n	800189a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188a:	4b47      	ldr	r3, [pc, #284]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d115      	bne.n	80018c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e07f      	b.n	800199a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d107      	bne.n	80018b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018a2:	4b41      	ldr	r3, [pc, #260]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d109      	bne.n	80018c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e073      	b.n	800199a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b2:	4b3d      	ldr	r3, [pc, #244]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d101      	bne.n	80018c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e06b      	b.n	800199a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018c2:	4b39      	ldr	r3, [pc, #228]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f023 0203 	bic.w	r2, r3, #3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	4936      	ldr	r1, [pc, #216]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 80018d0:	4313      	orrs	r3, r2
 80018d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018d4:	f7ff fa5e 	bl	8000d94 <HAL_GetTick>
 80018d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018da:	e00a      	b.n	80018f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018dc:	f7ff fa5a 	bl	8000d94 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e053      	b.n	800199a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018f2:	4b2d      	ldr	r3, [pc, #180]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f003 020c 	and.w	r2, r3, #12
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	429a      	cmp	r2, r3
 8001902:	d1eb      	bne.n	80018dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001904:	4b27      	ldr	r3, [pc, #156]	; (80019a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0307 	and.w	r3, r3, #7
 800190c:	683a      	ldr	r2, [r7, #0]
 800190e:	429a      	cmp	r2, r3
 8001910:	d210      	bcs.n	8001934 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001912:	4b24      	ldr	r3, [pc, #144]	; (80019a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f023 0207 	bic.w	r2, r3, #7
 800191a:	4922      	ldr	r1, [pc, #136]	; (80019a4 <HAL_RCC_ClockConfig+0x1c0>)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	4313      	orrs	r3, r2
 8001920:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001922:	4b20      	ldr	r3, [pc, #128]	; (80019a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d001      	beq.n	8001934 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e032      	b.n	800199a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0304 	and.w	r3, r3, #4
 800193c:	2b00      	cmp	r3, #0
 800193e:	d008      	beq.n	8001952 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001940:	4b19      	ldr	r3, [pc, #100]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	4916      	ldr	r1, [pc, #88]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 800194e:	4313      	orrs	r3, r2
 8001950:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0308 	and.w	r3, r3, #8
 800195a:	2b00      	cmp	r3, #0
 800195c:	d009      	beq.n	8001972 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800195e:	4b12      	ldr	r3, [pc, #72]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	691b      	ldr	r3, [r3, #16]
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	490e      	ldr	r1, [pc, #56]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 800196e:	4313      	orrs	r3, r2
 8001970:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001972:	f000 f821 	bl	80019b8 <HAL_RCC_GetSysClockFreq>
 8001976:	4602      	mov	r2, r0
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <HAL_RCC_ClockConfig+0x1c4>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	091b      	lsrs	r3, r3, #4
 800197e:	f003 030f 	and.w	r3, r3, #15
 8001982:	490a      	ldr	r1, [pc, #40]	; (80019ac <HAL_RCC_ClockConfig+0x1c8>)
 8001984:	5ccb      	ldrb	r3, [r1, r3]
 8001986:	fa22 f303 	lsr.w	r3, r2, r3
 800198a:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <HAL_RCC_ClockConfig+0x1cc>)
 800198c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <HAL_RCC_ClockConfig+0x1d0>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff f9bc 	bl	8000d10 <HAL_InitTick>

  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40022000 	.word	0x40022000
 80019a8:	40021000 	.word	0x40021000
 80019ac:	08001b30 	.word	0x08001b30
 80019b0:	20000000 	.word	0x20000000
 80019b4:	20000004 	.word	0x20000004

080019b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019b8:	b490      	push	{r4, r7}
 80019ba:	b08a      	sub	sp, #40	; 0x28
 80019bc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80019be:	4b29      	ldr	r3, [pc, #164]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xac>)
 80019c0:	1d3c      	adds	r4, r7, #4
 80019c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80019c8:	f240 2301 	movw	r3, #513	; 0x201
 80019cc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]
 80019d2:	2300      	movs	r3, #0
 80019d4:	61bb      	str	r3, [r7, #24]
 80019d6:	2300      	movs	r3, #0
 80019d8:	627b      	str	r3, [r7, #36]	; 0x24
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80019de:	2300      	movs	r3, #0
 80019e0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80019e2:	4b21      	ldr	r3, [pc, #132]	; (8001a68 <HAL_RCC_GetSysClockFreq+0xb0>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	f003 030c 	and.w	r3, r3, #12
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	d002      	beq.n	80019f8 <HAL_RCC_GetSysClockFreq+0x40>
 80019f2:	2b08      	cmp	r3, #8
 80019f4:	d003      	beq.n	80019fe <HAL_RCC_GetSysClockFreq+0x46>
 80019f6:	e02b      	b.n	8001a50 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019f8:	4b1c      	ldr	r3, [pc, #112]	; (8001a6c <HAL_RCC_GetSysClockFreq+0xb4>)
 80019fa:	623b      	str	r3, [r7, #32]
      break;
 80019fc:	e02b      	b.n	8001a56 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	0c9b      	lsrs	r3, r3, #18
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	3328      	adds	r3, #40	; 0x28
 8001a08:	443b      	add	r3, r7
 8001a0a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001a0e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d012      	beq.n	8001a40 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a1a:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	0c5b      	lsrs	r3, r3, #17
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	3328      	adds	r3, #40	; 0x28
 8001a26:	443b      	add	r3, r7
 8001a28:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001a2c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	4a0e      	ldr	r2, [pc, #56]	; (8001a6c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a32:	fb03 f202 	mul.w	r2, r3, r2
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a3e:	e004      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	4a0b      	ldr	r2, [pc, #44]	; (8001a70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a44:	fb02 f303 	mul.w	r3, r2, r3
 8001a48:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4c:	623b      	str	r3, [r7, #32]
      break;
 8001a4e:	e002      	b.n	8001a56 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a52:	623b      	str	r3, [r7, #32]
      break;
 8001a54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a56:	6a3b      	ldr	r3, [r7, #32]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3728      	adds	r7, #40	; 0x28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc90      	pop	{r4, r7}
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	08001b20 	.word	0x08001b20
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	007a1200 	.word	0x007a1200
 8001a70:	003d0900 	.word	0x003d0900

08001a74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a7c:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <RCC_Delay+0x34>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a0a      	ldr	r2, [pc, #40]	; (8001aac <RCC_Delay+0x38>)
 8001a82:	fba2 2303 	umull	r2, r3, r2, r3
 8001a86:	0a5b      	lsrs	r3, r3, #9
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	fb02 f303 	mul.w	r3, r2, r3
 8001a8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a90:	bf00      	nop
  }
  while (Delay --);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	1e5a      	subs	r2, r3, #1
 8001a96:	60fa      	str	r2, [r7, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d1f9      	bne.n	8001a90 <RCC_Delay+0x1c>
}
 8001a9c:	bf00      	nop
 8001a9e:	bf00      	nop
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	10624dd3 	.word	0x10624dd3

08001ab0 <memset>:
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	4402      	add	r2, r0
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d100      	bne.n	8001aba <memset+0xa>
 8001ab8:	4770      	bx	lr
 8001aba:	f803 1b01 	strb.w	r1, [r3], #1
 8001abe:	e7f9      	b.n	8001ab4 <memset+0x4>

08001ac0 <__libc_init_array>:
 8001ac0:	b570      	push	{r4, r5, r6, lr}
 8001ac2:	2600      	movs	r6, #0
 8001ac4:	4d0c      	ldr	r5, [pc, #48]	; (8001af8 <__libc_init_array+0x38>)
 8001ac6:	4c0d      	ldr	r4, [pc, #52]	; (8001afc <__libc_init_array+0x3c>)
 8001ac8:	1b64      	subs	r4, r4, r5
 8001aca:	10a4      	asrs	r4, r4, #2
 8001acc:	42a6      	cmp	r6, r4
 8001ace:	d109      	bne.n	8001ae4 <__libc_init_array+0x24>
 8001ad0:	f000 f81a 	bl	8001b08 <_init>
 8001ad4:	2600      	movs	r6, #0
 8001ad6:	4d0a      	ldr	r5, [pc, #40]	; (8001b00 <__libc_init_array+0x40>)
 8001ad8:	4c0a      	ldr	r4, [pc, #40]	; (8001b04 <__libc_init_array+0x44>)
 8001ada:	1b64      	subs	r4, r4, r5
 8001adc:	10a4      	asrs	r4, r4, #2
 8001ade:	42a6      	cmp	r6, r4
 8001ae0:	d105      	bne.n	8001aee <__libc_init_array+0x2e>
 8001ae2:	bd70      	pop	{r4, r5, r6, pc}
 8001ae4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ae8:	4798      	blx	r3
 8001aea:	3601      	adds	r6, #1
 8001aec:	e7ee      	b.n	8001acc <__libc_init_array+0xc>
 8001aee:	f855 3b04 	ldr.w	r3, [r5], #4
 8001af2:	4798      	blx	r3
 8001af4:	3601      	adds	r6, #1
 8001af6:	e7f2      	b.n	8001ade <__libc_init_array+0x1e>
 8001af8:	08001b40 	.word	0x08001b40
 8001afc:	08001b40 	.word	0x08001b40
 8001b00:	08001b40 	.word	0x08001b40
 8001b04:	08001b44 	.word	0x08001b44

08001b08 <_init>:
 8001b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b0a:	bf00      	nop
 8001b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b0e:	bc08      	pop	{r3}
 8001b10:	469e      	mov	lr, r3
 8001b12:	4770      	bx	lr

08001b14 <_fini>:
 8001b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b16:	bf00      	nop
 8001b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b1a:	bc08      	pop	{r3}
 8001b1c:	469e      	mov	lr, r3
 8001b1e:	4770      	bx	lr
