<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenPtf: PWR_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenPtf
   &#160;<span id="projectnumber">0.1</span>
   </div>
   <div id="projectbrief">Open General purpose Low Level softwaer platform for MCUs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PWR_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32l476xx.html">Stm32l476xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Power Control.  
 <a href="struct_p_w_r___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:ab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:afdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5b8e29a64c55dcd65ca4201118e9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a></td></tr>
<tr class="separator:add5b8e29a64c55dcd65ca4201118e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad73b4746976ca75f784db4062482f07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#aad73b4746976ca75f784db4062482f07">CR4</a></td></tr>
<tr class="separator:aad73b4746976ca75f784db4062482f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a></td></tr>
<tr class="separator:acefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89623ee198737b29dc0a803310605a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a></td></tr>
<tr class="separator:a89623ee198737b29dc0a803310605a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="separator:a64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5030971ec1bfd3101f83f546493c83"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a0e5030971ec1bfd3101f83f546493c83">RESERVED</a></td></tr>
<tr class="separator:a0e5030971ec1bfd3101f83f546493c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeead890c47f378dffcb852b99d303ee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#aeead890c47f378dffcb852b99d303ee6">PUCRA</a></td></tr>
<tr class="separator:aeead890c47f378dffcb852b99d303ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2676bf9a592b8a6befd85ae98ea597b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a2676bf9a592b8a6befd85ae98ea597b0">PDCRA</a></td></tr>
<tr class="separator:a2676bf9a592b8a6befd85ae98ea597b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72f8959a6bd611677cd4afbe9cf07d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#ab72f8959a6bd611677cd4afbe9cf07d9">PUCRB</a></td></tr>
<tr class="separator:ab72f8959a6bd611677cd4afbe9cf07d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc6c88bc9f84bd8b0f527cb86bfabe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">PDCRB</a></td></tr>
<tr class="separator:a1bc6c88bc9f84bd8b0f527cb86bfabe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4eba2c90ea7bf1ceb653301a77e8bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">PUCRC</a></td></tr>
<tr class="separator:a5c4eba2c90ea7bf1ceb653301a77e8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b419b22309c807ea4e6f1121c1afc12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a8b419b22309c807ea4e6f1121c1afc12">PDCRC</a></td></tr>
<tr class="separator:a8b419b22309c807ea4e6f1121c1afc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ccf6e37f84fddafa77b8f7e10f5b85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a99ccf6e37f84fddafa77b8f7e10f5b85">PUCRD</a></td></tr>
<tr class="separator:a99ccf6e37f84fddafa77b8f7e10f5b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c82c09f5896fc28b5455f2ae5fcb1b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a0c82c09f5896fc28b5455f2ae5fcb1b1">PDCRD</a></td></tr>
<tr class="separator:a0c82c09f5896fc28b5455f2ae5fcb1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4c1e74829e021cc61eaea9cb35b20a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#abe4c1e74829e021cc61eaea9cb35b20a">PUCRE</a></td></tr>
<tr class="separator:abe4c1e74829e021cc61eaea9cb35b20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4770038c721e2d0286203aa1129bb893"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a4770038c721e2d0286203aa1129bb893">PDCRE</a></td></tr>
<tr class="separator:a4770038c721e2d0286203aa1129bb893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7e6d82ae35200fb60f9b235d9774a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a6e7e6d82ae35200fb60f9b235d9774a1">PUCRF</a></td></tr>
<tr class="separator:a6e7e6d82ae35200fb60f9b235d9774a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0307ace68686dbf855a02f79b593a95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#ac0307ace68686dbf855a02f79b593a95">PDCRF</a></td></tr>
<tr class="separator:ac0307ace68686dbf855a02f79b593a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096bb0935d0cafda7fef9a96a859ee1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a096bb0935d0cafda7fef9a96a859ee1f">PUCRG</a></td></tr>
<tr class="separator:a096bb0935d0cafda7fef9a96a859ee1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0337fe57b790ab6fe244d74d2a7cbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#aac0337fe57b790ab6fe244d74d2a7cbc">PDCRG</a></td></tr>
<tr class="separator:aac0337fe57b790ab6fe244d74d2a7cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c60692b67555ed20c6ea990698242e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a83c60692b67555ed20c6ea990698242e">PUCRH</a></td></tr>
<tr class="separator:a83c60692b67555ed20c6ea990698242e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331f512e0a904c7e356e9ab2a7c1769f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a331f512e0a904c7e356e9ab2a7c1769f">PDCRH</a></td></tr>
<tr class="separator:a331f512e0a904c7e356e9ab2a7c1769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Power Control. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="add5b8e29a64c55dcd65ca4201118e9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5b8e29a64c55dcd65ca4201118e9d1">&#9670;&nbsp;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register 3, Address offset: 0x08 </p>

</div>
</div>
<a id="aad73b4746976ca75f784db4062482f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad73b4746976ca75f784db4062482f07">&#9670;&nbsp;</a></span>CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register 4, Address offset: 0x0C </p>

</div>
</div>
<a id="a2676bf9a592b8a6befd85ae98ea597b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2676bf9a592b8a6befd85ae98ea597b0">&#9670;&nbsp;</a></span>PDCRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portA, Address offset: 0x24 </p>

</div>
</div>
<a id="a1bc6c88bc9f84bd8b0f527cb86bfabe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bc6c88bc9f84bd8b0f527cb86bfabe0">&#9670;&nbsp;</a></span>PDCRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portB, Address offset: 0x2C </p>

</div>
</div>
<a id="a8b419b22309c807ea4e6f1121c1afc12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b419b22309c807ea4e6f1121c1afc12">&#9670;&nbsp;</a></span>PDCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portC, Address offset: 0x34 </p>

</div>
</div>
<a id="a0c82c09f5896fc28b5455f2ae5fcb1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c82c09f5896fc28b5455f2ae5fcb1b1">&#9670;&nbsp;</a></span>PDCRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portD, Address offset: 0x3C </p>

</div>
</div>
<a id="a4770038c721e2d0286203aa1129bb893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4770038c721e2d0286203aa1129bb893">&#9670;&nbsp;</a></span>PDCRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portE, Address offset: 0x44 </p>

</div>
</div>
<a id="ac0307ace68686dbf855a02f79b593a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0307ace68686dbf855a02f79b593a95">&#9670;&nbsp;</a></span>PDCRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portF, Address offset: 0x4C </p>

</div>
</div>
<a id="aac0337fe57b790ab6fe244d74d2a7cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0337fe57b790ab6fe244d74d2a7cbc">&#9670;&nbsp;</a></span>PDCRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portG, Address offset: 0x54 </p>

</div>
</div>
<a id="a331f512e0a904c7e356e9ab2a7c1769f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331f512e0a904c7e356e9ab2a7c1769f">&#9670;&nbsp;</a></span>PDCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portH, Address offset: 0x5C </p>

</div>
</div>
<a id="aeead890c47f378dffcb852b99d303ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeead890c47f378dffcb852b99d303ee6">&#9670;&nbsp;</a></span>PUCRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portA, Address offset: 0x20 </p>

</div>
</div>
<a id="ab72f8959a6bd611677cd4afbe9cf07d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72f8959a6bd611677cd4afbe9cf07d9">&#9670;&nbsp;</a></span>PUCRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portB, Address offset: 0x28 </p>

</div>
</div>
<a id="a5c4eba2c90ea7bf1ceb653301a77e8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4eba2c90ea7bf1ceb653301a77e8bf">&#9670;&nbsp;</a></span>PUCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portC, Address offset: 0x30 </p>

</div>
</div>
<a id="a99ccf6e37f84fddafa77b8f7e10f5b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ccf6e37f84fddafa77b8f7e10f5b85">&#9670;&nbsp;</a></span>PUCRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portD, Address offset: 0x38 </p>

</div>
</div>
<a id="abe4c1e74829e021cc61eaea9cb35b20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe4c1e74829e021cc61eaea9cb35b20a">&#9670;&nbsp;</a></span>PUCRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portE, Address offset: 0x40 </p>

</div>
</div>
<a id="a6e7e6d82ae35200fb60f9b235d9774a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7e6d82ae35200fb60f9b235d9774a1">&#9670;&nbsp;</a></span>PUCRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portF, Address offset: 0x48 </p>

</div>
</div>
<a id="a096bb0935d0cafda7fef9a96a859ee1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096bb0935d0cafda7fef9a96a859ee1f">&#9670;&nbsp;</a></span>PUCRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portG, Address offset: 0x50 </p>

</div>
</div>
<a id="a83c60692b67555ed20c6ea990698242e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c60692b67555ed20c6ea990698242e">&#9670;&nbsp;</a></span>PUCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portH, Address offset: 0x58 </p>

</div>
</div>
<a id="a0e5030971ec1bfd3101f83f546493c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e5030971ec1bfd3101f83f546493c83">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x1C </p>

</div>
</div>
<a id="a64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a95891ad3e904dd5548112539c1c98">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power status reset register, Address offset: 0x18 </p>

</div>
</div>
<a id="acefca4fd83c4b7846ae6d3cfe7bb8df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefca4fd83c4b7846ae6d3cfe7bb8df9">&#9670;&nbsp;</a></span>SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power status register 1, Address offset: 0x10 </p>

</div>
</div>
<a id="a89623ee198737b29dc0a803310605a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89623ee198737b29dc0a803310605a83">&#9670;&nbsp;</a></span>SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power status register 2, Address offset: 0x14 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/vineet/Workspace/OpenPtf (copy)/src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
