// Seed: 3210196424
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1,
    input tri0  id_2
    , id_4
);
  id_5 :
  assert property (@(negedge 1) id_5 ? id_2 : -1 + id_4)
  else $clog2(43);
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam integer id_5 = 1;
endmodule
