var group__Parts =
[
    [ "EFM32TG842F32", "group__EFM32TG842F32.html", "group__EFM32TG842F32" ],
    [ "EFM32TG_ACMP", "group__EFM32TG__ACMP.html", "group__EFM32TG__ACMP" ],
    [ "EFM32TG_ACMP_BitFields", "group__EFM32TG__ACMP__BitFields.html", "group__EFM32TG__ACMP__BitFields" ],
    [ "EFM32TG_ADC", "group__EFM32TG__ADC.html", "group__EFM32TG__ADC" ],
    [ "EFM32TG_ADC_BitFields", "group__EFM32TG__ADC__BitFields.html", "group__EFM32TG__ADC__BitFields" ],
    [ "EFM32TG_AES", "group__EFM32TG__AES.html", "group__EFM32TG__AES" ],
    [ "EFM32TG_AES_BitFields", "group__EFM32TG__AES__BitFields.html", "group__EFM32TG__AES__BitFields" ],
    [ "EFM32TG_AF_Pins", "group__EFM32TG__AF__Pins.html", "group__EFM32TG__AF__Pins" ],
    [ "EFM32TG_AF_Ports", "group__EFM32TG__AF__Ports.html", "group__EFM32TG__AF__Ports" ],
    [ "EFM32TG_CALIBRATE", "group__EFM32TG__CALIBRATE.html", "group__EFM32TG__CALIBRATE" ],
    [ "EFM32TG_CMU", "group__EFM32TG__CMU.html", "group__EFM32TG__CMU" ],
    [ "EFM32TG_CMU_BitFields", "group__EFM32TG__CMU__BitFields.html", "group__EFM32TG__CMU__BitFields" ],
    [ "EFM32TG_DAC", "group__EFM32TG__DAC.html", "group__EFM32TG__DAC" ],
    [ "EFM32TG_DAC_BitFields", "group__EFM32TG__DAC__BitFields.html", "group__EFM32TG__DAC__BitFields" ],
    [ "EFM32TG_DEVINFO", "group__EFM32TG__DEVINFO.html", "group__EFM32TG__DEVINFO" ],
    [ "EFM32TG_DEVINFO_BitFields", "group__EFM32TG__DEVINFO__BitFields.html", "group__EFM32TG__DEVINFO__BitFields" ],
    [ "EFM32TG_DMA", "group__EFM32TG__DMA.html", "group__EFM32TG__DMA" ],
    [ "EFM32TG_DMACTRL_BitFields", "group__EFM32TG__DMACTRL__BitFields.html", "group__EFM32TG__DMACTRL__BitFields" ],
    [ "EFM32TG_DMAREQ_BitFields", "group__EFM32TG__DMAREQ__BitFields.html", "group__EFM32TG__DMAREQ__BitFields" ],
    [ "EFM32TG_DMA_BitFields", "group__EFM32TG__DMA__BitFields.html", "group__EFM32TG__DMA__BitFields" ],
    [ "EFM32TG_DMA_DESCRIPTOR", "group__EFM32TG__DMA__DESCRIPTOR.html", "group__EFM32TG__DMA__DESCRIPTOR" ],
    [ "EFM32TG_EMU", "group__EFM32TG__EMU.html", "group__EFM32TG__EMU" ],
    [ "EFM32TG_EMU_BitFields", "group__EFM32TG__EMU__BitFields.html", "group__EFM32TG__EMU__BitFields" ],
    [ "EFM32TG_GPIO", "group__EFM32TG__GPIO.html", "group__EFM32TG__GPIO" ],
    [ "EFM32TG_GPIO_BitFields", "group__EFM32TG__GPIO__BitFields.html", "group__EFM32TG__GPIO__BitFields" ],
    [ "EFM32TG_I2C", "group__EFM32TG__I2C.html", "group__EFM32TG__I2C" ],
    [ "EFM32TG_I2C_BitFields", "group__EFM32TG__I2C__BitFields.html", "group__EFM32TG__I2C__BitFields" ],
    [ "EFM32TG_LCD", "group__EFM32TG__LCD.html", "group__EFM32TG__LCD" ],
    [ "EFM32TG_LCD_BitFields", "group__EFM32TG__LCD__BitFields.html", "group__EFM32TG__LCD__BitFields" ],
    [ "EFM32TG_LESENSE", "group__EFM32TG__LESENSE.html", "group__EFM32TG__LESENSE" ],
    [ "EFM32TG_LESENSE_BitFields", "group__EFM32TG__LESENSE__BitFields.html", "group__EFM32TG__LESENSE__BitFields" ],
    [ "EFM32TG_LETIMER", "group__EFM32TG__LETIMER.html", "group__EFM32TG__LETIMER" ],
    [ "EFM32TG_LETIMER_BitFields", "group__EFM32TG__LETIMER__BitFields.html", "group__EFM32TG__LETIMER__BitFields" ],
    [ "EFM32TG_LEUART", "group__EFM32TG__LEUART.html", "group__EFM32TG__LEUART" ],
    [ "EFM32TG_LEUART_BitFields", "group__EFM32TG__LEUART__BitFields.html", "group__EFM32TG__LEUART__BitFields" ],
    [ "EFM32TG_MSC", "group__EFM32TG__MSC.html", "group__EFM32TG__MSC" ],
    [ "EFM32TG_MSC_BitFields", "group__EFM32TG__MSC__BitFields.html", "group__EFM32TG__MSC__BitFields" ],
    [ "EFM32TG_PCNT", "group__EFM32TG__PCNT.html", "group__EFM32TG__PCNT" ],
    [ "EFM32TG_PCNT_BitFields", "group__EFM32TG__PCNT__BitFields.html", "group__EFM32TG__PCNT__BitFields" ],
    [ "EFM32TG_PRS", "group__EFM32TG__PRS.html", "group__EFM32TG__PRS" ],
    [ "EFM32TG_PRS_BitFields", "group__EFM32TG__PRS__BitFields.html", "group__EFM32TG__PRS__BitFields" ],
    [ "EFM32TG_PRS_Signals", "group__EFM32TG__PRS__Signals.html", "group__EFM32TG__PRS__Signals" ],
    [ "EFM32TG_RMU", "group__EFM32TG__RMU.html", "group__EFM32TG__RMU" ],
    [ "EFM32TG_RMU_BitFields", "group__EFM32TG__RMU__BitFields.html", "group__EFM32TG__RMU__BitFields" ],
    [ "EFM32TG_ROMTABLE", "group__EFM32TG__ROMTABLE.html", "group__EFM32TG__ROMTABLE" ],
    [ "EFM32TG_ROMTABLE_BitFields", "group__EFM32TG__ROMTABLE__BitFields.html", "group__EFM32TG__ROMTABLE__BitFields" ],
    [ "EFM32TG_RTC", "group__EFM32TG__RTC.html", "group__EFM32TG__RTC" ],
    [ "EFM32TG_RTC_BitFields", "group__EFM32TG__RTC__BitFields.html", "group__EFM32TG__RTC__BitFields" ],
    [ "EFM32TG_TIMER", "group__EFM32TG__TIMER.html", "group__EFM32TG__TIMER" ],
    [ "EFM32TG_TIMER_BitFields", "group__EFM32TG__TIMER__BitFields.html", "group__EFM32TG__TIMER__BitFields" ],
    [ "EFM32TG_USART", "group__EFM32TG__USART.html", "group__EFM32TG__USART" ],
    [ "EFM32TG_USART_BitFields", "group__EFM32TG__USART__BitFields.html", "group__EFM32TG__USART__BitFields" ],
    [ "EFM32TG_VCMP", "group__EFM32TG__VCMP.html", "group__EFM32TG__VCMP" ],
    [ "EFM32TG_VCMP_BitFields", "group__EFM32TG__VCMP__BitFields.html", "group__EFM32TG__VCMP__BitFields" ],
    [ "EFM32TG_WDOG", "group__EFM32TG__WDOG.html", "group__EFM32TG__WDOG" ],
    [ "EFM32TG_WDOG_BitFields", "group__EFM32TG__WDOG__BitFields.html", "group__EFM32TG__WDOG__BitFields" ],
    [ "DMA_CH_TypeDef", "structDMA__CH__TypeDef.html", [
      [ "CTRL", "structDMA__CH__TypeDef.html#a42c320e31a3b152836f99c5b414378df", null ]
    ] ],
    [ "GPIO_P_TypeDef", "structGPIO__P__TypeDef.html", [
      [ "CTRL", "structGPIO__P__TypeDef.html#a473a74fcee9b697cf642c887f167e900", null ],
      [ "DIN", "structGPIO__P__TypeDef.html#a8d6bab03ea08dc3e2408dbead3f69e99", null ],
      [ "DOUT", "structGPIO__P__TypeDef.html#ad49eb368c1fb770c9b3873f27d7f3cf0", null ],
      [ "DOUTCLR", "structGPIO__P__TypeDef.html#a48b9bb92719a589c4983c4115d3aab1f", null ],
      [ "DOUTSET", "structGPIO__P__TypeDef.html#a621cfc6fd02e0d852be38d0d66f0a6e9", null ],
      [ "DOUTTGL", "structGPIO__P__TypeDef.html#ac71a9aad29711f2a75831535cbd2848e", null ],
      [ "MODEH", "structGPIO__P__TypeDef.html#a4ee759a562af28eccb7c297bfc618855", null ],
      [ "MODEL", "structGPIO__P__TypeDef.html#a5418724025e260191444b876c75da4bb", null ],
      [ "PINLOCKN", "structGPIO__P__TypeDef.html#ae2004e79e252f39747bd7ab68d4d2022", null ]
    ] ],
    [ "LESENSE_BUF_TypeDef", "structLESENSE__BUF__TypeDef.html", [
      [ "DATA", "structLESENSE__BUF__TypeDef.html#a0a6246f8f5d30d6a4b15bae78be896ce", null ]
    ] ],
    [ "LESENSE_CH_TypeDef", "structLESENSE__CH__TypeDef.html", [
      [ "EVAL", "structLESENSE__CH__TypeDef.html#a1984b4d40a56cb6c582a76ef018f5e14", null ],
      [ "INTERACT", "structLESENSE__CH__TypeDef.html#a94b1e94a4cca9d5a689082294c29cfce", null ],
      [ "RESERVED0", "structLESENSE__CH__TypeDef.html#a0768d9423e8ff88ad6847b71a40357bd", null ],
      [ "TIMING", "structLESENSE__CH__TypeDef.html#aceba55cd81a504cebe984064835443d3", null ]
    ] ],
    [ "LESENSE_ST_TypeDef", "structLESENSE__ST__TypeDef.html", [
      [ "TCONFA", "structLESENSE__ST__TypeDef.html#a2211f6a54db2e01c7dffbc24a51f6a94", null ],
      [ "TCONFB", "structLESENSE__ST__TypeDef.html#a90b3be8fcd6ee7be5c28dfd060fc1776", null ]
    ] ],
    [ "PRS_CH_TypeDef", "structPRS__CH__TypeDef.html", [
      [ "CTRL", "structPRS__CH__TypeDef.html#a87aaa9a0fa4b70a4e86e3334756ba262", null ]
    ] ],
    [ "TIMER_CC_TypeDef", "structTIMER__CC__TypeDef.html", [
      [ "CCV", "structTIMER__CC__TypeDef.html#a08171cad28467b1a803b3557cc1127d7", null ],
      [ "CCVB", "structTIMER__CC__TypeDef.html#a954e0fd8b3bda78f99106ad3ebb7fa0f", null ],
      [ "CCVP", "structTIMER__CC__TypeDef.html#a1345286209ed7a06df44020b776103ca", null ],
      [ "CTRL", "structTIMER__CC__TypeDef.html#a6cc61bb28f687753c3527f6d0ccfba27", null ]
    ] ]
];