axi_to_bram_sim_netlist.v,verilog,xil_defaultlib,../../../../cv32e40p.gen/sources_1/ip/axi_to_bram/axi_to_bram_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
