# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Development4/FPGA_Developments/RMAP_Memory_NFEE_Area/Development/Testbench/RMAP_Memory_NFEE_Area_tb.mpf
# Loading project RMAP_Memory_NFEE_Area_tb
# Compile of nrme_avalon_mm_rmap_nfee_pkg.vhd was successful.
# Compile of nrme_rmap_mem_area_nfee_pkg.vhd was successful.
# Compile of nrme_rmap_mem_area_nfee_arbiter_ent.vhd was successful.
# Compile of nrme_rmap_mem_area_nfee_read_ent.vhd was successful.
# Compile of nrme_rmap_mem_area_nfee_write_ent.vhd was successful.
# Compile of nrme_mem_area_altsyncram.vhd was successful.
# Compile of nrme_mem_area_altsyncram_controller.vhd was successful.
# Compile of nrme_avm_rmap_nfee_pkg.vhd was successful.
# Compile of nrme_avm_rmap_nfee_read_ent.vhd was successful.
# Compile of nrme_avm_rmap_nfee_write_ent.vhd was successful.
# Compile of nrme_rmap_memory_nfee_area_top.vhd was successful.
# Compile of rmap_avalon_stimuli.vhd was successful.
# Compile of nrme_tb_avs_write_ent.vhd was successful.
# Compile of nrme_tb_avs_pkg.vhd was successful.
# Compile of nrme_tb_avs_read_ent.vhd was successful.
# Compile of fee_0_rmap_stimuli.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 17 compiles, 0 failed with no errors.
