Protel Design System Design Rule Check
PCB File : J:\projekte\#############2021\live sectional pcb\Alaska\altium\2-1\Alaska 2-1\Alaska 2-1.PcbDoc
Date     : 05-May-24
Time     : 8:01:13

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(219.9mm,-92mm) on Top Layer And Pad C10-2(219.9mm,-91.12mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(215.8mm,-98.28mm) on Top Layer And Pad C1-2(215.8mm,-97.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(234mm,-65.8mm) on Top Layer And Pad C11-2(234mm,-64.92mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(147.64mm,-90.4mm) on Top Layer And Pad C12-2(146.76mm,-90.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(252.1mm,-57.64mm) on Top Layer And Pad C13-2(252.1mm,-56.76mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(248.54mm,-51.1mm) on Top Layer And Pad C14-2(247.66mm,-51.1mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(251.34mm,-47.5mm) on Top Layer And Pad C15-2(250.46mm,-47.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(253.94mm,-44.4mm) on Top Layer And Pad C16-2(253.06mm,-44.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(257.68mm,-42mm) on Top Layer And Pad C17-2(256.8mm,-42mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(257mm,-38.5mm) on Top Layer And Pad C18-2(256.12mm,-38.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(166mm,-40.12mm) on Top Layer And Pad C19-2(166mm,-41mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(80.3mm,-22mm) on Top Layer And Pad C20-2(80.3mm,-22.88mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(194.5mm,-148.78mm) on Top Layer And Pad C2-2(194.5mm,-147.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(80.3mm,-25.92mm) on Top Layer And Pad C21-2(80.3mm,-26.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(47.1mm,-254.9mm) on Top Layer And Pad C22-2(47.98mm,-254.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(132.7mm,-106.38mm) on Top Layer And Pad C23-2(132.7mm,-105.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(45.42mm,-194.8mm) on Top Layer And Pad C24-2(46.3mm,-194.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(50mm,-88.66mm) on Top Layer And Pad C25-2(50mm,-89.54mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(57.7mm,-78mm) on Top Layer And Pad C26-2(57.7mm,-77.12mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(177.08mm,-161.7mm) on Bottom Layer And Pad C27-2(176.2mm,-161.7mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(190.1mm,-161.7mm) on Bottom Layer And Pad C28-2(190.98mm,-161.7mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C29-1(188.1mm,-83.04mm) on Bottom Layer And Pad C29-2(188.1mm,-82.16mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(126.4mm,-103.24mm) on Top Layer And Pad C30-2(126.4mm,-102.36mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(171.36mm,-79.4mm) on Top Layer And Pad C3-2(172.24mm,-79.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-1(101.6mm,-96.12mm) on Top Layer And Pad C31-2(101.6mm,-97mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-1(89mm,-172.14mm) on Top Layer And Pad C32-2(89mm,-171.26mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(109.9mm,-136.9mm) on Top Layer And Pad C33-2(109.9mm,-136.02mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-1(263.8mm,-35.14mm) on Top Layer And Pad C34-2(263.8mm,-34.26mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-1(193.1mm,-244.64mm) on Top Layer And Pad C35-2(193.1mm,-243.76mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-1(47mm,-246.4mm) on Top Layer And Pad C36-2(47.88mm,-246.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-1(47.06mm,-263.4mm) on Top Layer And Pad C37-2(47.94mm,-263.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-1(66mm,-256.04mm) on Bottom Layer And Pad C38-2(66mm,-255.16mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-1(66mm,-270.3mm) on Bottom Layer And Pad C39-2(66mm,-269.42mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C40-1(99.2mm,-8.86mm) on Top Layer And Pad C40-2(99.2mm,-9.74mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(226.14mm,-65.7mm) on Top Layer And Pad C4-2(225.26mm,-65.7mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C41-1(110.3mm,-10.36mm) on Top Layer And Pad C41-2(110.3mm,-11.24mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C42-1(254.1mm,-16.56mm) on Top Layer And Pad C42-2(254.1mm,-17.44mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C43-1(265.74mm,-63mm) on Top Layer And Pad C43-2(264.86mm,-63mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-1(252.44mm,-82.4mm) on Top Layer And Pad C44-2(251.56mm,-82.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C45-1(46.92mm,-279.8mm) on Top Layer And Pad C45-2(47.8mm,-279.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C46-1(14.26mm,-192.8mm) on Top Layer And Pad C46-2(15.14mm,-192.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-1(23.46mm,-15.8mm) on Top Layer And Pad C47-2(24.34mm,-15.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-1(147.2mm,-16.76mm) on Top Layer And Pad C48-2(147.2mm,-17.64mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C49-1(47mm,-271.8mm) on Top Layer And Pad C49-2(47.88mm,-271.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C50-1(109.16mm,-92.6mm) on Top Layer And Pad C50-2(110.04mm,-92.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(179.1mm,-72.32mm) on Top Layer And Pad C5-2(179.1mm,-73.2mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C51-1(91.82mm,-155.3mm) on Top Layer And Pad C51-2(92.7mm,-155.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C52-1(63.7mm,-55.5mm) on Top Layer And Pad C52-2(63.7mm,-54.62mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C53-1(71.4mm,-25.62mm) on Top Layer And Pad C53-2(71.4mm,-26.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C54-1(168.7mm,-86.7mm) on Bottom Layer And Pad C54-2(168.7mm,-87.58mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-1(108.76mm,-97mm) on Top Layer And Pad C55-2(109.64mm,-97mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-1(125.6mm,-86.8mm) on Top Layer And Pad C56-2(125.6mm,-87.68mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C57-1(41.3mm,-172.44mm) on Top Layer And Pad C57-2(41.3mm,-171.56mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(131.1mm,-77.76mm) on Top Layer And Pad C6-2(131.1mm,-78.64mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(80.46mm,-84.4mm) on Top Layer And Pad C7-2(81.34mm,-84.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(73.9mm,-182.4mm) on Top Layer And Pad C8-2(74.78mm,-182.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(164.5mm,-168.28mm) on Top Layer And Pad C9-2(164.5mm,-167.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A1B12(187.262mm,-165.739mm) on Bottom Layer And Pad USB-C1-A4B9(186.462mm,-165.739mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.12mm < 0.254mm) Between Hole of Pad USB-C1-MountHole1(187.262mm,-166.884mm) on Multi-Layer And Pad USB-C1-A1B12(187.262mm,-165.739mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad USB-C1-A1B12(187.262mm,-165.739mm) on Bottom Layer And Track (186.462mm,-165.739mm)(186.462mm,-162.838mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A4B9(186.462mm,-165.739mm) on Bottom Layer And Pad USB-C1-B8(185.812mm,-165.739mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A5(185.312mm,-165.739mm) on Bottom Layer And Pad USB-C1-B7(184.812mm,-165.739mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A5(185.312mm,-165.739mm) on Bottom Layer And Pad USB-C1-B8(185.812mm,-165.739mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A8(182.812mm,-165.739mm) on Bottom Layer And Pad USB-C1-B5(182.312mm,-165.739mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Pad USB-C1-A8(182.812mm,-165.739mm) on Bottom Layer And Track (182.312mm,-165.739mm)(182.312mm,-160.812mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-B1A12(180.862mm,-165.739mm) on Bottom Layer And Pad USB-C1-B4A9(181.662mm,-165.739mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.12mm < 0.254mm) Between Hole of Pad USB-C1-MountHole2(180.762mm,-166.884mm) on Multi-Layer And Pad USB-C1-B1A12(180.862mm,-165.739mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad USB-C1-B1A12(180.862mm,-165.739mm) on Bottom Layer And Track (181.662mm,-165.739mm)(181.662mm,-163.562mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-B4A9(181.662mm,-165.739mm) on Bottom Layer And Pad USB-C1-B5(182.312mm,-165.739mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Pad USB-C1-B4A9(181.662mm,-165.739mm) on Bottom Layer And Track (182.312mm,-165.739mm)(182.312mm,-160.812mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad USB-C1-B5(182.312mm,-165.739mm) on Bottom Layer And Track (181.662mm,-165.739mm)(181.662mm,-163.562mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Pad USB-C1-B7(184.812mm,-165.739mm) on Bottom Layer And Track (185.312mm,-165.739mm)(185.312mm,-160.812mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Pad USB-C1-B8(185.812mm,-165.739mm) on Bottom Layer And Track (185.312mm,-165.739mm)(185.312mm,-160.812mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad USB-C1-B8(185.812mm,-165.739mm) on Bottom Layer And Track (186.462mm,-165.739mm)(186.462mm,-162.838mm) on Bottom Layer 
Rule Violations :74

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
   Violation between Width Constraint: Track (139.016mm,-42.69mm)(144.92mm,-42.69mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (139.11mm,-37.31mm)(144.92mm,-37.31mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (144.92mm,-37.31mm)(147.46mm,-37.31mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (144.92mm,-42.69mm)(147.46mm,-42.69mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (163.7mm,-77.5mm)(165.1mm,-76.1mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (163.7mm,-81.87mm)(163.7mm,-77.5mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (163.7mm,-84.41mm)(163.7mm,-81.87mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (179.2mm,-161.1mm)(181.662mm,-163.562mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (181.662mm,-165.739mm)(181.662mm,-163.562mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (186.462mm,-162.838mm)(188.1mm,-161.2mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (186.462mm,-165.739mm)(186.462mm,-162.838mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (257.31mm,-144.92mm)(257.31mm,-139.581mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (257.31mm,-147.46mm)(257.31mm,-144.92mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (262.69mm,-144.92mm)(262.69mm,-139.51mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (262.69mm,-147.46mm)(262.69mm,-144.92mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
Rule Violations :15

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH1-0(419.5mm,-100.7mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH10-0(491.097mm,-96.101mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH11-0(386.997mm,-80.001mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH12-0(402.397mm,-80.001mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH13-0(340.497mm,-80.001mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH14-0(355.997mm,-80.001mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH15-0(371.497mm,-80.001mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH16-0(494.6mm,-76.1mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH17-0(526.1mm,-76.8mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH18-0(468.997mm,-77.701mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH19-0(408.4mm,-59.6mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH2-0(397.2mm,-98.4mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH20-0(422.597mm,-77.701mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH21-0(438.097mm,-77.701mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH22-0(453.597mm,-77.701mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH23-0(461.398mm,-59.201mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH24-0(427.098mm,-59.201mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH25-0(440.498mm,-59.201mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH26-0(362.998mm,-59.201mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH27-0(376.498mm,-59.201mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH28-0(389.998mm,-59.201mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH3-0(436.6mm,-103.3mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH4-0(361.096mm,-100.801mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH5-0(376.596mm,-100.801mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH6-0(339.8mm,-99.7mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH7-0(453.796mm,-98.801mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH8-0(469.296mm,-98.801mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH9-0(506.597mm,-96.101mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mount_foot1-0(285mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mount_Foot2-0(136.6mm,-161.4mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Case 1-0(175mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Case 2-0(3mm,-285mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Case 3-0(297mm,-15mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Case 4-0(163.5mm,-161.4mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 1-0(3mm,-15mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 10-0(15mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 11-0(3mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 12-0(297mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 2-0(297mm,-285mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 3-0(125mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 4-0(3mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 5-0(196.3mm,-70.7mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 6-0(196.3mm,-139.5mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 7-0(297mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 8-0(146.5mm,-70.7mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 9-0(125mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Power Conn1-1(187.7mm,-128.8mm) on Multi-Layer Actual Slot Hole Width = 3.5mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Power Conn1-2(187.7mm,-134.8mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side1-0(285mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side2-0(3mm,-125mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side3-0(175mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side4-0(15mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side5-0(146.5mm,-139.5mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side6-0(297mm,-175mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side7-0(3mm,-175mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side8-0(297mm,-125mm) on Multi-Layer Actual Hole Size = 3.5mm
Rule Violations :56

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad C18-2(256.12mm,-38.5mm) on Top Layer And Via (254.7mm,-38.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad C20-2(80.3mm,-22.88mm) on Top Layer And Via (80.3mm,-24.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad C46-2(15.14mm,-192.8mm) on Top Layer And Via (15.155mm,-191.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad C57-2(41.3mm,-171.56mm) on Top Layer And Via (41.3mm,-170.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad C9-2(164.5mm,-167.4mm) on Top Layer And Via (164.5mm,-166mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IFR-1(44.7mm,-260.285mm) on Top Layer And Pad IFR-2(43.6mm,-260.285mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IFR-3(43.6mm,-262.115mm) on Top Layer And Pad IFR-4(44.7mm,-262.115mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad INVALID-1(44.7mm,-277.27mm) on Top Layer And Pad INVALID-2(43.6mm,-277.27mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad INVALID-3(43.6mm,-279.1mm) on Top Layer And Pad INVALID-4(44.7mm,-279.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LIFR-1(44.7mm,-268.77mm) on Top Layer And Pad LIFR-2(43.6mm,-268.77mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LIFR-3(43.6mm,-270.6mm) on Top Layer And Pad LIFR-4(44.7mm,-270.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MVFR-1(44.7mm,-251.785mm) on Top Layer And Pad MVFR-2(43.6mm,-251.785mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MVFR-3(43.6mm,-253.615mm) on Top Layer And Pad MVFR-4(44.7mm,-253.615mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAAK-1(193.8mm,-248.7mm) on Top Layer And Pad PAAK-2(194.9mm,-248.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAAK-3(194.9mm,-246.87mm) on Top Layer And Pad PAAK-4(193.8mm,-246.87mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAAQ-1(266.05mm,-38.515mm) on Top Layer And Pad PAAQ-2(267.15mm,-38.515mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAAQ-3(267.15mm,-36.685mm) on Top Layer And Pad PAAQ-4(266.05mm,-36.685mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABE-1(71.63mm,-22.9mm) on Top Layer And Pad PABE-2(71.63mm,-21.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABE-3(69.8mm,-21.8mm) on Top Layer And Pad PABE-4(69.8mm,-22.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABV-1(263.45mm,-41.515mm) on Top Layer And Pad PABV-2(264.55mm,-41.515mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABV-3(264.55mm,-39.685mm) on Top Layer And Pad PABV-4(263.45mm,-39.685mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADL-1(107mm,-89.4mm) on Top Layer And Pad PADL-2(105.9mm,-89.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADL-3(105.9mm,-91.23mm) on Top Layer And Pad PADL-4(107mm,-91.23mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADQ-1(196.1mm,-152.23mm) on Top Layer And Pad PADQ-2(197.2mm,-152.23mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADQ-3(197.2mm,-150.4mm) on Top Layer And Pad PADQ-4(196.1mm,-150.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAED-1(257.6mm,-45.6mm) on Top Layer And Pad PAED-2(258.7mm,-45.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAED-3(258.7mm,-43.77mm) on Top Layer And Pad PAED-4(257.6mm,-43.77mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAEH-1(48.15mm,-85.385mm) on Top Layer And Pad PAEH-2(47.05mm,-85.385mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAEH-3(47.05mm,-87.215mm) on Top Layer And Pad PAEH-4(48.15mm,-87.215mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAEN-1(229.8mm,-66.63mm) on Top Layer And Pad PAEN-2(230.9mm,-66.63mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAEN-3(230.9mm,-64.8mm) on Top Layer And Pad PAEN-4(229.8mm,-64.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFR-1(260.1mm,-43.33mm) on Top Layer And Pad PAFR-2(261.2mm,-43.33mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFR-3(261.2mm,-41.5mm) on Top Layer And Pad PAFR-4(260.1mm,-41.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAHO-1(221mm,-95.63mm) on Top Layer And Pad PAHO-2(222.1mm,-95.63mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAHO-3(222.1mm,-93.8mm) on Top Layer And Pad PAHO-4(221mm,-93.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIG-1(149.8mm,-93.33mm) on Top Layer And Pad PAIG-2(150.9mm,-93.33mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIG-3(150.9mm,-91.5mm) on Top Layer And Pad PAIG-4(149.8mm,-91.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIL-1(167.6mm,-81.3mm) on Top Layer And Pad PAIL-2(167.6mm,-82.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIL-3(169.43mm,-82.4mm) on Top Layer And Pad PAIL-4(169.43mm,-81.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAJC-1(86.47mm,-175mm) on Top Layer And Pad PAJC-2(86.47mm,-176.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAJC-3(88.3mm,-176.1mm) on Top Layer And Pad PAJC-4(88.3mm,-175mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAJZ-1(132.83mm,-75.6mm) on Top Layer And Pad PAJZ-2(132.83mm,-74.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAJZ-3(131mm,-74.5mm) on Top Layer And Pad PAJZ-4(131mm,-75.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKH-1(162.67mm,-170.7mm) on Top Layer And Pad PAKH-2(162.67mm,-171.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKH-3(164.5mm,-171.8mm) on Top Layer And Pad PAKH-4(164.5mm,-170.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKN-1(132.7mm,-110.33mm) on Top Layer And Pad PAKN-2(133.8mm,-110.33mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKN-3(133.8mm,-108.5mm) on Top Layer And Pad PAKN-4(132.7mm,-108.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKX-1(180.93mm,-70.4mm) on Top Layer And Pad PAKX-2(180.93mm,-69.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKX-3(179.1mm,-69.3mm) on Top Layer And Pad PAKX-4(179.1mm,-70.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PALG-1(101.03mm,-6.2mm) on Top Layer And Pad PALG-2(101.03mm,-5.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PALG-3(99.2mm,-5.1mm) on Top Layer And Pad PALG-4(99.2mm,-6.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PALH-1(251.75mm,-51.615mm) on Top Layer And Pad PALH-2(252.85mm,-51.615mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PALH-3(252.85mm,-49.785mm) on Top Layer And Pad PALH-4(251.75mm,-49.785mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMB-1(100.6mm,-91.87mm) on Top Layer And Pad PAMB-2(99.5mm,-91.87mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMB-3(99.5mm,-93.7mm) on Top Layer And Pad PAMB-4(100.6mm,-93.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMR-1(254.35mm,-48.415mm) on Top Layer And Pad PAMR-2(255.45mm,-48.415mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMR-3(255.45mm,-46.585mm) on Top Layer And Pad PAMR-4(254.35mm,-46.585mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANI-1(112.1mm,-8.2mm) on Top Layer And Pad PANI-2(112.1mm,-7.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANI-3(110.27mm,-7.1mm) on Top Layer And Pad PANI-4(110.27mm,-8.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANW-1(129.13mm,-83.6mm) on Top Layer And Pad PANW-2(129.13mm,-82.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANW-3(127.3mm,-82.5mm) on Top Layer And Pad PANW-4(127.3mm,-83.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAOO-1(21.8mm,-12.47mm) on Top Layer And Pad PAOO-2(20.7mm,-12.47mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAOO-3(20.7mm,-14.3mm) on Top Layer And Pad PAOO-4(21.8mm,-14.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAOU-1(38.9mm,-170.67mm) on Top Layer And Pad PAOU-2(37.8mm,-170.67mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAOU-3(37.8mm,-172.5mm) on Top Layer And Pad PAOU-4(38.9mm,-172.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPE-1(70.37mm,-184.2mm) on Top Layer And Pad PAPE-2(70.37mm,-185.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPE-3(72.2mm,-185.3mm) on Top Layer And Pad PAPE-4(72.2mm,-184.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPH-1(88.9mm,-153.47mm) on Top Layer And Pad PAPH-2(87.8mm,-153.47mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPH-3(87.8mm,-155.3mm) on Top Layer And Pad PAPH-4(88.9mm,-155.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPM-1(55.4mm,-76.2mm) on Top Layer And Pad PAPM-2(54.3mm,-76.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPM-3(54.3mm,-78.03mm) on Top Layer And Pad PAPM-4(55.4mm,-78.03mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPN-1(110.5mm,-140.93mm) on Top Layer And Pad PAPN-2(111.6mm,-140.93mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPN-3(111.6mm,-139.1mm) on Top Layer And Pad PAPN-4(110.5mm,-139.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAQH-1(61.85mm,-53.685mm) on Top Layer And Pad PAQH-2(60.75mm,-53.685mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAQH-3(60.75mm,-55.515mm) on Top Layer And Pad PAQH-4(61.85mm,-55.515mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASD-1(41.77mm,-195.2mm) on Top Layer And Pad PASD-2(41.77mm,-196.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASD-3(43.6mm,-196.3mm) on Top Layer And Pad PASD-4(43.6mm,-195.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASL-1(149.03mm,-13.9mm) on Top Layer And Pad PASL-2(149.03mm,-12.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASL-3(147.2mm,-12.8mm) on Top Layer And Pad PASL-4(147.2mm,-13.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASO-1(217.3mm,-101.7mm) on Top Layer And Pad PASO-2(218.4mm,-101.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASO-3(218.4mm,-99.87mm) on Top Layer And Pad PASO-4(217.3mm,-99.87mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASV-1(167.83mm,-37.9mm) on Top Layer And Pad PASV-2(167.83mm,-36.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASV-3(166mm,-36.8mm) on Top Layer And Pad PASV-4(166mm,-37.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASX-1(232.25mm,-69.715mm) on Top Layer And Pad PASX-2(233.35mm,-69.715mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad PASX-2(233.35mm,-69.715mm) on Top Layer And Via (234.7mm,-69.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASX-3(233.35mm,-67.885mm) on Top Layer And Pad PASX-4(232.25mm,-67.885mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATG-1(78.4mm,-81.07mm) on Top Layer And Pad PATG-2(77.3mm,-81.07mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATG-3(77.3mm,-82.9mm) on Top Layer And Pad PATG-4(78.4mm,-82.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATK-1(255.9mm,-13.5mm) on Top Layer And Pad PATK-2(255.9mm,-12.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATK-3(254.07mm,-12.4mm) on Top Layer And Pad PATK-4(254.07mm,-13.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAVC-1(11.75mm,-190.885mm) on Top Layer And Pad PAVC-2(10.65mm,-190.885mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAVC-3(10.65mm,-192.715mm) on Top Layer And Pad PAVC-4(11.75mm,-192.715mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWD-1(256mm,-84.2mm) on Top Layer And Pad PAWD-2(257.1mm,-84.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWD-3(257.1mm,-82.37mm) on Top Layer And Pad PAWD-4(256mm,-82.37mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWR-1(269.05mm,-64.915mm) on Top Layer And Pad PAWR-2(270.15mm,-64.915mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWR-3(270.15mm,-63.085mm) on Top Layer And Pad PAWR-4(269.05mm,-63.085mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWS-1(260.815mm,-37.75mm) on Top Layer And Pad PAWS-2(260.815mm,-36.65mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWS-3(258.985mm,-36.65mm) on Top Layer And Pad PAWS-4(258.985mm,-37.75mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFCL-1(105.8mm,-95.37mm) on Top Layer And Pad PFCL-2(104.7mm,-95.37mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFCL-3(104.7mm,-97.2mm) on Top Layer And Pad PFCL-4(105.8mm,-97.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFKW-1(77.05mm,-23.185mm) on Top Layer And Pad PFKW-2(75.95mm,-23.185mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFKW-3(75.95mm,-25.015mm) on Top Layer And Pad PFKW-4(77.05mm,-25.015mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFWS-1(128.05mm,-107.415mm) on Top Layer And Pad PFWS-2(129.15mm,-107.415mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFWS-3(129.15mm,-105.585mm) on Top Layer And Pad PFWS-4(128.05mm,-105.585mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFZK-1(78.4mm,-19.1mm) on Top Layer And Pad PFZK-2(77.3mm,-19.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFZK-3(77.3mm,-20.93mm) on Top Layer And Pad PFZK-4(78.4mm,-20.93mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R1-1(185.3mm,-159.3mm) on Bottom Layer And Pad R1-2(185.3mm,-160.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R2-1(182.3mm,-159.3mm) on Bottom Layer And Pad R2-2(182.3mm,-160.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-1(75.8mm,-270.35mm) on Bottom Layer And Pad U1-2(75.8mm,-271mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-10(70.2mm,-272.95mm) on Bottom Layer And Pad U1-11(70.2mm,-272.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-10(70.2mm,-272.95mm) on Bottom Layer And Pad U1-9(70.2mm,-273.6mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-11(70.2mm,-272.3mm) on Bottom Layer And Pad U1-12(70.2mm,-271.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-12(70.2mm,-271.65mm) on Bottom Layer And Pad U1-13(70.2mm,-271mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-13(70.2mm,-271mm) on Bottom Layer And Pad U1-14(70.2mm,-270.35mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-2(75.8mm,-271mm) on Bottom Layer And Pad U1-3(75.8mm,-271.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-3(75.8mm,-271.65mm) on Bottom Layer And Pad U1-4(75.8mm,-272.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-4(75.8mm,-272.3mm) on Bottom Layer And Pad U1-5(75.8mm,-272.95mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-5(75.8mm,-272.95mm) on Bottom Layer And Pad U1-6(75.8mm,-273.6mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-6(75.8mm,-273.6mm) on Bottom Layer And Pad U1-7(75.8mm,-274.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-8(70.2mm,-274.25mm) on Bottom Layer And Pad U1-9(70.2mm,-273.6mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Pad USB-C1-2(179.452mm,-166.324mm) on Multi-Layer And Pad USB-C1-MountHole2(180.762mm,-166.884mm) on Multi-Layer [Top Solder] Mask Sliver [0.208mm] / [Bottom Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad USB-C1-A4B9(186.462mm,-165.739mm) on Bottom Layer And Pad USB-C1-MountHole1(187.262mm,-166.884mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad USB-C1-B4A9(181.662mm,-165.739mm) on Bottom Layer And Pad USB-C1-MountHole2(180.762mm,-166.884mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad VFR-1(44.7mm,-243.285mm) on Top Layer And Pad VFR-2(43.6mm,-243.285mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad VFR-3(43.6mm,-245.115mm) on Top Layer And Pad VFR-4(44.7mm,-245.115mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
Rule Violations :125

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (101.193mm,-91.261mm) on Top Overlay And Pad PAMB-1(100.6mm,-91.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (101.639mm,-6.793mm) on Top Overlay And Pad PALG-1(101.03mm,-6.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (106.393mm,-94.761mm) on Top Overlay And Pad PFCL-1(105.8mm,-95.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (107.593mm,-88.791mm) on Top Overlay And Pad PADL-1(107mm,-89.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (109.907mm,-141.539mm) on Top Overlay And Pad PAPN-1(110.5mm,-140.93mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (112.709mm,-8.793mm) on Top Overlay And Pad PANI-1(112.1mm,-8.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (12.343mm,-190.276mm) on Top Overlay And Pad PAVC-1(11.75mm,-190.885mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (127.457mm,-108.024mm) on Top Overlay And Pad PFWS-1(128.05mm,-107.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (129.739mm,-84.193mm) on Top Overlay And Pad PANW-1(129.13mm,-83.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (132.107mm,-110.939mm) on Top Overlay And Pad PAKN-1(132.7mm,-110.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (133.439mm,-76.193mm) on Top Overlay And Pad PAJZ-1(132.83mm,-75.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (149.207mm,-93.939mm) on Top Overlay And Pad PAIG-1(149.8mm,-93.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (149.639mm,-14.493mm) on Top Overlay And Pad PASL-1(149.03mm,-13.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (162.061mm,-170.107mm) on Top Overlay And Pad PAKH-1(162.67mm,-170.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (166.991mm,-80.707mm) on Top Overlay And Pad PAIL-1(167.6mm,-81.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (168.439mm,-38.493mm) on Top Overlay And Pad PASV-1(167.83mm,-37.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (181.539mm,-70.993mm) on Top Overlay And Pad PAKX-1(180.93mm,-70.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (193.207mm,-249.309mm) on Top Overlay And Pad PAAK-1(193.8mm,-248.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (195.507mm,-152.839mm) on Top Overlay And Pad PADQ-1(196.1mm,-152.23mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (216.707mm,-102.309mm) on Top Overlay And Pad PASO-1(217.3mm,-101.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (22.393mm,-11.861mm) on Top Overlay And Pad PAOO-1(21.8mm,-12.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (220.407mm,-96.239mm) on Top Overlay And Pad PAHO-1(221mm,-95.63mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (229.207mm,-67.239mm) on Top Overlay And Pad PAEN-1(229.8mm,-66.63mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (231.657mm,-70.324mm) on Top Overlay And Pad PASX-1(232.25mm,-69.715mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (251.157mm,-52.224mm) on Top Overlay And Pad PALH-1(251.75mm,-51.615mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (253.757mm,-49.024mm) on Top Overlay And Pad PAMR-1(254.35mm,-48.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (255.407mm,-84.809mm) on Top Overlay And Pad PAWD-1(256mm,-84.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (256.509mm,-14.093mm) on Top Overlay And Pad PATK-1(255.9mm,-13.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (257.007mm,-46.209mm) on Top Overlay And Pad PAED-1(257.6mm,-45.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (259.507mm,-43.939mm) on Top Overlay And Pad PAED-3(258.7mm,-43.77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (259.507mm,-43.939mm) on Top Overlay And Pad PAFR-1(260.1mm,-43.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (261.424mm,-38.343mm) on Top Overlay And Pad PAWS-1(260.815mm,-37.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (262.857mm,-42.124mm) on Top Overlay And Pad PABV-1(263.45mm,-41.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (265.457mm,-39.124mm) on Top Overlay And Pad PAAQ-1(266.05mm,-38.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (268.457mm,-65.524mm) on Top Overlay And Pad PAWR-1(269.05mm,-64.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (39.493mm,-170.061mm) on Top Overlay And Pad PAOU-1(38.9mm,-170.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (41.161mm,-194.607mm) on Top Overlay And Pad PASD-1(41.77mm,-195.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-242.676mm) on Top Overlay And Pad VFR-1(44.7mm,-243.285mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-251.176mm) on Top Overlay And Pad MVFR-1(44.7mm,-251.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-259.676mm) on Top Overlay And Pad IFR-1(44.7mm,-260.285mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-268.161mm) on Top Overlay And Pad LIFR-1(44.7mm,-268.77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-276.661mm) on Top Overlay And Pad INVALID-1(44.7mm,-277.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (48.743mm,-84.776mm) on Top Overlay And Pad PAEH-1(48.15mm,-85.385mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (55.993mm,-75.591mm) on Top Overlay And Pad PAPM-1(55.4mm,-76.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (62.443mm,-53.076mm) on Top Overlay And Pad PAQH-1(61.85mm,-53.685mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (69.761mm,-183.607mm) on Top Overlay And Pad PAPE-1(70.37mm,-184.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (72.239mm,-23.493mm) on Top Overlay And Pad PABE-1(71.63mm,-22.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (77.643mm,-22.576mm) on Top Overlay And Pad PFKW-1(77.05mm,-23.185mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (78.993mm,-18.491mm) on Top Overlay And Pad PFZK-1(78.4mm,-19.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (78.993mm,-80.461mm) on Top Overlay And Pad PATG-1(78.4mm,-81.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (85.861mm,-174.407mm) on Top Overlay And Pad PAJC-1(86.47mm,-175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (89.493mm,-152.861mm) on Top Overlay And Pad PAPH-1(88.9mm,-153.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector In1-1(262.69mm,-155.08mm) on Bottom Layer And Track (262mm,-154.3mm)(262mm,-153.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad Connector In1-1(262.69mm,-155.08mm) on Bottom Layer And Track (262mm,-156.5mm)(262mm,-155.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad Connector In1-10(257.31mm,-144.92mm) on Bottom Layer And Track (258mm,-144.15mm)(258mm,-143.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector In1-10(257.31mm,-144.92mm) on Bottom Layer And Track (258mm,-146.675mm)(258mm,-145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector In1-2(262.69mm,-152.54mm) on Bottom Layer And Track (262mm,-151.75mm)(262mm,-150.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector In1-2(262.69mm,-152.54mm) on Bottom Layer And Track (262mm,-154.3mm)(262mm,-153.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector In1-3(262.69mm,-150mm) on Bottom Layer And Track (262mm,-149.225mm)(262mm,-148.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector In1-3(262.69mm,-150mm) on Bottom Layer And Track (262mm,-151.75mm)(262mm,-150.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector In1-4(262.69mm,-147.46mm) on Bottom Layer And Track (262mm,-146.675mm)(262mm,-145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector In1-4(262.69mm,-147.46mm) on Bottom Layer And Track (262mm,-149.225mm)(262mm,-148.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad Connector In1-5(262.69mm,-144.92mm) on Bottom Layer And Track (262mm,-144.125mm)(262mm,-143.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector In1-5(262.69mm,-144.92mm) on Bottom Layer And Track (262mm,-146.675mm)(262mm,-145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector In1-6(257.31mm,-155.08mm) on Bottom Layer And Track (258mm,-154.3mm)(258mm,-153.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad Connector In1-6(257.31mm,-155.08mm) on Bottom Layer And Track (258mm,-156.5mm)(258mm,-155.875mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector In1-7(257.31mm,-152.54mm) on Bottom Layer And Track (258mm,-151.75mm)(258mm,-150.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector In1-7(257.31mm,-152.54mm) on Bottom Layer And Track (258mm,-154.3mm)(258mm,-153.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector In1-8(257.31mm,-150mm) on Bottom Layer And Track (258mm,-149.225mm)(258mm,-148.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector In1-8(257.31mm,-150mm) on Bottom Layer And Track (258mm,-151.75mm)(258mm,-150.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector In1-9(257.31mm,-147.46mm) on Bottom Layer And Track (258mm,-146.675mm)(258mm,-145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector In1-9(257.31mm,-147.46mm) on Bottom Layer And Track (258mm,-149.225mm)(258mm,-148.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector Out1-1(155.08mm,-37.31mm) on Bottom Layer And Track (153.325mm,-38mm)(154.3mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad Connector Out1-1(155.08mm,-37.31mm) on Bottom Layer And Track (155.9mm,-38mm)(156.5mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad Connector Out1-10(144.92mm,-42.69mm) on Bottom Layer And Track (143.5mm,-42mm)(144.15mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector Out1-10(144.92mm,-42.69mm) on Bottom Layer And Track (145.7mm,-42mm)(146.675mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector Out1-2(152.54mm,-37.31mm) on Bottom Layer And Track (150.775mm,-38mm)(151.75mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector Out1-2(152.54mm,-37.31mm) on Bottom Layer And Track (153.325mm,-38mm)(154.3mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector Out1-3(150mm,-37.31mm) on Bottom Layer And Track (148.25mm,-38mm)(149.225mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector Out1-3(150mm,-37.31mm) on Bottom Layer And Track (150.775mm,-38mm)(151.75mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector Out1-4(147.46mm,-37.31mm) on Bottom Layer And Track (145.7mm,-38mm)(146.675mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector Out1-4(147.46mm,-37.31mm) on Bottom Layer And Track (148.25mm,-38mm)(149.225mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad Connector Out1-5(144.92mm,-37.31mm) on Bottom Layer And Track (143.5mm,-38mm)(144.125mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector Out1-5(144.92mm,-37.31mm) on Bottom Layer And Track (145.7mm,-38mm)(146.675mm,-38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector Out1-6(155.08mm,-42.69mm) on Bottom Layer And Track (153.325mm,-42mm)(154.3mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad Connector Out1-6(155.08mm,-42.69mm) on Bottom Layer And Track (155.875mm,-42mm)(156.5mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector Out1-7(152.54mm,-42.69mm) on Bottom Layer And Track (150.775mm,-42mm)(151.75mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector Out1-7(152.54mm,-42.69mm) on Bottom Layer And Track (153.325mm,-42mm)(154.3mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector Out1-8(150mm,-42.69mm) on Bottom Layer And Track (148.25mm,-42mm)(149.225mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector Out1-8(150mm,-42.69mm) on Bottom Layer And Track (150.775mm,-42mm)(151.75mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector Out1-9(147.46mm,-42.69mm) on Bottom Layer And Track (145.7mm,-42mm)(146.675mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector Out1-9(147.46mm,-42.69mm) on Bottom Layer And Track (148.25mm,-42mm)(149.225mm,-42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-1(179.2mm,-81.87mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-10(176.66mm,-92.03mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-11(179.2mm,-94.57mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-12(176.66mm,-94.57mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-13(179.2mm,-97.11mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-14(176.66mm,-97.11mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-15(179.2mm,-99.65mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-16(176.66mm,-99.65mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-17(179.2mm,-102.19mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-18(176.66mm,-102.19mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-19(179.2mm,-104.73mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-2(176.66mm,-81.87mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-20(176.66mm,-104.73mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-21(179.2mm,-107.27mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-22(176.66mm,-107.27mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-23(179.2mm,-109.81mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-24(176.66mm,-109.81mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-25(179.2mm,-112.35mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-26(176.66mm,-112.35mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-27(179.2mm,-114.89mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-28(176.66mm,-114.89mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-29(179.2mm,-117.43mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-3(179.2mm,-84.41mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-30(176.66mm,-117.43mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-31(179.2mm,-119.97mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-32(176.66mm,-119.97mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-33(179.2mm,-122.51mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-34(176.66mm,-122.51mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-35(179.2mm,-125.05mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-36(176.66mm,-125.05mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-37(179.2mm,-127.59mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-38(176.66mm,-127.59mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-39(179.2mm,-130.13mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-4(176.66mm,-84.41mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-40(176.66mm,-130.13mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-5(179.2mm,-86.95mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-6(176.66mm,-86.95mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-7(179.2mm,-89.49mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-8(176.66mm,-89.49mm) on Multi-Layer And Track (175.45mm,-131.37mm)(175.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-9(179.2mm,-92.03mm) on Multi-Layer And Track (180.45mm,-131.37mm)(180.45mm,-80.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-1(163.7mm,-81.87mm) on Bottom Layer And Track (163.49mm,-81.129mm)(163.49mm,-80.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-1(163.7mm,-81.87mm) on Bottom Layer And Track (163.49mm,-83.669mm)(163.49mm,-82.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-10(163.7mm,-104.73mm) on Bottom Layer And Track (163.49mm,-103.989mm)(163.49mm,-102.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-10(163.7mm,-104.73mm) on Bottom Layer And Track (163.49mm,-106.529mm)(163.49mm,-105.471mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-11(163.7mm,-107.27mm) on Bottom Layer And Track (163.49mm,-106.529mm)(163.49mm,-105.471mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-11(163.7mm,-107.27mm) on Bottom Layer And Track (163.49mm,-109.069mm)(163.49mm,-108.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-12(163.7mm,-109.81mm) on Bottom Layer And Track (163.49mm,-109.069mm)(163.49mm,-108.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-12(163.7mm,-109.81mm) on Bottom Layer And Track (163.49mm,-111.609mm)(163.49mm,-110.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-13(163.7mm,-112.35mm) on Bottom Layer And Track (163.49mm,-111.609mm)(163.49mm,-110.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-13(163.7mm,-112.35mm) on Bottom Layer And Track (163.49mm,-114.149mm)(163.49mm,-113.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-14(163.7mm,-114.89mm) on Bottom Layer And Track (163.49mm,-114.149mm)(163.49mm,-113.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-14(163.7mm,-114.89mm) on Bottom Layer And Track (163.49mm,-116.689mm)(163.49mm,-115.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-15(163.7mm,-117.43mm) on Bottom Layer And Track (163.49mm,-116.689mm)(163.49mm,-115.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-15(163.7mm,-117.43mm) on Bottom Layer And Track (163.49mm,-119.229mm)(163.49mm,-118.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-16(163.7mm,-119.97mm) on Bottom Layer And Track (163.49mm,-119.229mm)(163.49mm,-118.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-16(163.7mm,-119.97mm) on Bottom Layer And Track (163.49mm,-121.769mm)(163.49mm,-120.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-17(163.7mm,-122.51mm) on Bottom Layer And Track (163.49mm,-121.769mm)(163.49mm,-120.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-17(163.7mm,-122.51mm) on Bottom Layer And Track (163.49mm,-124.309mm)(163.49mm,-123.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-18(163.7mm,-125.05mm) on Bottom Layer And Track (163.49mm,-124.309mm)(163.49mm,-123.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-18(163.7mm,-125.05mm) on Bottom Layer And Track (163.49mm,-126.849mm)(163.49mm,-125.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-19(163.7mm,-127.59mm) on Bottom Layer And Track (163.49mm,-126.849mm)(163.49mm,-125.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-19(163.7mm,-127.59mm) on Bottom Layer And Track (163.49mm,-129.389mm)(163.49mm,-128.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-2(163.7mm,-84.41mm) on Bottom Layer And Track (163.49mm,-83.669mm)(163.49mm,-82.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-2(163.7mm,-84.41mm) on Bottom Layer And Track (163.49mm,-86.209mm)(163.49mm,-85.151mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-20(163.7mm,-130.13mm) on Bottom Layer And Track (163.49mm,-129.389mm)(163.49mm,-128.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-20(163.7mm,-130.13mm) on Bottom Layer And Track (163.49mm,-131.6mm)(163.49mm,-130.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-21(158.2mm,-81.87mm) on Bottom Layer And Track (158.41mm,-81.129mm)(158.41mm,-80.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-21(158.2mm,-81.87mm) on Bottom Layer And Track (158.41mm,-83.669mm)(158.41mm,-82.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-22(158.2mm,-84.41mm) on Bottom Layer And Track (158.41mm,-83.669mm)(158.41mm,-82.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-22(158.2mm,-84.41mm) on Bottom Layer And Track (158.41mm,-86.209mm)(158.41mm,-85.151mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-23(158.2mm,-86.95mm) on Bottom Layer And Track (158.41mm,-86.209mm)(158.41mm,-85.151mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-23(158.2mm,-86.95mm) on Bottom Layer And Track (158.41mm,-88.749mm)(158.41mm,-87.691mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-24(158.2mm,-89.49mm) on Bottom Layer And Track (158.41mm,-88.749mm)(158.41mm,-87.691mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-24(158.2mm,-89.49mm) on Bottom Layer And Track (158.41mm,-91.289mm)(158.41mm,-90.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-25(158.2mm,-92.03mm) on Bottom Layer And Track (158.41mm,-91.289mm)(158.41mm,-90.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-25(158.2mm,-92.03mm) on Bottom Layer And Track (158.41mm,-93.829mm)(158.41mm,-92.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-26(158.2mm,-94.57mm) on Bottom Layer And Track (158.41mm,-93.829mm)(158.41mm,-92.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-26(158.2mm,-94.57mm) on Bottom Layer And Track (158.41mm,-96.369mm)(158.41mm,-95.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-27(158.2mm,-97.11mm) on Bottom Layer And Track (158.41mm,-96.369mm)(158.41mm,-95.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-27(158.2mm,-97.11mm) on Bottom Layer And Track (158.41mm,-98.909mm)(158.41mm,-97.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-28(158.2mm,-99.65mm) on Bottom Layer And Track (158.41mm,-101.449mm)(158.41mm,-100.391mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-28(158.2mm,-99.65mm) on Bottom Layer And Track (158.41mm,-98.909mm)(158.41mm,-97.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-29(158.2mm,-102.19mm) on Bottom Layer And Track (158.41mm,-101.449mm)(158.41mm,-100.391mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-29(158.2mm,-102.19mm) on Bottom Layer And Track (158.41mm,-103.989mm)(158.41mm,-102.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-3(163.7mm,-86.95mm) on Bottom Layer And Track (163.49mm,-86.209mm)(163.49mm,-85.151mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-3(163.7mm,-86.95mm) on Bottom Layer And Track (163.49mm,-88.749mm)(163.49mm,-87.691mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-30(158.2mm,-104.73mm) on Bottom Layer And Track (158.41mm,-103.989mm)(158.41mm,-102.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-30(158.2mm,-104.73mm) on Bottom Layer And Track (158.41mm,-106.529mm)(158.41mm,-105.471mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-31(158.2mm,-107.27mm) on Bottom Layer And Track (158.41mm,-106.529mm)(158.41mm,-105.471mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-31(158.2mm,-107.27mm) on Bottom Layer And Track (158.41mm,-109.069mm)(158.41mm,-108.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-32(158.2mm,-109.81mm) on Bottom Layer And Track (158.41mm,-109.069mm)(158.41mm,-108.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-32(158.2mm,-109.81mm) on Bottom Layer And Track (158.41mm,-111.609mm)(158.41mm,-110.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-33(158.2mm,-112.35mm) on Bottom Layer And Track (158.41mm,-111.609mm)(158.41mm,-110.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-33(158.2mm,-112.35mm) on Bottom Layer And Track (158.41mm,-114.149mm)(158.41mm,-113.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-34(158.2mm,-114.89mm) on Bottom Layer And Track (158.41mm,-114.149mm)(158.41mm,-113.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-34(158.2mm,-114.89mm) on Bottom Layer And Track (158.41mm,-116.689mm)(158.41mm,-115.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-35(158.2mm,-117.43mm) on Bottom Layer And Track (158.41mm,-116.689mm)(158.41mm,-115.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-35(158.2mm,-117.43mm) on Bottom Layer And Track (158.41mm,-119.229mm)(158.41mm,-118.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-36(158.2mm,-119.97mm) on Bottom Layer And Track (158.41mm,-119.229mm)(158.41mm,-118.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-36(158.2mm,-119.97mm) on Bottom Layer And Track (158.41mm,-121.769mm)(158.41mm,-120.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-37(158.2mm,-122.51mm) on Bottom Layer And Track (158.41mm,-121.769mm)(158.41mm,-120.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-37(158.2mm,-122.51mm) on Bottom Layer And Track (158.41mm,-124.309mm)(158.41mm,-123.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-38(158.2mm,-125.05mm) on Bottom Layer And Track (158.41mm,-124.309mm)(158.41mm,-123.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-38(158.2mm,-125.05mm) on Bottom Layer And Track (158.41mm,-126.849mm)(158.41mm,-125.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-39(158.2mm,-127.59mm) on Bottom Layer And Track (158.41mm,-126.849mm)(158.41mm,-125.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-39(158.2mm,-127.59mm) on Bottom Layer And Track (158.41mm,-129.389mm)(158.41mm,-128.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-4(163.7mm,-89.49mm) on Bottom Layer And Track (163.49mm,-88.749mm)(163.49mm,-87.691mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-4(163.7mm,-89.49mm) on Bottom Layer And Track (163.49mm,-91.289mm)(163.49mm,-90.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-40(158.2mm,-130.13mm) on Bottom Layer And Track (158.41mm,-129.389mm)(158.41mm,-128.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-40(158.2mm,-130.13mm) on Bottom Layer And Track (158.41mm,-131.6mm)(158.41mm,-130.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-5(163.7mm,-92.03mm) on Bottom Layer And Track (163.49mm,-91.289mm)(163.49mm,-90.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-5(163.7mm,-92.03mm) on Bottom Layer And Track (163.49mm,-93.829mm)(163.49mm,-92.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-6(163.7mm,-94.57mm) on Bottom Layer And Track (163.49mm,-93.829mm)(163.49mm,-92.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-6(163.7mm,-94.57mm) on Bottom Layer And Track (163.49mm,-96.369mm)(163.49mm,-95.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-7(163.7mm,-97.11mm) on Bottom Layer And Track (163.49mm,-96.369mm)(163.49mm,-95.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-7(163.7mm,-97.11mm) on Bottom Layer And Track (163.49mm,-98.909mm)(163.49mm,-97.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-8(163.7mm,-99.65mm) on Bottom Layer And Track (163.49mm,-101.449mm)(163.49mm,-100.391mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-8(163.7mm,-99.65mm) on Bottom Layer And Track (163.49mm,-98.909mm)(163.49mm,-97.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-9(163.7mm,-102.19mm) on Bottom Layer And Track (163.49mm,-101.449mm)(163.49mm,-100.391mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-9(163.7mm,-102.19mm) on Bottom Layer And Track (163.49mm,-103.989mm)(163.49mm,-102.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad IFR-1(44.7mm,-260.285mm) on Top Layer And Track (43.134mm,-260.946mm)(45.166mm,-260.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad IFR-2(43.6mm,-260.285mm) on Top Layer And Track (43.134mm,-260.946mm)(45.166mm,-260.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad INVALID-1(44.7mm,-277.27mm) on Top Layer And Track (43.134mm,-277.931mm)(45.166mm,-277.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad INVALID-2(43.6mm,-277.27mm) on Top Layer And Track (43.134mm,-277.931mm)(45.166mm,-277.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad LIFR-1(44.7mm,-268.77mm) on Top Layer And Track (43.134mm,-269.431mm)(45.166mm,-269.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad LIFR-2(43.6mm,-268.77mm) on Top Layer And Track (43.134mm,-269.431mm)(45.166mm,-269.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad MVFR-1(44.7mm,-251.785mm) on Top Layer And Track (43.134mm,-252.446mm)(45.166mm,-252.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad MVFR-2(43.6mm,-251.785mm) on Top Layer And Track (43.134mm,-252.446mm)(45.166mm,-252.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAAK-1(193.8mm,-248.7mm) on Top Layer And Track (193.334mm,-248.039mm)(195.366mm,-248.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAAK-2(194.9mm,-248.7mm) on Top Layer And Track (193.334mm,-248.039mm)(195.366mm,-248.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAAQ-1(266.05mm,-38.515mm) on Top Layer And Track (265.584mm,-37.854mm)(267.616mm,-37.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAAQ-2(267.15mm,-38.515mm) on Top Layer And Track (265.584mm,-37.854mm)(267.616mm,-37.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABE-1(71.63mm,-22.9mm) on Top Layer And Track (70.969mm,-23.366mm)(70.969mm,-21.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABE-2(71.63mm,-21.8mm) on Top Layer And Track (70.969mm,-23.366mm)(70.969mm,-21.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABV-1(263.45mm,-41.515mm) on Top Layer And Track (262.984mm,-40.854mm)(265.016mm,-40.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABV-2(264.55mm,-41.515mm) on Top Layer And Track (262.984mm,-40.854mm)(265.016mm,-40.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADL-1(107mm,-89.4mm) on Top Layer And Track (105.434mm,-90.061mm)(107.466mm,-90.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADL-2(105.9mm,-89.4mm) on Top Layer And Track (105.434mm,-90.061mm)(107.466mm,-90.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADQ-1(196.1mm,-152.23mm) on Top Layer And Track (195.634mm,-151.569mm)(197.666mm,-151.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADQ-2(197.2mm,-152.23mm) on Top Layer And Track (195.634mm,-151.569mm)(197.666mm,-151.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAED-1(257.6mm,-45.6mm) on Top Layer And Track (257.134mm,-44.939mm)(259.166mm,-44.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAED-2(258.7mm,-45.6mm) on Top Layer And Track (257.134mm,-44.939mm)(259.166mm,-44.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAEH-1(48.15mm,-85.385mm) on Top Layer And Track (46.584mm,-86.046mm)(48.616mm,-86.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAEH-2(47.05mm,-85.385mm) on Top Layer And Track (46.584mm,-86.046mm)(48.616mm,-86.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAEN-1(229.8mm,-66.63mm) on Top Layer And Track (229.334mm,-65.969mm)(231.366mm,-65.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAEN-2(230.9mm,-66.63mm) on Top Layer And Track (229.334mm,-65.969mm)(231.366mm,-65.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFR-1(260.1mm,-43.33mm) on Top Layer And Track (259.634mm,-42.669mm)(261.666mm,-42.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFR-2(261.2mm,-43.33mm) on Top Layer And Track (259.634mm,-42.669mm)(261.666mm,-42.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAHO-1(221mm,-95.63mm) on Top Layer And Track (220.534mm,-94.969mm)(222.566mm,-94.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAHO-2(222.1mm,-95.63mm) on Top Layer And Track (220.534mm,-94.969mm)(222.566mm,-94.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIG-1(149.8mm,-93.33mm) on Top Layer And Track (149.334mm,-92.669mm)(151.366mm,-92.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIG-2(150.9mm,-93.33mm) on Top Layer And Track (149.334mm,-92.669mm)(151.366mm,-92.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIL-1(167.6mm,-81.3mm) on Top Layer And Track (168.261mm,-82.866mm)(168.261mm,-80.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIL-2(167.6mm,-82.4mm) on Top Layer And Track (168.261mm,-82.866mm)(168.261mm,-80.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAJC-1(86.47mm,-175mm) on Top Layer And Track (87.131mm,-176.566mm)(87.131mm,-174.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAJC-2(86.47mm,-176.1mm) on Top Layer And Track (87.131mm,-176.566mm)(87.131mm,-174.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAJZ-1(132.83mm,-75.6mm) on Top Layer And Track (132.169mm,-76.066mm)(132.169mm,-74.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAJZ-2(132.83mm,-74.5mm) on Top Layer And Track (132.169mm,-76.066mm)(132.169mm,-74.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKH-1(162.67mm,-170.7mm) on Top Layer And Track (163.331mm,-172.266mm)(163.331mm,-170.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKH-2(162.67mm,-171.8mm) on Top Layer And Track (163.331mm,-172.266mm)(163.331mm,-170.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKN-1(132.7mm,-110.33mm) on Top Layer And Track (132.234mm,-109.669mm)(134.266mm,-109.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKN-2(133.8mm,-110.33mm) on Top Layer And Track (132.234mm,-109.669mm)(134.266mm,-109.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKX-1(180.93mm,-70.4mm) on Top Layer And Track (180.269mm,-70.866mm)(180.269mm,-68.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKX-2(180.93mm,-69.3mm) on Top Layer And Track (180.269mm,-70.866mm)(180.269mm,-68.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PALG-1(101.03mm,-6.2mm) on Top Layer And Track (100.369mm,-6.666mm)(100.369mm,-4.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PALG-2(101.03mm,-5.1mm) on Top Layer And Track (100.369mm,-6.666mm)(100.369mm,-4.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PALH-1(251.75mm,-51.615mm) on Top Layer And Track (251.284mm,-50.954mm)(253.316mm,-50.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PALH-2(252.85mm,-51.615mm) on Top Layer And Track (251.284mm,-50.954mm)(253.316mm,-50.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMB-1(100.6mm,-91.87mm) on Top Layer And Track (99.034mm,-92.531mm)(101.066mm,-92.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMB-2(99.5mm,-91.87mm) on Top Layer And Track (99.034mm,-92.531mm)(101.066mm,-92.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMR-1(254.35mm,-48.415mm) on Top Layer And Track (253.884mm,-47.754mm)(255.916mm,-47.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMR-2(255.45mm,-48.415mm) on Top Layer And Track (253.884mm,-47.754mm)(255.916mm,-47.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANI-1(112.1mm,-8.2mm) on Top Layer And Track (111.439mm,-8.666mm)(111.439mm,-6.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANI-2(112.1mm,-7.1mm) on Top Layer And Track (111.439mm,-8.666mm)(111.439mm,-6.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANW-1(129.13mm,-83.6mm) on Top Layer And Track (128.469mm,-84.066mm)(128.469mm,-82.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANW-2(129.13mm,-82.5mm) on Top Layer And Track (128.469mm,-84.066mm)(128.469mm,-82.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAOO-1(21.8mm,-12.47mm) on Top Layer And Track (20.234mm,-13.131mm)(22.266mm,-13.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAOO-2(20.7mm,-12.47mm) on Top Layer And Track (20.234mm,-13.131mm)(22.266mm,-13.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAOU-1(38.9mm,-170.67mm) on Top Layer And Track (37.334mm,-171.331mm)(39.366mm,-171.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAOU-2(37.8mm,-170.67mm) on Top Layer And Track (37.334mm,-171.331mm)(39.366mm,-171.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPE-1(70.37mm,-184.2mm) on Top Layer And Track (71.031mm,-185.766mm)(71.031mm,-183.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPE-2(70.37mm,-185.3mm) on Top Layer And Track (71.031mm,-185.766mm)(71.031mm,-183.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPH-1(88.9mm,-153.47mm) on Top Layer And Track (87.334mm,-154.131mm)(89.366mm,-154.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPH-2(87.8mm,-153.47mm) on Top Layer And Track (87.334mm,-154.131mm)(89.366mm,-154.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPM-1(55.4mm,-76.2mm) on Top Layer And Track (53.834mm,-76.861mm)(55.866mm,-76.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPM-2(54.3mm,-76.2mm) on Top Layer And Track (53.834mm,-76.861mm)(55.866mm,-76.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPN-1(110.5mm,-140.93mm) on Top Layer And Track (110.034mm,-140.269mm)(112.066mm,-140.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPN-2(111.6mm,-140.93mm) on Top Layer And Track (110.034mm,-140.269mm)(112.066mm,-140.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAQH-1(61.85mm,-53.685mm) on Top Layer And Track (60.284mm,-54.346mm)(62.316mm,-54.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAQH-2(60.75mm,-53.685mm) on Top Layer And Track (60.284mm,-54.346mm)(62.316mm,-54.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASD-1(41.77mm,-195.2mm) on Top Layer And Track (42.431mm,-196.766mm)(42.431mm,-194.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASD-2(41.77mm,-196.3mm) on Top Layer And Track (42.431mm,-196.766mm)(42.431mm,-194.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASL-1(149.03mm,-13.9mm) on Top Layer And Track (148.369mm,-14.366mm)(148.369mm,-12.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASL-2(149.03mm,-12.8mm) on Top Layer And Track (148.369mm,-14.366mm)(148.369mm,-12.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASO-1(217.3mm,-101.7mm) on Top Layer And Track (216.834mm,-101.039mm)(218.866mm,-101.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASO-2(218.4mm,-101.7mm) on Top Layer And Track (216.834mm,-101.039mm)(218.866mm,-101.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASV-1(167.83mm,-37.9mm) on Top Layer And Track (167.169mm,-38.366mm)(167.169mm,-36.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASV-2(167.83mm,-36.8mm) on Top Layer And Track (167.169mm,-38.366mm)(167.169mm,-36.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASX-1(232.25mm,-69.715mm) on Top Layer And Track (231.784mm,-69.054mm)(233.816mm,-69.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASX-2(233.35mm,-69.715mm) on Top Layer And Track (231.784mm,-69.054mm)(233.816mm,-69.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATG-1(78.4mm,-81.07mm) on Top Layer And Track (76.834mm,-81.731mm)(78.866mm,-81.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATG-2(77.3mm,-81.07mm) on Top Layer And Track (76.834mm,-81.731mm)(78.866mm,-81.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATK-1(255.9mm,-13.5mm) on Top Layer And Track (255.239mm,-13.966mm)(255.239mm,-11.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATK-2(255.9mm,-12.4mm) on Top Layer And Track (255.239mm,-13.966mm)(255.239mm,-11.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAVC-1(11.75mm,-190.885mm) on Top Layer And Track (10.184mm,-191.546mm)(12.216mm,-191.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAVC-2(10.65mm,-190.885mm) on Top Layer And Track (10.184mm,-191.546mm)(12.216mm,-191.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWD-1(256mm,-84.2mm) on Top Layer And Track (255.534mm,-83.539mm)(257.566mm,-83.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWD-2(257.1mm,-84.2mm) on Top Layer And Track (255.534mm,-83.539mm)(257.566mm,-83.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWR-1(269.05mm,-64.915mm) on Top Layer And Track (268.584mm,-64.254mm)(270.616mm,-64.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWR-2(270.15mm,-64.915mm) on Top Layer And Track (268.584mm,-64.254mm)(270.616mm,-64.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWS-1(260.815mm,-37.75mm) on Top Layer And Track (260.154mm,-38.216mm)(260.154mm,-36.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWS-2(260.815mm,-36.65mm) on Top Layer And Track (260.154mm,-38.216mm)(260.154mm,-36.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFCL-1(105.8mm,-95.37mm) on Top Layer And Track (104.234mm,-96.031mm)(106.266mm,-96.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFCL-2(104.7mm,-95.37mm) on Top Layer And Track (104.234mm,-96.031mm)(106.266mm,-96.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFKW-1(77.05mm,-23.185mm) on Top Layer And Track (75.484mm,-23.846mm)(77.516mm,-23.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFKW-2(75.95mm,-23.185mm) on Top Layer And Track (75.484mm,-23.846mm)(77.516mm,-23.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFWS-1(128.05mm,-107.415mm) on Top Layer And Track (127.584mm,-106.754mm)(129.616mm,-106.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFWS-2(129.15mm,-107.415mm) on Top Layer And Track (127.584mm,-106.754mm)(129.616mm,-106.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFZK-1(78.4mm,-19.1mm) on Top Layer And Track (76.834mm,-19.761mm)(78.866mm,-19.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFZK-2(77.3mm,-19.1mm) on Top Layer And Track (76.834mm,-19.761mm)(78.866mm,-19.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-C1-A1B12(187.262mm,-165.739mm) on Bottom Layer And Track (187.793mm,-165.478mm)(188.029mm,-165.478mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-C1-B1A12(180.862mm,-165.739mm) on Bottom Layer And Track (180.095mm,-165.478mm)(180.331mm,-165.478mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad VFR-1(44.7mm,-243.285mm) on Top Layer And Track (43.134mm,-243.946mm)(45.166mm,-243.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad VFR-2(43.6mm,-243.285mm) on Top Layer And Track (43.134mm,-243.946mm)(45.166mm,-243.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
Rule Violations :316

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 586
Waived Violations : 0
Time Elapsed        : 00:00:02