----------------------------------------------------------------------
Report for cell rxdphy.TECH
Register bits:  488 of 32256 (1.513%)
I/O cells:      86
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        64          100.0
                               DPHY         1          100.0
                            FD1P3BX        21          100.0
                            FD1P3DX       414          100.0
                            FD1P3IX        48          100.0
                            FD1P3JX         5          100.0
                                GSR         1          100.0
                                 IB        11          100.0
                                INV         2          100.0
                               LUT4       341          100.0
                                 OB        75          100.0
                             PDP16K         2          100.0
                            WIDEFN9        20          100.0
SUB MODULES
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=1,pmi_family="LIFCL")         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=2,pmi_family="LIFCL")         1
                     secured_module         1
                              TOTAL      1019
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        64          100.0
                               DPHY         1          100.0
                            FD1P3BX        21          100.0
                            FD1P3DX       414          100.0
                            FD1P3IX        48          100.0
                            FD1P3JX         5          100.0
                               LUT4       341          100.0
                             PDP16K         2          100.0
                            WIDEFN9        20          100.0
SUB MODULES
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=1,pmi_family="LIFCL")         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=2,pmi_family="LIFCL")         1
                     secured_module         1
                              TOTAL       930
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                            FD1P3BX         5           23.8
                               LUT4         1            0.3
                              TOTAL         6
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                            FD1P3BX         5           23.8
                               LUT4         2            0.6
                              TOTAL         7
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        64          100.0
                               DPHY         1          100.0
                            FD1P3BX        11           52.4
                            FD1P3DX       365           88.2
                            FD1P3IX        48          100.0
                            FD1P3JX         5          100.0
                               LUT4       338           99.1
                             PDP16K         2          100.0
                            WIDEFN9        20          100.0
SUB MODULES
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=1,pmi_family="LIFCL")         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=2,pmi_family="LIFCL")         1
                     secured_module         1
                              TOTAL       868
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        30           46.9
                               DPHY         1          100.0
                            FD1P3BX         6           28.6
                            FD1P3DX       190           45.9
                            FD1P3IX        10           20.8
                            FD1P3JX         3           60.0
                               LUT4       213           62.5
                             PDP16K         2          100.0
                            WIDEFN9         4           20.0
SUB MODULES
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=1,pmi_family="LIFCL")         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=2,pmi_family="LIFCL")         1
                     secured_module         1
                              TOTAL       473
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        30           46.9
                            FD1P3BX         6           28.6
                            FD1P3DX       162           39.1
                            FD1P3IX         6           12.5
                            FD1P3JX         3           60.0
                               LUT4       212           62.2
                             PDP16K         2          100.0
                            WIDEFN9         4           20.0
SUB MODULES
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=1,pmi_family="LIFCL")         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=2,pmi_family="LIFCL")         1
                     secured_module         1
                              TOTAL       439
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        30           46.9
                            FD1P3BX         6           28.6
                            FD1P3DX       162           39.1
                            FD1P3IX         6           12.5
                            FD1P3JX         3           60.0
                               LUT4       212           62.2
                             PDP16K         2          100.0
                            WIDEFN9         4           20.0
SUB MODULES
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=1,pmi_family="LIFCL")         1
pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=2,pmi_family="LIFCL")         1
                     secured_module         1
                              TOTAL       439
----------------------------------------------------------------------
Report for cell pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=2,pmi_family="LIFCL").v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        15           23.4
                            FD1P3BX         2            9.5
                            FD1P3DX        65           15.7
                               LUT4        76           22.3
                             PDP16K         1           50.0
                            WIDEFN9         2           10.0
SUB MODULES
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
                              TOTAL       167
----------------------------------------------------------------------
Report for cell lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2).v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        15           23.4
                            FD1P3BX         2            9.5
                            FD1P3DX        65           15.7
                               LUT4        76           22.3
                             PDP16K         1           50.0
                            WIDEFN9         2           10.0
SUB MODULES
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
                              TOTAL       166
----------------------------------------------------------------------
Report for cell lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2).v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        15           23.4
                            FD1P3BX         2            9.5
                            FD1P3DX        65           15.7
                               LUT4        76           22.3
                             PDP16K         1           50.0
                            WIDEFN9         2           10.0
SUB MODULES
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2)         1
                              TOTAL       165
----------------------------------------------------------------------
Report for cell lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2).v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        15           23.4
                            FD1P3BX         2            9.5
                            FD1P3DX        65           15.7
                               LUT4        76           22.3
                             PDP16K         1           50.0
                            WIDEFN9         2           10.0
SUB MODULES
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
                              TOTAL       164
----------------------------------------------------------------------
Report for cell lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1).v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0
                                  Cell usage:
                               cell     count   Res Usage(%)
                            FD1P3DX         1            0.2
                             PDP16K         1           50.0
SUB MODULES
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)         1
                              TOTAL         4
----------------------------------------------------------------------
Report for cell lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1).v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main
                                  Cell usage:
                               cell     count   Res Usage(%)
                            FD1P3DX         1            0.2
                             PDP16K         1           50.0
SUB MODULES
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)         1
                              TOTAL         3
----------------------------------------------------------------------
Report for cell lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0).v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_1.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0
                                  Cell usage:
                               cell     count   Res Usage(%)
                             PDP16K         1           50.0
                              TOTAL         1
----------------------------------------------------------------------
Report for cell pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=1,pmi_family="LIFCL").v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        15           23.4
                            FD1P3BX         2            9.5
                            FD1P3DX        65           15.7
                               LUT4        87           25.5
                             PDP16K         1           50.0
                            WIDEFN9         2           10.0
SUB MODULES
lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
                     secured_module         1
                              TOTAL       178
----------------------------------------------------------------------
Report for cell lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1).v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        15           23.4
                            FD1P3BX         2            9.5
                            FD1P3DX        65           15.7
                               LUT4        87           25.5
                             PDP16K         1           50.0
                            WIDEFN9         2           10.0
SUB MODULES
lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1)         1
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
                     secured_module         1
                              TOTAL       177
----------------------------------------------------------------------
Report for cell lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1).v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        15           23.4
                            FD1P3BX         2            9.5
                            FD1P3DX        65           15.7
                               LUT4        87           25.5
                             PDP16K         1           50.0
                            WIDEFN9         2           10.0
SUB MODULES
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
                     secured_module         1
                              TOTAL       176
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        15           23.4
                            FD1P3BX         2            9.5
                            FD1P3DX        65           15.7
                               LUT4        87           25.5
                             PDP16K         1           50.0
                            WIDEFN9         2           10.0
SUB MODULES
lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2         1
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
                              TOTAL       175
----------------------------------------------------------------------
Report for cell lscc_fifo_mem(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_WIDTH=1)_U2.v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0
                                  Cell usage:
                               cell     count   Res Usage(%)
                            FD1P3DX         1            0.2
                             PDP16K         1           50.0
SUB MODULES
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1         1
                              TOTAL         4
----------------------------------------------------------------------
Report for cell lscc_fifo_mem_main(FAMILY="LIFCL",WADDR_DEPTH=128,WADDR_WIDTH=32'b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32'b0111,RDATA_WIDTH=16,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1)_U1.v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main
                                  Cell usage:
                               cell     count   Res Usage(%)
                            FD1P3DX         1            0.2
                             PDP16K         1           50.0
SUB MODULES
lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0         1
                              TOTAL         3
----------------------------------------------------------------------
Report for cell lscc_fifo_mem_core(MEM_SIZE="18,1024",FAMILY="LIFCL",DATA_WIDTH_W=32'b010010,DATA_WIDTH_R=32'b010010,RESETMODE="async",RESET_RELEASE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U0.v1
Instance Path : lscc_dphy_rx_inst.NOCIL_TOP.u_dphy_rx_core.u_dphy_rx_wrap.u_rx_fifo.rx_fifo_pp.rx_fifo_pp_inst.fr_fifo_0.u_fifo0.fifo_dc0._FABRIC.u_fifo.EBR.genblk1.u_fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0
                                  Cell usage:
                               cell     count   Res Usage(%)
                             PDP16K         1           50.0
                              TOTAL         1
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2         9           14.1
                            FD1P3BX         5           23.8
                            FD1P3DX         6            1.4
                            FD1P3IX        14           29.2
                            FD1P3JX         2           40.0
                               LUT4        21            6.2
SUB MODULES
                     secured_module         1
                              TOTAL        58
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                            FD1P3BX         5           23.8
                            FD1P3DX         5            1.2
                               LUT4        14            4.1
                              TOTAL        24
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        25           39.1
                            FD1P3DX       169           40.8
                            FD1P3IX        24           50.0
                               LUT4       104           30.5
                            WIDEFN9        16           80.0
                              TOTAL       338
----------------------------------------------------------------------
Report for cell secured_cell.secured_netlist
Instance Path : secured_path
                                  Cell usage:
                               cell     count   Res Usage(%)
                            FD1P3DX        49           11.8
                              TOTAL        49
