synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 29 12:06:49 2021


Command Line:  C:\lscc\diamond\3.12\ispfpga\bin\nt64\synthesis.exe -f x_cref.synproj -sdc C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.ldc -gui 

Synthesis options:
The -a option is ecp5um.
The -s option is 8.
The -t option is CABGA381.
The -d option is LFE5UM-45F.
Using package CABGA381.
Using performance grade 8.
                                                          

##########################################################

### Lattice Family : ECP5UM

### Device  : LFE5UM-45F

### Package : CABGA381

### Speed   : 8

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = x_cref.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = FALSE
Use IO Reg = FALSE (implied)
WARNING - synthesis: Cannot pack registers into I/Os because use_io_insertion is FALSE.
WARNING - synthesis: Ignoring user setting of use_io_reg. Value is set to FALSE.
Use IO Reg = FALSE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref (searchpath added)
Verilog design file = C:/lscc/diamond/3.12/cae_library/synthesis/verilog/ecp5um.v
Verilog design file = C:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.v
NGO file = C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.ngo
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
-sdc option: SDC file input is C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.12/cae_library/synthesis/verilog/ecp5um.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/projects/ecp5_wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v. VERI-1482
Top module name (Verilog): x_cref
INFO - synthesis: c:/projects/ecp5_wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.v(8): compiling module x_cref. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1751): compiling module EXTREFB(REFCK_PWDNB="0b1",REFCK_RTERM="0b1",REFCK_DCBIAS_EN="0b0"). VERI-1018
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
WARNING - synthesis: There are no design constraints in the file C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.ldc
Top-level module name = x_cref.
WARNING - synthesis: There are no design constraints in the file C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.ldc
This ldc file was generated by Clarity Designer!




######## GSR will not be inferred in an NGO flow, unless force_gsr=yes.
WARNING - synthesis: There are no design constraints in the file x_cref_for_lpf.sdc
Writing LPF file C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.lpf.
Results of NGD DRC are available in x_cref_drc.log.
WARNING - synthesis: DRC checking was skipped because the -ngo option was used.
Writing NGD file C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_cref/x_cref.ngo.

################### Begin Area Report (x_cref)######################
Number of register bits => 0 of 44457 (0 % )
EXTREFB => 1
GSR => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : refclko, loads : 0
################### End Clock Report ##################

Peak Memory Usage: 84.875  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.406  secs
--------------------------------------------------------------
