0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/DDR3_CONTROL.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/imports/new/ddr3_test.v,,DDR3_CONTROL,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/DDR3_CONTROL_mig_sim.v,1569479203,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/DDR3_CONTROL.v,,DDR3_CONTROL_mig,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_mc.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,,mig_7series_v4_2_fi_xor,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_std,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,,mig_7series_v4_2_ddr_prbs_gen,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,1569479200,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_skip_calib_tap,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1569479201,verilog,,C:/Users/gyz/Desktop/ddrtovga/ddrtovga/simple_project_ddr/delete.srcs/sources_1/ip/DDR3_CONTROL/DDR3_CONTROL/user_design/rtl/DDR3_CONTROL_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/new/fmc_data_convert_tb.v,1571810650,verilog,,,,fmc_data_convert_tb,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1571806774,verilog,,C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/FMC_data_convert.v,,clk_wiz_0,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1571806774,verilog,,C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/fmc_fifo/sim/fmc_fifo.v,1571813199,verilog,,C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,fmc_fifo,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/FMC_data_convert.v,1571624328,verilog,,C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/FMC_out.v,,FMC_data_convert,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/FMC_out.v,1571633357,verilog,,C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v,,FMC_out,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v,1572422977,verilog,,C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_data_convert.v,,ddrtovga_top,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_data_convert.v,1571821214,verilog,,C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_top.v,,uart_data_convert,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_top.v,1571804078,verilog,,C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_tx.v,,uart_top,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_tx.v,1571808482,verilog,,C:/Users/gyz/Desktop/ddrtovga/fmc_input/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/new/fmc_data_convert_tb.v,,uart_tx,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/imports/imports/imports/wiredly.v,1567222628,verilog,,,,WireDelay,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/imports/imports/mine2/ddr3_model.sv,1567259582,systemVerilog,,,C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/imports/mine2/ddr3_model_parameters.vh,ddr3_model,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/imports/mine2/ddr3_model_parameters.vh,1567259583,verilog,,,,,,,,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/imports/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert_tb.v,1571557557,verilog,,,,data_convert_tb,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_convert,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/imports/new/ddr3_test.v,1569479186,verilog,,C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/imports/imports/imports/wiredly.v,,ddr3_test,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/new/ddr3_tb.v,1566567430,verilog,,,,ddr3_tb,,,../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_convert,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/new/ddr3tofifotovga.v,1569489859,verilog,,,,ddr3tofifotovga,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/new/fifo_tb.v,1568969345,verilog,,,,fifo_tb,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/new/uart_data_convert_tb.v,1571389615,verilog,,,,uart_data_convert_tb,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_convert,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/new/vga_disp_tb.v,1566297916,verilog,,,,vga_disp_tb,,,../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/ddr_fifo_small/ddr_fifo_small_sim_netlist.v,1569482379,verilog,,C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/new/fifo_tb.v,,ddr_fifo_small;ddr_fifo_small_clk_x_pntrs;ddr_fifo_small_dmem;ddr_fifo_small_fifo_generator_ramfifo;ddr_fifo_small_fifo_generator_top;ddr_fifo_small_fifo_generator_v13_2_3;ddr_fifo_small_fifo_generator_v13_2_3_synth;ddr_fifo_small_memory;ddr_fifo_small_rd_bin_cntr;ddr_fifo_small_rd_logic;ddr_fifo_small_rd_status_flags_as;ddr_fifo_small_reset_blk_ramfifo;ddr_fifo_small_wr_bin_cntr;ddr_fifo_small_wr_logic;ddr_fifo_small_wr_status_flags_as;ddr_fifo_small_xpm_cdc_async_rst;ddr_fifo_small_xpm_cdc_async_rst__2;ddr_fifo_small_xpm_cdc_gray;ddr_fifo_small_xpm_cdc_gray__2;ddr_fifo_small_xpm_cdc_single;ddr_fifo_small_xpm_cdc_single__2,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v,1571557256,verilog,,C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/vga_disp.v,C:/Users/gyz/Documents/testout.v,data_convert,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_convert,,,,,
C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/vga_disp.v,1569474257,verilog,,C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.srcs/sim_1/imports/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert_tb.v,,vga_disp,,,../../../../my_ddr_to_vga.srcs/sim_1/imports/mine2;../../../../my_ddr_to_vga.srcs/sources_1/ip/clk_convert,,,,,
C:/Users/gyz/Documents/testout.v,1567675458,verilog,,,,,,,,,,,,
