#### Verilog HDL code for the following

<p>5. Write a Verilog HDL program in structural and behavioral models for
a) 8 bit asynchronous up-down counter b) 8 bit synchronous up-down counter</p>
