\hypertarget{struct_f_s_m_c___bank2__3___type_def}{}\doxysection{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank2__3___type_def}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ad91835033545f07a9649cbb84bc83a1e}{PCR2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a0d5d805d5f920925b5317bb028479bb6}{SR2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_acf460b4b87e31a7dab0b4ae0df9e9259}{PMEM2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ac8638b0f02c60ddc37976e3784709702}{PATT2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ab98b5f66dde8be663a9b3abaff675794}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a56314b04f2f2d54f57c170452a6ea2be}{ECCR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af6217ff905f7f0206a1683126103ba73}{RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a48b4c40f7521b6dc7fd8bc6af91ea53e}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a39f23d3f1a356226a4831dd7e08f45fe}{PCR3}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a8b25df177de88620a6682e3fc6b69481}{SR3}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ac3457688952241a02190e8f38a6f6331}{PMEM3}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_aa8ddac97ef7047dc23fd9a4d347dad17}{PATT3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af88ef29ca2f0b955ff0510854f219c4a}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a694f2b6255c7cdc78d961052821a8361}{ECCR3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_a56314b04f2f2d54f57c170452a6ea2be}\label{struct_f_s_m_c___bank2__3___type_def_a56314b04f2f2d54f57c170452a6ea2be}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR2}{ECCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+ECCR2}

NAND Flash ECC result registers 2, Address offset\+: 0x74 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_a694f2b6255c7cdc78d961052821a8361}\label{struct_f_s_m_c___bank2__3___type_def_a694f2b6255c7cdc78d961052821a8361}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR3}{ECCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+ECCR3}

NAND Flash ECC result registers 3, Address offset\+: 0x94 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_ac8638b0f02c60ddc37976e3784709702}\label{struct_f_s_m_c___bank2__3___type_def_ac8638b0f02c60ddc37976e3784709702}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT2}{PATT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PATT2}

NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_aa8ddac97ef7047dc23fd9a4d347dad17}\label{struct_f_s_m_c___bank2__3___type_def_aa8ddac97ef7047dc23fd9a4d347dad17}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT3}{PATT3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PATT3}

NAND Flash Attribute memory space timing register 3, Address offset\+: 0x8C \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_ad91835033545f07a9649cbb84bc83a1e}\label{struct_f_s_m_c___bank2__3___type_def_ad91835033545f07a9649cbb84bc83a1e}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR2}{PCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PCR2}

NAND Flash control register 2, Address offset\+: 0x60 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_a39f23d3f1a356226a4831dd7e08f45fe}\label{struct_f_s_m_c___bank2__3___type_def_a39f23d3f1a356226a4831dd7e08f45fe}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR3}{PCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PCR3}

NAND Flash control register 3, Address offset\+: 0x80 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_acf460b4b87e31a7dab0b4ae0df9e9259}\label{struct_f_s_m_c___bank2__3___type_def_acf460b4b87e31a7dab0b4ae0df9e9259}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM2}{PMEM2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PMEM2}

NAND Flash Common memory space timing register 2, Address offset\+: 0x68 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_ac3457688952241a02190e8f38a6f6331}\label{struct_f_s_m_c___bank2__3___type_def_ac3457688952241a02190e8f38a6f6331}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM3}{PMEM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PMEM3}

NAND Flash Common memory space timing register 3, Address offset\+: 0x88 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_ab98b5f66dde8be663a9b3abaff675794}\label{struct_f_s_m_c___bank2__3___type_def_ab98b5f66dde8be663a9b3abaff675794}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x70 ~\newline
 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_af6217ff905f7f0206a1683126103ba73}\label{struct_f_s_m_c___bank2__3___type_def_af6217ff905f7f0206a1683126103ba73}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x78 ~\newline
 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_a48b4c40f7521b6dc7fd8bc6af91ea53e}\label{struct_f_s_m_c___bank2__3___type_def_a48b4c40f7521b6dc7fd8bc6af91ea53e}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x7C ~\newline
 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_af88ef29ca2f0b955ff0510854f219c4a}\label{struct_f_s_m_c___bank2__3___type_def_af88ef29ca2f0b955ff0510854f219c4a}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x90 ~\newline
 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_a0d5d805d5f920925b5317bb028479bb6}\label{struct_f_s_m_c___bank2__3___type_def_a0d5d805d5f920925b5317bb028479bb6}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+SR2}

NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64 \mbox{\Hypertarget{struct_f_s_m_c___bank2__3___type_def_a8b25df177de88620a6682e3fc6b69481}\label{struct_f_s_m_c___bank2__3___type_def_a8b25df177de88620a6682e3fc6b69481}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!SR3@{SR3}}
\index{SR3@{SR3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR3}{SR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+SR3}

NAND Flash FIFO status and interrupt register 3, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/\+Users/r\+\_\+middelman/\+Software\+\_\+\+Ontwikkeling/\+VGA-\/\+Project/\+Cube\+IDE/\+Swont\+\_\+ide\+\_\+uart\+\_\+6.\+5/swont\+\_\+ide/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
