Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Thu Jan 27 17:01:28 2022
| Host             : DESKTOP-Q4GMU0O running 64-bit major release  (build 9200)
| Command          : report_power -file global_controller_power_routed.rpt -pb global_controller_power_summary_routed.pb -rpx global_controller_power_routed.rpx
| Design           : global_controller
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.227 |
| Dynamic (W)              | 0.123 |
| Device Static (W)        | 0.103 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        8 |       --- |             --- |
| Slice Logic    |    <0.001 |     1207 |       --- |             --- |
|   LUT as Logic |    <0.001 |      611 |     63400 |            0.96 |
|   CARRY4       |    <0.001 |       46 |     15850 |            0.29 |
|   Register     |    <0.001 |      300 |    126800 |            0.24 |
|   Others       |     0.000 |      161 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |        8 |     63400 |            0.01 |
| Signals        |    <0.001 |     1082 |       --- |             --- |
| Block RAM      |    <0.001 |      128 |       135 |           94.81 |
| MMCM           |     0.121 |        1 |         6 |           16.67 |
| I/O            |     0.001 |       43 |       210 |           20.48 |
| Static Power   |     0.103 |          |           |                 |
| Total          |     0.227 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.001 |      0.018 |
| Vccaux    |       1.800 |     0.085 |       0.067 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+------------------------------+-----------------+
| Clock                  | Domain                       | Constraint (ns) |
+------------------------+------------------------------+-----------------+
| clk_out1_clk_12megas   | U1/inst/clk_out1_clk_12megas |            83.3 |
| clk_out1_clk_12megas_1 | U1/inst/clk_out1_clk_12megas |            83.3 |
| clk_sys                | clk_sys                      |            10.0 |
| clkfbout_clk_12megas   | U1/inst/clkfbout_clk_12megas |            50.0 |
| clkfbout_clk_12megas_1 | U1/inst/clkfbout_clk_12megas |            50.0 |
| sys_clk_pin            | clk_sys                      |            10.0 |
+------------------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| global_controller                            |     0.123 |
|   U1                                         |     0.121 |
|     inst                                     |     0.121 |
|   U2                                         |    <0.001 |
|     U1                                       |    <0.001 |
|     U2                                       |    <0.001 |
|     U3                                       |    <0.001 |
|   U3                                         |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[24].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[25].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[26].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[27].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[28].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[29].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[30].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[31].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[32].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[33].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[34].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[35].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[36].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[37].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[38].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[39].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[40].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[41].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[42].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[43].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[44].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[45].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[46].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[47].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[48].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[49].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[50].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[51].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[52].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[53].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[54].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[55].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[56].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[57].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[58].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[59].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[60].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[61].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[62].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[63].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|   U4                                         |    <0.001 |
|     UUT_data_route                           |    <0.001 |
|     UUT_fsm                                  |    <0.001 |
|   U5                                         |    <0.001 |
|   U6                                         |    <0.001 |
+----------------------------------------------+-----------+


