Registers	R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15	R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 AP  FP  SP  PC	r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15	r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 ap  fp  sp  pc	%<expression>Mask Bits	IV (iv)	DV (dv)Psudo Jump InstructionsJCDBJLBCJBSJLBSJBCCJBSCJBCSJBSSJBR	maps to either brb or brw depending on the offset of the JCCJCSJVCJVSJLSSJLSSUJLEQJLEQUJEQ (JEQU)JNEQ (JNEQU)JGEQJGEQUJGTRUThese psuedo instructions are part of the BSD assembler. Depending on the offset from the instruction to the destination address, the assembler substitutes one or more instructions to replace the psuedo instruction. A distant destination usually results in the inverse test instruction being used to jump over a <b>brw</b> to the actual destination. The destination must be in the same code segment (see the .code directive).