0|748|Public
40|$|The {{invention}} {{relates to}} a process for the recognition and identification of a <b>semiconductor</b> <b>wafer</b> (1) {{by means of a}} code (2) applied {{to the surface of the}} <b>semiconductor</b> <b>wafer</b> (1), said code being decodable by means of a scanning system (3), whereby the code (2) in the edge area of the <b>semiconductor</b> <b>wafer</b> (1) is applied as the result of code symbols (4) formed as recesses...|$|R
40|$|DE 10340409 A UPAB: 20050520 NOVELTY - Support wafer {{comprises}} {{a support}} substrate (3) which is permeable in a partial region for light having a predetermined wavelength, and an adhesive region (2) of an adhesive material arranged {{directly on the}} light-permeable partial region of the support substrate for fixing a <b>semiconductor</b> <b>wafer</b> (1) to be processed. The adhesive material is dissolved {{by the light of}} the predetermined wavelength. DETAILED DESCRIPTION - An INDEPENDENT CLAIM is also included for a process for processing a <b>semiconductor</b> <b>wafer</b> using the above the support wafer. USE - For processing a <b>semiconductor</b> <b>wafer.</b> ADVANTAGE - Improved stability of the <b>semiconductor</b> <b>wafer</b> is achieved...|$|R
40|$|The {{nondestructive}} optical {{method for}} quality control based on measurement of birefringence in <b>semiconductor</b> <b>wafers</b> is described. The influence of crystallographic orientation and multiple reflections in wafers on measured parameters are discussed. Also the full {{description of the}} device used for investigation of commercial <b>semiconductor</b> <b>wafers</b> is given. The {{last part of the}} article is devoted to the results of experimental investigations of <b>semiconductor</b> <b>wafers</b> during manufacturing of semiconductor devices and IC...|$|R
40|$|A {{method is}} {{described}} for fabricating a thermophotovoltaic energy conversion cell including a thin <b>semiconductor</b> <b>wafer</b> substrate having a thickness ({beta}) calculated {{to decrease the}} free carrier absorption on a heavily doped substrate; wherein the top surface of the <b>semiconductor</b> <b>wafer</b> substrate is provided with a thermophotovoltaic device, a metallized grid and optionally an antireflective (AR) overcoating; and, the bottom surface (10 ft) of the <b>semiconductor</b> <b>wafer</b> substrate is provided with a highly reflecting coating which may comprise a metal coating or a combined dielectric/metal coating...|$|R
50|$|IBM has a <b>semiconductor</b> <b>wafer</b> {{reclamation}} {{process that}} uses a specialized pattern removal technique to repurpose scrap <b>semiconductor</b> <b>wafers</b> to a form used to manufacture silicon-based solar panels. The new process was recently awarded the “2007 Most Valuable Pollution Prevention Award” from The National Pollution Prevention Roundtable (NPPR).|$|R
40|$|Three {{dimensional}} {{integrated circuits}} with double sided power, coolant, and data features {{and methods of}} constructing same are provided. According to some embodiments, an integrated circuit package can generally comprise one or more <b>semiconductor</b> <b>wafers</b> and opposing end substrates. The <b>semiconductor</b> <b>wafers</b> can each have a top exterior surface and a bottom exterior surface. The plurality of <b>semiconductor</b> <b>wafers</b> can form a multi-dimensional wafer stack of die wafers such that adjacent wafers have facing surfaces. Each of the <b>semiconductor</b> <b>wafers</b> can comprise one or more channels formed through the wafers. A portion of the channels can extend generally between {{the top and bottom}} exterior surfaces of the <b>semiconductor</b> <b>wafers.</b> A portion of the channels can carry conductors for coupling the wafers and/or coolant for cooling the wafers. The opposing end substrates can be disposed proximate opposing ends of the multi-dimensional stack. The opposing end substrates can be configured to supply power, coolant, and data signals to opposing ends of the multi-dimensional wafer stack. Other embodiments are also claimed and described. Georgia Tech Research Corporatio...|$|R
5000|$|... #Article: Bow and warp of <b>semiconductor</b> <b>wafers</b> and {{substrates}} ...|$|R
5000|$|... #Caption: Technicians wearing {{clean room}} suits inspect a <b>semiconductor</b> <b>wafer</b> ...|$|R
40|$|Integrated {{circuits}} {{are a part}} of everyone’s life today. They {{are used}} in building of all kinds of electronic devices from a radio to the most sophisticated satellites. These integrated circuits are constructed on <b>semiconductor</b> <b>wafers</b> and are later diced and assembled into their final assemblies. Manufacturing of <b>semiconductor</b> <b>wafers</b> to meet the ever increasing demand an...|$|R
40|$|Scheduling of <b>semiconductor</b> <b>wafer</b> {{fabrication}} {{system is}} identified as a complex problem, involving multiple and conflicting objectives (meeting due dates and minimizing waiting time for instance) to satisfy. In this study, we propose an effective approach based an artificial neural network technique embedded in a multiobjective optimization loop for multi-decision scheduling problems in a <b>semiconductor</b> <b>wafer</b> fabrication environment...|$|R
40|$|A <b>semiconductor</b> <b>wafer</b> {{processing}} system including a multi-chamber module having vertically-stacked <b>semiconductor</b> <b>wafer</b> process chambers and a loadlock chamber dedicated to each <b>semiconductor</b> <b>wafer</b> process chamber. Each process chamber includes a chuck for holding a wafer during wafer processing. The multi-chamber modules may be oriented in a linear array. The system further includes an apparatus having a dual-wafer single-axis transfer arm including a monolithic arm pivotally mounted within said loadlock chamber about a single pivot axis. The apparatus {{is adapted to}} carry two wafers, one unprocessed and one processed, simultaneously between the loadlock chamber and the process chamber. A method utilizing the disclosed system is also provided...|$|R
2500|$|... {{semiconductor}} processing techniques, using a single crystal <b>semiconductor</b> <b>wafer</b> as the active region, or channel.|$|R
50|$|Bow and warp of <b>semiconductor</b> <b>wafers</b> and {{substrates}} are {{measures of}} the flatness of wafers.|$|R
5000|$|... #Caption: 8-inch <b>semiconductor</b> <b>wafer</b> prober, {{shown with}} cover panels, tester and probe card {{elements}} removed.|$|R
5000|$|... #Caption: <b>Semiconductor</b> <b>wafers,</b> showing IPtronics {{designed}} ICs for parallel optical interconnects using a STMicroelectronics {{fabrication process}} ...|$|R
40|$|Scheduling of <b>semiconductor</b> <b>wafer</b> {{manufacturing}} {{system is}} identified as a complex problem, involving multiple and conflicting objectives (minimization of facility average utilization, minimization of waiting time and storage, for instance) to simultaneously satisfy. In this study, we propose an efficient approach based on an artificial neural network technique embedded into a multiobjective genetic algorithm for multi-decision scheduling problems in a <b>semiconductor</b> <b>wafer</b> fabrication environment...|$|R
40|$|WO 200211184 A UPAB: 20020621 NOVELTY - Mobile holder has a base element (1) of a {{semiconductor}} or ceramic material, {{provided with}} a fixing device (3, 4, 5), having a functional layer (5) and an electrode structure (3, 4) applied to an insulation layer (2), used for electrostatically attaching the <b>semiconductor</b> <b>wafer</b> to the base element and a second fixing device for attaching the mobile holder to a carrier, {{provided with a}} conductor for contacting the electrode structure of the first fixing device. USE - The mobile holder is used for handling a <b>semiconductor</b> <b>wafer,</b> e. g. for chip card manufacture. ADVANTAGE - The electrostatic retention of the <b>semiconductor</b> <b>wafer</b> prevents physical damage to the latter...|$|R
40|$|DE 1004019950 A UPAB: 20051216 NOVELTY - The {{conveyor}} for transporting <b>semiconductor</b> <b>wafers</b> {{through high}} temperature zones comprises a chain made from ceramic links (5). These are directly connected, a cylindrical head (6) {{on one end}} of a link fitting into a groove (7) on the opposite end of an adjacent link. USE - Transporting <b>semiconductor</b> <b>wafers</b> through high temperature zones. ADVANTAGE - Contamination of the wafers is reduced...|$|R
50|$|DISCO Corporation makes dicing saws {{and laser}} saws to cut <b>semiconductor</b> silicon <b>wafers</b> and other materials; {{grinders}} to process silicon and compound <b>semiconductor</b> <b>wafers</b> to ultra-thin levels; polishing machines {{to remove the}} grinding damage layer from the wafer back-side and to increase chip strength.|$|R
40|$|DE 102006045836 A 1 UPAB: 20080620 NOVELTY - The method {{involves}} boring {{a clearance}} hole (3) in a semiconductor substrate (1) i. e. <b>semiconductor</b> <b>wafer,</b> and applying a surface covering (4) on two {{surfaces of the}} semiconductor substrate. A borehole wall of the clearance hole is metallized. An electrical contact to a metal layer (5) is maintained, where the surface coating is laid at the substrate. The surface coating is applied on a dielectric layer (6), where the surface coating includes the metal layer. USE - Method for producing feedthrough between two surfaces of a semiconductor substrate i. e. <b>semiconductor</b> <b>wafer.</b> ADVANTAGE - The method facilitates production of the feedthrough between two surfaces of the semiconductor substrate i. e. <b>semiconductor</b> <b>wafer,</b> with smaller expenditure...|$|R
40|$|US 2003041969 A UPAB: 20030619 NOVELTY - Two {{measuring}} instruments respectively measure concentration and parameter of particles in gaseous or liquid medium output from a feed connection. A control unit compares a signal representing the measured parameter with a predefined threshold value, and controls a switching state of a valve {{connected with the}} feed connection and {{measuring instruments}} based on the comparison result. DETAILED DESCRIPTION - An INDEPENDENT CLAIM is also included for <b>semiconductor</b> <b>wafer</b> processing device. USE - For <b>semiconductor</b> <b>wafer</b> processing device (claimed). ADVANTAGE - Enables preventing the particle measurement instrument from being operated outside a predefined specification, {{so as to avoid}} erroneous measurement. Enables <b>semiconductor</b> <b>wafer</b> processing device to perform reliable operation using the reliable particle measuring instruments...|$|R
5000|$|In {{semiconductor}} manufacturing, specifically chemical-mechanical planarization, a flat, rotating platen {{covered with}} a pad is used to polish <b>semiconductor</b> <b>wafers.</b> (see image) ...|$|R
40|$|Defects on <b>semiconductor</b> <b>wafers</b> tend to cluster and {{the spatial}} defect {{patterns}} contain useful information about potential {{problems in the}} manufacturing process. This study proposes to use model-based clustering algorithms via Bayesian inferences for spatial defect pattern recognition on <b>semiconductor</b> <b>wafers.</b> These new algorithms can find the number of defect clusters as well as identify the pattern of each cluster automatically. They are capable of detecting curvilinear patterns, ellipsoidal patterns and nonuniform global defect patterns. Promising results have been obtained from simulation studies. ...|$|R
50|$|In the future, MRAM could {{potentially}} be used in microcontrollers as it has infinite endurance and its incremental <b>semiconductor</b> <b>wafer</b> process cost is relatively low.|$|R
5000|$|Simply stated, Klaiber's law {{proposes that}} [...] "the silicon wafer size will dictate the largest {{diameter}} of ultrapure water supply piping needed within a <b>semiconductor</b> <b>wafer</b> factory." ...|$|R
25|$|Samples for SEM {{have to be}} {{prepared}} to withstand the vacuum conditions and high energy beam of electrons, and have to be of a size that will fit on the specimen stage. Samples are generally mounted rigidly to a specimen holder or stub using a conductive adhesive. SEM is used extensively for defect analyis of <b>semiconductor</b> <b>wafers,</b> and manufacturers make instruments that can examine any part of a 300 mm <b>semiconductor</b> <b>wafer.</b> Many instruments have chambers that can tilt an object of that size to 45° and provide continuous 360° rotation.|$|R
40|$|Improvement of {{repeatability}} {{and reliability}} of <b>semiconductor</b> <b>wafers</b> properties monitoring with a probe charge-sensitive methods is achieved by realization of Kelvin probe self-calibration mode using a wafer’s surface itself as a reference sample. Results of wafer surface scanning are visualized {{in the form of}} parameter distribution color map. A method of measurements based on Kelvin probe self-calibration mode is realized in a measurement installation for non-destructive non-contact monitoring of <b>semiconductor</b> <b>wafer</b> defects. Method can be used to define defects’ physical properties including minority carrier diffusion length and lifetime, trapped charge density and energy distribution etc...|$|R
50|$|Samples for SEM {{have to be}} {{prepared}} to withstand the vacuum conditions and high energy beam of electrons, and have to be of a size that will fit on the specimen stage. Samples are generally mounted rigidly to a specimen holder or stub using a conductive adhesive. SEM is used extensively for defect analyis of <b>semiconductor</b> <b>wafers,</b> and manufacturers make instruments that can examine any part of a 300 mm <b>semiconductor</b> <b>wafer.</b> Many instruments have chambers that can tilt an object of that size to 45° and provide continuous 360° rotation.|$|R
5000|$|Oramir Semiconductor Equipment Ltd. [...] is an Israeli {{company that}} {{develops}} advanced laser cleaning technologies for <b>semiconductor</b> <b>wafers,</b> used during their manufacturing process. Oramir {{is located in}} Rehovot, Israel.|$|R
40|$|A {{pulsed laser}} is {{provided}} wherein the B-integral accumulated in the laser pulse is reduced using a <b>semiconductor</b> <b>wafer.</b> A laser pulse {{is generated by}} a laser pulse source. The laser pulse passes through a <b>semiconductor</b> <b>wafer</b> that has a negative nonlinear index of refraction. Thus, the laser pulse accumulates a negative B-integral. The laser pulse is then fed into a laser amplification medium, which has a positive nonlinear index of refraction. The laser pulse may make a plurality of passes through the laser amplification medium and accumulate a positive B-integral during a positive non-linear phase change. The semiconductor and laser pulse wavelength are chosen such that the negative B-integral accumulated in the <b>semiconductor</b> <b>wafer</b> substantially cancels the positive B-integral accumulated in the laser amplification medium. There may be additional accumulation of positive B-integral if the laser pulse passes through additional optical mediums such as a lens or glass plates. Thus, the effects of self-phase modulation in the laser pulse are substantially reduced...|$|R
40|$|NOVELTY - The {{production}} method has integrated circuits {{formed in the}} surface of a semiconductor substrate (3) before modification of the substrate material in a layer (7) beneath the surface layer, with subsequent separation of the surface layer containing the integrated circuits from the modified underlying layer by heating the latter. DETAILED DESCRIPTION - An INDEPENDENT CLAIM for a method for production of components containing solar cells, micromechanical actuators and/or sensors is also included. USE - The {{production method}} is used to provide integrated circuits on thin semicnductor layers using traditional <b>semiconductor</b> <b>wafers</b> as the starting material, e. g. for silicon CMOS technology. ADVANTAGE - The production method allows the substrate used as the starting material to be re-used and enables individual chips to be detached from a <b>semiconductor</b> <b>wafer.</b> DESCRIPTION OF DRAWING(S) - The figures show cross-sections through a <b>semiconductor</b> <b>wafer</b> during a CMOS process. Semiconductor substrate 3 Modified substrate layer...|$|R
50|$|Also in 2007 {{the company}} {{acquired}} privately held, Switzerland-based HCT Shaping Systems SA, {{a specialist in}} wafer sawing tools for both solar and <b>semiconductor</b> <b>wafer</b> manufacture, paying approximately $475 million.|$|R
50|$|On June 27, 2001, Applied {{acquired}} Israeli company Oramir Semiconductor Equipment Ltd., {{a supplier}} of laser cleaning technologies for <b>semiconductor</b> <b>wafers,</b> in a purchase business combination for $21 million in cash.|$|R
50|$|They {{are defined}} in {{contrast}} to the faceted fractures often seen in single crystals such as <b>semiconductor</b> <b>wafers</b> and gemstones, and the high-energy ductile fracture surfaces desirable in most structural applications.|$|R
50|$|By {{removing}} the external packaging on a semiconductor and exposing the <b>semiconductor</b> <b>wafer</b> or die microscopic inspection of brand marks, trade marks, and laser die etching {{can be used}} to determine authenticity.|$|R
50|$|A {{conventional}} photomask is {{a transparent}} plate {{with the same}} thickness everywhere, parts of which are covered with non-transmitting material {{in order to create}} a pattern on the <b>semiconductor</b> <b>wafer</b> when illuminated.|$|R
