$date
	Sun Nov 30 05:17:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_ff_tb $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$scope module uut $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5000
1#
#10000
0#
1$
#15000
1#
#20000
0#
1"
#25000
1!
1#
#30000
0#
#35000
0!
1#
#40000
0#
0"
#45000
1#
#50000
0#
#55000
1#
#60000
0#
1"
#65000
1!
1#
#70000
0#
#75000
0!
1#
#80000
0#
#85000
1!
1#
#90000
0#
#95000
0!
1#
#100000
0#
