// Seed: 2251810068
module module_0;
  logic id_1;
  parameter id_2 = -1;
  assign module_1.id_4 = 0;
  supply1 [-1 : 1] id_3 = id_1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd69
) (
    input uwire id_0,
    input uwire _id_1,
    output wire id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    output wand id_6,
    input uwire id_7,
    output supply0 id_8,
    output wire id_9,
    output tri0 id_10,
    output wand id_11,
    output wand id_12,
    output tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output tri0 id_17
);
  wire [id_1 : -1] id_19;
  module_0 modCall_1 ();
endmodule
