%	MINIALU	MINIALU
VSS	VSS	0	x 0 0
VDD	VDD	0	x 0 0
COUT	COUT	0	x 0 0
OUTPUT[0]	OUTPUT[0]	0	x 0 0
INPUT1[0]	INPUT1[0]	0	x 0 0
CONTROL[0]	CONTROL[0]	0	x 0 0
CONTROL[1]	CONTROL[1]	0	x 0 0
INPUT2[0]	INPUT2[0]	0	x 0 0
