Timing Violation Report Min Delay Analysis

SmartTime Version v9.0
Actel Corporation - Actel Designer Software Release v9.0 (Version 9.0.0.15)
Copyright (c) 1989-2010
Date: Tue Oct 26 23:54:02 2010


Design: main
Family: IGLOO
Die: AGLN125V5Z
Package: 100 VQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Advanced
Min Operating Condition: BEST
Max Operating Condition: WORST
Scenario for Timing Analysis: Primary


Path 1
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/done:CLR
  Delay (ns):                  0.771
  Slack (ns):                  0.713
  Arrival (ns):                5.353
  Required (ns):               4.640

Path 2
  From:                        u1/u0/data_out[5]/U1:CLK
  To:                          u1/data[5]:D
  Delay (ns):                  0.719
  Slack (ns):                  0.760
  Arrival (ns):                5.374
  Required (ns):               4.614

Path 3
  From:                        u1/u0/data_out[15]/U1:CLK
  To:                          u1/data[15]:D
  Delay (ns):                  0.784
  Slack (ns):                  0.784
  Arrival (ns):                5.421
  Required (ns):               4.637

Path 4
  From:                        u1/u0/data_out[2]/U1:CLK
  To:                          u1/data[2]:D
  Delay (ns):                  0.849
  Slack (ns):                  0.849
  Arrival (ns):                5.486
  Required (ns):               4.637

Path 5
  From:                        u1/u0/data_out[13]/U1:CLK
  To:                          u1/data[13]:D
  Delay (ns):                  0.849
  Slack (ns):                  0.850
  Arrival (ns):                5.486
  Required (ns):               4.636

Path 6
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[1]/U1:CLR
  Delay (ns):                  0.794
  Slack (ns):                  0.853
  Arrival (ns):                5.437
  Required (ns):               4.584

Path 7
  From:                        u1/u0/data_out[12]/U1:CLK
  To:                          u1/data[12]:D
  Delay (ns):                  0.893
  Slack (ns):                  0.873
  Arrival (ns):                5.529
  Required (ns):               4.656

Path 8
  From:                        u1/u0/data_out[1]/U1:CLK
  To:                          u1/data[1]:D
  Delay (ns):                  0.849
  Slack (ns):                  0.880
  Arrival (ns):                5.486
  Required (ns):               4.606

Path 9
  From:                        u1/u0/data_out[6]/U1:CLK
  To:                          u1/data[6]:D
  Delay (ns):                  0.907
  Slack (ns):                  0.908
  Arrival (ns):                5.563
  Required (ns):               4.655

Path 10
  From:                        u1/u0/data_out[9]/U1:CLK
  To:                          u1/data[9]:D
  Delay (ns):                  0.879
  Slack (ns):                  0.920
  Arrival (ns):                5.534
  Required (ns):               4.614

Path 11
  From:                        u1/u0/data_out[7]/U1:CLK
  To:                          u1/data[7]:D
  Delay (ns):                  0.879
  Slack (ns):                  0.920
  Arrival (ns):                5.534
  Required (ns):               4.614

Path 12
  From:                        u0/osc48m_out:CLK
  To:                          u0/osc48m_out:D
  Delay (ns):                  1.177
  Slack (ns):                  1.177
  Arrival (ns):                5.763
  Required (ns):               4.586

Path 13
  From:                        u1/u0/next_state[6]/U1:CLK
  To:                          u1/u0/bit_count[1]:D
  Delay (ns):                  1.244
  Slack (ns):                  1.190
  Arrival (ns):                5.830
  Required (ns):               4.640

Path 14
  From:                        u1/u0/data_out[11]/U1:CLK
  To:                          u1/data[11]:D
  Delay (ns):                  1.217
  Slack (ns):                  1.217
  Arrival (ns):                5.854
  Required (ns):               4.637

Path 15
  From:                        u1/u0/data_out[3]/U1:CLK
  To:                          u1/data[3]:D
  Delay (ns):                  1.200
  Slack (ns):                  1.223
  Arrival (ns):                5.837
  Required (ns):               4.614

Path 16
  From:                        u1/u0/data_out[4]/U1:CLK
  To:                          u1/data[4]:D
  Delay (ns):                  1.204
  Slack (ns):                  1.226
  Arrival (ns):                5.840
  Required (ns):               4.614

Path 17
  From:                        u1/poll_done:CLK
  To:                          pc_poll_rx:E
  Delay (ns):                  1.246
  Slack (ns):                  1.257
  Arrival (ns):                5.858
  Required (ns):               4.601

Path 18
  From:                        u1/next_state[0]:CLK
  To:                          u1/next_state[0]:D
  Delay (ns):                  1.261
  Slack (ns):                  1.261
  Arrival (ns):                5.901
  Required (ns):               4.640

Path 19
  From:                        u1/u0/data_out[0]/U1:CLK
  To:                          u1/data[0]:D
  Delay (ns):                  1.277
  Slack (ns):                  1.300
  Arrival (ns):                5.914
  Required (ns):               4.614

Path 20
  From:                        u1/next_state[1]:CLK
  To:                          u1/next_state[1]:D
  Delay (ns):                  1.325
  Slack (ns):                  1.325
  Arrival (ns):                5.962
  Required (ns):               4.637

Path 21
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[4]/U1:CLR
  Delay (ns):                  1.306
  Slack (ns):                  1.337
  Arrival (ns):                5.949
  Required (ns):               4.612

Path 22
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/next_state[2]:CLR
  Delay (ns):                  1.366
  Slack (ns):                  1.372
  Arrival (ns):                6.009
  Required (ns):               4.637

Path 23
  From:                        u1/u0/next_state[0]:CLK
  To:                          u1/u0/next_state[0]:D
  Delay (ns):                  1.395
  Slack (ns):                  1.395
  Arrival (ns):                5.996
  Required (ns):               4.601

Path 24
  From:                        u1/u0/data_out[0]/U1:CLK
  To:                          u1/u0/data_out[0]/U1:D
  Delay (ns):                  1.402
  Slack (ns):                  1.402
  Arrival (ns):                6.039
  Required (ns):               4.637

Path 25
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[10]/U1:CLR
  Delay (ns):                  1.462
  Slack (ns):                  1.404
  Arrival (ns):                6.044
  Required (ns):               4.640

Path 26
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[0]/U1:CLR
  Delay (ns):                  1.347
  Slack (ns):                  1.406
  Arrival (ns):                5.990
  Required (ns):               4.584

Path 27
  From:                        u1/u0/data_in_reg[7]/U1:CLK
  To:                          u1/u0/data_in_reg[7]/U1:D
  Delay (ns):                  1.408
  Slack (ns):                  1.408
  Arrival (ns):                6.014
  Required (ns):               4.606

Path 28
  From:                        u1/u0/tms:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  1.408
  Slack (ns):                  1.408
  Arrival (ns):                5.994
  Required (ns):               4.586

Path 29
  From:                        u1/u0/tck/U1:CLK
  To:                          u1/u0/tck/U1:D
  Delay (ns):                  1.411
  Slack (ns):                  1.411
  Arrival (ns):                6.048
  Required (ns):               4.637

Path 30
  From:                        u1/poll_done:CLK
  To:                          search_en:D
  Delay (ns):                  1.425
  Slack (ns):                  1.415
  Arrival (ns):                6.037
  Required (ns):               4.622

Path 31
  From:                        u1/u0/next_state[2]:CLK
  To:                          u1/u0/next_state[2]:D
  Delay (ns):                  1.422
  Slack (ns):                  1.422
  Arrival (ns):                6.059
  Required (ns):               4.637

Path 32
  From:                        u1/u0/bit_count[0]:CLK
  To:                          u1/u0/bit_count[0]:D
  Delay (ns):                  1.425
  Slack (ns):                  1.425
  Arrival (ns):                6.065
  Required (ns):               4.640

Path 33
  From:                        u1/u0/data_in_reg[15]/U1:CLK
  To:                          u1/u0/data_in_reg[15]/U1:D
  Delay (ns):                  1.427
  Slack (ns):                  1.427
  Arrival (ns):                6.033
  Required (ns):               4.606

Path 34
  From:                        u1/u0/data_out[8]/U1:CLK
  To:                          u1/u0/data_out[8]/U1:D
  Delay (ns):                  1.431
  Slack (ns):                  1.431
  Arrival (ns):                6.053
  Required (ns):               4.622

Path 35
  From:                        u1/u0/data_out[14]/U1:CLK
  To:                          u1/u0/data_out[14]/U1:D
  Delay (ns):                  1.456
  Slack (ns):                  1.456
  Arrival (ns):                6.068
  Required (ns):               4.612

Path 36
  From:                        u1/u0/data_out[14]/U1:CLK
  To:                          u1/data[14]:D
  Delay (ns):                  1.500
  Slack (ns):                  1.456
  Arrival (ns):                6.112
  Required (ns):               4.656

Path 37
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[5]/U1:CLR
  Delay (ns):                  1.459
  Slack (ns):                  1.465
  Arrival (ns):                6.102
  Required (ns):               4.637

Path 38
  From:                        u1/u0/data_in_reg[8]/U1:CLK
  To:                          u1/u0/data_in_reg[8]/U1:D
  Delay (ns):                  1.466
  Slack (ns):                  1.466
  Arrival (ns):                6.072
  Required (ns):               4.606

Path 39
  From:                        u1/u0/data_in_reg[12]/U1:CLK
  To:                          u1/u0/data_in_reg[12]/U1:D
  Delay (ns):                  1.469
  Slack (ns):                  1.469
  Arrival (ns):                6.075
  Required (ns):               4.606

Path 40
  From:                        u1/u0/data_out[11]/U1:CLK
  To:                          u1/u0/data_out[11]/U1:D
  Delay (ns):                  1.469
  Slack (ns):                  1.469
  Arrival (ns):                6.106
  Required (ns):               4.637

Path 41
  From:                        u1/u0/data_out[3]/U1:CLK
  To:                          u1/u0/data_out[3]/U1:D
  Delay (ns):                  1.469
  Slack (ns):                  1.469
  Arrival (ns):                6.106
  Required (ns):               4.637

Path 42
  From:                        u1/u0/data_in_reg[3]/U1:CLK
  To:                          u1/u0/data_in_reg[3]/U1:D
  Delay (ns):                  1.470
  Slack (ns):                  1.470
  Arrival (ns):                6.076
  Required (ns):               4.606

Path 43
  From:                        u1/u0/next_state[2]:CLK
  To:                          u1/u0/next_state[3]/U1:D
  Delay (ns):                  1.470
  Slack (ns):                  1.470
  Arrival (ns):                6.107
  Required (ns):               4.637

Path 44
  From:                        u1/u0/data_in_reg[0]/U1:CLK
  To:                          u1/u0/data_in_reg[0]/U1:D
  Delay (ns):                  1.470
  Slack (ns):                  1.470
  Arrival (ns):                6.054
  Required (ns):               4.584

Path 45
  From:                        u1/u0/data_in_reg[11]/U1:CLK
  To:                          u1/u0/data_in_reg[11]/U1:D
  Delay (ns):                  1.470
  Slack (ns):                  1.470
  Arrival (ns):                6.076
  Required (ns):               4.606

Path 46
  From:                        u1/u0/data_in_reg[6]/U1:CLK
  To:                          u1/u0/data_in_reg[6]/U1:D
  Delay (ns):                  1.472
  Slack (ns):                  1.472
  Arrival (ns):                6.078
  Required (ns):               4.606

Path 47
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/next_state[9]:CLR
  Delay (ns):                  1.483
  Slack (ns):                  1.483
  Arrival (ns):                6.126
  Required (ns):               4.643

Path 48
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/next_state[7]:CLR
  Delay (ns):                  1.481
  Slack (ns):                  1.484
  Arrival (ns):                6.124
  Required (ns):               4.640

Path 49
  From:                        u1/jtag_enable:CLK
  To:                          u1/u0/done:D
  Delay (ns):                  1.493
  Slack (ns):                  1.493
  Arrival (ns):                6.133
  Required (ns):               4.640

Path 50
  From:                        u1/u0/next_state[6]/U1:CLK
  To:                          u1/u0/next_state[6]/U1:D
  Delay (ns):                  1.495
  Slack (ns):                  1.495
  Arrival (ns):                6.081
  Required (ns):               4.586

Path 51
  From:                        u1/u0/next_state[0]:CLK
  To:                          u1/u0/next_state[1]/U1:D
  Delay (ns):                  1.499
  Slack (ns):                  1.499
  Arrival (ns):                6.100
  Required (ns):               4.601

Path 52
  From:                        u1/u0/next_state[3]/U1:CLK
  To:                          u1/u0/next_state[3]/U1:D
  Delay (ns):                  1.501
  Slack (ns):                  1.501
  Arrival (ns):                6.138
  Required (ns):               4.637

Path 53
  From:                        u1/u0/next_state[5]/U1:CLK
  To:                          u1/u0/next_state[5]/U1:D
  Delay (ns):                  1.509
  Slack (ns):                  1.509
  Arrival (ns):                6.149
  Required (ns):               4.640

Path 54
  From:                        u1/u0/data_out[5]/U1:CLK
  To:                          u1/u0/data_out[5]/U1:D
  Delay (ns):                  1.518
  Slack (ns):                  1.518
  Arrival (ns):                6.173
  Required (ns):               4.655

Path 55
  From:                        u1/u0/data_out[10]/U1:CLK
  To:                          u1/u0/data_out[10]/U1:D
  Delay (ns):                  1.519
  Slack (ns):                  1.519
  Arrival (ns):                6.159
  Required (ns):               4.640

Path 56
  From:                        u1/u0/tdi/U1:CLK
  To:                          u1/u0/tdi/U1:D
  Delay (ns):                  1.519
  Slack (ns):                  1.519
  Arrival (ns):                6.131
  Required (ns):               4.612

Path 57
  From:                        u1/u0/done:CLK
  To:                          u1/u0/done:D
  Delay (ns):                  1.523
  Slack (ns):                  1.523
  Arrival (ns):                6.163
  Required (ns):               4.640

Path 58
  From:                        u1/u0/bit_count[0]:CLK
  To:                          u1/u0/bit_count[1]:D
  Delay (ns):                  1.527
  Slack (ns):                  1.527
  Arrival (ns):                6.167
  Required (ns):               4.640

Path 59
  From:                        u1/u0/done:CLK
  To:                          u1/next_state[0]:D
  Delay (ns):                  1.529
  Slack (ns):                  1.529
  Arrival (ns):                6.169
  Required (ns):               4.640

Path 60
  From:                        u1/u0/bit_count[2]:CLK
  To:                          u1/u0/bit_count[2]:D
  Delay (ns):                  1.537
  Slack (ns):                  1.537
  Arrival (ns):                6.177
  Required (ns):               4.640

Path 61
  From:                        u1/u0/data_in_reg[14]/U1:CLK
  To:                          u1/u0/data_in_reg[14]/U1:D
  Delay (ns):                  1.543
  Slack (ns):                  1.543
  Arrival (ns):                6.149
  Required (ns):               4.606

Path 62
  From:                        u1/u0/data_out[15]/U1:CLK
  To:                          u1/u0/data_out[15]/U1:D
  Delay (ns):                  1.543
  Slack (ns):                  1.543
  Arrival (ns):                6.180
  Required (ns):               4.637

Path 63
  From:                        u1/u0/data_in_reg[1]/U1:CLK
  To:                          u1/u0/data_in_reg[1]/U1:D
  Delay (ns):                  1.544
  Slack (ns):                  1.544
  Arrival (ns):                6.128
  Required (ns):               4.584

Path 64
  From:                        u1/u0/data_in_reg[4]/U1:CLK
  To:                          u1/u0/data_in_reg[4]/U1:D
  Delay (ns):                  1.544
  Slack (ns):                  1.544
  Arrival (ns):                6.156
  Required (ns):               4.612

Path 65
  From:                        u1/u0/data_in_reg[5]/U1:CLK
  To:                          u1/u0/data_in_reg[5]/U1:D
  Delay (ns):                  1.544
  Slack (ns):                  1.544
  Arrival (ns):                6.181
  Required (ns):               4.637

Path 66
  From:                        u1/u0/data_in_reg[10]/U1:CLK
  To:                          u1/u0/data_in_reg[10]/U1:D
  Delay (ns):                  1.546
  Slack (ns):                  1.546
  Arrival (ns):                6.152
  Required (ns):               4.606

Path 67
  From:                        u1/u0/data_in_reg[13]/U1:CLK
  To:                          u1/u0/data_in_reg[13]/U1:D
  Delay (ns):                  1.546
  Slack (ns):                  1.546
  Arrival (ns):                6.152
  Required (ns):               4.606

Path 68
  From:                        u1/u0/data_in_reg[9]/U1:CLK
  To:                          u1/u0/data_in_reg[9]/U1:D
  Delay (ns):                  1.547
  Slack (ns):                  1.547
  Arrival (ns):                6.153
  Required (ns):               4.606

Path 69
  From:                        u1/u0/next_state[12]:CLK
  To:                          u1/u0/next_state[12]:D
  Delay (ns):                  1.550
  Slack (ns):                  1.550
  Arrival (ns):                6.190
  Required (ns):               4.640

Path 70
  From:                        u1/u0/data_out[4]/U1:CLK
  To:                          u1/u0/data_out[4]/U1:D
  Delay (ns):                  1.551
  Slack (ns):                  1.551
  Arrival (ns):                6.187
  Required (ns):               4.636

Path 71
  From:                        u1/u0/next_state[8]:CLK
  To:                          u1/u0/next_state[8]:D
  Delay (ns):                  1.559
  Slack (ns):                  1.559
  Arrival (ns):                6.202
  Required (ns):               4.643

Path 72
  From:                        u1/poll_done:CLK
  To:                          next_state[1]:D
  Delay (ns):                  1.567
  Slack (ns):                  1.567
  Arrival (ns):                6.179
  Required (ns):               4.612

Path 73
  From:                        u1/u0/next_state[1]/U1:CLK
  To:                          u1/u0/next_state[1]/U1:D
  Delay (ns):                  1.583
  Slack (ns):                  1.583
  Arrival (ns):                6.184
  Required (ns):               4.601

Path 74
  From:                        u1/u0/data_in_reg[2]/U1:CLK
  To:                          u1/u0/data_in_reg[2]/U1:D
  Delay (ns):                  1.584
  Slack (ns):                  1.584
  Arrival (ns):                6.190
  Required (ns):               4.606

Path 75
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[11]/U1:CLR
  Delay (ns):                  1.553
  Slack (ns):                  1.590
  Arrival (ns):                6.196
  Required (ns):               4.606

Path 76
  From:                        u1/u0/next_state[5]/U1:CLK
  To:                          u1/u0/next_state[6]/U1:D
  Delay (ns):                  1.547
  Slack (ns):                  1.601
  Arrival (ns):                6.187
  Required (ns):               4.586

Path 77
  From:                        u1/u0/bit_count[1]:CLK
  To:                          u1/u0/bit_count[1]:D
  Delay (ns):                  1.611
  Slack (ns):                  1.611
  Arrival (ns):                6.251
  Required (ns):               4.640

Path 78
  From:                        u1/u0/data_out[1]/U1:CLK
  To:                          u1/u0/data_out[1]/U1:D
  Delay (ns):                  1.612
  Slack (ns):                  1.612
  Arrival (ns):                6.249
  Required (ns):               4.637

Path 79
  From:                        u1/u0/data_out[2]/U1:CLK
  To:                          u1/u0/data_out[2]/U1:D
  Delay (ns):                  1.612
  Slack (ns):                  1.612
  Arrival (ns):                6.249
  Required (ns):               4.637

Path 80
  From:                        u1/u0/data_out[13]/U1:CLK
  To:                          u1/u0/data_out[13]/U1:D
  Delay (ns):                  1.615
  Slack (ns):                  1.615
  Arrival (ns):                6.252
  Required (ns):               4.637

Path 81
  From:                        u1/u0/next_state[10]:CLK
  To:                          u1/u0/next_state[10]:D
  Delay (ns):                  1.619
  Slack (ns):                  1.619
  Arrival (ns):                6.241
  Required (ns):               4.622

Path 82
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/next_state[12]:CLR
  Delay (ns):                  1.619
  Slack (ns):                  1.622
  Arrival (ns):                6.262
  Required (ns):               4.640

Path 83
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[1]/U1:CLR
  Delay (ns):                  1.698
  Slack (ns):                  1.643
  Arrival (ns):                6.280
  Required (ns):               4.637

Path 84
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[2]/U1:CLR
  Delay (ns):                  1.698
  Slack (ns):                  1.643
  Arrival (ns):                6.280
  Required (ns):               4.637

Path 85
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[0]/U1:CLR
  Delay (ns):                  1.698
  Slack (ns):                  1.643
  Arrival (ns):                6.280
  Required (ns):               4.637

Path 86
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[15]/U1:CLR
  Delay (ns):                  1.698
  Slack (ns):                  1.643
  Arrival (ns):                6.280
  Required (ns):               4.637

Path 87
  From:                        u1/next_state[0]:CLK
  To:                          u1/jtag_reset_0:D
  Delay (ns):                  1.652
  Slack (ns):                  1.649
  Arrival (ns):                6.292
  Required (ns):               4.643

Path 88
  From:                        u1/next_state[0]:CLK
  To:                          u1/jtag_reset:D
  Delay (ns):                  1.652
  Slack (ns):                  1.649
  Arrival (ns):                6.292
  Required (ns):               4.643

Path 89
  From:                        u1/u0/data_out[12]/U1:CLK
  To:                          u1/u0/data_out[12]/U1:D
  Delay (ns):                  1.650
  Slack (ns):                  1.650
  Arrival (ns):                6.286
  Required (ns):               4.636

Path 90
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/tck/U1:PRE
  Delay (ns):                  1.645
  Slack (ns):                  1.651
  Arrival (ns):                6.288
  Required (ns):               4.637

Path 91
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[8]/U1:CLR
  Delay (ns):                  1.693
  Slack (ns):                  1.653
  Arrival (ns):                6.275
  Required (ns):               4.622

Path 92
  From:                        u1/u0/data_out[10]/U1:CLK
  To:                          u1/data[10]:D
  Delay (ns):                  1.653
  Slack (ns):                  1.656
  Arrival (ns):                6.293
  Required (ns):               4.637

Path 93
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[14]/U1:CLR
  Delay (ns):                  1.693
  Slack (ns):                  1.663
  Arrival (ns):                6.275
  Required (ns):               4.612

Path 94
  From:                        u1/u0/data_out[9]/U1:CLK
  To:                          u1/u0/data_out[9]/U1:D
  Delay (ns):                  1.681
  Slack (ns):                  1.681
  Arrival (ns):                6.336
  Required (ns):               4.655

Path 95
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[3]/U1:CLR
  Delay (ns):                  1.646
  Slack (ns):                  1.683
  Arrival (ns):                6.289
  Required (ns):               4.606

Path 96
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[6]/U1:CLR
  Delay (ns):                  1.646
  Slack (ns):                  1.683
  Arrival (ns):                6.289
  Required (ns):               4.606

Path 97
  From:                        u1/u0/data_out[7]/U1:CLK
  To:                          u1/u0/data_out[7]/U1:D
  Delay (ns):                  1.685
  Slack (ns):                  1.685
  Arrival (ns):                6.340
  Required (ns):               4.655

Path 98
  From:                        u1/next_state[0]:CLK
  To:                          u1/jtag_reset_1:D
  Delay (ns):                  1.633
  Slack (ns):                  1.691
  Arrival (ns):                6.273
  Required (ns):               4.582

Path 99
  From:                        u1/u0/data_out[8]/U1:CLK
  To:                          u1/data[8]:D
  Delay (ns):                  1.687
  Slack (ns):                  1.695
  Arrival (ns):                6.309
  Required (ns):               4.614

Path 100
  From:                        u1/u0/data_out[6]/U1:CLK
  To:                          u1/u0/data_out[6]/U1:D
  Delay (ns):                  1.699
  Slack (ns):                  1.699
  Arrival (ns):                6.355
  Required (ns):               4.656

