{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733357329599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733357329600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 21:08:49 2024 " "Processing started: Wed Dec  4 21:08:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733357329600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357329600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357329600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733357330036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733357330036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338409 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357338409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338411 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357338411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.bdf" "" { Schematic "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357338413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.bdf" "" { Schematic "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357338414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.bdf" "" { Schematic "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/display7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357338415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolemult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolemult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleMult-Behavioral " "Found design unit 1: UnidadeControleMult-Behavioral" {  } { { "UnidadeControleMult.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleMult.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338417 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleMult " "Found entity 1: UnidadeControleMult" {  } { { "UnidadeControleMult.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleMult.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357338417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolediv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolediv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleDiv-Behavioral " "Found design unit 1: UnidadeControleDiv-Behavioral" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338419 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleDiv " "Found entity 1: UnidadeControleDiv" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357338419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357338419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidadeControleDiv " "Elaborating entity \"UnidadeControleDiv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733357339018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operacao UnidadeControleDiv.vhd(21) " "Verilog HDL or VHDL warning at UnidadeControleDiv.vhd(21): object \"operacao\" assigned a value but never read" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733357339019 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_flag UnidadeControleDiv.vhd(28) " "Verilog HDL or VHDL warning at UnidadeControleDiv.vhd(28): object \"carry_flag\" assigned a value but never read" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733357339021 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "borrow_flag UnidadeControleDiv.vhd(28) " "Verilog HDL or VHDL warning at UnidadeControleDiv.vhd(28): object \"borrow_flag\" assigned a value but never read" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733357339021 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow_flag UnidadeControleDiv.vhd(28) " "Verilog HDL or VHDL warning at UnidadeControleDiv.vhd(28): object \"overflow_flag\" assigned a value but never read" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733357339021 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_enable UnidadeControleDiv.vhd(345) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(345): signal \"ula_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357339032 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out UnidadeControleDiv.vhd(346) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(346): signal \"ula_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357339033 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_write UnidadeControleDiv.vhd(347) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(347): signal \"r_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357339033 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rAUX UnidadeControleDiv.vhd(348) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(348): signal \"rAUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357339033 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp_enable UnidadeControleDiv.vhd(350) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(350): signal \"cmp_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357339033 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem UnidadeControleDiv.vhd(63) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(63): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357339033 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmp_flag UnidadeControleDiv.vhd(63) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(63): inferring latch(es) for signal or variable \"cmp_flag\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357339035 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "igual_flag UnidadeControleDiv.vhd(63) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(63): inferring latch(es) for signal or variable \"igual_flag\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357339035 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "igual_flag UnidadeControleDiv.vhd(63) " "Inferred latch for \"igual_flag\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339039 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmp_flag UnidadeControleDiv.vhd(63) " "Inferred latch for \"cmp_flag\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339039 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339042 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339043 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339044 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339045 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339046 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339047 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339048 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339049 "|UnidadeControleDiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_inst " "Elaborating entity \"ula\" for hierarchy \"ula:ula_inst\"" {  } { { "UnidadeControleDiv.vhd" "ula_inst" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733357339091 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp_enable ula.vhd(63) " "VHDL Process Statement warning at ula.vhd(63): signal \"cmp_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_enable ula.vhd(88) " "VHDL Process Statement warning at ula.vhd(88): signal \"ula_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_anterior ula.vhd(92) " "VHDL Process Statement warning at ula.vhd(92): signal \"result_anterior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carry ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"Carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflow ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"Overflow\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Borrow ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"Borrow\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Neg ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"Neg\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_anterior ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"result_anterior\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[0\] ula.vhd(30) " "Inferred latch for \"result_anterior\[0\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[1\] ula.vhd(30) " "Inferred latch for \"result_anterior\[1\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[2\] ula.vhd(30) " "Inferred latch for \"result_anterior\[2\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[3\] ula.vhd(30) " "Inferred latch for \"result_anterior\[3\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[4\] ula.vhd(30) " "Inferred latch for \"result_anterior\[4\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[5\] ula.vhd(30) " "Inferred latch for \"result_anterior\[5\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[6\] ula.vhd(30) " "Inferred latch for \"result_anterior\[6\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[7\] ula.vhd(30) " "Inferred latch for \"result_anterior\[7\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Neg ula.vhd(30) " "Inferred latch for \"Neg\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Borrow ula.vhd(30) " "Inferred latch for \"Borrow\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflow ula.vhd(30) " "Inferred latch for \"Overflow\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry ula.vhd(30) " "Inferred latch for \"Carry\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ula.vhd(30) " "Inferred latch for \"result\[0\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ula.vhd(30) " "Inferred latch for \"result\[1\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ula.vhd(30) " "Inferred latch for \"result\[2\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ula.vhd(30) " "Inferred latch for \"result\[3\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ula.vhd(30) " "Inferred latch for \"result\[4\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ula.vhd(30) " "Inferred latch for \"result\[5\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ula.vhd(30) " "Inferred latch for \"result\[6\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ula.vhd(30) " "Inferred latch for \"result\[7\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357339092 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[0\] " "Latch ula:ula_inst\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357339697 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357339697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[1\] " "Latch ula:ula_inst\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357339697 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357339697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[2\] " "Latch ula:ula_inst\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357339697 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357339697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[3\] " "Latch ula:ula_inst\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357339697 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357339697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[4\] " "Latch ula:ula_inst\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357339697 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357339697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[5\] " "Latch ula:ula_inst\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357339697 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357339697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[6\] " "Latch ula:ula_inst\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357339697 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357339697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[7\] " "Latch ula:ula_inst\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357339697 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357339697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|Neg " "Latch ula:ula_inst\|Neg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357339697 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357339697 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[0\] reg_r\[0\]~_emulated reg_r\[0\]~1 " "Register \"reg_r\[0\]\" is converted into an equivalent circuit using register \"reg_r\[0\]~_emulated\" and latch \"reg_r\[0\]~1\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357339698 "|UnidadeControleDiv|reg_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[1\] reg_r\[1\]~_emulated reg_r\[1\]~5 " "Register \"reg_r\[1\]\" is converted into an equivalent circuit using register \"reg_r\[1\]~_emulated\" and latch \"reg_r\[1\]~5\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357339698 "|UnidadeControleDiv|reg_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[2\] reg_r\[2\]~_emulated reg_r\[2\]~9 " "Register \"reg_r\[2\]\" is converted into an equivalent circuit using register \"reg_r\[2\]~_emulated\" and latch \"reg_r\[2\]~9\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357339698 "|UnidadeControleDiv|reg_r[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[3\] reg_r\[3\]~_emulated reg_r\[3\]~13 " "Register \"reg_r\[3\]\" is converted into an equivalent circuit using register \"reg_r\[3\]~_emulated\" and latch \"reg_r\[3\]~13\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357339698 "|UnidadeControleDiv|reg_r[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[4\] reg_r\[4\]~_emulated reg_r\[4\]~17 " "Register \"reg_r\[4\]\" is converted into an equivalent circuit using register \"reg_r\[4\]~_emulated\" and latch \"reg_r\[4\]~17\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357339698 "|UnidadeControleDiv|reg_r[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[5\] reg_r\[5\]~_emulated reg_r\[5\]~21 " "Register \"reg_r\[5\]\" is converted into an equivalent circuit using register \"reg_r\[5\]~_emulated\" and latch \"reg_r\[5\]~21\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357339698 "|UnidadeControleDiv|reg_r[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[6\] reg_r\[6\]~_emulated reg_r\[6\]~25 " "Register \"reg_r\[6\]\" is converted into an equivalent circuit using register \"reg_r\[6\]~_emulated\" and latch \"reg_r\[6\]~25\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357339698 "|UnidadeControleDiv|reg_r[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[7\] reg_r\[7\]~_emulated reg_r\[7\]~29 " "Register \"reg_r\[7\]\" is converted into an equivalent circuit using register \"reg_r\[7\]~_emulated\" and latch \"reg_r\[7\]~29\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357339698 "|UnidadeControleDiv|reg_r[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1733357339698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733357339874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733357340224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733357340224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733357340267 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733357340267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733357340267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733357340267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733357340284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 21:09:00 2024 " "Processing ended: Wed Dec  4 21:09:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733357340284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733357340284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733357340284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357340284 ""}
