# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
do runrtl.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:30 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 21:28:30 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:30 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 21:28:30 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:30 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 21:28:30 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:30 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 21:28:30 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 21:28:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 21:28:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16_2.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./Mux_16_2.sv 
# -- Compiling module Mux_16_2
# -- Compiling module Mux_16_2_tb
# 
# Top level modules:
# 	Mux_16_2_tb
# End time: 21:28:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 21:28:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 21:28:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataPath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./DataPath.sv 
# -- Compiling module DataPath
# -- Compiling module DataPath_tb
# 
# Top level modules:
# 	DataPath_tb
# End time: 21:28:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Processor.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./Processor.sv 
# -- Compiling module Processor
# -- Compiling module Processor_tb
# 
# Top level modules:
# 	Processor_tb
# End time: 21:28:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Processor_tb 
# Start time: 21:28:31 on Jun 03,2020
# Loading sv_std.std
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading work.DataPath
# Loading work.DataMem
# Loading work.Mux_16_2
# Loading work.RegisterFile
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ControlUnit.sv(30): [PCDPC] - Port size (8) does not match connection size (7) for port 'address'. The port definition is at: ./PC_Counter.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/DUT/U1/U3 File: ./PC_Counter.sv
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Processor_tb/clk
# add wave -noupdate /Processor_tb/Reset
# add wave -noupdate /Processor_tb/IR_Out
# add wave -noupdate /Processor_tb/PC_Out
# add wave -noupdate /Processor_tb/State
# add wave -noupdate /Processor_tb/NextState
# add wave -noupdate /Processor_tb/ALU_A
# add wave -noupdate /Processor_tb/ALU_B
# add wave -noupdate /Processor_tb/ALU_Out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {63 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =0 IR_Out =xxxxxxxxxxxxxxxx PC_Out =0xxxxxxx State =xxxx NextState =0000 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =10 IR_Out =xxxxxxxxxxxxxxxx PC_Out =0xxxxxxx State =0000 NextState =0001 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =30 IR_Out =xxxxxxxxxxxxxxxx PC_Out =00000000 State =0000 NextState =0001 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =70 IR_Out =xxxxxxxxxxxxxxxx PC_Out =00000000 State =0001 NextState =0010 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =90 IR_Out =0010000010110001 PC_Out =00000001 State =0010 NextState =0100 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =110 IR_Out =0010000010110001 PC_Out =00000001 State =0100 NextState =0101 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =130 IR_Out =0010000010110001 PC_Out =00000001 State =0101 NextState =0001 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =150 IR_Out =0010000010110001 PC_Out =00000001 State =0001 NextState =0010 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =170 IR_Out =0010000110110010 PC_Out =00000010 State =0010 NextState =0100 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =190 IR_Out =0010000110110010 PC_Out =00000010 State =0100 NextState =0101 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =210 IR_Out =0010000110110010 PC_Out =00000010 State =0101 NextState =0001 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =230 IR_Out =0010000110110010 PC_Out =00000010 State =0001 NextState =0010 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =250 IR_Out =0010000001100011 PC_Out =00000011 State =0010 NextState =0100 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =270 IR_Out =0010000001100011 PC_Out =00000011 State =0100 NextState =0101 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =290 IR_Out =0010000001100011 PC_Out =00000011 State =0101 NextState =0001 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =310 IR_Out =0010000001100011 PC_Out =00000011 State =0001 NextState =0010 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =330 IR_Out =0010100010100100 PC_Out =00000100 State =0010 NextState =0100 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =350 IR_Out =0010100010100100 PC_Out =00000100 State =0100 NextState =0101 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =370 IR_Out =0010100010100100 PC_Out =00000100 State =0101 NextState =0001 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =390 IR_Out =0010100010100100 PC_Out =00000100 State =0001 NextState =0010 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =410 IR_Out =0100000101000101 PC_Out =00000101 State =0010 NextState =1000 ALU_A =xxxxxxxxxxxxxxxx ALU_B =xxxxxxxxxxxxxxxx ALU_Out =xxxxxxxxxxxxxxxx
# Time =430 IR_Out =0100000101000101 PC_Out =00000101 State =1000 NextState =0001 ALU_A =1100110000000101 ALU_B =1010000001000000 ALU_Out =0010101111000101
# Time =450 IR_Out =0100000101000101 PC_Out =00000101 State =0001 NextState =0010 ALU_A =1100110000000101 ALU_B =1010000001000000 ALU_Out =0010101111000101
# Time =470 IR_Out =0100001100100110 PC_Out =00000110 State =0010 NextState =1000 ALU_A =1100110000000101 ALU_B =1010000001000000 ALU_Out =0010101111000101
# Time =490 IR_Out =0100001100100110 PC_Out =00000110 State =1000 NextState =0001 ALU_A =0001000010101100 ALU_B =0000000110110101 ALU_Out =0000111011110111
# Time =510 IR_Out =0100001100100110 PC_Out =00000110 State =0001 NextState =0010 ALU_A =0001000010101100 ALU_B =0000000110110101 ALU_Out =0000111011110111
# Time =530 IR_Out =0011010101100000 PC_Out =00000111 State =0010 NextState =0111 ALU_A =0001000010101100 ALU_B =0000000110110101 ALU_Out =0000111011110111
# Time =550 IR_Out =0011010101100000 PC_Out =00000111 State =0111 NextState =0001 ALU_A =0010101111000101 ALU_B =0000111011110111 ALU_Out =0011101010111100
# Time =570 IR_Out =0011010101100000 PC_Out =00000111 State =0001 NextState =0010 ALU_A =0010101111000101 ALU_B =0000111011110111 ALU_Out =0011101010111100
# Time =590 IR_Out =0001000011001101 PC_Out =00001000 State =0010 NextState =0110 ALU_A =0010101111000101 ALU_B =0000111011110111 ALU_Out =0011101010111100
# Time =610 IR_Out =0001000011001101 PC_Out =00001000 State =0110 NextState =0001 ALU_A =0011101010111100 ALU_B =0000111011110111 ALU_Out =0100100110110011
# Time =630 IR_Out =0001000011001101 PC_Out =00001000 State =0001 NextState =0010 ALU_A =0011101010111100 ALU_B =0000111011110111 ALU_Out =0100100110110011
# Time =650 IR_Out =0101000000000000 PC_Out =00001001 State =0010 NextState =1001 ALU_A =0011101010111100 ALU_B =0000111011110111 ALU_Out =0100100110110011
# Time =670 IR_Out =0101000000000000 PC_Out =00001001 State =1001 NextState =1001 ALU_A =0011101010111100 ALU_B =0000111011110111 ALU_Out =0100100110110011
# ** Note: $stop    : ./Processor.sv(61)
#    Time: 732 ps  Iteration: 0  Instance: /Processor_tb
# Break in Module Processor_tb at ./Processor.sv line 61
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 769 ps
# 
# End
# End time: 21:28:59 on Jun 03,2020, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
