# Implementation of synchronous FIFO memory using verilog HDL
◦ Synchronous FIFO refers to a FIFO design where data values are written & read out sequentially from a memory array using a clock signal

◦ Implemented synchronous FIFO having 4 bit data width, 16 depth and two status signals full and empty using Verilog HDL
