// Seed: 947092823
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3;
  wire id_4 = ~&"";
  module_3 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_3 = 1'h0;
  not primCall (id_1, id_3);
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
