1,597b11cec2a0,add2q_l,L1: The message is added to the processing queue from the core,0,2,cycle
1,597b11cec2a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
1,597b11cec2a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2,cycle
1,597b11cec2a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2,cycle
1,597b11cec2a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2,cycle
1,597b11cec2a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3,cycle
1,597b11cec2a0,add2q_u,L1 receives message from the bus,0,4,cycle
1,597b11cec2a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4,cycle
1,597b11cec2a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1,597b11cec2a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4,cycle
1,597b11cec2a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4,cycle
1,597b11cec2a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4,cycle
1,597b11cec2a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,261,cycle
1,597b11cec2a0,respond,LLC sends response message to the requesting L1,LLC,261,cycle
1,597b11cec2a0,updaDat,LLC updates its data array,LLC,261,cycle
1,597b11cec2a0,wrCache,LLC: New data written to cache,LLC,261,cycle
1,597b11cec2a0,respond,LLC sends response message to the requesting L1,LLC,262,cycle
1,597b11cec2a0,add2q_u,L1 receives message from the bus,0,266,cycle
1,597b11cec2a0,respond,L1 responds to core,0,266,cycle
1,597b11cec2a0,updaDat,L1 attempts to update its data array,0,266,cycle
1,597b11cec2a0,wrCache,L1: New data written to cache,0,266,cycle
2,597b11cec2c0,add2q_l,L1: The message is added to the processing queue from the core,0,268,cycle
2,597b11cec2c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
2,597b11cec2c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,268,cycle
2,597b11cec2c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,268,cycle
2,597b11cec2c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,268,cycle
2,597b11cec2c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,269,cycle
2,597b11cec2c0,add2q_u,L1 receives message from the bus,0,270,cycle
2,597b11cec2c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,270,cycle
2,597b11cec2c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
2,597b11cec2c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,270,cycle
2,597b11cec2c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,270,cycle
2,597b11cec2c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,270,cycle
2,597b11cec2c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,527,cycle
2,597b11cec2c0,respond,LLC sends response message to the requesting L1,LLC,527,cycle
2,597b11cec2c0,updaDat,LLC updates its data array,LLC,527,cycle
2,597b11cec2c0,wrCache,LLC: New data written to cache,LLC,527,cycle
2,597b11cec2c0,respond,LLC sends response message to the requesting L1,LLC,528,cycle
2,597b11cec2c0,add2q_u,L1 receives message from the bus,0,532,cycle
2,597b11cec2c0,respond,L1 responds to core,0,532,cycle
2,597b11cec2c0,updaDat,L1 attempts to update its data array,0,532,cycle
2,597b11cec2c0,wrCache,L1: New data written to cache,0,532,cycle
3,597b11cec2e0,add2q_l,L1: The message is added to the processing queue from the core,0,534,cycle
3,597b11cec2e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,534,cycle
3,597b11cec2e0,hitActn,L1: request is a hit,0,534,cycle
4,597b11cec300,add2q_l,L1: The message is added to the processing queue from the core,0,536,cycle
4,597b11cec300,Miss?  ,L1: Was the request a miss?,0,1,boolean
4,597b11cec300,MSIredy,L1: Protocol determines message is now ready to be processed,0,536,cycle
4,597b11cec300,msgProc,L1: message is taken from the L1's processing queue to be processed,0,536,cycle
4,597b11cec300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,536,cycle
4,597b11cec300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,537,cycle
4,597b11cec300,add2q_u,L1 receives message from the bus,0,538,cycle
4,597b11cec300,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,538,cycle
4,597b11cec300,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
4,597b11cec300,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,538,cycle
4,597b11cec300,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,538,cycle
4,597b11cec300,add_req,LLC miss -> LLC sends request to DRAM,LLC,538,cycle
4,597b11cec300,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,795,cycle
4,597b11cec300,respond,LLC sends response message to the requesting L1,LLC,795,cycle
4,597b11cec300,updaDat,LLC updates its data array,LLC,795,cycle
4,597b11cec300,wrCache,LLC: New data written to cache,LLC,795,cycle
4,597b11cec300,respond,LLC sends response message to the requesting L1,LLC,796,cycle
4,597b11cec300,add2q_u,L1 receives message from the bus,0,800,cycle
4,597b11cec300,respond,L1 responds to core,0,800,cycle
4,597b11cec300,updaDat,L1 attempts to update its data array,0,800,cycle
4,597b11cec300,wrCache,L1: New data written to cache,0,800,cycle
5,597b11cec320,add2q_l,L1: The message is added to the processing queue from the core,0,802,cycle
5,597b11cec320,msgProc,L1: message is taken from the L1's processing queue to be processed,0,802,cycle
5,597b11cec320,hitActn,L1: request is a hit,0,802,cycle
6,597b11cec340,add2q_l,L1: The message is added to the processing queue from the core,0,804,cycle
6,597b11cec340,Miss?  ,L1: Was the request a miss?,0,1,boolean
6,597b11cec340,MSIredy,L1: Protocol determines message is now ready to be processed,0,804,cycle
6,597b11cec340,msgProc,L1: message is taken from the L1's processing queue to be processed,0,804,cycle
6,597b11cec340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,804,cycle
6,597b11cec340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,805,cycle
6,597b11cec340,add2q_u,L1 receives message from the bus,0,806,cycle
6,597b11cec340,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,806,cycle
6,597b11cec340,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
6,597b11cec340,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,806,cycle
6,597b11cec340,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,806,cycle
6,597b11cec340,add_req,LLC miss -> LLC sends request to DRAM,LLC,806,cycle
6,597b11cec340,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1063,cycle
6,597b11cec340,respond,LLC sends response message to the requesting L1,LLC,1063,cycle
6,597b11cec340,updaDat,LLC updates its data array,LLC,1063,cycle
6,597b11cec340,wrCache,LLC: New data written to cache,LLC,1063,cycle
6,597b11cec340,respond,LLC sends response message to the requesting L1,LLC,1064,cycle
6,597b11cec340,add2q_u,L1 receives message from the bus,0,1068,cycle
6,597b11cec340,respond,L1 responds to core,0,1068,cycle
6,597b11cec340,updaDat,L1 attempts to update its data array,0,1068,cycle
6,597b11cec340,wrCache,L1: New data written to cache,0,1068,cycle
7,597b11cec360,add2q_l,L1: The message is added to the processing queue from the core,0,1070,cycle
7,597b11cec360,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1070,cycle
7,597b11cec360,hitActn,L1: request is a hit,0,1070,cycle
8,597b11cec380,add2q_l,L1: The message is added to the processing queue from the core,0,1072,cycle
8,597b11cec380,Miss?  ,L1: Was the request a miss?,0,1,boolean
8,597b11cec380,MSIredy,L1: Protocol determines message is now ready to be processed,0,1072,cycle
8,597b11cec380,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1072,cycle
8,597b11cec380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1072,cycle
8,597b11cec380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1073,cycle
8,597b11cec380,add2q_u,L1 receives message from the bus,0,1074,cycle
8,597b11cec380,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1074,cycle
8,597b11cec380,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
8,597b11cec380,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1074,cycle
8,597b11cec380,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1074,cycle
8,597b11cec380,add_req,LLC miss -> LLC sends request to DRAM,LLC,1074,cycle
8,597b11cec380,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1331,cycle
8,597b11cec380,respond,LLC sends response message to the requesting L1,LLC,1331,cycle
8,597b11cec380,updaDat,LLC updates its data array,LLC,1331,cycle
8,597b11cec380,wrCache,LLC: New data written to cache,LLC,1331,cycle
8,597b11cec380,respond,LLC sends response message to the requesting L1,LLC,1332,cycle
8,597b11cec380,add2q_u,L1 receives message from the bus,0,1336,cycle
8,597b11cec380,respond,L1 responds to core,0,1336,cycle
8,597b11cec380,updaDat,L1 attempts to update its data array,0,1336,cycle
8,597b11cec380,wrCache,L1: New data written to cache,0,1336,cycle
9,597b11cec3a0,add2q_l,L1: The message is added to the processing queue from the core,0,1338,cycle
9,597b11cec3a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1338,cycle
9,597b11cec3a0,hitActn,L1: request is a hit,0,1338,cycle
10,597b11cec3c0,add2q_l,L1: The message is added to the processing queue from the core,0,1340,cycle
10,597b11cec3c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
10,597b11cec3c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,1340,cycle
10,597b11cec3c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1340,cycle
10,597b11cec3c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1340,cycle
10,597b11cec3c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1341,cycle
10,597b11cec3c0,add2q_u,L1 receives message from the bus,0,1342,cycle
10,597b11cec3c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1342,cycle
10,597b11cec3c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
10,597b11cec3c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1342,cycle
10,597b11cec3c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1342,cycle
10,597b11cec3c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,1342,cycle
10,597b11cec3c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1599,cycle
10,597b11cec3c0,respond,LLC sends response message to the requesting L1,LLC,1599,cycle
10,597b11cec3c0,updaDat,LLC updates its data array,LLC,1599,cycle
10,597b11cec3c0,wrCache,LLC: New data written to cache,LLC,1599,cycle
10,597b11cec3c0,respond,LLC sends response message to the requesting L1,LLC,1600,cycle
10,597b11cec3c0,add2q_u,L1 receives message from the bus,0,1604,cycle
10,597b11cec3c0,respond,L1 responds to core,0,1604,cycle
10,597b11cec3c0,updaDat,L1 attempts to update its data array,0,1604,cycle
10,597b11cec3c0,wrCache,L1: New data written to cache,0,1604,cycle
11,597b11cec3e0,add2q_l,L1: The message is added to the processing queue from the core,0,1606,cycle
11,597b11cec3e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1606,cycle
11,597b11cec3e0,hitActn,L1: request is a hit,0,1606,cycle
12,597b11cec400,add2q_l,L1: The message is added to the processing queue from the core,0,1608,cycle
12,597b11cec400,Miss?  ,L1: Was the request a miss?,0,1,boolean
12,597b11cec400,MSIredy,L1: Protocol determines message is now ready to be processed,0,1608,cycle
12,597b11cec400,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1608,cycle
12,597b11cec400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1608,cycle
12,597b11cec400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1609,cycle
12,597b11cec400,add2q_u,L1 receives message from the bus,0,1610,cycle
12,597b11cec400,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1610,cycle
12,597b11cec400,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
12,597b11cec400,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1610,cycle
12,597b11cec400,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1610,cycle
12,597b11cec400,add_req,LLC miss -> LLC sends request to DRAM,LLC,1610,cycle
12,597b11cec400,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1867,cycle
12,597b11cec400,respond,LLC sends response message to the requesting L1,LLC,1867,cycle
12,597b11cec400,updaDat,LLC updates its data array,LLC,1867,cycle
12,597b11cec400,wrCache,LLC: New data written to cache,LLC,1867,cycle
12,597b11cec400,respond,LLC sends response message to the requesting L1,LLC,1868,cycle
12,597b11cec400,add2q_u,L1 receives message from the bus,0,1872,cycle
12,597b11cec400,respond,L1 responds to core,0,1872,cycle
12,597b11cec400,updaDat,L1 attempts to update its data array,0,1872,cycle
12,597b11cec400,wrCache,L1: New data written to cache,0,1872,cycle
13,597b11cec420,add2q_l,L1: The message is added to the processing queue from the core,0,1874,cycle
13,597b11cec420,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1874,cycle
13,597b11cec420,hitActn,L1: request is a hit,0,1874,cycle
14,597b11cec440,add2q_l,L1: The message is added to the processing queue from the core,0,1876,cycle
14,597b11cec440,Miss?  ,L1: Was the request a miss?,0,1,boolean
14,597b11cec440,MSIredy,L1: Protocol determines message is now ready to be processed,0,1876,cycle
14,597b11cec440,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1876,cycle
14,597b11cec440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1876,cycle
14,597b11cec440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1877,cycle
14,597b11cec440,add2q_u,L1 receives message from the bus,0,1878,cycle
14,597b11cec440,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1878,cycle
14,597b11cec440,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
14,597b11cec440,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1878,cycle
14,597b11cec440,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1878,cycle
14,597b11cec440,add_req,LLC miss -> LLC sends request to DRAM,LLC,1878,cycle
14,597b11cec440,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2135,cycle
14,597b11cec440,respond,LLC sends response message to the requesting L1,LLC,2135,cycle
14,597b11cec440,updaDat,LLC updates its data array,LLC,2135,cycle
14,597b11cec440,wrCache,LLC: New data written to cache,LLC,2135,cycle
14,597b11cec440,respond,LLC sends response message to the requesting L1,LLC,2136,cycle
14,597b11cec440,add2q_u,L1 receives message from the bus,0,2140,cycle
14,597b11cec440,respond,L1 responds to core,0,2140,cycle
14,597b11cec440,updaDat,L1 attempts to update its data array,0,2140,cycle
14,597b11cec440,wrCache,L1: New data written to cache,0,2140,cycle
15,597b11cec460,add2q_l,L1: The message is added to the processing queue from the core,0,2142,cycle
15,597b11cec460,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2142,cycle
15,597b11cec460,hitActn,L1: request is a hit,0,2142,cycle
16,597b11cec480,add2q_l,L1: The message is added to the processing queue from the core,0,2144,cycle
16,597b11cec480,Miss?  ,L1: Was the request a miss?,0,1,boolean
16,597b11cec480,MSIredy,L1: Protocol determines message is now ready to be processed,0,2144,cycle
16,597b11cec480,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2144,cycle
16,597b11cec480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2144,cycle
16,597b11cec480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2145,cycle
16,597b11cec480,add2q_u,L1 receives message from the bus,0,2146,cycle
16,597b11cec480,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2146,cycle
16,597b11cec480,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
16,597b11cec480,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2146,cycle
16,597b11cec480,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2146,cycle
16,597b11cec480,add_req,LLC miss -> LLC sends request to DRAM,LLC,2146,cycle
16,597b11cec480,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2403,cycle
16,597b11cec480,respond,LLC sends response message to the requesting L1,LLC,2403,cycle
16,597b11cec480,updaDat,LLC updates its data array,LLC,2403,cycle
16,597b11cec480,wrCache,LLC: New data written to cache,LLC,2403,cycle
16,597b11cec480,respond,LLC sends response message to the requesting L1,LLC,2404,cycle
16,597b11cec480,add2q_u,L1 receives message from the bus,0,2408,cycle
16,597b11cec480,respond,L1 responds to core,0,2408,cycle
16,597b11cec480,updaDat,L1 attempts to update its data array,0,2408,cycle
16,597b11cec480,wrCache,L1: New data written to cache,0,2408,cycle
17,597b11cec4a0,add2q_l,L1: The message is added to the processing queue from the core,0,2410,cycle
17,597b11cec4a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2410,cycle
17,597b11cec4a0,hitActn,L1: request is a hit,0,2410,cycle
18,597b11cec4c0,add2q_l,L1: The message is added to the processing queue from the core,0,2412,cycle
18,597b11cec4c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
18,597b11cec4c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2412,cycle
18,597b11cec4c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2412,cycle
18,597b11cec4c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2412,cycle
18,597b11cec4c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2413,cycle
18,597b11cec4c0,add2q_u,L1 receives message from the bus,0,2414,cycle
18,597b11cec4c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2414,cycle
18,597b11cec4c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
18,597b11cec4c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2414,cycle
18,597b11cec4c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2414,cycle
18,597b11cec4c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,2414,cycle
18,597b11cec4c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2671,cycle
18,597b11cec4c0,respond,LLC sends response message to the requesting L1,LLC,2671,cycle
18,597b11cec4c0,updaDat,LLC updates its data array,LLC,2671,cycle
18,597b11cec4c0,wrCache,LLC: New data written to cache,LLC,2671,cycle
18,597b11cec4c0,respond,LLC sends response message to the requesting L1,LLC,2672,cycle
18,597b11cec4c0,add2q_u,L1 receives message from the bus,0,2676,cycle
18,597b11cec4c0,respond,L1 responds to core,0,2676,cycle
18,597b11cec4c0,updaDat,L1 attempts to update its data array,0,2676,cycle
18,597b11cec4c0,wrCache,L1: New data written to cache,0,2676,cycle
19,597b11cec4e0,add2q_l,L1: The message is added to the processing queue from the core,0,2678,cycle
19,597b11cec4e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2678,cycle
19,597b11cec4e0,hitActn,L1: request is a hit,0,2678,cycle
20,597b11cec500,add2q_l,L1: The message is added to the processing queue from the core,0,2680,cycle
20,597b11cec500,Miss?  ,L1: Was the request a miss?,0,1,boolean
20,597b11cec500,MSIredy,L1: Protocol determines message is now ready to be processed,0,2680,cycle
20,597b11cec500,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2680,cycle
20,597b11cec500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2680,cycle
20,597b11cec500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2681,cycle
20,597b11cec500,add2q_u,L1 receives message from the bus,0,2682,cycle
20,597b11cec500,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2682,cycle
20,597b11cec500,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
20,597b11cec500,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2682,cycle
20,597b11cec500,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2682,cycle
20,597b11cec500,add_req,LLC miss -> LLC sends request to DRAM,LLC,2682,cycle
20,597b11cec500,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2939,cycle
20,597b11cec500,respond,LLC sends response message to the requesting L1,LLC,2939,cycle
20,597b11cec500,updaDat,LLC updates its data array,LLC,2939,cycle
20,597b11cec500,wrCache,LLC: New data written to cache,LLC,2939,cycle
20,597b11cec500,respond,LLC sends response message to the requesting L1,LLC,2940,cycle
20,597b11cec500,add2q_u,L1 receives message from the bus,0,2944,cycle
20,597b11cec500,respond,L1 responds to core,0,2944,cycle
20,597b11cec500,updaDat,L1 attempts to update its data array,0,2944,cycle
20,597b11cec500,wrCache,L1: New data written to cache,0,2944,cycle
21,597b11cec520,add2q_l,L1: The message is added to the processing queue from the core,0,2946,cycle
21,597b11cec520,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2946,cycle
21,597b11cec520,hitActn,L1: request is a hit,0,2946,cycle
22,597b11cec540,add2q_l,L1: The message is added to the processing queue from the core,0,2948,cycle
22,597b11cec540,Miss?  ,L1: Was the request a miss?,0,1,boolean
22,597b11cec540,MSIredy,L1: Protocol determines message is now ready to be processed,0,2948,cycle
22,597b11cec540,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2948,cycle
22,597b11cec540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2948,cycle
22,597b11cec540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2949,cycle
22,597b11cec540,add2q_u,L1 receives message from the bus,0,2950,cycle
22,597b11cec540,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2950,cycle
22,597b11cec540,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
22,597b11cec540,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2950,cycle
22,597b11cec540,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2950,cycle
22,597b11cec540,add_req,LLC miss -> LLC sends request to DRAM,LLC,2950,cycle
22,597b11cec540,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3207,cycle
22,597b11cec540,respond,LLC sends response message to the requesting L1,LLC,3207,cycle
22,597b11cec540,updaDat,LLC updates its data array,LLC,3207,cycle
22,597b11cec540,wrCache,LLC: New data written to cache,LLC,3207,cycle
22,597b11cec540,respond,LLC sends response message to the requesting L1,LLC,3208,cycle
22,597b11cec540,add2q_u,L1 receives message from the bus,0,3212,cycle
22,597b11cec540,respond,L1 responds to core,0,3212,cycle
22,597b11cec540,updaDat,L1 attempts to update its data array,0,3212,cycle
22,597b11cec540,wrCache,L1: New data written to cache,0,3212,cycle
23,597b11cec560,add2q_l,L1: The message is added to the processing queue from the core,0,3214,cycle
23,597b11cec560,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3214,cycle
23,597b11cec560,hitActn,L1: request is a hit,0,3214,cycle
24,597b11cec580,add2q_l,L1: The message is added to the processing queue from the core,0,3216,cycle
24,597b11cec580,Miss?  ,L1: Was the request a miss?,0,1,boolean
24,597b11cec580,MSIredy,L1: Protocol determines message is now ready to be processed,0,3216,cycle
24,597b11cec580,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3216,cycle
24,597b11cec580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3216,cycle
24,597b11cec580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3217,cycle
24,597b11cec580,add2q_u,L1 receives message from the bus,0,3218,cycle
24,597b11cec580,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3218,cycle
24,597b11cec580,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
24,597b11cec580,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3218,cycle
24,597b11cec580,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3218,cycle
24,597b11cec580,add_req,LLC miss -> LLC sends request to DRAM,LLC,3218,cycle
24,597b11cec580,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3475,cycle
24,597b11cec580,respond,LLC sends response message to the requesting L1,LLC,3475,cycle
24,597b11cec580,updaDat,LLC updates its data array,LLC,3475,cycle
24,597b11cec580,wrCache,LLC: New data written to cache,LLC,3475,cycle
24,597b11cec580,respond,LLC sends response message to the requesting L1,LLC,3476,cycle
24,597b11cec580,add2q_u,L1 receives message from the bus,0,3480,cycle
24,597b11cec580,respond,L1 responds to core,0,3480,cycle
24,597b11cec580,updaDat,L1 attempts to update its data array,0,3480,cycle
24,597b11cec580,wrCache,L1: New data written to cache,0,3480,cycle
25,597b11cec5a0,add2q_l,L1: The message is added to the processing queue from the core,0,3482,cycle
25,597b11cec5a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3482,cycle
25,597b11cec5a0,hitActn,L1: request is a hit,0,3482,cycle
26,597b11cec5c0,add2q_l,L1: The message is added to the processing queue from the core,0,3484,cycle
26,597b11cec5c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
26,597b11cec5c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,3484,cycle
26,597b11cec5c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3484,cycle
26,597b11cec5c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3484,cycle
26,597b11cec5c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3485,cycle
26,597b11cec5c0,add2q_u,L1 receives message from the bus,0,3486,cycle
26,597b11cec5c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3486,cycle
26,597b11cec5c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
26,597b11cec5c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3486,cycle
26,597b11cec5c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3486,cycle
26,597b11cec5c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,3486,cycle
26,597b11cec5c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3743,cycle
26,597b11cec5c0,respond,LLC sends response message to the requesting L1,LLC,3743,cycle
26,597b11cec5c0,updaDat,LLC updates its data array,LLC,3743,cycle
26,597b11cec5c0,wrCache,LLC: New data written to cache,LLC,3743,cycle
26,597b11cec5c0,respond,LLC sends response message to the requesting L1,LLC,3744,cycle
26,597b11cec5c0,add2q_u,L1 receives message from the bus,0,3748,cycle
26,597b11cec5c0,respond,L1 responds to core,0,3748,cycle
26,597b11cec5c0,updaDat,L1 attempts to update its data array,0,3748,cycle
26,597b11cec5c0,wrCache,L1: New data written to cache,0,3748,cycle
27,597b11cec5e0,add2q_l,L1: The message is added to the processing queue from the core,0,3750,cycle
27,597b11cec5e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3750,cycle
27,597b11cec5e0,hitActn,L1: request is a hit,0,3750,cycle
28,597b11cec600,add2q_l,L1: The message is added to the processing queue from the core,0,3752,cycle
28,597b11cec600,Miss?  ,L1: Was the request a miss?,0,1,boolean
28,597b11cec600,MSIredy,L1: Protocol determines message is now ready to be processed,0,3752,cycle
28,597b11cec600,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3752,cycle
28,597b11cec600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3752,cycle
28,597b11cec600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3753,cycle
28,597b11cec600,add2q_u,L1 receives message from the bus,0,3754,cycle
28,597b11cec600,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3754,cycle
28,597b11cec600,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
28,597b11cec600,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3754,cycle
28,597b11cec600,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3754,cycle
28,597b11cec600,add_req,LLC miss -> LLC sends request to DRAM,LLC,3754,cycle
28,597b11cec600,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4011,cycle
28,597b11cec600,respond,LLC sends response message to the requesting L1,LLC,4011,cycle
28,597b11cec600,updaDat,LLC updates its data array,LLC,4011,cycle
28,597b11cec600,wrCache,LLC: New data written to cache,LLC,4011,cycle
28,597b11cec600,respond,LLC sends response message to the requesting L1,LLC,4012,cycle
28,597b11cec600,add2q_u,L1 receives message from the bus,0,4016,cycle
28,597b11cec600,respond,L1 responds to core,0,4016,cycle
28,597b11cec600,updaDat,L1 attempts to update its data array,0,4016,cycle
28,597b11cec600,wrCache,L1: New data written to cache,0,4016,cycle
29,597b11cec620,add2q_l,L1: The message is added to the processing queue from the core,0,4018,cycle
29,597b11cec620,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4018,cycle
29,597b11cec620,hitActn,L1: request is a hit,0,4018,cycle
30,597b11cec640,add2q_l,L1: The message is added to the processing queue from the core,0,4020,cycle
30,597b11cec640,Miss?  ,L1: Was the request a miss?,0,1,boolean
30,597b11cec640,MSIredy,L1: Protocol determines message is now ready to be processed,0,4020,cycle
30,597b11cec640,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4020,cycle
30,597b11cec640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4020,cycle
30,597b11cec640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4021,cycle
30,597b11cec640,add2q_u,L1 receives message from the bus,0,4022,cycle
30,597b11cec640,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4022,cycle
30,597b11cec640,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
30,597b11cec640,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4022,cycle
30,597b11cec640,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4022,cycle
30,597b11cec640,add_req,LLC miss -> LLC sends request to DRAM,LLC,4022,cycle
30,597b11cec640,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4279,cycle
30,597b11cec640,respond,LLC sends response message to the requesting L1,LLC,4279,cycle
30,597b11cec640,updaDat,LLC updates its data array,LLC,4279,cycle
30,597b11cec640,wrCache,LLC: New data written to cache,LLC,4279,cycle
30,597b11cec640,respond,LLC sends response message to the requesting L1,LLC,4280,cycle
30,597b11cec640,add2q_u,L1 receives message from the bus,0,4284,cycle
30,597b11cec640,respond,L1 responds to core,0,4284,cycle
30,597b11cec640,updaDat,L1 attempts to update its data array,0,4284,cycle
30,597b11cec640,wrCache,L1: New data written to cache,0,4284,cycle
31,597b11cec660,add2q_l,L1: The message is added to the processing queue from the core,0,4286,cycle
31,597b11cec660,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4286,cycle
31,597b11cec660,hitActn,L1: request is a hit,0,4286,cycle
32,597b11cec680,add2q_l,L1: The message is added to the processing queue from the core,0,4288,cycle
32,597b11cec680,Miss?  ,L1: Was the request a miss?,0,1,boolean
32,597b11cec680,MSIredy,L1: Protocol determines message is now ready to be processed,0,4288,cycle
32,597b11cec680,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4288,cycle
32,597b11cec680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4288,cycle
32,597b11cec680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4289,cycle
32,597b11cec680,add2q_u,L1 receives message from the bus,0,4290,cycle
32,597b11cec680,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4290,cycle
32,597b11cec680,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
32,597b11cec680,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4290,cycle
32,597b11cec680,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4290,cycle
32,597b11cec680,add_req,LLC miss -> LLC sends request to DRAM,LLC,4290,cycle
32,597b11cec680,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4547,cycle
32,597b11cec680,respond,LLC sends response message to the requesting L1,LLC,4547,cycle
32,597b11cec680,updaDat,LLC updates its data array,LLC,4547,cycle
32,597b11cec680,wrCache,LLC: New data written to cache,LLC,4547,cycle
32,597b11cec680,respond,LLC sends response message to the requesting L1,LLC,4548,cycle
32,597b11cec680,add2q_u,L1 receives message from the bus,0,4552,cycle
32,597b11cec680,respond,L1 responds to core,0,4552,cycle
32,597b11cec680,updaDat,L1 attempts to update its data array,0,4552,cycle
32,597b11cec680,wrCache,L1: New data written to cache,0,4552,cycle
33,597b11cec6a0,add2q_l,L1: The message is added to the processing queue from the core,0,4554,cycle
33,597b11cec6a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4554,cycle
33,597b11cec6a0,hitActn,L1: request is a hit,0,4554,cycle
34,597b11cec6c0,add2q_l,L1: The message is added to the processing queue from the core,0,4556,cycle
34,597b11cec6c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
34,597b11cec6c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,4556,cycle
34,597b11cec6c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4556,cycle
34,597b11cec6c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4556,cycle
34,597b11cec6c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4557,cycle
34,597b11cec6c0,add2q_u,L1 receives message from the bus,0,4558,cycle
34,597b11cec6c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4558,cycle
34,597b11cec6c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
34,597b11cec6c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4558,cycle
34,597b11cec6c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4558,cycle
34,597b11cec6c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4558,cycle
34,597b11cec6c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4815,cycle
34,597b11cec6c0,respond,LLC sends response message to the requesting L1,LLC,4815,cycle
34,597b11cec6c0,updaDat,LLC updates its data array,LLC,4815,cycle
34,597b11cec6c0,wrCache,LLC: New data written to cache,LLC,4815,cycle
34,597b11cec6c0,respond,LLC sends response message to the requesting L1,LLC,4816,cycle
34,597b11cec6c0,add2q_u,L1 receives message from the bus,0,4820,cycle
34,597b11cec6c0,respond,L1 responds to core,0,4820,cycle
34,597b11cec6c0,updaDat,L1 attempts to update its data array,0,4820,cycle
34,597b11cec6c0,wrCache,L1: New data written to cache,0,4820,cycle
35,597b11cec6e0,add2q_l,L1: The message is added to the processing queue from the core,0,4822,cycle
35,597b11cec6e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4822,cycle
35,597b11cec6e0,hitActn,L1: request is a hit,0,4822,cycle
36,597b11cec700,add2q_l,L1: The message is added to the processing queue from the core,0,4824,cycle
36,597b11cec700,Miss?  ,L1: Was the request a miss?,0,1,boolean
36,597b11cec700,MSIredy,L1: Protocol determines message is now ready to be processed,0,4824,cycle
36,597b11cec700,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4824,cycle
36,597b11cec700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4824,cycle
36,597b11cec700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4825,cycle
36,597b11cec700,add2q_u,L1 receives message from the bus,0,4826,cycle
36,597b11cec700,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4826,cycle
36,597b11cec700,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
36,597b11cec700,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4826,cycle
36,597b11cec700,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4826,cycle
36,597b11cec700,add_req,LLC miss -> LLC sends request to DRAM,LLC,4826,cycle
36,597b11cec700,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5083,cycle
36,597b11cec700,respond,LLC sends response message to the requesting L1,LLC,5083,cycle
36,597b11cec700,updaDat,LLC updates its data array,LLC,5083,cycle
36,597b11cec700,wrCache,LLC: New data written to cache,LLC,5083,cycle
36,597b11cec700,respond,LLC sends response message to the requesting L1,LLC,5084,cycle
36,597b11cec700,add2q_u,L1 receives message from the bus,0,5088,cycle
36,597b11cec700,respond,L1 responds to core,0,5088,cycle
36,597b11cec700,updaDat,L1 attempts to update its data array,0,5088,cycle
36,597b11cec700,wrCache,L1: New data written to cache,0,5088,cycle
37,597b11cec720,add2q_l,L1: The message is added to the processing queue from the core,0,5090,cycle
37,597b11cec720,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5090,cycle
37,597b11cec720,hitActn,L1: request is a hit,0,5090,cycle
38,597b11cec740,add2q_l,L1: The message is added to the processing queue from the core,0,5092,cycle
38,597b11cec740,Miss?  ,L1: Was the request a miss?,0,1,boolean
38,597b11cec740,MSIredy,L1: Protocol determines message is now ready to be processed,0,5092,cycle
38,597b11cec740,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5092,cycle
38,597b11cec740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5092,cycle
38,597b11cec740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5093,cycle
38,597b11cec740,add2q_u,L1 receives message from the bus,0,5094,cycle
38,597b11cec740,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5094,cycle
38,597b11cec740,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
38,597b11cec740,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5094,cycle
38,597b11cec740,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5094,cycle
38,597b11cec740,add_req,LLC miss -> LLC sends request to DRAM,LLC,5094,cycle
38,597b11cec740,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5351,cycle
38,597b11cec740,respond,LLC sends response message to the requesting L1,LLC,5351,cycle
38,597b11cec740,updaDat,LLC updates its data array,LLC,5351,cycle
38,597b11cec740,wrCache,LLC: New data written to cache,LLC,5351,cycle
38,597b11cec740,respond,LLC sends response message to the requesting L1,LLC,5352,cycle
38,597b11cec740,add2q_u,L1 receives message from the bus,0,5356,cycle
38,597b11cec740,respond,L1 responds to core,0,5356,cycle
38,597b11cec740,updaDat,L1 attempts to update its data array,0,5356,cycle
38,597b11cec740,wrCache,L1: New data written to cache,0,5356,cycle
39,597b11cec760,add2q_l,L1: The message is added to the processing queue from the core,0,5358,cycle
39,597b11cec760,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5358,cycle
39,597b11cec760,hitActn,L1: request is a hit,0,5358,cycle
40,597b11cec780,add2q_l,L1: The message is added to the processing queue from the core,0,5360,cycle
40,597b11cec780,Miss?  ,L1: Was the request a miss?,0,1,boolean
40,597b11cec780,MSIredy,L1: Protocol determines message is now ready to be processed,0,5360,cycle
40,597b11cec780,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5360,cycle
40,597b11cec780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5360,cycle
40,597b11cec780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5361,cycle
40,597b11cec780,add2q_u,L1 receives message from the bus,0,5362,cycle
40,597b11cec780,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5362,cycle
40,597b11cec780,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
40,597b11cec780,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5362,cycle
40,597b11cec780,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5362,cycle
40,597b11cec780,add_req,LLC miss -> LLC sends request to DRAM,LLC,5362,cycle
40,597b11cec780,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5619,cycle
40,597b11cec780,respond,LLC sends response message to the requesting L1,LLC,5619,cycle
40,597b11cec780,updaDat,LLC updates its data array,LLC,5619,cycle
40,597b11cec780,wrCache,LLC: New data written to cache,LLC,5619,cycle
40,597b11cec780,respond,LLC sends response message to the requesting L1,LLC,5620,cycle
40,597b11cec780,add2q_u,L1 receives message from the bus,0,5624,cycle
40,597b11cec780,respond,L1 responds to core,0,5624,cycle
40,597b11cec780,updaDat,L1 attempts to update its data array,0,5624,cycle
40,597b11cec780,wrCache,L1: New data written to cache,0,5624,cycle
41,597b11cec7a0,add2q_l,L1: The message is added to the processing queue from the core,0,5626,cycle
41,597b11cec7a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5626,cycle
41,597b11cec7a0,hitActn,L1: request is a hit,0,5626,cycle
42,597b11cec7c0,add2q_l,L1: The message is added to the processing queue from the core,0,5628,cycle
42,597b11cec7c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
42,597b11cec7c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,5628,cycle
42,597b11cec7c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5628,cycle
42,597b11cec7c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5628,cycle
42,597b11cec7c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5629,cycle
42,597b11cec7c0,add2q_u,L1 receives message from the bus,0,5630,cycle
42,597b11cec7c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5630,cycle
42,597b11cec7c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
42,597b11cec7c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5630,cycle
42,597b11cec7c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5630,cycle
42,597b11cec7c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,5630,cycle
42,597b11cec7c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5887,cycle
42,597b11cec7c0,respond,LLC sends response message to the requesting L1,LLC,5887,cycle
42,597b11cec7c0,updaDat,LLC updates its data array,LLC,5887,cycle
42,597b11cec7c0,wrCache,LLC: New data written to cache,LLC,5887,cycle
42,597b11cec7c0,respond,LLC sends response message to the requesting L1,LLC,5888,cycle
42,597b11cec7c0,add2q_u,L1 receives message from the bus,0,5892,cycle
42,597b11cec7c0,respond,L1 responds to core,0,5892,cycle
42,597b11cec7c0,updaDat,L1 attempts to update its data array,0,5892,cycle
42,597b11cec7c0,wrCache,L1: New data written to cache,0,5892,cycle
43,597b11cec7e0,add2q_l,L1: The message is added to the processing queue from the core,0,5894,cycle
43,597b11cec7e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5894,cycle
43,597b11cec7e0,hitActn,L1: request is a hit,0,5894,cycle
44,597b11cec800,add2q_l,L1: The message is added to the processing queue from the core,0,5896,cycle
44,597b11cec800,Miss?  ,L1: Was the request a miss?,0,1,boolean
44,597b11cec800,MSIredy,L1: Protocol determines message is now ready to be processed,0,5896,cycle
44,597b11cec800,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5896,cycle
44,597b11cec800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5896,cycle
44,597b11cec800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5897,cycle
44,597b11cec800,add2q_u,L1 receives message from the bus,0,5898,cycle
44,597b11cec800,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5898,cycle
44,597b11cec800,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
44,597b11cec800,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5898,cycle
44,597b11cec800,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5898,cycle
44,597b11cec800,add_req,LLC miss -> LLC sends request to DRAM,LLC,5898,cycle
44,597b11cec800,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6155,cycle
44,597b11cec800,respond,LLC sends response message to the requesting L1,LLC,6155,cycle
44,597b11cec800,updaDat,LLC updates its data array,LLC,6155,cycle
44,597b11cec800,wrCache,LLC: New data written to cache,LLC,6155,cycle
44,597b11cec800,respond,LLC sends response message to the requesting L1,LLC,6156,cycle
44,597b11cec800,add2q_u,L1 receives message from the bus,0,6160,cycle
44,597b11cec800,respond,L1 responds to core,0,6160,cycle
44,597b11cec800,updaDat,L1 attempts to update its data array,0,6160,cycle
44,597b11cec800,wrCache,L1: New data written to cache,0,6160,cycle
45,597b11cec820,add2q_l,L1: The message is added to the processing queue from the core,0,6162,cycle
45,597b11cec820,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6162,cycle
45,597b11cec820,hitActn,L1: request is a hit,0,6162,cycle
46,597b11cec840,add2q_l,L1: The message is added to the processing queue from the core,0,6164,cycle
46,597b11cec840,Miss?  ,L1: Was the request a miss?,0,1,boolean
46,597b11cec840,MSIredy,L1: Protocol determines message is now ready to be processed,0,6164,cycle
46,597b11cec840,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6164,cycle
46,597b11cec840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6164,cycle
46,597b11cec840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6165,cycle
46,597b11cec840,add2q_u,L1 receives message from the bus,0,6166,cycle
46,597b11cec840,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6166,cycle
46,597b11cec840,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
46,597b11cec840,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6166,cycle
46,597b11cec840,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6166,cycle
46,597b11cec840,add_req,LLC miss -> LLC sends request to DRAM,LLC,6166,cycle
46,597b11cec840,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6423,cycle
46,597b11cec840,respond,LLC sends response message to the requesting L1,LLC,6423,cycle
46,597b11cec840,updaDat,LLC updates its data array,LLC,6423,cycle
46,597b11cec840,wrCache,LLC: New data written to cache,LLC,6423,cycle
46,597b11cec840,respond,LLC sends response message to the requesting L1,LLC,6424,cycle
46,597b11cec840,add2q_u,L1 receives message from the bus,0,6428,cycle
46,597b11cec840,respond,L1 responds to core,0,6428,cycle
46,597b11cec840,updaDat,L1 attempts to update its data array,0,6428,cycle
46,597b11cec840,wrCache,L1: New data written to cache,0,6428,cycle
47,597b11cec860,add2q_l,L1: The message is added to the processing queue from the core,0,6430,cycle
47,597b11cec860,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6430,cycle
47,597b11cec860,hitActn,L1: request is a hit,0,6430,cycle
48,597b11cec880,add2q_l,L1: The message is added to the processing queue from the core,0,6432,cycle
48,597b11cec880,Miss?  ,L1: Was the request a miss?,0,1,boolean
48,597b11cec880,MSIredy,L1: Protocol determines message is now ready to be processed,0,6432,cycle
48,597b11cec880,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6432,cycle
48,597b11cec880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6432,cycle
48,597b11cec880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6433,cycle
48,597b11cec880,add2q_u,L1 receives message from the bus,0,6434,cycle
48,597b11cec880,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6434,cycle
48,597b11cec880,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
48,597b11cec880,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6434,cycle
48,597b11cec880,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6434,cycle
48,597b11cec880,add_req,LLC miss -> LLC sends request to DRAM,LLC,6434,cycle
48,597b11cec880,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6691,cycle
48,597b11cec880,respond,LLC sends response message to the requesting L1,LLC,6691,cycle
48,597b11cec880,updaDat,LLC updates its data array,LLC,6691,cycle
48,597b11cec880,wrCache,LLC: New data written to cache,LLC,6691,cycle
48,597b11cec880,respond,LLC sends response message to the requesting L1,LLC,6692,cycle
48,597b11cec880,add2q_u,L1 receives message from the bus,0,6696,cycle
48,597b11cec880,respond,L1 responds to core,0,6696,cycle
48,597b11cec880,updaDat,L1 attempts to update its data array,0,6696,cycle
48,597b11cec880,wrCache,L1: New data written to cache,0,6696,cycle
49,597b11cec8a0,add2q_l,L1: The message is added to the processing queue from the core,0,6698,cycle
49,597b11cec8a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6698,cycle
49,597b11cec8a0,hitActn,L1: request is a hit,0,6698,cycle
50,597b11cec8c0,add2q_l,L1: The message is added to the processing queue from the core,0,6700,cycle
50,597b11cec8c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
50,597b11cec8c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,6700,cycle
50,597b11cec8c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6700,cycle
50,597b11cec8c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6700,cycle
50,597b11cec8c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6701,cycle
50,597b11cec8c0,add2q_u,L1 receives message from the bus,0,6702,cycle
50,597b11cec8c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6702,cycle
50,597b11cec8c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
50,597b11cec8c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6702,cycle
50,597b11cec8c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6702,cycle
50,597b11cec8c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,6702,cycle
50,597b11cec8c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6959,cycle
50,597b11cec8c0,respond,LLC sends response message to the requesting L1,LLC,6959,cycle
50,597b11cec8c0,updaDat,LLC updates its data array,LLC,6959,cycle
50,597b11cec8c0,wrCache,LLC: New data written to cache,LLC,6959,cycle
50,597b11cec8c0,respond,LLC sends response message to the requesting L1,LLC,6960,cycle
50,597b11cec8c0,add2q_u,L1 receives message from the bus,0,6964,cycle
50,597b11cec8c0,respond,L1 responds to core,0,6964,cycle
50,597b11cec8c0,updaDat,L1 attempts to update its data array,0,6964,cycle
50,597b11cec8c0,wrCache,L1: New data written to cache,0,6964,cycle
51,597b11cec8e0,add2q_l,L1: The message is added to the processing queue from the core,0,6966,cycle
51,597b11cec8e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6966,cycle
51,597b11cec8e0,hitActn,L1: request is a hit,0,6966,cycle
52,597b11cec900,add2q_l,L1: The message is added to the processing queue from the core,0,6968,cycle
52,597b11cec900,Miss?  ,L1: Was the request a miss?,0,1,boolean
52,597b11cec900,MSIredy,L1: Protocol determines message is now ready to be processed,0,6968,cycle
52,597b11cec900,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6968,cycle
52,597b11cec900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6968,cycle
52,597b11cec900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6969,cycle
52,597b11cec900,add2q_u,L1 receives message from the bus,0,6970,cycle
52,597b11cec900,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6970,cycle
52,597b11cec900,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
52,597b11cec900,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6970,cycle
52,597b11cec900,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6970,cycle
52,597b11cec900,add_req,LLC miss -> LLC sends request to DRAM,LLC,6970,cycle
52,597b11cec900,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7227,cycle
52,597b11cec900,respond,LLC sends response message to the requesting L1,LLC,7227,cycle
52,597b11cec900,updaDat,LLC updates its data array,LLC,7227,cycle
52,597b11cec900,wrCache,LLC: New data written to cache,LLC,7227,cycle
52,597b11cec900,respond,LLC sends response message to the requesting L1,LLC,7228,cycle
52,597b11cec900,add2q_u,L1 receives message from the bus,0,7232,cycle
52,597b11cec900,respond,L1 responds to core,0,7232,cycle
52,597b11cec900,updaDat,L1 attempts to update its data array,0,7232,cycle
52,597b11cec900,wrCache,L1: New data written to cache,0,7232,cycle
53,597b11cec920,add2q_l,L1: The message is added to the processing queue from the core,0,7234,cycle
53,597b11cec920,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7234,cycle
53,597b11cec920,hitActn,L1: request is a hit,0,7234,cycle
54,597b11cec940,add2q_l,L1: The message is added to the processing queue from the core,0,7236,cycle
54,597b11cec940,Miss?  ,L1: Was the request a miss?,0,1,boolean
54,597b11cec940,MSIredy,L1: Protocol determines message is now ready to be processed,0,7236,cycle
54,597b11cec940,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7236,cycle
54,597b11cec940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7236,cycle
54,597b11cec940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7237,cycle
54,597b11cec940,add2q_u,L1 receives message from the bus,0,7238,cycle
54,597b11cec940,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7238,cycle
54,597b11cec940,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
54,597b11cec940,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7238,cycle
54,597b11cec940,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7238,cycle
54,597b11cec940,add_req,LLC miss -> LLC sends request to DRAM,LLC,7238,cycle
54,597b11cec940,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7495,cycle
54,597b11cec940,respond,LLC sends response message to the requesting L1,LLC,7495,cycle
54,597b11cec940,updaDat,LLC updates its data array,LLC,7495,cycle
54,597b11cec940,wrCache,LLC: New data written to cache,LLC,7495,cycle
54,597b11cec940,respond,LLC sends response message to the requesting L1,LLC,7496,cycle
54,597b11cec940,add2q_u,L1 receives message from the bus,0,7500,cycle
54,597b11cec940,respond,L1 responds to core,0,7500,cycle
54,597b11cec940,updaDat,L1 attempts to update its data array,0,7500,cycle
54,597b11cec940,wrCache,L1: New data written to cache,0,7500,cycle
55,597b11cec960,add2q_l,L1: The message is added to the processing queue from the core,0,7502,cycle
55,597b11cec960,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7502,cycle
55,597b11cec960,hitActn,L1: request is a hit,0,7502,cycle
56,597b11cec980,add2q_l,L1: The message is added to the processing queue from the core,0,7504,cycle
56,597b11cec980,Miss?  ,L1: Was the request a miss?,0,1,boolean
56,597b11cec980,MSIredy,L1: Protocol determines message is now ready to be processed,0,7504,cycle
56,597b11cec980,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7504,cycle
56,597b11cec980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7504,cycle
56,597b11cec980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7505,cycle
56,597b11cec980,add2q_u,L1 receives message from the bus,0,7506,cycle
56,597b11cec980,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7506,cycle
56,597b11cec980,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
56,597b11cec980,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7506,cycle
56,597b11cec980,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7506,cycle
56,597b11cec980,add_req,LLC miss -> LLC sends request to DRAM,LLC,7506,cycle
56,597b11cec980,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7763,cycle
56,597b11cec980,respond,LLC sends response message to the requesting L1,LLC,7763,cycle
56,597b11cec980,updaDat,LLC updates its data array,LLC,7763,cycle
56,597b11cec980,wrCache,LLC: New data written to cache,LLC,7763,cycle
56,597b11cec980,respond,LLC sends response message to the requesting L1,LLC,7764,cycle
56,597b11cec980,add2q_u,L1 receives message from the bus,0,7768,cycle
56,597b11cec980,respond,L1 responds to core,0,7768,cycle
56,597b11cec980,updaDat,L1 attempts to update its data array,0,7768,cycle
56,597b11cec980,wrCache,L1: New data written to cache,0,7768,cycle
57,597b11cec9a0,add2q_l,L1: The message is added to the processing queue from the core,0,7770,cycle
57,597b11cec9a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7770,cycle
57,597b11cec9a0,hitActn,L1: request is a hit,0,7770,cycle
58,597b11cec9c0,add2q_l,L1: The message is added to the processing queue from the core,0,7772,cycle
58,597b11cec9c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
58,597b11cec9c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,7772,cycle
58,597b11cec9c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7772,cycle
58,597b11cec9c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7772,cycle
58,597b11cec9c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7773,cycle
58,597b11cec9c0,add2q_u,L1 receives message from the bus,0,7774,cycle
58,597b11cec9c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7774,cycle
58,597b11cec9c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
58,597b11cec9c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7774,cycle
58,597b11cec9c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7774,cycle
58,597b11cec9c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,7774,cycle
58,597b11cec9c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8031,cycle
58,597b11cec9c0,respond,LLC sends response message to the requesting L1,LLC,8031,cycle
58,597b11cec9c0,updaDat,LLC updates its data array,LLC,8031,cycle
58,597b11cec9c0,wrCache,LLC: New data written to cache,LLC,8031,cycle
58,597b11cec9c0,respond,LLC sends response message to the requesting L1,LLC,8032,cycle
58,597b11cec9c0,add2q_u,L1 receives message from the bus,0,8036,cycle
58,597b11cec9c0,respond,L1 responds to core,0,8036,cycle
58,597b11cec9c0,updaDat,L1 attempts to update its data array,0,8036,cycle
58,597b11cec9c0,wrCache,L1: New data written to cache,0,8036,cycle
59,597b11cec9e0,add2q_l,L1: The message is added to the processing queue from the core,0,8038,cycle
59,597b11cec9e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8038,cycle
59,597b11cec9e0,hitActn,L1: request is a hit,0,8038,cycle
60,597b11ceca00,add2q_l,L1: The message is added to the processing queue from the core,0,8040,cycle
60,597b11ceca00,Miss?  ,L1: Was the request a miss?,0,1,boolean
60,597b11ceca00,MSIredy,L1: Protocol determines message is now ready to be processed,0,8040,cycle
60,597b11ceca00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8040,cycle
60,597b11ceca00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8040,cycle
60,597b11ceca00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8041,cycle
60,597b11ceca00,add2q_u,L1 receives message from the bus,0,8042,cycle
60,597b11ceca00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8042,cycle
60,597b11ceca00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
60,597b11ceca00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8042,cycle
60,597b11ceca00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8042,cycle
60,597b11ceca00,add_req,LLC miss -> LLC sends request to DRAM,LLC,8042,cycle
60,597b11ceca00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8299,cycle
60,597b11ceca00,respond,LLC sends response message to the requesting L1,LLC,8299,cycle
60,597b11ceca00,updaDat,LLC updates its data array,LLC,8299,cycle
60,597b11ceca00,wrCache,LLC: New data written to cache,LLC,8299,cycle
60,597b11ceca00,respond,LLC sends response message to the requesting L1,LLC,8300,cycle
60,597b11ceca00,add2q_u,L1 receives message from the bus,0,8304,cycle
60,597b11ceca00,respond,L1 responds to core,0,8304,cycle
60,597b11ceca00,updaDat,L1 attempts to update its data array,0,8304,cycle
60,597b11ceca00,wrCache,L1: New data written to cache,0,8304,cycle
61,597b11ceca20,add2q_l,L1: The message is added to the processing queue from the core,0,8306,cycle
61,597b11ceca20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8306,cycle
61,597b11ceca20,hitActn,L1: request is a hit,0,8306,cycle
62,597b11ceca40,add2q_l,L1: The message is added to the processing queue from the core,0,8308,cycle
62,597b11ceca40,Miss?  ,L1: Was the request a miss?,0,1,boolean
62,597b11ceca40,MSIredy,L1: Protocol determines message is now ready to be processed,0,8308,cycle
62,597b11ceca40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8308,cycle
62,597b11ceca40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8308,cycle
62,597b11ceca40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8309,cycle
62,597b11ceca40,add2q_u,L1 receives message from the bus,0,8310,cycle
62,597b11ceca40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8310,cycle
62,597b11ceca40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
62,597b11ceca40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8310,cycle
62,597b11ceca40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8310,cycle
62,597b11ceca40,add_req,LLC miss -> LLC sends request to DRAM,LLC,8310,cycle
62,597b11ceca40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8567,cycle
62,597b11ceca40,respond,LLC sends response message to the requesting L1,LLC,8567,cycle
62,597b11ceca40,updaDat,LLC updates its data array,LLC,8567,cycle
62,597b11ceca40,wrCache,LLC: New data written to cache,LLC,8567,cycle
62,597b11ceca40,respond,LLC sends response message to the requesting L1,LLC,8568,cycle
62,597b11ceca40,add2q_u,L1 receives message from the bus,0,8572,cycle
62,597b11ceca40,respond,L1 responds to core,0,8572,cycle
62,597b11ceca40,updaDat,L1 attempts to update its data array,0,8572,cycle
62,597b11ceca40,wrCache,L1: New data written to cache,0,8572,cycle
63,597b11ceca60,add2q_l,L1: The message is added to the processing queue from the core,0,8574,cycle
63,597b11ceca60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8574,cycle
63,597b11ceca60,hitActn,L1: request is a hit,0,8574,cycle
64,597b11ceca80,add2q_l,L1: The message is added to the processing queue from the core,0,8576,cycle
64,597b11ceca80,Miss?  ,L1: Was the request a miss?,0,1,boolean
64,597b11ceca80,MSIredy,L1: Protocol determines message is now ready to be processed,0,8576,cycle
64,597b11ceca80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8576,cycle
64,597b11ceca80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8576,cycle
64,597b11ceca80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8577,cycle
64,597b11ceca80,add2q_u,L1 receives message from the bus,0,8578,cycle
64,597b11ceca80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8578,cycle
64,597b11ceca80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
64,597b11ceca80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8578,cycle
64,597b11ceca80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8578,cycle
64,597b11ceca80,add_req,LLC miss -> LLC sends request to DRAM,LLC,8578,cycle
64,597b11ceca80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8835,cycle
64,597b11ceca80,respond,LLC sends response message to the requesting L1,LLC,8835,cycle
64,597b11ceca80,updaDat,LLC updates its data array,LLC,8835,cycle
64,597b11ceca80,wrCache,LLC: New data written to cache,LLC,8835,cycle
64,597b11ceca80,respond,LLC sends response message to the requesting L1,LLC,8836,cycle
64,597b11ceca80,add2q_u,L1 receives message from the bus,0,8840,cycle
64,597b11ceca80,respond,L1 responds to core,0,8840,cycle
64,597b11ceca80,updaDat,L1 attempts to update its data array,0,8840,cycle
64,597b11ceca80,wrCache,L1: New data written to cache,0,8840,cycle
65,597b11cecaa0,add2q_l,L1: The message is added to the processing queue from the core,0,8842,cycle
65,597b11cecaa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8842,cycle
65,597b11cecaa0,hitActn,L1: request is a hit,0,8842,cycle
66,597b11cecac0,add2q_l,L1: The message is added to the processing queue from the core,0,8844,cycle
66,597b11cecac0,Miss?  ,L1: Was the request a miss?,0,1,boolean
66,597b11cecac0,MSIredy,L1: Protocol determines message is now ready to be processed,0,8844,cycle
66,597b11cecac0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8844,cycle
66,597b11cecac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8844,cycle
66,597b11cecac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8845,cycle
66,597b11cecac0,add2q_u,L1 receives message from the bus,0,8846,cycle
66,597b11cecac0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8846,cycle
66,597b11cecac0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
66,597b11cecac0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8846,cycle
66,597b11cecac0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8846,cycle
66,597b11cecac0,add_req,LLC miss -> LLC sends request to DRAM,LLC,8846,cycle
66,597b11cecac0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9103,cycle
66,597b11cecac0,respond,LLC sends response message to the requesting L1,LLC,9103,cycle
66,597b11cecac0,updaDat,LLC updates its data array,LLC,9103,cycle
66,597b11cecac0,wrCache,LLC: New data written to cache,LLC,9103,cycle
66,597b11cecac0,respond,LLC sends response message to the requesting L1,LLC,9104,cycle
66,597b11cecac0,add2q_u,L1 receives message from the bus,0,9108,cycle
66,597b11cecac0,respond,L1 responds to core,0,9108,cycle
66,597b11cecac0,updaDat,L1 attempts to update its data array,0,9108,cycle
66,597b11cecac0,wrCache,L1: New data written to cache,0,9108,cycle
67,597b11cecae0,add2q_l,L1: The message is added to the processing queue from the core,0,9110,cycle
67,597b11cecae0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9110,cycle
67,597b11cecae0,hitActn,L1: request is a hit,0,9110,cycle
68,597b11cecb00,add2q_l,L1: The message is added to the processing queue from the core,0,9112,cycle
68,597b11cecb00,Miss?  ,L1: Was the request a miss?,0,1,boolean
68,597b11cecb00,MSIredy,L1: Protocol determines message is now ready to be processed,0,9112,cycle
68,597b11cecb00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9112,cycle
68,597b11cecb00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9112,cycle
68,597b11cecb00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9113,cycle
68,597b11cecb00,add2q_u,L1 receives message from the bus,0,9114,cycle
68,597b11cecb00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9114,cycle
68,597b11cecb00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
68,597b11cecb00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9114,cycle
68,597b11cecb00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9114,cycle
68,597b11cecb00,add_req,LLC miss -> LLC sends request to DRAM,LLC,9114,cycle
68,597b11cecb00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9371,cycle
68,597b11cecb00,respond,LLC sends response message to the requesting L1,LLC,9371,cycle
68,597b11cecb00,updaDat,LLC updates its data array,LLC,9371,cycle
68,597b11cecb00,wrCache,LLC: New data written to cache,LLC,9371,cycle
68,597b11cecb00,respond,LLC sends response message to the requesting L1,LLC,9372,cycle
68,597b11cecb00,add2q_u,L1 receives message from the bus,0,9376,cycle
68,597b11cecb00,respond,L1 responds to core,0,9376,cycle
68,597b11cecb00,updaDat,L1 attempts to update its data array,0,9376,cycle
68,597b11cecb00,wrCache,L1: New data written to cache,0,9376,cycle
69,597b11cecb20,add2q_l,L1: The message is added to the processing queue from the core,0,9378,cycle
69,597b11cecb20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9378,cycle
69,597b11cecb20,hitActn,L1: request is a hit,0,9378,cycle
70,597b11cecb40,add2q_l,L1: The message is added to the processing queue from the core,0,9380,cycle
70,597b11cecb40,Miss?  ,L1: Was the request a miss?,0,1,boolean
70,597b11cecb40,MSIredy,L1: Protocol determines message is now ready to be processed,0,9380,cycle
70,597b11cecb40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9380,cycle
70,597b11cecb40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9380,cycle
70,597b11cecb40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9381,cycle
70,597b11cecb40,add2q_u,L1 receives message from the bus,0,9382,cycle
70,597b11cecb40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9382,cycle
70,597b11cecb40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
70,597b11cecb40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9382,cycle
70,597b11cecb40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9382,cycle
70,597b11cecb40,add_req,LLC miss -> LLC sends request to DRAM,LLC,9382,cycle
70,597b11cecb40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9639,cycle
70,597b11cecb40,respond,LLC sends response message to the requesting L1,LLC,9639,cycle
70,597b11cecb40,updaDat,LLC updates its data array,LLC,9639,cycle
70,597b11cecb40,wrCache,LLC: New data written to cache,LLC,9639,cycle
70,597b11cecb40,respond,LLC sends response message to the requesting L1,LLC,9640,cycle
70,597b11cecb40,add2q_u,L1 receives message from the bus,0,9644,cycle
70,597b11cecb40,respond,L1 responds to core,0,9644,cycle
70,597b11cecb40,updaDat,L1 attempts to update its data array,0,9644,cycle
70,597b11cecb40,wrCache,L1: New data written to cache,0,9644,cycle
71,597b11cecb60,add2q_l,L1: The message is added to the processing queue from the core,0,9646,cycle
71,597b11cecb60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9646,cycle
71,597b11cecb60,hitActn,L1: request is a hit,0,9646,cycle
72,597b11cecb80,add2q_l,L1: The message is added to the processing queue from the core,0,9648,cycle
72,597b11cecb80,Miss?  ,L1: Was the request a miss?,0,1,boolean
72,597b11cecb80,MSIredy,L1: Protocol determines message is now ready to be processed,0,9648,cycle
72,597b11cecb80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9648,cycle
72,597b11cecb80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9648,cycle
72,597b11cecb80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9649,cycle
72,597b11cecb80,add2q_u,L1 receives message from the bus,0,9650,cycle
72,597b11cecb80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9650,cycle
72,597b11cecb80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
72,597b11cecb80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9650,cycle
72,597b11cecb80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9650,cycle
72,597b11cecb80,add_req,LLC miss -> LLC sends request to DRAM,LLC,9650,cycle
72,597b11cecb80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9907,cycle
72,597b11cecb80,respond,LLC sends response message to the requesting L1,LLC,9907,cycle
72,597b11cecb80,updaDat,LLC updates its data array,LLC,9907,cycle
72,597b11cecb80,wrCache,LLC: New data written to cache,LLC,9907,cycle
72,597b11cecb80,respond,LLC sends response message to the requesting L1,LLC,9908,cycle
72,597b11cecb80,add2q_u,L1 receives message from the bus,0,9912,cycle
72,597b11cecb80,respond,L1 responds to core,0,9912,cycle
72,597b11cecb80,updaDat,L1 attempts to update its data array,0,9912,cycle
72,597b11cecb80,wrCache,L1: New data written to cache,0,9912,cycle
73,597b11cecba0,add2q_l,L1: The message is added to the processing queue from the core,0,9914,cycle
73,597b11cecba0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9914,cycle
73,597b11cecba0,hitActn,L1: request is a hit,0,9914,cycle
74,597b11cecbc0,add2q_l,L1: The message is added to the processing queue from the core,0,9916,cycle
74,597b11cecbc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
74,597b11cecbc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9916,cycle
74,597b11cecbc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9916,cycle
74,597b11cecbc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9916,cycle
74,597b11cecbc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9917,cycle
74,597b11cecbc0,add2q_u,L1 receives message from the bus,0,9918,cycle
74,597b11cecbc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9918,cycle
74,597b11cecbc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
74,597b11cecbc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9918,cycle
74,597b11cecbc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9918,cycle
74,597b11cecbc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9918,cycle
74,597b11cecbc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10175,cycle
74,597b11cecbc0,respond,LLC sends response message to the requesting L1,LLC,10175,cycle
74,597b11cecbc0,updaDat,LLC updates its data array,LLC,10175,cycle
74,597b11cecbc0,wrCache,LLC: New data written to cache,LLC,10175,cycle
74,597b11cecbc0,respond,LLC sends response message to the requesting L1,LLC,10176,cycle
74,597b11cecbc0,add2q_u,L1 receives message from the bus,0,10180,cycle
74,597b11cecbc0,respond,L1 responds to core,0,10180,cycle
74,597b11cecbc0,updaDat,L1 attempts to update its data array,0,10180,cycle
74,597b11cecbc0,wrCache,L1: New data written to cache,0,10180,cycle
75,597b11cecbe0,add2q_l,L1: The message is added to the processing queue from the core,0,10182,cycle
75,597b11cecbe0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10182,cycle
75,597b11cecbe0,hitActn,L1: request is a hit,0,10182,cycle
76,597b11cecc00,add2q_l,L1: The message is added to the processing queue from the core,0,10184,cycle
76,597b11cecc00,Miss?  ,L1: Was the request a miss?,0,1,boolean
76,597b11cecc00,MSIredy,L1: Protocol determines message is now ready to be processed,0,10184,cycle
76,597b11cecc00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10184,cycle
76,597b11cecc00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10184,cycle
76,597b11cecc00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10185,cycle
76,597b11cecc00,add2q_u,L1 receives message from the bus,0,10186,cycle
76,597b11cecc00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10186,cycle
76,597b11cecc00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
76,597b11cecc00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10186,cycle
76,597b11cecc00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10186,cycle
76,597b11cecc00,add_req,LLC miss -> LLC sends request to DRAM,LLC,10186,cycle
76,597b11cecc00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10443,cycle
76,597b11cecc00,respond,LLC sends response message to the requesting L1,LLC,10443,cycle
76,597b11cecc00,updaDat,LLC updates its data array,LLC,10443,cycle
76,597b11cecc00,wrCache,LLC: New data written to cache,LLC,10443,cycle
76,597b11cecc00,respond,LLC sends response message to the requesting L1,LLC,10444,cycle
76,597b11cecc00,add2q_u,L1 receives message from the bus,0,10448,cycle
76,597b11cecc00,respond,L1 responds to core,0,10448,cycle
76,597b11cecc00,updaDat,L1 attempts to update its data array,0,10448,cycle
76,597b11cecc00,wrCache,L1: New data written to cache,0,10448,cycle
77,597b11cecc20,add2q_l,L1: The message is added to the processing queue from the core,0,10450,cycle
77,597b11cecc20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10450,cycle
77,597b11cecc20,hitActn,L1: request is a hit,0,10450,cycle
78,597b11cecc40,add2q_l,L1: The message is added to the processing queue from the core,0,10452,cycle
78,597b11cecc40,Miss?  ,L1: Was the request a miss?,0,1,boolean
78,597b11cecc40,MSIredy,L1: Protocol determines message is now ready to be processed,0,10452,cycle
78,597b11cecc40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10452,cycle
78,597b11cecc40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10452,cycle
78,597b11cecc40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10453,cycle
78,597b11cecc40,add2q_u,L1 receives message from the bus,0,10454,cycle
78,597b11cecc40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10454,cycle
78,597b11cecc40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
78,597b11cecc40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10454,cycle
78,597b11cecc40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10454,cycle
78,597b11cecc40,add_req,LLC miss -> LLC sends request to DRAM,LLC,10454,cycle
78,597b11cecc40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10711,cycle
78,597b11cecc40,respond,LLC sends response message to the requesting L1,LLC,10711,cycle
78,597b11cecc40,updaDat,LLC updates its data array,LLC,10711,cycle
78,597b11cecc40,wrCache,LLC: New data written to cache,LLC,10711,cycle
78,597b11cecc40,respond,LLC sends response message to the requesting L1,LLC,10712,cycle
78,597b11cecc40,add2q_u,L1 receives message from the bus,0,10716,cycle
78,597b11cecc40,respond,L1 responds to core,0,10716,cycle
78,597b11cecc40,updaDat,L1 attempts to update its data array,0,10716,cycle
78,597b11cecc40,wrCache,L1: New data written to cache,0,10716,cycle
79,597b11cecc60,add2q_l,L1: The message is added to the processing queue from the core,0,10718,cycle
79,597b11cecc60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10718,cycle
79,597b11cecc60,hitActn,L1: request is a hit,0,10718,cycle
80,597b11cecc80,add2q_l,L1: The message is added to the processing queue from the core,0,10720,cycle
80,597b11cecc80,Miss?  ,L1: Was the request a miss?,0,1,boolean
80,597b11cecc80,MSIredy,L1: Protocol determines message is now ready to be processed,0,10720,cycle
80,597b11cecc80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10720,cycle
80,597b11cecc80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10720,cycle
80,597b11cecc80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10721,cycle
80,597b11cecc80,add2q_u,L1 receives message from the bus,0,10722,cycle
80,597b11cecc80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10722,cycle
80,597b11cecc80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
80,597b11cecc80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10722,cycle
80,597b11cecc80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10722,cycle
80,597b11cecc80,add_req,LLC miss -> LLC sends request to DRAM,LLC,10722,cycle
80,597b11cecc80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10979,cycle
80,597b11cecc80,respond,LLC sends response message to the requesting L1,LLC,10979,cycle
80,597b11cecc80,updaDat,LLC updates its data array,LLC,10979,cycle
80,597b11cecc80,wrCache,LLC: New data written to cache,LLC,10979,cycle
80,597b11cecc80,respond,LLC sends response message to the requesting L1,LLC,10980,cycle
80,597b11cecc80,add2q_u,L1 receives message from the bus,0,10984,cycle
80,597b11cecc80,respond,L1 responds to core,0,10984,cycle
80,597b11cecc80,updaDat,L1 attempts to update its data array,0,10984,cycle
80,597b11cecc80,wrCache,L1: New data written to cache,0,10984,cycle
81,597b11cecca0,add2q_l,L1: The message is added to the processing queue from the core,0,10986,cycle
81,597b11cecca0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10986,cycle
81,597b11cecca0,hitActn,L1: request is a hit,0,10986,cycle
82,597b11ceccc0,add2q_l,L1: The message is added to the processing queue from the core,0,10988,cycle
82,597b11ceccc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
82,597b11ceccc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,10988,cycle
82,597b11ceccc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10988,cycle
82,597b11ceccc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10988,cycle
82,597b11ceccc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10989,cycle
82,597b11ceccc0,add2q_u,L1 receives message from the bus,0,10990,cycle
82,597b11ceccc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10990,cycle
82,597b11ceccc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
82,597b11ceccc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10990,cycle
82,597b11ceccc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10990,cycle
82,597b11ceccc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,10990,cycle
82,597b11ceccc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11247,cycle
82,597b11ceccc0,respond,LLC sends response message to the requesting L1,LLC,11247,cycle
82,597b11ceccc0,updaDat,LLC updates its data array,LLC,11247,cycle
82,597b11ceccc0,wrCache,LLC: New data written to cache,LLC,11247,cycle
82,597b11ceccc0,respond,LLC sends response message to the requesting L1,LLC,11248,cycle
82,597b11ceccc0,add2q_u,L1 receives message from the bus,0,11252,cycle
82,597b11ceccc0,respond,L1 responds to core,0,11252,cycle
82,597b11ceccc0,updaDat,L1 attempts to update its data array,0,11252,cycle
82,597b11ceccc0,wrCache,L1: New data written to cache,0,11252,cycle
83,597b11cecce0,add2q_l,L1: The message is added to the processing queue from the core,0,11254,cycle
83,597b11cecce0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11254,cycle
83,597b11cecce0,hitActn,L1: request is a hit,0,11254,cycle
84,597b11cecd00,add2q_l,L1: The message is added to the processing queue from the core,0,11256,cycle
84,597b11cecd00,Miss?  ,L1: Was the request a miss?,0,1,boolean
84,597b11cecd00,MSIredy,L1: Protocol determines message is now ready to be processed,0,11256,cycle
84,597b11cecd00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11256,cycle
84,597b11cecd00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11256,cycle
84,597b11cecd00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11257,cycle
84,597b11cecd00,add2q_u,L1 receives message from the bus,0,11258,cycle
84,597b11cecd00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11258,cycle
84,597b11cecd00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
84,597b11cecd00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11258,cycle
84,597b11cecd00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11258,cycle
84,597b11cecd00,add_req,LLC miss -> LLC sends request to DRAM,LLC,11258,cycle
84,597b11cecd00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11515,cycle
84,597b11cecd00,respond,LLC sends response message to the requesting L1,LLC,11515,cycle
84,597b11cecd00,updaDat,LLC updates its data array,LLC,11515,cycle
84,597b11cecd00,wrCache,LLC: New data written to cache,LLC,11515,cycle
84,597b11cecd00,respond,LLC sends response message to the requesting L1,LLC,11516,cycle
84,597b11cecd00,add2q_u,L1 receives message from the bus,0,11520,cycle
84,597b11cecd00,respond,L1 responds to core,0,11520,cycle
84,597b11cecd00,updaDat,L1 attempts to update its data array,0,11520,cycle
84,597b11cecd00,wrCache,L1: New data written to cache,0,11520,cycle
85,597b11cecd20,add2q_l,L1: The message is added to the processing queue from the core,0,11522,cycle
85,597b11cecd20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11522,cycle
85,597b11cecd20,hitActn,L1: request is a hit,0,11522,cycle
86,597b11cecd40,add2q_l,L1: The message is added to the processing queue from the core,0,11524,cycle
86,597b11cecd40,Miss?  ,L1: Was the request a miss?,0,1,boolean
86,597b11cecd40,MSIredy,L1: Protocol determines message is now ready to be processed,0,11524,cycle
86,597b11cecd40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11524,cycle
86,597b11cecd40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11524,cycle
86,597b11cecd40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11525,cycle
86,597b11cecd40,add2q_u,L1 receives message from the bus,0,11526,cycle
86,597b11cecd40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11526,cycle
86,597b11cecd40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
86,597b11cecd40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11526,cycle
86,597b11cecd40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11526,cycle
86,597b11cecd40,add_req,LLC miss -> LLC sends request to DRAM,LLC,11526,cycle
86,597b11cecd40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11783,cycle
86,597b11cecd40,respond,LLC sends response message to the requesting L1,LLC,11783,cycle
86,597b11cecd40,updaDat,LLC updates its data array,LLC,11783,cycle
86,597b11cecd40,wrCache,LLC: New data written to cache,LLC,11783,cycle
86,597b11cecd40,respond,LLC sends response message to the requesting L1,LLC,11784,cycle
86,597b11cecd40,add2q_u,L1 receives message from the bus,0,11788,cycle
86,597b11cecd40,respond,L1 responds to core,0,11788,cycle
86,597b11cecd40,updaDat,L1 attempts to update its data array,0,11788,cycle
86,597b11cecd40,wrCache,L1: New data written to cache,0,11788,cycle
87,597b11cecd60,add2q_l,L1: The message is added to the processing queue from the core,0,11790,cycle
87,597b11cecd60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11790,cycle
87,597b11cecd60,hitActn,L1: request is a hit,0,11790,cycle
88,597b11cecd80,add2q_l,L1: The message is added to the processing queue from the core,0,11792,cycle
88,597b11cecd80,Miss?  ,L1: Was the request a miss?,0,1,boolean
88,597b11cecd80,MSIredy,L1: Protocol determines message is now ready to be processed,0,11792,cycle
88,597b11cecd80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11792,cycle
88,597b11cecd80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11792,cycle
88,597b11cecd80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11793,cycle
88,597b11cecd80,add2q_u,L1 receives message from the bus,0,11794,cycle
88,597b11cecd80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11794,cycle
88,597b11cecd80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
88,597b11cecd80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11794,cycle
88,597b11cecd80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11794,cycle
88,597b11cecd80,add_req,LLC miss -> LLC sends request to DRAM,LLC,11794,cycle
88,597b11cecd80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12051,cycle
88,597b11cecd80,respond,LLC sends response message to the requesting L1,LLC,12051,cycle
88,597b11cecd80,updaDat,LLC updates its data array,LLC,12051,cycle
88,597b11cecd80,wrCache,LLC: New data written to cache,LLC,12051,cycle
88,597b11cecd80,respond,LLC sends response message to the requesting L1,LLC,12052,cycle
88,597b11cecd80,add2q_u,L1 receives message from the bus,0,12056,cycle
88,597b11cecd80,respond,L1 responds to core,0,12056,cycle
88,597b11cecd80,updaDat,L1 attempts to update its data array,0,12056,cycle
88,597b11cecd80,wrCache,L1: New data written to cache,0,12056,cycle
89,597b11cecda0,add2q_l,L1: The message is added to the processing queue from the core,0,12058,cycle
89,597b11cecda0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12058,cycle
89,597b11cecda0,hitActn,L1: request is a hit,0,12058,cycle
90,597b11cecdc0,add2q_l,L1: The message is added to the processing queue from the core,0,12060,cycle
90,597b11cecdc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
90,597b11cecdc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,12060,cycle
90,597b11cecdc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12060,cycle
90,597b11cecdc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12060,cycle
90,597b11cecdc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12061,cycle
90,597b11cecdc0,add2q_u,L1 receives message from the bus,0,12062,cycle
90,597b11cecdc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12062,cycle
90,597b11cecdc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
90,597b11cecdc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12062,cycle
90,597b11cecdc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12062,cycle
90,597b11cecdc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,12062,cycle
90,597b11cecdc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12319,cycle
90,597b11cecdc0,respond,LLC sends response message to the requesting L1,LLC,12319,cycle
90,597b11cecdc0,updaDat,LLC updates its data array,LLC,12319,cycle
90,597b11cecdc0,wrCache,LLC: New data written to cache,LLC,12319,cycle
90,597b11cecdc0,respond,LLC sends response message to the requesting L1,LLC,12320,cycle
90,597b11cecdc0,add2q_u,L1 receives message from the bus,0,12324,cycle
90,597b11cecdc0,respond,L1 responds to core,0,12324,cycle
90,597b11cecdc0,updaDat,L1 attempts to update its data array,0,12324,cycle
90,597b11cecdc0,wrCache,L1: New data written to cache,0,12324,cycle
91,597b11cecde0,add2q_l,L1: The message is added to the processing queue from the core,0,12326,cycle
91,597b11cecde0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12326,cycle
91,597b11cecde0,hitActn,L1: request is a hit,0,12326,cycle
92,597b11cece00,add2q_l,L1: The message is added to the processing queue from the core,0,12328,cycle
92,597b11cece00,Miss?  ,L1: Was the request a miss?,0,1,boolean
92,597b11cece00,MSIredy,L1: Protocol determines message is now ready to be processed,0,12328,cycle
92,597b11cece00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12328,cycle
92,597b11cece00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12328,cycle
92,597b11cece00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12329,cycle
92,597b11cece00,add2q_u,L1 receives message from the bus,0,12330,cycle
92,597b11cece00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12330,cycle
92,597b11cece00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
92,597b11cece00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12330,cycle
92,597b11cece00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12330,cycle
92,597b11cece00,add_req,LLC miss -> LLC sends request to DRAM,LLC,12330,cycle
92,597b11cece00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12587,cycle
92,597b11cece00,respond,LLC sends response message to the requesting L1,LLC,12587,cycle
92,597b11cece00,updaDat,LLC updates its data array,LLC,12587,cycle
92,597b11cece00,wrCache,LLC: New data written to cache,LLC,12587,cycle
92,597b11cece00,respond,LLC sends response message to the requesting L1,LLC,12588,cycle
92,597b11cece00,add2q_u,L1 receives message from the bus,0,12592,cycle
92,597b11cece00,respond,L1 responds to core,0,12592,cycle
92,597b11cece00,updaDat,L1 attempts to update its data array,0,12592,cycle
92,597b11cece00,wrCache,L1: New data written to cache,0,12592,cycle
93,597b11cece20,add2q_l,L1: The message is added to the processing queue from the core,0,12594,cycle
93,597b11cece20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12594,cycle
93,597b11cece20,hitActn,L1: request is a hit,0,12594,cycle
94,597b11cece40,add2q_l,L1: The message is added to the processing queue from the core,0,12596,cycle
94,597b11cece40,Miss?  ,L1: Was the request a miss?,0,1,boolean
94,597b11cece40,MSIredy,L1: Protocol determines message is now ready to be processed,0,12596,cycle
94,597b11cece40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12596,cycle
94,597b11cece40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12596,cycle
94,597b11cece40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12597,cycle
94,597b11cece40,add2q_u,L1 receives message from the bus,0,12598,cycle
94,597b11cece40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12598,cycle
94,597b11cece40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
94,597b11cece40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12598,cycle
94,597b11cece40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12598,cycle
94,597b11cece40,add_req,LLC miss -> LLC sends request to DRAM,LLC,12598,cycle
94,597b11cece40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12855,cycle
94,597b11cece40,respond,LLC sends response message to the requesting L1,LLC,12855,cycle
94,597b11cece40,updaDat,LLC updates its data array,LLC,12855,cycle
94,597b11cece40,wrCache,LLC: New data written to cache,LLC,12855,cycle
94,597b11cece40,respond,LLC sends response message to the requesting L1,LLC,12856,cycle
94,597b11cece40,add2q_u,L1 receives message from the bus,0,12860,cycle
94,597b11cece40,respond,L1 responds to core,0,12860,cycle
94,597b11cece40,updaDat,L1 attempts to update its data array,0,12860,cycle
94,597b11cece40,wrCache,L1: New data written to cache,0,12860,cycle
95,597b11cece60,add2q_l,L1: The message is added to the processing queue from the core,0,12862,cycle
95,597b11cece60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12862,cycle
95,597b11cece60,hitActn,L1: request is a hit,0,12862,cycle
96,597b11cece80,add2q_l,L1: The message is added to the processing queue from the core,0,12864,cycle
96,597b11cece80,Miss?  ,L1: Was the request a miss?,0,1,boolean
96,597b11cece80,MSIredy,L1: Protocol determines message is now ready to be processed,0,12864,cycle
96,597b11cece80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12864,cycle
96,597b11cece80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12864,cycle
96,597b11cece80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12865,cycle
96,597b11cece80,add2q_u,L1 receives message from the bus,0,12866,cycle
96,597b11cece80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12866,cycle
96,597b11cece80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
96,597b11cece80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12866,cycle
96,597b11cece80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12866,cycle
96,597b11cece80,add_req,LLC miss -> LLC sends request to DRAM,LLC,12866,cycle
96,597b11cece80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13123,cycle
96,597b11cece80,respond,LLC sends response message to the requesting L1,LLC,13123,cycle
96,597b11cece80,updaDat,LLC updates its data array,LLC,13123,cycle
96,597b11cece80,wrCache,LLC: New data written to cache,LLC,13123,cycle
96,597b11cece80,respond,LLC sends response message to the requesting L1,LLC,13124,cycle
96,597b11cece80,add2q_u,L1 receives message from the bus,0,13128,cycle
96,597b11cece80,respond,L1 responds to core,0,13128,cycle
96,597b11cece80,updaDat,L1 attempts to update its data array,0,13128,cycle
96,597b11cece80,wrCache,L1: New data written to cache,0,13128,cycle
97,597b11cecea0,add2q_l,L1: The message is added to the processing queue from the core,0,13130,cycle
97,597b11cecea0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13130,cycle
97,597b11cecea0,hitActn,L1: request is a hit,0,13130,cycle
98,597b11cecec0,add2q_l,L1: The message is added to the processing queue from the core,0,13132,cycle
98,597b11cecec0,Miss?  ,L1: Was the request a miss?,0,1,boolean
98,597b11cecec0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13132,cycle
98,597b11cecec0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13132,cycle
98,597b11cecec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13132,cycle
98,597b11cecec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13133,cycle
98,597b11cecec0,add2q_u,L1 receives message from the bus,0,13134,cycle
98,597b11cecec0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13134,cycle
98,597b11cecec0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
98,597b11cecec0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13134,cycle
98,597b11cecec0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13134,cycle
98,597b11cecec0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13134,cycle
98,597b11cecec0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13391,cycle
98,597b11cecec0,respond,LLC sends response message to the requesting L1,LLC,13391,cycle
98,597b11cecec0,updaDat,LLC updates its data array,LLC,13391,cycle
98,597b11cecec0,wrCache,LLC: New data written to cache,LLC,13391,cycle
98,597b11cecec0,respond,LLC sends response message to the requesting L1,LLC,13392,cycle
98,597b11cecec0,add2q_u,L1 receives message from the bus,0,13396,cycle
98,597b11cecec0,respond,L1 responds to core,0,13396,cycle
98,597b11cecec0,updaDat,L1 attempts to update its data array,0,13396,cycle
98,597b11cecec0,wrCache,L1: New data written to cache,0,13396,cycle
99,597b11cecee0,add2q_l,L1: The message is added to the processing queue from the core,0,13398,cycle
99,597b11cecee0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13398,cycle
99,597b11cecee0,hitActn,L1: request is a hit,0,13398,cycle
100,597b11cecf00,add2q_l,L1: The message is added to the processing queue from the core,0,13400,cycle
100,597b11cecf00,Miss?  ,L1: Was the request a miss?,0,1,boolean
100,597b11cecf00,MSIredy,L1: Protocol determines message is now ready to be processed,0,13400,cycle
100,597b11cecf00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13400,cycle
100,597b11cecf00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13400,cycle
100,597b11cecf00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13401,cycle
100,597b11cecf00,add2q_u,L1 receives message from the bus,0,13402,cycle
100,597b11cecf00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13402,cycle
100,597b11cecf00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
100,597b11cecf00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13402,cycle
100,597b11cecf00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13402,cycle
100,597b11cecf00,add_req,LLC miss -> LLC sends request to DRAM,LLC,13402,cycle
100,597b11cecf00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13659,cycle
100,597b11cecf00,respond,LLC sends response message to the requesting L1,LLC,13659,cycle
100,597b11cecf00,updaDat,LLC updates its data array,LLC,13659,cycle
100,597b11cecf00,wrCache,LLC: New data written to cache,LLC,13659,cycle
100,597b11cecf00,respond,LLC sends response message to the requesting L1,LLC,13660,cycle
100,597b11cecf00,add2q_u,L1 receives message from the bus,0,13664,cycle
100,597b11cecf00,respond,L1 responds to core,0,13664,cycle
100,597b11cecf00,updaDat,L1 attempts to update its data array,0,13664,cycle
100,597b11cecf00,wrCache,L1: New data written to cache,0,13664,cycle
101,597b11cecf20,add2q_l,L1: The message is added to the processing queue from the core,0,13666,cycle
101,597b11cecf20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13666,cycle
101,597b11cecf20,hitActn,L1: request is a hit,0,13666,cycle
102,597b11cecf40,add2q_l,L1: The message is added to the processing queue from the core,0,13668,cycle
102,597b11cecf40,Miss?  ,L1: Was the request a miss?,0,1,boolean
102,597b11cecf40,MSIredy,L1: Protocol determines message is now ready to be processed,0,13668,cycle
102,597b11cecf40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13668,cycle
102,597b11cecf40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13668,cycle
102,597b11cecf40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13669,cycle
102,597b11cecf40,add2q_u,L1 receives message from the bus,0,13670,cycle
102,597b11cecf40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13670,cycle
102,597b11cecf40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
102,597b11cecf40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13670,cycle
102,597b11cecf40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13670,cycle
102,597b11cecf40,add_req,LLC miss -> LLC sends request to DRAM,LLC,13670,cycle
102,597b11cecf40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13927,cycle
102,597b11cecf40,respond,LLC sends response message to the requesting L1,LLC,13927,cycle
102,597b11cecf40,updaDat,LLC updates its data array,LLC,13927,cycle
102,597b11cecf40,wrCache,LLC: New data written to cache,LLC,13927,cycle
102,597b11cecf40,respond,LLC sends response message to the requesting L1,LLC,13928,cycle
102,597b11cecf40,add2q_u,L1 receives message from the bus,0,13932,cycle
102,597b11cecf40,respond,L1 responds to core,0,13932,cycle
102,597b11cecf40,updaDat,L1 attempts to update its data array,0,13932,cycle
102,597b11cecf40,wrCache,L1: New data written to cache,0,13932,cycle
103,597b11cecf60,add2q_l,L1: The message is added to the processing queue from the core,0,13934,cycle
103,597b11cecf60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13934,cycle
103,597b11cecf60,hitActn,L1: request is a hit,0,13934,cycle
104,597b11cecf80,add2q_l,L1: The message is added to the processing queue from the core,0,13936,cycle
104,597b11cecf80,Miss?  ,L1: Was the request a miss?,0,1,boolean
104,597b11cecf80,MSIredy,L1: Protocol determines message is now ready to be processed,0,13936,cycle
104,597b11cecf80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13936,cycle
104,597b11cecf80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13936,cycle
104,597b11cecf80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13937,cycle
104,597b11cecf80,add2q_u,L1 receives message from the bus,0,13938,cycle
104,597b11cecf80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13938,cycle
104,597b11cecf80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
104,597b11cecf80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13938,cycle
104,597b11cecf80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13938,cycle
104,597b11cecf80,add_req,LLC miss -> LLC sends request to DRAM,LLC,13938,cycle
104,597b11cecf80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14195,cycle
104,597b11cecf80,respond,LLC sends response message to the requesting L1,LLC,14195,cycle
104,597b11cecf80,updaDat,LLC updates its data array,LLC,14195,cycle
104,597b11cecf80,wrCache,LLC: New data written to cache,LLC,14195,cycle
104,597b11cecf80,respond,LLC sends response message to the requesting L1,LLC,14196,cycle
104,597b11cecf80,add2q_u,L1 receives message from the bus,0,14200,cycle
104,597b11cecf80,respond,L1 responds to core,0,14200,cycle
104,597b11cecf80,updaDat,L1 attempts to update its data array,0,14200,cycle
104,597b11cecf80,wrCache,L1: New data written to cache,0,14200,cycle
105,597b11cecfa0,add2q_l,L1: The message is added to the processing queue from the core,0,14202,cycle
105,597b11cecfa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14202,cycle
105,597b11cecfa0,hitActn,L1: request is a hit,0,14202,cycle
106,597b11cecfc0,add2q_l,L1: The message is added to the processing queue from the core,0,14204,cycle
106,597b11cecfc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
106,597b11cecfc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,14204,cycle
106,597b11cecfc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14204,cycle
106,597b11cecfc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14204,cycle
106,597b11cecfc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14205,cycle
106,597b11cecfc0,add2q_u,L1 receives message from the bus,0,14206,cycle
106,597b11cecfc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14206,cycle
106,597b11cecfc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
106,597b11cecfc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14206,cycle
106,597b11cecfc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14206,cycle
106,597b11cecfc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,14206,cycle
106,597b11cecfc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14463,cycle
106,597b11cecfc0,respond,LLC sends response message to the requesting L1,LLC,14463,cycle
106,597b11cecfc0,updaDat,LLC updates its data array,LLC,14463,cycle
106,597b11cecfc0,wrCache,LLC: New data written to cache,LLC,14463,cycle
106,597b11cecfc0,respond,LLC sends response message to the requesting L1,LLC,14464,cycle
106,597b11cecfc0,add2q_u,L1 receives message from the bus,0,14468,cycle
106,597b11cecfc0,respond,L1 responds to core,0,14468,cycle
106,597b11cecfc0,updaDat,L1 attempts to update its data array,0,14468,cycle
106,597b11cecfc0,wrCache,L1: New data written to cache,0,14468,cycle
107,597b11cecfe0,add2q_l,L1: The message is added to the processing queue from the core,0,14470,cycle
107,597b11cecfe0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14470,cycle
107,597b11cecfe0,hitActn,L1: request is a hit,0,14470,cycle
108,597b11ced000,add2q_l,L1: The message is added to the processing queue from the core,0,14472,cycle
108,597b11ced000,Miss?  ,L1: Was the request a miss?,0,1,boolean
108,597b11ced000,MSIredy,L1: Protocol determines message is now ready to be processed,0,14472,cycle
108,597b11ced000,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14472,cycle
108,597b11ced000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14472,cycle
108,597b11ced000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14473,cycle
108,597b11ced000,add2q_u,L1 receives message from the bus,0,14474,cycle
108,597b11ced000,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14474,cycle
108,597b11ced000,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
108,597b11ced000,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14474,cycle
108,597b11ced000,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14474,cycle
108,597b11ced000,add_req,LLC miss -> LLC sends request to DRAM,LLC,14474,cycle
108,597b11ced000,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14731,cycle
108,597b11ced000,respond,LLC sends response message to the requesting L1,LLC,14731,cycle
108,597b11ced000,updaDat,LLC updates its data array,LLC,14731,cycle
108,597b11ced000,wrCache,LLC: New data written to cache,LLC,14731,cycle
108,597b11ced000,respond,LLC sends response message to the requesting L1,LLC,14732,cycle
108,597b11ced000,add2q_u,L1 receives message from the bus,0,14736,cycle
108,597b11ced000,respond,L1 responds to core,0,14736,cycle
108,597b11ced000,updaDat,L1 attempts to update its data array,0,14736,cycle
108,597b11ced000,wrCache,L1: New data written to cache,0,14736,cycle
109,597b11ced020,add2q_l,L1: The message is added to the processing queue from the core,0,14738,cycle
109,597b11ced020,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14738,cycle
109,597b11ced020,hitActn,L1: request is a hit,0,14738,cycle
110,597b11ced040,add2q_l,L1: The message is added to the processing queue from the core,0,14740,cycle
110,597b11ced040,Miss?  ,L1: Was the request a miss?,0,1,boolean
110,597b11ced040,MSIredy,L1: Protocol determines message is now ready to be processed,0,14740,cycle
110,597b11ced040,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14740,cycle
110,597b11ced040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14740,cycle
110,597b11ced040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14741,cycle
110,597b11ced040,add2q_u,L1 receives message from the bus,0,14742,cycle
110,597b11ced040,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14742,cycle
110,597b11ced040,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
110,597b11ced040,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14742,cycle
110,597b11ced040,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14742,cycle
110,597b11ced040,add_req,LLC miss -> LLC sends request to DRAM,LLC,14742,cycle
110,597b11ced040,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14999,cycle
110,597b11ced040,respond,LLC sends response message to the requesting L1,LLC,14999,cycle
110,597b11ced040,updaDat,LLC updates its data array,LLC,14999,cycle
110,597b11ced040,wrCache,LLC: New data written to cache,LLC,14999,cycle
110,597b11ced040,respond,LLC sends response message to the requesting L1,LLC,15000,cycle
110,597b11ced040,add2q_u,L1 receives message from the bus,0,15004,cycle
110,597b11ced040,respond,L1 responds to core,0,15004,cycle
110,597b11ced040,updaDat,L1 attempts to update its data array,0,15004,cycle
110,597b11ced040,wrCache,L1: New data written to cache,0,15004,cycle
111,597b11ced060,add2q_l,L1: The message is added to the processing queue from the core,0,15006,cycle
111,597b11ced060,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15006,cycle
111,597b11ced060,hitActn,L1: request is a hit,0,15006,cycle
112,597b11ced080,add2q_l,L1: The message is added to the processing queue from the core,0,15008,cycle
112,597b11ced080,Miss?  ,L1: Was the request a miss?,0,1,boolean
112,597b11ced080,MSIredy,L1: Protocol determines message is now ready to be processed,0,15008,cycle
112,597b11ced080,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15008,cycle
112,597b11ced080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15008,cycle
112,597b11ced080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15009,cycle
112,597b11ced080,add2q_u,L1 receives message from the bus,0,15010,cycle
112,597b11ced080,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15010,cycle
112,597b11ced080,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
112,597b11ced080,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15010,cycle
112,597b11ced080,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15010,cycle
112,597b11ced080,add_req,LLC miss -> LLC sends request to DRAM,LLC,15010,cycle
112,597b11ced080,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15267,cycle
112,597b11ced080,respond,LLC sends response message to the requesting L1,LLC,15267,cycle
112,597b11ced080,updaDat,LLC updates its data array,LLC,15267,cycle
112,597b11ced080,wrCache,LLC: New data written to cache,LLC,15267,cycle
112,597b11ced080,respond,LLC sends response message to the requesting L1,LLC,15268,cycle
112,597b11ced080,add2q_u,L1 receives message from the bus,0,15272,cycle
112,597b11ced080,respond,L1 responds to core,0,15272,cycle
112,597b11ced080,updaDat,L1 attempts to update its data array,0,15272,cycle
112,597b11ced080,wrCache,L1: New data written to cache,0,15272,cycle
113,597b11ced0a0,add2q_l,L1: The message is added to the processing queue from the core,0,15274,cycle
113,597b11ced0a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15274,cycle
113,597b11ced0a0,hitActn,L1: request is a hit,0,15274,cycle
114,597b11ced0c0,add2q_l,L1: The message is added to the processing queue from the core,0,15276,cycle
114,597b11ced0c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
114,597b11ced0c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,15276,cycle
114,597b11ced0c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15276,cycle
114,597b11ced0c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15276,cycle
114,597b11ced0c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15277,cycle
114,597b11ced0c0,add2q_u,L1 receives message from the bus,0,15278,cycle
114,597b11ced0c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15278,cycle
114,597b11ced0c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
114,597b11ced0c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15278,cycle
114,597b11ced0c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15278,cycle
114,597b11ced0c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,15278,cycle
114,597b11ced0c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15535,cycle
114,597b11ced0c0,respond,LLC sends response message to the requesting L1,LLC,15535,cycle
114,597b11ced0c0,updaDat,LLC updates its data array,LLC,15535,cycle
114,597b11ced0c0,wrCache,LLC: New data written to cache,LLC,15535,cycle
114,597b11ced0c0,respond,LLC sends response message to the requesting L1,LLC,15536,cycle
114,597b11ced0c0,add2q_u,L1 receives message from the bus,0,15540,cycle
114,597b11ced0c0,respond,L1 responds to core,0,15540,cycle
114,597b11ced0c0,updaDat,L1 attempts to update its data array,0,15540,cycle
114,597b11ced0c0,wrCache,L1: New data written to cache,0,15540,cycle
115,597b11ced0e0,add2q_l,L1: The message is added to the processing queue from the core,0,15542,cycle
115,597b11ced0e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15542,cycle
115,597b11ced0e0,hitActn,L1: request is a hit,0,15542,cycle
116,597b11ced100,add2q_l,L1: The message is added to the processing queue from the core,0,15544,cycle
116,597b11ced100,Miss?  ,L1: Was the request a miss?,0,1,boolean
116,597b11ced100,MSIredy,L1: Protocol determines message is now ready to be processed,0,15544,cycle
116,597b11ced100,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15544,cycle
116,597b11ced100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15544,cycle
116,597b11ced100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15545,cycle
116,597b11ced100,add2q_u,L1 receives message from the bus,0,15546,cycle
116,597b11ced100,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15546,cycle
116,597b11ced100,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
116,597b11ced100,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15546,cycle
116,597b11ced100,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15546,cycle
116,597b11ced100,add_req,LLC miss -> LLC sends request to DRAM,LLC,15546,cycle
116,597b11ced100,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15803,cycle
116,597b11ced100,respond,LLC sends response message to the requesting L1,LLC,15803,cycle
116,597b11ced100,updaDat,LLC updates its data array,LLC,15803,cycle
116,597b11ced100,wrCache,LLC: New data written to cache,LLC,15803,cycle
116,597b11ced100,respond,LLC sends response message to the requesting L1,LLC,15804,cycle
116,597b11ced100,add2q_u,L1 receives message from the bus,0,15808,cycle
116,597b11ced100,respond,L1 responds to core,0,15808,cycle
116,597b11ced100,updaDat,L1 attempts to update its data array,0,15808,cycle
116,597b11ced100,wrCache,L1: New data written to cache,0,15808,cycle
117,597b11ced120,add2q_l,L1: The message is added to the processing queue from the core,0,15810,cycle
117,597b11ced120,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15810,cycle
117,597b11ced120,hitActn,L1: request is a hit,0,15810,cycle
118,597b11ced140,add2q_l,L1: The message is added to the processing queue from the core,0,15812,cycle
118,597b11ced140,Miss?  ,L1: Was the request a miss?,0,1,boolean
118,597b11ced140,MSIredy,L1: Protocol determines message is now ready to be processed,0,15812,cycle
118,597b11ced140,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15812,cycle
118,597b11ced140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15812,cycle
118,597b11ced140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15813,cycle
118,597b11ced140,add2q_u,L1 receives message from the bus,0,15814,cycle
118,597b11ced140,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15814,cycle
118,597b11ced140,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
118,597b11ced140,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15814,cycle
118,597b11ced140,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15814,cycle
118,597b11ced140,add_req,LLC miss -> LLC sends request to DRAM,LLC,15814,cycle
118,597b11ced140,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16071,cycle
118,597b11ced140,respond,LLC sends response message to the requesting L1,LLC,16071,cycle
118,597b11ced140,updaDat,LLC updates its data array,LLC,16071,cycle
118,597b11ced140,wrCache,LLC: New data written to cache,LLC,16071,cycle
118,597b11ced140,respond,LLC sends response message to the requesting L1,LLC,16072,cycle
118,597b11ced140,add2q_u,L1 receives message from the bus,0,16076,cycle
118,597b11ced140,respond,L1 responds to core,0,16076,cycle
118,597b11ced140,updaDat,L1 attempts to update its data array,0,16076,cycle
118,597b11ced140,wrCache,L1: New data written to cache,0,16076,cycle
119,597b11ced160,add2q_l,L1: The message is added to the processing queue from the core,0,16078,cycle
119,597b11ced160,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16078,cycle
119,597b11ced160,hitActn,L1: request is a hit,0,16078,cycle
120,597b11ced180,add2q_l,L1: The message is added to the processing queue from the core,0,16080,cycle
120,597b11ced180,Miss?  ,L1: Was the request a miss?,0,1,boolean
120,597b11ced180,MSIredy,L1: Protocol determines message is now ready to be processed,0,16080,cycle
120,597b11ced180,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16080,cycle
120,597b11ced180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16080,cycle
120,597b11ced180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16081,cycle
120,597b11ced180,add2q_u,L1 receives message from the bus,0,16082,cycle
120,597b11ced180,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16082,cycle
120,597b11ced180,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
120,597b11ced180,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16082,cycle
120,597b11ced180,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16082,cycle
120,597b11ced180,add_req,LLC miss -> LLC sends request to DRAM,LLC,16082,cycle
120,597b11ced180,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16339,cycle
120,597b11ced180,respond,LLC sends response message to the requesting L1,LLC,16339,cycle
120,597b11ced180,updaDat,LLC updates its data array,LLC,16339,cycle
120,597b11ced180,wrCache,LLC: New data written to cache,LLC,16339,cycle
120,597b11ced180,respond,LLC sends response message to the requesting L1,LLC,16340,cycle
120,597b11ced180,add2q_u,L1 receives message from the bus,0,16344,cycle
120,597b11ced180,respond,L1 responds to core,0,16344,cycle
120,597b11ced180,updaDat,L1 attempts to update its data array,0,16344,cycle
120,597b11ced180,wrCache,L1: New data written to cache,0,16344,cycle
121,597b11ced1a0,add2q_l,L1: The message is added to the processing queue from the core,0,16346,cycle
121,597b11ced1a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16346,cycle
121,597b11ced1a0,hitActn,L1: request is a hit,0,16346,cycle
122,597b11ced1c0,add2q_l,L1: The message is added to the processing queue from the core,0,16348,cycle
122,597b11ced1c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
122,597b11ced1c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,16348,cycle
122,597b11ced1c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16348,cycle
122,597b11ced1c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16348,cycle
122,597b11ced1c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16349,cycle
122,597b11ced1c0,add2q_u,L1 receives message from the bus,0,16350,cycle
122,597b11ced1c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16350,cycle
122,597b11ced1c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
122,597b11ced1c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16350,cycle
122,597b11ced1c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16350,cycle
122,597b11ced1c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,16350,cycle
122,597b11ced1c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16607,cycle
122,597b11ced1c0,respond,LLC sends response message to the requesting L1,LLC,16607,cycle
122,597b11ced1c0,updaDat,LLC updates its data array,LLC,16607,cycle
122,597b11ced1c0,wrCache,LLC: New data written to cache,LLC,16607,cycle
122,597b11ced1c0,respond,LLC sends response message to the requesting L1,LLC,16608,cycle
122,597b11ced1c0,add2q_u,L1 receives message from the bus,0,16612,cycle
122,597b11ced1c0,respond,L1 responds to core,0,16612,cycle
122,597b11ced1c0,updaDat,L1 attempts to update its data array,0,16612,cycle
122,597b11ced1c0,wrCache,L1: New data written to cache,0,16612,cycle
123,597b11ced1e0,add2q_l,L1: The message is added to the processing queue from the core,0,16614,cycle
123,597b11ced1e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16614,cycle
123,597b11ced1e0,hitActn,L1: request is a hit,0,16614,cycle
124,597b11ced200,add2q_l,L1: The message is added to the processing queue from the core,0,16616,cycle
124,597b11ced200,Miss?  ,L1: Was the request a miss?,0,1,boolean
124,597b11ced200,MSIredy,L1: Protocol determines message is now ready to be processed,0,16616,cycle
124,597b11ced200,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16616,cycle
124,597b11ced200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16616,cycle
124,597b11ced200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16617,cycle
124,597b11ced200,add2q_u,L1 receives message from the bus,0,16618,cycle
124,597b11ced200,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16618,cycle
124,597b11ced200,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
124,597b11ced200,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16618,cycle
124,597b11ced200,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16618,cycle
124,597b11ced200,add_req,LLC miss -> LLC sends request to DRAM,LLC,16618,cycle
124,597b11ced200,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16875,cycle
124,597b11ced200,respond,LLC sends response message to the requesting L1,LLC,16875,cycle
124,597b11ced200,updaDat,LLC updates its data array,LLC,16875,cycle
124,597b11ced200,wrCache,LLC: New data written to cache,LLC,16875,cycle
124,597b11ced200,respond,LLC sends response message to the requesting L1,LLC,16876,cycle
124,597b11ced200,add2q_u,L1 receives message from the bus,0,16880,cycle
124,597b11ced200,respond,L1 responds to core,0,16880,cycle
124,597b11ced200,updaDat,L1 attempts to update its data array,0,16880,cycle
124,597b11ced200,wrCache,L1: New data written to cache,0,16880,cycle
125,597b11ced220,add2q_l,L1: The message is added to the processing queue from the core,0,16882,cycle
125,597b11ced220,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16882,cycle
125,597b11ced220,hitActn,L1: request is a hit,0,16882,cycle
126,597b11ced240,add2q_l,L1: The message is added to the processing queue from the core,0,16884,cycle
126,597b11ced240,Miss?  ,L1: Was the request a miss?,0,1,boolean
126,597b11ced240,MSIredy,L1: Protocol determines message is now ready to be processed,0,16884,cycle
126,597b11ced240,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16884,cycle
126,597b11ced240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16884,cycle
126,597b11ced240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16885,cycle
126,597b11ced240,add2q_u,L1 receives message from the bus,0,16886,cycle
126,597b11ced240,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16886,cycle
126,597b11ced240,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
126,597b11ced240,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16886,cycle
126,597b11ced240,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16886,cycle
126,597b11ced240,add_req,LLC miss -> LLC sends request to DRAM,LLC,16886,cycle
126,597b11ced240,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17143,cycle
126,597b11ced240,respond,LLC sends response message to the requesting L1,LLC,17143,cycle
126,597b11ced240,updaDat,LLC updates its data array,LLC,17143,cycle
126,597b11ced240,wrCache,LLC: New data written to cache,LLC,17143,cycle
126,597b11ced240,respond,LLC sends response message to the requesting L1,LLC,17144,cycle
126,597b11ced240,add2q_u,L1 receives message from the bus,0,17148,cycle
126,597b11ced240,respond,L1 responds to core,0,17148,cycle
126,597b11ced240,updaDat,L1 attempts to update its data array,0,17148,cycle
126,597b11ced240,wrCache,L1: New data written to cache,0,17148,cycle
127,597b11ced260,add2q_l,L1: The message is added to the processing queue from the core,0,17150,cycle
127,597b11ced260,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17150,cycle
127,597b11ced260,hitActn,L1: request is a hit,0,17150,cycle
128,597b11ced280,add2q_l,L1: The message is added to the processing queue from the core,0,17152,cycle
128,597b11ced280,Miss?  ,L1: Was the request a miss?,0,1,boolean
128,597b11ced280,MSIredy,L1: Protocol determines message is now ready to be processed,0,17152,cycle
128,597b11ced280,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17152,cycle
128,597b11ced280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17152,cycle
128,597b11ced280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17153,cycle
128,597b11ced280,add2q_u,L1 receives message from the bus,0,17154,cycle
128,597b11ced280,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17154,cycle
128,597b11ced280,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
128,597b11ced280,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17154,cycle
128,597b11ced280,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17154,cycle
128,597b11ced280,add_req,LLC miss -> LLC sends request to DRAM,LLC,17154,cycle
128,597b11ced280,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17411,cycle
128,597b11ced280,respond,LLC sends response message to the requesting L1,LLC,17411,cycle
128,597b11ced280,updaDat,LLC updates its data array,LLC,17411,cycle
128,597b11ced280,wrCache,LLC: New data written to cache,LLC,17411,cycle
128,597b11ced280,respond,LLC sends response message to the requesting L1,LLC,17412,cycle
128,597b11ced280,add2q_u,L1 receives message from the bus,0,17416,cycle
128,597b11ced280,respond,L1 responds to core,0,17416,cycle
128,597b11ced280,updaDat,L1 attempts to update its data array,0,17416,cycle
128,597b11ced280,wrCache,L1: New data written to cache,0,17416,cycle
129,7ffc0e051c78,add2q_l,L1: The message is added to the processing queue from the core,0,17418,cycle
129,7ffc0e051c78,Miss?  ,L1: Was the request a miss?,0,1,boolean
129,7ffc0e051c78,MSIredy,L1: Protocol determines message is now ready to be processed,0,17418,cycle
129,7ffc0e051c78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17418,cycle
129,7ffc0e051c78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17418,cycle
129,7ffc0e051c78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17419,cycle
129,7ffc0e051c78,add2q_u,L1 receives message from the bus,0,17420,cycle
129,7ffc0e051c78,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17420,cycle
129,7ffc0e051c78,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
129,7ffc0e051c78,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17420,cycle
129,7ffc0e051c78,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17420,cycle
129,7ffc0e051c78,add_req,LLC miss -> LLC sends request to DRAM,LLC,17420,cycle
129,7ffc0e051c78,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17677,cycle
129,7ffc0e051c78,respond,LLC sends response message to the requesting L1,LLC,17677,cycle
129,7ffc0e051c78,updaDat,LLC updates its data array,LLC,17677,cycle
129,7ffc0e051c78,wrCache,LLC: New data written to cache,LLC,17677,cycle
129,7ffc0e051c78,respond,LLC sends response message to the requesting L1,LLC,17678,cycle
129,7ffc0e051c78,add2q_u,L1 receives message from the bus,0,17682,cycle
129,7ffc0e051c78,respond,L1 responds to core,0,17682,cycle
129,7ffc0e051c78,updaDat,L1 attempts to update its data array,0,17682,cycle
129,7ffc0e051c78,wrCache,L1: New data written to cache,0,17682,cycle
