# StandardCell-Layout
### This Repositery Presents the Standard Cell Design and Layout of INVERTER, NAND, NOR, XOR
1.[INVERTER](#INVERTER)

   * [Schimatic](#Schimatic)
   
   * [Layout](#Layout)
  
   * [Half DRC](#Half-DRC)

2.[NAND](#NAND)

   * [Schimatic](#Schimatic)
   
   * [Layout](#Layout)
  
   * [Half DRC](#Half-DRC)

3.[NOR](#NOR)

   * [Schimatic](#Schimatic)
   
   * [Layout](#Layout)
  
   * [Half DRC](#Half-DRC)
   
4.[XOR](#XOR)

   * [Schimatic](#Schimatic)
   
   * [Layout](#Layout)
  
   * [Half DRC](#Half-DRC)



5.[Acknowledgements](#Acknowledgements)

6.[Author](#Author)

## INVERTER

### Schimatic

![Inverter_sch](https://user-images.githubusercontent.com/59924751/150633681-9c6b0e65-2f49-4637-9277-911a859b245f.png)
 
### Layout

![LVS_INVERTER](https://user-images.githubusercontent.com/59924751/150634368-ba4001aa-cebe-4c5f-a887-ad0d76a610fc.png)

### Half DRC

![HDRC_INVERTER](https://user-images.githubusercontent.com/59924751/150634390-5976ca6d-9141-4303-91dd-83a846e4988d.png)

## NAND

### Schimatic

![SCH_NAND](https://user-images.githubusercontent.com/59924751/150634470-a57f24bc-3946-4773-88e7-4334bb2be11a.png)
 
### Layout

![LVS_NAND](https://user-images.githubusercontent.com/59924751/150634479-269343c7-33ac-4419-a5d6-1324387348e7.png)

### Half DRC

![HDRC_NAND](https://user-images.githubusercontent.com/59924751/150634485-90d8c79c-1079-435c-9544-6eb95049085d.png)

## NOR

### Schimatic

![SCH_NOR](https://user-images.githubusercontent.com/59924751/150634521-733fe395-bf38-4818-b58c-92929d1c6a49.png)
 
### Layout

![LVS_NOR](https://user-images.githubusercontent.com/59924751/150634527-daec3964-c749-476b-bac6-f4adce86f986.png)

### Half DRC

![HDRC_NOR](https://user-images.githubusercontent.com/59924751/150634534-1a143ba0-618f-4b60-8ebf-16ec3ea98c8f.png)

## XOR

### Schimatic

![SCH_XOR](https://user-images.githubusercontent.com/59924751/150634572-412f474b-53df-4781-8af9-1fb090957226.png)
 
### Layout

![LVS_XOR](https://user-images.githubusercontent.com/59924751/150634581-1b99c94a-1c2b-4615-9065-238cf9f90663.png)

### Half DRC

![HDRC_XOR](https://user-images.githubusercontent.com/59924751/150634586-8807f9e1-4abd-49de-bd94-50a3af21b2f4.png)

## Acknowledgements
* KLE Technological University
* eklakshya Innovation Labs Hubballi

## Author
 Kiran K. Mudhol <br /> 
 Studnet at KLE Technological University Hubballi
