C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 1   


C51 COMPILER V9.56.0.0, COMPILATION OF MODULE MAIN
OBJECT MODULE PLACED IN .\Output\main.obj
COMPILER INVOKED BY: D:\Keil_v5\C51\BIN\C51.EXE Code\main.c OMF2 OPTIMIZE(4,SPEED) BROWSE MODC2 INCDIR(..\..\Include) DE
                    -FINE(FOSC_160000) DEBUG CODE LISTINCLUDE SYMBOLS PRINT(.\Listings\main.lst) TABS(2) OBJECT(.\Output\main.obj)

line level    source

   1          /**
   2           ****************************************************************************
   3           * @file    main.c
   4           * @author  Cat.chen
   5           * @version V0.1
   6           * @date    2021/03/15
   7           * @brief   C Template file for RX8F103 microcontroller.
   8           ****************************************************************************
   9           *  UNPUBLISHED PROPRIETARY SOURCE CODE
  10           *  Copyright (c) 2021 RaySilicon Inc.
  11           *
  12           *  The contents of this file may not be disclosed to third parties, copied or
  13           *  duplicated in any form, in whole or in part, without the prior written
  14           *  permission of RaySilicon Corporation.
  15           *  RaySilicon Technoledge Corp. 
  16           *  Website: http://www.raySilicon.com
  17           *  E-Mail : catchen@raySilicon.com
  18           *  Date   : Mar/15/2021
  19           ****************************************************************************
  20           **/
  21           
  22          #include "RX8F103.h"
   1      =1  /**
   2      =1   ****************************************************************************
   3      =1   * @file    RX8F103.h
   4      =1   * @author  
   5      =1   * @version V1.0
   6      =1   * @date    2019/09/15
   7      =1   * @brief   C Header file for RX8F103 microcontroller.
   8      =1   ****************************************************************************
   9      =1   *  UNPUBLISHED PROPRIETARY SOURCE CODE
  10      =1   *  Copyright (c) 2019 RaySilicon Inc.
  11      =1   *
  12      =1   *  The contents of this file may not be disclosed to third parties, copied or
  13      =1   *  duplicated in any form, in whole or in part, without the prior written
  14      =1   *  permission of RaySilicon Corporation.
  15      =1   ****************************************************************************
  16      =1   **/
  17      =1  
  18      =1  #ifndef __RX8F103_H__
  19      =1  #define __RX8F103_H__
  20      =1  
  21      =1  
  22      =1  //----------------------------------------------------------
  23      =1  // FILE NAME:RX8F103.h
  24      =1  //----------------------------------------------------------
  25      =1  
  26      =1  //----------------------------------------------------------
  27      =1  // 1.Core registers
  28      =1  //----------------------------------------------------------
  29      =1  sfr ACC         = 0xe0;
  30      =1  sfr B           = 0xf0;
  31      =1  sfr PSW         = 0xd0;
  32      =1  sfr SP          = 0x81;            //initialize value = 0x07
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 2   

  33      =1  sfr DPL         = 0x82;
  34      =1  sfr DPH         = 0x83;
  35      =1  sfr DPL1        = 0x84;
  36      =1  sfr DPH1        = 0x85;
  37      =1  sfr DPS         = 0x92;
  38      =1  //----------------------------------------------------------
  39      =1  //----------------------------------------------------------
  40      =1  
  41      =1  //----------------------------------------------------------
  42      =1  // 2.IAP mode    registers
  43      =1  //----------------------------------------------------------
  44      =1  sfr IAPCTRL  = 0xc8;
  45      =1  sfr IAPLOCK  = 0xf5;
  46      =1  sfr IAPDATA  = 0xed;
  47      =1  sfr IAPADDRL = 0xe5;
  48      =1  sfr IAPADDRH = 0xdd;
  49      =1  //----------------------------------------------------------
  50      =1  //----------------------------------------------------------
  51      =1  
  52      =1  //----------------------------------------------------------
  53      =1  // 3. PMU   registers
  54      =1  //----------------------------------------------------------
  55      =1  sfr CLKCON  = 0xf4;
  56      =1  sfr CLKDIV  = 0xec;
  57      =1  sfr RSTSTAT = 0xe4;
  58      =1  sfr PCON  = 0xb0;
  59      =1  //----------------------------------------------------------
  60      =1  //----------------------------------------------------------
  61      =1  
  62      =1  //----------------------------------------------------------
  63      =1  // 4.GPIO registers
  64      =1  //----------------------------------------------------------
  65      =1  sfr P0          = 0x80;
  66      =1  sfr P1          = 0x90;
  67      =1  sfr P2          = 0xa0;
  68      =1  sfr PORTMUX1L   = 0xf8;
  69      =1  sfr PORTMUX1H   = 0xe8;
  70      =1  sfr PORTMUX2    = 0xd8;
  71      =1  sfr PORTMUX3    = 0xc0;
  72      =1  sfr PORTMUX4    = 0x91;
  73      =1  
  74      =1  sfr P0OEN       = 0xf9;
  75      =1  sfr P0PUN       = 0xf1;
  76      =1  sfr P0PDN       = 0xe9;
  77      =1  sfr P0ODN       = 0xe1;
  78      =1  sfr P0HC1       = 0xd9;
  79      =1  sfr P0HC0       = 0xd1;
  80      =1  sfr P0IEN       = 0xc9;
  81      =1  sfr P0IRQ       = 0xc1;
  82      =1  
  83      =1  sfr P1OEN       = 0xfa;
  84      =1  sfr P1PUN       = 0xf2;
  85      =1  sfr P1PDN       = 0xea;
  86      =1  sfr P1ODN       = 0xe2;
  87      =1  sfr P1HC1       = 0xda;
  88      =1  sfr P1HC0       = 0xd2;
  89      =1  sfr P1IEN       = 0xca;
  90      =1  sfr P1IRQ       = 0xc2;
  91      =1  sfr PORTIRQCLREN= 0xdb;
  92      =1  
  93      =1  sfr P2OEN       = 0xfb;
  94      =1  sfr P2PUN       = 0xf3;
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 3   

  95      =1  sfr P2PDN       = 0xeb;
  96      =1  sfr P2ODN       = 0xe3;
  97      =1  sfr P2HC0       = 0xd3;
  98      =1  sfr P2IEN       = 0xcb;
  99      =1  sfr P2IRQ       = 0xc3;
 100      =1  
 101      =1  sfr P012IRQCON    = 0xfc;
 102      =1  //----------------------------------------------------------
 103      =1  //----------------------------------------------------------
 104      =1  
 105      =1  //----------------------------------------------------------
 106      =1  // 5.Timer0,1  registers
 107      =1  //----------------------------------------------------------
 108      =1  sfr TCON  = 0x88;
 109      =1  sfr TMOD  = 0x89;
 110      =1  sfr TL0   = 0x8a;
 111      =1  sfr TL1   = 0x8b;
 112      =1  sfr TH0   = 0x8c;
 113      =1  sfr TH1   = 0x8d;
 114      =1  //----------------------------------------------------------
 115      =1  //----------------------------------------------------------
 116      =1  
 117      =1  //----------------------------------------------------------
 118      =1  // 6.PWM   registers
 119      =1  //----------------------------------------------------------
 120      =1  sfr PWMCON0     = 0xd4;
 121      =1  sfr PWMCON1     = 0xd5;
 122      =1  sfr PWMMASKEN   = 0xd6;
 123      =1  sfr PWMMASKDATA = 0xcc;
 124      =1  sfr PWMINTCON   = 0xcd;
 125      =1  sfr PWMINTF     = 0xa4;
 126      =1  sfr PWMFBCON0   = 0xa5;
 127      =1  sfr PWMFBCON1   = 0xa6;
 128      =1  sfr PWMDTCON    = 0x9e;
 129      =1  sfr PWMDTCYC    = 0x96;
 130      =1  sfr PWMPL       = 0xce;
 131      =1  sfr PWMPH       = 0xc4;
 132      =1  sfr PWM0DL      = 0xc5;
 133      =1  sfr PWM0DH      = 0xc6;
 134      =1  sfr PWM1DL      = 0xbc;
 135      =1  sfr PWM1DH      = 0xbd;
 136      =1  sfr PWM2DL      = 0xbe;
 137      =1  sfr PWM2DH      = 0xb4;
 138      =1  sfr PWM3DL      = 0xb5;
 139      =1  sfr PWM3DH      = 0xb6;
 140      =1  sfr PWM4DL      = 0xab;
 141      =1  sfr PWM4DH      = 0xac;
 142      =1  sfr PWM5DL      = 0xad;
 143      =1  sfr PWM5DH      = 0xae;
 144      =1  //----------------------------------------------------------
 145      =1  //----------------------------------------------------------
 146      =1  
 147      =1  //----------------------------------------------------------
 148      =1  // 7.Beep   registers
 149      =1  //----------------------------------------------------------
 150      =1  sfr BEEPCTR = 0x86;
 151      =1  //----------------------------------------------------------
 152      =1  //----------------------------------------------------------
 153      =1  
 154      =1  //----------------------------------------------------------
 155      =1  // 8.EUART  registers
 156      =1  //----------------------------------------------------------
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 4   

 157      =1  sfr S0CON   = 0x98;
 158      =1  sfr S1CON   = 0x9b;
 159      =1  sfr S0RELL  = 0xaa;
 160      =1  sfr S0RELH  = 0xba;
 161      =1  sfr S1RELL  = 0x9d;
 162      =1  sfr S1RELH  = 0xbb;
 163      =1  sfr S0BUF   = 0x99;
 164      =1  sfr S1BUF   = 0x9c;
 165      =1  //----------------------------------------------------------
 166      =1  //----------------------------------------------------------
 167      =1  
 168      =1  //----------------------------------------------------------
 169      =1  // 9.Ananlog registers
 170      =1  //----------------------------------------------------------
 171      =1  sfr ADCVREFSEL  = 0xfe;
 172      =1  sfr ADDH        = 0xf6;
 173      =1  sfr ADDL        = 0xee;
 174      =1  sfr RC16MITUNE  = 0xe6;
 175      =1  sfr RC16MADJ    = 0xde;
 176      =1  sfr ADT         = 0xff;
 177      =1  sfr DPWAKE      = 0xf7;
 178      =1  sfr ADCON1      = 0xef;
 179      =1  sfr ADCON2      = 0xe7;
 180      =1  sfr ADCON3      = 0xdf;
 181      =1  sfr LVDLVRCON   = 0xfd;
 182      =1  sfr LVDCP       = 0x87;
 183      =1  //----------------------------------------------------------
 184      =1  //----------------------------------------------------------
 185      =1  
 186      =1  //----------------------------------------------------------
 187      =1  // 10.RTC registers
 188      =1  //----------------------------------------------------------
 189      =1  sfr RTCSECOND = 0xb2;
 190      =1  sfr RTCMINUTE = 0xb3;
 191      =1  sfr RTCHOUR   = 0xa2;
 192      =1  sfr RTCCON    = 0xa3;
 193      =1  //----------------------------------------------------------
 194      =1  //----------------------------------------------------------
 195      =1  
 196      =1  //----------------------------------------------------------
 197      =1  // 11.SPI   registers
 198      =1  //----------------------------------------------------------
 199      =1  sfr SPICR = 0x93;
 200      =1  sfr SPIDR = 0x94;
 201      =1  sfr SPISR = 0x95;
 202      =1  //----------------------------------------------------------
 203      =1  //----------------------------------------------------------
 204      =1  
 205      =1  //----------------------------------------------------------
 206      =1  // 12.I2CM & I2CS  registers
 207      =1  //----------------------------------------------------------
 208      =1  sfr TOPCON    = 0x8f;
 209      =1  sfr MSCON     = 0xd7;
 210      =1  sfr MSRXBUF   = 0xcf;
 211      =1  sfr MSTXBUF   = 0xc7;
 212      =1  sfr MPRESC    = 0xbf;
 213      =1  sfr MSSTAT0   = 0xb7;
 214      =1  sfr MSSTAT1   = 0xaf;
 215      =1  sfr MSIEN0    = 0xa7;
 216      =1  sfr MSIEN1    = 0x9f;
 217      =1  sfr MSADDR    = 0x97;
 218      =1  
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 5   

 219      =1  //----------------------------------------------------------
 220      =1  //----------------------------------------------------------
 221      =1  
 222      =1  //----------------------------------------------------------
 223      =1  // 13.TOP register
 224      =1  //----------------------------------------------------------
 225      =1  sfr UID       = 0x8e;
 226      =1  sfr EEPROMCON = 0xdc;
 227      =1  //----------------------------------------------------------
 228      =1  //----------------------------------------------------------
 229      =1  
 230      =1  //----------------------------------------------------------
 231      =1  // 14.Interrupt control registers
 232      =1  //----------------------------------------------------------
 233      =1  sfr IEN0  = 0xa8;
 234      =1  sfr IEN1  = 0xb8;
 235      =1  sfr IP0   = 0xa9;
 236      =1  sfr IP0H  = 0xa1;
 237      =1  sfr IP1   = 0xb9;
 238      =1  sfr IP1H  = 0xb1;
 239      =1  //----------------------------------------------------------
 240      =1  //----------------------------------------------------------
 241      =1  
 242      =1  //----------------------------------------------------------
 243      =1  // BIT Access register define
 244      =1  //----------------------------------------------------------
 245      =1  
 246      =1  //----------------------------------------------------------
 247      =1  //  PSW
 248      =1  //----------------------------------------------------------
 249      =1  sbit CY         = PSW^7;
 250      =1  sbit AC         = PSW^6;
 251      =1  sbit F0         = PSW^5;
 252      =1  sbit RS1        = PSW^4;
 253      =1  sbit RS0        = PSW^3;
 254      =1  sbit OV         = PSW^2;
 255      =1  sbit F1         = PSW^1;
 256      =1  sbit P          = PSW^0;
 257      =1  //----------------------------------------------------------
 258      =1  //----------------------------------------------------------
 259      =1  
 260      =1  //----------------------------------------------------------
 261      =1  //  S0CON
 262      =1  //----------------------------------------------------------
 263      =1  sbit SM0  = S0CON^7;
 264      =1  sbit SM1  = S0CON^6;
 265      =1  sbit SM20 = S0CON^5;
 266      =1  sbit REN0 = S0CON^4;
 267      =1  sbit TB80 = S0CON^3;
 268      =1  sbit RB80 = S0CON^2;
 269      =1  sbit TI0  = S0CON^1;
 270      =1  sbit RI0  = S0CON^0;
 271      =1  //----------------------------------------------------------
 272      =1  //----------------------------------------------------------
 273      =1  
 274      =1  
 275      =1  //----------------------------------------------------------
 276      =1  //  P0
 277      =1  //----------------------------------------------------------
 278      =1  sbit P0_0       = P0^0;
 279      =1  sbit P0_1       = P0^1;
 280      =1  sbit P0_2       = P0^2;
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 6   

 281      =1  sbit P0_3       = P0^3;
 282      =1  sbit P0_4       = P0^4;
 283      =1  sbit P0_5       = P0^5;
 284      =1  sbit P0_6       = P0^6;
 285      =1  sbit P0_7       = P0^7;
 286      =1  //----------------------------------------------------------
 287      =1  //----------------------------------------------------------
 288      =1  
 289      =1  //----------------------------------------------------------
 290      =1  //  P1  
 291      =1  //----------------------------------------------------------
 292      =1  sbit P1_0       = P1^0;
 293      =1  sbit P1_1       = P1^1;
 294      =1  sbit P1_2       = P1^2;
 295      =1  sbit P1_3       = P1^3;
 296      =1  sbit P1_4       = P1^4;
 297      =1  sbit P1_5       = P1^5;
 298      =1  sbit P1_6       = P1^6;
 299      =1  sbit P1_7       = P1^7;
 300      =1  //----------------------------------------------------------
 301      =1  //----------------------------------------------------------
 302      =1  
 303      =1  //----------------------------------------------------------
 304      =1  //  P2 
 305      =1  //----------------------------------------------------------
 306      =1  sbit P2_0       = P2^0;
 307      =1  sbit P2_1       = P2^1;
 308      =1  
 309      =1  //----------------------------------------------------------
 310      =1  //----------------------------------------------------------
 311      =1  
 312      =1  //----------------------------------------------------------
 313      =1  //  TCON
 314      =1  //----------------------------------------------------------
 315      =1  sbit TF1    = TCON^7;
 316      =1  sbit TR1    = TCON^5;
 317      =1  sbit T1CLKS = TCON^4;
 318      =1  sbit TF0    = TCON^3;
 319      =1  sbit TR0    = TCON^1;
 320      =1  sbit T0CLKS = TCON^0;
 321      =1  //----------------------------------------------------------
 322      =1  //----------------------------------------------------------
 323      =1  
 324      =1  //----------------------------------------------------------
 325      =1  //  IEN0
 326      =1  //----------------------------------------------------------
 327      =1  sbit EA   = IEN0^7;
 328      =1  sbit EADC = IEN0^6;
 329      =1  sbit EPWM = IEN0^5;
 330      =1  sbit ES0  = IEN0^4;
 331      =1  sbit ET1  = IEN0^3;
 332      =1  sbit ES1  = IEN0^2;
 333      =1  sbit ET0  = IEN0^1;
 334      =1  sbit EX0  = IEN0^0;
 335      =1  //----------------------------------------------------------
 336      =1  //----------------------------------------------------------
 337      =1  
 338      =1  //----------------------------------------------------------
 339      =1  //  IEN1
 340      =1  //----------------------------------------------------------
 341      =1  sbit ELVD      = IEN1^5;
 342      =1  sbit ELVDCP    = IEN1^4;
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 7   

 343      =1  sbit ERTC      = IEN1^3;
 344      =1  sbit EI2CFIFO  = IEN1^2;
 345      =1  sbit EI2CRXTX  = IEN1^1;
 346      =1  sbit ESPI      = IEN1^0;
 347      =1  //----------------------------------------------------------
 348      =1  //----------------------------------------------------------
 349      =1  
 350      =1  //----------------------------------------------------------
 351      =1  //  PORTMUX1L
 352      =1  //----------------------------------------------------------
 353      =1  sbit PWMPORTEN3   = PORTMUX1L^7;
 354      =1  sbit PWMPORTEN2   = PORTMUX1L^6;
 355      =1  sbit PWMPORTEN1   = PORTMUX1L^5;
 356      =1  sbit PWMPORTEN0   = PORTMUX1L^4;
 357      =1  sbit LOSCPORTEN   = PORTMUX1L^3;
 358      =1  sbit BEEPPORTEN   = PORTMUX1L^2;
 359      =1  sbit RSTPORTEN    = PORTMUX1L^1;
 360      =1  sbit HOSCPORTEN   = PORTMUX1L^0;
 361      =1  //----------------------------------------------------------
 362      =1  //----------------------------------------------------------
 363      =1  
 364      =1  //----------------------------------------------------------
 365      =1  //  PORTMUX1H
 366      =1  //----------------------------------------------------------
 367      =1  sbit ADPORTEN9    = PORTMUX1H^6;
 368      =1  sbit ADPORTEN8    = PORTMUX1H^5;
 369      =1  sbit ADPORTEN7    = PORTMUX1H^4;
 370      =1  sbit ADPORTEN6    = PORTMUX1H^3;
 371      =1  sbit ADPORTEN4    = PORTMUX1H^2;
 372      =1  sbit PWMPORTEN5   = PORTMUX1H^1;
 373      =1  sbit PWMPORTEN4   = PORTMUX1H^0;
 374      =1  //----------------------------------------------------------
 375      =1  //----------------------------------------------------------
 376      =1  
 377      =1  //----------------------------------------------------------
 378      =1  //  PORTMUX2
 379      =1  //----------------------------------------------------------
 380      =1  sbit SPIPORTEN   = PORTMUX2^3;
 381      =1  sbit I2CPORTEN   = PORTMUX2^2;
 382      =1  sbit UART1PORTEN = PORTMUX2^1;
 383      =1  sbit UART0PORTEN = PORTMUX2^0;
 384      =1  //----------------------------------------------------------
 385      =1  //----------------------------------------------------------
 386      =1  
 387      =1  //----------------------------------------------------------
 388      =1  //  PORTMUX3
 389      =1  //----------------------------------------------------------
 390      =1  sbit ADPORTEN5    = PORTMUX3^4;
 391      =1  sbit ADPORTEN3    = PORTMUX3^3;
 392      =1  sbit ADPORTEN2    = PORTMUX3^2;
 393      =1  sbit ADPORTEN1    = PORTMUX3^1;
 394      =1  sbit ADPORTEN0    = PORTMUX3^0;
 395      =1  //----------------------------------------------------------
 396      =1  //----------------------------------------------------------
 397      =1  
 398      =1  //----------------------------------------------------------
 399      =1  //  IAPCTRL
 400      =1  //----------------------------------------------------------
 401      =1  sbit IAPLOCKEN    = IAPCTRL^7;
 402      =1  sbit IAPFAIL      = IAPCTRL^4;
 403      =1  sbit IAPRD        = IAPCTRL^3;
 404      =1  sbit IAPER        = IAPCTRL^2;
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 8   

 405      =1  sbit IAPWR        = IAPCTRL^1;
 406      =1  sbit IAPGO        = IAPCTRL^0;
 407      =1  //----------------------------------------------------------
 408      =1  //----------------------------------------------------------
 409      =1  
 410      =1  //----------------------------------------------------------
 411      =1  //  S1CON// 新增S1con
 412      =1  //----------------------------------------------------------
 413      =1  #define S1M0    (0x01<<7)
 414      =1  #define SM21    (0x01<<5)
 415      =1  #define REN1    (0x01<<4)
 416      =1  #define TB81    (0x01<<3)
 417      =1  #define RB81    (0x01<<2)
 418      =1  #define TI1     (0x01<<1)
 419      =1  #define RI1     (0x01<<0)
 420      =1  
 421      =1  //----------------------------------------------------------
 422      =1  // Interrupt Vectors Address = (Number * 8) + 3
 423      =1  //----------------------------------------------------------
 424      =1  #define EEXT0_VECTOR      0           // 0003H External Interrupt 0    
 425      =1  #define ET0_VECTOR        1           // 000BH Base Timer 0            
 426      =1  #define EUART1_VECTOR     2           // 0013H Reserved
 427      =1  #define ET1_VECTOR        3           // 001BH Base Timer 1            
 428      =1  #define EUART0_VECTOR     4           // 0023H Time Capture interrupt 0
 429      =1  #define EPWM_VECTOR       5           // 002BH Reserved
 430      =1  #define EADC_VECTOR       6           // 0033H Reserved
 431      =1  #define ESPI_VECTOR       7           // 003B
 432      =1  #define EI2CRXTX_VECTOR   8           // 0043
 433      =1  #define EI2CFIFO_VECTOR   9           // 004B
 434      =1  #define ERTC_VECTOR       10          // 0053
 435      =1  #define ELVDCP_VECTOR     11          // 005B
 436      =1  #define ELVD_VECTOR       12          // 0063
 437      =1  //----------------------------------------------------------
 438      =1  //----------------------------------------------------------
 439      =1  
 440      =1  #endif
  23          #include "Define.h"
   1      =1  /**
   2      =1   ****************************************************************************
   3      =1   * @file    Define.h
   4      =1   * @author  Cat.chen
   5      =1   * @version V0.1
   6      =1   * @date    2021/03/15
   7      =1   * @brief   C Template file for RX8F103 microcontroller.
   8      =1   ****************************************************************************
   9      =1   *  UNPUBLISHED PROPRIETARY SOURCE CODE
  10      =1   *  Copyright (c) 2021 RaySilicon Inc.
  11      =1   *
  12      =1   *  The contents of this file may not be disclosed to third parties, copied or
  13      =1   *  duplicated in any form, in whole or in part, without the prior written
  14      =1   *  permission of RaySilicon Corporation.
  15      =1   *  RaySilicon Technoledge Corp. 
  16      =1   *  Website: http://www.raySilicon.com
  17      =1   *  E-Mail : catchen@raySilicon.com
  18      =1   *  Date   : Mar/15/2021
  19      =1   ****************************************************************************
  20      =1   **/
  21      =1  #ifndef __Define_H__
  22      =1  #define __Define_H__
  23      =1   
  24      =1  #include <intrins.h>
   1      =2  /*--------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 9   

   2      =2  INTRINS.H
   3      =2  
   4      =2  Intrinsic functions for C51.
   5      =2  Copyright (c) 1988-2010 Keil Elektronik GmbH and ARM Germany GmbH
   6      =2  All rights reserved.
   7      =2  --------------------------------------------------------------------------*/
   8      =2  
   9      =2  #ifndef __INTRINS_H__
  10      =2  #define __INTRINS_H__
  11      =2  
  12      =2  #pragma SAVE
  13      =2  
  14      =2  #if defined (__CX2__)
           =2 #pragma FUNCTIONS(STATIC)
           =2 /* intrinsic functions are reentrant, but need static attribute */
           =2 #endif
  18      =2  
  19      =2  extern void          _nop_     (void);
  20      =2  extern bit           _testbit_ (bit);
  21      =2  extern unsigned char _cror_    (unsigned char, unsigned char);
  22      =2  extern unsigned int  _iror_    (unsigned int,  unsigned char);
  23      =2  extern unsigned long _lror_    (unsigned long, unsigned char);
  24      =2  extern unsigned char _crol_    (unsigned char, unsigned char);
  25      =2  extern unsigned int  _irol_    (unsigned int,  unsigned char);
  26      =2  extern unsigned long _lrol_    (unsigned long, unsigned char);
  27      =2  extern unsigned char _chkfloat_(float);
  28      =2  #if defined (__CX2__)
           =2 extern int           abs       (int);
           =2 extern void          _illop_   (void);
           =2 #endif
  32      =2  #if !defined (__CX2__)
  33      =2  extern void          _push_    (unsigned char _sfr);
  34      =2  extern void          _pop_     (unsigned char _sfr);
  35      =2  #endif
  36      =2  
  37      =2  #pragma RESTORE
  38      =2  
  39      =2  #endif
  40      =2  
  25      =1  
  26      =1  #define nop _nop_();
  27      =1  
  28      =1  //16 --> 8 x 2
  29      =1  #define HIBYTE(v1)              ((UINT8)((v1)>>8))                      //v1 is UINT16
  30      =1  #define LOBYTE(v1)              ((UINT8)((v1)&0xFF))
  31      =1  //8 x 2 --> 16
  32      =1  #define MAKEWORD(v1,v2)         ((((UINT16)(v1))<<8)+(UINT16)(v2))      //v1,v2 is UINT8
  33      =1  //8 x 4 --> 32
  34      =1  #define MAKELONG(v1,v2,v3,v4)   (UINT32)((v1<<32)+(v2<<16)+(v3<<8)+v4)  //v1,v2,v3,v4 is UINT8
  35      =1  //32 --> 16 x 2
  36      =1  #define YBYTE1(v1)              ((UINT16)((v1)>>16))                    //v1 is UINT32
  37      =1  #define YBYTE0(v1)              ((UINT16)((v1)&0xFFFF))
  38      =1  //32 --> 8 x 4
  39      =1  #define TBYTE3(v1)              ((UINT8)((v1)>>24))                     //v1 is UINT32
  40      =1  #define TBYTE2(v1)              ((UINT8)((v1)>>16))
  41      =1  #define TBYTE1(v1)              ((UINT8)((v1)>>8)) 
  42      =1  #define TBYTE0(v1)              ((UINT8)((v1)&0xFF))
  43      =1  
  44      =1  #define CHK_BIT0        0x01
  45      =1  #define CHK_BIT1        0x02
  46      =1  #define CHK_BIT2        0x04
  47      =1  #define CHK_BIT3        0x08
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 10  

  48      =1  #define CHK_BIT4        0x10
  49      =1  #define CHK_BIT5        0x20
  50      =1  #define CHK_BIT6        0x40
  51      =1  #define CHK_BIT7        0x80
  52      =1  #define CHK_BIT8        0x0100
  53      =1  #define CHK_BIT9        0x0200
  54      =1  #define CHK_BIT10       0x0400
  55      =1  #define CHK_BIT11       0x0800
  56      =1  #define CHK_BIT12       0x1000
  57      =1  #define CHK_BIT13       0x2000
  58      =1  #define CHK_BIT14       0x4000
  59      =1  #define CHK_BIT15       0x8000
  60      =1  
  61      =1  #define SET_BIT0        0x01
  62      =1  #define SET_BIT1        0x02
  63      =1  #define SET_BIT2        0x04
  64      =1  #define SET_BIT3        0x08
  65      =1  #define SET_BIT4        0x10
  66      =1  #define SET_BIT5        0x20
  67      =1  #define SET_BIT6        0x40
  68      =1  #define SET_BIT7        0x80
  69      =1  #define SET_BIT8        0x0100
  70      =1  #define SET_BIT9        0x0200
  71      =1  #define SET_BIT10       0x0400
  72      =1  #define SET_BIT11       0x0800
  73      =1  #define SET_BIT12       0x1000
  74      =1  #define SET_BIT13       0x2000
  75      =1  #define SET_BIT14       0x4000
  76      =1  #define SET_BIT15       0x8000
  77      =1  
  78      =1  #define CLR_BIT0        0xFE
  79      =1  #define CLR_BIT1        0xFD
  80      =1  #define CLR_BIT2        0xFB
  81      =1  #define CLR_BIT3        0xF7
  82      =1  #define CLR_BIT4        0xEF
  83      =1  #define CLR_BIT5        0xDF
  84      =1  #define CLR_BIT6        0xBF
  85      =1  #define CLR_BIT7        0x7F
  86      =1  
  87      =1  #define CLR_BIT8        0xFEFF
  88      =1  #define CLR_BIT9        0xFDFF
  89      =1  #define CLR_BIT10       0xFBFF
  90      =1  #define CLR_BIT11       0xF7FF
  91      =1  #define CLR_BIT12       0xEFFF
  92      =1  #define CLR_BIT13       0xDFFF
  93      =1  #define CLR_BIT14       0xBFFF
  94      =1  #define CLR_BIT15       0x7FFF
  95      =1  
  96      =1  #define FAIL            1
  97      =1  #define PASS            0
  98      =1  
  99      =1  #define LongToBin(n)      \
 100      =1    (                       \
 101      =1      ((n >> 21) & 0x80)  | \
 102      =1      ((n >> 18) & 0x40)  | \
 103      =1      ((n >> 15) & 0x20)  | \
 104      =1      ((n >> 12) & 0x10)  | \
 105      =1      ((n >> 9) & 0x08)   | \
 106      =1      ((n >> 6) & 0x04)   | \
 107      =1      ((n >> 3) & 0x02)   | \
 108      =1      ((n ) & 0x01)         \
 109      =1    )
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 11  

 110      =1    
 111      =1  #define Bin(n) LongToBin(0x##n##l)
 112      =1  
 113      =1  #endif
  24          #include "Common.h"
   1      =1  /**
   2      =1   ****************************************************************************
   3      =1   * @file    Common.h
   4      =1   * @author  Cat.chen
   5      =1   * @version V0.1
   6      =1   * @date    2021/03/15
   7      =1   * @brief   C Template file for RX8F103 microcontroller.
   8      =1   ****************************************************************************
   9      =1   *  UNPUBLISHED PROPRIETARY SOURCE CODE
  10      =1   *  Copyright (c) 2021 RaySilicon Inc.
  11      =1   *
  12      =1   *  The contents of this file may not be disclosed to third parties, copied or
  13      =1   *  duplicated in any form, in whole or in part, without the prior written
  14      =1   *  permission of RaySilicon Corporation.
  15      =1   *  RaySilicon Technoledge Corp. 
  16      =1   *  Website: http://www.raySilicon.com
  17      =1   *  E-Mail : catchen@raySilicon.com
  18      =1   *  Date   : Mar/15/2021
  19      =1   ****************************************************************************
  20      =1   **/
  21      =1   
  22      =1  #ifndef __Common_H__
  23      =1  #define __Common_H__
  24      =1   
  25      =1  typedef bit                   BIT;
  26      =1  typedef unsigned char         UINT8;
  27      =1  typedef unsigned int          UINT16;
  28      =1  typedef unsigned long         UINT32;
  29      =1  
  30      =1  typedef unsigned char         uint8_t;
  31      =1  typedef unsigned int          uint16_t;
  32      =1  typedef unsigned long         uint32_t;
  33      =1  
  34      =1  typedef uint8_t  u8;
  35      =1  typedef uint16_t u16;
  36      =1  typedef uint32_t  u32;
  37      =1  
  38      =1  #define set_GPIO1         P0_0 = 1
  39      =1  #define clr_GPIO1         P0_0 = 0
  40      =1  
  41      =1  #define HRCDIV_1      0
  42      =1  #define HRCDIV_2      1
  43      =1  #define HRCDIV_4      2
  44      =1  #define HRCDIV_8      3
  45      =1  #define HRCDIV_16     4
  46      =1  #define HRCDIV_32     5
  47      =1  #define HRCDIV_64     6
  48      =1  #define HRCDIV_128    7
  49      =1  
  50      =1  #define HRC_CLK_Frequence
  51      =1  
  52      =1  #ifdef FOSC_160000
  53      =1    #define sysclk      16000000/(1<<HRCDIV_4)      //系统时钟
  54      =1  #endif
  55      =1  
  56      =1  #define baudrat_clk   sysclk/16                   //波特率时钟
  57      =1  
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 12  

  58      =1  void  InitialUART0(UINT32 u32Baudrate);           //T1M = 1, SMOD = 1
  59      =1  void  InitialUART1(UINT32 u32Baudrate);
  60      =1  void  EUart0_SendOneChar(u8 c);
  61      =1  void  EUart0_SendString(u8 *st);
  62      =1  void  Send_Data_To_UART0 (u8 c);
  63      =1  u8 Receive_Data_From_UART0(void);
  64      =1  void  Send_Data_To_UART1(u8 c);
  65      =1  u8 Receive_Data_From_UART1(void);
  66      =1  void EUart1_SendOneChar(u8 c);
  67      =1  void EUart1_SendString(u8 *st);
  68      =1  void EUart1_SendReg(u8 testreg);
  69      =1  void putHEX(unsigned char HEXValue);
  70      =1  
  71      =1  extern bit BIT_TMP;
  72      =1  
  73      =1  #endif
  25          #include "Delay.h"
   1      =1  /**
   2      =1   ****************************************************************************
   3      =1   * @file    Delay.h
   4      =1   * @author  Cat.chen
   5      =1   * @version V0.1
   6      =1   * @date    2021/03/15
   7      =1   * @brief   C Template file for RX8F103 microcontroller.
   8      =1   ****************************************************************************
   9      =1   *  UNPUBLISHED PROPRIETARY SOURCE CODE
  10      =1   *  Copyright (c) 2021 RaySilicon Inc.
  11      =1   *
  12      =1   *  The contents of this file may not be disclosed to third parties, copied or
  13      =1   *  duplicated in any form, in whole or in part, without the prior written
  14      =1   *  permission of RaySilicon Corporation.
  15      =1   *  RaySilicon Technoledge Corp. 
  16      =1   *  Website: http://www.raySilicon.com
  17      =1   *  E-Mail : catchen@raySilicon.com
  18      =1   *  Date   : Mar/15/2021
  19      =1   ****************************************************************************
  20      =1   **/
  21      =1   
  22      =1  #ifndef __Delay_H__
  23      =1  #define __Delay_H__
  24      =1  
  25      =1  void Delay10us(UINT16 u16CNT);
  26      =1  void Timer0_Delay1ms (UINT32 u32CNT);
  27      =1  void Timer1_Delay1ms (UINT32 u32CNT);
  28      =1  void WakeUp_Timer_Delay25ms(UINT32 u32CNT);
  29      =1  void delay_ms(unsigned int n);
  30      =1  
  31      =1  #endif
  26          #include "SFR_Assemble.h"
   1      =1  #ifndef __SFR_Assemble_H__
   2      =1  #define __SFR_Assemble_H__
   3      =1  
   4      =1  //----------------------------------------------------------
   5      =1  // 1.Core registers
   6      =1  //----------------------------------------------------------
   7      =1  //SFR ACC         = 0xe0;
   8      =1  //SFR B           = 0xf0;
   9      =1  //SFR PSW         = 0xd0;
  10      =1  //SFR SP          = 0x81;            //initialize value = 0x07
  11      =1  //SFR DPL         = 0x82;
  12      =1  //SFR DPH         = 0x83;
  13      =1  //SFR DPL1        = 0x84;
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 13  

  14      =1  //SFR DPH1        = 0x85;
  15      =1  //SFR DPS         = 0x92;
  16      =1  //----------------------------------------------------------
  17      =1  //----------------------------------------------------------
  18      =1  
  19      =1  //ACC
  20      =1  
  21      =1  //B
  22      =1  
  23      =1  //PSW
  24      =1  
  25      =1  //SP
  26      =1  
  27      =1  //DPL
  28      =1  
  29      =1  //DPH
  30      =1  
  31      =1  //DPL1
  32      =1  
  33      =1  //DPH1
  34      =1  
  35      =1  //----------------------------------------------------------
  36      =1  // 1.Core registers END
  37      =1  //----------------------------------------------------------
  38      =1  
  39      =1  //----------------------------------------------------------
  40      =1  // 2.IAP mode    registers
  41      =1  //----------------------------------------------------------
  42      =1  //SFR IAPCTRL  = 0xc8;
  43      =1  //SFR IAPLOCK  = 0xf5;
  44      =1  //SFR IAPDATA  = 0xed;
  45      =1  //SFR IAPADDRL = 0xe5;
  46      =1  //SFR IAPADDRH = 0xdd;
  47      =1  //----------------------------------------------------------
  48      =1  //----------------------------------------------------------
  49      =1  
  50      =1  //IAPCTRL
  51      =1  #define set_IAPLOCKEN  IAPLOCKEN    = 1
  52      =1  #define set_IAPFAIL    IAPFAIL      = 1
  53      =1  #define set_IAPRD      IAPRD        = 1
  54      =1  #define set_IAPER      IAPER        = 1
  55      =1  #define set_IAPWR      IAPWR        = 1
  56      =1  #define set_IAPGO      IAPGO        = 1
  57      =1  
  58      =1  #define clr_IAPLOCKEN  IAPLOCKEN    = 0
  59      =1  #define clr_IAPFAIL    IAPFAIL      = 0
  60      =1  #define clr_IAPRD      IAPRD        = 0
  61      =1  #define clr_IAPER      IAPER        = 0
  62      =1  #define clr_IAPWR      IAPWR        = 0
  63      =1  #define clr_IAPGO      IAPGO        = 0
  64      =1  
  65      =1  //IAPLOCK
  66      =1  
  67      =1  //IAPDATA
  68      =1  
  69      =1  //IAPADDRL
  70      =1  
  71      =1  //IAPADDRH
  72      =1  
  73      =1  //----------------------------------------------------------
  74      =1  // 2.IAP mode    registers end
  75      =1  //----------------------------------------------------------
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 14  

  76      =1  
  77      =1  //----------------------------------------------------------
  78      =1  // 3. PMU   registers
  79      =1  //----------------------------------------------------------
  80      =1  //SFR CLKCON  = 0xf4;
  81      =1  //SFR CLKDIV  = 0xec;
  82      =1  //SFR RSTSTAT = 0xe4;
  83      =1  //SFR PCON    = 0xb0;
  84      =1  //SFR DPWAKE  = 0xf7;
  85      =1  //----------------------------------------------------------
  86      =1  //----------------------------------------------------------
  87      =1  
  88      =1  //CLKCON
  89      =1  #define set_WDTCKEN     CLKCON    |= SET_BIT4
  90      =1  #define set_RC16MEN     CLKCON    |= SET_BIT3
  91      =1  #define set_LOWCLK_SEL  CLKCON    |= SET_BIT2 
  92      =1  #define set_HIGHCLK_SEL CLKCON    |= SET_BIT1
  93      =1  #define set_SYSCLK_SEL  CLKCON    |= SET_BIT0
  94      =1                              
  95      =1  #define clr_WDTCKEN     CLKCON    &= ~SET_BIT4
  96      =1  #define clr_RC16MEN     CLKCON    &= ~SET_BIT3
  97      =1  #define clr_LOWCLK_SEL  CLKCON    &= ~SET_BIT2 
  98      =1  #define clr_HIGHCLK_SEL CLKCON    &= ~SET_BIT1
  99      =1  #define clr_SYSCLK_SEL  CLKCON    &= ~SET_BIT0
 100      =1  
 101      =1  //CLKDIV  
 102      =1  #define set_SYSCLKDIV2  CLKDIV    |= SET_BIT2 
 103      =1  #define set_SYSCLKDIV1  CLKDIV    |= SET_BIT1
 104      =1  #define set_SYSCLKDIV0  CLKDIV    |= SET_BIT0
 105      =1                              
 106      =1  #define clr_SYSCLKDIV2  CLKDIV    &= ~SET_BIT2 
 107      =1  #define clr_SYSCLKDIV1  CLKDIV    &= ~SET_BIT1
 108      =1  #define clr_SYSCLKDIV0  CLKDIV    &= ~SET_BIT0
 109      =1  
 110      =1  //RSTSTAT 
 111      =1  #define set_WDTOF       RSTSTAT    |= SET_BIT7
 112      =1  #define set_WDTEN       RSTSTAT    |= SET_BIT6
 113      =1  #define set_PORF        RSTSTAT    |= SET_BIT4
 114      =1  #define set_ERSTF       RSTSTAT    |= SET_BIT3
 115      =1  #define set_WDTCYCLE2   RSTSTAT    |= SET_BIT2 
 116      =1  #define set_WDTCYCLE1   RSTSTAT    |= SET_BIT1
 117      =1  #define set_WDTCYCLE0   RSTSTAT    |= SET_BIT0
 118      =1                              
 119      =1  #define clr_WDTOF       RSTSTAT    &= ~SET_BIT7
 120      =1  #define clr_WDTEN       RSTSTAT    &= ~SET_BIT6
 121      =1  #define clr_PORF        RSTSTAT    &= ~SET_BIT4
 122      =1  #define clr_ERSTF       RSTSTAT    &= ~SET_BIT3
 123      =1  #define clr_WDTCYCLE2   RSTSTAT    &= ~SET_BIT2 
 124      =1  #define clr_WDTCYCLE1   RSTSTAT    &= ~SET_BIT1
 125      =1  #define clr_WDTCYCLE0   RSTSTAT    &= ~SET_BIT0
 126      =1  
 127      =1  //PCON    
 128      =1  #define set_LRCEN_SLEEP PCON       |= SET_BIT7
 129      =1  #define set_LPEN_IDLE   PCON       |= SET_BIT6
 130      =1  #define set_DEEPSLEEP   PCON       |= SET_BIT2 
 131      =1  #define set_SLEEP       PCON       |= SET_BIT1
 132      =1  #define set_IDLE        PCON       |= SET_BIT0
 133      =1                              
 134      =1  #define clr_LRCEN_SLEEP PCON       &= ~SET_BIT7
 135      =1  #define clr_LPEN_IDLE   PCON       &= ~SET_BIT6
 136      =1  #define clr_DEEPSLEEP   PCON       &= ~SET_BIT2 
 137      =1  #define clr_SLEEP       PCON       &= ~SET_BIT1
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 15  

 138      =1  #define clr_IDLE        PCON       &= ~SET_BIT0
 139      =1  
 140      =1  //DPWAKE
 141      =1  #define set_WAKEUPCS3   DPWAKE       |= SET_BIT7
 142      =1  #define set_WAKEUPCS2   DPWAKE       |= SET_BIT6
 143      =1  #define set_WAKEUPCS1   DPWAKE       |= SET_BIT5 
 144      =1  #define set_WAKEUPCS0   DPWAKE       |= SET_BIT4
 145      =1  #define set_WAKEUPEN    DPWAKE       |= SET_BIT0
 146      =1                              
 147      =1  #define clr_WAKEUPCS3   DPWAKE       &= ~SET_BIT7
 148      =1  #define clr_WAKEUPCS2   DPWAKE       &= ~SET_BIT6
 149      =1  #define clr_WAKEUPCS1   DPWAKE       &= ~SET_BIT5 
 150      =1  #define clr_WAKEUPCS0   DPWAKE       &= ~SET_BIT4
 151      =1  #define clr_WAKEUPEN    DPWAKE       &= ~SET_BIT0
 152      =1  
 153      =1  //----------------------------------------------------------
 154      =1  // 3. PMU   registers end
 155      =1  //----------------------------------------------------------
 156      =1  
 157      =1  //----------------------------------------------------------
 158      =1  // 4.GPIO registers
 159      =1  //----------------------------------------------------------
 160      =1  //SFR P0          = 0x80;
 161      =1  //SFR P1          = 0x90;
 162      =1  //SFR P2          = 0xa0;
 163      =1  //SFR PORTMUX1L   = 0xf8;
 164      =1  //SFR PORTMUX1H   = 0xe8;
 165      =1  //SFR PORTMUX2    = 0xd8;
 166      =1  //SFR PORTMUX3    = 0xc0;
 167      =1  //SFR PORTMUX4    = 0x91;
 168      =1  //SFR P0OEN       = 0xf9;
 169      =1  //SFR P0PUN       = 0xf1;
 170      =1  //SFR P0PDN       = 0xe9;
 171      =1  //SFR P0ODN       = 0xe1;
 172      =1  //SFR P0HC1       = 0xd9;
 173      =1  //SFR P0HC0       = 0xd1;
 174      =1  //SFR P0IEN       = 0xc9;
 175      =1  //SFR P0IRQ       = 0xc1;
 176      =1  //SFR P1OEN       = 0xfa;
 177      =1  //SFR P1PUN       = 0xf2;
 178      =1  //SFR P1PDN       = 0xea;
 179      =1  //SFR P1ODN       = 0xe2;
 180      =1  //SFR P1HC1       = 0xda;
 181      =1  //SFR P1HC0       = 0xd2;
 182      =1  //SFR P1IEN       = 0xca;
 183      =1  //SFR P1IRQ       = 0xc2;
 184      =1  //SFR PORTIRQCLREN= 0xdb;
 185      =1  //SFR P2OEN       = 0xfb;
 186      =1  //SFR P2PUN       = 0xf3;
 187      =1  //SFR P2PDN       = 0xeb;
 188      =1  //SFR P2ODN       = 0xe3;
 189      =1  //SFR P2HC0       = 0xd3;
 190      =1  //SFR P2IEN       = 0xcb;
 191      =1  //SFR P2IRQ       = 0xc3;
 192      =1  //SFR P012IRQCON    = 0xfc;
 193      =1  //----------------------------------------------------------
 194      =1  //----------------------------------------------------------
 195      =1  
 196      =1  //P0
 197      =1  #define set_P07     P0_7      = 1
 198      =1  #define set_P06     P0_6      = 1
 199      =1  #define set_P05     P0_5      = 1
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 16  

 200      =1  #define set_P04     P0_4      = 1
 201      =1  #define set_P03     P0_3      = 1
 202      =1  #define set_P02     P0_2      = 1
 203      =1  #define set_P01     P0_1      = 1
 204      =1  #define set_P00     P0_0      = 1
 205      =1  
 206      =1  #define clr_P07     P0_7      = 0
 207      =1  #define clr_P06     P0_6      = 0
 208      =1  #define clr_P05     P0_5      = 0
 209      =1  #define clr_P04     P0_4      = 0
 210      =1  #define clr_P03     P0_3      = 0
 211      =1  #define clr_P02     P0_2      = 0
 212      =1  #define clr_P01     P0_1      = 0
 213      =1  #define clr_P00     P0_0      = 0
 214      =1  
 215      =1  //P1
 216      =1  #define set_P17     P1_7      = 1
 217      =1  #define set_P16     P1_6      = 1
 218      =1  #define set_P15     P1_5      = 1
 219      =1  #define set_P14     P1_4      = 1
 220      =1  #define set_P13     P1_3      = 1
 221      =1  #define set_P12     P1_2      = 1
 222      =1  #define set_P11     P1_1      = 1
 223      =1  #define set_P10     P1_0      = 1
 224      =1  
 225      =1  #define clr_P17     P1_7      = 0
 226      =1  #define clr_P16     P1_6      = 0
 227      =1  #define clr_P15     P1_5      = 0
 228      =1  #define clr_P14     P1_4      = 0
 229      =1  #define clr_P13     P1_3      = 0
 230      =1  #define clr_P12     P1_2      = 0
 231      =1  #define clr_P11     P1_1      = 0
 232      =1  #define clr_P10     P1_0      = 0
 233      =1  
 234      =1  //P2
 235      =1  #define set_P21     P2_1      = 1
 236      =1  #define set_P20     P2_0      = 1
 237      =1  
 238      =1  #define clr_P21     P2_1      = 0
 239      =1  #define clr_P20     P2_0      = 0
 240      =1  
 241      =1  //PORTMUX1L
 242      =1  #define set_PWMPORTEN3    PWMPORTEN3  = 1
 243      =1  #define set_PWMPORTEN2    PWMPORTEN2  = 1
 244      =1  #define set_PWMPORTEN1    PWMPORTEN1  = 1
 245      =1  #define set_PWMPORTEN0    PWMPORTEN0  = 1
 246      =1  #define set_LOSCPORTEN    LOSCPORTEN  = 1
 247      =1  #define set_BEEPPORTEN    BEEPPORTEN  = 1
 248      =1  #define set_RSTPORTEN     RSTPORTEN   = 1
 249      =1  #define set_HOSCPORTEN    HOSCPORTEN  = 1
 250      =1                            
 251      =1  #define clr_PWMPORTEN3    PWMPORTEN3  = 0
 252      =1  #define clr_PWMPORTEN2    PWMPORTEN2  = 0
 253      =1  #define clr_PWMPORTEN1    PWMPORTEN1  = 0
 254      =1  #define clr_PWMPORTEN0    PWMPORTEN0  = 0
 255      =1  #define clr_LOSCPORTEN    LOSCPORTEN  = 0
 256      =1  #define clr_BEEPPORTEN    BEEPPORTEN  = 0
 257      =1  #define clr_RSTPORTEN     RSTPORTEN   = 0
 258      =1  #define clr_HOSCPORTEN    HOSCPORTEN  = 0
 259      =1  
 260      =1  //PORTMUX1H
 261      =1  #define set_ADPORTEN9     ADPORTEN9   = 1
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 17  

 262      =1  #define set_ADPORTEN8     ADPORTEN8   = 1
 263      =1  #define set_ADPORTEN7     ADPORTEN7   = 1
 264      =1  #define set_ADPORTEN6     ADPORTEN6   = 1
 265      =1  #define set_ADPORTEN4     ADPORTEN4   = 1
 266      =1  #define set_PWMPORTEN5    PWMPORTEN5  = 1
 267      =1  #define set_PWMPORTEN4    PWMPORTEN4  = 1
 268      =1                            
 269      =1  #define clr_ADPORTEN9     ADPORTEN9   = 0
 270      =1  #define clr_ADPORTEN8     ADPORTEN8   = 0
 271      =1  #define clr_ADPORTEN7     ADPORTEN7   = 0
 272      =1  #define clr_ADPORTEN6     ADPORTEN6   = 0
 273      =1  #define clr_ADPORTEN4     ADPORTEN4   = 0
 274      =1  #define clr_PWMPORTEN5    PWMPORTEN5  = 0
 275      =1  #define clr_PWMPORTEN4    PWMPORTEN4  = 0
 276      =1  
 277      =1  //PORTMUX2
 278      =1  #define set_SPIPORTEN     SPIPORTEN   = 1
 279      =1  #define set_I2CPORTEN     I2CPORTEN   = 1
 280      =1  #define set_UART1PORTEN   UART1PORTEN = 1
 281      =1  #define set_UART0PORTEN   UART0PORTEN = 1
 282      =1                            
 283      =1  #define clr_SPIPORTEN     SPIPORTEN   = 0
 284      =1  #define clr_I2CPORTEN     I2CPORTEN   = 0
 285      =1  #define clr_UART1PORTEN   UART1PORTEN = 0
 286      =1  #define clr_UART0PORTEN   UART0PORTEN = 0
 287      =1  
 288      =1  //PORTMUX3
 289      =1  #define set_ADPORTEN5      ADPORTEN5  = 1
 290      =1  #define set_ADPORTEN3      ADPORTEN3  = 1
 291      =1  #define set_ADPORTEN2      ADPORTEN2  = 1
 292      =1  #define set_ADPORTEN1      ADPORTEN1  = 1
 293      =1  #define set_ADPORTEN0      ADPORTEN0  = 1
 294      =1                            
 295      =1  #define clr_ADPORTEN5      ADPORTEN5  = 0
 296      =1  #define clr_ADPORTEN3      ADPORTEN3  = 0
 297      =1  #define clr_ADPORTEN2      ADPORTEN2  = 0
 298      =1  #define clr_ADPORTEN1      ADPORTEN1  = 0
 299      =1  #define clr_ADPORTEN0      ADPORTEN0  = 0
 300      =1  
 301      =1  //PORTMUX4
 302      =1  #define set_VREFPORTEN     PORTMUX4  |= SET_BIT2 
 303      =1  #define set_CP1PORTEN      PORTMUX4  |= SET_BIT1
 304      =1  #define set_CP0PORTEN      PORTMUX4  |= SET_BIT0
 305      =1                              
 306      =1  #define clr_VREFPORTEN     PORTMUX4  &= ~SET_BIT2
 307      =1  #define clr_CP1PORTEN      PORTMUX4  &= ~SET_BIT1
 308      =1  #define clr_CP0PORTEN      PORTMUX4  &= ~SET_BIT0 
 309      =1  
 310      =1  //P0OEN
 311      =1  #define set_P0OEN7   P0OEN    |= SET_BIT7
 312      =1  #define set_P0OEN6   P0OEN    |= SET_BIT6
 313      =1  #define set_P0OEN5   P0OEN    |= SET_BIT5
 314      =1  #define set_P0OEN4   P0OEN    |= SET_BIT4
 315      =1  #define set_P0OEN3   P0OEN    |= SET_BIT3
 316      =1  #define set_P0OEN2   P0OEN    |= SET_BIT2 
 317      =1  #define set_P0OEN1   P0OEN    |= SET_BIT1
 318      =1  #define set_P0OEN0   P0OEN    |= SET_BIT0
 319      =1                              
 320      =1  #define clr_P0OEN7   P0OEN    &= ~SET_BIT7
 321      =1  #define clr_P0OEN6   P0OEN    &= ~SET_BIT6
 322      =1  #define clr_P0OEN5   P0OEN    &= ~SET_BIT5
 323      =1  #define clr_P0OEN4   P0OEN    &= ~SET_BIT4
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 18  

 324      =1  #define clr_P0OEN3   P0OEN    &= ~SET_BIT3
 325      =1  #define clr_P0OEN2   P0OEN    &= ~SET_BIT2 
 326      =1  #define clr_P0OEN1   P0OEN    &= ~SET_BIT1
 327      =1  #define clr_P0OEN0   P0OEN    &= ~SET_BIT0
 328      =1  
 329      =1  //P0PUN
 330      =1  #define set_P0PUN7   P0PUN    |= SET_BIT7
 331      =1  #define set_P0PUN6   P0PUN    |= SET_BIT6
 332      =1  #define set_P0PUN5   P0PUN    |= SET_BIT5
 333      =1  #define set_P0PUN4   P0PUN    |= SET_BIT4
 334      =1  #define set_P0PUN3   P0PUN    |= SET_BIT3
 335      =1  #define set_P0PUN2   P0PUN    |= SET_BIT2 
 336      =1  #define set_P0PUN1   P0PUN    |= SET_BIT1
 337      =1  #define set_P0PUN0   P0PUN    |= SET_BIT0
 338      =1                              
 339      =1  #define clr_P0PUN7   P0PUN    &= ~SET_BIT7
 340      =1  #define clr_P0PUN6   P0PUN    &= ~SET_BIT6
 341      =1  #define clr_P0PUN5   P0PUN    &= ~SET_BIT5
 342      =1  #define clr_P0PUN4   P0PUN    &= ~SET_BIT4
 343      =1  #define clr_P0PUN3   P0PUN    &= ~SET_BIT3
 344      =1  #define clr_P0PUN2   P0PUN    &= ~SET_BIT2 
 345      =1  #define clr_P0PUN1   P0PUN    &= ~SET_BIT1
 346      =1  #define clr_P0PUN0   P0PUN    &= ~SET_BIT0
 347      =1  
 348      =1  //P0PDN
 349      =1  #define set_P0PDN7   P0PDN    |= SET_BIT7
 350      =1  #define set_P0PDN6   P0PDN    |= SET_BIT6
 351      =1  #define set_P0PDN5   P0PDN    |= SET_BIT5
 352      =1  #define set_P0PDN4   P0PDN    |= SET_BIT4
 353      =1  #define set_P0PDN3   P0PDN    |= SET_BIT3
 354      =1  #define set_P0PDN2   P0PDN    |= SET_BIT2 
 355      =1  #define set_P0PDN1   P0PDN    |= SET_BIT1
 356      =1  #define set_P0PDN0   P0PDN    |= SET_BIT0
 357      =1                              
 358      =1  #define clr_P0PDN7   P0PDN    &= ~SET_BIT7
 359      =1  #define clr_P0PDN6   P0PDN    &= ~SET_BIT6
 360      =1  #define clr_P0PDN5   P0PDN    &= ~SET_BIT5
 361      =1  #define clr_P0PDN4   P0PDN    &= ~SET_BIT4
 362      =1  #define clr_P0PDN3   P0PDN    &= ~SET_BIT3
 363      =1  #define clr_P0PDN2   P0PDN    &= ~SET_BIT2 
 364      =1  #define clr_P0PDN1   P0PDN    &= ~SET_BIT1
 365      =1  #define clr_P0PDN0   P0PDN    &= ~SET_BIT0
 366      =1  
 367      =1  //P0ODN
 368      =1  #define set_P0ODN7   P0ODN    |= SET_BIT7
 369      =1  #define set_P0ODN6   P0ODN    |= SET_BIT6
 370      =1  #define set_P0ODN5   P0ODN    |= SET_BIT5
 371      =1  #define set_P0ODN4   P0ODN    |= SET_BIT4
 372      =1  #define set_P0ODN3   P0ODN    |= SET_BIT3
 373      =1  #define set_P0ODN2   P0ODN    |= SET_BIT2 
 374      =1  #define set_P0ODN1   P0ODN    |= SET_BIT1
 375      =1  #define set_P0ODN0   P0ODN    |= SET_BIT0
 376      =1                              
 377      =1  #define clr_P0ODN7   P0ODN    &= ~SET_BIT7
 378      =1  #define clr_P0ODN6   P0ODN    &= ~SET_BIT6
 379      =1  #define clr_P0ODN5   P0ODN    &= ~SET_BIT5
 380      =1  #define clr_P0ODN4   P0ODN    &= ~SET_BIT4
 381      =1  #define clr_P0ODN3   P0ODN    &= ~SET_BIT3
 382      =1  #define clr_P0ODN2   P0ODN    &= ~SET_BIT2 
 383      =1  #define clr_P0ODN1   P0ODN    &= ~SET_BIT1
 384      =1  #define clr_P0ODN0   P0ODN    &= ~SET_BIT0
 385      =1  
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 19  

 386      =1  //P0HC1
 387      =1  #define set_P0HC1_7   P0HC1    |= SET_BIT7
 388      =1  #define set_P0HC1_6   P0HC1    |= SET_BIT6
 389      =1  #define set_P0HC1_5   P0HC1    |= SET_BIT5
 390      =1  #define set_P0HC1_4   P0HC1    |= SET_BIT4
 391      =1  #define set_P0HC1_3   P0HC1    |= SET_BIT3
 392      =1  #define set_P0HC1_2   P0HC1    |= SET_BIT2
 393      =1  #define set_P0HC1_1   P0HC1    |= SET_BIT1
 394      =1  #define set_P0HC1_0   P0HC1    |= SET_BIT0
 395      =1                              
 396      =1  #define clr_P0HC1_7   P0HC1    &= ~SET_BIT7
 397      =1  #define clr_P0HC1_6   P0HC1    &= ~SET_BIT6
 398      =1  #define clr_P0HC1_5   P0HC1    &= ~SET_BIT5
 399      =1  #define clr_P0HC1_4   P0HC1    &= ~SET_BIT4
 400      =1  #define clr_P0HC1_3   P0HC1    &= ~SET_BIT3
 401      =1  #define clr_P0HC1_2   P0HC1    &= ~SET_BIT2
 402      =1  #define clr_P0HC1_1   P0HC1    &= ~SET_BIT1
 403      =1  #define clr_P0HC1_0   P0HC1    &= ~SET_BIT0
 404      =1  
 405      =1  //P0HC0
 406      =1  #define set_P0HC0_7   P0HC0    |= SET_BIT7
 407      =1  #define set_P0HC0_6   P0HC0    |= SET_BIT6
 408      =1  #define set_P0HC0_5   P0HC0    |= SET_BIT5
 409      =1  #define set_P0HC0_4   P0HC0    |= SET_BIT4
 410      =1  #define set_P0HC0_3   P0HC0    |= SET_BIT3
 411      =1  #define set_P0HC0_2   P0HC0    |= SET_BIT2
 412      =1  #define set_P0HC0_1   P0HC0    |= SET_BIT1
 413      =1  #define set_P0HC0_0   P0HC0    |= SET_BIT0
 414      =1  
 415      =1  #define clr_P0HC0_7   P0HC0    &= ~SET_BIT7
 416      =1  #define clr_P0HC0_6   P0HC0    &= ~SET_BIT6
 417      =1  #define clr_P0HC0_5   P0HC0    &= ~SET_BIT5
 418      =1  #define clr_P0HC0_4   P0HC0    &= ~SET_BIT4
 419      =1  #define clr_P0HC0_3   P0HC0    &= ~SET_BIT3
 420      =1  #define clr_P0HC0_2   P0HC0    &= ~SET_BIT2
 421      =1  #define clr_P0HC0_1   P0HC0    &= ~SET_BIT1
 422      =1  #define clr_P0HC0_0   P0HC0    &= ~SET_BIT0
 423      =1  
 424      =1  //P0IEN
 425      =1  #define set_P0IEN7   P0IEN    |= SET_BIT7
 426      =1  #define set_P0IEN6   P0IEN    |= SET_BIT6
 427      =1  #define set_P0IEN5   P0IEN    |= SET_BIT5
 428      =1  #define set_P0IEN4   P0IEN    |= SET_BIT4
 429      =1  #define set_P0IEN3   P0IEN    |= SET_BIT3
 430      =1  #define set_P0IEN2   P0IEN    |= SET_BIT2
 431      =1  #define set_P0IEN1   P0IEN    |= SET_BIT1
 432      =1  #define set_P0IEN0   P0IEN    |= SET_BIT0
 433      =1  
 434      =1  #define clr_P0IEN7   P0IEN    &= ~SET_BIT7
 435      =1  #define clr_P0IEN6   P0IEN    &= ~SET_BIT6
 436      =1  #define clr_P0IEN5   P0IEN    &= ~SET_BIT5
 437      =1  #define clr_P0IEN4   P0IEN    &= ~SET_BIT4
 438      =1  #define clr_P0IEN3   P0IEN    &= ~SET_BIT3
 439      =1  #define clr_P0IEN2   P0IEN    &= ~SET_BIT2
 440      =1  #define clr_P0IEN1   P0IEN    &= ~SET_BIT1
 441      =1  #define clr_P0IEN0   P0IEN    &= ~SET_BIT0
 442      =1  
 443      =1  //P0IRQ
 444      =1  #define set_P0IRQ7   P0IRQ    |= SET_BIT7
 445      =1  #define set_P0IRQ6   P0IRQ    |= SET_BIT6
 446      =1  #define set_P0IRQ5   P0IRQ    |= SET_BIT5
 447      =1  #define set_P0IRQ4   P0IRQ    |= SET_BIT4
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 20  

 448      =1  #define set_P0IRQ3   P0IRQ    |= SET_BIT3
 449      =1  #define set_P0IRQ2   P0IRQ    |= SET_BIT2
 450      =1  #define set_P0IRQ1   P0IRQ    |= SET_BIT1
 451      =1  #define set_P0IRQ0   P0IRQ    |= SET_BIT0
 452      =1  
 453      =1  #define clr_P0IRQ7   P0IRQ    &= ~SET_BIT7
 454      =1  #define clr_P0IRQ6   P0IRQ    &= ~SET_BIT6
 455      =1  #define clr_P0IRQ5   P0IRQ    &= ~SET_BIT5
 456      =1  #define clr_P0IRQ4   P0IRQ    &= ~SET_BIT4
 457      =1  #define clr_P0IRQ3   P0IRQ    &= ~SET_BIT3
 458      =1  #define clr_P0IRQ2   P0IRQ    &= ~SET_BIT2
 459      =1  #define clr_P0IRQ1   P0IRQ    &= ~SET_BIT1
 460      =1  #define clr_P0IRQ0   P0IRQ    &= ~SET_BIT0
 461      =1  
 462      =1  //P1OEN
 463      =1  #define set_P1OEN7   P1OEN    |= SET_BIT7
 464      =1  #define set_P1OEN6   P1OEN    |= SET_BIT6
 465      =1  #define set_P1OEN5   P1OEN    |= SET_BIT5
 466      =1  #define set_P1OEN4   P1OEN    |= SET_BIT4
 467      =1  #define set_P1OEN3   P1OEN    |= SET_BIT3
 468      =1  #define set_P1OEN2   P1OEN    |= SET_BIT2 
 469      =1  #define set_P1OEN1   P1OEN    |= SET_BIT1
 470      =1  #define set_P1OEN0   P1OEN    |= SET_BIT0
 471      =1  
 472      =1  #define clr_P1OEN7   P1OEN    &= ~SET_BIT7
 473      =1  #define clr_P1OEN6   P1OEN    &= ~SET_BIT6
 474      =1  #define clr_P1OEN5   P1OEN    &= ~SET_BIT5
 475      =1  #define clr_P1OEN4   P1OEN    &= ~SET_BIT4
 476      =1  #define clr_P1OEN3   P1OEN    &= ~SET_BIT3
 477      =1  #define clr_P1OEN2   P1OEN    &= ~SET_BIT2 
 478      =1  #define clr_P1OEN1   P1OEN    &= ~SET_BIT1
 479      =1  #define clr_P1OEN0   P1OEN    &= ~SET_BIT0
 480      =1  
 481      =1  //P1PUN
 482      =1  #define set_P1PUN7   P1PUN    |= SET_BIT7
 483      =1  #define set_P1PUN6   P1PUN    |= SET_BIT6
 484      =1  #define set_P1PUN5   P1PUN    |= SET_BIT5
 485      =1  #define set_P1PUN4   P1PUN    |= SET_BIT4
 486      =1  #define set_P1PUN3   P1PUN    |= SET_BIT3
 487      =1  #define set_P1PUN2   P1PUN    |= SET_BIT2 
 488      =1  #define set_P1PUN1   P1PUN    |= SET_BIT1
 489      =1  #define set_P1PUN0   P1PUN    |= SET_BIT0
 490      =1                              
 491      =1  #define clr_P1PUN7   P1PUN    &= ~SET_BIT7
 492      =1  #define clr_P1PUN6   P1PUN    &= ~SET_BIT6
 493      =1  #define clr_P1PUN5   P1PUN    &= ~SET_BIT5
 494      =1  #define clr_P1PUN4   P1PUN    &= ~SET_BIT4
 495      =1  #define clr_P1PUN3   P1PUN    &= ~SET_BIT3
 496      =1  #define clr_P1PUN2   P1PUN    &= ~SET_BIT2 
 497      =1  #define clr_P1PUN1   P1PUN    &= ~SET_BIT1
 498      =1  #define clr_P1PUN0   P1PUN    &= ~SET_BIT0
 499      =1  
 500      =1  //P1PDN
 501      =1  #define set_P1PDN7   P1PDN    |= SET_BIT7
 502      =1  #define set_P1PDN6   P1PDN    |= SET_BIT6
 503      =1  #define set_P1PDN5   P1PDN    |= SET_BIT5
 504      =1  #define set_P1PDN4   P1PDN    |= SET_BIT4
 505      =1  #define set_P1PDN3   P1PDN    |= SET_BIT3
 506      =1  #define set_P1PDN2   P1PDN    |= SET_BIT2 
 507      =1  #define set_P1PDN1   P1PDN    |= SET_BIT1
 508      =1  #define set_P1PDN0   P1PDN    |= SET_BIT0
 509      =1                              
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 21  

 510      =1  #define clr_P1PDN7   P1PDN    &= ~SET_BIT7
 511      =1  #define clr_P1PDN6   P1PDN    &= ~SET_BIT6
 512      =1  #define clr_P1PDN5   P1PDN    &= ~SET_BIT5
 513      =1  #define clr_P1PDN4   P1PDN    &= ~SET_BIT4
 514      =1  #define clr_P1PDN3   P1PDN    &= ~SET_BIT3
 515      =1  #define clr_P1PDN2   P1PDN    &= ~SET_BIT2 
 516      =1  #define clr_P1PDN1   P1PDN    &= ~SET_BIT1
 517      =1  #define clr_P1PDN0   P1PDN    &= ~SET_BIT0
 518      =1  
 519      =1  //P1ODN
 520      =1  #define set_P1ODN7   P1ODN    |= SET_BIT7
 521      =1  #define set_P1ODN6   P1ODN    |= SET_BIT6
 522      =1  #define set_P1ODN5   P1ODN    |= SET_BIT5
 523      =1  #define set_P1ODN4   P1ODN    |= SET_BIT4
 524      =1  #define set_P1ODN3   P1ODN    |= SET_BIT3
 525      =1  #define set_P1ODN2   P1ODN    |= SET_BIT2 
 526      =1  #define set_P1ODN1   P1ODN    |= SET_BIT1
 527      =1  #define set_P1ODN0   P1ODN    |= SET_BIT0
 528      =1                              
 529      =1  #define clr_P1ODN7   P1ODN    &= ~SET_BIT7
 530      =1  #define clr_P1ODN6   P1ODN    &= ~SET_BIT6
 531      =1  #define clr_P1ODN5   P1ODN    &= ~SET_BIT5
 532      =1  #define clr_P1ODN4   P1ODN    &= ~SET_BIT4
 533      =1  #define clr_P1ODN3   P1ODN    &= ~SET_BIT3
 534      =1  #define clr_P1ODN2   P1ODN    &= ~SET_BIT2 
 535      =1  #define clr_P1ODN1   P1ODN    &= ~SET_BIT1
 536      =1  #define clr_P1ODN0   P1ODN    &= ~SET_BIT0
 537      =1  
 538      =1  //P1HC1
 539      =1  #define set_P1HC1_7   P1HC1    |= SET_BIT7
 540      =1  #define set_P1HC1_6   P1HC1    |= SET_BIT6
 541      =1  #define set_P1HC1_5   P1HC1    |= SET_BIT5
 542      =1  #define set_P1HC1_4   P1HC1    |= SET_BIT4
 543      =1  #define set_P1HC1_3   P1HC1    |= SET_BIT3
 544      =1  #define set_P1HC1_2   P1HC1    |= SET_BIT2
 545      =1  #define set_P1HC1_1   P1HC1    |= SET_BIT1
 546      =1  #define set_P1HC1_0   P1HC1    |= SET_BIT0
 547      =1                              
 548      =1  #define clr_P1HC1_7   P1HC1    &= ~SET_BIT7
 549      =1  #define clr_P1HC1_6   P1HC1    &= ~SET_BIT6
 550      =1  #define clr_P1HC1_5   P1HC1    &= ~SET_BIT5
 551      =1  #define clr_P1HC1_4   P1HC1    &= ~SET_BIT4
 552      =1  #define clr_P1HC1_3   P1HC1    &= ~SET_BIT3
 553      =1  #define clr_P1HC1_2   P1HC1    &= ~SET_BIT2
 554      =1  #define clr_P1HC1_1   P1HC1    &= ~SET_BIT1
 555      =1  #define clr_P1HC1_0   P1HC1    &= ~SET_BIT0
 556      =1  
 557      =1  //P1HC0
 558      =1  #define set_P1HC0_7   P1HC0    |= SET_BIT7
 559      =1  #define set_P1HC0_6   P1HC0    |= SET_BIT6
 560      =1  #define set_P1HC0_5   P1HC0    |= SET_BIT5
 561      =1  #define set_P1HC0_4   P1HC0    |= SET_BIT4
 562      =1  #define set_P1HC0_3   P1HC0    |= SET_BIT3
 563      =1  #define set_P1HC0_2   P1HC0    |= SET_BIT2
 564      =1  #define set_P1HC0_1   P1HC0    |= SET_BIT1
 565      =1  #define set_P1HC0_0   P1HC0    |= SET_BIT0
 566      =1  
 567      =1  #define clr_P1HC0_7   P1HC0    &= ~SET_BIT7
 568      =1  #define clr_P1HC0_6   P1HC0    &= ~SET_BIT6
 569      =1  #define clr_P1HC0_5   P1HC0    &= ~SET_BIT5
 570      =1  #define clr_P1HC0_4   P1HC0    &= ~SET_BIT4
 571      =1  #define clr_P1HC0_3   P1HC0    &= ~SET_BIT3
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 22  

 572      =1  #define clr_P1HC0_2   P1HC0    &= ~SET_BIT2
 573      =1  #define clr_P1HC0_1   P1HC0    &= ~SET_BIT1
 574      =1  #define clr_P1HC0_0   P1HC0    &= ~SET_BIT0
 575      =1  
 576      =1  //P1IEN
 577      =1  #define set_P1IEN7   P1IEN    |= SET_BIT7
 578      =1  #define set_P1IEN6   P1IEN    |= SET_BIT6
 579      =1  #define set_P1IEN5   P1IEN    |= SET_BIT5
 580      =1  #define set_P1IEN4   P1IEN    |= SET_BIT4
 581      =1  #define set_P1IEN3   P1IEN    |= SET_BIT3
 582      =1  #define set_P1IEN2   P1IEN    |= SET_BIT2
 583      =1  #define set_P1IEN1   P1IEN    |= SET_BIT1
 584      =1  #define set_P1IEN0   P1IEN    |= SET_BIT0
 585      =1  
 586      =1  #define clr_P1IEN7   P1IEN    &= ~SET_BIT7
 587      =1  #define clr_P1IEN6   P1IEN    &= ~SET_BIT6
 588      =1  #define clr_P1IEN5   P1IEN    &= ~SET_BIT5
 589      =1  #define clr_P1IEN4   P1IEN    &= ~SET_BIT4
 590      =1  #define clr_P1IEN3   P1IEN    &= ~SET_BIT3
 591      =1  #define clr_P1IEN2   P1IEN    &= ~SET_BIT2
 592      =1  #define clr_P1IEN1   P1IEN    &= ~SET_BIT1
 593      =1  #define clr_P1IEN0   P1IEN    &= ~SET_BIT0
 594      =1  
 595      =1  //P1IRQ
 596      =1  #define set_P1IRQ7   P1IRQ    |= SET_BIT7
 597      =1  #define set_P1IRQ6   P1IRQ    |= SET_BIT6
 598      =1  #define set_P1IRQ5   P1IRQ    |= SET_BIT5
 599      =1  #define set_P1IRQ4   P1IRQ    |= SET_BIT4
 600      =1  #define set_P1IRQ3   P1IRQ    |= SET_BIT3
 601      =1  #define set_P1IRQ2   P1IRQ    |= SET_BIT2
 602      =1  #define set_P1IRQ1   P1IRQ    |= SET_BIT1
 603      =1  #define set_P1IRQ0   P1IRQ    |= SET_BIT0
 604      =1  
 605      =1  #define clr_P1IRQ7   P1IRQ    &= ~SET_BIT7
 606      =1  #define clr_P1IRQ6   P1IRQ    &= ~SET_BIT6
 607      =1  #define clr_P1IRQ5   P1IRQ    &= ~SET_BIT5
 608      =1  #define clr_P1IRQ4   P1IRQ    &= ~SET_BIT4
 609      =1  #define clr_P1IRQ3   P1IRQ    &= ~SET_BIT3
 610      =1  #define clr_P1IRQ2   P1IRQ    &= ~SET_BIT2
 611      =1  #define clr_P1IRQ1   P1IRQ    &= ~SET_BIT1
 612      =1  #define clr_P1IRQ0   P1IRQ    &= ~SET_BIT0
 613      =1  
 614      =1  //P2OEN
 615      =1  #define set_P2OEN1   P2OEN    |= SET_BIT1
 616      =1  #define set_P2OEN0   P2OEN    |= SET_BIT0
 617      =1  
 618      =1  #define clr_P2OEN1   P2OEN    &= ~SET_BIT1
 619      =1  #define clr_P2OEN0   P2OEN    &= ~SET_BIT0
 620      =1  
 621      =1  //P2PUN
 622      =1  #define set_P2PUN1   P2PUN    |= SET_BIT1
 623      =1  #define set_P2PUN0   P2PUN    |= SET_BIT0
 624      =1  
 625      =1  #define clr_P2PUN1   P2PUN    &= ~SET_BIT1
 626      =1  #define clr_P2PUN0   P2PUN    &= ~SET_BIT0
 627      =1  
 628      =1  //P2PDN
 629      =1  #define set_P2PDN1   P2PDN    |= SET_BIT1
 630      =1  #define set_P2PDN0   P2PDN    |= SET_BIT0
 631      =1  
 632      =1  #define clr_P2PDN1   P2PDN    &= ~SET_BIT1
 633      =1  #define clr_P2PDN0   P2PDN    &= ~SET_BIT0
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 23  

 634      =1  
 635      =1  //P2ODN
 636      =1  #define set_P2ODN1   P2ODN    |= SET_BIT1
 637      =1  #define set_P2ODN0   P2ODN    |= SET_BIT0
 638      =1  
 639      =1  #define clr_P2ODN1   P2ODN    &= ~SET_BIT1
 640      =1  #define clr_P2ODN0   P2ODN    &= ~SET_BIT0
 641      =1  
 642      =1  //P2HC0
 643      =1  #define set_P2HC0_1   P2HC0    |= SET_BIT1
 644      =1  #define set_P2HC0_0   P2HC0    |= SET_BIT0
 645      =1  
 646      =1  #define clr_P2HC0_1   P2HC0    &= ~SET_BIT1
 647      =1  #define clr_P2HC0_0   P2HC0    &= ~SET_BIT0
 648      =1  
 649      =1  //P2IEN
 650      =1  #define set_P2IEN1   P2IEN    |= SET_BIT1
 651      =1  #define set_P2IEN0   P2IEN    |= SET_BIT0
 652      =1  
 653      =1  #define clr_P2IEN1   P2IEN    &= ~SET_BIT1
 654      =1  #define clr_P2IEN0   P2IEN    &= ~SET_BIT0
 655      =1  
 656      =1  //P2IRQ
 657      =1  #define set_P2IRQ1   P2IRQ    |= SET_BIT1
 658      =1  #define set_P2IRQ0   P2IRQ    |= SET_BIT0
 659      =1  
 660      =1  #define clr_P2IRQ1   P2IRQ    &= ~SET_BIT1
 661      =1  #define clr_P2IRQ0   P2IRQ    &= ~SET_BIT0
 662      =1  
 663      =1  //P012IRQCON
 664      =1  #define set_P2IRQCFG1   P012IRQCON    |= SET_BIT5
 665      =1  #define set_P2IRQCFG0   P012IRQCON    |= SET_BIT4
 666      =1  #define set_P1IRQCFG1   P012IRQCON    |= SET_BIT3
 667      =1  #define set_P1IRQCFG0   P012IRQCON    |= SET_BIT2
 668      =1  #define set_P0IRQCFG1   P012IRQCON    |= SET_BIT1
 669      =1  #define set_P0IRQCFG0   P012IRQCON    |= SET_BIT0
 670      =1  
 671      =1  #define clr_P2IRQCFG1   P012IRQCON    &= ~SET_BIT5
 672      =1  #define clr_P2IRQCFG0   P012IRQCON    &= ~SET_BIT4
 673      =1  #define clr_P1IRQCFG1   P012IRQCON    &= ~SET_BIT3
 674      =1  #define clr_P1IRQCFG0   P012IRQCON    &= ~SET_BIT2
 675      =1  #define clr_P0IRQCFG1   P012IRQCON    &= ~SET_BIT1
 676      =1  #define clr_P0IRQCFG0   P012IRQCON    &= ~SET_BIT0
 677      =1  
 678      =1  //PORTIRQCLREN
 679      =1  #define set_PORTIRQCLREN   PORTIRQCLREN    |= SET_BIT0
 680      =1  
 681      =1  #define clr_PORTIRQCLREN   PORTIRQCLREN    &= ~SET_BIT0
 682      =1  
 683      =1  //----------------------------------------------------------
 684      =1  // 4.GPIO registers END
 685      =1  //----------------------------------------------------------
 686      =1  
 687      =1  //----------------------------------------------------------
 688      =1  // 5.Timer0,1  registers
 689      =1  //----------------------------------------------------------
 690      =1  //SFR TCON  = 0x88;
 691      =1  //SFR TMOD  = 0x89;
 692      =1  //SFR TL0   = 0x8a;
 693      =1  //SFR TL1   = 0x8b;
 694      =1  //SFR TH0   = 0x8c;
 695      =1  //SFR TH1   = 0x8d;
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 24  

 696      =1  //----------------------------------------------------------
 697      =1  //----------------------------------------------------------
 698      =1  
 699      =1  //TCON
 700      =1  #define set_TF1     TF1       = 1
 701      =1  #define set_TR1     TR1       = 1
 702      =1  #define set_T1CLKS  T1CLKS    = 1
 703      =1  #define set_TF0     TF0       = 1
 704      =1  #define set_TR0     TR0       = 1
 705      =1  #define set_T0CLKS  T0CLKS    = 1
 706      =1  
 707      =1  #define clr_TF1     TF1       = 0
 708      =1  #define clr_TR1     TR1       = 0
 709      =1  #define clr_T1CLKS  T1CLKS    = 0   //此位必需设置为0，选择系统时钟
 710      =1  #define clr_TF0     TF0       = 0
 711      =1  #define clr_TR0     TR0       = 0
 712      =1  #define clr_T0CLKS  T0CLKS    = 0   //此位必需设置为0，选择系统时钟
 713      =1  
 714      =1  //TMOD
 715      =1  #define set_T1PS1   TMOD    |= SET_BIT3
 716      =1  #define set_T1PS0   TMOD    |= SET_BIT2 
 717      =1  #define set_T0PS1   TMOD    |= SET_BIT1
 718      =1  #define set_T0PS0   TMOD    |= SET_BIT0
 719      =1                              
 720      =1  #define clr_T1PS1   TMOD    &= ~SET_BIT7
 721      =1  #define clr_T1PS0   TMOD    &= ~SET_BIT6
 722      =1  #define clr_T0PS1   TMOD    &= ~SET_BIT4
 723      =1  #define clr_T0PS0   TMOD    &= ~SET_BIT3
 724      =1  
 725      =1  //TL0
 726      =1  
 727      =1  //TH0
 728      =1  
 729      =1  //TL1
 730      =1  
 731      =1  //TH1
 732      =1  
 733      =1  //----------------------------------------------------------
 734      =1  // 5.Timer0,1  registers END
 735      =1  //----------------------------------------------------------
 736      =1  
 737      =1  //----------------------------------------------------------
 738      =1  // 6.PWM   registers
 739      =1  //----------------------------------------------------------
 740      =1  //SFR PWMCON0     = 0xd4;
 741      =1  //SFR PWMCON1     = 0xd5;
 742      =1  //SFR PWMMASKEN   = 0xd6;
 743      =1  //SFR PWMMASKDATA = 0xcc;
 744      =1  //SFR PWMINTCON   = 0xcd;
 745      =1  //SFR PWMINTF     = 0xa4;
 746      =1  //SFR PWMFBCON0   = 0xa5;
 747      =1  //SFR PWMFBCON1   = 0xa6;
 748      =1  //SFR PWMDTCON    = 0x9e;
 749      =1  //SFR PWMDTCYC    = 0x96;
 750      =1  //SFR PWMPL       = 0xce;
 751      =1  //SFR PWMPH       = 0xc4;
 752      =1  //SFR PWM0DL      = 0xc5;
 753      =1  //SFR PWM0DH      = 0xc6;
 754      =1  //SFR PWM1DL      = 0xbc;
 755      =1  //SFR PWM1DH      = 0xbd;
 756      =1  //SFR PWM2DL      = 0xbe;
 757      =1  //SFR PWM2DH      = 0xb4;
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 25  

 758      =1  //SFR PWM3DL      = 0xb5;
 759      =1  //SFR PWM3DH      = 0xb6;
 760      =1  //SFR PWM4DL      = 0xab;
 761      =1  //SFR PWM4DH      = 0xac;
 762      =1  //SFR PWM5DL      = 0xad;
 763      =1  //SFR PWM5DH      = 0xae;
 764      =1  //----------------------------------------------------------
 765      =1  //----------------------------------------------------------
 766      =1  //PWMCON0
 767      =1  #define set_PWMRUN       PWMCON0    |= SET_BIT7
 768      =1  #define set_PWMLOAD      PWMCON0    |= SET_BIT6
 769      =1  #define set_PWMCLR       PWMCON0    |= SET_BIT5
 770      =1  #define set_PWMTYP       PWMCON0    |= SET_BIT4
 771      =1  #define set_PWMOS        PWMCON0    |= SET_BIT3
 772      =1  #define set_PWMCLKDIV2   PWMCON0    |= SET_BIT2
 773      =1  #define set_PWMCLKDIV1   PWMCON0    |= SET_BIT1
 774      =1  #define set_PWMCLKDIV0   PWMCON0    |= SET_BIT0
 775      =1  
 776      =1  #define clr_PWMRUN       PWMCON0    &= ~SET_BIT7
 777      =1  #define clr_PWMLOAD      PWMCON0    &= ~SET_BIT6
 778      =1  #define clr_PWMCLR       PWMCON0    &= ~SET_BIT5
 779      =1  #define clr_PWMTYP       PWMCON0    &= ~SET_BIT4
 780      =1  #define clr_PWMOS        PWMCON0    &= ~SET_BIT3
 781      =1  #define clr_PWMCLKDIV2   PWMCON0    &= ~SET_BIT2
 782      =1  #define clr_PWMCLKDIV1   PWMCON0    &= ~SET_BIT1
 783      =1  #define clr_PWMCLKDIV0   PWMCON0    &= ~SET_BIT0
 784      =1  
 785      =1  //PWMCON1
 786      =1  #define set_PWMMOD1   PWMCON1    |= SET_BIT7
 787      =1  #define set_PWMMOD0   PWMCON1    |= SET_BIT6
 788      =1  #define set_PWM5PNP   PWMCON1    |= SET_BIT5
 789      =1  #define set_PWM4PNP   PWMCON1    |= SET_BIT4
 790      =1  #define set_PWM3PNP   PWMCON1    |= SET_BIT3
 791      =1  #define set_PWM2PNP   PWMCON1    |= SET_BIT2
 792      =1  #define set_PWM1PNP   PWMCON1    |= SET_BIT1
 793      =1  #define set_PWM0PNP   PWMCON1    |= SET_BIT0
 794      =1  
 795      =1  #define clr_PWMMOD1   PWMCON1    &= ~SET_BIT7
 796      =1  #define clr_PWMMOD0   PWMCON1    &= ~SET_BIT6
 797      =1  #define clr_PWM5PNP   PWMCON1    &= ~SET_BIT5
 798      =1  #define clr_PWM4PNP   PWMCON1    &= ~SET_BIT4
 799      =1  #define clr_PWM3PNP   PWMCON1    &= ~SET_BIT3
 800      =1  #define clr_PWM2PNP   PWMCON1    &= ~SET_BIT2
 801      =1  #define clr_PWM1PNP   PWMCON1    &= ~SET_BIT1
 802      =1  #define clr_PWM0PNP   PWMCON1    &= ~SET_BIT0
 803      =1  
 804      =1  //PWMMASKEN
 805      =1  #define set_PWM5MEN   PWMMASKEN    |= SET_BIT5
 806      =1  #define set_PWM4MEN   PWMMASKEN    |= SET_BIT4
 807      =1  #define set_PWM3MEN   PWMMASKEN    |= SET_BIT3
 808      =1  #define set_PWM2MEN   PWMMASKEN    |= SET_BIT2
 809      =1  #define set_PWM1MEN   PWMMASKEN    |= SET_BIT1
 810      =1  #define set_PWM0MEN   PWMMASKEN    |= SET_BIT0
 811      =1  
 812      =1  #define clr_PWM5MEN   PWMMASKEN    &= ~SET_BIT5
 813      =1  #define clr_PWM4MEN   PWMMASKEN    &= ~SET_BIT4
 814      =1  #define clr_PWM3MEN   PWMMASKEN    &= ~SET_BIT3
 815      =1  #define clr_PWM2MEN   PWMMASKEN    &= ~SET_BIT2
 816      =1  #define clr_PWM1MEN   PWMMASKEN    &= ~SET_BIT1
 817      =1  #define clr_PWM0MEN   PWMMASKEN    &= ~SET_BIT0
 818      =1  
 819      =1  //PWMMASKDATA
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 26  

 820      =1  #define set_PWM5MD   PWMMASKDATA    |= SET_BIT5
 821      =1  #define set_PWM4MD   PWMMASKDATA    |= SET_BIT4
 822      =1  #define set_PWM3MD   PWMMASKDATA    |= SET_BIT3
 823      =1  #define set_PWM2MD   PWMMASKDATA    |= SET_BIT2
 824      =1  #define set_PWM1MD   PWMMASKDATA    |= SET_BIT1
 825      =1  #define set_PWM0MD   PWMMASKDATA    |= SET_BIT0
 826      =1  
 827      =1  #define clr_PWM5MD   PWMMASKDATA    &= ~SET_BIT5
 828      =1  #define clr_PWM4MD   PWMMASKDATA    &= ~SET_BIT4
 829      =1  #define clr_PWM3MD   PWMMASKDATA    &= ~SET_BIT3
 830      =1  #define clr_PWM2MD   PWMMASKDATA    &= ~SET_BIT2
 831      =1  #define clr_PWM1MD   PWMMASKDATA    &= ~SET_BIT1
 832      =1  #define clr_PWM0MD   PWMMASKDATA    &= ~SET_BIT0
 833      =1  
 834      =1  //PWMINTCON
 835      =1  #define set_PWMINTTYP1   PWMCON1    |= SET_BIT7
 836      =1  #define set_PWMINTTYP0   PWMCON1    |= SET_BIT6
 837      =1  #define set_PWM5IEN      PWMCON1    |= SET_BIT5
 838      =1  #define set_PWM4IEN      PWMCON1    |= SET_BIT4
 839      =1  #define set_PWM3IEN      PWMCON1    |= SET_BIT3
 840      =1  #define set_PWM2IEN      PWMCON1    |= SET_BIT2
 841      =1  #define set_PWM1IEN      PWMCON1    |= SET_BIT1
 842      =1  #define set_PWM0IEN      PWMCON1    |= SET_BIT0
 843      =1  
 844      =1  #define clr_PWMINTTYP1   PWMCON1    &= ~SET_BIT7
 845      =1  #define clr_PWMINTTYP0   PWMCON1    &= ~SET_BIT6
 846      =1  #define clr_PWM5IEN      PWMCON1    &= ~SET_BIT5
 847      =1  #define clr_PWM4IEN      PWMCON1    &= ~SET_BIT4
 848      =1  #define clr_PWM3IEN      PWMCON1    &= ~SET_BIT3
 849      =1  #define clr_PWM2IEN      PWMCON1    &= ~SET_BIT2
 850      =1  #define clr_PWM1IEN      PWMCON1    &= ~SET_BIT1
 851      =1  #define clr_PWM0IEN      PWMCON1    &= ~SET_BIT0
 852      =1  
 853      =1  //PWMINTF
 854      =1  #define set_FBIF      PWMINTF    |= SET_BIT6
 855      =1  #define set_PWM5IF    PWMINTF    |= SET_BIT5
 856      =1  #define set_PWM4IF    PWMINTF    |= SET_BIT4
 857      =1  #define set_PWM3IF    PWMINTF    |= SET_BIT3
 858      =1  #define set_PWM2IF    PWMINTF    |= SET_BIT2
 859      =1  #define set_PWM1IF    PWMINTF    |= SET_BIT1
 860      =1  #define set_PWM0IF    PWMINTF    |= SET_BIT0
 861      =1  
 862      =1  #define clr_FBIF      PWMINTF    &= ~SET_BIT6
 863      =1  #define clr_PWM5IF    PWMINTF    &= ~SET_BIT5
 864      =1  #define clr_PWM4IF    PWMINTF    &= ~SET_BIT4
 865      =1  #define clr_PWM3IF    PWMINTF    &= ~SET_BIT3
 866      =1  #define clr_PWM2IF    PWMINTF    &= ~SET_BIT2
 867      =1  #define clr_PWM1IF    PWMINTF    &= ~SET_BIT1
 868      =1  #define clr_PWM0IF    PWMINTF    &= ~SET_BIT0
 869      =1  
 870      =1  //PWMFBCON0
 871      =1  #define set_GPIOFBCON1  PWMFBCON0    |= SET_BIT5
 872      =1  #define set_GPIOFBCON0  PWMFBCON0    |= SET_BIT4
 873      =1  #define set_GPIOFBEN    PWMFBCON0    |= SET_BIT1
 874      =1  #define set_ADCFBEN     PWMFBCON0    |= SET_BIT0
 875      =1                      
 876      =1  #define clr_GPIOFBCON1  PWMFBCON0    &= ~SET_BIT5
 877      =1  #define clr_GPIOFBCON0  PWMFBCON0    &= ~SET_BIT4
 878      =1  #define clr_GPIOFBEN    PWMFBCON0    &= ~SET_BIT1
 879      =1  #define clr_ADCFBEN     PWMFBCON0    &= ~SET_BIT0
 880      =1  
 881      =1  //PWMFBCON1
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 27  

 882      =1  #define set_PWM5FBD   PWMFBCON1    |= SET_BIT5
 883      =1  #define set_PWM4FBD   PWMFBCON1    |= SET_BIT4
 884      =1  #define set_PWM3FBD   PWMFBCON1    |= SET_BIT3
 885      =1  #define set_PWM2FBD   PWMFBCON1    |= SET_BIT2
 886      =1  #define set_PWM1FBD   PWMFBCON1    |= SET_BIT1
 887      =1  #define set_PWM0FBD   PWMFBCON1    |= SET_BIT0
 888      =1                        
 889      =1  #define clr_PWM5FBD   PWMFBCON1    &= ~SET_BIT5
 890      =1  #define clr_PWM4FBD   PWMFBCON1    &= ~SET_BIT4
 891      =1  #define clr_PWM3FBD   PWMFBCON1    &= ~SET_BIT3
 892      =1  #define clr_PWM2FBD   PWMFBCON1    &= ~SET_BIT2
 893      =1  #define clr_PWM1FBD   PWMFBCON1    &= ~SET_BIT1
 894      =1  #define clr_PWM0FBD   PWMFBCON1    &= ~SET_BIT0
 895      =1  
 896      =1  //PWMDTCON
 897      =1  #define set_PWMDTCYC11   PWMDTCON    |= SET_BIT7
 898      =1  #define set_PWMDTCYC10   PWMDTCON    |= SET_BIT6
 899      =1  #define set_PWMDTCYC9    PWMDTCON    |= SET_BIT5
 900      =1  #define set_PWMDTCYC8    PWMDTCON    |= SET_BIT4
 901      =1  #define set_PWM45DTEN    PWMDTCON    |= SET_BIT2
 902      =1  #define set_PWM23DTEN    PWMDTCON    |= SET_BIT1
 903      =1  #define set_PWM01DTEN    PWMDTCON    |= SET_BIT0
 904      =1                              
 905      =1  #define clr_PWMDTCYC11   PWMDTCON    &= ~SET_BIT7
 906      =1  #define clr_PWMDTCYC10   PWMDTCON    &= ~SET_BIT6
 907      =1  #define clr_PWMDTCYC9    PWMDTCON    &= ~SET_BIT5
 908      =1  #define clr_PWMDTCYC8    PWMDTCON    &= ~SET_BIT4
 909      =1  #define clr_PWM45DTEN    PWMDTCON    &= ~SET_BIT2
 910      =1  #define clr_PWM23DTEN    PWMDTCON    &= ~SET_BIT1
 911      =1  #define clr_PWM01DTEN    PWMDTCON    &= ~SET_BIT0
 912      =1  
 913      =1  //PWMDTCYC
 914      =1  #define set_PWMDTCYC7    PWMDTCYC    |= SET_BIT7
 915      =1  #define set_PWMDTCYC6    PWMDTCYC    |= SET_BIT6
 916      =1  #define set_PWMDTCYC5    PWMDTCYC    |= SET_BIT5
 917      =1  #define set_PWMDTCYC4    PWMDTCYC    |= SET_BIT4
 918      =1  #define set_PWMDTCYC3    PWMDTCYC    |= SET_BIT3
 919      =1  #define set_PWMDTCYC2    PWMDTCYC    |= SET_BIT2
 920      =1  #define set_PWMDTCYC1    PWMDTCYC    |= SET_BIT1
 921      =1  #define set_PWMDTCYC0    PWMDTCYC    |= SET_BIT0
 922      =1  
 923      =1  #define clr_PWMDTCYC7    PWMDTCYC   &= ~SET_BIT7
 924      =1  #define clr_PWMDTCYC6    PWMDTCYC   &= ~SET_BIT6
 925      =1  #define clr_PWMDTCYC5    PWMDTCYC   &= ~SET_BIT5
 926      =1  #define clr_PWMDTCYC4    PWMDTCYC   &= ~SET_BIT4
 927      =1  #define clr_PWMDTCYC3    PWMDTCYC   &= ~SET_BIT3
 928      =1  #define clr_PWMDTCYC2    PWMDTCYC   &= ~SET_BIT2
 929      =1  #define clr_PWMDTCYC1    PWMDTCYC   &= ~SET_BIT1
 930      =1  #define clr_PWMDTCYC0    PWMDTCYC   &= ~SET_BIT0
 931      =1  
 932      =1  //PWMPL
 933      =1  
 934      =1  //PWMPH
 935      =1  
 936      =1  //PWM0DL
 937      =1  
 938      =1  //PWM0DH
 939      =1  
 940      =1  //PWM1DL
 941      =1  
 942      =1  //PWM1DH
 943      =1  
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 28  

 944      =1  //PWM2DL
 945      =1  
 946      =1  //PWM2DH
 947      =1  
 948      =1  //PWM3DL
 949      =1  
 950      =1  //PWM3DH
 951      =1  
 952      =1  //PWM4DL
 953      =1  
 954      =1  //PWM4DH
 955      =1  
 956      =1  //PWM5DL
 957      =1  
 958      =1  //PWM5DH
 959      =1  
 960      =1  //----------------------------------------------------------
 961      =1  // 6.PWM   registers END
 962      =1  //----------------------------------------------------------
 963      =1  
 964      =1  //----------------------------------------------------------
 965      =1  // 7.Beep   registers
 966      =1  //----------------------------------------------------------
 967      =1  //SFR BEEPCTR = 0x86;
 968      =1  //----------------------------------------------------------
 969      =1  //----------------------------------------------------------
 970      =1  //BEEPCTR
 971      =1  #define set_BEEPSEL3    BEEPCTR    |= SET_BIT3
 972      =1  #define set_BEEPSEL2    BEEPCTR    |= SET_BIT2
 973      =1  #define set_BEEPSEL1    BEEPCTR    |= SET_BIT1
 974      =1  #define set_BEEPSEL0    BEEPCTR    |= SET_BIT0
 975      =1  
 976      =1  #define clr_BEEPSEL3    BEEPCTR   &= ~SET_BIT3
 977      =1  #define clr_BEEPSEL2    BEEPCTR   &= ~SET_BIT2
 978      =1  #define clr_BEEPSEL1    BEEPCTR   &= ~SET_BIT1
 979      =1  #define clr_BEEPSEL0    BEEPCTR   &= ~SET_BIT0
 980      =1  
 981      =1  //----------------------------------------------------------
 982      =1  // 7.Beep   registers END
 983      =1  //----------------------------------------------------------
 984      =1  
 985      =1  //----------------------------------------------------------
 986      =1  // 8.EUART  registers
 987      =1  //----------------------------------------------------------
 988      =1  //SFR S0CON   = 0x98;
 989      =1  //SFR S1CON   = 0x9b;
 990      =1  //SFR S0RELL  = 0xaa;
 991      =1  //SFR S0RELH  = 0xba;
 992      =1  //SFR S1RELL  = 0x9d;
 993      =1  //SFR S1RELH  = 0xbb;
 994      =1  //SFR S0BUF   = 0x99;
 995      =1  //SFR S1BUF   = 0x9c;
 996      =1  //----------------------------------------------------------
 997      =1  //----------------------------------------------------------
 998      =1  //S0CON
 999      =1  #define set_SM0      SM0        = 1
1000      =1  #define set_SM1      SM1        = 1
1001      =1  #define set_SM20     SM20       = 1
1002      =1  #define set_REN0     REN0       = 1
1003      =1  #define set_TB80     TB80       = 1
1004      =1  #define set_RB80     RB80       = 1
1005      =1  #define set_TI0      TI0        = 1
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 29  

1006      =1  #define set_RI0      RI0        = 1
1007      =1  
1008      =1  #define clr_SM0      SM0        = 0
1009      =1  #define clr_SM1      SM1        = 0
1010      =1  #define clr_SM20     SM20       = 0
1011      =1  #define clr_REN0     REN0       = 0
1012      =1  #define clr_TB80     TB80       = 0
1013      =1  #define clr_RB80     RB80       = 0
1014      =1  #define clr_TI0      TI0        = 0
1015      =1  #define clr_RI0      RI0        = 0
1016      =1  
1017      =1  //S1CON
1018      =1  #define set_S1M0     S1CON    |= SET_BIT7
1019      =1  #define set_SM21     S1CON    |= SET_BIT5
1020      =1  #define set_REN1     S1CON    |= SET_BIT4
1021      =1  #define set_TB81     S1CON    |= SET_BIT3
1022      =1  #define set_RB81     S1CON    |= SET_BIT2
1023      =1  #define set_TI1      S1CON    |= SET_BIT1
1024      =1  #define set_RI1      S1CON    |= SET_BIT0
1025      =1  
1026      =1  #define clr_S1M0     S1CON   &= ~SET_BIT7
1027      =1  #define clr_S1M1     S1CON   &= ~SET_BIT6
1028      =1  #define clr_SM21     S1CON   &= ~SET_BIT5
1029      =1  #define clr_REN1     S1CON   &= ~SET_BIT4
1030      =1  #define clr_TB81     S1CON   &= ~SET_BIT3
1031      =1  #define clr_RB81     S1CON   &= ~SET_BIT2
1032      =1  #define clr_TI1      S1CON   &= ~SET_BIT1
1033      =1  #define clr_RI1      S1CON   &= ~SET_BIT0
1034      =1  
1035      =1  //S0RELL
1036      =1  
1037      =1  //S0RELH
1038      =1  
1039      =1  //S1RELL
1040      =1  
1041      =1  //S1RELH
1042      =1  
1043      =1  //S0BUF
1044      =1  
1045      =1  //S1BUF
1046      =1  
1047      =1  //----------------------------------------------------------
1048      =1  // 8.EUART  registers END
1049      =1  //----------------------------------------------------------
1050      =1  
1051      =1  //----------------------------------------------------------
1052      =1  // 9.Ananlog registers
1053      =1  //----------------------------------------------------------
1054      =1  //SFR ADCVREFSEL  = 0xfe;
1055      =1  //SFR ADDH        = 0xf6;
1056      =1  //SFR ADDL        = 0xee;
1057      =1  //SFR RC16MITUNE  = 0xe6;
1058      =1  //SFR RC16MADJ    = 0xde;
1059      =1  //SFR ADT         = 0xff;
1060      =1  //SFR ADCON1      = 0xef;
1061      =1  //SFR ADCON2      = 0xe7;
1062      =1  //SFR ADCON3      = 0xdf;
1063      =1  //SFR LVDLVRCON   = 0xfd;
1064      =1  //SFR LVDCP       = 0x87;
1065      =1  //----------------------------------------------------------
1066      =1  //----------------------------------------------------------
1067      =1  //ADCVREFSEL
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 30  

1068      =1  
1069      =1  //ADDH
1070      =1  
1071      =1  //ADDL
1072      =1  
1073      =1  //ADT
1074      =1  #define set_SH_CTR2     ADT    |= SET_BIT6
1075      =1  #define set_SH_CTR1     ADT    |= SET_BIT5
1076      =1  #define set_SH_CTR0     ADT    |= SET_BIT4
1077      =1  #define set_ADT2        ADT    |= SET_BIT2
1078      =1  #define set_ADT1        ADT    |= SET_BIT1
1079      =1  #define set_ADT0        ADT    |= SET_BIT0
1080      =1                               
1081      =1  #define clr_SH_CTR2     ADT   &= ~SET_BIT6
1082      =1  #define clr_SH_CTR1     ADT   &= ~SET_BIT5
1083      =1  #define clr_SH_CTR0     ADT   &= ~SET_BIT4
1084      =1  #define clr_ADT2        ADT   &= ~SET_BIT2
1085      =1  #define clr_ADT1        ADT   &= ~SET_BIT1
1086      =1  #define clr_ADT0        ADT   &= ~SET_BIT0
1087      =1  
1088      =1  //ADCON1
1089      =1  #define set_FILTER_EN1  ADCON1    |= SET_BIT7
1090      =1  #define set_FILTER_EN0  ADCON1    |= SET_BIT6
1091      =1  #define set_GO          ADCON1    |= SET_BIT5
1092      =1  #define set_OFFSET      ADCON1    |= SET_BIT4
1093      =1  #define set_VREF_T      ADCON1    |= SET_BIT3
1094      =1  #define set_AD_LP_EN    ADCON1    |= SET_BIT2
1095      =1  #define set_VREF_EN     ADCON1    |= SET_BIT1
1096      =1  #define set_ADCEN       ADCON1    |= SET_BIT0
1097      =1  
1098      =1  #define clr_FILTER_EN1  ADCON1   &= ~SET_BIT7
1099      =1  #define clr_FILTER_EN0  ADCON1   &= ~SET_BIT6
1100      =1  #define clr_GO          ADCON1   &= ~SET_BIT5
1101      =1  #define clr_OFFSET      ADCON1   &= ~SET_BIT4
1102      =1  #define clr_VREF_T      ADCON1   &= ~SET_BIT3
1103      =1  #define clr_AD_LP_EN    ADCON1   &= ~SET_BIT2
1104      =1  #define clr_VREF_EN     ADCON1   &= ~SET_BIT1
1105      =1  #define clr_ADCEN       ADCON1   &= ~SET_BIT0
1106      =1  
1107      =1  //ADCON2
1108      =1  #define set_ADCIF       ADCON2    |= SET_BIT7
1109      =1  #define set_DATAX       ADCON2    |= SET_BIT6
1110      =1  #define set_MODE        ADCON2    |= SET_BIT5
1111      =1  #define set_EC          ADCON2    |= SET_BIT4
1112      =1  #define set_CHS3        ADCON2    |= SET_BIT3
1113      =1  #define set_CHS2        ADCON2    |= SET_BIT2
1114      =1  #define set_CHS1        ADCON2    |= SET_BIT1
1115      =1  #define set_CHS0        ADCON2    |= SET_BIT0
1116      =1                               
1117      =1  #define clr_ADCIF       ADCON2   &= ~SET_BIT7
1118      =1  #define clr_DATAX       ADCON2   &= ~SET_BIT6
1119      =1  #define clr_MODE        ADCON2   &= ~SET_BIT5
1120      =1  #define clr_EC          ADCON2   &= ~SET_BIT4
1121      =1  #define clr_CHS3        ADCON2   &= ~SET_BIT3
1122      =1  #define clr_CHS2        ADCON2   &= ~SET_BIT2
1123      =1  #define clr_CHS1        ADCON2   &= ~SET_BIT1
1124      =1  #define clr_CHS0        ADCON2   &= ~SET_BIT0
1125      =1  
1126      =1  //ADCON3
1127      =1  #define set_SV_SEL2     ADCON3    |= SET_BIT6
1128      =1  #define set_SV_SEL1     ADCON3    |= SET_BIT5
1129      =1  #define set_SV_SEL0     ADCON3    |= SET_BIT4
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 31  

1130      =1  #define set_R_CAL3      ADCON3    |= SET_BIT3
1131      =1  #define set_R_CAL2      ADCON3    |= SET_BIT2
1132      =1  #define set_R_CAL1      ADCON3    |= SET_BIT1
1133      =1  #define set_R_CAL0      ADCON3    |= SET_BIT0
1134      =1                               
1135      =1  #define clr_SV_SEL2     ADCON3   &= ~SET_BIT6
1136      =1  #define clr_SV_SEL1     ADCON3   &= ~SET_BIT5
1137      =1  #define clr_SV_SEL0     ADCON3   &= ~SET_BIT4
1138      =1  #define clr_R_CAL3      ADCON3   &= ~SET_BIT3
1139      =1  #define clr_R_CAL2      ADCON3   &= ~SET_BIT2
1140      =1  #define clr_R_CAL1      ADCON3   &= ~SET_BIT1
1141      =1  #define clr_R_CAL0      ADCON3   &= ~SET_BIT0
1142      =1  
1143      =1  //LVDLVRCON
1144      =1  #define set_LVDS3       LVDLVRCON    |= SET_BIT7
1145      =1  #define set_LVDS2       LVDLVRCON    |= SET_BIT6
1146      =1  #define set_LVDS1       LVDLVRCON    |= SET_BIT5
1147      =1  #define set_LVDS0       LVDLVRCON    |= SET_BIT4
1148      =1  #define set_LVDFRSTEN   LVDLVRCON    |= SET_BIT3
1149      =1  #define set_LVDF        LVDLVRCON    |= SET_BIT2
1150      =1  #define set_LVRENB      LVDLVRCON    |= SET_BIT1
1151      =1  #define set_LVDENB      LVDLVRCON    |= SET_BIT0
1152      =1                               
1153      =1  #define clr_LVDS3       LVDLVRCON   &= ~SET_BIT7
1154      =1  #define clr_LVDS2       LVDLVRCON   &= ~SET_BIT6
1155      =1  #define clr_LVDS1       LVDLVRCON   &= ~SET_BIT5
1156      =1  #define clr_LVDS0       LVDLVRCON   &= ~SET_BIT4
1157      =1  #define clr_LVDFRSTEN   LVDLVRCON   &= ~SET_BIT3
1158      =1  #define clr_LVDF        LVDLVRCON   &= ~SET_BIT2
1159      =1  #define clr_LVRENB      LVDLVRCON   &= ~SET_BIT1
1160      =1  #define clr_LVDENB      LVDLVRCON   &= ~SET_BIT0
1161      =1  
1162      =1  //LVDCP
1163      =1  #define set_LVD_CP_INTEN    LVDCP    |= SET_BIT7
1164      =1  #define set_LVD_CP_INTCON   LVDCP    |= SET_BIT6
1165      =1  #define set_LVD_CP_IF       LVDCP    |= SET_BIT5
1166      =1  #define set_CP_O            LVDCP    |= SET_BIT4
1167      =1  #define set_LVD_CP_INP_SEL  LVDCP    |= SET_BIT2
1168      =1  #define set_LVD_CP_INN_SEL  LVDCP    |= SET_BIT1
1169      =1  #define set_LVD_CP_EN       LVDCP    |= SET_BIT0
1170      =1                               
1171      =1  #define clr_LVD_CP_INTEN    LVDCP   &= ~SET_BIT7
1172      =1  #define clr_LVD_CP_INTCON   LVDCP   &= ~SET_BIT6
1173      =1  #define clr_LVD_CP_IF       LVDCP   &= ~SET_BIT5
1174      =1  #define clr_CP_O            LVDCP   &= ~SET_BIT4
1175      =1  #define clr_LVD_CP_INP_SEL  LVDCP   &= ~SET_BIT2
1176      =1  #define clr_LVD_CP_INN_SEL  LVDCP   &= ~SET_BIT1
1177      =1  #define clr_LVD_CP_EN       LVDCP   &= ~SET_BIT0
1178      =1  
1179      =1  //RC16MITUNE
1180      =1  
1181      =1  //RC16MADJ
1182      =1  
1183      =1  //----------------------------------------------------------
1184      =1  // 9.Ananlog registers END
1185      =1  //----------------------------------------------------------
1186      =1  
1187      =1  //----------------------------------------------------------
1188      =1  // 10.RTC registers
1189      =1  //----------------------------------------------------------
1190      =1  //SFR RTCSECOND = 0xb2;
1191      =1  //SFR RTCMINUTE = 0xb3;
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 32  

1192      =1  //SFR RTCHOUR   = 0xa2;
1193      =1  //SFR RTCCON    = 0xa3;
1194      =1  //----------------------------------------------------------
1195      =1  //----------------------------------------------------------
1196      =1  //RTCSECOND
1197      =1  
1198      =1  //RTCMINUTE
1199      =1  
1200      =1  //RTCHOUR
1201      =1  
1202      =1  //RTCCON
1203      =1  #define set_RTCEN         RTCCON    |= SET_BIT7
1204      =1  #define set_RTCIRQ        RTCCON    |= SET_BIT5
1205      =1  #define set_DAYINTEN      RTCCON    |= SET_BIT4
1206      =1  #define set_HOURINTEN     RTCCON    |= SET_BIT3
1207      =1  #define set_MININTEN      RTCCON    |= SET_BIT2
1208      =1  #define set_SECINTEN      RTCCON    |= SET_BIT1
1209      =1  #define set_HALFSECINTEN  RTCCON    |= SET_BIT0
1210      =1                               
1211      =1  #define clr_RTCEN         RTCCON   &= ~SET_BIT7
1212      =1  #define clr_RTCIRQ        RTCCON   &= ~SET_BIT5
1213      =1  #define clr_DAYINTEN      RTCCON   &= ~SET_BIT4
1214      =1  #define clr_HOURINTEN     RTCCON   &= ~SET_BIT3
1215      =1  #define clr_MININTEN      RTCCON   &= ~SET_BIT2
1216      =1  #define clr_SECINTEN      RTCCON   &= ~SET_BIT1
1217      =1  #define clr_HALFSECINTEN  RTCCON   &= ~SET_BIT0
1218      =1  
1219      =1  //----------------------------------------------------------
1220      =1  // 10.RTC registers END
1221      =1  //----------------------------------------------------------
1222      =1  
1223      =1  //----------------------------------------------------------
1224      =1  // 11.SPI   registers
1225      =1  //----------------------------------------------------------
1226      =1  //SFR SPICR = 0x93;
1227      =1  //SFR SPIDR = 0x94;
1228      =1  //SFR SPISR = 0x95;
1229      =1  //----------------------------------------------------------
1230      =1  //----------------------------------------------------------
1231      =1  //SPICR
1232      =1  #define set_SPIE        SPICR    |= SET_BIT7
1233      =1  #define set_SPE         SPICR    |= SET_BIT6
1234      =1  #define set_SPR2        SPICR    |= SET_BIT5
1235      =1  #define set_MSTR        SPICR    |= SET_BIT4
1236      =1  #define set_CPOL        SPICR    |= SET_BIT3
1237      =1  #define set_CPHA        SPICR    |= SET_BIT2
1238      =1  #define set_SPR1        SPICR    |= SET_BIT1
1239      =1  #define set_SPR0        SPICR    |= SET_BIT0
1240      =1                               
1241      =1  #define clr_SPIE        SPICR   &= ~SET_BIT7
1242      =1  #define clr_SPE         SPICR   &= ~SET_BIT6
1243      =1  #define clr_SPR2        SPICR   &= ~SET_BIT5
1244      =1  #define clr_MSTR        SPICR   &= ~SET_BIT4
1245      =1  #define clr_CPOL        SPICR   &= ~SET_BIT3
1246      =1  #define clr_CPHA        SPICR   &= ~SET_BIT2
1247      =1  #define clr_SPR1        SPICR   &= ~SET_BIT1
1248      =1  #define clr_SPR0        SPICR   &= ~SET_BIT0
1249      =1  
1250      =1  //SPIDR
1251      =1  
1252      =1  //SPISR   Only Read Reg
1253      =1  
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 33  

1254      =1  //----------------------------------------------------------
1255      =1  // 11.SPI registers END
1256      =1  //----------------------------------------------------------
1257      =1  
1258      =1  //----------------------------------------------------------
1259      =1  // 12.I2CM & I2CS  registers
1260      =1  //----------------------------------------------------------
1261      =1  //SFR TOPCON    = 0x8f;
1262      =1  //SFR MPRESC    = 0xbf;
1263      =1  //SFR MSCON     = 0xd7;
1264      =1  //SFR MSRXBUF   = 0xcf;
1265      =1  //SFR MSTXBUF   = 0xc7;
1266      =1  //SFR MSSTAT0   = 0xb7;
1267      =1  //SFR MSSTAT1   = 0xaf;
1268      =1  //SFR MSIEN0    = 0xa7;
1269      =1  //SFR MSIEN1    = 0x9f;
1270      =1  //SFR MSADDR    = 0x97;
1271      =1  //----------------------------------------------------------
1272      =1  //----------------------------------------------------------
1273      =1  //TOPCON
1274      =1  #define set_TOPCON        TOPCON    |= SET_BIT0
1275      =1  
1276      =1  #define clr_TOPCON        TOPCON   &= ~SET_BIT0
1277      =1  
1278      =1  //*******************************//
1279      =1  //SLAVE Mode
1280      =1  //*******************************//
1281      =1  #define STCON   MSCON
1282      =1  #define SRXBUF  MSRXBUF
1283      =1  #define STXBUF  MSTXBUF
1284      =1  #define SSTAT0  MSSTAT0
1285      =1  #define SSTAT1  MSSTAT1
1286      =1  #define SIEN0   MSIEN0
1287      =1  #define SIEN1   MSIEN1
1288      =1  #define SSADDR  MSADDR
1289      =1  
1290      =1  //STCON
1291      =1  #define set_I2CEN       SPICR    |= SET_BIT6
1292      =1  #define set_SWS         SPICR    |= SET_BIT5
1293      =1  #define set_TIG         SPICR    |= SET_BIT0
1294      =1                               
1295      =1  #define clr_I2CEN       SPICR   &= ~SET_BIT6
1296      =1  #define clr_SWS         SPICR   &= ~SET_BIT5
1297      =1  #define clr_TIG         SPICR   &= ~SET_BIT0
1298      =1  
1299      =1  //SRXBUF
1300      =1  
1301      =1  //STXBUF
1302      =1  
1303      =1  //SSTAT0
1304      =1  #define set_GC          MSSTAT0    |= SET_BIT6
1305      =1  #define set_SUNE        MSSTAT0    |= SET_BIT2
1306      =1  #define set_SOVF        MSSTAT0    |= SET_BIT1
1307      =1  #define set_SNE         MSSTAT0    |= SET_BIT0
1308      =1                          
1309      =1  #define clr_GC          MSSTAT0   &= ~SET_BIT6
1310      =1  #define clr_SUNE        MSSTAT0   &= ~SET_BIT2
1311      =1  #define clr_SOVF        MSSTAT0   &= ~SET_BIT1
1312      =1  #define clr_SNE         MSSTAT0   &= ~SET_BIT0
1313      =1  
1314      =1  //SSTAT1
1315      =1  #define set_SSTBE       MSSTAT1    |= SET_BIT5
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 34  

1316      =1  #define set_SSTBF       MSSTAT1    |= SET_BIT3
1317      =1  #define set_SSRBE       MSSTAT1    |= SET_BIT2
1318      =1  #define set_SSRBF       MSSTAT1    |= SET_BIT0
1319      =1                          
1320      =1  #define clr_SSTBE       MSSTAT1   &= ~SET_BIT5
1321      =1  #define clr_SSTBF       MSSTAT1   &= ~SET_BIT3
1322      =1  #define clr_SSRBE       MSSTAT1   &= ~SET_BIT2
1323      =1  #define clr_SSRBF       MSSTAT1   &= ~SET_BIT0
1324      =1  
1325      =1  //SIEN0
1326      =1  #define set_SEGC          MSIEN0    |= SET_BIT6
1327      =1  #define set_SESUNF        MSIEN0    |= SET_BIT2
1328      =1  #define set_SESOVF        MSIEN0    |= SET_BIT1
1329      =1  #define set_SESNE         MSIEN0    |= SET_BIT0
1330      =1                        
1331      =1  #define clr_SEGC          MSIEN0   &= ~SET_BIT6
1332      =1  #define clr_SESUNF        MSIEN0   &= ~SET_BIT2
1333      =1  #define clr_SESOVF        MSIEN0   &= ~SET_BIT1
1334      =1  #define clr_SESNE         MSIEN0   &= ~SET_BIT0
1335      =1  
1336      =1  //SIEN1
1337      =1  #define set_SESBE         MSIEN1    |= SET_BIT5
1338      =1  #define set_SESTBF        MSIEN1    |= SET_BIT3
1339      =1  #define set_SESRBE        MSIEN1    |= SET_BIT2
1340      =1  #define set_SESRBF        MSIEN1    |= SET_BIT0
1341      =1                 
1342      =1  #define clr_SESBE         MSIEN1   &= ~SET_BIT5
1343      =1  #define clr_SESTBF        MSIEN1   &= ~SET_BIT3
1344      =1  #define clr_SESRBE        MSIEN1   &= ~SET_BIT2
1345      =1  #define clr_SESRBF        MSIEN1   &= ~SET_BIT0
1346      =1  
1347      =1  //SSADDR
1348      =1  
1349      =1  //*******************************//
1350      =1  //MASTER Mode
1351      =1  //*******************************//
1352      =1  #define MCON    MSCON
1353      =1  #define MRXBUF  MSRXBUF
1354      =1  #define MTXBUF  MSTXBUF
1355      =1  #define MSTAT0  MSSTAT0
1356      =1  #define MSTAT1  MSSTAT1
1357      =1  #define MIEN0   MSIEN0
1358      =1  #define MIEN1   MSIEN1
1359      =1  #define MCADDR  MSADDR
1360      =1  
1361      =1  //MCON
1362      =1  #define set_WAIT        STCON    |= SET_BIT5
1363      =1  #define set_STOP        STCON    |= SET_BIT3
1364      =1  #define set_SRST        STCON    |= SET_BIT2
1365      =1  #define set_STA         STCON    |= SET_BIT1
1366      =1  #define set_BUSY        STCON    |= SET_BIT0
1367      =1                          
1368      =1  #define clr_WAIT        STCON   &= ~SET_BIT5
1369      =1  #define clr_STOP        STCON   &= ~SET_BIT3
1370      =1  #define clr_SRST        STCON   &= ~SET_BIT2
1371      =1  #define clr_STA         STCON   &= ~SET_BIT1
1372      =1  #define clr_BUSY        STCON   &= ~SET_BIT0
1373      =1  
1374      =1  //MRXBUF
1375      =1  
1376      =1  //MTXBUF
1377      =1  
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 35  

1378      =1  //MPRESC
1379      =1  
1380      =1  //MSTAT0
1381      =1  #define set_DNA         MSTAT0    |= SET_BIT4
1382      =1  #define set_SANA        MSTAT0    |= SET_BIT3
1383      =1  #define set_UNF         MSTAT0    |= SET_BIT2
1384      =1  #define set_OVF         MSTAT0    |= SET_BIT1
1385      =1  #define set_NEND        MSTAT0    |= SET_BIT0
1386      =1                          
1387      =1  #define clr_DNA         MSTAT0   &= ~SET_BIT4
1388      =1  #define clr_SANA        MSTAT0   &= ~SET_BIT3
1389      =1  #define clr_UNF         MSTAT0   &= ~SET_BIT2
1390      =1  #define clr_OVF         MSTAT0   &= ~SET_BIT1
1391      =1  #define clr_NEND        MSTAT0   &= ~SET_BIT0
1392      =1  
1393      =1  //MSTAT1
1394      =1  #define set_MTBE        MSTAT1    |= SET_BIT5
1395      =1  #define set_MSTBF       MSTAT1    |= SET_BIT3
1396      =1  #define set_MRBE        MSTAT1    |= SET_BIT2
1397      =1  #define set_MRBF        MSTAT1    |= SET_BIT0
1398      =1  
1399      =1  #define clr_MTBE        MSTAT1   &= ~SET_BIT5
1400      =1  #define clr_MSTBF       MSTAT1   &= ~SET_BIT3
1401      =1  #define clr_MRBE        MSTAT1   &= ~SET_BIT2
1402      =1  #define clr_MRBF        MSTAT1   &= ~SET_BIT0
1403      =1  
1404      =1  //MIEN0
1405      =1  #define set_METNA       MIEN0    |= SET_BIT4
1406      =1  #define set_MESANA      MIEN0    |= SET_BIT3
1407      =1  #define set_METUR       MIEN0    |= SET_BIT2
1408      =1  #define set_MEROVER     MIEN0    |= SET_BIT1
1409      =1  #define set_MENEND      MIEN0    |= SET_BIT0
1410      =1             
1411      =1  #define clr_METNA       MIEN0   &= ~SET_BIT4
1412      =1  #define clr_MESANA      MIEN0   &= ~SET_BIT3
1413      =1  #define clr_METUR       MIEN0   &= ~SET_BIT2
1414      =1  #define clr_MEROVER     MIEN0   &= ~SET_BIT1
1415      =1  #define clr_MENEND      MIEN0   &= ~SET_BIT0
1416      =1  
1417      =1  //MIEN1
1418      =1  #define set_METBE         MIEN1    |= SET_BIT5
1419      =1  #define set_MESTBF        MIEN1    |= SET_BIT3
1420      =1  #define set_MERBE         MIEN1    |= SET_BIT2
1421      =1  #define set_MERBF         MIEN1    |= SET_BIT0
1422      =1                            
1423      =1  #define clr_METBE         MIEN1   &= ~SET_BIT5
1424      =1  #define clr_MESTBF        MIEN1   &= ~SET_BIT3
1425      =1  #define clr_MERBE         MIEN1   &= ~SET_BIT2
1426      =1  #define clr_MERBF         MIEN1   &= ~SET_BIT0
1427      =1  
1428      =1  //MCADDR
1429      =1  
1430      =1  //----------------------------------------------------------
1431      =1  // 12.I2CM & I2CS  registers END
1432      =1  //----------------------------------------------------------
1433      =1  
1434      =1  //----------------------------------------------------------
1435      =1  // 13.TOP register
1436      =1  //----------------------------------------------------------
1437      =1  //SFR UID       = 0x8e;
1438      =1  //SFR EEPROMCON = 0xdc;
1439      =1  //----------------------------------------------------------
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 36  

1440      =1  //----------------------------------------------------------
1441      =1  //UID
1442      =1  
1443      =1  //EEPROMCON
1444      =1  #define set_EEPROM1     EEPROMCON    |= SET_BIT1
1445      =1  #define set_EEPROM0     EEPROMCON    |= SET_BIT0
1446      =1                          
1447      =1  #define clr_EEPROM1     EEPROMCON   &= ~SET_BIT1
1448      =1  #define clr_EEPROM0     EEPROMCON   &= ~SET_BIT0
1449      =1  
1450      =1  //----------------------------------------------------------
1451      =1  // 13.TOP register END
1452      =1  //----------------------------------------------------------
1453      =1  
1454      =1  //----------------------------------------------------------
1455      =1  // 14.Interrupt control registers
1456      =1  //----------------------------------------------------------
1457      =1  //SFR IEN0  = 0xa8;
1458      =1  //SFR IEN1  = 0xb8;
1459      =1  //SFR IP0   = 0xa9;
1460      =1  //SFR IP0H  = 0xa1;
1461      =1  //SFR IP1   = 0xb9;
1462      =1  //SFR IP1H  = 0xb1;
1463      =1  //----------------------------------------------------------
1464      =1  //----------------------------------------------------------
1465      =1  
1466      =1  //IEN0
1467      =1  #define set_EA      EA       = 1
1468      =1  #define set_EADC    EADC     = 1
1469      =1  #define set_EPWM    EPWM     = 1
1470      =1  #define set_ES0     ES0      = 1
1471      =1  #define set_ET1     ET1      = 1
1472      =1  #define set_ES1     ES1      = 1
1473      =1  #define set_ET0     ET0      = 1
1474      =1  #define set_EX0     EX0      = 1
1475      =1  
1476      =1  #define clr_EA      EA       = 0
1477      =1  #define clr_EADC    EADC     = 0
1478      =1  #define clr_EPWM    EPWM     = 0
1479      =1  #define clr_ES0     ES0      = 0
1480      =1  #define clr_ET1     ET1      = 0
1481      =1  #define clr_ES1     ES1      = 0
1482      =1  #define clr_ET0     ET0      = 0
1483      =1  #define clr_EX0     EX0      = 0
1484      =1  
1485      =1  //IEN1
1486      =1  #define set_ELVD      ELVD      = 1
1487      =1  #define set_ELVDCP    ELVDCP    = 1
1488      =1  #define set_ERTC      ERTC      = 1
1489      =1  #define set_EI2CFIFO  EI2CFIFO  = 1
1490      =1  #define set_EI2CRXTX  EI2CRXTX  = 1
1491      =1  #define set_ESPI      ESPI      = 1
1492      =1  
1493      =1  #define clr_ELVD      ELVD      = 0
1494      =1  #define clr_ELVDCP    ELVDCP    = 0
1495      =1  #define clr_ERTC      ERTC      = 0
1496      =1  #define clr_EI2CFIFO  EI2CFIFO  = 0
1497      =1  #define clr_EI2CRXTX  EI2CRXTX  = 0
1498      =1  #define clr_ESPI      ESPI      = 0
1499      =1  
1500      =1  //IP0 
1501      =1  #define set_IP0_ADC      IP0    |= SET_BIT6
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 37  

1502      =1  #define set_IP0_PWM      IP0    |= SET_BIT5
1503      =1  #define set_IP0_UART0    IP0    |= SET_BIT4
1504      =1  #define set_IP0_Timer1   IP0    |= SET_BIT3
1505      =1  #define set_IP0_UART1    IP0    |= SET_BIT2
1506      =1  #define set_IP0_Timer0   IP0    |= SET_BIT1
1507      =1  #define set_IP0_PORT     IP0    |= SET_BIT0
1508      =1                                
1509      =1  #define clr_IP0_ADC      IP0    &= ~SET_BIT6
1510      =1  #define clr_IP0_PWM      IP0    &= ~SET_BIT5
1511      =1  #define clr_IP0_UART0    IP0    &= ~SET_BIT4
1512      =1  #define clr_IP0_Timer1   IP0    &= ~SET_BIT3
1513      =1  #define clr_IP0_UART1    IP0    &= ~SET_BIT2
1514      =1  #define clr_IP0_Timer0   IP0    &= ~SET_BIT1
1515      =1  #define clr_IP0_PORT     IP0    &= ~SET_BIT0
1516      =1  
1517      =1  //IP0H
1518      =1  #define set_IP0H_LVD     IP0H    |= SET_BIT5
1519      =1  #define set_IP0H_LVDCP   IP0H    |= SET_BIT4
1520      =1  #define set_IP0H_RTC     IP0H    |= SET_BIT3
1521      =1  #define set_IP0H_I2CFIFO IP0H    |= SET_BIT2
1522      =1  #define set_IP0H_I2CTXRX IP0H    |= SET_BIT1
1523      =1  #define set_IP0H_SPI     IP0H    |= SET_BIT0
1524      =1                 
1525      =1  #define clr_IP0H_LVD     IP0H    &= ~SET_BIT5
1526      =1  #define clr_IP0H_LVDCP   IP0H    &= ~SET_BIT4
1527      =1  #define clr_IP0H_RTC     IP0H    &= ~SET_BIT3
1528      =1  #define clr_IP0H_I2CFIFO IP0H    &= ~SET_BIT2
1529      =1  #define clr_IP0H_I2CTXRX IP0H    &= ~SET_BIT1
1530      =1  #define clr_IP0H_SPI     IP0H    &= ~SET_BIT0
1531      =1  
1532      =1  //IP1 
1533      =1  #define set_IP1_ADC      IP1    |= SET_BIT6
1534      =1  #define set_IP1_PWM      IP1    |= SET_BIT5
1535      =1  #define set_IP1_UART0    IP1    |= SET_BIT4
1536      =1  #define set_IP1_Timer1   IP1    |= SET_BIT3
1537      =1  #define set_IP1_UART1    IP1    |= SET_BIT2 
1538      =1  #define set_IP1_Timer0   IP1    |= SET_BIT1
1539      =1  #define set_IP1_PORT     IP1    |= SET_BIT0
1540      =1                              
1541      =1  #define clr_IP1_ADC      IP1    &= ~SET_BIT6
1542      =1  #define clr_IP1_PWM      IP1    &= ~SET_BIT5
1543      =1  #define clr_IP1_UART0    IP1    &= ~SET_BIT4
1544      =1  #define clr_IP1_Timer1   IP1    &= ~SET_BIT3
1545      =1  #define clr_IP1_UART1    IP1    &= ~SET_BIT2 
1546      =1  #define clr_IP1_Timer0   IP1    &= ~SET_BIT1
1547      =1  #define clr_IP1_PORT     IP1    &= ~SET_BIT0
1548      =1  
1549      =1  //IP1H
1550      =1  #define set_IP1H_LVD     IP1H    |= SET_BIT5
1551      =1  #define set_IP1H_LVDCP   IP1H    |= SET_BIT4
1552      =1  #define set_IP1H_RTC     IP1H    |= SET_BIT3
1553      =1  #define set_IP1H_I2CFIFO IP1H    |= SET_BIT2
1554      =1  #define set_IP1H_I2CTXRX IP1H    |= SET_BIT1
1555      =1  #define set_IP1H_SPI     IP1H    |= SET_BIT0
1556      =1                 
1557      =1  #define clr_IP1H_LVD     IP1H    &= ~SET_BIT5
1558      =1  #define clr_IP1H_LVDCP   IP1H    &= ~SET_BIT4
1559      =1  #define clr_IP1H_RTC     IP1H    &= ~SET_BIT3
1560      =1  #define clr_IP1H_I2CFIFO IP1H    &= ~SET_BIT2
1561      =1  #define clr_IP1H_I2CTXRX IP1H    &= ~SET_BIT1
1562      =1  #define clr_IP1H_SPI     IP1H    &= ~SET_BIT0
1563      =1  
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 38  

1564      =1  //----------------------------------------------------------
1565      =1  //14.Interrupt control registers END
1566      =1  //----------------------------------------------------------
1567      =1  
1568      =1  
1569      =1  #endif
  27          #include "Function_Assemble.h"
   1      =1  /*****************************************************************************************
   2      =1  * For GPIO setting 
   3      =1  *****************************************************************************************/
   4      =1  //------------------- Define Port as Push Pull mode -------------------
   5      =1  #define P00_PushPull_Mode           clr_P0OEN0
   6      =1  #define P01_PushPull_Mode           clr_P0OEN1
   7      =1  #define P02_PushPull_Mode           clr_P0OEN2
   8      =1  #define P03_PushPull_Mode           clr_P0OEN3    //It's not can be used for output port
   9      =1  #define P04_PushPull_Mode           clr_P0OEN4
  10      =1  #define P05_PushPull_Mode           clr_P0OEN5
  11      =1  #define P06_PushPull_Mode           clr_P0OEN6
  12      =1  #define P07_PushPull_Mode           clr_P0OEN7
  13      =1  #define P10_PushPull_Mode           clr_P1OEN0
  14      =1  #define P11_PushPull_Mode           clr_P1OEN1
  15      =1  #define P12_PushPull_Mode           clr_P1OEN2
  16      =1  #define P13_PushPull_Mode           clr_P1OEN3
  17      =1  #define P14_PushPull_Mode           clr_P1OEN4
  18      =1  #define P15_PushPull_Mode           clr_P1OEN5
  19      =1  #define P16_PushPull_Mode           clr_P1OEN6
  20      =1  #define P17_PushPull_Mode           clr_P1OEN7
  21      =1  #define P20_PushPull_Mode           clr_P2OEN0
  22      =1  #define P21_PushPull_Mode           clr_P2OEN1
  23      =1  //------------------- Define Port as Input Only mode -------------------
  24      =1  #define P00_Input_Mode              set_P0OEN0;set_P0PUN0;set_P0PDN0
  25      =1  #define P01_Input_Mode              set_P0OEN1;set_P0PUN1;set_P0PDN1
  26      =1  #define P02_Input_Mode              set_P0OEN2;set_P0PUN2;set_P0PDN2
  27      =1  #define P03_Input_Mode              set_P0OEN3;set_P0PUN3;set_P0PDN3
  28      =1  #define P04_Input_Mode              set_P0OEN4;set_P0PUN4;set_P0PDN4
  29      =1  #define P05_Input_Mode              set_P0OEN5;set_P0PUN5;set_P0PDN5
  30      =1  #define P06_Input_Mode              set_P0OEN6;set_P0PUN6;set_P0PDN6
  31      =1  #define P07_Input_Mode              set_P0OEN7;set_P0PUN7;set_P0PDN7
  32      =1  #define P10_Input_Mode              set_P1OEN0;set_P1PUN0;set_P1PDN0
  33      =1  #define P11_Input_Mode              set_P1OEN1;set_P1PUN1;set_P1PDN1
  34      =1  #define P12_Input_Mode              set_P1OEN2;set_P1PUN2;set_P1PDN2
  35      =1  #define P13_Input_Mode              set_P1OEN3;set_P1PUN3;set_P1PDN3
  36      =1  #define P14_Input_Mode              set_P1OEN4;set_P1PUN4;set_P1PDN4
  37      =1  #define P15_Input_Mode              set_P1OEN5;set_P1PUN5;set_P1PDN5
  38      =1  #define P16_Input_Mode              set_P1OEN6;set_P1PUN6;set_P1PDN6
  39      =1  #define P17_Input_Mode              set_P1OEN7;set_P1PUN7;set_P1PDN7
  40      =1  #define P20_Input_Mode              set_P2OEN0;set_P2PUN0;set_P2PDN0
  41      =1  #define P21_Input_Mode              set_P2OEN1;set_P2PUN1;set_P2PDN1
  42      =1  //------------------- Define Port as Input Pullup mode -------------------
  43      =1  #define P00_Input_Pullup_Mode       set_P0OEN0;clr_P0PUN0;set_P0PDN0
  44      =1  #define P01_Input_Pullup_Mode       set_P0OEN1;clr_P0PUN1;set_P0PDN1
  45      =1  #define P02_Input_Pullup_Mode       set_P0OEN2;clr_P0PUN2;set_P0PDN2
  46      =1  #define P03_Input_Pullup_Mode       set_P0OEN3;clr_P0PUN3;set_P0PDN3
  47      =1  #define P04_Input_Pullup_Mode       set_P0OEN4;clr_P0PUN4;set_P0PDN4
  48      =1  #define P05_Input_Pullup_Mode       set_P0OEN5;clr_P0PUN5;set_P0PDN5
  49      =1  #define P06_Input_Pullup_Mode       set_P0OEN6;clr_P0PUN6;set_P0PDN6
  50      =1  #define P07_Input_Pullup_Mode       set_P0OEN7;clr_P0PUN7;set_P0PDN7
  51      =1  #define P10_Input_Pullup_Mode       set_P1OEN0;clr_P1PUN0;set_P1PDN0
  52      =1  #define P11_Input_Pullup_Mode       set_P1OEN1;clr_P1PUN1;set_P1PDN1
  53      =1  #define P12_Input_Pullup_Mode       set_P1OEN2;clr_P1PUN2;set_P1PDN2
  54      =1  #define P13_Input_Pullup_Mode       set_P1OEN3;clr_P1PUN3;set_P1PDN3
  55      =1  #define P14_Input_Pullup_Mode       set_P1OEN4;clr_P1PUN4;set_P1PDN4
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 39  

  56      =1  #define P15_Input_Pullup_Mode       set_P1OEN5;clr_P1PUN5;set_P1PDN5
  57      =1  #define P16_Input_Pullup_Mode       set_P1OEN6;clr_P1PUN6;set_P1PDN6
  58      =1  #define P17_Input_Pullup_Mode       set_P1OEN7;clr_P1PUN7;set_P1PDN7
  59      =1  #define P20_Input_Pullup_Mode       set_P2OEN0;clr_P2PUN0;set_P2PDN0
  60      =1  #define P21_Input_Pullup_Mode       set_P2OEN1;clr_P2PUN1;set_P2PDN1
  61      =1  //------------------- Define Port as Input Pulldown mode -------------------
  62      =1  #define P00_Input_Pulldown_Mode     set_P0OEN0;set_P0PUN0;clr_P0PDN0
  63      =1  #define P01_Input_Pulldown_Mode     set_P0OEN1;set_P0PUN1;clr_P0PDN1
  64      =1  #define P02_Input_Pulldown_Mode     set_P0OEN2;set_P0PUN2;clr_P0PDN2
  65      =1  #define P03_Input_Pulldown_Mode     set_P0OEN3;set_P0PUN3;clr_P0PDN3
  66      =1  #define P04_Input_Pulldown_Mode     set_P0OEN4;set_P0PUN4;clr_P0PDN4
  67      =1  #define P05_Input_Pulldown_Mode     set_P0OEN5;set_P0PUN5;clr_P0PDN5
  68      =1  #define P06_Input_Pulldown_Mode     set_P0OEN6;set_P0PUN6;clr_P0PDN6
  69      =1  #define P07_Input_Pulldown_Mode     set_P0OEN7;set_P0PUN7;clr_P0PDN7
  70      =1  #define P10_Input_Pulldown_Mode     set_P1OEN0;set_P1PUN0;clr_P1PDN0
  71      =1  #define P11_Input_Pulldown_Mode     set_P1OEN1;set_P1PUN1;clr_P1PDN1
  72      =1  #define P12_Input_Pulldown_Mode     set_P1OEN2;set_P1PUN2;clr_P1PDN2
  73      =1  #define P13_Input_Pulldown_Mode     set_P1OEN3;set_P1PUN3;clr_P1PDN3
  74      =1  #define P14_Input_Pulldown_Mode     set_P1OEN4;set_P1PUN4;clr_P1PDN4
  75      =1  #define P15_Input_Pulldown_Mode     set_P1OEN5;set_P1PUN5;clr_P1PDN5
  76      =1  #define P16_Input_Pulldown_Mode     set_P1OEN6;set_P1PUN6;clr_P1PDN6
  77      =1  #define P17_Input_Pulldown_Mode     set_P1OEN7;set_P1PUN7;clr_P1PDN7
  78      =1  #define P20_Input_Pulldown_Mode     set_P2OEN0;set_P2PUN0;clr_P2PDN0
  79      =1  #define P21_Input_Pulldown_Mode     set_P2OEN1;set_P2PUN1;clr_P2PDN1
  80      =1  //-------------------Define Port as Oen Drain mode -------------------
  81      =1  #define P00_OpenDrain_Mode_EN       clr_P0ODN0
  82      =1  #define P01_OpenDrain_Mode_EN       clr_P0ODN1
  83      =1  #define P02_OpenDrain_Mode_EN       clr_P0ODN2
  84      =1  #define P03_OpenDrain_Mode_EN       clr_P0ODN3
  85      =1  #define P04_OpenDrain_Mode_EN       clr_P0ODN4
  86      =1  #define P05_OpenDrain_Mode_EN       clr_P0ODN5
  87      =1  #define P06_OpenDrain_Mode_EN       clr_P0ODN6
  88      =1  #define P07_OpenDrain_Mode_EN       clr_P0ODN7
  89      =1  #define P10_OpenDrain_Mode_EN       clr_P1ODN0
  90      =1  #define P11_OpenDrain_Mode_EN       clr_P1ODN1
  91      =1  #define P12_OpenDrain_Mode_EN       clr_P1ODN2
  92      =1  #define P13_OpenDrain_Mode_EN       clr_P1ODN3
  93      =1  #define P14_OpenDrain_Mode_EN       clr_P1ODN4
  94      =1  #define P15_OpenDrain_Mode_EN       clr_P1ODN5
  95      =1  #define P16_OpenDrain_Mode_EN       clr_P1ODN6
  96      =1  #define P17_OpenDrain_Mode_EN       clr_P1ODN7
  97      =1  #define P20_OpenDrain_Mode_EN       clr_P2ODN0
  98      =1  #define P21_OpenDrain_Mode_EN       clr_P2ODN1
  99      =1                                      
 100      =1  #define P00_OpenDrain_Mode_DIS      set_P0ODN0
 101      =1  #define P01_OpenDrain_Mode_DIS      set_P0ODN1
 102      =1  #define P02_OpenDrain_Mode_DIS      set_P0ODN2
 103      =1  #define P03_OpenDrain_Mode_DIS      set_P0ODN3
 104      =1  #define P04_OpenDrain_Mode_DIS      set_P0ODN4
 105      =1  #define P05_OpenDrain_Mode_DIS      set_P0ODN5
 106      =1  #define P06_OpenDrain_Mode_DIS      set_P0ODN6
 107      =1  #define P07_OpenDrain_Mode_DIS      set_P0ODN7
 108      =1  #define P10_OpenDrain_Mode_DIS      set_P1ODN0
 109      =1  #define P11_OpenDrain_Mode_DIS      set_P1ODN1
 110      =1  #define P12_OpenDrain_Mode_DIS      set_P1ODN2
 111      =1  #define P13_OpenDrain_Mode_DIS      set_P1ODN3
 112      =1  #define P14_OpenDrain_Mode_DIS      set_P1ODN4
 113      =1  #define P15_OpenDrain_Mode_DIS      set_P1ODN5
 114      =1  #define P16_OpenDrain_Mode_DIS      set_P1ODN6
 115      =1  #define P17_OpenDrain_Mode_DIS      set_P1ODN7
 116      =1  #define P20_OpenDrain_Mode_DIS      set_P2ODN0
 117      =1  #define P21_OpenDrain_Mode_DIS      set_P2ODN1
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 40  

 118      =1  //--------- Define all port as default IO mode ---------
 119      =1  #define Set_All_GPIO_Default_IO_Mode      PORTMUX1L=0;PORTMUX1H=0;PORTMUX2=0;PORTMUX3=0;PORTMUX4=0
 120      =1  
 121      =1  #define Rst_All_GPIO_IO_PORTMUX_Mode      PORTMUX1L=1;PORTMUX1H=1;PORTMUX2=1;PORTMUX3=1;PORTMUX4=1;\
 122      =1                                            PORTMUX1L=0;PORTMUX1H=0;PORTMUX2=0;PORTMUX3=0;PORTMUX4=0
 123      =1  
 124      =1  /*****************************************************************************************
 125      =1  * For TIMER setting is base on " option -> C51 -> Preprocesser Symbols -> Define "
 126      =1  *****************************************************************************************/
 127      =1  #ifdef FOSC_160000    // if Fsys = 16MHz 
 128      =1      #define TIMER_DIV1_VALUE_1us        65536-16        //16/16000000         = 1   uS,     // Timer divider = 1
 129      =1      #define TIMER_DIV1_VALUE_10us       65536-160       //160/16000000        = 10  uS,     // Timer divider = 1
 130      =1      #define TIMER_DIV1_VALUE_100us      65536-1600      //1600/16000000       = 100 uS,     // Timer divider = 1
 131      =1      #define TIMER_DIV1_VALUE_200us      65536-3200      //3200/16000000       = 200 uS,     // Timer divider = 1
 132      =1      #define TIMER_DIV1_VALUE_500us      65536-8000      //8000/16000000       = 500 uS,     // Timer divider = 1
 133      =1      #define TIMER_DIV1_VALUE_1ms        65536-16000     //16000/16000000      = 1   mS,     // Timer divider = 1
 134      =1  
 135      =1      #define TIMER_DIV8_VALUE_10us       65536-20        //20*8/16000000       = 10 uS,      // Timer divider = 8
 136      =1      #define TIMER_DIV8_VALUE_100us      65536-200       //200*8/16000000      = 100 us      // Timer divider = 8
 137      =1      #define TIMER_DIV8_VALUE_200us      65536-400       //400*8/16000000      = 200 us      // Timer divider = 8
 138      =1      #define TIMER_DIV8_VALUE_500us      65536-1000      //1000*8/16000000     = 500 us      // Timer divider = 8
 139      =1      #define TIMER_DIV8_VALUE_1ms        65536-2000      //2000*8/16000000     = 1 mS,       // Timer divider = 8
 140      =1      #define TIMER_DIV8_VALUE_10ms       65536-20000     //20000*8/16000000    = 10 mS,      // Timer divider = 8
 141      =1      
 142      =1      #define TIMER_DIV64_VALUE_100us     65536-25        //25*64/16000000      = 100 us      // Timer  divider = 16
 143      =1      #define TIMER_DIV64_VALUE_1ms       65536-250       //250*64/16000000     = 1 ms        // Timer  divider = 16
 144      =1      #define TIMER_DIV64_VALUE_10ms      65536-2500      //2500*64/16000000    = 10 ms       // Timer  divider = 16
 145      =1      #define TIMER_DIV64_VALUE_100ms     65536-25000     //25000*64/16000000   = 100 ms      // Timer  divider = 16
 146      =1      
 147      =1      #define TIMER_DIV256_VALUE_2ms      65536-125       //125*256/16000000    = 2 ms          // Timer divider = 256
 148      =1      #define TIMER_DIV256_VALUE_10ms     65536-625       //625*256/16000000    = 10 ms.        // Timer Divider = 256
 149      =1      #define TIMER_DIV256_VALUE_100ms    65536-6250      //6250*256/16000000   = 100 ms.       // Timer Divider = 256
 150      =1      #define TIMER_DIV256_VALUE_200ms    65536-12500     //12500*256/16000000  = 200 ms.       // Timer Divider = 2
             -56
 151      =1      #define TIMER_DIV256_VALUE_500ms    65536-31250     //31250*256/16000000  = 500 ms.       // Timer Divider = 2
             -56
 152      =1      #define TIMER_DIV256_VALUE_1s       65536-62500     //62500*256/16000000  = 1   s.        // Timer Divider = 256
 153      =1  #endif
 154      =1  
 155      =1  //-------------------- Timer0 function define --------------------
 156      =1  #define   TIMER0_MODE0_ENABLE   TMOD&=0x0F
 157      =1  #define   TIMER0_MODE1_ENABLE   TMOD&=0x0F;TMOD|=0x10
 158      =1  #define   TIMER0_MODE2_ENABLE   TMOD&=0x0F;TMOD|=0x20
 159      =1  #define   TIMER0_MODE3_ENABLE   TMOD&=0x0F;TMOD|=0x3F
 160      =1  //-------------------- Timer1 function define --------------------
 161      =1  #define   TIMER1_MODE0_ENABLE   TMOD&=0xF0
 162      =1  #define   TIMER1_MODE1_ENABLE   TMOD&=0xF0;TMOD|=0x01
 163      =1  #define   TIMER1_MODE2_ENABLE   TMOD&=0xF0;TMOD|=0x02
 164      =1  #define   TIMER1_MODE3_ENABLE   TMOD&=0xF0;TMOD|=0xF3
 165      =1  
 166      =1  //-------------------- Timer2 function define --------------------
 167      =1  #define TIMER2_DIV_4      T2MOD|=0x10;T2MOD&=0x9F
 168      =1  #define TIMER2_DIV_16     T2MOD|=0x20;T2MOD&=0xAF
 169      =1  #define TIMER2_DIV_32     T2MOD|=0x30;T2MOD&=0xBF
 170      =1  #define TIMER2_DIV_64     T2MOD|=0x40;T2MOD&=0xCF
 171      =1  #define TIMER2_DIV_128    T2MOD|=0x50;T2MOD&=0xDF
 172      =1  #define TIMER2_DIV_256    T2MOD|=0x60;T2MOD&=0xEF
 173      =1  #define TIMER2_DIV_512    T2MOD|=0x70
 174      =1  
 175      =1  #define TIMER2_Auto_Reload_Delay_Mode       T2CON&=~SET_BIT0;T2MOD|=SET_BIT7;T2MOD|=SET_BIT3
 176      =1  #define TIMER2_Auto_Reload_Capture_Mode     T2CON&=~SET_BIT0;T2MOD|=SET_BIT7
 177      =1  #define TIMER2_Compare_Capture_Mode         T2CON|=SET_BIT0;T2MOD&=~SET_BIT7;T2MOD|=SET_BIT2
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 41  

 178      =1  //-------------------- Timer2 Capture define --------------------
 179      =1  //--- Falling Edge -----
 180      =1  #define IC0_P12_CAP0_FallingEdge_Capture    CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xCF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0
 181      =1  #define IC1_P11_CAP0_FallingEdge_Capture    CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xCF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x01;
 182      =1  #define IC2_P10_CAP0_FallingEdge_Capture    CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xCF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x02;
 183      =1  #define IC3_P00_CAP0_FallingEdge_Capture    CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xCF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x03;
 184      =1  #define IC3_P04_CAP0_FallingEdge_Capture    CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xCF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x04;
 185      =1  #define IC4_P01_CAP0_FallingEdge_Capture    CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xCF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x05;
 186      =1  #define IC5_P03_CAP0_FallingEdge_Capture    CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xCF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x06;
 187      =1  #define IC6_P05_CAP0_FallingEdge_Capture    CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xCF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x07;
 188      =1  #define IC7_P15_CAP0_FallingEdge_Capture    CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xCF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x08;
 189      =1  
 190      =1  #define IC0_P12_CAP1_FallingEdge_Capture    CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF3;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F
 191      =1  #define IC1_P11_CAP1_FallingEdge_Capture    CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF3;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x10;
 192      =1  #define IC2_P10_CAP1_FallingEdge_Capture    CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF3;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x20;
 193      =1  #define IC3_P00_CAP1_FallingEdge_Capture    CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF3;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x30;
 194      =1  #define IC3_P04_CAP1_FallingEdge_Capture    CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF3;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x40;
 195      =1  #define IC4_P01_CAP1_FallingEdge_Capture    CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF3;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x50;
 196      =1  #define IC5_P03_CAP1_FallingEdge_Capture    CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF3;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x60;
 197      =1  #define IC6_P05_CAP1_FallingEdge_Capture    CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF3;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x70;
 198      =1  #define IC7_P15_CAP1_FallingEdge_Capture    CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF3;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x80;
 199      =1  
 200      =1  #define IC0_P12_CAP2_FallingEdge_Capture    CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFC;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0
 201      =1  #define IC1_P11_CAP2_FallingEdge_Capture    CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFC;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x10;
 202      =1  #define IC2_P10_CAP2_FallingEdge_Capture    CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFC;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x20;
 203      =1  #define IC3_P00_CAP2_FallingEdge_Capture    CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFC;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x30;
 204      =1  #define IC3_P04_CAP2_FallingEdge_Capture    CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFC;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x40;
 205      =1  #define IC4_P01_CAP2_FallingEdge_Capture    CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFC;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x50;
 206      =1  #define IC5_P03_CAP2_FallingEdge_Capture    CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFC;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x60;
 207      =1  #define IC6_P05_CAP2_FallingEdge_Capture    CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFC;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x70;
 208      =1  #define IC7_P15_CAP2_FallingEdge_Capture    CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFC;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x80;
 209      =1  
 210      =1  //----- Rising edge ----
 211      =1  #define IC0_P12_CAP0_RisingEdge_Capture     CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xDF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 42  

 212      =1  #define IC1_P11_CAP0_RisingEdge_Capture     CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xDF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x01;
 213      =1  #define IC2_P10_CAP0_RisingEdge_Capture     CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xDF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x02;
 214      =1  #define IC3_P00_CAP0_RisingEdge_Capture     CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xDF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x03;
 215      =1  #define IC3_P04_CAP0_RisingEdge_Capture     CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xDF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x04;
 216      =1  #define IC4_P01_CAP0_RisingEdge_Capture     CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xDF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x05;
 217      =1  #define IC5_P03_CAP0_RisingEdge_Capture     CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xDF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x06;
 218      =1  #define IC6_P05_CAP0_RisingEdge_Capture     CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xDF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x07;
 219      =1  #define IC7_P15_CAP0_RisingEdge_Capture     CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xDF;CAPCON2|=SET_BIT4;
             -CAPCON3&=0xF0;CAPCON3|=0x08;
 220      =1  
 221      =1  #define IC0_P12_CAP1_RisingEdge_Capture     CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF7;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F
 222      =1  #define IC1_P11_CAP1_RisingEdge_Capture     CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF7;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x10;
 223      =1  #define IC2_P10_CAP1_RisingEdge_Capture     CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF7;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x20;
 224      =1  #define IC3_P00_CAP1_RisingEdge_Capture     CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF7;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x30;
 225      =1  #define IC3_P04_CAP1_RisingEdge_Capture     CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF7;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x40;
 226      =1  #define IC4_P01_CAP1_RisingEdge_Capture     CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF7;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x50;
 227      =1  #define IC5_P03_CAP1_RisingEdge_Capture     CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF7;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x60;
 228      =1  #define IC6_P05_CAP1_RisingEdge_Capture     CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF7;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x70;
 229      =1  #define IC7_P15_CAP1_RisingEdge_Capture     CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xF7;CAPCON2|=SET_BIT5;
             -CAPCON3&=0x0F;CAPCON3|=0x80;
 230      =1  
 231      =1  #define IC0_P12_CAP3_RisingEdge_Capture     CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFD;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0
 232      =1  #define IC1_P11_CAP3_RisingEdge_Capture     CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFD;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x01;
 233      =1  #define IC2_P10_CAP3_RisingEdge_Capture     CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFD;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x02;
 234      =1  #define IC3_P00_CAP3_RisingEdge_Capture     CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFD;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x03;
 235      =1  #define IC3_P04_CAP3_RisingEdge_Capture     CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFD;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x04;
 236      =1  #define IC4_P01_CAP3_RisingEdge_Capture     CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFD;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x05;
 237      =1  #define IC5_P03_CAP3_RisingEdge_Capture     CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFD;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x06;
 238      =1  #define IC6_P05_CAP3_RisingEdge_Capture     CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFD;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x07;
 239      =1  #define IC7_P15_CAP3_RisingEdge_Capture     CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFD;CAPCON2|=SET_BIT6;
             -CAPCON4&=0xF0;CAPCON4|=0x08;
 240      =1  
 241      =1  //-----BOTH  edge ----
 242      =1  #define IC0_P12_CAP0_BothEdge_Capture       CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xBF;CAPCON2|=SET_BIT4;C
             -APCON3&=0xF0
 243      =1  #define IC1_P11_CAP0_BothEdge_Capture       CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xBF;CAPCON2|=SET_BIT4;C
             -APCON3&=0xF0;CAPCON3|=0x01;
 244      =1  #define IC2_P10_CAP0_BothEdge_Capture       CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xBF;CAPCON2|=SET_BIT4;C
             -APCON3&=0xF0;CAPCON3|=0x02;
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 43  

 245      =1  #define IC3_P00_CAP0_BothEdge_Capture       CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xBF;CAPCON2|=SET_BIT4;C
             -APCON3&=0xF0;CAPCON3|=0x03;
 246      =1  #define IC3_P04_CAP0_BothEdge_Capture       CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xBF;CAPCON2|=SET_BIT4;C
             -APCON3&=0xF0;CAPCON3|=0x04;
 247      =1  #define IC4_P01_CAP0_BothEdge_Capture       CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xBF;CAPCON2|=SET_BIT4;C
             -APCON3&=0xF0;CAPCON3|=0x05;
 248      =1  #define IC5_P03_CAP0_BothEdge_Capture       CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xBF;CAPCON2|=SET_BIT4;C
             -APCON3&=0xF0;CAPCON3|=0x06;
 249      =1  #define IC6_P05_CAP0_BothEdge_Capture       CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xBF;CAPCON2|=SET_BIT4;C
             -APCON3&=0xF0;CAPCON3|=0x07;
 250      =1  #define IC7_P15_CAP0_BothEdge_Capture       CAPCON0|=SET_BIT4;CAPCON1|=0x30;CAPCON1&=0xBF;CAPCON2|=SET_BIT4;C
             -APCON3&=0xF0;CAPCON3|=0x08;
 251      =1  
 252      =1  #define IC0_P12_CAP1_BothEdge_Capture       CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xEF;CAPCON2|=SET_BIT5;C
             -APCON3&=0x0F
 253      =1  #define IC1_P11_CAP1_BothEdge_Capture       CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xEF;CAPCON2|=SET_BIT5;C
             -APCON3&=0x0F;CAPCON3|=0x10;
 254      =1  #define IC2_P10_CAP1_BothEdge_Capture       CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xEF;CAPCON2|=SET_BIT5;C
             -APCON3&=0x0F;CAPCON3|=0x20;
 255      =1  #define IC3_P00_CAP1_BothEdge_Capture       CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xEF;CAPCON2|=SET_BIT5;C
             -APCON3&=0x0F;CAPCON3|=0x30;
 256      =1  #define IC3_P04_CAP1_BothEdge_Capture       CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xEF;CAPCON2|=SET_BIT5;C
             -APCON3&=0x0F;CAPCON3|=0x40;
 257      =1  #define IC4_P01_CAP1_BothEdge_Capture       CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xEF;CAPCON2|=SET_BIT5;C
             -APCON3&=0x0F;CAPCON3|=0x50;
 258      =1  #define IC5_P03_CAP1_BothEdge_Capture       CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xEF;CAPCON2|=SET_BIT5;C
             -APCON3&=0x0F;CAPCON3|=0x60;
 259      =1  #define IC6_P05_CAP1_BothEdge_Capture       CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xEF;CAPCON2|=SET_BIT5;C
             -APCON3&=0x0F;CAPCON3|=0x70;
 260      =1  #define IC7_P15_CAP1_BothEdge_Capture       CAPCON0|=SET_BIT5;CAPCON1|=0x0C;CAPCON1&=0xEF;CAPCON2|=SET_BIT5;C
             -APCON3&=0x0F;CAPCON3|=0x80;
 261      =1  
 262      =1  #define IC0_P12_CAP3_BothEdge_Capture       CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFB;CAPCON2|=SET_BIT6;C
             -APCON4&=0xF0
 263      =1  #define IC1_P11_CAP3_BothEdge_Capture       CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFB;CAPCON2|=SET_BIT6;C
             -APCON4&=0xF0;CAPCON4|=0x01;
 264      =1  #define IC2_P10_CAP3_BothEdge_Capture       CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFB;CAPCON2|=SET_BIT6;C
             -APCON4&=0xF0;CAPCON4|=0x02;
 265      =1  #define IC3_P00_CAP3_BothEdge_Capture       CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFB;CAPCON2|=SET_BIT6;C
             -APCON4&=0xF0;CAPCON4|=0x03;
 266      =1  #define IC3_P04_CAP3_BothEdge_Capture       CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFB;CAPCON2|=SET_BIT6;C
             -APCON4&=0xF0;CAPCON4|=0x04;
 267      =1  #define IC4_P01_CAP3_BothEdge_Capture       CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFB;CAPCON2|=SET_BIT6;C
             -APCON4&=0xF0;CAPCON4|=0x05;
 268      =1  #define IC5_P03_CAP3_BothEdge_Capture       CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFB;CAPCON2|=SET_BIT6;C
             -APCON4&=0xF0;CAPCON4|=0x06;
 269      =1  #define IC6_P05_CAP3_BothEdge_Capture       CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFB;CAPCON2|=SET_BIT6;C
             -APCON4&=0xF0;CAPCON4|=0x07;
 270      =1  #define IC7_P15_CAP3_BothEdge_Capture       CAPCON0|=SET_BIT6;CAPCON1|=0x03;CAPCON1&=0xFB;CAPCON2|=SET_BIT6;C
             -APCON4&=0xF0;CAPCON4|=0x08;
 271      =1  
 272      =1  #define TIMER2_IC2_DISABLE                  CAPCON0&=~SET_BIT6       
 273      =1  #define TIMER2_IC1_DISABLE                  CAPCON0&=~SET_BIT5      
 274      =1  #define TIMER2_IC0_DISABLE                  CAPCON0&=~SET_BIT4  
 275      =1  
 276      =1  
 277      =1  
 278      =1  /*****************************************************************************************
 279      =1  * For PWM setting 
 280      =1  *****************************************************************************************/
 281      =1  //--------- PMW clock source select define ---------------------
 282      =1  #define   PWM_CLOCK_FSYS          CKCON&=0xBF
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 44  

 283      =1  #define   PWM_CLOCK_TIMER1        CKCON|=0x40
 284      =1  //--------- PWM clock devide define ----------------------------
 285      =1  #define   PWM_CLOCK_DIV_2         PWMCON1|=0x01;PWMCON1&=0xF9
 286      =1  #define   PWM_CLOCK_DIV_4         PWMCON1|=0x02;PWMCON1&=0xFA
 287      =1  #define   PWM_CLOCK_DIV_8         PWMCON1|=0x03;PWMCON1&=0xFB
 288      =1  #define   PWM_CLOCK_DIV_16        PWMCON1|=0x04;PWMCON1&=0xFC
 289      =1  #define   PWM_CLOCK_DIV_32        PWMCON1|=0x05;PWMCON1&=0xFD
 290      =1  #define   PWM_CLOCK_DIV_64        PWMCON1|=0x06;PWMCON1&=0xFE
 291      =1  #define   PWM_CLOCK_DIV_128       PWMCON1|=0x07
 292      =1  //--------- PWM I/O select define ------------------------------
 293      =1  #define   PWM5_P15_OUTPUT_ENABLE    BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;SFRS|=0x01;PIOCON1|=0x20;TA=0xAA;TA=0x55;
             -SFRS&=0xFE;EA=BIT_TMP       //P1.5 as PWM5 output enable
 294      =1  #define   PWM5_P03_OUTPUT_ENABLE    PIOCON0|=0x20                                                   //P0.3 as PWM5
 295      =1  #define   PWM4_P01_OUTPUT_ENABLE    PIOCON0|=0x10                                                   //P0.1 as PWM4 output enable
 296      =1  #define   PWM3_P04_OUTPUT_ENABLE    BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;SFRS|=0x01;PIOCON1|=0x08;TA=0xAA;TA=0x55;
             -SFRS&=0xFE;EA=BIT_TMP       //P0.4 as PWM3 output enable
 297      =1  #define   PWM3_P00_OUTPUT_ENABLE    PIOCON0|=0x08                                                   //P0.0 as PWM3 
 298      =1  #define   PWM2_P05_OUTPUT_ENABLE    BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;SFRS|=0x01;PIOCON1|=0x04;TA=0xAA;TA=0x55;
             -SFRS&=0xFE;EA=BIT_TMP       //P1.0 as PWM2 output enable
 299      =1  #define   PWM2_P10_OUTPUT_ENABLE    PIOCON0|=0x04                                                   //P1.0 as PWM2
 300      =1  #define   PWM1_P14_OUTPUT_ENABLE    BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;SFRS|=0x01;PIOCON1|=0x02;TA=0xAA;TA=0x55;
             -SFRS&=0xFE;EA=BIT_TMP       //P1.4 as PWM1 output enable
 301      =1  #define   PWM1_P11_OUTPUT_ENABLE    PIOCON0|=0x02                                                   //P1.1 as PWM1 
 302      =1  #define   PWM0_P12_OUTPUT_ENABLE    PIOCON0|=0x01                                                   //P1.2 as PWM0 output enable
 303      =1  #define   ALL_PWM_OUTPUT_ENABLE     PIOCON0=0xFF;PIOCON1=0xFF
 304      =1  #define   PWM5_P15_OUTPUT_DISABLE   BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;SFRS|=0x01;PIOCON1&=0xDF;TA=0xAA;TA=0x55
             -;SFRS&=0xFE;EA=BIT_TMP        //P1.5 as PWM5 output disable
 305      =1  #define   PWM5_P03_OUTPUT_DISABLE   PIOCON0&=0xDF                                                   //P0.3 as PWM5
 306      =1  #define   PWM4_P01_OUTPUT_DISABLE   PIOCON0&=0xEF                                                   //P0.1 as PWM4 output disable
 307      =1  #define   PWM3_P04_OUTPUT_DISABLE   BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;SFRS|=0x01;PIOCON1&=0xF7;TA=0xAA;TA=0x55
             -;SFRS&=0xFE;EA=BIT_TMP        //P0.4 as PWM3 output disable
 308      =1  #define   PWM3_P00_OUTPUT_DISABLE   PIOCON0&=0xF7                                                   //P0.0 as PWM3 
 309      =1  #define   PWM2_P05_OUTPUT_DISABLE   BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;SFRS|=0x01;PIOCON1&=0xFB;TA=0xAA;TA=0x55
             -;SFRS&=0xFE;EA=BIT_TMP        //P1.0 as PWM2 output disable
 310      =1  #define   PWM2_P10_OUTPUT_DISABLE   PIOCON0&=0xFB                                                   //P1.0 as PWM2
 311      =1  #define   PWM1_P14_OUTPUT_DISABLE   BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;SFRS|=0x01;PIOCON1&=0xFD;TA=0xAA;TA=0x55
             -;SFRS&=0xFE;EA=BIT_TMP        //P1.4 as PWM1 output disable
 312      =1  #define   PWM1_P11_OUTPUT_DISABLE   PIOCON0&=0xFD                                                   //P1.1 as PWM1 
 313      =1  #define   PWM0_P12_OUTPUT_DISABLE   PIOCON0&=0xFE                                                   //P1.2 as PWM0 output disable
 314      =1  #define   ALL_PWM_OUTPUT_DISABLE    PIOCON0=0x00;PIOCON1=0x00
 315      =1  //--------- PWM I/O Polarity Control ---------------------------
 316      =1  #define   PWM5_OUTPUT_INVERSE     PNP|=0x20       
 317      =1  #define   PWM4_OUTPUT_INVERSE     PNP|=0x10       
 318      =1  #define   PWM3_OUTPUT_INVERSE     PNP|=0x08       
 319      =1  #define   PWM2_OUTPUT_INVERSE     PNP|=0x04       
 320      =1  #define   PWM1_OUTPUT_INVERSE     PNP|=0x02       
 321      =1  #define   PWM0_OUTPUT_INVERSE     PNP|=0x01       
 322      =1  #define   PWM_OUTPUT_ALL_INVERSE  PNP=0xFF
 323      =1  #define   PWM5_OUTPUT_NORMAL      PNP&=0xDF       
 324      =1  #define   PWM4_OUTPUT_NORMAL      PNP&=0xEF       
 325      =1  #define   PWM3_OUTPUT_NORMAL      PNP&=0xF7       
 326      =1  #define   PWM2_OUTPUT_NORMAL      PNP&=0xFB       
 327      =1  #define   PWM1_OUTPUT_NORMAL      PNP&=0xFD       
 328      =1  #define   PWM0_OUTPUT_NORMAL      PNP&=0xFE       
 329      =1  #define   PWM_OUTPUT_ALL_NORMAL   PNP=0x00
 330      =1  //--------- PWM type define ------------------------------------
 331      =1  #define   PWM_EDGE_TYPE           PWMCON1&=~SET_BIT4
 332      =1  #define   PWM_CENTER_TYPE         PWMCON1|=SET_BIT4
 333      =1  //--------- PWM mode define ------------------------------------
 334      =1  #define   PWM_IMDEPENDENT_MODE    PWMCON1&=0x3F
 335      =1  #define   PWM_COMPLEMENTARY_MODE  PWMCON1|=0x40;PWMCON1&=0x7F
 336      =1  #define   PWM_SYNCHRONIZED_MODE   PWMCON1|=0x80;PWMCON1&=0xBF
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 45  

 337      =1  #define   PWM_GP_MODE_ENABLE      PWMCON1|=0x20
 338      =1  #define   PWM_GP_MODE_DISABLE     PWMCON1&=0xDF
 339      =1  //--------- PMW interrupt setting ------------------------------
 340      =1  #define   PWM_FALLING_INT         PWMCON0&=0xF3
 341      =1  #define   PWM_RISING_INT          PWMCON0|=0x04;PWMCON0&=0xF7
 342      =1  #define   PWM_CENTRAL_POINT_INT   PWMCON0|=0x08;PWMCON0&=0xFB
 343      =1  #define   PWM_PERIOD_END_INT      PWMCON0|=0x0C
 344      =1  //--------- PWM interrupt pin select ---------------------------
 345      =1  #define   PWM_INT_PWM0            PWMCON0&=0xFC
 346      =1  #define   PWM_INT_PWM2            PWMCON0|=0x01;PWMCON0&=0xFD
 347      =1  #define   PWM_INT_PWM4            PWMCON0|=0x02;PWMCON0&=0xFE
 348      =1  #define   PWM_INT_PMW6            PWMCON0|=0x03
 349      =1  //--------- PWM Dead time setting ------------------------------
 350      =1  #define   PWM45_DEADTIME_ENABLE     BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;PDTEN|=0x04;EA=BIT_TMP
 351      =1  #define   PWM34_DEADTIME_ENABLE     BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;PDTEN|=0x02;EA=BIT_TMP
 352      =1  #define   PWM01_DEADTIME_ENABLE     BIT_TMP=EA;EA=0;TA=0xAA;TA=0x55;PDTEN|=0x01;EA=BIT_TMP
 353      =1  
 354      =1  /*****************************************************************************************
 355      =1  * For ADC setting 
 356      =1  *****************************************************************************************/
 357      =1  #define Enable_ADC_AIN0         ADCCON2&=0xF0;ADCCON2|=Bin(00000000);set_ADPORTEN0    //P10
 358      =1  #define Enable_ADC_AIN1         ADCCON2&=0xF0;ADCCON2|=Bin(00000001);set_ADPORTEN1    //P11
 359      =1  #define Enable_ADC_AIN2         ADCCON2&=0xF0;ADCCON2|=Bin(00000010);set_ADPORTEN2    //P12
 360      =1  #define Enable_ADC_AIN3         ADCCON2&=0xF0;ADCCON2|=Bin(00000011);set_ADPORTEN3    //P13
 361      =1  #define Enable_ADC_AIN4         ADCCON2&=0xF0;ADCCON2|=Bin(00000100);set_ADPORTEN4    //P14
 362      =1  #define Enable_ADC_AIN5         ADCCON2&=0xF0;ADCCON2|=Bin(00000101);set_ADPORTEN5    //P15
 363      =1  #define Enable_ADC_AIN6         ADCCON2&=0xF0;ADCCON2|=Bin(00000110);set_ADPORTEN6    //P16
 364      =1  #define Enable_ADC_AIN7         ADCCON2&=0xF0;ADCCON2|=Bin(00000111);set_ADPORTEN7    //P17
 365      =1  #define Enable_ADC_AIN8         ADCCON2&=0xF0;ADCCON2|=Bin(00001000);set_ADPORTEN8    //P20
 366      =1  #define Enable_ADC_AIN9         ADCCON2&=0xF0;ADCCON2|=Bin(00001001);set_ADPORTEN9    //P21
 367      =1  #define Enable_ADC_AVDD_4DIV    ADCCON2&=0xF0;ADCCON2|=Bin(00001010);                 //VDD/4
 368      =1  #define Enable_ADC_BandGap      ADCCON2&=0xF0;ADCCON2|=Bin(00001011);                 //Band-gap 1.22V
 369      =1  #define Enable_ADC_GNDA         ADCCON2&=0xF0;ADCCON2|=Bin(00001100);                 //GND
 370      =1  
 371      =1  #define SET_ADC_12BIT_MODE      set_MODE
 372      =1  #define SET_ADC_10BIT_MODE      clr_MODE
 373      =1  
 374      =1  #define SET_ADC_Vref_1V5        ADCON3&=0x0F;ADCON3|=Bin(00000000)
 375      =1  #define SET_ADC_Vref_2V         ADCON3&=0x0F;ADCON3|=Bin(00010000)
 376      =1  #define SET_ADC_Vref_3V         ADCON3&=0x0F;ADCON3|=Bin(00100000)
 377      =1  #define SET_ADC_Vref_4V         ADCON3&=0x0F;ADCON3|=Bin(00110000)
 378      =1  #define SET_ADC_Vref_AVDDI      ADCON3&=0x0F;ADCON3|=Bin(01000000)
 379      =1  #define SET_ADC_Vref_ANA_OUT[9] ADCON3&=0x0F;ADCON3|=Bin(01010000)
 380      =1  
 381      =1  #define ADC_RUN                 set_GO
 382      =1  #define ADC_STOP                clr_GO
 383      =1  
 384      =1  #define Enable_ADC_Compare      set_EC
 385      =1  #define Disable_ADC_Compare     clr_EC
 386      =1  
 387      =1  #define ADC_Sample_Hold_Time_4ADCLK     ADT&=0x0F;ADT|=Bin(00000000)
 388      =1  #define ADC_Sample_Hold_Time_8ADCLK     ADT&=0x0F;ADT|=Bin(00010000)
 389      =1  #define ADC_Sample_Hold_Time_12ADCLK    ADT&=0x0F;ADT|=Bin(00100000)
 390      =1  #define ADC_Sample_Hold_Time_20ADCLK    ADT&=0x0F;ADT|=Bin(00110000)
 391      =1  #define ADC_Sample_Hold_Time_36ADCLK    ADT&=0x0F;ADT|=Bin(01000000)
 392      =1  #define ADC_Sample_Hold_Time_68ADCLK    ADT&=0x0F;ADT|=Bin(01010000)
 393      =1  #define ADC_Sample_Hold_Time_132ADCLK   ADT&=0x0F;ADT|=Bin(01100000)
 394      =1  #define ADC_Sample_Hold_Time_260ADCLK   ADT&=0x0F;ADT|=Bin(01110000)
 395      =1  
 396      =1  #define ADC_Time_2Fsys                  ADT&=0xF0;ADT|=Bin(00000000)
 397      =1  #define ADC_Time_4Fsys                  ADT&=0xF0;ADT|=Bin(00000001)
 398      =1  #define ADC_Time_8Fsys                  ADT&=0xF0;ADT|=Bin(00000010)
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 46  

 399      =1  #define ADC_Time_16Fsys                 ADT&=0xF0;ADT|=Bin(00000011)
 400      =1  #define ADC_Time_32Fsys                 ADT&=0xF0;ADT|=Bin(00000100)
 401      =1  #define ADC_Time_64Fsys                 ADT&=0xF0;ADT|=Bin(00000101)
 402      =1  #define ADC_Time_128Fsys                ADT&=0xF0;ADT|=Bin(00000110)
 403      =1  #define ADC_Time_256Fsys                ADT&=0xF0;ADT|=Bin(00000111)
 404      =1  
 405      =1  
 406      =1  
 407      =1  #define PWM0_FALLINGEDGE_TRIG_ADC   ADCCON0&=~SET_BIT5;ADCCON0&=~SET_BIT4;ADCCON1&=~SET_BIT3;ADCCON1&=~SET_
             -BIT2;ADCCON1|=SET_BIT1
 408      =1  #define PWM2_FALLINGEDGE_TRIG_ADC   ADCCON0&=~SET_BIT5;ADCCON0|=SET_BIT4;ADCCON1&=~SET_BIT3;ADCCON1&=~SET_B
             -IT2;ADCCON1|=SET_BIT1
 409      =1  #define PWM4_FALLINGEDGE_TRIG_ADC   ADCCON0|=SET_BIT5;ADCCON0&=~SET_BIT4;ADCCON1&=~SET_BIT3;ADCCON1&=~SET_B
             -IT2;ADCCON1|=SET_BIT1
 410      =1  #define PWM0_RISINGEDGE_TRIG_ADC    ADCCON0&=~SET_BIT5;ADCCON0&=~SET_BIT4;ADCCON1&=~SET_BIT3;ADCCON1|=SET_BI
             -T2;ADCCON1|=SET_BIT1
 411      =1  #define PWM2_RISINGEDGE_TRIG_ADC    ADCCON0&=~SET_BIT5;ADCCON0|=SET_BIT4;ADCCON1&=~SET_BIT3;ADCCON1|=SET_BIT
             -2;ADCCON1|=SET_BIT1
 412      =1  #define PWM4_RISINGEDGE_TRIG_ADC    ADCCON0|=SET_BIT5;ADCCON0&=~SET_BIT4;ADCCON1&=~SET_BIT3;ADCCON1|=SET_BIT
             -2;ADCCON1|=SET_BIT1
 413      =1  #define PWM0_CENTRAL_TRIG_ADC       ADCCON0&=~SET_BIT5;ADCCON0&=~SET_BIT4;ADCCON1|=SET_BIT3;ADCCON1&=~SET_BIT
             -2;ADCCON1|=SET_BIT1
 414      =1  #define PWM2_CENTRAL_TRIG_ADC       ADCCON0&=~SET_BIT5;ADCCON0|=SET_BIT4;ADCCON1|=SET_BIT3;ADCCON1&=~SET_BIT2
             -;ADCCON1|=SET_BIT1
 415      =1  #define PWM4_CENTRAL_TRIG_ADC       ADCCON0|=SET_BIT5;ADCCON0&=~SET_BIT4;ADCCON1|=SET_BIT3;ADCCON1&=~SET_BIT2
             -;ADCCON1|=SET_BIT1
 416      =1  #define PWM0_END_TRIG_ADC           ADCCON0&=~SET_BIT5;ADCCON0&=~SET_BIT4;ADCCON1|=SET_BIT3;ADCCON1|=SET_BIT2;A
             -DCCON1|=SET_BIT1
 417      =1  #define PWM2_END_TRIG_ADC           ADCCON0&=~SET_BIT5;ADCCON0|=SET_BIT4;ADCCON1|=SET_BIT3;ADCCON1|=SET_BIT2;AD
             -CCON1|=SET_BIT1
 418      =1  #define PWM4_END_TRIG_ADC           ADCCON0|=SET_BIT5;ADCCON0&=~SET_BIT4;ADCCON1|=SET_BIT3;ADCCON1|=SET_BIT2;AD
             -CCON1|=SET_BIT1
 419      =1  
 420      =1  #define P04_FALLINGEDGE_TRIG_ADC    ADCCON0|=0x30;ADCCON1&=0xF3;ADCCON1|=SET_BIT1;ADCCON1&=~SET_BIT6
 421      =1  #define P13_FALLINGEDGE_TRIG_ADC    ADCCON0|=0x30;ADCCON1&=0xF3;ADCCON1|=SET_BIT1;ADCCON1|=SET_BIT6
 422      =1  #define P04_RISINGEDGE_TRIG_ADC     ADCCON0|=0x30;ADCCON1&=~SET_BIT3;ADCCON1|=SET_BIT2;ADCCON1|=SET_BIT1;ADC
             -CON1&=~SET_BIT6
 423      =1  #define P13_RISINGEDGE_TRIG_ADC     ADCCON0|=0x30;ADCCON1&=~SET_BIT3;ADCCON1|=SET_BIT2;ADCCON1|=SET_BIT1;ADC
             -CON1|=SET_BIT6
  28          
  29          //*****************  The Following is in define in Function_Assemble.h  ***************************
  30          //****** Always include Function_Assemble.h call the define you want, detail see main(void) *******
  31          //***********************************************************************************************
  32          #if 0
              ////------------------- Define Port as Push Pull mode -------------------
              //#define P00_PushPull_Mode           clr_P0OEN0
              //#define P01_PushPull_Mode           clr_P0OEN1
              //#define P02_PushPull_Mode           clr_P0OEN2
              //#define P03_PushPull_Mode           clr_P0OEN3    //It's not can be used for output port
              //#define P04_PushPull_Mode           clr_P0OEN4
              //#define P05_PushPull_Mode           clr_P0OEN5
              //#define P06_PushPull_Mode           clr_P0OEN6
              //#define P07_PushPull_Mode           clr_P0OEN7
              //#define P10_PushPull_Mode           clr_P1OEN0
              //#define P11_PushPull_Mode           clr_P1OEN1
              //#define P12_PushPull_Mode           clr_P1OEN2
              //#define P13_PushPull_Mode           clr_P1OEN3
              //#define P14_PushPull_Mode           clr_P1OEN4
              //#define P15_PushPull_Mode           clr_P1OEN5
              //#define P16_PushPull_Mode           clr_P1OEN6
              //#define P17_PushPull_Mode           clr_P1OEN7
              //#define P20_PushPull_Mode           clr_P2OEN0
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 47  

              //#define P21_PushPull_Mode           clr_P2OEN1
              ////------------------- Define Port as Input Only mode -------------------
              //#define P00_Input_Mode              set_P0OEN0;set_P0PUN0;set_P0PDN0
              //#define P01_Input_Mode              set_P0OEN1;set_P0PUN1;set_P0PDN1
              //#define P02_Input_Mode              set_P0OEN2;set_P0PUN2;set_P0PDN2
              //#define P03_Input_Mode              set_P0OEN3;set_P0PUN3;set_P0PDN3
              //#define P04_Input_Mode              set_P0OEN4;set_P0PUN4;set_P0PDN4
              //#define P05_Input_Mode              set_P0OEN5;set_P0PUN5;set_P0PDN5
              //#define P06_Input_Mode              set_P0OEN6;set_P0PUN6;set_P0PDN6
              //#define P07_Input_Mode              set_P0OEN7;set_P0PUN7;set_P0PDN7
              //#define P10_Input_Mode              set_P1OEN0;set_P1PUN0;set_P1PDN0
              //#define P11_Input_Mode              set_P1OEN1;set_P1PUN1;set_P1PDN1
              //#define P12_Input_Mode              set_P1OEN2;set_P1PUN2;set_P1PDN2
              //#define P13_Input_Mode              set_P1OEN3;set_P1PUN3;set_P1PDN3
              //#define P14_Input_Mode              set_P1OEN4;set_P1PUN4;set_P1PDN4
              //#define P15_Input_Mode              set_P1OEN5;set_P1PUN5;set_P1PDN5
              //#define P16_Input_Mode              set_P1OEN6;set_P1PUN6;set_P1PDN6
              //#define P17_Input_Mode              set_P1OEN7;set_P1PUN7;set_P1PDN7
              //#define P20_Input_Mode              set_P2OEN0;set_P2PUN0;set_P2PDN0
              //#define P21_Input_Mode              set_P2OEN1;set_P2PUN1;set_P2PDN1
              ////------------------- Define Port as Input Pullup mode -------------------
              //#define P00_Input_Pullup_Mode       set_P0OEN0;clr_P0PUN0;set_P0PDN0
              //#define P01_Input_Pullup_Mode       set_P0OEN1;clr_P0PUN1;set_P0PDN1
              //#define P02_Input_Pullup_Mode       set_P0OEN2;clr_P0PUN2;set_P0PDN2
              //#define P03_Input_Pullup_Mode       set_P0OEN3;clr_P0PUN3;set_P0PDN3
              //#define P04_Input_Pullup_Mode       set_P0OEN4;clr_P0PUN4;set_P0PDN4
              //#define P05_Input_Pullup_Mode       set_P0OEN5;clr_P0PUN5;set_P0PDN5
              //#define P06_Input_Pullup_Mode       set_P0OEN6;clr_P0PUN6;set_P0PDN6
              //#define P07_Input_Pullup_Mode       set_P0OEN7;clr_P0PUN7;set_P0PDN7
              //#define P10_Input_Pullup_Mode       set_P1OEN0;clr_P1PUN0;set_P1PDN0
              //#define P11_Input_Pullup_Mode       set_P1OEN1;clr_P1PUN1;set_P1PDN1
              //#define P12_Input_Pullup_Mode       set_P1OEN2;clr_P1PUN2;set_P1PDN2
              //#define P13_Input_Pullup_Mode       set_P1OEN3;clr_P1PUN3;set_P1PDN3
              //#define P14_Input_Pullup_Mode       set_P1OEN4;clr_P1PUN4;set_P1PDN4
              //#define P15_Input_Pullup_Mode       set_P1OEN5;clr_P1PUN5;set_P1PDN5
              //#define P16_Input_Pullup_Mode       set_P1OEN6;clr_P1PUN6;set_P1PDN6
              //#define P17_Input_Pullup_Mode       set_P1OEN7;clr_P1PUN7;set_P1PDN7
              //#define P20_Input_Pullup_Mode       set_P2OEN0;clr_P2PUN0;set_P2PDN0
              //#define P21_Input_Pullup_Mode       set_P2OEN1;clr_P2PUN1;set_P2PDN1
              ////------------------- Define Port as Input Pulldown mode -------------------
              //#define P00_Input_Pulldown_Mode     set_P0OEN0;set_P0PUN0;clr_P0PDN0
              //#define P01_Input_Pulldown_Mode     set_P0OEN1;set_P0PUN1;clr_P0PDN1
              //#define P02_Input_Pulldown_Mode     set_P0OEN2;set_P0PUN2;clr_P0PDN2
              //#define P03_Input_Pulldown_Mode     set_P0OEN3;set_P0PUN3;clr_P0PDN3
              //#define P04_Input_Pulldown_Mode     set_P0OEN4;set_P0PUN4;clr_P0PDN4
              //#define P05_Input_Pulldown_Mode     set_P0OEN5;set_P0PUN5;clr_P0PDN5
              //#define P06_Input_Pulldown_Mode     set_P0OEN6;set_P0PUN6;clr_P0PDN6
              //#define P07_Input_Pulldown_Mode     set_P0OEN7;set_P0PUN7;clr_P0PDN7
              //#define P10_Input_Pulldown_Mode     set_P1OEN0;set_P1PUN0;clr_P1PDN0
              //#define P11_Input_Pulldown_Mode     set_P1OEN1;set_P1PUN1;clr_P1PDN1
              //#define P12_Input_Pulldown_Mode     set_P1OEN2;set_P1PUN2;clr_P1PDN2
              //#define P13_Input_Pulldown_Mode     set_P1OEN3;set_P1PUN3;clr_P1PDN3
              //#define P14_Input_Pulldown_Mode     set_P1OEN4;set_P1PUN4;clr_P1PDN4
              //#define P15_Input_Pulldown_Mode     set_P1OEN5;set_P1PUN5;clr_P1PDN5
              //#define P16_Input_Pulldown_Mode     set_P1OEN6;set_P1PUN6;clr_P1PDN6
              //#define P17_Input_Pulldown_Mode     set_P1OEN7;set_P1PUN7;clr_P1PDN7
              //#define P20_Input_Pulldown_Mode     set_P2OEN0;set_P2PUN0;clr_P2PDN0
              //#define P21_Input_Pulldown_Mode     set_P2OEN1;set_P2PUN1;clr_P2PDN1
              ////-------------------Define Port as Oen Drain mode -------------------
              //#define P00_OpenDrain_Mode_EN       clr_P0ODN0
              //#define P01_OpenDrain_Mode_EN       clr_P0ODN1
              //#define P02_OpenDrain_Mode_EN       clr_P0ODN2
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 48  

              //#define P03_OpenDrain_Mode_EN       clr_P0ODN3
              //#define P04_OpenDrain_Mode_EN       clr_P0ODN4
              //#define P05_OpenDrain_Mode_EN       clr_P0ODN5
              //#define P06_OpenDrain_Mode_EN       clr_P0ODN6
              //#define P07_OpenDrain_Mode_EN       clr_P0ODN7
              //#define P10_OpenDrain_Mode_EN       clr_P1ODN0
              //#define P11_OpenDrain_Mode_EN       clr_P1ODN1
              //#define P12_OpenDrain_Mode_EN       clr_P1ODN2
              //#define P13_OpenDrain_Mode_EN       clr_P1ODN3
              //#define P14_OpenDrain_Mode_EN       clr_P1ODN4
              //#define P15_OpenDrain_Mode_EN       clr_P1ODN5
              //#define P16_OpenDrain_Mode_EN       clr_P1ODN6
              //#define P17_OpenDrain_Mode_EN       clr_P1ODN7
              //#define P20_OpenDrain_Mode_EN       clr_P2ODN0
              //#define P21_OpenDrain_Mode_EN       clr_P2ODN1
              //                                    
              //#define P00_OpenDrain_Mode_DIS      set_P0ODN0
              //#define P01_OpenDrain_Mode_DIS      set_P0ODN1
              //#define P02_OpenDrain_Mode_DIS      set_P0ODN2
              //#define P03_OpenDrain_Mode_DIS      set_P0ODN3
              //#define P04_OpenDrain_Mode_DIS      set_P0ODN4
              //#define P05_OpenDrain_Mode_DIS      set_P0ODN5
              //#define P06_OpenDrain_Mode_DIS      set_P0ODN6
              //#define P07_OpenDrain_Mode_DIS      set_P0ODN7
              //#define P10_OpenDrain_Mode_DIS      set_P1ODN0
              //#define P11_OpenDrain_Mode_DIS      set_P1ODN1
              //#define P12_OpenDrain_Mode_DIS      set_P1ODN2
              //#define P13_OpenDrain_Mode_DIS      set_P1ODN3
              //#define P14_OpenDrain_Mode_DIS      set_P1ODN4
              //#define P15_OpenDrain_Mode_DIS      set_P1ODN5
              //#define P16_OpenDrain_Mode_DIS      set_P1ODN6
              //#define P17_OpenDrain_Mode_DIS      set_P1ODN7
              //#define P20_OpenDrain_Mode_DIS      set_P2ODN0
              //#define P21_OpenDrain_Mode_DIS      set_P2ODN1
              ////--------- Define all port as default IO mode ---------
              //#define Set_All_GPIO_Default_IO_Mode      PORTMUX1L=1;PORTMUX1H=1;PORTMUX2=1;PORTMUX3=1;PORTMUX4=1;
              //                                          PORTMUX1L=0;PORTMUX1H=0;PORTMUX2=0;PORTMUX3=0;PORTMUX4=0
              #endif
 151          /*------------------------------------------------
 152          The main C function.  Program execution starts
 153          here after stack initialization.
 154          ------------------------------------------------*/
 155          
 156          void main(void)
 157          {
 158   1        Set_All_GPIO_Default_IO_Mode;
 159   1        P0OEN = 0x00;
 160   1        P1OEN = 0x00;
 161   1        P2OEN = 0x00;
 162   1        P0 = 0x00;
 163   1        P1 = 0x00;
 164   1        P2 = 0x00;
 165   1        for(;;)
 166   1        {
 167   2            set_P00;
 168   2            delay_ms(250);
 169   2            clr_P00;
 170   2            
 171   2            set_P01;
 172   2            delay_ms(250);
 173   2            clr_P01;
 174   2      
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 49  

 175   2            set_P02;
 176   2            delay_ms(250);
 177   2            clr_P02;
 178   2      
 179   2            set_P03;
 180   2            delay_ms(250);
 181   2            clr_P03;
 182   2      
 183   2            set_P04;
 184   2            delay_ms(250);
 185   2            clr_P04;
 186   2      
 187   2            set_P05;
 188   2            delay_ms(250);
 189   2            clr_P05;
 190   2      
 191   2            set_P06;
 192   2            delay_ms(250);
 193   2            clr_P06;
 194   2      
 195   2            set_P07;
 196   2            delay_ms(250);
 197   2            clr_P07;
 198   2      
 199   2            set_P10;
 200   2            delay_ms(250);
 201   2            clr_P10;
 202   2            
 203   2            set_P11;
 204   2            delay_ms(250);
 205   2            clr_P11;
 206   2      
 207   2            set_P12;
 208   2            delay_ms(250);
 209   2            clr_P12;
 210   2      
 211   2            set_P13;
 212   2            delay_ms(250);
 213   2            clr_P13;
 214   2      
 215   2            set_P14;
 216   2            delay_ms(250);
 217   2            clr_P14;
 218   2      
 219   2            set_P15;
 220   2            delay_ms(250);
 221   2            clr_P15;
 222   2      
 223   2            set_P16;
 224   2            delay_ms(250);
 225   2            clr_P16;
 226   2      
 227   2            set_P17;
 228   2            delay_ms(250);
 229   2            clr_P17;
 230   2          
 231   2            set_P20;
 232   2            delay_ms(250);
 233   2            clr_P20;
 234   2            
 235   2            set_P21;
 236   2            delay_ms(250);
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 50  

 237   2            clr_P21;
 238   2        }
 239   1      }
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 51  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION main (BEGIN)
                                           ; SOURCE LINE # 156
                                           ; SOURCE LINE # 157
                                           ; SOURCE LINE # 158
0000 E4                CLR     A
0001 F5F8              MOV     PORTMUX1L,A
0003 F5E8              MOV     PORTMUX1H,A
0005 F5D8              MOV     PORTMUX2,A
0007 F5C0              MOV     PORTMUX3,A
0009 F591              MOV     PORTMUX4,A
                                           ; SOURCE LINE # 159
000B F5F9              MOV     P0OEN,A
                                           ; SOURCE LINE # 160
000D F5FA              MOV     P1OEN,A
                                           ; SOURCE LINE # 161
000F F5FB              MOV     P2OEN,A
                                           ; SOURCE LINE # 162
0011 F580              MOV     P0,A
                                           ; SOURCE LINE # 163
0013 F590              MOV     P1,A
                                           ; SOURCE LINE # 164
0015 F5A0              MOV     P2,A
                                           ; SOURCE LINE # 165
0017         ?C0001:
                                           ; SOURCE LINE # 166
                                           ; SOURCE LINE # 167
0017 D280              SETB    P0_0
                                           ; SOURCE LINE # 168
0019 7FFA              MOV     R7,#0FAH
001B 7E00              MOV     R6,#00H
001D 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 169
0020 C280              CLR     P0_0
                                           ; SOURCE LINE # 171
0022 D281              SETB    P0_1
                                           ; SOURCE LINE # 172
0024 7FFA              MOV     R7,#0FAH
0026 7E00              MOV     R6,#00H
0028 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 173
002B C281              CLR     P0_1
                                           ; SOURCE LINE # 175
002D D282              SETB    P0_2
                                           ; SOURCE LINE # 176
002F 7FFA              MOV     R7,#0FAH
0031 7E00              MOV     R6,#00H
0033 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 177
0036 C282              CLR     P0_2
                                           ; SOURCE LINE # 179
0038 D283              SETB    P0_3
                                           ; SOURCE LINE # 180
003A 7FFA              MOV     R7,#0FAH
003C 7E00              MOV     R6,#00H
003E 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 181
0041 C283              CLR     P0_3
                                           ; SOURCE LINE # 183
0043 D284              SETB    P0_4
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 52  

                                           ; SOURCE LINE # 184
0045 7FFA              MOV     R7,#0FAH
0047 7E00              MOV     R6,#00H
0049 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 185
004C C284              CLR     P0_4
                                           ; SOURCE LINE # 187
004E D285              SETB    P0_5
                                           ; SOURCE LINE # 188
0050 7FFA              MOV     R7,#0FAH
0052 7E00              MOV     R6,#00H
0054 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 189
0057 C285              CLR     P0_5
                                           ; SOURCE LINE # 191
0059 D286              SETB    P0_6
                                           ; SOURCE LINE # 192
005B 7FFA              MOV     R7,#0FAH
005D 7E00              MOV     R6,#00H
005F 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 193
0062 C286              CLR     P0_6
                                           ; SOURCE LINE # 195
0064 D287              SETB    P0_7
                                           ; SOURCE LINE # 196
0066 7FFA              MOV     R7,#0FAH
0068 7E00              MOV     R6,#00H
006A 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 197
006D C287              CLR     P0_7
                                           ; SOURCE LINE # 199
006F D290              SETB    P1_0
                                           ; SOURCE LINE # 200
0071 7FFA              MOV     R7,#0FAH
0073 7E00              MOV     R6,#00H
0075 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 201
0078 C290              CLR     P1_0
                                           ; SOURCE LINE # 203
007A D291              SETB    P1_1
                                           ; SOURCE LINE # 204
007C 7FFA              MOV     R7,#0FAH
007E 7E00              MOV     R6,#00H
0080 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 205
0083 C291              CLR     P1_1
                                           ; SOURCE LINE # 207
0085 D292              SETB    P1_2
                                           ; SOURCE LINE # 208
0087 7FFA              MOV     R7,#0FAH
0089 7E00              MOV     R6,#00H
008B 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 209
008E C292              CLR     P1_2
                                           ; SOURCE LINE # 211
0090 D293              SETB    P1_3
                                           ; SOURCE LINE # 212
0092 7FFA              MOV     R7,#0FAH
0094 7E00              MOV     R6,#00H
0096 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 213
0099 C293              CLR     P1_3
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 53  

                                           ; SOURCE LINE # 215
009B D294              SETB    P1_4
                                           ; SOURCE LINE # 216
009D 7FFA              MOV     R7,#0FAH
009F 7E00              MOV     R6,#00H
00A1 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 217
00A4 C294              CLR     P1_4
                                           ; SOURCE LINE # 219
00A6 D295              SETB    P1_5
                                           ; SOURCE LINE # 220
00A8 7FFA              MOV     R7,#0FAH
00AA 7E00              MOV     R6,#00H
00AC 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 221
00AF C295              CLR     P1_5
                                           ; SOURCE LINE # 223
00B1 D296              SETB    P1_6
                                           ; SOURCE LINE # 224
00B3 7FFA              MOV     R7,#0FAH
00B5 7E00              MOV     R6,#00H
00B7 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 225
00BA C296              CLR     P1_6
                                           ; SOURCE LINE # 227
00BC D297              SETB    P1_7
                                           ; SOURCE LINE # 228
00BE 7FFA              MOV     R7,#0FAH
00C0 7E00              MOV     R6,#00H
00C2 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 229
00C5 C297              CLR     P1_7
                                           ; SOURCE LINE # 231
00C7 D2A0              SETB    P2_0
                                           ; SOURCE LINE # 232
00C9 7FFA              MOV     R7,#0FAH
00CB 7E00              MOV     R6,#00H
00CD 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 233
00D0 C2A0              CLR     P2_0
                                           ; SOURCE LINE # 235
00D2 D2A1              SETB    P2_1
                                           ; SOURCE LINE # 236
00D4 7FFA              MOV     R7,#0FAH
00D6 7E00              MOV     R6,#00H
00D8 120000      E     LCALL   _delay_ms
                                           ; SOURCE LINE # 237
00DB C2A1              CLR     P2_1
                                           ; SOURCE LINE # 238
00DD 020000      R     LJMP    ?C0001
00E0 22                RET     
             ; FUNCTION main (END)

C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 54  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


uint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
TB80 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009BH  1
P0 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0080H  1
PWMPORTEN0 . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00FCH  1
P1 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0090H  1
PWMPORTEN1 . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00FDH  1
MSCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D7H  1
P2 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A0H  1
PWMPORTEN2 . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00FEH  1
SM20 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009DH  1
SPICR. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0093H  1
PWMPORTEN3 . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00FFH  1
AC . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D6H  1
SPIDR. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0094H  1
IAPWR. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C9H  1
PWMPORTEN4 . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00E8H  1
PWMPORTEN5 . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00E9H  1
EA . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
IAPLOCK. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F5H  1
PWMCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D4H  1
BEEPCTR. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0086H  1
PWMCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D5H  1
HOSCPORTEN . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00F8H  1
IEN0 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A8H  1
LOSCPORTEN . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00FBH  1
EADC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AEH  1
IEN1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B8H  1
PWMPH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C4H  1
DPH1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0085H  1
MSSTAT0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B7H  1
P0_0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0080H  1
MSSTAT1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AFH  1
PWMFBCON0. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A5H  1
ADPORTEN0. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C0H  1
P1_0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0090H  1
P0_1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0081H  1
PWMFBCON1. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A6H  1
ADPORTEN1. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C1H  1
P2_0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A0H  1
P1_1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0091H  1
P0_2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0082H  1
IP0H . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A1H  1
ADDH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F6H  1
PWMPL. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CEH  1
IAPCTRL. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C8H  1
DPL1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0084H  1
ADPORTEN2. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C2H  1
P2_1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A1H  1
P1_2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0092H  1
P0_3 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0083H  1
IP1H . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B1H  1
SPISR. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0095H  1
ADPORTEN3. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C3H  1
P1_3 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0093H  1
P0_4 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0084H  1
ADPORTEN4. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00EAH  1
P1_4 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0094H  1
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 55  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


P0_5 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0085H  1
ADPORTEN5. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C4H  1
P1_5 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0095H  1
P0_6 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0086H  1
REN0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009CH  1
ADDL . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EEH  1
ADPORTEN6. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00EBH  1
P1_6 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0096H  1
P0_7 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0087H  1
ADPORTEN7. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ECH  1
P1_7 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0097H  1
ADCON1 . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EFH  1
ADPORTEN8. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00EDH  1
ADCON2 . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E7H  1
IAPLOCKEN. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CFH  1
I2CPORTEN. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DAH  1
ADPORTEN9. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00EEH  1
ADCON3 . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DFH  1
RC16MADJ . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DEH  1
CY . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D7H  1
SP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0081H  1
OV . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D2H  1
main . . . . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
UINT32 . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
PWMINTF. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A4H  1
UINT16 . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
RTCSECOND. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B2H  1
EI2CFIFO . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BAH  1
MSRXBUF. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CFH  1
RTCHOUR. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A2H  1
PORTIRQCLREN . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DBH  1
ELVD . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BDH  1
EEPROMCON. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DCH  1
MSTXBUF. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C7H  1
u8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
MSIEN0 . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A7H  1
ERTC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BBH  1
MSIEN1 . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009FH  1
S0RELH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BAH  1
S1RELH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BBH  1
PCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B0H  1
ESPI . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B8H  1
PWM0DH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C6H  1
T0CLKS . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0088H  1
PWM1DH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BDH  1
P012IRQCON . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FCH  1
T1CLKS . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008CH  1
S0RELL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AAH  1
PWM2DH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B4H  1
S1RELL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009DH  1
PWM3DH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B6H  1
TMOD . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0089H  1
TCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0088H  1
PWM4DH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ACH  1
PWM0DL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C5H  1
PWM5DH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AEH  1
PWM1DL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BCH  1
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 56  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


PWMMASKEN. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D6H  1
PWM2DL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BEH  1
RSTSTAT. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E4H  1
PWM3DL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B5H  1
EPWM . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ADH  1
PWM4DL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ABH  1
PWM5DL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ADH  1
P0HC0. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D1H  1
PORTMUX1H. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E8H  1
CLKCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F4H  1
MSADDR . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0097H  1
P1HC0. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D2H  1
P0HC1. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D9H  1
LVDLVRCON. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FDH  1
DPWAKE . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F7H  1
P2HC0. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D3H  1
P1HC1. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DAH  1
RTCMINUTE. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B3H  1
PWMMASKDATA. . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CCH  1
CLKDIV . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ECH  1
ELVDCP . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BCH  1
PORTMUX1L. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F8H  1
IAPADDRH . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DDH  1
B. . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F0H  1
PWMINTCON. . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CDH  1
IAPADDRL . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E5H  1
ACC. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E0H  1
SPIPORTEN. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DBH  1
ES0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ACH  1
UART0PORTEN. . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D8H  1
ET0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A9H  1
ES1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AAH  1
IP0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A9H  1
UART1PORTEN. . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D9H  1
ET1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ABH  1
TF0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008BH  1
IP1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B9H  1
TF1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008FH  1
RI0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0098H  1
RTCCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A3H  1
MPRESC . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BFH  1
TH0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008CH  1
EX0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A8H  1
TI0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0099H  1
TH1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008DH  1
uint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P. . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D0H  1
SM0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009FH  1
TL0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008AH  1
SM1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009EH  1
TL1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008BH  1
RC16MITUNE . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E6H  1
_delay_ms. . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
RSTPORTEN. . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00F9H  1
RS0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D3H  1
TOPCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008FH  1
TR0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0089H  1
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 57  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


RS1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D4H  1
TR1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008DH  1
ADT. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FFH  1
u32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
u16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
EI2CRXTX . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B9H  1
DPH. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0083H  1
P0IEN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C9H  1
P1IEN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CAH  1
BIT. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  BIT      -----  1
P2IEN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CBH  1
DPL. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0082H  1
S0BUF. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0099H  1
UID. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008EH  1
S1BUF. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009CH  1
P0ODN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E1H  1
ADCVREFSEL . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FEH  1
P1ODN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E2H  1
P0PDN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E9H  1
P0OEN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F9H  1
S0CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0098H  1
P2ODN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E3H  1
P1PDN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EAH  1
P1OEN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FAH  1
S1CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009BH  1
P2PDN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EBH  1
P2OEN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FBH  1
DPS. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0092H  1
P0IRQ. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C1H  1
PWMDTCYC . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0096H  1
P1IRQ. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C2H  1
PWMDTCON . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009EH  1
P2IRQ. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C3H  1
IAPGO. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C8H  1
IAPRD. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CBH  1
IAPER. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CAH  1
P0PUN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F1H  1
PORTMUX2 . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D8H  1
F0 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D5H  1
P1PUN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F2H  1
PORTMUX3 . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C0H  1
F1 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D1H  1
P2PUN. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F3H  1
PORTMUX4 . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0091H  1
IAPDATA. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EDH  1
IAPFAIL. . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CCH  1
BEEPPORTEN . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00FAH  1
UINT8. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LVDCP. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0087H  1
PSW. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D0H  1
uint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
RB80 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009AH  1


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    225    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
C51 COMPILER V9.56.0.0   MAIN                                                              05/31/2021 19:40:35 PAGE 58  

   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
