CAPI=1
[main]
name = optimsoc:system:4x4_c16_dm
depend =
  optimsoc:tile:compute_tile_dm
  optimsoc:debug:debug_interface
  optimsoc:noc:mesh

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/system_4x4_c16_dm.sv
