User-defined configuration file (/h/mrocke01/EECE0193/NVSim/cfg_files/SRAM_cache_64_4.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 256KB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for area ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 2048 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 166.938um x 920.190um = 153614.362um^2
 |--- Mat Area      = 166.938um x 920.190um = 153614.362um^2   (96.471%)
 |--- Subarray Area = 83.469um x 455.997um = 38061.510um^2   (97.338%)
 - Area Efficiency = 96.471%
Timing:
 -  Read Latency = 5.104ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 5.104ns
    |--- Predecoder Latency = 280.787ps
    |--- Subarray Latency   = 4.823ns
       |--- Row Decoder Latency = 3.539ns
       |--- Bitline Latency     = 1.232ns
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 48.430ps
       |--- Precharge Latency   = 719.085ps
 - Write Latency = 5.104ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 5.104ns
    |--- Predecoder Latency = 280.787ps
    |--- Subarray Latency   = 4.823ns
       |--- Row Decoder Latency = 3.539ns
       |--- Charge Latency      = 277.455ps
 - Read Bandwidth  = 31.949GB/s
 - Write Bandwidth = 13.270GB/s
Power:
 -  Read Dynamic Energy = 41.574pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 41.574pJ per mat
    |--- Predecoder Dynamic Energy = 0.217pJ
    |--- Subarray Dynamic Energy   = 10.339pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Senseamp Dynamic Energy    = 0.047pJ
       |--- Mux Dynamic Energy         = 0.066pJ
       |--- Precharge Dynamic Energy   = 0.776pJ
 - Write Dynamic Energy = 5.070pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 5.070pJ per mat
    |--- Predecoder Dynamic Energy = 0.217pJ
    |--- Subarray Dynamic Energy   = 1.213pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Mux Dynamic Energy         = 0.066pJ
 - Leakage Power = 20.310uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 20.310uW per mat

Finished!
