#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x145606790 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x145606900 .scope module, "update_buffers_tb" "update_buffers_tb" 3 13;
 .timescale -9 -12;
v0x600001496880_0 .array/port v0x600001496880, 0;
L_0x600000d95ab0 .functor BUFZ 48, v0x600001496880_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496880_1 .array/port v0x600001496880, 1;
L_0x600000d95a40 .functor BUFZ 48, v0x600001496880_1, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496880_2 .array/port v0x600001496880, 2;
L_0x600000d959d0 .functor BUFZ 48, v0x600001496880_2, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496880_3 .array/port v0x600001496880, 3;
L_0x600000d95b20 .functor BUFZ 48, v0x600001496880_3, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496880_4 .array/port v0x600001496880, 4;
L_0x600000d95b90 .functor BUFZ 48, v0x600001496880_4, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496880_5 .array/port v0x600001496880, 5;
L_0x600000d95c00 .functor BUFZ 48, v0x600001496880_5, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496640_0 .array/port v0x600001496640, 0;
L_0x600000d95c70 .functor BUFZ 48, v0x600001496640_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496640_1 .array/port v0x600001496640, 1;
L_0x600000d95ce0 .functor BUFZ 48, v0x600001496640_1, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496640_2 .array/port v0x600001496640, 2;
L_0x600000d95d50 .functor BUFZ 48, v0x600001496640_2, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496640_3 .array/port v0x600001496640, 3;
L_0x600000d95dc0 .functor BUFZ 48, v0x600001496640_3, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496640_4 .array/port v0x600001496640, 4;
L_0x600000d95e30 .functor BUFZ 48, v0x600001496640_4, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496640_5 .array/port v0x600001496640, 5;
L_0x600000d95ea0 .functor BUFZ 48, v0x600001496640_5, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496be0_0 .array/port v0x600001496be0, 0;
L_0x600000d95f10 .functor BUFZ 48, v0x600001496be0_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496be0_1 .array/port v0x600001496be0, 1;
L_0x600000d95ff0 .functor BUFZ 48, v0x600001496be0_1, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496be0_2 .array/port v0x600001496be0, 2;
L_0x600000d96060 .functor BUFZ 48, v0x600001496be0_2, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496be0_3 .array/port v0x600001496be0, 3;
L_0x600000d95f80 .functor BUFZ 48, v0x600001496be0_3, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496be0_4 .array/port v0x600001496be0, 4;
L_0x600000d960d0 .functor BUFZ 48, v0x600001496be0_4, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496be0_5 .array/port v0x600001496be0, 5;
L_0x600000d96140 .functor BUFZ 48, v0x600001496be0_5, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x6000014969a0_0 .array/port v0x6000014969a0, 0;
L_0x600000d961b0 .functor BUFZ 48, v0x6000014969a0_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x6000014969a0_1 .array/port v0x6000014969a0, 1;
L_0x600000d96220 .functor BUFZ 48, v0x6000014969a0_1, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x6000014969a0_2 .array/port v0x6000014969a0, 2;
L_0x600000d96290 .functor BUFZ 48, v0x6000014969a0_2, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x6000014969a0_3 .array/port v0x6000014969a0, 3;
L_0x600000d96300 .functor BUFZ 48, v0x6000014969a0_3, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x6000014969a0_4 .array/port v0x6000014969a0, 4;
L_0x600000d96370 .functor BUFZ 48, v0x6000014969a0_4, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x6000014969a0_5 .array/port v0x6000014969a0, 5;
L_0x600000d963e0 .functor BUFZ 48, v0x6000014969a0_5, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001496400_0 .var "clk_in", 0 0;
v0x600001496fd0_0 .net "left_address", 13 0, v0x6000014965b0_0;  1 drivers
v0x600001497060 .array "left_back_buffer", 0 5, 47 0;
v0x6000014970f0_0 .var "left_current_x", 8 0;
v0x600001497180_0 .var "left_current_y", 9 0;
v0x600001497210_0 .net "left_dout", 47 0, L_0x600000d96450;  1 drivers
v0x6000014972a0 .array "left_front_buffer", 0 5, 47 0;
v0x600001497330_0 .net "right_address", 13 0, v0x600001496910_0;  1 drivers
v0x6000014973c0 .array "right_back_buffer", 0 5, 47 0;
v0x600001497450_0 .var "right_current_x", 8 0;
v0x6000014974e0_0 .var "right_current_y", 9 0;
v0x600001497570_0 .net "right_dout", 47 0, L_0x600000d964c0;  1 drivers
v0x600001497600 .array "right_front_buffer", 0 5, 47 0;
v0x600001497690_0 .var "rst_in", 0 0;
v0x600001497720_0 .var "valid_in", 0 0;
v0x6000014977b0_0 .net "valid_out", 0 0, v0x600001496e20_0;  1 drivers
v0x600001497840_0 .var "write_to_front", 0 0;
S_0x145604840 .scope module, "left_frame_buffer" "xilinx_single_port_ram_read_first" 3 106, 4 10 0, S_0x145606900;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 48 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 48 "douta";
P_0x600001a94100 .param/str "INIT_FILE" 0 4 14, "data/left_image.mem";
P_0x600001a94140 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000011001000000000>;
P_0x600001a94180 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_0x600001a941c0 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000110000>;
v0x600001495710 .array "BRAM", 0 12799, 47 0;
v0x6000014957a0_0 .net "addra", 13 0, v0x6000014965b0_0;  alias, 1 drivers
v0x600001495830_0 .net "clka", 0 0, v0x600001496400_0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014958c0_0 .net "dina", 47 0, L_0x148088010;  1 drivers
v0x600001495950_0 .net "douta", 47 0, L_0x600000d96450;  alias, 1 drivers
L_0x1480880a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014959e0_0 .net "ena", 0 0, L_0x1480880a0;  1 drivers
v0x600001495a70_0 .var "ram_data", 47 0;
L_0x1480880e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001495b00_0 .net "regcea", 0 0, L_0x1480880e8;  1 drivers
v0x600001495b90_0 .net "rsta", 0 0, v0x600001497690_0;  1 drivers
L_0x148088058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001495c20_0 .net "wea", 0 0, L_0x148088058;  1 drivers
S_0x1456049b0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0x145604840;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x1456049b0
v0x6000014955f0_0 .var/i "depth", 31 0;
TD_update_buffers_tb.left_frame_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x6000014955f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x6000014955f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000014955f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x145604f30 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_0x145604840;
 .timescale -9 -12;
L_0x600000d96450 .functor BUFZ 48, v0x600001495680_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001495680_0 .var "douta_reg", 47 0;
E_0x600003391480 .event posedge, v0x600001495830_0;
S_0x1456050a0 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0x145604840;
 .timescale -9 -12;
S_0x14560ea60 .scope module, "right_frame_buffer" "xilinx_single_port_ram_read_first" 3 123, 4 10 0, S_0x145606900;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 48 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 48 "douta";
P_0x600001a94000 .param/str "INIT_FILE" 0 4 14, "data/right_image.mem";
P_0x600001a94040 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000011001000000000>;
P_0x600001a94080 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_0x600001a940c0 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000110000>;
v0x600001495e60 .array "BRAM", 0 12799, 47 0;
v0x600001495ef0_0 .net "addra", 13 0, v0x600001496910_0;  alias, 1 drivers
v0x600001495f80_0 .net "clka", 0 0, v0x600001496400_0;  alias, 1 drivers
L_0x148088130 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001496010_0 .net "dina", 47 0, L_0x148088130;  1 drivers
v0x6000014960a0_0 .net "douta", 47 0, L_0x600000d964c0;  alias, 1 drivers
L_0x1480881c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001496130_0 .net "ena", 0 0, L_0x1480881c0;  1 drivers
v0x6000014961c0_0 .var "ram_data", 47 0;
L_0x148088208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001496250_0 .net "regcea", 0 0, L_0x148088208;  1 drivers
v0x6000014962e0_0 .net "rsta", 0 0, v0x600001497690_0;  alias, 1 drivers
L_0x148088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001496370_0 .net "wea", 0 0, L_0x148088178;  1 drivers
S_0x14560ebd0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0x14560ea60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x14560ebd0
v0x600001495d40_0 .var/i "depth", 31 0;
TD_update_buffers_tb.right_frame_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x600001495d40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x600001495d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600001495d40_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x14560ed40 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_0x14560ea60;
 .timescale -9 -12;
L_0x600000d964c0 .functor BUFZ 48, v0x600001495dd0_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600001495dd0_0 .var "douta_reg", 47 0;
S_0x14560e230 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0x14560ea60;
 .timescale -9 -12;
S_0x14560e3a0 .scope module, "uut" "update_buffers" 3 33, 5 5 0, S_0x145606900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 9 "left_current_x";
    .port_info 4 /INPUT 9 "right_current_x";
    .port_info 5 /INPUT 10 "left_current_y";
    .port_info 6 /INPUT 10 "right_current_y";
    .port_info 7 /INPUT 48 "left_dout";
    .port_info 8 /INPUT 48 "right_dout";
    .port_info 9 /INPUT 1 "write_to_front";
    .port_info 10 /OUTPUT 288 "left_front_buffer";
    .port_info 11 /OUTPUT 288 "left_back_buffer";
    .port_info 12 /OUTPUT 288 "right_front_buffer";
    .port_info 13 /OUTPUT 288 "right_back_buffer";
    .port_info 14 /OUTPUT 14 "left_address";
    .port_info 15 /OUTPUT 14 "right_address";
    .port_info 16 /OUTPUT 1 "valid_out";
P_0x600003391600 .param/l "BLOCK_SIZE" 0 5 29, +C4<00000000000000000000000000000110>;
enum0x600000894480 .enum2/s (32)
   "IDLE" 0,
   "UPDATE_ADDRESS" 1,
   "SAVE_DATA" 3
 ;
v0x600001496490_0 .net "clk_in", 0 0, v0x600001496400_0;  alias, 1 drivers
v0x600001496520_0 .var "counter", 3 0;
v0x6000014965b0_0 .var "left_address", 13 0;
v0x600001496640 .array "left_back_buffer", 0 5, 47 0;
v0x6000014966d0_0 .net "left_current_x", 8 0, v0x6000014970f0_0;  1 drivers
v0x600001496760_0 .net "left_current_y", 9 0, v0x600001497180_0;  1 drivers
v0x6000014967f0_0 .net "left_dout", 47 0, L_0x600000d96450;  alias, 1 drivers
v0x600001496880 .array "left_front_buffer", 0 5, 47 0;
v0x600001496910_0 .var "right_address", 13 0;
v0x6000014969a0 .array "right_back_buffer", 0 5, 47 0;
v0x600001496a30_0 .net "right_current_x", 8 0, v0x600001497450_0;  1 drivers
v0x600001496ac0_0 .net "right_current_y", 9 0, v0x6000014974e0_0;  1 drivers
v0x600001496b50_0 .net "right_dout", 47 0, L_0x600000d964c0;  alias, 1 drivers
v0x600001496be0 .array "right_front_buffer", 0 5, 47 0;
v0x600001496c70_0 .net "rst_in", 0 0, v0x600001497690_0;  alias, 1 drivers
v0x600001496d00_0 .var/2s "state", 31 0;
v0x600001496d90_0 .net "valid_in", 0 0, v0x600001497720_0;  1 drivers
v0x600001496e20_0 .var "valid_out", 0 0;
v0x600001496eb0_0 .net "write_to_front", 0 0, v0x600001497840_0;  1 drivers
    .scope S_0x14560e3a0;
T_2 ;
    %wait E_0x600003391480;
    %load/vec4 v0x600001496c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001496520_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001496d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x600001496d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600001496d00_0, 0;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001496e20_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x600001496760_0;
    %pad/u 14;
    %load/vec4 v0x600001496520_0;
    %pad/u 14;
    %add;
    %muli 40, 0, 14;
    %load/vec4 v0x600001496a30_0;
    %pad/u 14;
    %add;
    %assign/vec4 v0x6000014965b0_0, 0;
    %load/vec4 v0x600001496ac0_0;
    %pad/u 14;
    %load/vec4 v0x600001496520_0;
    %pad/u 14;
    %add;
    %muli 40, 0, 14;
    %load/vec4 v0x600001496a30_0;
    %pad/u 14;
    %add;
    %assign/vec4 v0x600001496910_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x600001496d00_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x600001496eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000014967f0_0;
    %ix/getv 3, v0x600001496520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001496880, 0, 4;
    %load/vec4 v0x600001496b50_0;
    %ix/getv 3, v0x600001496520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001496be0, 0, 4;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x6000014967f0_0;
    %ix/getv 3, v0x600001496520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001496640, 0, 4;
    %load/vec4 v0x600001496b50_0;
    %ix/getv 3, v0x600001496520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014969a0, 0, 4;
T_2.9 ;
    %load/vec4 v0x600001496520_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x600001496520_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001496520_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600001496d00_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001496d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001496e20_0, 0;
T_2.11 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1456050a0;
T_3 ;
    %vpi_call/w 4 33 "$readmemh", P_0x600001a94100, v0x600001495710, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000011000111111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x145604f30;
T_4 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x600001495680_0, 0, 48;
    %end;
    .thread T_4, $init;
    .scope S_0x145604f30;
T_5 ;
    %wait E_0x600003391480;
    %load/vec4 v0x600001495b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x600001495680_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001495b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600001495a70_0;
    %assign/vec4 v0x600001495680_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x145604840;
T_6 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x600001495a70_0, 0, 48;
    %end;
    .thread T_6, $init;
    .scope S_0x145604840;
T_7 ;
    %wait E_0x600003391480;
    %load/vec4 v0x6000014959e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x600001495c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x6000014958c0_0;
    %load/vec4 v0x6000014957a0_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001495710, 0, 4;
T_7.2 ;
    %load/vec4 v0x6000014957a0_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x600001495710, 4;
    %assign/vec4 v0x600001495a70_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14560e230;
T_8 ;
    %vpi_call/w 4 33 "$readmemh", P_0x600001a94000, v0x600001495e60, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000011000111111111 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14560ed40;
T_9 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x600001495dd0_0, 0, 48;
    %end;
    .thread T_9, $init;
    .scope S_0x14560ed40;
T_10 ;
    %wait E_0x600003391480;
    %load/vec4 v0x6000014962e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x600001495dd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001496250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000014961c0_0;
    %assign/vec4 v0x600001495dd0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14560ea60;
T_11 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000014961c0_0, 0, 48;
    %end;
    .thread T_11, $init;
    .scope S_0x14560ea60;
T_12 ;
    %wait E_0x600003391480;
    %load/vec4 v0x600001496130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x600001496370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001496010_0;
    %load/vec4 v0x600001495ef0_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001495e60, 0, 4;
T_12.2 ;
    %load/vec4 v0x600001495ef0_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x600001495e60, 4;
    %assign/vec4 v0x6000014961c0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x145606900;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x600001496400_0;
    %nor/r;
    %store/vec4 v0x600001496400_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x145606900;
T_14 ;
    %vpi_call/w 3 58 "$dumpfile", "update_buffers.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x145606900 {0 0 0};
    %vpi_call/w 3 60 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001496400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001497690_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001497690_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001497690_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000014970f0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001497450_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x600001497180_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x6000014974e0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001497720_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001497720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001497840_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 83 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/update_buffers_tb.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/update_buffers.sv";
