{"vcs1":{"timestamp_begin":1698773147.757664491, "rt":0.33, "ut":0.14, "st":0.13}}
{"vcselab":{"timestamp_begin":1698773148.139551826, "rt":0.27, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1698773148.446505311, "rt":0.33, "ut":0.10, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698773147.420608796}
{"VCS_COMP_START_TIME": 1698773147.420608796}
{"VCS_COMP_END_TIME": 1698773148.838688593}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337868}}
{"stitch_vcselab": {"peak_mem": 222560}}
