{
	"cts__timing__setup__tns__pre_repair": -53830,
	"cts__timing__setup__ws__pre_repair": -121.677,
	"cts__clock__skew__setup__pre_repair": 138.791,
	"cts__clock__skew__hold__pre_repair": 138.791,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.180927,
	"cts__timing__drv__max_slew__pre_repair": 7,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.00693251,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 790,
	"cts__timing__drv__hold_violation_count__pre_repair": 3,
	"cts__power__internal__total__pre_repair": 0.00961034,
	"cts__power__switching__total__pre_repair": 0.00202452,
	"cts__power__leakage__total__pre_repair": 0.000516977,
	"cts__power__total__pre_repair": 0.0121518,
	"cts__design__io__pre_repair": 135,
	"cts__design__die__area__pre_repair": 7200,
	"cts__design__core__area__pre_repair": 5569.92,
	"cts__design__instance__count__pre_repair": 12730,
	"cts__design__instance__area__pre_repair": 2734.83,
	"cts__design__instance__count__stdcell__pre_repair": 12726,
	"cts__design__instance__area__stdcell__pre_repair": 1330.35,
	"cts__design__instance__count__macros__pre_repair": 4,
	"cts__design__instance__area__macros__pre_repair": 1404.48,
	"cts__design__instance__utilization__pre_repair": 0.491,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.319378,
	"cts__design__instance__displacement__total": 380.796,
	"cts__design__instance__displacement__mean": 0.029,
	"cts__design__instance__displacement__max": 3.585,
	"cts__route__wirelength__estimated": 51680.5,
	"cts__design__instance__count__setup_buffer": 3,
	"cts__design__instance__count__hold_buffer": 14,
	"cts__design__instance__displacement__total": 15.376,
	"cts__design__instance__displacement__mean": 0.001,
	"cts__design__instance__displacement__max": 3.204,
	"cts__route__wirelength__estimated": 51837.1,
	"cts__design__violations": 0
}