// Seed: 3696998152
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  logic id_4;
  ;
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    input  wand  id_2,
    output logic id_3,
    input  wand  id_4,
    output tri0  id_5,
    output wand  id_6,
    output logic id_7,
    output wire  id_8
);
  task id_10;
    id_3 = id_4;
  endtask
  module_0 modCall_1 (
      id_10,
      id_10
  );
  always id_7 <= #id_10 id_1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
