

================================================================
== Vitis HLS Report for 'fft_stages'
================================================================
* Date:           Fri Oct 21 21:16:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_general
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |        ?|        ?|        25|          5|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    696|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     553|   1232|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    617|    -|
|Register         |        -|    -|    1589|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    7|    2142|   2769|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    3|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U2      |fsub_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |mul_9s_9s_9_1_1_U6                     |mul_9s_9s_9_1_1                     |        0|   0|    0|   51|    0|
    |mux_42_32_1_1_U4                       |mux_42_32_1_1                       |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U5                       |mux_42_32_1_1                       |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U7                       |mux_42_32_1_1                       |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U8                       |mux_42_32_1_1                       |        0|   0|    0|   20|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   7|  553| 1232|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_U  |W_imag_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U  |W_real_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                    |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln55_fu_956_p2                  |         +|   0|  0|   39|          32|          32|
    |i_2_fu_970_p2                       |         +|   0|  0|   39|          32|           1|
    |one_V_fu_742_p2                     |         +|   0|  0|   39|          32|           2|
    |sub4_fu_753_p2                      |         +|   0|  0|   39|          32|           2|
    |sub_ln34_1_fu_726_p2                |         -|   0|  0|   39|           1|          32|
    |sub_ln34_fu_671_p2                  |         -|   0|  0|   39|           1|          32|
    |sub_ln674_fu_840_p2                 |         -|   0|  0|   14|           6|           6|
    |ap_condition_449                    |       and|   0|  0|    2|           1|           1|
    |ap_condition_472                    |       and|   0|  0|    2|           1|           1|
    |ap_condition_932                    |       and|   0|  0|    2|           1|           1|
    |ap_condition_935                    |       and|   0|  0|    2|           1|           1|
    |ap_enable_state23_pp0_iter4_stage1  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state24_pp0_iter4_stage2  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state25_pp0_iter4_stage3  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state26_pp0_iter4_stage4  |       and|   0|  0|    2|           1|           1|
    |p_Result_1_fu_856_p2                |       and|   0|  0|   32|          32|          32|
    |icmp_ln1065_fu_951_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln40_fu_991_p2                 |      icmp|   0|  0|   14|          22|           1|
    |lshr_ln674_fu_850_p2                |      lshr|   0|  0|  100|           2|          32|
    |rhs_fu_748_p2                       |      lshr|   0|  0|  100|          11|          32|
    |ap_block_pp0                        |        or|   0|  0|    2|           1|           1|
    |i_fu_962_p3                         |    select|   0|  0|   32|           1|          32|
    |numBF_fu_735_p3                     |    select|   0|  0|   32|           1|          32|
    |DFTpts_fu_657_p2                    |       shl|   0|  0|  100|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  696|         248|         343|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |OUT_I_0_address0                        |  14|          3|    8|         24|
    |OUT_I_0_d0                              |  14|          3|   32|         96|
    |OUT_I_1_address0                        |  14|          3|    8|         24|
    |OUT_I_1_d0                              |  14|          3|   32|         96|
    |OUT_I_2_address0                        |  14|          3|    8|         24|
    |OUT_I_2_d0                              |  14|          3|   32|         96|
    |OUT_I_3_address0                        |  14|          3|    8|         24|
    |OUT_I_3_d0                              |  14|          3|   32|         96|
    |OUT_R_0_address0                        |  14|          3|    8|         24|
    |OUT_R_0_d0                              |  14|          3|   32|         96|
    |OUT_R_1_address0                        |  14|          3|    8|         24|
    |OUT_R_1_d0                              |  14|          3|   32|         96|
    |OUT_R_2_address0                        |  14|          3|    8|         24|
    |OUT_R_2_d0                              |  14|          3|   32|         96|
    |OUT_R_3_address0                        |  14|          3|    8|         24|
    |OUT_R_3_d0                              |  14|          3|   32|         96|
    |X_I_0_address0                          |  14|          3|    8|         24|
    |X_I_1_address0                          |  14|          3|    8|         24|
    |X_I_2_address0                          |  14|          3|    8|         24|
    |X_I_3_address0                          |  14|          3|    8|         24|
    |X_R_0_address0                          |  14|          3|    8|         24|
    |X_R_1_address0                          |  14|          3|    8|         24|
    |X_R_2_address0                          |  14|          3|    8|         24|
    |X_R_3_address0                          |  14|          3|    8|         24|
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_483_p6        |  14|          3|    1|          3|
    |ap_phi_mux_i_31_phi_fu_499_p6           |  14|          3|   32|         96|
    |ap_phi_mux_p_phi4_phi_fu_589_p4         |   9|          2|    6|         12|
    |ap_phi_mux_sub4_phi_phi_fu_601_p4       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_numBF_phi_reg_633  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_one_V_phi_reg_621  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_p_phi_reg_609      |   9|          2|    9|         18|
    |grp_fu_645_opcode                       |  14|          3|    2|          6|
    |grp_fu_645_p0                           |  25|          5|   32|        160|
    |grp_fu_645_p1                           |  25|          5|   32|        160|
    |grp_fu_649_p0                           |  14|          3|   32|         96|
    |grp_fu_649_p1                           |  14|          3|   32|         96|
    |grp_fu_653_p0                           |  20|          4|   32|        128|
    |grp_fu_653_p1                           |  14|          3|   32|         96|
    |i_31_reg_495                            |   9|          2|   32|         64|
    |p_phi4_reg_585                          |   9|          2|    6|         12|
    |sub4_phi_reg_597                        |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 617|        131|  795|       2366|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_numBF_phi_reg_633  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_one_V_phi_reg_621  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_p_phi4_reg_585     |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter0_p_phi_reg_609      |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter0_sub4_phi_reg_597   |  32|   0|   32|          0|
    |bitcast_ln50_4_reg_1277                 |  32|   0|   32|          0|
    |bitcast_ln51_4_reg_1293                 |  32|   0|   32|          0|
    |bitcast_ln52_reg_1285                   |  32|   0|   32|          0|
    |bitcast_ln53_reg_1301                   |  32|   0|   32|          0|
    |c2_reg_1235                             |  32|   0|   32|          0|
    |do_init_reg_478                         |   1|   0|    1|          0|
    |empty_reg_1035                          |   6|   0|    6|          0|
    |i_2_reg_1211                            |  32|   0|   32|          0|
    |i_31_reg_495                            |  32|   0|   32|          0|
    |icmp_ln40_reg_1231                      |   1|   0|    1|          0|
    |lshr_ln34_1_reg_1025                    |  31|   0|   31|          0|
    |lshr_ln34_2_reg_1030                    |  31|   0|   31|          0|
    |mul1_reg_1250                           |  32|   0|   32|          0|
    |mul2_reg_1255                           |  32|   0|   32|          0|
    |mul3_reg_1260                           |  32|   0|   32|          0|
    |mul_reg_1245                            |  32|   0|   32|          0|
    |numBF_phi_reg_633                       |  32|   0|   32|          0|
    |numBF_reg_1092                          |  32|   0|   32|          0|
    |one_V_phi_reg_621                       |  32|   0|   32|          0|
    |one_V_reg_1097                          |  32|   0|   32|          0|
    |p_Result_1_reg_1134                     |  32|   0|   32|          0|
    |p_phi4_reg_585                          |   6|   0|    6|          0|
    |p_phi_reg_609                           |   9|   0|    9|          0|
    |ret_V_reg_1196                          |   9|   0|    9|          0|
    |s2_reg_1240                             |  32|   0|   32|          0|
    |stage_read_reg_1014                     |  32|   0|   32|          0|
    |sub4_phi_reg_597                        |  32|   0|   32|          0|
    |sub4_reg_1102                           |  32|   0|   32|          0|
    |temp_I_reg_1271                         |  32|   0|   32|          0|
    |temp_R_reg_1265                         |  32|   0|   32|          0|
    |tmp_1_reg_1206                          |  32|   0|   32|          0|
    |tmp_2_reg_1116                          |  32|   0|   32|          0|
    |tmp_3_reg_1122                          |  32|   0|   32|          0|
    |tmp_4_reg_1020                          |   1|   0|    1|          0|
    |tmp_6_reg_1216                          |  22|   0|   22|          0|
    |tmp_reg_1201                            |  32|   0|   32|          0|
    |tmp_reg_1201_pp0_iter1_reg              |  32|   0|   32|          0|
    |trunc_ln1540_reg_1139                   |   9|   0|    9|          0|
    |trunc_ln24_reg_1112                     |   2|   0|    2|          0|
    |trunc_ln40_reg_1107                     |   9|   0|    9|          0|
    |trunc_ln850_reg_1128                    |   2|   0|    2|          0|
    |zext_ln47_reg_1144                      |   8|   0|   64|         56|
    |zext_ln50_reg_1040                      |   8|   0|   64|         56|
    |icmp_ln40_reg_1231                      |  64|  32|    1|          0|
    |tmp_2_reg_1116                          |  64|  32|   32|          0|
    |tmp_3_reg_1122                          |  64|  32|   32|          0|
    |trunc_ln24_reg_1112                     |  64|  32|    2|          0|
    |trunc_ln850_reg_1128                    |  64|  32|    2|          0|
    |zext_ln47_reg_1144                      |  64|  32|   64|         56|
    |zext_ln50_reg_1040                      |  64|  32|   64|         56|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1589| 224| 1450|        224|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|X_R_0_address0    |  out|    8|   ap_memory|         X_R_0|         array|
|X_R_0_ce0         |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_q0          |   in|   32|   ap_memory|         X_R_0|         array|
|X_R_1_address0    |  out|    8|   ap_memory|         X_R_1|         array|
|X_R_1_ce0         |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_q0          |   in|   32|   ap_memory|         X_R_1|         array|
|X_R_2_address0    |  out|    8|   ap_memory|         X_R_2|         array|
|X_R_2_ce0         |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_q0          |   in|   32|   ap_memory|         X_R_2|         array|
|X_R_3_address0    |  out|    8|   ap_memory|         X_R_3|         array|
|X_R_3_ce0         |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_q0          |   in|   32|   ap_memory|         X_R_3|         array|
|X_I_0_address0    |  out|    8|   ap_memory|         X_I_0|         array|
|X_I_0_ce0         |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_q0          |   in|   32|   ap_memory|         X_I_0|         array|
|X_I_1_address0    |  out|    8|   ap_memory|         X_I_1|         array|
|X_I_1_ce0         |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_q0          |   in|   32|   ap_memory|         X_I_1|         array|
|X_I_2_address0    |  out|    8|   ap_memory|         X_I_2|         array|
|X_I_2_ce0         |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_q0          |   in|   32|   ap_memory|         X_I_2|         array|
|X_I_3_address0    |  out|    8|   ap_memory|         X_I_3|         array|
|X_I_3_ce0         |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_q0          |   in|   32|   ap_memory|         X_I_3|         array|
|stage             |   in|   32|     ap_none|         stage|        scalar|
|OUT_R_0_address0  |  out|    8|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_ce0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_we0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_d0        |  out|   32|   ap_memory|       OUT_R_0|         array|
|OUT_R_1_address0  |  out|    8|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_we0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_d0        |  out|   32|   ap_memory|       OUT_R_1|         array|
|OUT_R_2_address0  |  out|    8|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_we0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_d0        |  out|   32|   ap_memory|       OUT_R_2|         array|
|OUT_R_3_address0  |  out|    8|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_we0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_d0        |  out|   32|   ap_memory|       OUT_R_3|         array|
|OUT_I_0_address0  |  out|    8|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_ce0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_we0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_d0        |  out|   32|   ap_memory|       OUT_I_0|         array|
|OUT_I_1_address0  |  out|    8|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_we0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_d0        |  out|   32|   ap_memory|       OUT_I_1|         array|
|OUT_I_2_address0  |  out|    8|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_we0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_d0        |  out|   32|   ap_memory|       OUT_I_2|         array|
|OUT_I_3_address0  |  out|    8|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_we0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_d0        |  out|   32|   ap_memory|       OUT_I_3|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 5, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln40 = br void %rewind_header" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40]   --->   Operation 44 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %arrayidx458.exit, i1 1, void %for.end"   --->   Operation 45 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i_31 = phi i32 0, void %entry, i32 %i_2, void %arrayidx458.exit, i32 0, void %for.end"   --->   Operation 46 'phi' 'i_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stage" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18]   --->   Operation 47 'read' 'stage_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (4.42ns)   --->   "%DFTpts = shl i32 1, i32 %stage_read" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:33]   --->   Operation 48 'shl' 'DFTpts' <Predicate = (do_init)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %DFTpts, i32 31" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34]   --->   Operation 49 'bitselect' 'tmp_4' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.55ns)   --->   "%sub_ln34 = sub i32 0, i32 %DFTpts" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34]   --->   Operation 50 'sub' 'sub_ln34' <Predicate = (do_init)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln34_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln34, i32 1, i32 31" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34]   --->   Operation 51 'partselect' 'lshr_ln34_1' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln34_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %DFTpts, i32 1, i32 31" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34]   --->   Operation 52 'partselect' 'lshr_ln34_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = trunc i32 %stage_read" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18]   --->   Operation 53 'trunc' 'empty' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i_31, i32 2, i32 9" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 54 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %lshr_ln1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 55 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%X_R_0_addr_1 = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 56 'getelementptr' 'X_R_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%X_R_0_load_1 = load i8 %X_R_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 57 'load' 'X_R_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%X_R_1_addr_1 = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 58 'getelementptr' 'X_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%X_R_1_load_1 = load i8 %X_R_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 59 'load' 'X_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%X_R_2_addr_1 = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 60 'getelementptr' 'X_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%X_R_2_load_1 = load i8 %X_R_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 61 'load' 'X_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%X_R_3_addr_1 = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 62 'getelementptr' 'X_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%X_R_3_load_1 = load i8 %X_R_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 63 'load' 'X_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%X_I_0_addr_1 = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 64 'getelementptr' 'X_I_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%X_I_0_load_1 = load i8 %X_I_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 65 'load' 'X_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%X_I_1_addr_1 = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 66 'getelementptr' 'X_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%X_I_1_load_1 = load i8 %X_I_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 67 'load' 'X_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%X_I_2_addr_1 = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 68 'getelementptr' 'X_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%X_I_2_load_1 = load i8 %X_I_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 69 'load' 'X_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%X_I_3_addr_1 = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 70 'getelementptr' 'X_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%X_I_3_load_1 = load i8 %X_I_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 71 'load' 'X_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_rewind = phi i9 0, void %entry, i9 %p_phi, void %arrayidx458.exit, i9 0, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40]   --->   Operation 72 'phi' 'p_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_rewind3 = phi i6 0, void %entry, i6 %p_phi4, void %arrayidx458.exit, i6 0, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18]   --->   Operation 73 'phi' 'p_rewind3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sub4_rewind = phi i32 0, void %entry, i32 %sub4_phi, void %arrayidx458.exit, i32 0, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18]   --->   Operation 74 'phi' 'sub4_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%one_V_rewind = phi i32 0, void %entry, i32 %one_V_phi, void %arrayidx458.exit, i32 0, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:35]   --->   Operation 75 'phi' 'one_V_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%numBF_rewind = phi i32 0, void %entry, i32 %numBF_phi, void %arrayidx458.exit, i32 0, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34]   --->   Operation 76 'phi' 'numBF_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body, void %rewind_init"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i31 %lshr_ln34_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34]   --->   Operation 78 'zext' 'zext_ln34' <Predicate = (do_init & tmp_4)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.52ns)   --->   "%sub_ln34_1 = sub i32 0, i32 %zext_ln34" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34]   --->   Operation 79 'sub' 'sub_ln34_1' <Predicate = (do_init & tmp_4)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i31 %lshr_ln34_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34]   --->   Operation 80 'zext' 'zext_ln34_1' <Predicate = (do_init & !tmp_4)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.69ns)   --->   "%numBF = select i1 %tmp_4, i32 %sub_ln34_1, i32 %zext_ln34_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34]   --->   Operation 81 'select' 'numBF' <Predicate = (do_init)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (2.55ns)   --->   "%one_V = add i32 %numBF, i32 4294967295" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:35]   --->   Operation 82 'add' 'one_V' <Predicate = (do_init)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (4.42ns)   --->   "%rhs = lshr i32 1024, i32 %stage_read" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37]   --->   Operation 83 'lshr' 'rhs' <Predicate = (do_init)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%sub4 = add i32 %stage_read, i32 4294967295" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18]   --->   Operation 84 'add' 'sub4' <Predicate = (do_init)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %rhs" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40]   --->   Operation 85 'trunc' 'trunc_ln40' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %i_31" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24]   --->   Operation 86 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (3.25ns)   --->   "%X_R_0_load_1 = load i8 %X_R_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 87 'load' 'X_R_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %X_R_0_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 88 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%X_R_1_load_1 = load i8 %X_R_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 89 'load' 'X_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln50_1 = bitcast i32 %X_R_1_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 90 'bitcast' 'bitcast_ln50_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%X_R_2_load_1 = load i8 %X_R_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 91 'load' 'X_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln50_2 = bitcast i32 %X_R_2_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 92 'bitcast' 'bitcast_ln50_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%X_R_3_load_1 = load i8 %X_R_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 93 'load' 'X_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln50_3 = bitcast i32 %X_R_3_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 94 'bitcast' 'bitcast_ln50_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln50, i32 %bitcast_ln50_1, i32 %bitcast_ln50_2, i32 %bitcast_ln50_3, i2 %trunc_ln24" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 95 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%X_I_0_load_1 = load i8 %X_I_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 96 'load' 'X_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %X_I_0_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 97 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%X_I_1_load_1 = load i8 %X_I_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 98 'load' 'X_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %X_I_1_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 99 'bitcast' 'bitcast_ln51_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%X_I_2_load_1 = load i8 %X_I_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 100 'load' 'X_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln51_2 = bitcast i32 %X_I_2_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 101 'bitcast' 'bitcast_ln51_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%X_I_3_load_1 = load i8 %X_I_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 102 'load' 'X_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln51_3 = bitcast i32 %X_I_3_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 103 'bitcast' 'bitcast_ln51_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.82ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln51, i32 %bitcast_ln51_1, i32 %bitcast_ln51_2, i32 %bitcast_ln51_3, i2 %trunc_ln24" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 104 'mux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.95ns)   --->   "%switch_ln52 = switch i2 %trunc_ln24, void %arrayidx458.case.3, i2 0, void %arrayidx458.case.0, i2 1, void %arrayidx458.case.1, i2 2, void %arrayidx458.case.2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 105 'switch' 'switch_ln52' <Predicate = true> <Delay = 0.95>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18]   --->   Operation 106 'spectopmodule' 'spectopmodule_ln18' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_0"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_1"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_2"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_3"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_0"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_1"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_2"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_3"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_0"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_1"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_2"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_3"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_0"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_1"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_2"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_3"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln40 = br void %for.body" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40]   --->   Operation 124 'br' 'br_ln40' <Predicate = (do_init)> <Delay = 1.58>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%p_phi4 = phi i6 %empty, void %rewind_init, i6 %p_rewind3, void %rewind_header" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18]   --->   Operation 125 'phi' 'p_phi4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sub4_phi = phi i32 %sub4, void %rewind_init, i32 %sub4_rewind, void %rewind_header" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18]   --->   Operation 126 'phi' 'sub4_phi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %i_31, i32 %sub4_phi, i1 1"   --->   Operation 127 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln850 = trunc i32 %p_Result_s"   --->   Operation 128 'trunc' 'trunc_ln850' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.82ns)   --->   "%sub_ln674 = sub i6 33, i6 %p_phi4"   --->   Operation 129 'sub' 'sub_ln674' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%zext_ln674 = zext i6 %sub_ln674"   --->   Operation 130 'zext' 'zext_ln674' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%lshr_ln674 = lshr i32 4294967295, i32 %zext_ln674"   --->   Operation 131 'lshr' 'lshr_ln674' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_Result_1 = and i32 %i_31, i32 %lshr_ln674"   --->   Operation 132 'and' 'p_Result_1' <Predicate = true> <Delay = 2.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1540 = trunc i32 %p_Result_1"   --->   Operation 133 'trunc' 'trunc_ln1540' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Result_s, i32 2, i32 9" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 134 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 135 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 136 'getelementptr' 'X_R_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 137 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 138 'getelementptr' 'X_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 139 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%X_R_2_addr = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 140 'getelementptr' 'X_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 141 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%X_R_3_addr = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 142 'getelementptr' 'X_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 143 'load' 'X_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 144 'getelementptr' 'X_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 145 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 146 'getelementptr' 'X_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 147 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%X_I_2_addr = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 148 'getelementptr' 'X_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [2/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 149 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%X_I_3_addr = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 150 'getelementptr' 'X_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 151 'load' 'X_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 152 [1/1] (0.95ns)   --->   "%switch_ln50 = switch i2 %trunc_ln850, void %arrayidx356.case.3, i2 0, void %arrayidx356.case.0, i2 1, void %arrayidx356.case.1, i2 2, void %arrayidx356.case.2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 152 'switch' 'switch_ln50' <Predicate = true> <Delay = 0.95>

State 5 <SV = 4> <Delay = 5.10>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%p_phi = phi i9 %trunc_ln40, void %rewind_init, i9 %p_rewind, void %rewind_header" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40]   --->   Operation 153 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%one_V_phi = phi i32 %one_V, void %rewind_init, i32 %one_V_rewind, void %rewind_header"   --->   Operation 154 'phi' 'one_V_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%numBF_phi = phi i32 %numBF, void %rewind_init, i32 %numBF_rewind, void %rewind_header"   --->   Operation 155 'phi' 'numBF_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (4.35ns)   --->   "%ret_V = mul i9 %trunc_ln1540, i9 %p_phi"   --->   Operation 156 'mul' 'ret_V' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 157 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %X_R_0_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 158 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 159 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %X_R_1_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 160 'bitcast' 'bitcast_ln47_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 161 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln47_2 = bitcast i32 %X_R_2_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 162 'bitcast' 'bitcast_ln47_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 163 'load' 'X_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln47_3 = bitcast i32 %X_R_3_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 164 'bitcast' 'bitcast_ln47_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln47, i32 %bitcast_ln47_1, i32 %bitcast_ln47_2, i32 %bitcast_ln47_3, i2 %trunc_ln850" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 165 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 166 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln47_4 = bitcast i32 %X_I_0_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 167 'bitcast' 'bitcast_ln47_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 168 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln47_5 = bitcast i32 %X_I_1_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 169 'bitcast' 'bitcast_ln47_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 170 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln47_6 = bitcast i32 %X_I_2_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 171 'bitcast' 'bitcast_ln47_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 172 'load' 'X_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln47_7 = bitcast i32 %X_I_3_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 173 'bitcast' 'bitcast_ln47_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln47_4, i32 %bitcast_ln47_5, i32 %bitcast_ln47_6, i32 %bitcast_ln47_7, i2 %trunc_ln850" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 174 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (2.47ns)   --->   "%icmp_ln1065 = icmp_eq  i32 %p_Result_1, i32 %one_V_phi"   --->   Operation 175 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (2.55ns)   --->   "%add_ln55 = add i32 %i_31, i32 %numBF_phi" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:55]   --->   Operation 176 'add' 'add_ln55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node i_2)   --->   "%i = select i1 %icmp_ln1065, i32 %add_ln55, i32 %i_31" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:54]   --->   Operation 177 'select' 'i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (2.55ns) (out node of the LUT)   --->   "%i_2 = add i32 %i, i32 1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40]   --->   Operation 178 'add' 'i_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %i_2, i32 10, i32 31" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40]   --->   Operation 179 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i9 %ret_V"   --->   Operation 180 'zext' 'zext_ln1540' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln1540" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45]   --->   Operation 181 'getelementptr' 'W_real_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [2/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45]   --->   Operation 182 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln1540" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46]   --->   Operation 183 'getelementptr' 'W_imag_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [2/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46]   --->   Operation 184 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_6 : Operation 185 [1/1] (2.44ns)   --->   "%icmp_ln40 = icmp_slt  i22 %tmp_6, i22 1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40]   --->   Operation 185 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.end, void %rewind_header" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40]   --->   Operation 186 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln58 = br void %rewind_header" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:58]   --->   Operation 187 'br' 'br_ln58' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 188 [1/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45]   --->   Operation 188 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_7 : Operation 189 [1/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46]   --->   Operation 189 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 190 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 190 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 191 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 191 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 192 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 193 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 193 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 194 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 195 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 196 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 196 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 197 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 198 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 199 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 200 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 200 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 201 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 202 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 203 [5/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 203 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 204 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 205 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 206 [4/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 206 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 207 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 208 [3/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 208 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [5/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 209 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 210 [2/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 210 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [4/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 211 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 212 [1/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47]   --->   Operation 212 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [3/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 213 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 214 [2/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 214 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [5/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 215 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 216 [1/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48]   --->   Operation 216 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [4/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 217 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [5/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 218 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 219 [3/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 219 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 220 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [4/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 221 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 222 [2/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 222 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 223 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [3/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 224 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 225 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 226 [1/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 226 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 227 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln50_4 = bitcast i32 %sub" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 228 'bitcast' 'bitcast_ln50_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 229 [2/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 229 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 230 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 230 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 231 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 231 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 232 'getelementptr' 'OUT_R_2_addr' <Predicate = (trunc_ln850 == 2)> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %bitcast_ln50_4, i8 %OUT_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 233 'store' 'store_ln50' <Predicate = (trunc_ln850 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 234 'getelementptr' 'OUT_R_1_addr' <Predicate = (trunc_ln850 == 1)> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %bitcast_ln50_4, i8 %OUT_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 235 'store' 'store_ln50' <Predicate = (trunc_ln850 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 236 'getelementptr' 'OUT_R_0_addr' <Predicate = (trunc_ln850 == 0)> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %bitcast_ln50_4, i8 %OUT_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 237 'store' 'store_ln50' <Predicate = (trunc_ln850 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 238 'getelementptr' 'OUT_R_3_addr' <Predicate = (trunc_ln850 == 3)> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %bitcast_ln50_4, i8 %OUT_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50]   --->   Operation 239 'store' 'store_ln50' <Predicate = (trunc_ln850 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 240 [1/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 240 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 241 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast i32 %add" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 242 'bitcast' 'bitcast_ln52' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_general/solution1/directives.tcl:12]   --->   Operation 243 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41]   --->   Operation 244 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 245 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln51_4 = bitcast i32 %sub1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 246 'bitcast' 'bitcast_ln51_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 247 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%OUT_R_2_addr_1 = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 248 'getelementptr' 'OUT_R_2_addr_1' <Predicate = (trunc_ln24 == 2)> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln52 = store i32 %bitcast_ln52, i8 %OUT_R_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 249 'store' 'store_ln52' <Predicate = (trunc_ln24 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%OUT_R_1_addr_1 = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 250 'getelementptr' 'OUT_R_1_addr_1' <Predicate = (trunc_ln24 == 1)> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln52 = store i32 %bitcast_ln52, i8 %OUT_R_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 251 'store' 'store_ln52' <Predicate = (trunc_ln24 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%OUT_R_0_addr_1 = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 252 'getelementptr' 'OUT_R_0_addr_1' <Predicate = (trunc_ln24 == 0)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln52 = store i32 %bitcast_ln52, i8 %OUT_R_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 253 'store' 'store_ln52' <Predicate = (trunc_ln24 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%OUT_R_3_addr_1 = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 254 'getelementptr' 'OUT_R_3_addr_1' <Predicate = (trunc_ln24 == 3)> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (3.25ns)   --->   "%store_ln52 = store i32 %bitcast_ln52, i8 %OUT_R_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52]   --->   Operation 255 'store' 'store_ln52' <Predicate = (trunc_ln24 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 256 'getelementptr' 'OUT_I_2_addr' <Predicate = (trunc_ln850 == 2)> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %bitcast_ln51_4, i8 %OUT_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 257 'store' 'store_ln51' <Predicate = (trunc_ln850 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx356.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 258 'br' 'br_ln51' <Predicate = (trunc_ln850 == 2)> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (0.00ns)   --->   "%OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 259 'getelementptr' 'OUT_I_1_addr' <Predicate = (trunc_ln850 == 1)> <Delay = 0.00>
ST_25 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %bitcast_ln51_4, i8 %OUT_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 260 'store' 'store_ln51' <Predicate = (trunc_ln850 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx356.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 261 'br' 'br_ln51' <Predicate = (trunc_ln850 == 1)> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 262 'getelementptr' 'OUT_I_0_addr' <Predicate = (trunc_ln850 == 0)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %bitcast_ln51_4, i8 %OUT_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 263 'store' 'store_ln51' <Predicate = (trunc_ln850 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx356.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 264 'br' 'br_ln51' <Predicate = (trunc_ln850 == 0)> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln47" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 265 'getelementptr' 'OUT_I_3_addr' <Predicate = (trunc_ln850 == 3)> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %bitcast_ln51_4, i8 %OUT_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 266 'store' 'store_ln51' <Predicate = (trunc_ln850 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx356.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51]   --->   Operation 267 'br' 'br_ln51' <Predicate = (trunc_ln850 == 3)> <Delay = 0.00>
ST_25 : Operation 268 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 268 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %add1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 269 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%OUT_I_2_addr_1 = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 270 'getelementptr' 'OUT_I_2_addr_1' <Predicate = (trunc_ln24 == 2)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln53 = store i32 %bitcast_ln53, i8 %OUT_I_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 271 'store' 'store_ln53' <Predicate = (trunc_ln24 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx458.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 272 'br' 'br_ln53' <Predicate = (trunc_ln24 == 2)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%OUT_I_1_addr_1 = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 273 'getelementptr' 'OUT_I_1_addr_1' <Predicate = (trunc_ln24 == 1)> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln53 = store i32 %bitcast_ln53, i8 %OUT_I_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 274 'store' 'store_ln53' <Predicate = (trunc_ln24 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx458.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 275 'br' 'br_ln53' <Predicate = (trunc_ln24 == 1)> <Delay = 0.00>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%OUT_I_0_addr_1 = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 276 'getelementptr' 'OUT_I_0_addr_1' <Predicate = (trunc_ln24 == 0)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln53 = store i32 %bitcast_ln53, i8 %OUT_I_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 277 'store' 'store_ln53' <Predicate = (trunc_ln24 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx458.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 278 'br' 'br_ln53' <Predicate = (trunc_ln24 == 0)> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%OUT_I_3_addr_1 = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln50" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 279 'getelementptr' 'OUT_I_3_addr_1' <Predicate = (trunc_ln24 == 3)> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln53 = store i32 %bitcast_ln53, i8 %OUT_I_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 280 'store' 'store_ln53' <Predicate = (trunc_ln24 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx458.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53]   --->   Operation 281 'br' 'br_ln53' <Predicate = (trunc_ln24 == 3)> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%return_ln58 = return void @_ssdm_op_Return" [../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:58]   --->   Operation 282 'return' 'return_ln58' <Predicate = (!icmp_ln40)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
br_ln40            (br           ) [ 011111111111111111111111111]
do_init            (phi          ) [ 001111111111111111111111111]
i_31               (phi          ) [ 001111111111111111111111111]
stage_read         (read         ) [ 000100000000000000000000000]
DFTpts             (shl          ) [ 000000000000000000000000000]
tmp_4              (bitselect    ) [ 000100000000000000000000000]
sub_ln34           (sub          ) [ 000000000000000000000000000]
lshr_ln34_1        (partselect   ) [ 000100000000000000000000000]
lshr_ln34_2        (partselect   ) [ 000100000000000000000000000]
empty              (trunc        ) [ 000110000000000000000000000]
lshr_ln1           (partselect   ) [ 000000000000000000000000000]
zext_ln50          (zext         ) [ 001111111111111111111111111]
X_R_0_addr_1       (getelementptr) [ 000100000000000000000000000]
X_R_1_addr_1       (getelementptr) [ 000100000000000000000000000]
X_R_2_addr_1       (getelementptr) [ 000100000000000000000000000]
X_R_3_addr_1       (getelementptr) [ 000100000000000000000000000]
X_I_0_addr_1       (getelementptr) [ 000100000000000000000000000]
X_I_1_addr_1       (getelementptr) [ 000100000000000000000000000]
X_I_2_addr_1       (getelementptr) [ 000100000000000000000000000]
X_I_3_addr_1       (getelementptr) [ 000100000000000000000000000]
p_rewind           (phi          ) [ 001111111111111111111111111]
p_rewind3          (phi          ) [ 001111111111111111111111111]
sub4_rewind        (phi          ) [ 001111111111111111111111111]
one_V_rewind       (phi          ) [ 001111111111111111111111111]
numBF_rewind       (phi          ) [ 001111111111111111111111111]
br_ln0             (br           ) [ 001111111111111111111111111]
zext_ln34          (zext         ) [ 000000000000000000000000000]
sub_ln34_1         (sub          ) [ 000000000000000000000000000]
zext_ln34_1        (zext         ) [ 000000000000000000000000000]
numBF              (select       ) [ 001111111111111111111111111]
one_V              (add          ) [ 001111111111111111111111111]
rhs                (lshr         ) [ 000000000000000000000000000]
sub4               (add          ) [ 001111111111111111111111111]
trunc_ln40         (trunc        ) [ 001111111111111111111111111]
trunc_ln24         (trunc        ) [ 001111111111111111111111111]
X_R_0_load_1       (load         ) [ 000000000000000000000000000]
bitcast_ln50       (bitcast      ) [ 000000000000000000000000000]
X_R_1_load_1       (load         ) [ 000000000000000000000000000]
bitcast_ln50_1     (bitcast      ) [ 000000000000000000000000000]
X_R_2_load_1       (load         ) [ 000000000000000000000000000]
bitcast_ln50_2     (bitcast      ) [ 000000000000000000000000000]
X_R_3_load_1       (load         ) [ 000000000000000000000000000]
bitcast_ln50_3     (bitcast      ) [ 000000000000000000000000000]
tmp_2              (mux          ) [ 001111111111111111111111000]
X_I_0_load_1       (load         ) [ 000000000000000000000000000]
bitcast_ln51       (bitcast      ) [ 000000000000000000000000000]
X_I_1_load_1       (load         ) [ 000000000000000000000000000]
bitcast_ln51_1     (bitcast      ) [ 000000000000000000000000000]
X_I_2_load_1       (load         ) [ 000000000000000000000000000]
bitcast_ln51_2     (bitcast      ) [ 000000000000000000000000000]
X_I_3_load_1       (load         ) [ 000000000000000000000000000]
bitcast_ln51_3     (bitcast      ) [ 000000000000000000000000000]
tmp_3              (mux          ) [ 001111111111111111111111110]
switch_ln52        (switch       ) [ 000000000000000000000000000]
spectopmodule_ln18 (spectopmodule) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000]
br_ln40            (br           ) [ 001111111111111111111111111]
p_phi4             (phi          ) [ 010111100000000000000000000]
sub4_phi           (phi          ) [ 011111111111111111111111111]
p_Result_s         (bitset       ) [ 000000000000000000000000000]
trunc_ln850        (trunc        ) [ 001111111111111111111111110]
sub_ln674          (sub          ) [ 000000000000000000000000000]
zext_ln674         (zext         ) [ 000000000000000000000000000]
lshr_ln674         (lshr         ) [ 000000000000000000000000000]
p_Result_1         (and          ) [ 000001000000000000000000000]
trunc_ln1540       (trunc        ) [ 000001000000000000000000000]
lshr_ln            (partselect   ) [ 000000000000000000000000000]
zext_ln47          (zext         ) [ 001111111111111111111111110]
X_R_0_addr         (getelementptr) [ 000001000000000000000000000]
X_R_1_addr         (getelementptr) [ 000001000000000000000000000]
X_R_2_addr         (getelementptr) [ 000001000000000000000000000]
X_R_3_addr         (getelementptr) [ 000001000000000000000000000]
X_I_0_addr         (getelementptr) [ 000001000000000000000000000]
X_I_1_addr         (getelementptr) [ 000001000000000000000000000]
X_I_2_addr         (getelementptr) [ 000001000000000000000000000]
X_I_3_addr         (getelementptr) [ 000001000000000000000000000]
switch_ln50        (switch       ) [ 000000000000000000000000000]
p_phi              (phi          ) [ 011111111111111111111111111]
one_V_phi          (phi          ) [ 011111111111111111111111111]
numBF_phi          (phi          ) [ 011111111111111111111111111]
ret_V              (mul          ) [ 000000100000000000000000000]
X_R_0_load         (load         ) [ 000000000000000000000000000]
bitcast_ln47       (bitcast      ) [ 000000000000000000000000000]
X_R_1_load         (load         ) [ 000000000000000000000000000]
bitcast_ln47_1     (bitcast      ) [ 000000000000000000000000000]
X_R_2_load         (load         ) [ 000000000000000000000000000]
bitcast_ln47_2     (bitcast      ) [ 000000000000000000000000000]
X_R_3_load         (load         ) [ 000000000000000000000000000]
bitcast_ln47_3     (bitcast      ) [ 000000000000000000000000000]
tmp                (mux          ) [ 001111111111111000000000000]
X_I_0_load         (load         ) [ 000000000000000000000000000]
bitcast_ln47_4     (bitcast      ) [ 000000000000000000000000000]
X_I_1_load         (load         ) [ 000000000000000000000000000]
bitcast_ln47_5     (bitcast      ) [ 000000000000000000000000000]
X_I_2_load         (load         ) [ 000000000000000000000000000]
bitcast_ln47_6     (bitcast      ) [ 000000000000000000000000000]
X_I_3_load         (load         ) [ 000000000000000000000000000]
bitcast_ln47_7     (bitcast      ) [ 000000000000000000000000000]
tmp_1              (mux          ) [ 001111111111110000000000000]
icmp_ln1065        (icmp         ) [ 000000000000000000000000000]
add_ln55           (add          ) [ 000000000000000000000000000]
i                  (select       ) [ 000000000000000000000000000]
i_2                (add          ) [ 011111111111111111111111111]
tmp_6              (partselect   ) [ 000000100000000000000000000]
zext_ln1540        (zext         ) [ 000000000000000000000000000]
W_real_addr        (getelementptr) [ 001000010000000000000000000]
W_imag_addr        (getelementptr) [ 001000010000000000000000000]
icmp_ln40          (icmp         ) [ 001111111111111111111111111]
br_ln40            (br           ) [ 011111111111111111111111111]
br_ln58            (br           ) [ 011111111111111111111111111]
c2                 (load         ) [ 001111101111110000000000000]
s2                 (load         ) [ 001111101111111000000000000]
mul                (fmul         ) [ 001111100000111111000000000]
mul1               (fmul         ) [ 001111100000011111000000000]
mul2               (fmul         ) [ 001111100000001111110000000]
mul3               (fmul         ) [ 001111100000000111110000000]
temp_R             (fsub         ) [ 001111100000000000111111000]
temp_I             (fadd         ) [ 001111100000000000001111110]
sub                (fsub         ) [ 000000000000000000000000000]
bitcast_ln50_4     (bitcast      ) [ 000100000000000000000001000]
OUT_R_2_addr       (getelementptr) [ 000000000000000000000000000]
store_ln50         (store        ) [ 000000000000000000000000000]
OUT_R_1_addr       (getelementptr) [ 000000000000000000000000000]
store_ln50         (store        ) [ 000000000000000000000000000]
OUT_R_0_addr       (getelementptr) [ 000000000000000000000000000]
store_ln50         (store        ) [ 000000000000000000000000000]
OUT_R_3_addr       (getelementptr) [ 000000000000000000000000000]
store_ln50         (store        ) [ 000000000000000000000000000]
add                (fadd         ) [ 000000000000000000000000000]
bitcast_ln52       (bitcast      ) [ 000010000000000000000000100]
specpipeline_ln12  (specpipeline ) [ 000000000000000000000000000]
specloopname_ln41  (specloopname ) [ 000000000000000000000000000]
sub1               (fsub         ) [ 000000000000000000000000000]
bitcast_ln51_4     (bitcast      ) [ 000001000000000000000000010]
OUT_R_2_addr_1     (getelementptr) [ 000000000000000000000000000]
store_ln52         (store        ) [ 000000000000000000000000000]
OUT_R_1_addr_1     (getelementptr) [ 000000000000000000000000000]
store_ln52         (store        ) [ 000000000000000000000000000]
OUT_R_0_addr_1     (getelementptr) [ 000000000000000000000000000]
store_ln52         (store        ) [ 000000000000000000000000000]
OUT_R_3_addr_1     (getelementptr) [ 000000000000000000000000000]
store_ln52         (store        ) [ 000000000000000000000000000]
OUT_I_2_addr       (getelementptr) [ 000000000000000000000000000]
store_ln51         (store        ) [ 000000000000000000000000000]
br_ln51            (br           ) [ 000000000000000000000000000]
OUT_I_1_addr       (getelementptr) [ 000000000000000000000000000]
store_ln51         (store        ) [ 000000000000000000000000000]
br_ln51            (br           ) [ 000000000000000000000000000]
OUT_I_0_addr       (getelementptr) [ 000000000000000000000000000]
store_ln51         (store        ) [ 000000000000000000000000000]
br_ln51            (br           ) [ 000000000000000000000000000]
OUT_I_3_addr       (getelementptr) [ 000000000000000000000000000]
store_ln51         (store        ) [ 000000000000000000000000000]
br_ln51            (br           ) [ 000000000000000000000000000]
add1               (fadd         ) [ 000000000000000000000000000]
bitcast_ln53       (bitcast      ) [ 000000100000000000000000001]
OUT_I_2_addr_1     (getelementptr) [ 000000000000000000000000000]
store_ln53         (store        ) [ 000000000000000000000000000]
br_ln53            (br           ) [ 000000000000000000000000000]
OUT_I_1_addr_1     (getelementptr) [ 000000000000000000000000000]
store_ln53         (store        ) [ 000000000000000000000000000]
br_ln53            (br           ) [ 000000000000000000000000000]
OUT_I_0_addr_1     (getelementptr) [ 000000000000000000000000000]
store_ln53         (store        ) [ 000000000000000000000000000]
br_ln53            (br           ) [ 000000000000000000000000000]
OUT_I_3_addr_1     (getelementptr) [ 000000000000000000000000000]
store_ln53         (store        ) [ 000000000000000000000000000]
br_ln53            (br           ) [ 000000000000000000000000000]
return_ln58        (return       ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_R_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_R_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_R_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X_I_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="X_I_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="X_I_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="X_I_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stage">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT_R_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUT_R_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUT_R_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUT_R_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUT_I_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUT_I_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="OUT_I_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="OUT_I_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_real">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="W_imag">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="stage_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="X_R_0_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_0_load_1/2 X_R_0_load/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="X_R_1_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_1_addr_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_1_load_1/2 X_R_1_load/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="X_R_2_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_2_addr_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_2_load_1/2 X_R_2_load/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="X_R_3_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_3_addr_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_3_load_1/2 X_R_3_load/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="X_I_0_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_0_load_1/2 X_I_0_load/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="X_I_1_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_1_addr_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_1_load_1/2 X_I_1_load/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="X_I_2_addr_1_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_2_addr_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_2_load_1/2 X_I_2_load/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="X_I_3_addr_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_3_addr_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_3_load_1/2 X_I_3_load/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="X_R_0_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="X_R_1_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_1_addr/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="X_R_2_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_2_addr/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="X_R_3_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_3_addr/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="X_I_0_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="X_I_1_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_1_addr/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="X_I_2_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_2_addr/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="X_I_3_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_3_addr/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="W_real_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="9" slack="0"/>
<pin id="288" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="W_imag_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="9" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s2/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="OUT_R_2_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="19"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr/23 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/23 store_ln52/24 "/>
</bind>
</comp>

<comp id="323" class="1004" name="OUT_R_1_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="19"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr/23 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/23 store_ln52/24 "/>
</bind>
</comp>

<comp id="336" class="1004" name="OUT_R_0_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="19"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr/23 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/23 store_ln52/24 "/>
</bind>
</comp>

<comp id="349" class="1004" name="OUT_R_3_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="19"/>
<pin id="353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr/23 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/23 store_ln52/24 "/>
</bind>
</comp>

<comp id="362" class="1004" name="OUT_R_2_addr_1_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="22"/>
<pin id="366" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr_1/24 "/>
</bind>
</comp>

<comp id="370" class="1004" name="OUT_R_1_addr_1_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="22"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr_1/24 "/>
</bind>
</comp>

<comp id="378" class="1004" name="OUT_R_0_addr_1_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="8" slack="22"/>
<pin id="382" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr_1/24 "/>
</bind>
</comp>

<comp id="386" class="1004" name="OUT_R_3_addr_1_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="8" slack="22"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr_1/24 "/>
</bind>
</comp>

<comp id="394" class="1004" name="OUT_I_2_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="21"/>
<pin id="398" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr/25 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/25 store_ln53/26 "/>
</bind>
</comp>

<comp id="407" class="1004" name="OUT_I_1_addr_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="8" slack="21"/>
<pin id="411" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr/25 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/25 store_ln53/26 "/>
</bind>
</comp>

<comp id="420" class="1004" name="OUT_I_0_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="21"/>
<pin id="424" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr/25 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/25 store_ln53/26 "/>
</bind>
</comp>

<comp id="433" class="1004" name="OUT_I_3_addr_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="8" slack="21"/>
<pin id="437" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr/25 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/25 store_ln53/26 "/>
</bind>
</comp>

<comp id="446" class="1004" name="OUT_I_2_addr_1_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="24"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr_1/26 "/>
</bind>
</comp>

<comp id="454" class="1004" name="OUT_I_1_addr_1_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="24"/>
<pin id="458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr_1/26 "/>
</bind>
</comp>

<comp id="462" class="1004" name="OUT_I_0_addr_1_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="24"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr_1/26 "/>
</bind>
</comp>

<comp id="470" class="1004" name="OUT_I_3_addr_1_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="8" slack="24"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr_1/26 "/>
</bind>
</comp>

<comp id="478" class="1005" name="do_init_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="483" class="1004" name="do_init_phi_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="1" slack="1"/>
<pin id="487" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="4" bw="1" slack="1"/>
<pin id="489" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="i_31_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_31 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="i_31_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="32" slack="1"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="4" bw="1" slack="1"/>
<pin id="505" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_31/2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="p_rewind_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="1"/>
<pin id="512" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_rewind (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_rewind_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="2"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="9" slack="1"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="4" bw="1" slack="1"/>
<pin id="520" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="6" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_rewind/3 "/>
</bind>
</comp>

<comp id="525" class="1005" name="p_rewind3_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_rewind3 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_rewind3_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="2"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="6" slack="1"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="4" bw="1" slack="1"/>
<pin id="535" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="6" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_rewind3/3 "/>
</bind>
</comp>

<comp id="540" class="1005" name="sub4_rewind_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub4_rewind (phireg) "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub4_rewind_phi_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="2"/>
<pin id="546" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="32" slack="1"/>
<pin id="548" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="4" bw="1" slack="1"/>
<pin id="550" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sub4_rewind/3 "/>
</bind>
</comp>

<comp id="555" class="1005" name="one_V_rewind_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_V_rewind (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="one_V_rewind_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="2"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="32" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="4" bw="1" slack="1"/>
<pin id="565" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="one_V_rewind/3 "/>
</bind>
</comp>

<comp id="570" class="1005" name="numBF_rewind_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numBF_rewind (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="numBF_rewind_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="2"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="32" slack="1"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="4" bw="1" slack="1"/>
<pin id="580" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="581" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="numBF_rewind/3 "/>
</bind>
</comp>

<comp id="585" class="1005" name="p_phi4_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="1"/>
<pin id="587" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_phi4 (phireg) "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_phi4_phi_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="2"/>
<pin id="591" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="2" bw="6" slack="1"/>
<pin id="593" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_phi4/4 "/>
</bind>
</comp>

<comp id="597" class="1005" name="sub4_phi_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub4_phi (phireg) "/>
</bind>
</comp>

<comp id="601" class="1004" name="sub4_phi_phi_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="32" slack="1"/>
<pin id="605" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sub4_phi/4 "/>
</bind>
</comp>

<comp id="609" class="1005" name="p_phi_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="1"/>
<pin id="611" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_phi (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_phi_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="9" slack="2"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="9" slack="2"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_phi/5 "/>
</bind>
</comp>

<comp id="621" class="1005" name="one_V_phi_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_V_phi (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="one_V_phi_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="2"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="32" slack="2"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="one_V_phi/5 "/>
</bind>
</comp>

<comp id="633" class="1005" name="numBF_phi_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numBF_phi (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="numBF_phi_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="32" slack="2"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="numBF_phi/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2"/>
<pin id="647" dir="0" index="1" bw="32" slack="1"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_R/13 temp_I/15 add/19 add1/21 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="15"/>
<pin id="651" dir="0" index="1" bw="32" slack="1"/>
<pin id="652" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/18 sub1/20 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="3"/>
<pin id="655" dir="0" index="1" bw="32" slack="1"/>
<pin id="656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 mul1/9 mul2/10 mul3/11 "/>
</bind>
</comp>

<comp id="657" class="1004" name="DFTpts_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="DFTpts/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_4_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="0" index="2" bw="6" slack="0"/>
<pin id="667" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sub_ln34_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="lshr_ln34_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="31" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="0" index="2" bw="1" slack="0"/>
<pin id="681" dir="0" index="3" bw="6" slack="0"/>
<pin id="682" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln34_1/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="lshr_ln34_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="31" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="0" index="3" bw="6" slack="0"/>
<pin id="692" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln34_2/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="empty_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="lshr_ln1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="3" slack="0"/>
<pin id="705" dir="0" index="3" bw="5" slack="0"/>
<pin id="706" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln50_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln34_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="31" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sub_ln34_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="31" slack="0"/>
<pin id="729" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_1/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln34_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="31" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="numBF_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="0" index="2" bw="32" slack="0"/>
<pin id="739" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="numBF/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="one_V_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="one_V/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="rhs_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sub4_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub4/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln40_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln24_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="bitcast_ln50_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="bitcast_ln50_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_1/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="bitcast_ln50_2_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_2/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="bitcast_ln50_3_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_3/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="0" index="2" bw="32" slack="0"/>
<pin id="786" dir="0" index="3" bw="32" slack="0"/>
<pin id="787" dir="0" index="4" bw="32" slack="0"/>
<pin id="788" dir="0" index="5" bw="2" slack="0"/>
<pin id="789" dir="1" index="6" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="bitcast_ln51_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="bitcast_ln51_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_1/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="bitcast_ln51_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_2/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="bitcast_ln51_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_3/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_3_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="0" index="2" bw="32" slack="0"/>
<pin id="816" dir="0" index="3" bw="32" slack="0"/>
<pin id="817" dir="0" index="4" bw="32" slack="0"/>
<pin id="818" dir="0" index="5" bw="2" slack="0"/>
<pin id="819" dir="1" index="6" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="826" class="1004" name="p_Result_s_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="2"/>
<pin id="829" dir="0" index="2" bw="32" slack="0"/>
<pin id="830" dir="0" index="3" bw="1" slack="0"/>
<pin id="831" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="trunc_ln850_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln850/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sub_ln674_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="0"/>
<pin id="842" dir="0" index="1" bw="6" slack="0"/>
<pin id="843" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln674_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="6" slack="0"/>
<pin id="848" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="lshr_ln674_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="6" slack="0"/>
<pin id="853" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="p_Result_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="2"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="trunc_ln1540_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1540/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="lshr_ln_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="0" index="2" bw="3" slack="0"/>
<pin id="870" dir="0" index="3" bw="5" slack="0"/>
<pin id="871" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln47_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="ret_V_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="9" slack="1"/>
<pin id="890" dir="0" index="1" bw="9" slack="0"/>
<pin id="891" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="bitcast_ln47_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="bitcast_ln47_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_1/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="bitcast_ln47_2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_2/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="bitcast_ln47_3_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_3/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="0" index="2" bw="32" slack="0"/>
<pin id="913" dir="0" index="3" bw="32" slack="0"/>
<pin id="914" dir="0" index="4" bw="32" slack="0"/>
<pin id="915" dir="0" index="5" bw="2" slack="1"/>
<pin id="916" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="922" class="1004" name="bitcast_ln47_4_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="0"/>
<pin id="924" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_4/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="bitcast_ln47_5_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_5/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="bitcast_ln47_6_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_6/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="bitcast_ln47_7_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_7/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="0" index="2" bw="32" slack="0"/>
<pin id="942" dir="0" index="3" bw="32" slack="0"/>
<pin id="943" dir="0" index="4" bw="32" slack="0"/>
<pin id="944" dir="0" index="5" bw="2" slack="1"/>
<pin id="945" dir="1" index="6" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="icmp_ln1065_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/5 "/>
</bind>
</comp>

<comp id="956" class="1004" name="add_ln55_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="3"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="i_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="0" index="2" bw="32" slack="3"/>
<pin id="966" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="970" class="1004" name="i_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_6_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="22" slack="0"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="0" index="2" bw="5" slack="0"/>
<pin id="980" dir="0" index="3" bw="6" slack="0"/>
<pin id="981" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln1540_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="9" slack="1"/>
<pin id="988" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/6 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln40_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="22" slack="1"/>
<pin id="993" dir="0" index="1" bw="22" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="bitcast_ln50_4_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_4/22 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="bitcast_ln52_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln52/23 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="bitcast_ln51_4_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_4/24 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="bitcast_ln53_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/25 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="return_ln58_fu_1012">
<pin_list>
<pin id="1013" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln58/26 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="stage_read_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_4_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="lshr_ln34_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="31" slack="1"/>
<pin id="1027" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln34_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="lshr_ln34_2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="31" slack="1"/>
<pin id="1032" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln34_2 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="empty_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="6" slack="2"/>
<pin id="1037" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1040" class="1005" name="zext_ln50_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="22"/>
<pin id="1042" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln50 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="X_R_0_addr_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="1"/>
<pin id="1054" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="X_R_1_addr_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="1"/>
<pin id="1059" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_1_addr_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="X_R_2_addr_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="1"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_2_addr_1 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="X_R_3_addr_1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="1"/>
<pin id="1069" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_3_addr_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="X_I_0_addr_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="1"/>
<pin id="1074" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="X_I_1_addr_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="1"/>
<pin id="1079" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_1_addr_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="X_I_2_addr_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="1"/>
<pin id="1084" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_2_addr_1 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="X_I_3_addr_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="1"/>
<pin id="1089" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_3_addr_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="numBF_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="2"/>
<pin id="1094" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="numBF "/>
</bind>
</comp>

<comp id="1097" class="1005" name="one_V_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="2"/>
<pin id="1099" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="one_V "/>
</bind>
</comp>

<comp id="1102" class="1005" name="sub4_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub4 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="trunc_ln40_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="9" slack="2"/>
<pin id="1109" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="trunc_ln24_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="2" slack="21"/>
<pin id="1114" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="tmp_2_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="15"/>
<pin id="1118" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_3_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="17"/>
<pin id="1124" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="trunc_ln850_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="2" slack="1"/>
<pin id="1130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln850 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="p_Result_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="trunc_ln1540_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="9" slack="1"/>
<pin id="1141" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1540 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="zext_ln47_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="19"/>
<pin id="1146" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln47 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="X_R_0_addr_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="1"/>
<pin id="1158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr "/>
</bind>
</comp>

<comp id="1161" class="1005" name="X_R_1_addr_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="1"/>
<pin id="1163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_1_addr "/>
</bind>
</comp>

<comp id="1166" class="1005" name="X_R_2_addr_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="1"/>
<pin id="1168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_2_addr "/>
</bind>
</comp>

<comp id="1171" class="1005" name="X_R_3_addr_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="8" slack="1"/>
<pin id="1173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_3_addr "/>
</bind>
</comp>

<comp id="1176" class="1005" name="X_I_0_addr_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="1"/>
<pin id="1178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr "/>
</bind>
</comp>

<comp id="1181" class="1005" name="X_I_1_addr_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="1"/>
<pin id="1183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_1_addr "/>
</bind>
</comp>

<comp id="1186" class="1005" name="X_I_2_addr_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="1"/>
<pin id="1188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_2_addr "/>
</bind>
</comp>

<comp id="1191" class="1005" name="X_I_3_addr_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="1"/>
<pin id="1193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_3_addr "/>
</bind>
</comp>

<comp id="1196" class="1005" name="ret_V_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="9" slack="1"/>
<pin id="1198" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1201" class="1005" name="tmp_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="3"/>
<pin id="1203" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp_1_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="4"/>
<pin id="1208" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="i_2_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_6_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="22" slack="1"/>
<pin id="1218" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="W_real_addr_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="9" slack="1"/>
<pin id="1223" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="1226" class="1005" name="W_imag_addr_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="9" slack="1"/>
<pin id="1228" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="1231" class="1005" name="icmp_ln40_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="1"/>
<pin id="1233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="c2_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="s2_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="2"/>
<pin id="1242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s2 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="mul_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="2"/>
<pin id="1247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1250" class="1005" name="mul1_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="mul2_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="2"/>
<pin id="1257" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="mul3_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="temp_R_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="1"/>
<pin id="1267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="1271" class="1005" name="temp_I_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="1277" class="1005" name="bitcast_ln50_4_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="1"/>
<pin id="1279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln50_4 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="bitcast_ln52_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="1"/>
<pin id="1287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln52 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="bitcast_ln51_4_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="1"/>
<pin id="1295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51_4 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="bitcast_ln53_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="1"/>
<pin id="1303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="70" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="70" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="22" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="70" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="24" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="70" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="22" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="375"><net_src comp="20" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="70" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="378" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="391"><net_src comp="24" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="386" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="399"><net_src comp="30" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="28" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="26" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="32" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="433" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="70" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="459"><net_src comp="28" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="70" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="467"><net_src comp="26" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="70" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="462" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="475"><net_src comp="32" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="70" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="481"><net_src comp="50" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="52" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="491"><net_src comp="478" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="478" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="478" pin="1"/><net_sink comp="483" pin=4"/></net>

<net id="494"><net_src comp="483" pin="6"/><net_sink comp="478" pin=0"/></net>

<net id="498"><net_src comp="42" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="507"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="495" pin="1"/><net_sink comp="499" pin=4"/></net>

<net id="509"><net_src comp="499" pin="6"/><net_sink comp="495" pin=0"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="522"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="510" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="524"><net_src comp="514" pin="6"/><net_sink comp="510" pin=0"/></net>

<net id="528"><net_src comp="74" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="537"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="525" pin="1"/><net_sink comp="529" pin=4"/></net>

<net id="539"><net_src comp="529" pin="6"/><net_sink comp="525" pin=0"/></net>

<net id="543"><net_src comp="76" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="552"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="540" pin="1"/><net_sink comp="544" pin=4"/></net>

<net id="554"><net_src comp="544" pin="6"/><net_sink comp="540" pin=0"/></net>

<net id="558"><net_src comp="76" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="567"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="555" pin="1"/><net_sink comp="559" pin=4"/></net>

<net id="569"><net_src comp="559" pin="6"/><net_sink comp="555" pin=0"/></net>

<net id="573"><net_src comp="76" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="582"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="570" pin="1"/><net_sink comp="574" pin=4"/></net>

<net id="584"><net_src comp="574" pin="6"/><net_sink comp="570" pin=0"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="595"><net_src comp="525" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="596"><net_src comp="589" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="607"><net_src comp="540" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="608"><net_src comp="601" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="612"><net_src comp="609" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="619"><net_src comp="510" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="620"><net_src comp="613" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="631"><net_src comp="555" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="632"><net_src comp="625" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="643"><net_src comp="570" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="644"><net_src comp="637" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="661"><net_src comp="56" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="110" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="58" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="60" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="42" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="657" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="62" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="671" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="56" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="60" pin="0"/><net_sink comp="677" pin=3"/></net>

<net id="693"><net_src comp="62" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="657" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="56" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="60" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="700"><net_src comp="110" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="64" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="499" pin="6"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="66" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="68" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="714"><net_src comp="701" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="721"><net_src comp="711" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="722"><net_src comp="711" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="730"><net_src comp="42" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="740"><net_src comp="726" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="732" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="735" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="46" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="78" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="46" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="748" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="495" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="123" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="136" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="149" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="162" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="790"><net_src comp="80" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="766" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="770" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="774" pin="1"/><net_sink comp="782" pin=3"/></net>

<net id="794"><net_src comp="778" pin="1"/><net_sink comp="782" pin=4"/></net>

<net id="795"><net_src comp="762" pin="1"/><net_sink comp="782" pin=5"/></net>

<net id="799"><net_src comp="175" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="188" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="201" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="214" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="820"><net_src comp="80" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="796" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="800" pin="1"/><net_sink comp="812" pin=2"/></net>

<net id="823"><net_src comp="804" pin="1"/><net_sink comp="812" pin=3"/></net>

<net id="824"><net_src comp="808" pin="1"/><net_sink comp="812" pin=4"/></net>

<net id="825"><net_src comp="762" pin="1"/><net_sink comp="812" pin=5"/></net>

<net id="832"><net_src comp="94" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="495" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="601" pin="4"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="50" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="839"><net_src comp="826" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="96" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="589" pin="4"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="46" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="846" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="495" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="872"><net_src comp="64" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="826" pin="4"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="66" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="68" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="879"><net_src comp="866" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="885"><net_src comp="876" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="886"><net_src comp="876" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="887"><net_src comp="876" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="892"><net_src comp="613" pin="4"/><net_sink comp="888" pin=1"/></net>

<net id="896"><net_src comp="123" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="136" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="149" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="162" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="917"><net_src comp="80" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="893" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="897" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="920"><net_src comp="901" pin="1"/><net_sink comp="909" pin=3"/></net>

<net id="921"><net_src comp="905" pin="1"/><net_sink comp="909" pin=4"/></net>

<net id="925"><net_src comp="175" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="188" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="201" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="214" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="946"><net_src comp="80" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="922" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="926" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="930" pin="1"/><net_sink comp="938" pin=3"/></net>

<net id="950"><net_src comp="934" pin="1"/><net_sink comp="938" pin=4"/></net>

<net id="955"><net_src comp="625" pin="4"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="495" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="637" pin="4"/><net_sink comp="956" pin=1"/></net>

<net id="967"><net_src comp="951" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="956" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="495" pin="1"/><net_sink comp="962" pin=2"/></net>

<net id="974"><net_src comp="962" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="56" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="982"><net_src comp="98" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="970" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="100" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="985"><net_src comp="60" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="989"><net_src comp="986" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="995"><net_src comp="102" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="999"><net_src comp="649" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="645" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="649" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="645" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1017"><net_src comp="110" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1023"><net_src comp="663" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1028"><net_src comp="677" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1033"><net_src comp="687" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1038"><net_src comp="697" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1043"><net_src comp="711" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1046"><net_src comp="1040" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1047"><net_src comp="1040" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1049"><net_src comp="1040" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1050"><net_src comp="1040" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1051"><net_src comp="1040" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1055"><net_src comp="116" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1060"><net_src comp="129" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1065"><net_src comp="142" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1070"><net_src comp="155" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1075"><net_src comp="168" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1080"><net_src comp="181" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="1085"><net_src comp="194" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1090"><net_src comp="207" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1095"><net_src comp="735" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1100"><net_src comp="742" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1105"><net_src comp="753" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1110"><net_src comp="758" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1115"><net_src comp="762" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="782" pin="6"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1125"><net_src comp="812" pin="6"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1131"><net_src comp="836" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="909" pin=5"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="938" pin=5"/></net>

<net id="1137"><net_src comp="856" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1142"><net_src comp="862" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1147"><net_src comp="876" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1150"><net_src comp="1144" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1151"><net_src comp="1144" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1152"><net_src comp="1144" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1153"><net_src comp="1144" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1154"><net_src comp="1144" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1155"><net_src comp="1144" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1159"><net_src comp="220" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1164"><net_src comp="228" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1169"><net_src comp="236" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1174"><net_src comp="244" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1179"><net_src comp="252" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1184"><net_src comp="260" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="1189"><net_src comp="268" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1194"><net_src comp="276" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1199"><net_src comp="888" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1204"><net_src comp="909" pin="6"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1209"><net_src comp="938" pin="6"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1214"><net_src comp="970" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1219"><net_src comp="976" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1224"><net_src comp="284" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1229"><net_src comp="297" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1234"><net_src comp="991" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="291" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1243"><net_src comp="304" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1248"><net_src comp="653" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1253"><net_src comp="653" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1258"><net_src comp="653" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1263"><net_src comp="653" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1268"><net_src comp="645" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1274"><net_src comp="645" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1280"><net_src comp="996" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1284"><net_src comp="1277" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1288"><net_src comp="1000" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1291"><net_src comp="1285" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1292"><net_src comp="1285" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1296"><net_src comp="1004" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1299"><net_src comp="1293" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1300"><net_src comp="1293" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1304"><net_src comp="1008" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1306"><net_src comp="1301" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1307"><net_src comp="1301" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1308"><net_src comp="1301" pin="1"/><net_sink comp="440" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_0 | {23 24 }
	Port: OUT_R_1 | {23 24 }
	Port: OUT_R_2 | {23 24 }
	Port: OUT_R_3 | {23 24 }
	Port: OUT_I_0 | {25 26 }
	Port: OUT_I_1 | {25 26 }
	Port: OUT_I_2 | {25 26 }
	Port: OUT_I_3 | {25 26 }
 - Input state : 
	Port: fft_stages : X_R_0 | {2 3 4 5 }
	Port: fft_stages : X_R_1 | {2 3 4 5 }
	Port: fft_stages : X_R_2 | {2 3 4 5 }
	Port: fft_stages : X_R_3 | {2 3 4 5 }
	Port: fft_stages : X_I_0 | {2 3 4 5 }
	Port: fft_stages : X_I_1 | {2 3 4 5 }
	Port: fft_stages : X_I_2 | {2 3 4 5 }
	Port: fft_stages : X_I_3 | {2 3 4 5 }
	Port: fft_stages : stage | {2 }
	Port: fft_stages : W_real | {6 7 }
	Port: fft_stages : W_imag | {6 7 }
  - Chain level:
	State 1
	State 2
		tmp_4 : 1
		sub_ln34 : 1
		lshr_ln34_1 : 2
		lshr_ln34_2 : 1
		lshr_ln1 : 1
		zext_ln50 : 2
		X_R_0_addr_1 : 3
		X_R_0_load_1 : 4
		X_R_1_addr_1 : 3
		X_R_1_load_1 : 4
		X_R_2_addr_1 : 3
		X_R_2_load_1 : 4
		X_R_3_addr_1 : 3
		X_R_3_load_1 : 4
		X_I_0_addr_1 : 3
		X_I_0_load_1 : 4
		X_I_1_addr_1 : 3
		X_I_1_load_1 : 4
		X_I_2_addr_1 : 3
		X_I_2_load_1 : 4
		X_I_3_addr_1 : 3
		X_I_3_load_1 : 4
	State 3
		sub_ln34_1 : 1
		numBF : 2
		one_V : 3
		trunc_ln40 : 1
		bitcast_ln50 : 1
		bitcast_ln50_1 : 1
		bitcast_ln50_2 : 1
		bitcast_ln50_3 : 1
		tmp_2 : 2
		bitcast_ln51 : 1
		bitcast_ln51_1 : 1
		bitcast_ln51_2 : 1
		bitcast_ln51_3 : 1
		tmp_3 : 2
		switch_ln52 : 1
	State 4
		p_phi4 : 1
		sub4_phi : 1
		p_Result_s : 2
		trunc_ln850 : 3
		sub_ln674 : 2
		zext_ln674 : 3
		lshr_ln674 : 4
		p_Result_1 : 5
		trunc_ln1540 : 5
		lshr_ln : 3
		zext_ln47 : 4
		X_R_0_addr : 5
		X_R_0_load : 6
		X_R_1_addr : 5
		X_R_1_load : 6
		X_R_2_addr : 5
		X_R_2_load : 6
		X_R_3_addr : 5
		X_R_3_load : 6
		X_I_0_addr : 5
		X_I_0_load : 6
		X_I_1_addr : 5
		X_I_1_load : 6
		X_I_2_addr : 5
		X_I_2_load : 6
		X_I_3_addr : 5
		X_I_3_load : 6
		switch_ln50 : 4
	State 5
		ret_V : 1
		bitcast_ln47 : 1
		bitcast_ln47_1 : 1
		bitcast_ln47_2 : 1
		bitcast_ln47_3 : 1
		tmp : 2
		bitcast_ln47_4 : 1
		bitcast_ln47_5 : 1
		bitcast_ln47_6 : 1
		bitcast_ln47_7 : 1
		tmp_1 : 2
		icmp_ln1065 : 1
		add_ln55 : 1
		i : 2
		i_2 : 3
		tmp_6 : 4
	State 6
		W_real_addr : 1
		c2 : 2
		W_imag_addr : 1
		s2 : 2
		br_ln40 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		bitcast_ln50_4 : 1
	State 23
		store_ln50 : 1
		store_ln50 : 1
		store_ln50 : 1
		store_ln50 : 1
		bitcast_ln52 : 1
	State 24
		bitcast_ln51_4 : 1
		store_ln52 : 1
		store_ln52 : 1
		store_ln52 : 1
		store_ln52 : 1
	State 25
		store_ln51 : 1
		store_ln51 : 1
		store_ln51 : 1
		store_ln51 : 1
		bitcast_ln53 : 1
	State 26
		store_ln53 : 1
		store_ln53 : 1
		store_ln53 : 1
		store_ln53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_645       |    2    |   205   |   390   |
|          |       grp_fu_649       |    2    |   205   |   390   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_653       |    3    |   143   |   321   |
|----------|------------------------|---------|---------|---------|
|          |      one_V_fu_742      |    0    |    0    |    39   |
|    add   |       sub4_fu_753      |    0    |    0    |    39   |
|          |     add_ln55_fu_956    |    0    |    0    |    39   |
|          |       i_2_fu_970       |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|   lshr   |       rhs_fu_748       |    0    |    0    |   100   |
|          |    lshr_ln674_fu_850   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|    shl   |      DFTpts_fu_657     |    0    |    0    |   100   |
|----------|------------------------|---------|---------|---------|
|          |     sub_ln34_fu_671    |    0    |    0    |    39   |
|    sub   |    sub_ln34_1_fu_726   |    0    |    0    |    38   |
|          |    sub_ln674_fu_840    |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_2_fu_782      |    0    |    0    |    20   |
|    mux   |      tmp_3_fu_812      |    0    |    0    |    20   |
|          |       tmp_fu_909       |    0    |    0    |    20   |
|          |      tmp_1_fu_938      |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|  select  |      numBF_fu_735      |    0    |    0    |    32   |
|          |        i_fu_962        |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    mul   |      ret_V_fu_888      |    0    |    0    |    51   |
|----------|------------------------|---------|---------|---------|
|    and   |    p_Result_1_fu_856   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|   icmp   |   icmp_ln1065_fu_951   |    0    |    0    |    18   |
|          |    icmp_ln40_fu_991    |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|   read   | stage_read_read_fu_110 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_4_fu_663      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   lshr_ln34_1_fu_677   |    0    |    0    |    0    |
|          |   lshr_ln34_2_fu_687   |    0    |    0    |    0    |
|partselect|     lshr_ln1_fu_701    |    0    |    0    |    0    |
|          |     lshr_ln_fu_866     |    0    |    0    |    0    |
|          |      tmp_6_fu_976      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      empty_fu_697      |    0    |    0    |    0    |
|          |    trunc_ln40_fu_758   |    0    |    0    |    0    |
|   trunc  |    trunc_ln24_fu_762   |    0    |    0    |    0    |
|          |   trunc_ln850_fu_836   |    0    |    0    |    0    |
|          |   trunc_ln1540_fu_862  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln50_fu_711    |    0    |    0    |    0    |
|          |    zext_ln34_fu_723    |    0    |    0    |    0    |
|   zext   |   zext_ln34_1_fu_732   |    0    |    0    |    0    |
|          |    zext_ln674_fu_846   |    0    |    0    |    0    |
|          |    zext_ln47_fu_876    |    0    |    0    |    0    |
|          |   zext_ln1540_fu_986   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  bitset  |    p_Result_s_fu_826   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  return  |   return_ln58_fu_1012  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    7    |   553   |   1820  |
|----------|------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|W_imag|    1   |    0   |    0   |
|W_real|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  W_imag_addr_reg_1226 |    9   |
|  W_real_addr_reg_1221 |    9   |
| X_I_0_addr_1_reg_1072 |    8   |
|  X_I_0_addr_reg_1176  |    8   |
| X_I_1_addr_1_reg_1077 |    8   |
|  X_I_1_addr_reg_1181  |    8   |
| X_I_2_addr_1_reg_1082 |    8   |
|  X_I_2_addr_reg_1186  |    8   |
| X_I_3_addr_1_reg_1087 |    8   |
|  X_I_3_addr_reg_1191  |    8   |
| X_R_0_addr_1_reg_1052 |    8   |
|  X_R_0_addr_reg_1156  |    8   |
| X_R_1_addr_1_reg_1057 |    8   |
|  X_R_1_addr_reg_1161  |    8   |
| X_R_2_addr_1_reg_1062 |    8   |
|  X_R_2_addr_reg_1166  |    8   |
| X_R_3_addr_1_reg_1067 |    8   |
|  X_R_3_addr_reg_1171  |    8   |
|bitcast_ln50_4_reg_1277|   32   |
|bitcast_ln51_4_reg_1293|   32   |
| bitcast_ln52_reg_1285 |   32   |
| bitcast_ln53_reg_1301 |   32   |
|      c2_reg_1235      |   32   |
|    do_init_reg_478    |    1   |
|     empty_reg_1035    |    6   |
|      i_2_reg_1211     |   32   |
|      i_31_reg_495     |   32   |
|   icmp_ln40_reg_1231  |    1   |
|  lshr_ln34_1_reg_1025 |   31   |
|  lshr_ln34_2_reg_1030 |   31   |
|     mul1_reg_1250     |   32   |
|     mul2_reg_1255     |   32   |
|     mul3_reg_1260     |   32   |
|      mul_reg_1245     |   32   |
|   numBF_phi_reg_633   |   32   |
|     numBF_reg_1092    |   32   |
|  numBF_rewind_reg_570 |   32   |
|   one_V_phi_reg_621   |   32   |
|     one_V_reg_1097    |   32   |
|  one_V_rewind_reg_555 |   32   |
|  p_Result_1_reg_1134  |   32   |
|     p_phi4_reg_585    |    6   |
|     p_phi_reg_609     |    9   |
|   p_rewind3_reg_525   |    6   |
|    p_rewind_reg_510   |    9   |
|     ret_V_reg_1196    |    9   |
|      s2_reg_1240      |   32   |
|  stage_read_reg_1014  |   32   |
|    sub4_phi_reg_597   |   32   |
|     sub4_reg_1102     |   32   |
|  sub4_rewind_reg_540  |   32   |
|    temp_I_reg_1271    |   32   |
|    temp_R_reg_1265    |   32   |
|     tmp_1_reg_1206    |   32   |
|     tmp_2_reg_1116    |   32   |
|     tmp_3_reg_1122    |   32   |
|     tmp_4_reg_1020    |    1   |
|     tmp_6_reg_1216    |   22   |
|      tmp_reg_1201     |   32   |
| trunc_ln1540_reg_1139 |    9   |
|  trunc_ln24_reg_1112  |    2   |
|  trunc_ln40_reg_1107  |    9   |
|  trunc_ln850_reg_1128 |    2   |
|   zext_ln47_reg_1144  |   64   |
|   zext_ln50_reg_1040  |   64   |
+-----------------------+--------+
|         Total         |  1356  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_123  |  p0  |   4  |   8  |   32   ||    20   |
|   grp_access_fu_136  |  p0  |   4  |   8  |   32   ||    20   |
|   grp_access_fu_149  |  p0  |   4  |   8  |   32   ||    20   |
|   grp_access_fu_162  |  p0  |   4  |   8  |   32   ||    20   |
|   grp_access_fu_175  |  p0  |   4  |   8  |   32   ||    20   |
|   grp_access_fu_188  |  p0  |   4  |   8  |   32   ||    20   |
|   grp_access_fu_201  |  p0  |   4  |   8  |   32   ||    20   |
|   grp_access_fu_214  |  p0  |   4  |   8  |   32   ||    20   |
|   grp_access_fu_291  |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_304  |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_317  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_317  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_330  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_330  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_343  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_343  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_356  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_356  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_401  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_401  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_414  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_414  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_427  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_427  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_440  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_440  |  p1  |   2  |  32  |   64   ||    9    |
|    do_init_reg_478   |  p0  |   3  |   1  |    3   ||    9    |
|     i_31_reg_495     |  p0  |   2  |  32  |   64   ||    9    |
|   p_rewind_reg_510   |  p0  |   2  |   9  |   18   ||    9    |
|   p_rewind3_reg_525  |  p0  |   2  |   6  |   12   ||    9    |
|  sub4_rewind_reg_540 |  p0  |   2  |  32  |   64   ||    9    |
| one_V_rewind_reg_555 |  p0  |   2  |  32  |   64   ||    9    |
| numBF_rewind_reg_570 |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_645      |  p0  |   4  |  32  |   128  ||    20   |
|      grp_fu_645      |  p1  |   4  |  32  |   128  ||    20   |
|      grp_fu_649      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_649      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_653      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_653      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1733  || 64.4373 ||   461   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   553  |  1820  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   64   |    -   |   461  |
|  Register |    -   |    -   |    -   |  1356  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   64   |  1909  |  2281  |
+-----------+--------+--------+--------+--------+--------+
