m255
K4
z2
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
vaxi_clock_converter_v2_1_26_axi_clock_converter
Z1 !s110 1689215540
!i10b 1
!s100 W9I0znk<XVG?4a0XozJ;U2
IYzGW250>K?A_j]3MNl7PM1
R0
Z2 w1665757540
Z3 8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v
Z4 F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v
F/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/axi_infrastructure_v1_1_0.vh
!i122 0
L0 654 1659
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.2_1;73
r1
!s85 0
31
Z7 !s108 1689215540.000000
!s107 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/axi_infrastructure_v1_1_0.vh|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v|
Z8 !s90 -64|+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl|-work|axi_clock_converter_v2_1_26|-f|/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_clock_converter_v2_1_26/.cxl.verilog.axi_clock_converter_v2_1_26.axi_clock_converter_v2_1_26.lin64.cmf|
!i113 0
Z9 o-64 -work axi_clock_converter_v2_1_26 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -64 +incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -work axi_clock_converter_v2_1_26 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vaxi_clock_converter_v2_1_26_axic_sample_cycle_ratio
R1
!i10b 1
!s100 ;0[njl`H06V[KU;0OBDgi3
IcSZ:F?K9fQcoe0SbXe>JT0
R0
R2
R3
R4
!i122 0
L0 359 84
R5
R6
r1
!s85 0
31
R7
Z12 !s107 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl/axi_infrastructure_v1_1_0.vh|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v|
R8
!i113 0
R9
R10
R11
vaxi_clock_converter_v2_1_26_axic_sync_clock_converter
R1
!i10b 1
!s100 3=NY7K9>h@1USUcdNMZR10
IVOBzJUf_RI_4PIliSS9Ze1
R0
R2
R3
R4
!i122 0
L0 63 229
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vaxi_clock_converter_v2_1_26_lite_async
R1
!i10b 1
!s100 5HF?Uj:Yj^m1HVIG00O6i1
ISGe`lf;KbF6QL556BC`j=2
R0
R2
R3
R4
!i122 0
L0 517 133
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
