
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.023633    0.004826    0.276107 v _213_/A (sg13g2_nand3_1)
     2    0.013331    0.043062    0.042858    0.318965 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.043116    0.001214    0.320179 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002143    0.020512    0.038996    0.359176 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.020512    0.000081    0.359256 v _300_/D (sg13g2_dfrbpq_1)
                                              0.359256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088914 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238914   clock uncertainty
                                  0.000000    0.238914   clock reconvergence pessimism
                                 -0.022707    0.216207   library hold time
                                              0.216207   data required time
---------------------------------------------------------------------------------------------
                                              0.216207   data required time
                                             -0.359256   data arrival time
---------------------------------------------------------------------------------------------
                                              0.143050   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.023855    0.005155    0.276436 v _191_/B (sg13g2_xnor2_1)
     2    0.011933    0.056244    0.063509    0.339945 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.056259    0.000730    0.340675 v _192_/B (sg13g2_xnor2_1)
     1    0.001966    0.019713    0.041421    0.382095 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.019713    0.000075    0.382171 v _294_/D (sg13g2_dfrbpq_1)
                                              0.382171   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238688   clock uncertainty
                                  0.000000    0.238688   clock reconvergence pessimism
                                 -0.022524    0.216164   library hold time
                                              0.216164   data required time
---------------------------------------------------------------------------------------------
                                              0.216164   data required time
                                             -0.382171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.166007   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.023333    0.004352    0.275633 v _195_/B (sg13g2_xor2_1)
     2    0.011519    0.034575    0.061551    0.337185 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.034594    0.000748    0.337933 v _196_/B (sg13g2_xor2_1)
     1    0.004379    0.021253    0.044134    0.382067 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.021253    0.000254    0.382320 v _295_/D (sg13g2_dfrbpq_1)
                                              0.382320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238906   clock uncertainty
                                  0.000000    0.238906   clock reconvergence pessimism
                                 -0.022878    0.216028   library hold time
                                              0.216028   data required time
---------------------------------------------------------------------------------------------
                                              0.216028   data required time
                                             -0.382320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.166292   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.021744    0.000276    0.271558 v _205_/B (sg13g2_nand2_1)
     1    0.005772    0.024863    0.029104    0.300662 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.024866    0.000436    0.301097 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007023    0.037300    0.041713    0.342811 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.037304    0.000288    0.343099 v _211_/A (sg13g2_xnor2_1)
     1    0.001875    0.018888    0.042821    0.385919 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.018888    0.000071    0.385990 v _299_/D (sg13g2_dfrbpq_2)
                                              0.385990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.239335   clock uncertainty
                                  0.000000    0.239335   clock reconvergence pessimism
                                 -0.022226    0.217109   library hold time
                                              0.217109   data required time
---------------------------------------------------------------------------------------------
                                              0.217109   data required time
                                             -0.385990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.168881   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.022519    0.002824    0.274105 v _202_/B (sg13g2_xor2_1)
     2    0.014271    0.040146    0.069318    0.343424 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.040171    0.000916    0.344340 v _204_/A (sg13g2_xor2_1)
     1    0.003291    0.019183    0.045318    0.389658 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.019183    0.000249    0.389907 v _297_/D (sg13g2_dfrbpq_1)
                                              0.389907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239280   clock uncertainty
                                  0.000000    0.239280   clock reconvergence pessimism
                                 -0.022294    0.216985   library hold time
                                              0.216985   data required time
---------------------------------------------------------------------------------------------
                                              0.216985   data required time
                                             -0.389907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.172921   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088914 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.021063    0.049420    0.137739    0.226653 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049449    0.001097    0.227750 v output2/A (sg13g2_buf_2)
     1    0.051137    0.059927    0.097662    0.325412 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.060083    0.002270    0.327682 v sign (out)
                                              0.327682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.327682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.177682   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012704    0.039106    0.127077    0.215990 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039111    0.000464    0.216454 ^ fanout53/A (sg13g2_buf_8)
     8    0.046362    0.024114    0.058288    0.274742 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.026138    0.005304    0.280046 ^ _218_/A1 (sg13g2_o21ai_1)
     1    0.009136    0.048163    0.059435    0.339482 v _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048180    0.000744    0.340225 v _219_/A (sg13g2_inv_1)
     1    0.007107    0.029192    0.033361    0.373586 ^ _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.029220    0.000709    0.374295 ^ _301_/D (sg13g2_dfrbpq_1)
                                              0.374295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238913   clock uncertainty
                                  0.000000    0.238913   clock reconvergence pessimism
                                 -0.043900    0.195013   library hold time
                                              0.195013   data required time
---------------------------------------------------------------------------------------------
                                              0.195013   data required time
                                             -0.374295   data arrival time
---------------------------------------------------------------------------------------------
                                              0.179282   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031860    0.000322    0.213198 v fanout54/A (sg13g2_buf_2)
     5    0.034424    0.044846    0.076294    0.289492 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.044974    0.001865    0.291357 v _199_/B (sg13g2_xnor2_1)
     2    0.011950    0.056814    0.069831    0.361188 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.056824    0.000754    0.361942 v _200_/B (sg13g2_xor2_1)
     1    0.001696    0.016115    0.042356    0.404298 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.016116    0.000066    0.404364 v _296_/D (sg13g2_dfrbpq_1)
                                              0.404364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017648    0.000912    0.089572 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239572   clock uncertainty
                                  0.000000    0.239572   clock reconvergence pessimism
                                 -0.021584    0.217988   library hold time
                                              0.217988   data required time
---------------------------------------------------------------------------------------------
                                              0.217988   data required time
                                             -0.404364   data arrival time
---------------------------------------------------------------------------------------------
                                              0.186376   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031860    0.000322    0.213198 v fanout54/A (sg13g2_buf_2)
     5    0.034424    0.044846    0.076294    0.289492 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.045005    0.002096    0.291588 v _206_/B (sg13g2_xnor2_1)
     2    0.011770    0.056278    0.069390    0.360978 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.056287    0.000697    0.361675 v _208_/A (sg13g2_xor2_1)
     1    0.004253    0.020946    0.052800    0.414475 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.020946    0.000171    0.414646 v _298_/D (sg13g2_dfrbpq_1)
                                              0.414646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    0.089308 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239308   clock uncertainty
                                  0.000000    0.239308   clock reconvergence pessimism
                                 -0.022701    0.216607   library hold time
                                              0.216607   data required time
---------------------------------------------------------------------------------------------
                                              0.216607   data required time
                                             -0.414646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198038   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088914 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.021063    0.049420    0.137739    0.226653 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049465    0.001337    0.227990 v _127_/A (sg13g2_inv_1)
     1    0.007138    0.029539    0.033811    0.261802 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029553    0.000515    0.262317 ^ output3/A (sg13g2_buf_2)
     1    0.052656    0.074023    0.094085    0.356401 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.074161    0.002606    0.359007 ^ signB (out)
                                              0.359007   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.359007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.209007   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032391    0.008133    0.276483 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.005047    0.028446    0.055969    0.332452 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.028447    0.000323    0.332775 v output12/A (sg13g2_buf_2)
     1    0.051856    0.060044    0.090689    0.423463 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.060126    0.001548    0.425012 v sine_out[17] (out)
                                              0.425012   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.425012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.275012   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040817    0.001155    0.227816 ^ _255_/A (sg13g2_nor4_1)
     1    0.003960    0.025313    0.035499    0.263315 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.025314    0.000287    0.263602 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007563    0.055425    0.053919    0.317521 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.055432    0.000483    0.318004 ^ output4/A (sg13g2_buf_2)
     1    0.054669    0.076607    0.104789    0.422793 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.076976    0.004304    0.427097 ^ sine_out[0] (out)
                                              0.427097   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.427097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277097   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.024503    0.000402    0.288193 ^ _281_/A (sg13g2_nor2_1)
     1    0.014441    0.038600    0.041718    0.329912 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.038780    0.002114    0.332026 v output35/A (sg13g2_buf_2)
     1    0.052209    0.060831    0.094850    0.426877 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.060920    0.001620    0.428497 v sine_out[8] (out)
                                              0.428497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.428497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278497   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025102    0.002896    0.290688 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.007278    0.039947    0.045469    0.336157 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.039958    0.000516    0.336673 v output15/A (sg13g2_buf_2)
     1    0.053411    0.062165    0.094500    0.431173 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062576    0.004099    0.435272 v sine_out[1] (out)
                                              0.435272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.435272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285272   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040778    0.000196    0.226857 ^ fanout58/A (sg13g2_buf_1)
     5    0.025993    0.072322    0.088912    0.315769 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.072390    0.001813    0.317582 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004218    0.024461    0.033745    0.351327 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.024462    0.000297    0.351625 v output16/A (sg13g2_buf_2)
     1    0.051978    0.060396    0.089231    0.440855 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060483    0.001604    0.442459 v sine_out[20] (out)
                                              0.442459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.442459   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292459   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040778    0.000196    0.226857 ^ fanout58/A (sg13g2_buf_1)
     5    0.025993    0.072322    0.088912    0.315769 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.072372    0.001561    0.317330 ^ _160_/A (sg13g2_nor2_1)
     1    0.006004    0.020415    0.042963    0.360294 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.020426    0.000377    0.360671 v output14/A (sg13g2_buf_2)
     1    0.051947    0.060025    0.087679    0.448349 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060110    0.001580    0.449930 v sine_out[19] (out)
                                              0.449930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.449930   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299930   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040778    0.000196    0.226857 ^ fanout58/A (sg13g2_buf_1)
     5    0.025993    0.072322    0.088912    0.315769 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.072389    0.001798    0.317567 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.007253    0.030478    0.040762    0.358329 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.030494    0.000561    0.358890 v output11/A (sg13g2_buf_2)
     1    0.051894    0.060110    0.091651    0.450541 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.060177    0.001338    0.451879 v sine_out[16] (out)
                                              0.451879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.451879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301879   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033713    0.009474    0.277824 ^ fanout64/A (sg13g2_buf_8)
     8    0.037230    0.021233    0.054781    0.332605 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.021571    0.001929    0.334534 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.004618    0.031941    0.041106    0.375640 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.031942    0.000303    0.375943 v output36/A (sg13g2_buf_2)
     1    0.052025    0.060265    0.092125    0.468068 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.060350    0.001582    0.469649 v sine_out[9] (out)
                                              0.469649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319649   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033713    0.009474    0.277824 ^ fanout64/A (sg13g2_buf_8)
     8    0.037230    0.021233    0.054781    0.332605 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.021557    0.001878    0.334483 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004779    0.032247    0.041567    0.376050 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.032248    0.000319    0.376369 v output8/A (sg13g2_buf_2)
     1    0.051968    0.060493    0.092192    0.468561 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060580    0.001599    0.470160 v sine_out[13] (out)
                                              0.470160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.470160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320160   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030954    0.006467    0.274818 ^ fanout66/A (sg13g2_buf_8)
     8    0.038839    0.021573    0.054110    0.328928 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.022096    0.002463    0.331391 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004025    0.031116    0.043504    0.374895 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.031116    0.000295    0.375190 v output29/A (sg13g2_buf_2)
     1    0.054633    0.063287    0.091867    0.467056 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.063755    0.004412    0.471468 v sine_out[32] (out)
                                              0.471468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321468   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033713    0.009474    0.277824 ^ fanout64/A (sg13g2_buf_8)
     8    0.037230    0.021233    0.054781    0.332605 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.021679    0.002304    0.334909 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004732    0.032159    0.041460    0.376369 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032160    0.000327    0.376696 v output6/A (sg13g2_buf_2)
     1    0.052597    0.061222    0.091236    0.467932 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.061556    0.003668    0.471600 v sine_out[11] (out)
                                              0.471600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471600   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321600   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032772    0.008534    0.276885 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008941    0.030984    0.056588    0.333472 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.030996    0.000547    0.334019 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004994    0.029318    0.042719    0.376739 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.029322    0.000328    0.377067 v output23/A (sg13g2_buf_2)
     1    0.054627    0.063269    0.091476    0.468543 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.063643    0.003955    0.472498 v sine_out[27] (out)
                                              0.472498   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.472498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322498   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032772    0.008534    0.276885 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008941    0.030984    0.056588    0.333472 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.030994    0.000509    0.333982 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005314    0.024197    0.048231    0.382213 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.024208    0.000348    0.382561 v output13/A (sg13g2_buf_2)
     1    0.051911    0.060042    0.089102    0.471664 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.060125    0.001567    0.473231 v sine_out[18] (out)
                                              0.473231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.473231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323231   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033713    0.009474    0.277824 ^ fanout64/A (sg13g2_buf_8)
     8    0.037230    0.021233    0.054781    0.332605 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.021578    0.001954    0.334559 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.006562    0.035808    0.046783    0.381342 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.035813    0.000409    0.381750 v output5/A (sg13g2_buf_2)
     1    0.052925    0.061234    0.094343    0.476094 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.061312    0.001502    0.477596 v sine_out[10] (out)
                                              0.477596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327596   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    0.089308 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004773    0.020139    0.112478    0.201786 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020139    0.000355    0.202141 ^ fanout63/A (sg13g2_buf_2)
     5    0.036917    0.055337    0.074416    0.276557 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.055895    0.004488    0.281045 ^ fanout59/A (sg13g2_buf_8)
     8    0.048084    0.025432    0.065916    0.346962 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025557    0.001145    0.348107 ^ _275_/A (sg13g2_nor2_1)
     1    0.010955    0.031601    0.037046    0.385153 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.031648    0.000964    0.386117 v output30/A (sg13g2_buf_2)
     1    0.053782    0.062431    0.091706    0.477824 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.062816    0.003978    0.481801 v sine_out[3] (out)
                                              0.481801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.481801   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331801   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010238    0.033079    0.122233    0.211139 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033103    0.000809    0.211948 ^ fanout71/A (sg13g2_buf_8)
     8    0.061326    0.028846    0.059382    0.271330 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029799    0.003937    0.275267 ^ fanout70/A (sg13g2_buf_8)
     8    0.046483    0.023930    0.055210    0.330477 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.024455    0.002520    0.332996 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006411    0.039503    0.051079    0.384075 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.039511    0.000421    0.384496 v output28/A (sg13g2_buf_2)
     1    0.053795    0.062552    0.094626    0.479122 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.062961    0.004100    0.483222 v sine_out[31] (out)
                                              0.483222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.483222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333222   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    0.089308 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004773    0.020139    0.112478    0.201786 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020139    0.000355    0.202141 ^ fanout63/A (sg13g2_buf_2)
     5    0.036917    0.055337    0.074416    0.276557 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.055895    0.004488    0.281045 ^ fanout59/A (sg13g2_buf_8)
     8    0.048084    0.025432    0.065916    0.346962 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025630    0.001513    0.348475 ^ _212_/A (sg13g2_nor2_1)
     2    0.015449    0.040754    0.044275    0.392749 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040823    0.001357    0.394106 v output26/A (sg13g2_buf_2)
     1    0.054290    0.063008    0.096978    0.491084 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.063126    0.001963    0.493047 v sine_out[2] (out)
                                              0.493047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.493047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343047   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017648    0.000912    0.089572 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015751    0.038587    0.129301    0.218873 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038626    0.001108    0.219981 v fanout68/A (sg13g2_buf_8)
     8    0.045857    0.022355    0.060701    0.280682 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.023938    0.004505    0.285187 v _215_/B (sg13g2_nand3_1)
     2    0.007511    0.028518    0.035077    0.320264 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.028531    0.000446    0.320710 ^ _284_/B (sg13g2_and2_1)
     1    0.010917    0.036541    0.072377    0.393086 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036568    0.000902    0.393988 ^ output7/A (sg13g2_buf_2)
     1    0.052429    0.073857    0.096036    0.490024 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.074105    0.003468    0.493492 ^ sine_out[12] (out)
                                              0.493492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.493492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343492   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030630    0.008666    0.274665 v _151_/B (sg13g2_nand2_2)
     5    0.025934    0.040460    0.044597    0.319261 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.040515    0.001228    0.320489 ^ _166_/B (sg13g2_nor2_1)
     1    0.003242    0.016941    0.024732    0.345221 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.016941    0.000129    0.345350 v _167_/B (sg13g2_nor2_1)
     1    0.008115    0.052874    0.050529    0.395879 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.052888    0.000680    0.396559 ^ output19/A (sg13g2_buf_2)
     1    0.054012    0.075776    0.103525    0.500084 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.076077    0.003872    0.503956 ^ sine_out[23] (out)
                                              0.503956   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.503956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353956   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030954    0.006467    0.274818 ^ fanout66/A (sg13g2_buf_8)
     8    0.038839    0.021573    0.054110    0.328928 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021930    0.001908    0.330835 ^ _135_/B (sg13g2_nor2_1)
     1    0.004348    0.015633    0.022566    0.353401 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.015638    0.000315    0.353717 v _174_/A (sg13g2_nand2_1)
     1    0.003997    0.017220    0.021586    0.375302 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.017222    0.000295    0.375597 ^ _175_/B (sg13g2_nand2_1)
     1    0.005053    0.027683    0.036834    0.412431 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.027703    0.000375    0.412807 v output22/A (sg13g2_buf_2)
     1    0.055004    0.063631    0.091004    0.503811 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.064040    0.004143    0.507955 v sine_out[26] (out)
                                              0.507955   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.507955   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357955   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025639    0.004192    0.291983 ^ _130_/B (sg13g2_nor2_1)
     2    0.018269    0.044736    0.046265    0.338248 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044840    0.001789    0.340037 v _136_/B (sg13g2_nand2b_2)
     4    0.023501    0.041430    0.043208    0.383245 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041478    0.001112    0.384356 ^ _278_/A (sg13g2_nor2_1)
     1    0.005043    0.023191    0.032038    0.416394 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.023192    0.000356    0.416750 v output33/A (sg13g2_buf_2)
     1    0.052367    0.060861    0.087799    0.504549 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.061157    0.003448    0.507997 v sine_out[6] (out)
                                              0.507997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.507997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357997   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048323    0.003078    0.568740 v _293_/D (sg13g2_dfrbpq_1)
                                              0.568740   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238694   clock uncertainty
                                  0.000000    0.238694   clock reconvergence pessimism
                                 -0.029134    0.209561   library hold time
                                              0.209561   data required time
---------------------------------------------------------------------------------------------
                                              0.209561   data required time
                                             -0.568740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359179   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010238    0.033079    0.122233    0.211139 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033103    0.000809    0.211948 ^ fanout71/A (sg13g2_buf_8)
     8    0.061326    0.028846    0.059382    0.271330 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030258    0.004864    0.276194 ^ _140_/B (sg13g2_nor2_2)
     5    0.038569    0.047103    0.049789    0.325982 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047412    0.003097    0.329079 v _169_/A (sg13g2_nand2_1)
     1    0.005802    0.027158    0.032095    0.361174 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.027163    0.000644    0.361818 ^ _170_/B (sg13g2_nand2_1)
     1    0.008627    0.042077    0.049598    0.411415 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.042093    0.000647    0.412063 v output20/A (sg13g2_buf_2)
     1    0.053382    0.062169    0.095443    0.507505 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.062538    0.003889    0.511395 v sine_out[24] (out)
                                              0.511395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.511395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361395   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025639    0.004192    0.291983 ^ _130_/B (sg13g2_nor2_1)
     2    0.018269    0.044736    0.046265    0.338248 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044840    0.001789    0.340037 v _136_/B (sg13g2_nand2b_2)
     4    0.023501    0.041430    0.043208    0.383245 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041587    0.001987    0.385232 ^ _279_/A (sg13g2_nor2_1)
     1    0.009549    0.031779    0.040207    0.425439 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.031815    0.000838    0.426277 v output34/A (sg13g2_buf_2)
     1    0.052181    0.060422    0.092261    0.518538 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.060499    0.001493    0.520031 v sine_out[7] (out)
                                              0.520031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.520031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370031   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025639    0.004192    0.291983 ^ _130_/B (sg13g2_nor2_1)
     2    0.018269    0.044736    0.046265    0.338248 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044840    0.001789    0.340037 v _136_/B (sg13g2_nand2b_2)
     4    0.023501    0.041430    0.043208    0.383245 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041581    0.001951    0.385196 ^ _277_/A (sg13g2_nor2_1)
     1    0.010250    0.033188    0.041491    0.426687 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.033224    0.000859    0.427546 v output32/A (sg13g2_buf_2)
     1    0.052581    0.061221    0.091643    0.519189 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.061554    0.003665    0.522854 v sine_out[5] (out)
                                              0.522854   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.522854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372854   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025639    0.004192    0.291983 ^ _130_/B (sg13g2_nor2_1)
     2    0.018269    0.044736    0.046265    0.338248 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044840    0.001789    0.340037 v _136_/B (sg13g2_nand2b_2)
     4    0.023501    0.041430    0.043208    0.383245 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041596    0.002043    0.385288 ^ _276_/A (sg13g2_nor2_1)
     1    0.012829    0.038645    0.046064    0.431352 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.038697    0.001145    0.432497 v output31/A (sg13g2_buf_2)
     1    0.052931    0.061660    0.093995    0.526492 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.061984    0.003631    0.530123 v sine_out[4] (out)
                                              0.530123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.530123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380123   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030954    0.006467    0.274818 ^ fanout66/A (sg13g2_buf_8)
     8    0.038839    0.021573    0.054110    0.328928 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.022186    0.002729    0.331657 ^ _183_/A (sg13g2_and2_1)
     2    0.008392    0.030297    0.063036    0.394693 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.030298    0.000257    0.394950 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004134    0.020994    0.044543    0.439492 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.020995    0.000292    0.439785 v output25/A (sg13g2_buf_2)
     1    0.054004    0.062132    0.089417    0.529202 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.062220    0.001638    0.530840 v sine_out[29] (out)
                                              0.530840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.530840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380840   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030954    0.006467    0.274818 ^ fanout66/A (sg13g2_buf_8)
     8    0.038839    0.021573    0.054110    0.328928 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.022186    0.002729    0.331657 ^ _183_/A (sg13g2_and2_1)
     2    0.008392    0.030297    0.063036    0.394693 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.030302    0.000408    0.395100 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005250    0.023032    0.045736    0.440836 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.023045    0.000353    0.441189 v output27/A (sg13g2_buf_2)
     1    0.053473    0.062609    0.086835    0.528024 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.063439    0.005788    0.533812 v sine_out[30] (out)
                                              0.533812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.533812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383812   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020565    0.002670    0.330818 v _150_/B (sg13g2_and2_1)
     3    0.013359    0.034490    0.064221    0.395039 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.034513    0.000811    0.395850 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003467    0.029324    0.044835    0.440685 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.029325    0.000257    0.440942 ^ output18/A (sg13g2_buf_2)
     1    0.052537    0.073950    0.093275    0.534217 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.074210    0.003551    0.537768 ^ sine_out[22] (out)
                                              0.537768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.537768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387768   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020565    0.002670    0.330818 v _150_/B (sg13g2_and2_1)
     3    0.013359    0.034490    0.064221    0.395039 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.034508    0.000741    0.395779 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004002    0.031211    0.046909    0.442688 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.031211    0.000158    0.442846 ^ output17/A (sg13g2_buf_2)
     1    0.053255    0.074885    0.094635    0.537482 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.075145    0.003577    0.541059 ^ sine_out[21] (out)
                                              0.541059   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.541059   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391059   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031964    0.007665    0.276015 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.008359    0.023795    0.055562    0.331578 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.023843    0.000845    0.332423 v _179_/B (sg13g2_nand2_1)
     2    0.015380    0.048681    0.047382    0.379805 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.048757    0.001546    0.381351 ^ _180_/B (sg13g2_nand2_1)
     1    0.010605    0.052046    0.061675    0.443025 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.052050    0.000413    0.443439 v output24/A (sg13g2_buf_2)
     1    0.053904    0.062765    0.100976    0.544415 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.062882    0.001948    0.546362 v sine_out[28] (out)
                                              0.546362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.546362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396362   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010238    0.033079    0.122233    0.211139 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033103    0.000809    0.211948 ^ fanout71/A (sg13g2_buf_8)
     8    0.061326    0.028846    0.059382    0.271330 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030258    0.004864    0.276194 ^ _140_/B (sg13g2_nor2_2)
     5    0.038569    0.047103    0.049789    0.325982 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047491    0.003454    0.329436 v _144_/A (sg13g2_nand2_1)
     2    0.010255    0.037835    0.042136    0.371572 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.037851    0.000608    0.372180 ^ _145_/B (sg13g2_nand2_1)
     1    0.014630    0.066592    0.069673    0.441853 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.066691    0.002121    0.443974 v output9/A (sg13g2_buf_2)
     1    0.052091    0.060818    0.105414    0.549388 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060903    0.001582    0.550970 v sine_out[14] (out)
                                              0.550970   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.550970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400970   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025358    0.003561    0.291353 ^ _143_/A (sg13g2_nor2_1)
     2    0.012106    0.033793    0.039126    0.330479 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033811    0.000632    0.331110 v _147_/A (sg13g2_nand2_1)
     2    0.020105    0.061002    0.057847    0.388957 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.061097    0.001987    0.390944 ^ _149_/B (sg13g2_nand2_1)
     1    0.014081    0.067004    0.075774    0.466718 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.067043    0.001342    0.468060 v output10/A (sg13g2_buf_2)
     1    0.052085    0.060817    0.105540    0.573600 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060903    0.001588    0.575188 v sine_out[15] (out)
                                              0.575188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.575188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425188   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010011    0.026993    0.119816    0.208723 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027021    0.000789    0.209511 v fanout71/A (sg13g2_buf_8)
     8    0.059768    0.025713    0.059095    0.268607 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026715    0.003818    0.272425 v fanout70/A (sg13g2_buf_8)
     8    0.045362    0.021700    0.056458    0.328882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.022279    0.002525    0.331407 v _146_/B1 (sg13g2_o21ai_1)
     4    0.023454    0.079848    0.072132    0.403539 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.079895    0.001599    0.405139 ^ _171_/A (sg13g2_nand2_1)
     1    0.007845    0.044542    0.059997    0.465135 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.044556    0.000642    0.465777 v _172_/B (sg13g2_nand2_1)
     1    0.006272    0.029045    0.036453    0.502231 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.029067    0.000407    0.502637 ^ output21/A (sg13g2_buf_2)
     1    0.054122    0.075828    0.095664    0.598301 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.075903    0.001946    0.600247 ^ sine_out[25] (out)
                                              0.600247   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.600247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450247   slack (MET)



