{
  "questions": [
    {
      "question": "What is the primary abstraction level used for describing the functional behavior of a digital circuit before synthesis in the ASIC design flow?",
      "options": [
        "Gate-level netlist",
        "Physical layout",
        "Register Transfer Level (RTL)",
        "Transistor-level schematic",
        "Hardware Description Language (HDL) library"
      ],
      "correct": 2
    },
    {
      "question": "Which cache mapping policy offers the highest flexibility in placing a memory block anywhere in the cache but requires the most complex hardware for address lookup?",
      "options": [
        "Direct-mapped cache",
        "Set-associative cache",
        "Fully associative cache",
        "N-way associative cache",
        "Victim cache"
      ],
      "correct": 2
    },
    {
      "question": "During the post-synthesis or post-layout stages of digital IC design, which type of simulation incorporates propagation delays and interconnect parasitics to verify timing correctness in addition to functional behavior?",
      "options": [
        "Behavioral simulation",
        "Functional simulation",
        "Logic simulation",
        "Timing simulation",
        "Formal verification"
      ],
      "correct": 3
    },
    {
      "question": "In modern deep submicron IC manufacturing, what is the primary challenge associated with the increasing variability of process parameters across different dies and even within a single die, leading to potential performance and power deviations?",
      "options": [
        "Decreased mask costs",
        "Improved wafer uniformity",
        "Enhanced voltage scaling limits",
        "Increased design variability",
        "Reduced gate leakage current"
      ],
      "correct": 3
    },
    {
      "question": "In advanced digital IC verification, what is the primary purpose of 'functional coverage'?",
      "options": [
        "To measure the percentage of code lines executed during simulation.",
        "To ensure that all design features and specified behaviors have been exercised by the testbench.",
        "To verify the power consumption of the design.",
        "To track the number of test vectors applied.",
        "To identify physical design rule violations."
      ],
      "correct": 1
    }
  ]
}