# CNN-Hardware-Implementation-on-FPGA
Implemented hardware for CNN operations on a DE1-SoC board, addressing FPGA resource  limitations by designing pipelined CNN cores. Developed memory access mechanism using on-chip SRAM blocks for communication between FPGA  and HPS.
