#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Lines_Per_Frame_Counter_CounterUDB */
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x67u
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* Elevator_Comparator_1_ctComp */
#define Elevator_Comparator_1_ctComp__CLK CYREG_CMP3_CLK
#define Elevator_Comparator_1_ctComp__CMP_MASK 0x08u
#define Elevator_Comparator_1_ctComp__CMP_NUMBER 3
#define Elevator_Comparator_1_ctComp__CR CYREG_CMP3_CR
#define Elevator_Comparator_1_ctComp__LUT__CR CYREG_LUT3_CR
#define Elevator_Comparator_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Elevator_Comparator_1_ctComp__LUT__MSK_MASK 0x08u
#define Elevator_Comparator_1_ctComp__LUT__MSK_SHIFT 3
#define Elevator_Comparator_1_ctComp__LUT__MX CYREG_LUT3_MX
#define Elevator_Comparator_1_ctComp__LUT__SR CYREG_LUT_SR
#define Elevator_Comparator_1_ctComp__LUT__SR_MASK 0x08u
#define Elevator_Comparator_1_ctComp__LUT__SR_SHIFT 3
#define Elevator_Comparator_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Elevator_Comparator_1_ctComp__PM_ACT_MSK 0x08u
#define Elevator_Comparator_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Elevator_Comparator_1_ctComp__PM_STBY_MSK 0x08u
#define Elevator_Comparator_1_ctComp__SW0 CYREG_CMP3_SW0
#define Elevator_Comparator_1_ctComp__SW2 CYREG_CMP3_SW2
#define Elevator_Comparator_1_ctComp__SW3 CYREG_CMP3_SW3
#define Elevator_Comparator_1_ctComp__SW4 CYREG_CMP3_SW4
#define Elevator_Comparator_1_ctComp__SW6 CYREG_CMP3_SW6
#define Elevator_Comparator_1_ctComp__TR0 CYREG_CMP3_TR0
#define Elevator_Comparator_1_ctComp__TR1 CYREG_CMP3_TR1
#define Elevator_Comparator_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Elevator_Comparator_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Elevator_Comparator_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Elevator_Comparator_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Elevator_Comparator_1_ctComp__WRK CYREG_CMP_WRK
#define Elevator_Comparator_1_ctComp__WRK_MASK 0x08u
#define Elevator_Comparator_1_ctComp__WRK_SHIFT 3

/* Elevator_Comparator_ctComp */
#define Elevator_Comparator_ctComp__CLK CYREG_CMP1_CLK
#define Elevator_Comparator_ctComp__CMP_MASK 0x02u
#define Elevator_Comparator_ctComp__CMP_NUMBER 1
#define Elevator_Comparator_ctComp__CR CYREG_CMP1_CR
#define Elevator_Comparator_ctComp__LUT__CR CYREG_LUT1_CR
#define Elevator_Comparator_ctComp__LUT__MSK CYREG_LUT_MSK
#define Elevator_Comparator_ctComp__LUT__MSK_MASK 0x02u
#define Elevator_Comparator_ctComp__LUT__MSK_SHIFT 1
#define Elevator_Comparator_ctComp__LUT__MX CYREG_LUT1_MX
#define Elevator_Comparator_ctComp__LUT__SR CYREG_LUT_SR
#define Elevator_Comparator_ctComp__LUT__SR_MASK 0x02u
#define Elevator_Comparator_ctComp__LUT__SR_SHIFT 1
#define Elevator_Comparator_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Elevator_Comparator_ctComp__PM_ACT_MSK 0x02u
#define Elevator_Comparator_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Elevator_Comparator_ctComp__PM_STBY_MSK 0x02u
#define Elevator_Comparator_ctComp__SW0 CYREG_CMP1_SW0
#define Elevator_Comparator_ctComp__SW2 CYREG_CMP1_SW2
#define Elevator_Comparator_ctComp__SW3 CYREG_CMP1_SW3
#define Elevator_Comparator_ctComp__SW4 CYREG_CMP1_SW4
#define Elevator_Comparator_ctComp__SW6 CYREG_CMP1_SW6
#define Elevator_Comparator_ctComp__TR0 CYREG_CMP1_TR0
#define Elevator_Comparator_ctComp__TR1 CYREG_CMP1_TR1
#define Elevator_Comparator_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define Elevator_Comparator_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define Elevator_Comparator_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define Elevator_Comparator_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define Elevator_Comparator_ctComp__WRK CYREG_CMP_WRK
#define Elevator_Comparator_ctComp__WRK_MASK 0x02u
#define Elevator_Comparator_ctComp__WRK_SHIFT 1

/* Elevator_Threshold_viDAC8 */
#define Elevator_Threshold_viDAC8__CR0 CYREG_DAC3_CR0
#define Elevator_Threshold_viDAC8__CR1 CYREG_DAC3_CR1
#define Elevator_Threshold_viDAC8__D CYREG_DAC3_D
#define Elevator_Threshold_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Elevator_Threshold_viDAC8__PM_ACT_MSK 0x08u
#define Elevator_Threshold_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Elevator_Threshold_viDAC8__PM_STBY_MSK 0x08u
#define Elevator_Threshold_viDAC8__STROBE CYREG_DAC3_STROBE
#define Elevator_Threshold_viDAC8__SW0 CYREG_DAC3_SW0
#define Elevator_Threshold_viDAC8__SW2 CYREG_DAC3_SW2
#define Elevator_Threshold_viDAC8__SW3 CYREG_DAC3_SW3
#define Elevator_Threshold_viDAC8__SW4 CYREG_DAC3_SW4
#define Elevator_Threshold_viDAC8__TR CYREG_DAC3_TR
#define Elevator_Threshold_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define Elevator_Threshold_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define Elevator_Threshold_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define Elevator_Threshold_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define Elevator_Threshold_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define Elevator_Threshold_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define Elevator_Threshold_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define Elevator_Threshold_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define Elevator_Threshold_viDAC8__TST CYREG_DAC3_TST

/* Camera_Threshold_viDAC8 */
#define Camera_Threshold_viDAC8__CR0 CYREG_DAC2_CR0
#define Camera_Threshold_viDAC8__CR1 CYREG_DAC2_CR1
#define Camera_Threshold_viDAC8__D CYREG_DAC2_D
#define Camera_Threshold_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Camera_Threshold_viDAC8__PM_ACT_MSK 0x04u
#define Camera_Threshold_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Camera_Threshold_viDAC8__PM_STBY_MSK 0x04u
#define Camera_Threshold_viDAC8__STROBE CYREG_DAC2_STROBE
#define Camera_Threshold_viDAC8__SW0 CYREG_DAC2_SW0
#define Camera_Threshold_viDAC8__SW2 CYREG_DAC2_SW2
#define Camera_Threshold_viDAC8__SW3 CYREG_DAC2_SW3
#define Camera_Threshold_viDAC8__SW4 CYREG_DAC2_SW4
#define Camera_Threshold_viDAC8__TR CYREG_DAC2_TR
#define Camera_Threshold_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define Camera_Threshold_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define Camera_Threshold_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define Camera_Threshold_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define Camera_Threshold_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define Camera_Threshold_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define Camera_Threshold_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define Camera_Threshold_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define Camera_Threshold_viDAC8__TST CYREG_DAC2_TST

/* Hall_Counter_CounterUDB */
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Hall_Counter_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Hall_Counter_CounterUDB_sC24_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB06_F1
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Hall_Counter_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__MASK 0x10u
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__POS 4
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x77u
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST

/* Wait_Counter_CounterHW */
#define Wait_Counter_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Wait_Counter_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Wait_Counter_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Wait_Counter_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Wait_Counter_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Wait_Counter_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Wait_Counter_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Wait_Counter_CounterHW__PER0 CYREG_TMR0_PER0
#define Wait_Counter_CounterHW__PER1 CYREG_TMR0_PER1
#define Wait_Counter_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Wait_Counter_CounterHW__PM_ACT_MSK 0x01u
#define Wait_Counter_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Wait_Counter_CounterHW__PM_STBY_MSK 0x01u
#define Wait_Counter_CounterHW__RT0 CYREG_TMR0_RT0
#define Wait_Counter_CounterHW__RT1 CYREG_TMR0_RT1
#define Wait_Counter_CounterHW__SR0 CYREG_TMR0_SR0

/* ADC_DelSig_Ext_CP_Clk */
#define ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* Horizontal_Sync_Line */
#define Horizontal_Sync_Line__0__MASK 0x10u
#define Horizontal_Sync_Line__0__PC CYREG_PRT4_PC4
#define Horizontal_Sync_Line__0__PORT 4
#define Horizontal_Sync_Line__0__SHIFT 4
#define Horizontal_Sync_Line__AG CYREG_PRT4_AG
#define Horizontal_Sync_Line__AMUX CYREG_PRT4_AMUX
#define Horizontal_Sync_Line__BIE CYREG_PRT4_BIE
#define Horizontal_Sync_Line__BIT_MASK CYREG_PRT4_BIT_MASK
#define Horizontal_Sync_Line__BYP CYREG_PRT4_BYP
#define Horizontal_Sync_Line__CTL CYREG_PRT4_CTL
#define Horizontal_Sync_Line__DM0 CYREG_PRT4_DM0
#define Horizontal_Sync_Line__DM1 CYREG_PRT4_DM1
#define Horizontal_Sync_Line__DM2 CYREG_PRT4_DM2
#define Horizontal_Sync_Line__DR CYREG_PRT4_DR
#define Horizontal_Sync_Line__INP_DIS CYREG_PRT4_INP_DIS
#define Horizontal_Sync_Line__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Horizontal_Sync_Line__LCD_EN CYREG_PRT4_LCD_EN
#define Horizontal_Sync_Line__MASK 0x10u
#define Horizontal_Sync_Line__PORT 4
#define Horizontal_Sync_Line__PRT CYREG_PRT4_PRT
#define Horizontal_Sync_Line__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Horizontal_Sync_Line__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Horizontal_Sync_Line__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Horizontal_Sync_Line__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Horizontal_Sync_Line__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Horizontal_Sync_Line__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Horizontal_Sync_Line__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Horizontal_Sync_Line__PS CYREG_PRT4_PS
#define Horizontal_Sync_Line__SHIFT 4
#define Horizontal_Sync_Line__SLW CYREG_PRT4_SLW

/* Line_Timer_TimerUDB */
#define Line_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Line_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Line_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Line_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define Line_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Line_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Line_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Line_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Line_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Line_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Line_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Line_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define Line_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Line_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Line_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Line_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define Line_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define Line_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Line_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Line_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Line_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Line_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Line_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Line_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Line_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Line_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Line_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Line_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Line_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Line_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Line_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Line_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Line_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Line_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Line_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Line_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Line_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Line_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Line_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Line_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB01_F1

/* PWM_Steering_PWMUDB */
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Steering_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define PWM_Steering_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__MASK 0x2Du
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB09_ST

/* Vertical_Sync_Frame */
#define Vertical_Sync_Frame__0__MASK 0x40u
#define Vertical_Sync_Frame__0__PC CYREG_PRT4_PC6
#define Vertical_Sync_Frame__0__PORT 4
#define Vertical_Sync_Frame__0__SHIFT 6
#define Vertical_Sync_Frame__AG CYREG_PRT4_AG
#define Vertical_Sync_Frame__AMUX CYREG_PRT4_AMUX
#define Vertical_Sync_Frame__BIE CYREG_PRT4_BIE
#define Vertical_Sync_Frame__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vertical_Sync_Frame__BYP CYREG_PRT4_BYP
#define Vertical_Sync_Frame__CTL CYREG_PRT4_CTL
#define Vertical_Sync_Frame__DM0 CYREG_PRT4_DM0
#define Vertical_Sync_Frame__DM1 CYREG_PRT4_DM1
#define Vertical_Sync_Frame__DM2 CYREG_PRT4_DM2
#define Vertical_Sync_Frame__DR CYREG_PRT4_DR
#define Vertical_Sync_Frame__INP_DIS CYREG_PRT4_INP_DIS
#define Vertical_Sync_Frame__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vertical_Sync_Frame__LCD_EN CYREG_PRT4_LCD_EN
#define Vertical_Sync_Frame__MASK 0x40u
#define Vertical_Sync_Frame__PORT 4
#define Vertical_Sync_Frame__PRT CYREG_PRT4_PRT
#define Vertical_Sync_Frame__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vertical_Sync_Frame__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vertical_Sync_Frame__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vertical_Sync_Frame__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vertical_Sync_Frame__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vertical_Sync_Frame__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vertical_Sync_Frame__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vertical_Sync_Frame__PS CYREG_PRT4_PS
#define Vertical_Sync_Frame__SHIFT 6
#define Vertical_Sync_Frame__SLW CYREG_PRT4_SLW

/* ADC_DelSig_theACLK */
#define ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_theACLK__INDEX 0x00u
#define ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_theACLK__PM_STBY_MSK 0x01u

/* Camera_Comp_ctComp */
#define Camera_Comp_ctComp__CLK CYREG_CMP2_CLK
#define Camera_Comp_ctComp__CMP_MASK 0x04u
#define Camera_Comp_ctComp__CMP_NUMBER 2
#define Camera_Comp_ctComp__CR CYREG_CMP2_CR
#define Camera_Comp_ctComp__LUT__CR CYREG_LUT2_CR
#define Camera_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define Camera_Comp_ctComp__LUT__MSK_MASK 0x04u
#define Camera_Comp_ctComp__LUT__MSK_SHIFT 2
#define Camera_Comp_ctComp__LUT__MX CYREG_LUT2_MX
#define Camera_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define Camera_Comp_ctComp__LUT__SR_MASK 0x04u
#define Camera_Comp_ctComp__LUT__SR_SHIFT 2
#define Camera_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Camera_Comp_ctComp__PM_ACT_MSK 0x04u
#define Camera_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Camera_Comp_ctComp__PM_STBY_MSK 0x04u
#define Camera_Comp_ctComp__SW0 CYREG_CMP2_SW0
#define Camera_Comp_ctComp__SW2 CYREG_CMP2_SW2
#define Camera_Comp_ctComp__SW3 CYREG_CMP2_SW3
#define Camera_Comp_ctComp__SW4 CYREG_CMP2_SW4
#define Camera_Comp_ctComp__SW6 CYREG_CMP2_SW6
#define Camera_Comp_ctComp__TR0 CYREG_CMP2_TR0
#define Camera_Comp_ctComp__TR1 CYREG_CMP2_TR1
#define Camera_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Camera_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Camera_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Camera_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Camera_Comp_ctComp__WRK CYREG_CMP_WRK
#define Camera_Comp_ctComp__WRK_MASK 0x04u
#define Camera_Comp_ctComp__WRK_SHIFT 2

/* Drive_Control_Reg */
#define Drive_Control_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Drive_Control_Reg_Sync_ctrl_reg__0__POS 0
#define Drive_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Drive_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Drive_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Drive_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Drive_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Drive_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Drive_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Drive_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Drive_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Drive_Control_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Drive_Control_Reg_Sync_ctrl_reg__1__POS 1
#define Drive_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Drive_Control_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Drive_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Drive_Control_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define Drive_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Drive_Control_Reg_Sync_ctrl_reg__MASK 0x03u
#define Drive_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Drive_Control_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Drive_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* elevator_input_2 */
#define elevator_input_2__0__MASK 0x04u
#define elevator_input_2__0__PC CYREG_PRT5_PC2
#define elevator_input_2__0__PORT 5
#define elevator_input_2__0__SHIFT 2
#define elevator_input_2__AG CYREG_PRT5_AG
#define elevator_input_2__AMUX CYREG_PRT5_AMUX
#define elevator_input_2__BIE CYREG_PRT5_BIE
#define elevator_input_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define elevator_input_2__BYP CYREG_PRT5_BYP
#define elevator_input_2__CTL CYREG_PRT5_CTL
#define elevator_input_2__DM0 CYREG_PRT5_DM0
#define elevator_input_2__DM1 CYREG_PRT5_DM1
#define elevator_input_2__DM2 CYREG_PRT5_DM2
#define elevator_input_2__DR CYREG_PRT5_DR
#define elevator_input_2__INP_DIS CYREG_PRT5_INP_DIS
#define elevator_input_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define elevator_input_2__LCD_EN CYREG_PRT5_LCD_EN
#define elevator_input_2__MASK 0x04u
#define elevator_input_2__PORT 5
#define elevator_input_2__PRT CYREG_PRT5_PRT
#define elevator_input_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define elevator_input_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define elevator_input_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define elevator_input_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define elevator_input_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define elevator_input_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define elevator_input_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define elevator_input_2__PS CYREG_PRT5_PS
#define elevator_input_2__SHIFT 2
#define elevator_input_2__SLW CYREG_PRT5_SLW

/* ADC_DelSig_DSM4 */
#define ADC_DelSig_DSM4__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_DSM4__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_DSM4__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_DSM4__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_DSM4__CLK CYREG_DSM0_CLK
#define ADC_DelSig_DSM4__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_DSM4__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_DSM4__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_DSM4__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_DSM4__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_DSM4__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_DSM4__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_DSM4__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_DSM4__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_DSM4__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_DSM4__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_DSM4__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_DSM4__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_DSM4__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_DSM4__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_DSM4__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_DSM4__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_DSM4__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_DSM4__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_DSM4__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_DSM4__MISC CYREG_DSM0_MISC
#define ADC_DelSig_DSM4__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_DSM4__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_DSM4__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_DSM4__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_DSM4__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_DSM4__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_DSM4__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_DSM4__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_DSM4__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_DSM4__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_DSM4__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_DSM4__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_DSM4__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_DSM4__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_DSM4__TST1 CYREG_DSM0_TST1

/* Composite_Video */
#define Composite_Video__0__MASK 0x04u
#define Composite_Video__0__PC CYREG_PRT4_PC2
#define Composite_Video__0__PORT 4
#define Composite_Video__0__SHIFT 2
#define Composite_Video__AG CYREG_PRT4_AG
#define Composite_Video__AMUX CYREG_PRT4_AMUX
#define Composite_Video__BIE CYREG_PRT4_BIE
#define Composite_Video__BIT_MASK CYREG_PRT4_BIT_MASK
#define Composite_Video__BYP CYREG_PRT4_BYP
#define Composite_Video__CTL CYREG_PRT4_CTL
#define Composite_Video__DM0 CYREG_PRT4_DM0
#define Composite_Video__DM1 CYREG_PRT4_DM1
#define Composite_Video__DM2 CYREG_PRT4_DM2
#define Composite_Video__DR CYREG_PRT4_DR
#define Composite_Video__INP_DIS CYREG_PRT4_INP_DIS
#define Composite_Video__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Composite_Video__LCD_EN CYREG_PRT4_LCD_EN
#define Composite_Video__MASK 0x04u
#define Composite_Video__PORT 4
#define Composite_Video__PRT CYREG_PRT4_PRT
#define Composite_Video__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Composite_Video__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Composite_Video__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Composite_Video__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Composite_Video__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Composite_Video__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Composite_Video__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Composite_Video__PS CYREG_PRT4_PS
#define Composite_Video__SHIFT 2
#define Composite_Video__SLW CYREG_PRT4_SLW

/* Steering_Output */
#define Steering_Output__0__MASK 0x08u
#define Steering_Output__0__PC CYREG_PRT12_PC3
#define Steering_Output__0__PORT 12
#define Steering_Output__0__SHIFT 3
#define Steering_Output__AG CYREG_PRT12_AG
#define Steering_Output__BIE CYREG_PRT12_BIE
#define Steering_Output__BIT_MASK CYREG_PRT12_BIT_MASK
#define Steering_Output__BYP CYREG_PRT12_BYP
#define Steering_Output__DM0 CYREG_PRT12_DM0
#define Steering_Output__DM1 CYREG_PRT12_DM1
#define Steering_Output__DM2 CYREG_PRT12_DM2
#define Steering_Output__DR CYREG_PRT12_DR
#define Steering_Output__INP_DIS CYREG_PRT12_INP_DIS
#define Steering_Output__MASK 0x08u
#define Steering_Output__PORT 12
#define Steering_Output__PRT CYREG_PRT12_PRT
#define Steering_Output__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Steering_Output__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Steering_Output__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Steering_Output__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Steering_Output__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Steering_Output__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Steering_Output__PS CYREG_PRT12_PS
#define Steering_Output__SHIFT 3
#define Steering_Output__SIO_CFG CYREG_PRT12_SIO_CFG
#define Steering_Output__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Steering_Output__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Steering_Output__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Steering_Output__SLW CYREG_PRT12_SLW

/* ADC_DelSig_DEC */
#define ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_IRQ */
#define ADC_DelSig_IRQ__ES2_PATCH 0
#define ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_DelSig_IRQ__INTC_MASK 0x20u
#define ADC_DelSig_IRQ__INTC_NUMBER 29
#define ADC_DelSig_IRQ__INTC_PRIOR_NUM 7
#define ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_DelSig_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* Clock_Steering */
#define Clock_Steering__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_Steering__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_Steering__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_Steering__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Steering__INDEX 0x02u
#define Clock_Steering__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Steering__PM_ACT_MSK 0x04u
#define Clock_Steering__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Steering__PM_STBY_MSK 0x04u

/* drive_output_1 */
#define drive_output_1__0__MASK 0x40u
#define drive_output_1__0__PC CYREG_PRT5_PC6
#define drive_output_1__0__PORT 5
#define drive_output_1__0__SHIFT 6
#define drive_output_1__AG CYREG_PRT5_AG
#define drive_output_1__AMUX CYREG_PRT5_AMUX
#define drive_output_1__BIE CYREG_PRT5_BIE
#define drive_output_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define drive_output_1__BYP CYREG_PRT5_BYP
#define drive_output_1__CTL CYREG_PRT5_CTL
#define drive_output_1__DM0 CYREG_PRT5_DM0
#define drive_output_1__DM1 CYREG_PRT5_DM1
#define drive_output_1__DM2 CYREG_PRT5_DM2
#define drive_output_1__DR CYREG_PRT5_DR
#define drive_output_1__INP_DIS CYREG_PRT5_INP_DIS
#define drive_output_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define drive_output_1__LCD_EN CYREG_PRT5_LCD_EN
#define drive_output_1__MASK 0x40u
#define drive_output_1__PORT 5
#define drive_output_1__PRT CYREG_PRT5_PRT
#define drive_output_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define drive_output_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define drive_output_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define drive_output_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define drive_output_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define drive_output_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define drive_output_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define drive_output_1__PS CYREG_PRT5_PS
#define drive_output_1__SHIFT 6
#define drive_output_1__SLW CYREG_PRT5_SLW

/* drive_output_2 */
#define drive_output_2__0__MASK 0x80u
#define drive_output_2__0__PC CYREG_PRT5_PC7
#define drive_output_2__0__PORT 5
#define drive_output_2__0__SHIFT 7
#define drive_output_2__AG CYREG_PRT5_AG
#define drive_output_2__AMUX CYREG_PRT5_AMUX
#define drive_output_2__BIE CYREG_PRT5_BIE
#define drive_output_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define drive_output_2__BYP CYREG_PRT5_BYP
#define drive_output_2__CTL CYREG_PRT5_CTL
#define drive_output_2__DM0 CYREG_PRT5_DM0
#define drive_output_2__DM1 CYREG_PRT5_DM1
#define drive_output_2__DM2 CYREG_PRT5_DM2
#define drive_output_2__DR CYREG_PRT5_DR
#define drive_output_2__INP_DIS CYREG_PRT5_INP_DIS
#define drive_output_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define drive_output_2__LCD_EN CYREG_PRT5_LCD_EN
#define drive_output_2__MASK 0x80u
#define drive_output_2__PORT 5
#define drive_output_2__PRT CYREG_PRT5_PRT
#define drive_output_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define drive_output_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define drive_output_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define drive_output_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define drive_output_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define drive_output_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define drive_output_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define drive_output_2__PS CYREG_PRT5_PS
#define drive_output_2__SHIFT 7
#define drive_output_2__SLW CYREG_PRT5_SLW

/* elevator_input */
#define elevator_input__0__MASK 0x10u
#define elevator_input__0__PC CYREG_PRT5_PC4
#define elevator_input__0__PORT 5
#define elevator_input__0__SHIFT 4
#define elevator_input__AG CYREG_PRT5_AG
#define elevator_input__AMUX CYREG_PRT5_AMUX
#define elevator_input__BIE CYREG_PRT5_BIE
#define elevator_input__BIT_MASK CYREG_PRT5_BIT_MASK
#define elevator_input__BYP CYREG_PRT5_BYP
#define elevator_input__CTL CYREG_PRT5_CTL
#define elevator_input__DM0 CYREG_PRT5_DM0
#define elevator_input__DM1 CYREG_PRT5_DM1
#define elevator_input__DM2 CYREG_PRT5_DM2
#define elevator_input__DR CYREG_PRT5_DR
#define elevator_input__INP_DIS CYREG_PRT5_INP_DIS
#define elevator_input__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define elevator_input__LCD_EN CYREG_PRT5_LCD_EN
#define elevator_input__MASK 0x10u
#define elevator_input__PORT 5
#define elevator_input__PRT CYREG_PRT5_PRT
#define elevator_input__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define elevator_input__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define elevator_input__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define elevator_input__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define elevator_input__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define elevator_input__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define elevator_input__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define elevator_input__PS CYREG_PRT5_PS
#define elevator_input__SHIFT 4
#define elevator_input__SLW CYREG_PRT5_SLW

/* ISR_Elevator_2 */
#define ISR_Elevator_2__ES2_PATCH 0
#define ISR_Elevator_2__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_Elevator_2__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_Elevator_2__INTC_MASK 0x08u
#define ISR_Elevator_2__INTC_NUMBER 3
#define ISR_Elevator_2__INTC_PRIOR_NUM 7
#define ISR_Elevator_2__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define ISR_Elevator_2__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_Elevator_2__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_Elevator_2__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06)

/* elevator_test */
#define elevator_test__0__MASK 0x20u
#define elevator_test__0__PC CYREG_PRT5_PC5
#define elevator_test__0__PORT 5
#define elevator_test__0__SHIFT 5
#define elevator_test__AG CYREG_PRT5_AG
#define elevator_test__AMUX CYREG_PRT5_AMUX
#define elevator_test__BIE CYREG_PRT5_BIE
#define elevator_test__BIT_MASK CYREG_PRT5_BIT_MASK
#define elevator_test__BYP CYREG_PRT5_BYP
#define elevator_test__CTL CYREG_PRT5_CTL
#define elevator_test__DM0 CYREG_PRT5_DM0
#define elevator_test__DM1 CYREG_PRT5_DM1
#define elevator_test__DM2 CYREG_PRT5_DM2
#define elevator_test__DR CYREG_PRT5_DR
#define elevator_test__INP_DIS CYREG_PRT5_INP_DIS
#define elevator_test__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define elevator_test__LCD_EN CYREG_PRT5_LCD_EN
#define elevator_test__MASK 0x20u
#define elevator_test__PORT 5
#define elevator_test__PRT CYREG_PRT5_PRT
#define elevator_test__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define elevator_test__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define elevator_test__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define elevator_test__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define elevator_test__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define elevator_test__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define elevator_test__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define elevator_test__PS CYREG_PRT5_PS
#define elevator_test__SHIFT 5
#define elevator_test__SLW CYREG_PRT5_SLW

/* ISR_100_Lines */
#define ISR_100_Lines__ES2_PATCH 0
#define ISR_100_Lines__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_100_Lines__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_100_Lines__INTC_MASK 0x01u
#define ISR_100_Lines__INTC_NUMBER 0
#define ISR_100_Lines__INTC_PRIOR_NUM 7
#define ISR_100_Lines__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define ISR_100_Lines__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_100_Lines__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_100_Lines__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00)

/* Hall_To_PSOC */
#define Hall_To_PSOC__0__MASK 0x02u
#define Hall_To_PSOC__0__PC CYREG_PRT4_PC1
#define Hall_To_PSOC__0__PORT 4
#define Hall_To_PSOC__0__SHIFT 1
#define Hall_To_PSOC__AG CYREG_PRT4_AG
#define Hall_To_PSOC__AMUX CYREG_PRT4_AMUX
#define Hall_To_PSOC__BIE CYREG_PRT4_BIE
#define Hall_To_PSOC__BIT_MASK CYREG_PRT4_BIT_MASK
#define Hall_To_PSOC__BYP CYREG_PRT4_BYP
#define Hall_To_PSOC__CTL CYREG_PRT4_CTL
#define Hall_To_PSOC__DM0 CYREG_PRT4_DM0
#define Hall_To_PSOC__DM1 CYREG_PRT4_DM1
#define Hall_To_PSOC__DM2 CYREG_PRT4_DM2
#define Hall_To_PSOC__DR CYREG_PRT4_DR
#define Hall_To_PSOC__INP_DIS CYREG_PRT4_INP_DIS
#define Hall_To_PSOC__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Hall_To_PSOC__LCD_EN CYREG_PRT4_LCD_EN
#define Hall_To_PSOC__MASK 0x02u
#define Hall_To_PSOC__PORT 4
#define Hall_To_PSOC__PRT CYREG_PRT4_PRT
#define Hall_To_PSOC__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Hall_To_PSOC__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Hall_To_PSOC__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Hall_To_PSOC__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Hall_To_PSOC__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Hall_To_PSOC__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Hall_To_PSOC__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Hall_To_PSOC__PS CYREG_PRT4_PS
#define Hall_To_PSOC__SHIFT 1
#define Hall_To_PSOC__SLW CYREG_PRT4_SLW

/* ISR_50_Lines */
#define ISR_50_Lines__ES2_PATCH 0
#define ISR_50_Lines__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_50_Lines__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_50_Lines__INTC_MASK 0x02u
#define ISR_50_Lines__INTC_NUMBER 1
#define ISR_50_Lines__INTC_PRIOR_NUM 0
#define ISR_50_Lines__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define ISR_50_Lines__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_50_Lines__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_50_Lines__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02)

/* ISR_Elevator */
#define ISR_Elevator__ES2_PATCH 0
#define ISR_Elevator__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_Elevator__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_Elevator__INTC_MASK 0x04u
#define ISR_Elevator__INTC_NUMBER 2
#define ISR_Elevator__INTC_PRIOR_NUM 7
#define ISR_Elevator__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define ISR_Elevator__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_Elevator__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_Elevator__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04)

/* ISR_Overflow */
#define ISR_Overflow__ES2_PATCH 0
#define ISR_Overflow__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_Overflow__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_Overflow__INTC_MASK 0x20u
#define ISR_Overflow__INTC_NUMBER 5
#define ISR_Overflow__INTC_PRIOR_NUM 7
#define ISR_Overflow__INTC_PRIOR_REG CYREG_INTC_PRIOR5
#define ISR_Overflow__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_Overflow__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_Overflow__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Au)

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Clock_Hall */
#define Clock_Hall__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_Hall__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_Hall__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_Hall__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Hall__INDEX 0x01u
#define Clock_Hall__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Hall__PM_ACT_MSK 0x02u
#define Clock_Hall__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Hall__PM_STBY_MSK 0x02u

/* PWM_PWMUDB */
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK 0x2Du
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* Wait_Clock */
#define Wait_Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Wait_Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Wait_Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Wait_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Wait_Clock__INDEX 0x03u
#define Wait_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Wait_Clock__PM_ACT_MSK 0x08u
#define Wait_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Wait_Clock__PM_STBY_MSK 0x08u

/* Input_LED */
#define Input_LED__0__MASK 0x04u
#define Input_LED__0__PC CYREG_PRT6_PC2
#define Input_LED__0__PORT 6
#define Input_LED__0__SHIFT 2
#define Input_LED__AG CYREG_PRT6_AG
#define Input_LED__AMUX CYREG_PRT6_AMUX
#define Input_LED__BIE CYREG_PRT6_BIE
#define Input_LED__BIT_MASK CYREG_PRT6_BIT_MASK
#define Input_LED__BYP CYREG_PRT6_BYP
#define Input_LED__CTL CYREG_PRT6_CTL
#define Input_LED__DM0 CYREG_PRT6_DM0
#define Input_LED__DM1 CYREG_PRT6_DM1
#define Input_LED__DM2 CYREG_PRT6_DM2
#define Input_LED__DR CYREG_PRT6_DR
#define Input_LED__INP_DIS CYREG_PRT6_INP_DIS
#define Input_LED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Input_LED__LCD_EN CYREG_PRT6_LCD_EN
#define Input_LED__MASK 0x04u
#define Input_LED__PORT 6
#define Input_LED__PRT CYREG_PRT6_PRT
#define Input_LED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Input_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Input_LED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Input_LED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Input_LED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Input_LED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Input_LED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Input_LED__PS CYREG_PRT6_PS
#define Input_LED__SHIFT 2
#define Input_LED__SLW CYREG_PRT6_SLW

/* ISR_Hall */
#define ISR_Hall__ES2_PATCH 0
#define ISR_Hall__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_Hall__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_Hall__INTC_MASK 0x10u
#define ISR_Hall__INTC_NUMBER 4
#define ISR_Hall__INTC_PRIOR_NUM 7
#define ISR_Hall__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define ISR_Hall__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_Hall__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_Hall__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08)

/* ISR_Wait */
#define ISR_Wait__ES2_PATCH 0
#define ISR_Wait__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define ISR_Wait__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define ISR_Wait__INTC_MASK 0x02u
#define ISR_Wait__INTC_NUMBER 17
#define ISR_Wait__INTC_PRIOR_NUM 7
#define ISR_Wait__INTC_PRIOR_REG CYREG_INTC_PRIOR17
#define ISR_Wait__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define ISR_Wait__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define ISR_Wait__INTC_VECT (CYREG_INTC_VECT_MBASE+0x22)

/* Pin_1 */
#define Pin_1__0__MASK 0x02u
#define Pin_1__0__PC CYREG_IO_PC_PRT15_PC1
#define Pin_1__0__PORT 15
#define Pin_1__0__SHIFT 1
#define Pin_1__AG CYREG_PRT15_AG
#define Pin_1__AMUX CYREG_PRT15_AMUX
#define Pin_1__BIE CYREG_PRT15_BIE
#define Pin_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_1__BYP CYREG_PRT15_BYP
#define Pin_1__CTL CYREG_PRT15_CTL
#define Pin_1__DM0 CYREG_PRT15_DM0
#define Pin_1__DM1 CYREG_PRT15_DM1
#define Pin_1__DM2 CYREG_PRT15_DM2
#define Pin_1__DR CYREG_PRT15_DR
#define Pin_1__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_1__MASK 0x02u
#define Pin_1__PORT 15
#define Pin_1__PRT CYREG_PRT15_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_1__PS CYREG_PRT15_PS
#define Pin_1__SHIFT 1
#define Pin_1__SLW CYREG_PRT15_SLW

/* Pin_2 */
#define Pin_2__0__MASK 0x80u
#define Pin_2__0__PC CYREG_PRT1_PC7
#define Pin_2__0__PORT 1
#define Pin_2__0__SHIFT 7
#define Pin_2__AG CYREG_PRT1_AG
#define Pin_2__AMUX CYREG_PRT1_AMUX
#define Pin_2__BIE CYREG_PRT1_BIE
#define Pin_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_2__BYP CYREG_PRT1_BYP
#define Pin_2__CTL CYREG_PRT1_CTL
#define Pin_2__DM0 CYREG_PRT1_DM0
#define Pin_2__DM1 CYREG_PRT1_DM1
#define Pin_2__DM2 CYREG_PRT1_DM2
#define Pin_2__DR CYREG_PRT1_DR
#define Pin_2__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_2__MASK 0x80u
#define Pin_2__PORT 1
#define Pin_2__PRT CYREG_PRT1_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_2__PS CYREG_PRT1_PS
#define Pin_2__SHIFT 7
#define Pin_2__SLW CYREG_PRT1_SLW

/* Pin_3 */
#define Pin_3__0__MASK 0x04u
#define Pin_3__0__PC CYREG_PRT12_PC2
#define Pin_3__0__PORT 12
#define Pin_3__0__SHIFT 2
#define Pin_3__AG CYREG_PRT12_AG
#define Pin_3__BIE CYREG_PRT12_BIE
#define Pin_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_3__BYP CYREG_PRT12_BYP
#define Pin_3__DM0 CYREG_PRT12_DM0
#define Pin_3__DM1 CYREG_PRT12_DM1
#define Pin_3__DM2 CYREG_PRT12_DM2
#define Pin_3__DR CYREG_PRT12_DR
#define Pin_3__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_3__MASK 0x04u
#define Pin_3__PORT 12
#define Pin_3__PRT CYREG_PRT12_PRT
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_3__PS CYREG_PRT12_PS
#define Pin_3__SHIFT 2
#define Pin_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_3__SLW CYREG_PRT12_SLW

/* Pin_4 */
#define Pin_4__0__MASK 0x40u
#define Pin_4__0__PC CYREG_PRT1_PC6
#define Pin_4__0__PORT 1
#define Pin_4__0__SHIFT 6
#define Pin_4__AG CYREG_PRT1_AG
#define Pin_4__AMUX CYREG_PRT1_AMUX
#define Pin_4__BIE CYREG_PRT1_BIE
#define Pin_4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_4__BYP CYREG_PRT1_BYP
#define Pin_4__CTL CYREG_PRT1_CTL
#define Pin_4__DM0 CYREG_PRT1_DM0
#define Pin_4__DM1 CYREG_PRT1_DM1
#define Pin_4__DM2 CYREG_PRT1_DM2
#define Pin_4__DR CYREG_PRT1_DR
#define Pin_4__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_4__MASK 0x40u
#define Pin_4__PORT 1
#define Pin_4__PRT CYREG_PRT1_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_4__PS CYREG_PRT1_PS
#define Pin_4__SHIFT 6
#define Pin_4__SLW CYREG_PRT1_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
