Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date             : Thu Oct 29 20:21:43 2015
| Host             : zombie running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file DCT_power_routed.rpt -pb DCT_power_summary_routed.pb
| Design           : DCT
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.121 |
| Dynamic (W)              | 0.002 |
| Device Static (W)        | 0.118 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.6  |
| Junction Temperature (C) | 26.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.000 |        3 |       --- |             --- |
| Slice Logic             |    <0.001 |      326 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      103 |     53200 |            0.19 |
|   Register              |    <0.001 |      169 |    106400 |            0.16 |
|   CARRY4                |    <0.001 |        4 |     13300 |            0.03 |
|   LUT as Shift Register |    <0.001 |        1 |     17400 |           <0.01 |
|   Others                |     0.000 |       31 |       --- |             --- |
| Signals                 |    <0.001 |      403 |       --- |             --- |
| DSPs                    |     0.001 |        3 |       220 |            1.36 |
| Static Power            |     0.118 |          |           |                 |
| Total                   |     0.121 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.010 |       0.002 |      0.007 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| DCT                                              |     0.002 |
|   DCT_Loop_1_proc_U0                             |     0.002 |
|     DCT_fmul_32ns_32ns_32_4_max_dsp_U0           |     0.002 |
|       DCT_ap_fmul_2_max_dsp_32_u                 |     0.002 |
|         U0                                       |     0.002 |
|           i_synth                                |     0.002 |
|             MULT.OP                              |     0.002 |
|               EXP                                |    <0.001 |
|                 COND_DET_A                       |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET   |    <0.001 |
|                     CARRY_ZERO_DET               |    <0.001 |
|                 COND_DET_B                       |     0.000 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET   |     0.000 |
|                     CARRY_ZERO_DET               |     0.000 |
|                 EXP_ADD.C_CHAIN                  |    <0.001 |
|                 EXP_PRE_RND_DEL                  |    <0.001 |
|                   i_pipe                         |    <0.001 |
|                 INV_OP_DEL                       |    <0.001 |
|                   i_pipe                         |    <0.001 |
|                 IP_SIGN_DELAY                    |    <0.001 |
|                   i_pipe                         |    <0.001 |
|                 SIG_DELAY                        |    <0.001 |
|                   i_pipe                         |    <0.001 |
|                 STATE_DELAY                      |    <0.001 |
|                   i_pipe                         |    <0.001 |
|               MULT                               |     0.001 |
|                 DSP48E1_SPD_SGL_VARIANT.FIX_MULT |     0.001 |
|                   DSP1                           |    <0.001 |
|                   DSP2                           |     0.001 |
|               OP                                 |    <0.001 |
|               R_AND_R                            |    <0.001 |
|                 LAT_OPT.FULL.R_AND_R             |    <0.001 |
|                   DSP48E1_SGL_EXP_IP.OLD_ADD.ADD |    <0.001 |
+--------------------------------------------------+-----------+


