C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 15679776 work.testbench -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 1-ac675dfda9e9-681aa2f1-3e4-1488 +__design_bin_path+D:/RTL_FPGA/VERILOG/aula19_clah/sim_clah_param +__betafsm