#--  Synopsys, Inc.
#--  Version L-2016.09M-SP1-5
#--  Project file C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis\scratchproject.prs

#project files
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/hdl/busapb3.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/SmartFusionMSS/MSS/2.5.200/mss_comps.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servo_mss_design/mss_tshell.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servo_mss_design/MSS_CCC_0/turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servo_mss_design/turret_servo_mss_design.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servos/CoreUARTapb_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servos/CoreUARTapb_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servos/CoreUARTapb_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servos/CoreUARTapb_0/rtl/vlog/core/fifo_256x8_smartfusion.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servos/CoreUARTapb_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servos/CoreUARTapb_0/rtl/vlog/core/CoreUARTapb.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_clockmux.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_chanctrl.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_control.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_fifo.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_rf.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v"
add_file -verilog "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servos/turret_servos.v"
add_file -constraint "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/component/work/turret_servo_mss_design/mss_tshell_syn.sdc"



#implementation: "synthesis"
impl -add C:\Users\waierdg\Desktop\ps2_turret_ir_integration\synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion
set_option -part A2F200M3F
set_option -package FBGA484
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "turret_servos"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -report_path 4000
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0

# Microsemi 500K
set_option -globalthreshold 50

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/waierdg/Desktop/ps2_turret_ir_integration/synthesis/turret_servos.edn"
impl -active "synthesis"
