Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Documents/timer_catur/test_isim_beh.exe -prj /home/ise/Documents/timer_catur/test_beh.prj work.test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/timer_catur/main_timer.vhd" into library work
Parsing VHDL file "/home/ise/Documents/timer_catur/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98604 KB
Fuse CPU Usage: 1020 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package math_real
Compiling package numeric_std
Compiling architecture behavioral of entity main_timer [main_timer_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /home/ise/Documents/timer_catur/test_isim_beh.exe
Fuse Memory Usage: 117632 KB
Fuse CPU Usage: 1110 ms
GCC CPU Usage: 170 ms
