Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 30 05:47:36 2019
| Host         : DESKTOP-9N6S5F9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file part3_control_sets_placed.rpt
| Design       : part3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              99 |           24 |
| Yes          | No                    | No                     |             144 |           60 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-----------------------+------------------+----------------+
|  f             |                       | fnc/oe0               |                1 |              1 |
| ~f             |                       | fnc/mr_reg_i_1_n_0    |                1 |              1 |
| ~clk_IBUF_BUFG |                       | fnc/shcp_reg_i_1_n_4  |                2 |              2 |
|  clk_IBUF_BUFG | func/fnc/in0          |                       |                3 |              4 |
|  clk_IBUF_BUFG | func/fnc/in1          |                       |                2 |              4 |
|  clk_IBUF_BUFG | func/fnc/in3          |                       |                1 |              4 |
|  clk_IBUF_BUFG | func/fnc/in2          |                       |                1 |              4 |
| ~f             |                       |                       |                2 |              5 |
|  clk_IBUF_BUFG | matrix[1][7]_i_1_n_0  |                       |                7 |             16 |
|  clk_IBUF_BUFG | matrix[1][3]_i_1_n_0  |                       |                8 |             16 |
|  clk_IBUF_BUFG | matrix[1][6]_i_1_n_0  |                       |                8 |             16 |
|  clk_IBUF_BUFG | matrix[1][2]_i_1_n_0  |                       |                8 |             16 |
|  clk_IBUF_BUFG | func/leds[15]_i_2_n_0 | func/leds[15]_i_1_n_0 |                9 |             16 |
|  clk_IBUF_BUFG | func/val2             |                       |                5 |             16 |
|  clk_IBUF_BUFG | func/val1             |                       |                6 |             16 |
|  clk_IBUF_BUFG | func/val4             |                       |                5 |             16 |
|  clk_IBUF_BUFG | func/val3             |                       |                6 |             16 |
| ~f             |                       | fnc/a                 |                8 |             31 |
|  clk_IBUF_BUFG |                       |                       |               12 |             43 |
|  clk_IBUF_BUFG |                       | reset_IBUF            |               12 |             64 |
+----------------+-----------------------+-----------------------+------------------+----------------+


