#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5607ff2c42d0 .scope module, "sram_128x32b" "sram_128x32b" 2 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x5607ff33c9c0_0 .var "_rdata", 31 0;
o0x7f0e22415198 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5607ff33cac0_0 .net "bytemask", 3 0, o0x7f0e22415198;  0 drivers
o0x7f0e224151c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5607ff33cba0_0 .net "clk", 0 0, o0x7f0e224151c8;  0 drivers
o0x7f0e224151f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5607ff33cc40_0 .net "csb", 0 0, o0x7f0e224151f8;  0 drivers
v0x5607ff33cd00 .array "mem", 255 0, 31 0;
o0x7f0e22415228 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5607ff33ce10_0 .net "raddr", 9 0, o0x7f0e22415228;  0 drivers
v0x5607ff33cef0_0 .var "rdata", 31 0;
o0x7f0e22415288 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5607ff33cfd0_0 .net "waddr", 9 0, o0x7f0e22415288;  0 drivers
o0x7f0e224152b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5607ff33d0b0_0 .net "wdata", 7 0, o0x7f0e224152b8;  0 drivers
o0x7f0e224152e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5607ff33d190_0 .net "wsb", 0 0, o0x7f0e224152e8;  0 drivers
E_0x5607ff190cf0 .event edge, v0x5607ff33c9c0_0;
E_0x5607ff190d30 .event posedge, v0x5607ff33cba0_0;
S_0x5607ff1a2ea0 .scope task, "char2sram" "char2sram" 2 45, 2 45 0, S_0x5607ff2c42d0;
 .timescale -9 -10;
v0x5607ff30eee0_0 .var "char_in", 31 0;
v0x5607ff3145f0_0 .var "index", 31 0;
TD_sram_128x32b.char2sram ;
    %load/vec4 v0x5607ff30eee0_0;
    %ix/getv 4, v0x5607ff3145f0_0;
    %store/vec4a v0x5607ff33cd00, 4, 0;
    %end;
S_0x5607ff1a3080 .scope task, "display" "display" 2 55, 2 55 0, S_0x5607ff2c42d0;
 .timescale -9 -10;
v0x5607ff303450_0 .var/s "index_0", 7 0;
v0x5607ff2e7d10_0 .var/s "index_1", 7 0;
v0x5607ff2ef770_0 .var/s "index_2", 7 0;
v0x5607ff2a6390_0 .var/s "index_3", 7 0;
v0x5607ff1970d0_0 .var/i "this_i", 31 0;
TD_sram_128x32b.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff1970d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5607ff1970d0_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v0x5607ff1970d0_0;
    %load/vec4a v0x5607ff33cd00, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5607ff303450_0, 0, 8;
    %ix/getv/s 4, v0x5607ff1970d0_0;
    %load/vec4a v0x5607ff33cd00, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5607ff2e7d10_0, 0, 8;
    %ix/getv/s 4, v0x5607ff1970d0_0;
    %load/vec4a v0x5607ff33cd00, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5607ff2ef770_0, 0, 8;
    %ix/getv/s 4, v0x5607ff1970d0_0;
    %load/vec4a v0x5607ff33cd00, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5607ff2a6390_0, 0, 8;
    %vpi_call 2 65 "$write", "%d %d %d %d \012", v0x5607ff303450_0, v0x5607ff2e7d10_0, v0x5607ff2ef770_0, v0x5607ff2a6390_0 {0 0 0};
    %load/vec4 v0x5607ff1970d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff1970d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_0x5607ff1a0cd0 .scope module, "sram_16x128b" "sram_16x128b" 3 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "csb";
    .port_info 2 /INPUT 1 "wsb";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 6 "waddr";
    .port_info 5 /INPUT 6 "raddr";
    .port_info 6 /OUTPUT 128 "rdata";
P_0x5607ff30cce0 .param/l "WEIGHT_PIXEL_NUM" 1 3 15, +C4<00000000000000000000000000001000>;
P_0x5607ff30cd20 .param/l "WEIGHT_WIDTH" 1 3 14, +C4<00000000000000000000000000010000>;
v0x5607ff33d700_0 .var "_rdata", 127 0;
o0x7f0e22415558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5607ff33d800_0 .net "clk", 0 0, o0x7f0e22415558;  0 drivers
o0x7f0e22415588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5607ff33d8c0_0 .net "csb", 0 0, o0x7f0e22415588;  0 drivers
v0x5607ff33d960 .array "mem", 15 0, 127 0;
o0x7f0e224155b8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5607ff33da20_0 .net "raddr", 5 0, o0x7f0e224155b8;  0 drivers
v0x5607ff33db50_0 .var "rdata", 127 0;
o0x7f0e22415618 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5607ff33dc30_0 .net "waddr", 5 0, o0x7f0e22415618;  0 drivers
o0x7f0e22415648 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5607ff33dd10_0 .net "wdata", 127 0, o0x7f0e22415648;  0 drivers
o0x7f0e22415678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5607ff33ddf0_0 .net "wsb", 0 0, o0x7f0e22415678;  0 drivers
E_0x5607ff3353f0 .event edge, v0x5607ff33d700_0;
E_0x5607ff335430 .event posedge, v0x5607ff33d800_0;
S_0x5607ff1a40a0 .scope task, "dis" "dis" 3 56, 3 56 0, S_0x5607ff1a0cd0;
 .timescale -9 -10;
v0x5607ff33d3d0_0 .var/i "i", 31 0;
TD_sram_16x128b.dis ;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x5607ff33d3d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5607ff33d3d0_0;
    %cmpi/s 41, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_call 3 59 "$display", "%b", &A<v0x5607ff33d960, v0x5607ff33d3d0_0 > {0 0 0};
    %load/vec4 v0x5607ff33d3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33d3d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_0x5607ff1a42c0 .scope task, "load_w" "load_w" 3 49, 3 49 0, S_0x5607ff1a0cd0;
 .timescale -9 -10;
v0x5607ff33d540_0 .var/i "index", 31 0;
v0x5607ff33d620_0 .var "weight_input", 127 0;
TD_sram_16x128b.load_w ;
    %load/vec4 v0x5607ff33d620_0;
    %ix/getv/s 4, v0x5607ff33d540_0;
    %store/vec4a v0x5607ff33d960, 4, 0;
    %end;
S_0x5607ff1a1590 .scope module, "test_tpu" "test_tpu" 4 6;
 .timescale -9 -10;
P_0x5607ff1a2cc0 .param/l "ARRAY_SIZE" 1 4 12, +C4<00000000000000000000000000001000>;
P_0x5607ff1a2d00 .param/l "DATA_WIDTH" 1 4 8, +C4<00000000000000000000000000001000>;
P_0x5607ff1a2d40 .param/l "OUT_DATA_WIDTH" 1 4 9, +C4<00000000000000000000000000010000>;
P_0x5607ff1a2d80 .param/l "SRAM_DATA_WIDTH" 1 4 10, +C4<00000000000000000000000000100000>;
P_0x5607ff1a2dc0 .param/l "WEIGHT_NUM" 1 4 11, +C4<00000000000000000000000000011001>;
P_0x5607ff1a2e00 .param/l "WEIGHT_WIDTH" 1 4 11, +C4<00000000000000000000000000000100>;
v0x5607ff353e80 .array "a0", 26 0, 31 0;
v0x5607ff353f60 .array "a1", 26 0, 31 0;
v0x5607ff354020 .array "b0", 26 0, 31 0;
v0x5607ff3540c0 .array "b1", 26 0, 31 0;
v0x5607ff354180_0 .net "c00", 63 0, L_0x5607ff356110;  1 drivers
v0x5607ff354290_0 .net "c01", 63 0, L_0x5607ff356690;  1 drivers
v0x5607ff354330_0 .net "c10", 63 0, L_0x5607ff356db0;  1 drivers
v0x5607ff3543d0_0 .net "c11", 63 0, L_0x5607ff357480;  1 drivers
v0x5607ff354470_0 .net "c20", 63 0, L_0x5607ff357ad0;  1 drivers
v0x5607ff3545a0_0 .net "c21", 63 0, L_0x5607ff3581a0;  1 drivers
v0x5607ff354640_0 .net "c30", 63 0, L_0x5607ff358aa0;  1 drivers
v0x5607ff3546e0_0 .net "c31", 63 0, L_0x5607ff359070;  1 drivers
v0x5607ff354780_0 .net "c40", 63 0, L_0x5607ff3598f0;  1 drivers
v0x5607ff354820_0 .net "c41", 63 0, L_0x5607ff35a140;  1 drivers
v0x5607ff3548c0_0 .net "c50", 63 0, L_0x5607ff35ab00;  1 drivers
v0x5607ff354960_0 .net "c51", 63 0, L_0x5607ff35b3f0;  1 drivers
v0x5607ff354a00_0 .net "c60", 63 0, L_0x5607ff35bea0;  1 drivers
v0x5607ff354aa0_0 .net "c61", 63 0, L_0x5607ff35c830;  1 drivers
v0x5607ff354b40_0 .net "c70", 63 0, L_0x5607ff35d3d0;  1 drivers
v0x5607ff354be0_0 .net "c71", 63 0, L_0x5607ff35dd70;  1 drivers
v0x5607ff354c80_0 .var "clock", 0 0;
v0x5607ff354d20_0 .var/i "cycle_cnt", 31 0;
v0x5607ff354de0 .array "golden1", 7 0, 127 0;
v0x5607ff354ea0 .array "golden2", 7 0, 127 0;
v0x5607ff354f60 .array "golden3", 7 0, 127 0;
v0x5607ff355020_0 .var/i "i", 31 0;
v0x5607ff355100_0 .var "input_finish", 0 0;
v0x5607ff3551a0_0 .net "input_ready", 0 0, L_0x5607ff370150;  1 drivers
v0x5607ff355240_0 .var "input_valid", 0 0;
v0x5607ff3552e0_0 .var/i "k", 31 0;
v0x5607ff355380 .array "mat1", 23 0, 63 0;
v0x5607ff355420 .array "mat2", 23 0, 63 0;
v0x5607ff3554e0_0 .var "output_ready", 0 0;
v0x5607ff355580_0 .net "output_valid", 0 0, L_0x5607ff370530;  1 drivers
v0x5607ff355620_0 .var "reset", 0 0;
v0x5607ff3556f0_0 .var "sram_raddr", 9 0;
v0x5607ff3557c0_0 .var "sram_rdata_a0", 31 0;
v0x5607ff355890_0 .var "sram_rdata_a1", 31 0;
v0x5607ff355960_0 .var "sram_rdata_b0", 31 0;
v0x5607ff355a30_0 .var "sram_rdata_b1", 31 0;
v0x5607ff355b00 .array "trans_golden1", 14 0, 127 0;
v0x5607ff355ba0 .array "trans_golden2", 14 0, 127 0;
v0x5607ff355c40 .array "trans_golden3", 14 0, 127 0;
E_0x5607ff1b2f20 .event negedge, v0x5607ff3423c0_0;
S_0x5607ff33dfd0 .scope task, "display_data" "display_data" 4 614, 4 614 0, S_0x5607ff1a1590;
 .timescale -9 -10;
v0x5607ff33e180_0 .var/i "this_i", 31 0;
v0x5607ff33e280_0 .var/i "this_j", 31 0;
v0x5607ff33e360_0 .var/i "this_k", 31 0;
TD_test_tpu.display_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e360_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x5607ff33e360_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_4.5, 5;
    %vpi_call 4 618 "$write", "------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e180_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x5607ff33e180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e280_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x5607ff33e280_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.9, 5;
    %ix/getv/s 4, v0x5607ff33e180_0;
    %load/vec4a v0x5607ff355380, 4;
    %load/vec4 v0x5607ff33e280_0;
    %part/s 1;
    %vpi_call 4 621 "$write", "%d", S<0,vec4,u1> {1 0 0};
    %vpi_call 4 622 "$write", " " {0 0 0};
    %load/vec4 v0x5607ff33e280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e280_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %vpi_call 4 624 "$write", "\012" {0 0 0};
    %load/vec4 v0x5607ff33e180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e180_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %vpi_call 4 626 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e180_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x5607ff33e180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e280_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x5607ff33e280_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.13, 5;
    %ix/getv/s 4, v0x5607ff33e180_0;
    %load/vec4a v0x5607ff355420, 4;
    %load/vec4 v0x5607ff33e280_0;
    %part/s 1;
    %vpi_call 4 629 "$write", "%d", S<0,vec4,u1> {1 0 0};
    %vpi_call 4 630 "$write", " " {0 0 0};
    %load/vec4 v0x5607ff33e280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e280_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %vpi_call 4 632 "$write", "\012" {0 0 0};
    %load/vec4 v0x5607ff33e180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e180_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %vpi_call 4 634 "$write", "------------------------\012" {0 0 0};
    %vpi_call 4 635 "$write", "\012" {0 0 0};
    %load/vec4 v0x5607ff33e360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e360_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
S_0x5607ff33e420 .scope task, "golden_transform" "golden_transform" 4 640, 4 640 0, S_0x5607ff1a1590;
 .timescale -9 -10;
v0x5607ff33e620_0 .var/i "this_i", 31 0;
v0x5607ff33e700_0 .var/i "this_j", 31 0;
v0x5607ff33e7e0_0 .var/i "this_k", 31 0;
TD_test_tpu.golden_transform ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e7e0_0, 0, 32;
T_5.14 ;
    %load/vec4 v0x5607ff33e7e0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_5.15, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %store/vec4a v0x5607ff355b00, 4, 0;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %store/vec4a v0x5607ff355ba0, 4, 0;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %store/vec4a v0x5607ff355c40, 4, 0;
    %load/vec4 v0x5607ff33e7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e7e0_0, 0, 32;
    %jmp T_5.14;
T_5.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e7e0_0, 0, 32;
T_5.16 ;
    %load/vec4 v0x5607ff33e7e0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_5.17, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e620_0, 0, 32;
T_5.18 ;
    %load/vec4 v0x5607ff33e620_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.19, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e700_0, 0, 32;
T_5.20 ;
    %load/vec4 v0x5607ff33e700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.21, 5;
    %load/vec4 v0x5607ff33e620_0;
    %load/vec4 v0x5607ff33e700_0;
    %add;
    %load/vec4 v0x5607ff33e7e0_0;
    %cmp/e;
    %jmp/0xz  T_5.22, 4;
    %ix/getv/s 4, v0x5607ff33e620_0;
    %load/vec4a v0x5607ff354de0, 4;
    %load/vec4 v0x5607ff33e700_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %load/vec4a v0x5607ff355b00, 4;
    %parti/s 112, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %store/vec4a v0x5607ff355b00, 4, 0;
    %ix/getv/s 4, v0x5607ff33e620_0;
    %load/vec4a v0x5607ff354ea0, 4;
    %load/vec4 v0x5607ff33e700_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %load/vec4a v0x5607ff355ba0, 4;
    %parti/s 112, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %store/vec4a v0x5607ff355ba0, 4, 0;
    %ix/getv/s 4, v0x5607ff33e620_0;
    %load/vec4a v0x5607ff354f60, 4;
    %load/vec4 v0x5607ff33e700_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %load/vec4a v0x5607ff355c40, 4;
    %parti/s 112, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %store/vec4a v0x5607ff355c40, 4, 0;
T_5.22 ;
    %load/vec4 v0x5607ff33e700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e700_0, 0, 32;
    %jmp T_5.20;
T_5.21 ;
    %load/vec4 v0x5607ff33e620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e620_0, 0, 32;
    %jmp T_5.18;
T_5.19 ;
    %load/vec4 v0x5607ff33e7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e7e0_0, 0, 32;
    %jmp T_5.16;
T_5.17 ;
    %vpi_call 4 660 "$write", "Here shows the trans_golden1!!!\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff33e7e0_0, 0, 32;
T_5.24 ;
    %load/vec4 v0x5607ff33e7e0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_5.25, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5607ff33e620_0, 0, 32;
T_5.26 ;
    %load/vec4 v0x5607ff33e620_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.27, 5;
    %ix/getv/s 4, v0x5607ff33e7e0_0;
    %load/vec4a v0x5607ff355b00, 4;
    %load/vec4 v0x5607ff33e620_0;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 4 663 "$write", "%d ", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x5607ff33e620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5607ff33e620_0, 0, 32;
    %jmp T_5.26;
T_5.27 ;
    %vpi_call 4 665 "$write", "\012\012" {0 0 0};
    %load/vec4 v0x5607ff33e7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff33e7e0_0, 0, 32;
    %jmp T_5.24;
T_5.25 ;
    %vpi_call 4 670 "$write", "uint64_t trans_golden1[14] = {\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff355020_0, 0, 32;
T_5.28 ;
    %load/vec4 v0x5607ff355020_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_5.29, 5;
    %vpi_call 4 671 "$write", "0b%b,\012", &A<v0x5607ff355b00, v0x5607ff355020_0 > {0 0 0};
    %load/vec4 v0x5607ff355020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff355020_0, 0, 32;
    %jmp T_5.28;
T_5.29 ;
    %vpi_call 4 672 "$write", "0b%b};\012\012", &A<v0x5607ff355b00, 14> {0 0 0};
    %vpi_call 4 674 "$write", "uint64_t trans_golden2[14] = {\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff355020_0, 0, 32;
T_5.30 ;
    %load/vec4 v0x5607ff355020_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_5.31, 5;
    %vpi_call 4 675 "$write", "0b%b,\012", &A<v0x5607ff355ba0, v0x5607ff355020_0 > {0 0 0};
    %load/vec4 v0x5607ff355020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff355020_0, 0, 32;
    %jmp T_5.30;
T_5.31 ;
    %vpi_call 4 676 "$write", "0b%b};\012\012", &A<v0x5607ff355ba0, 14> {0 0 0};
    %vpi_call 4 678 "$write", "uint64_t trans_golden3[14] = {\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff355020_0, 0, 32;
T_5.32 ;
    %load/vec4 v0x5607ff355020_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_5.33, 5;
    %vpi_call 4 679 "$write", "0b%b,\012", &A<v0x5607ff355c40, v0x5607ff355020_0 > {0 0 0};
    %load/vec4 v0x5607ff355020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff355020_0, 0, 32;
    %jmp T_5.32;
T_5.33 ;
    %vpi_call 4 680 "$write", "0b%b};\012\012", &A<v0x5607ff355c40, 14> {0 0 0};
    %end;
S_0x5607ff33e8a0 .scope module, "my" "MMMMIOBlackBox" 4 110, 5 3 0, S_0x5607ff1a1590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "input_finish";
    .port_info 3 /OUTPUT 1 "input_ready";
    .port_info 4 /INPUT 1 "input_valid";
    .port_info 5 /INPUT 1 "output_ready";
    .port_info 6 /OUTPUT 1 "output_valid";
    .port_info 7 /INPUT 32 "sram_rdata_a0";
    .port_info 8 /INPUT 32 "sram_rdata_a1";
    .port_info 9 /INPUT 32 "sram_rdata_b0";
    .port_info 10 /INPUT 32 "sram_rdata_b1";
    .port_info 11 /INPUT 10 "sram_raddr";
    .port_info 12 /OUTPUT 64 "c00";
    .port_info 13 /OUTPUT 64 "c01";
    .port_info 14 /OUTPUT 64 "c10";
    .port_info 15 /OUTPUT 64 "c11";
    .port_info 16 /OUTPUT 64 "c20";
    .port_info 17 /OUTPUT 64 "c21";
    .port_info 18 /OUTPUT 64 "c30";
    .port_info 19 /OUTPUT 64 "c31";
    .port_info 20 /OUTPUT 64 "c40";
    .port_info 21 /OUTPUT 64 "c41";
    .port_info 22 /OUTPUT 64 "c50";
    .port_info 23 /OUTPUT 64 "c51";
    .port_info 24 /OUTPUT 64 "c60";
    .port_info 25 /OUTPUT 64 "c61";
    .port_info 26 /OUTPUT 64 "c70";
    .port_info 27 /OUTPUT 64 "c71";
P_0x5607ff33ea80 .param/l "ARRAY_SIZE" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x5607ff33eac0 .param/l "DATA_WIDTH" 0 5 7, +C4<00000000000000000000000000001000>;
P_0x5607ff33eb00 .param/l "SRAM_DATA_WIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
P_0x5607ff33eb40 .param/l "S_DONE" 1 5 147, C4<10>;
P_0x5607ff33eb80 .param/l "S_IDLE" 1 5 147, C4<00>;
P_0x5607ff33ebc0 .param/l "S_RUN" 1 5 147, C4<01>;
P_0x5607ff33ec00 .param/l "S_WRITE" 1 5 147, C4<11>;
P_0x5607ff33ec40 .param/l "W" 0 5 8, +C4<00000000000000000000000000010000>;
P_0x5607ff33ec80 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
v0x5607ff34c2d0_0 .net *"_ivl_100", 15 0, L_0x5607ff358b90;  1 drivers
v0x5607ff34c3d0_0 .net *"_ivl_103", 15 0, L_0x5607ff358980;  1 drivers
v0x5607ff34c4b0_0 .net *"_ivl_106", 15 0, L_0x5607ff358df0;  1 drivers
v0x5607ff34c5a0_0 .net *"_ivl_109", 15 0, L_0x5607ff358fd0;  1 drivers
v0x5607ff34c680_0 .net *"_ivl_11", 15 0, L_0x5607ff355fe0;  1 drivers
v0x5607ff34c7b0_0 .net *"_ivl_114", 15 0, L_0x5607ff3593a0;  1 drivers
v0x5607ff34c890_0 .net *"_ivl_117", 15 0, L_0x5607ff359440;  1 drivers
v0x5607ff34c970_0 .net *"_ivl_120", 15 0, L_0x5607ff359640;  1 drivers
v0x5607ff34ca50_0 .net *"_ivl_123", 15 0, L_0x5607ff3596e0;  1 drivers
v0x5607ff34cb30_0 .net *"_ivl_128", 15 0, L_0x5607ff359b20;  1 drivers
v0x5607ff34cc10_0 .net *"_ivl_131", 15 0, L_0x5607ff359dd0;  1 drivers
v0x5607ff34ccf0_0 .net *"_ivl_134", 15 0, L_0x5607ff359e70;  1 drivers
v0x5607ff34cdd0_0 .net *"_ivl_137", 15 0, L_0x5607ff35a0a0;  1 drivers
v0x5607ff34ceb0_0 .net *"_ivl_142", 15 0, L_0x5607ff35a510;  1 drivers
v0x5607ff34cf90_0 .net *"_ivl_145", 15 0, L_0x5607ff35a5b0;  1 drivers
v0x5607ff34d070_0 .net *"_ivl_148", 15 0, L_0x5607ff35a800;  1 drivers
v0x5607ff34d150_0 .net *"_ivl_151", 15 0, L_0x5607ff35a8a0;  1 drivers
v0x5607ff34d340_0 .net *"_ivl_156", 15 0, L_0x5607ff35ad30;  1 drivers
v0x5607ff34d420_0 .net *"_ivl_159", 15 0, L_0x5607ff35b030;  1 drivers
v0x5607ff34d500_0 .net *"_ivl_16", 15 0, L_0x5607ff356320;  1 drivers
v0x5607ff34d5e0_0 .net *"_ivl_162", 15 0, L_0x5607ff35b0d0;  1 drivers
v0x5607ff34d6c0_0 .net *"_ivl_165", 15 0, L_0x5607ff35b350;  1 drivers
v0x5607ff34d7a0_0 .net *"_ivl_170", 15 0, L_0x5607ff35b810;  1 drivers
v0x5607ff34d880_0 .net *"_ivl_173", 15 0, L_0x5607ff35b8b0;  1 drivers
v0x5607ff34d960_0 .net *"_ivl_176", 15 0, L_0x5607ff35bb50;  1 drivers
v0x5607ff34da40_0 .net *"_ivl_179", 15 0, L_0x5607ff35bbf0;  1 drivers
v0x5607ff34db20_0 .net *"_ivl_184", 15 0, L_0x5607ff35c0d0;  1 drivers
v0x5607ff34dc00_0 .net *"_ivl_187", 15 0, L_0x5607ff35c420;  1 drivers
v0x5607ff34dce0_0 .net *"_ivl_19", 15 0, L_0x5607ff356400;  1 drivers
v0x5607ff34ddc0_0 .net *"_ivl_190", 15 0, L_0x5607ff35c4c0;  1 drivers
v0x5607ff34dea0_0 .net *"_ivl_193", 15 0, L_0x5607ff35c790;  1 drivers
v0x5607ff34df80_0 .net *"_ivl_198", 15 0, L_0x5607ff35cca0;  1 drivers
v0x5607ff34e060_0 .net *"_ivl_2", 15 0, L_0x5607ff355ce0;  1 drivers
v0x5607ff34e350_0 .net *"_ivl_201", 15 0, L_0x5607ff35cd40;  1 drivers
v0x5607ff34e430_0 .net *"_ivl_204", 15 0, L_0x5607ff35d030;  1 drivers
v0x5607ff34e510_0 .net *"_ivl_207", 15 0, L_0x5607ff35d0d0;  1 drivers
v0x5607ff34e5f0_0 .net *"_ivl_212", 15 0, L_0x5607ff35d600;  1 drivers
v0x5607ff34e6d0_0 .net *"_ivl_215", 15 0, L_0x5607ff35d910;  1 drivers
v0x5607ff34e7b0_0 .net *"_ivl_218", 15 0, L_0x5607ff35d9b0;  1 drivers
v0x5607ff34e890_0 .net *"_ivl_22", 15 0, L_0x5607ff3564a0;  1 drivers
v0x5607ff34e970_0 .net *"_ivl_221", 15 0, L_0x5607ff35dcd0;  1 drivers
L_0x7f0e223cc648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5607ff34ea50_0 .net/2u *"_ivl_226", 1 0, L_0x7f0e223cc648;  1 drivers
L_0x7f0e223cc690 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5607ff34eb30_0 .net/2u *"_ivl_230", 1 0, L_0x7f0e223cc690;  1 drivers
L_0x7f0e223cc6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5607ff34ec10_0 .net/2u *"_ivl_234", 1 0, L_0x7f0e223cc6d8;  1 drivers
v0x5607ff34ecf0_0 .net *"_ivl_25", 15 0, L_0x5607ff356590;  1 drivers
v0x5607ff34edd0_0 .net *"_ivl_30", 15 0, L_0x5607ff356950;  1 drivers
v0x5607ff34eeb0_0 .net *"_ivl_33", 15 0, L_0x5607ff3569f0;  1 drivers
v0x5607ff34ef90_0 .net *"_ivl_36", 15 0, L_0x5607ff356b50;  1 drivers
v0x5607ff34f070_0 .net *"_ivl_39", 15 0, L_0x5607ff356c40;  1 drivers
v0x5607ff34f150_0 .net *"_ivl_44", 15 0, L_0x5607ff356fe0;  1 drivers
v0x5607ff34f230_0 .net *"_ivl_47", 15 0, L_0x5607ff357160;  1 drivers
v0x5607ff34f310_0 .net *"_ivl_5", 15 0, L_0x5607ff355de0;  1 drivers
v0x5607ff34f3f0_0 .net *"_ivl_50", 15 0, L_0x5607ff357250;  1 drivers
v0x5607ff34f4d0_0 .net *"_ivl_53", 15 0, L_0x5607ff3573e0;  1 drivers
v0x5607ff34f5b0_0 .net *"_ivl_58", 15 0, L_0x5607ff357340;  1 drivers
v0x5607ff34f690_0 .net *"_ivl_61", 15 0, L_0x5607ff357760;  1 drivers
v0x5607ff34f770_0 .net *"_ivl_64", 15 0, L_0x5607ff3578c0;  1 drivers
v0x5607ff34f850_0 .net *"_ivl_67", 15 0, L_0x5607ff357960;  1 drivers
v0x5607ff34f930_0 .net *"_ivl_72", 15 0, L_0x5607ff357d00;  1 drivers
v0x5607ff34fa10_0 .net *"_ivl_75", 15 0, L_0x5607ff357e80;  1 drivers
v0x5607ff34faf0_0 .net *"_ivl_78", 15 0, L_0x5607ff357f20;  1 drivers
v0x5607ff34fbd0_0 .net *"_ivl_8", 15 0, L_0x5607ff355ee0;  1 drivers
v0x5607ff34fcb0_0 .net *"_ivl_81", 15 0, L_0x5607ff358100;  1 drivers
v0x5607ff34fd90_0 .net *"_ivl_86", 15 0, L_0x5607ff3584d0;  1 drivers
v0x5607ff34fe70_0 .net *"_ivl_89", 15 0, L_0x5607ff358570;  1 drivers
v0x5607ff34ff50_0 .net *"_ivl_92", 15 0, L_0x5607ff358720;  1 drivers
v0x5607ff350030_0 .net *"_ivl_95", 15 0, L_0x5607ff358850;  1 drivers
v0x5607ff350110_0 .net "busy", 0 0, L_0x5607ff3706c0;  1 drivers
v0x5607ff3501d0_0 .net "c00", 63 0, L_0x5607ff356110;  alias, 1 drivers
v0x5607ff3502b0_0 .net "c01", 63 0, L_0x5607ff356690;  alias, 1 drivers
v0x5607ff350390_0 .net "c10", 63 0, L_0x5607ff356db0;  alias, 1 drivers
v0x5607ff350470_0 .net "c11", 63 0, L_0x5607ff357480;  alias, 1 drivers
v0x5607ff350550_0 .net "c20", 63 0, L_0x5607ff357ad0;  alias, 1 drivers
v0x5607ff350630_0 .net "c21", 63 0, L_0x5607ff3581a0;  alias, 1 drivers
v0x5607ff350710_0 .net "c30", 63 0, L_0x5607ff358aa0;  alias, 1 drivers
v0x5607ff3507f0_0 .net "c31", 63 0, L_0x5607ff359070;  alias, 1 drivers
v0x5607ff3508d0_0 .net "c40", 63 0, L_0x5607ff3598f0;  alias, 1 drivers
v0x5607ff3509b0_0 .net "c41", 63 0, L_0x5607ff35a140;  alias, 1 drivers
v0x5607ff350a90_0 .net "c50", 63 0, L_0x5607ff35ab00;  alias, 1 drivers
v0x5607ff350b70_0 .net "c51", 63 0, L_0x5607ff35b3f0;  alias, 1 drivers
v0x5607ff350c50_0 .net "c60", 63 0, L_0x5607ff35bea0;  alias, 1 drivers
v0x5607ff350d30_0 .net "c61", 63 0, L_0x5607ff35c830;  alias, 1 drivers
v0x5607ff350e10_0 .net "c70", 63 0, L_0x5607ff35d3d0;  alias, 1 drivers
v0x5607ff350ef0_0 .net "c71", 63 0, L_0x5607ff35dd70;  alias, 1 drivers
v0x5607ff350fd0_0 .net "clock", 0 0, v0x5607ff354c80_0;  1 drivers
v0x5607ff351070_0 .net "input_finish", 0 0, v0x5607ff355100_0;  1 drivers
v0x5607ff351130_0 .net "input_ready", 0 0, L_0x5607ff370150;  alias, 1 drivers
v0x5607ff3511f0_0 .net "input_valid", 0 0, v0x5607ff355240_0;  1 drivers
v0x5607ff3512b0 .array "mem_a", 255 0, 63 0;
v0x5607ff351370 .array "mem_b", 255 0, 63 0;
v0x5607ff351430 .array "mem_c0", 15 0, 127 0;
v0x5607ff3516f0 .array "mem_c1", 15 0, 127 0;
v0x5607ff3517b0 .array "mem_c2", 15 0, 127 0;
v0x5607ff351870_0 .net "output_ready", 0 0, v0x5607ff3554e0_0;  1 drivers
v0x5607ff351930_0 .net "output_valid", 0 0, L_0x5607ff370530;  alias, 1 drivers
v0x5607ff3519f0_0 .net "reset", 0 0, v0x5607ff355620_0;  1 drivers
v0x5607ff351ab0_0 .net "sram_raddr", 9 0, v0x5607ff3556f0_0;  1 drivers
v0x5607ff351b90_0 .net "sram_rdata_a0", 31 0, v0x5607ff3557c0_0;  1 drivers
v0x5607ff351c70_0 .net "sram_rdata_a1", 31 0, v0x5607ff355890_0;  1 drivers
v0x5607ff351d50_0 .net "sram_rdata_b0", 31 0, v0x5607ff355960_0;  1 drivers
v0x5607ff351e30_0 .net "sram_rdata_b1", 31 0, v0x5607ff355a30_0;  1 drivers
v0x5607ff351f10_0 .var "state", 1 0;
v0x5607ff351ff0_0 .net "tpu_finish", 0 0, v0x5607ff3488f0_0;  1 drivers
v0x5607ff352090_0 .net "tpu_raddr_a0", 9 0, v0x5607ff342800_0;  1 drivers
v0x5607ff3521a0_0 .net "tpu_raddr_a1", 9 0, v0x5607ff3429c0_0;  1 drivers
v0x5607ff3522b0_0 .net "tpu_raddr_b0", 9 0, v0x5607ff342480_0;  1 drivers
v0x5607ff3523c0_0 .net "tpu_raddr_b1", 9 0, v0x5607ff342640_0;  1 drivers
v0x5607ff3524d0_0 .var "tpu_rdata_a0", 31 0;
v0x5607ff3525e0_0 .var "tpu_rdata_a1", 31 0;
v0x5607ff3526f0_0 .var "tpu_rdata_b0", 31 0;
v0x5607ff352800_0 .var "tpu_rdata_b1", 31 0;
v0x5607ff352910_0 .var "tpu_start", 0 0;
v0x5607ff352a00_0 .net "tpu_waddr_c0", 5 0, v0x5607ff349600_0;  1 drivers
v0x5607ff352b10_0 .net "tpu_waddr_c1", 5 0, v0x5607ff3497a0_0;  1 drivers
v0x5607ff352c20_0 .net "tpu_waddr_c2", 5 0, v0x5607ff349960_0;  1 drivers
v0x5607ff352d30_0 .net "tpu_wdata_c0", 127 0, v0x5607ff349b20_0;  1 drivers
v0x5607ff352e40_0 .net "tpu_wdata_c1", 127 0, v0x5607ff349ce0_0;  1 drivers
v0x5607ff352f50_0 .net "tpu_wdata_c2", 127 0, v0x5607ff349ea0_0;  1 drivers
v0x5607ff353060_0 .net "tpu_write_enable_c0", 0 0, v0x5607ff34a210_0;  1 drivers
v0x5607ff353150_0 .net "tpu_write_enable_c1", 0 0, v0x5607ff34a370_0;  1 drivers
v0x5607ff353240_0 .net "tpu_write_enable_c2", 0 0, v0x5607ff34a4f0_0;  1 drivers
v0x5607ff351430_0 .array/port v0x5607ff351430, 0;
L_0x5607ff355ce0 .part v0x5607ff351430_0, 112, 16;
v0x5607ff351430_1 .array/port v0x5607ff351430, 1;
L_0x5607ff355de0 .part v0x5607ff351430_1, 112, 16;
v0x5607ff351430_2 .array/port v0x5607ff351430, 2;
L_0x5607ff355ee0 .part v0x5607ff351430_2, 112, 16;
v0x5607ff351430_3 .array/port v0x5607ff351430, 3;
L_0x5607ff355fe0 .part v0x5607ff351430_3, 112, 16;
L_0x5607ff356110 .concat [ 16 16 16 16], L_0x5607ff355fe0, L_0x5607ff355ee0, L_0x5607ff355de0, L_0x5607ff355ce0;
v0x5607ff351430_4 .array/port v0x5607ff351430, 4;
L_0x5607ff356320 .part v0x5607ff351430_4, 112, 16;
v0x5607ff351430_5 .array/port v0x5607ff351430, 5;
L_0x5607ff356400 .part v0x5607ff351430_5, 112, 16;
v0x5607ff351430_6 .array/port v0x5607ff351430, 6;
L_0x5607ff3564a0 .part v0x5607ff351430_6, 112, 16;
v0x5607ff351430_7 .array/port v0x5607ff351430, 7;
L_0x5607ff356590 .part v0x5607ff351430_7, 112, 16;
L_0x5607ff356690 .concat [ 16 16 16 16], L_0x5607ff356590, L_0x5607ff3564a0, L_0x5607ff356400, L_0x5607ff356320;
L_0x5607ff356950 .part v0x5607ff351430_1, 96, 16;
L_0x5607ff3569f0 .part v0x5607ff351430_2, 96, 16;
L_0x5607ff356b50 .part v0x5607ff351430_3, 96, 16;
L_0x5607ff356c40 .part v0x5607ff351430_4, 96, 16;
L_0x5607ff356db0 .concat [ 16 16 16 16], L_0x5607ff356c40, L_0x5607ff356b50, L_0x5607ff3569f0, L_0x5607ff356950;
L_0x5607ff356fe0 .part v0x5607ff351430_5, 96, 16;
L_0x5607ff357160 .part v0x5607ff351430_6, 96, 16;
L_0x5607ff357250 .part v0x5607ff351430_7, 96, 16;
v0x5607ff351430_8 .array/port v0x5607ff351430, 8;
L_0x5607ff3573e0 .part v0x5607ff351430_8, 112, 16;
L_0x5607ff357480 .concat [ 16 16 16 16], L_0x5607ff3573e0, L_0x5607ff357250, L_0x5607ff357160, L_0x5607ff356fe0;
L_0x5607ff357340 .part v0x5607ff351430_2, 80, 16;
L_0x5607ff357760 .part v0x5607ff351430_3, 80, 16;
L_0x5607ff3578c0 .part v0x5607ff351430_4, 80, 16;
L_0x5607ff357960 .part v0x5607ff351430_5, 80, 16;
L_0x5607ff357ad0 .concat [ 16 16 16 16], L_0x5607ff357960, L_0x5607ff3578c0, L_0x5607ff357760, L_0x5607ff357340;
L_0x5607ff357d00 .part v0x5607ff351430_6, 80, 16;
L_0x5607ff357e80 .part v0x5607ff351430_7, 80, 16;
L_0x5607ff357f20 .part v0x5607ff351430_8, 96, 16;
v0x5607ff351430_9 .array/port v0x5607ff351430, 9;
L_0x5607ff358100 .part v0x5607ff351430_9, 112, 16;
L_0x5607ff3581a0 .concat [ 16 16 16 16], L_0x5607ff358100, L_0x5607ff357f20, L_0x5607ff357e80, L_0x5607ff357d00;
L_0x5607ff3584d0 .part v0x5607ff351430_3, 64, 16;
L_0x5607ff358570 .part v0x5607ff351430_4, 64, 16;
L_0x5607ff358720 .part v0x5607ff351430_5, 64, 16;
L_0x5607ff358850 .part v0x5607ff351430_6, 64, 16;
L_0x5607ff358aa0 .concat [ 16 16 16 16], L_0x5607ff358850, L_0x5607ff358720, L_0x5607ff358570, L_0x5607ff3584d0;
L_0x5607ff358b90 .part v0x5607ff351430_7, 64, 16;
L_0x5607ff358980 .part v0x5607ff351430_8, 80, 16;
L_0x5607ff358df0 .part v0x5607ff351430_9, 96, 16;
v0x5607ff351430_10 .array/port v0x5607ff351430, 10;
L_0x5607ff358fd0 .part v0x5607ff351430_10, 112, 16;
L_0x5607ff359070 .concat [ 16 16 16 16], L_0x5607ff358fd0, L_0x5607ff358df0, L_0x5607ff358980, L_0x5607ff358b90;
L_0x5607ff3593a0 .part v0x5607ff351430_4, 48, 16;
L_0x5607ff359440 .part v0x5607ff351430_5, 48, 16;
L_0x5607ff359640 .part v0x5607ff351430_6, 48, 16;
L_0x5607ff3596e0 .part v0x5607ff351430_7, 48, 16;
L_0x5607ff3598f0 .concat [ 16 16 16 16], L_0x5607ff3596e0, L_0x5607ff359640, L_0x5607ff359440, L_0x5607ff3593a0;
L_0x5607ff359b20 .part v0x5607ff351430_8, 64, 16;
L_0x5607ff359dd0 .part v0x5607ff351430_9, 80, 16;
L_0x5607ff359e70 .part v0x5607ff351430_10, 96, 16;
v0x5607ff351430_11 .array/port v0x5607ff351430, 11;
L_0x5607ff35a0a0 .part v0x5607ff351430_11, 112, 16;
L_0x5607ff35a140 .concat [ 16 16 16 16], L_0x5607ff35a0a0, L_0x5607ff359e70, L_0x5607ff359dd0, L_0x5607ff359b20;
L_0x5607ff35a510 .part v0x5607ff351430_5, 32, 16;
L_0x5607ff35a5b0 .part v0x5607ff351430_6, 32, 16;
L_0x5607ff35a800 .part v0x5607ff351430_7, 32, 16;
L_0x5607ff35a8a0 .part v0x5607ff351430_8, 48, 16;
L_0x5607ff35ab00 .concat [ 16 16 16 16], L_0x5607ff35a8a0, L_0x5607ff35a800, L_0x5607ff35a5b0, L_0x5607ff35a510;
L_0x5607ff35ad30 .part v0x5607ff351430_9, 64, 16;
L_0x5607ff35b030 .part v0x5607ff351430_10, 80, 16;
L_0x5607ff35b0d0 .part v0x5607ff351430_11, 96, 16;
v0x5607ff351430_12 .array/port v0x5607ff351430, 12;
L_0x5607ff35b350 .part v0x5607ff351430_12, 112, 16;
L_0x5607ff35b3f0 .concat [ 16 16 16 16], L_0x5607ff35b350, L_0x5607ff35b0d0, L_0x5607ff35b030, L_0x5607ff35ad30;
L_0x5607ff35b810 .part v0x5607ff351430_6, 16, 16;
L_0x5607ff35b8b0 .part v0x5607ff351430_7, 16, 16;
L_0x5607ff35bb50 .part v0x5607ff351430_8, 32, 16;
L_0x5607ff35bbf0 .part v0x5607ff351430_9, 48, 16;
L_0x5607ff35bea0 .concat [ 16 16 16 16], L_0x5607ff35bbf0, L_0x5607ff35bb50, L_0x5607ff35b8b0, L_0x5607ff35b810;
L_0x5607ff35c0d0 .part v0x5607ff351430_10, 64, 16;
L_0x5607ff35c420 .part v0x5607ff351430_11, 80, 16;
L_0x5607ff35c4c0 .part v0x5607ff351430_12, 96, 16;
v0x5607ff351430_13 .array/port v0x5607ff351430, 13;
L_0x5607ff35c790 .part v0x5607ff351430_13, 112, 16;
L_0x5607ff35c830 .concat [ 16 16 16 16], L_0x5607ff35c790, L_0x5607ff35c4c0, L_0x5607ff35c420, L_0x5607ff35c0d0;
L_0x5607ff35cca0 .part v0x5607ff351430_7, 0, 16;
L_0x5607ff35cd40 .part v0x5607ff351430_8, 16, 16;
L_0x5607ff35d030 .part v0x5607ff351430_9, 32, 16;
L_0x5607ff35d0d0 .part v0x5607ff351430_10, 48, 16;
L_0x5607ff35d3d0 .concat [ 16 16 16 16], L_0x5607ff35d0d0, L_0x5607ff35d030, L_0x5607ff35cd40, L_0x5607ff35cca0;
L_0x5607ff35d600 .part v0x5607ff351430_11, 64, 16;
L_0x5607ff35d910 .part v0x5607ff351430_12, 80, 16;
L_0x5607ff35d9b0 .part v0x5607ff351430_13, 96, 16;
v0x5607ff351430_14 .array/port v0x5607ff351430, 14;
L_0x5607ff35dcd0 .part v0x5607ff351430_14, 112, 16;
L_0x5607ff35dd70 .concat [ 16 16 16 16], L_0x5607ff35dcd0, L_0x5607ff35d9b0, L_0x5607ff35d910, L_0x5607ff35d600;
L_0x5607ff3700b0 .reduce/nor v0x5607ff355620_0;
L_0x5607ff370150 .cmp/eq 2, v0x5607ff351f10_0, L_0x7f0e223cc648;
L_0x5607ff370530 .cmp/eq 2, v0x5607ff351f10_0, L_0x7f0e223cc690;
L_0x5607ff3706c0 .cmp/ne 2, v0x5607ff351f10_0, L_0x7f0e223cc6d8;
S_0x5607ff33f390 .scope module, "my_tpu_top" "tpu_top" 5 113, 6 1 0, S_0x5607ff33e8a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "tpu_start";
    .port_info 3 /INPUT 32 "sram_rdata_w0";
    .port_info 4 /INPUT 32 "sram_rdata_w1";
    .port_info 5 /INPUT 32 "sram_rdata_d0";
    .port_info 6 /INPUT 32 "sram_rdata_d1";
    .port_info 7 /OUTPUT 10 "sram_raddr_w0";
    .port_info 8 /OUTPUT 10 "sram_raddr_w1";
    .port_info 9 /OUTPUT 10 "sram_raddr_d0";
    .port_info 10 /OUTPUT 10 "sram_raddr_d1";
    .port_info 11 /OUTPUT 1 "sram_write_enable_a0";
    .port_info 12 /OUTPUT 128 "sram_wdata_a";
    .port_info 13 /OUTPUT 6 "sram_waddr_a";
    .port_info 14 /OUTPUT 1 "sram_write_enable_b0";
    .port_info 15 /OUTPUT 128 "sram_wdata_b";
    .port_info 16 /OUTPUT 6 "sram_waddr_b";
    .port_info 17 /OUTPUT 1 "sram_write_enable_c0";
    .port_info 18 /OUTPUT 128 "sram_wdata_c";
    .port_info 19 /OUTPUT 6 "sram_waddr_c";
    .port_info 20 /OUTPUT 1 "tpu_done";
P_0x5607ff33f570 .param/l "ARRAY_SIZE" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x5607ff33f5b0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x5607ff33f5f0 .param/l "ORI_WIDTH" 1 6 41, +C4<0000000000000000000000000000010101>;
P_0x5607ff33f630 .param/l "OUTPUT_DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x5607ff33f670 .param/l "SRAM_DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x5607ff34a8f0_0 .net "addr_serial_num", 6 0, v0x5607ff347d30_0;  1 drivers
v0x5607ff34aa20_0 .net "alu_start", 0 0, v0x5607ff347f00_0;  1 drivers
v0x5607ff34ab30_0 .net "clk", 0 0, v0x5607ff354c80_0;  alias, 1 drivers
v0x5607ff34abd0_0 .net "cycle_num", 8 0, v0x5607ff3480f0_0;  1 drivers
v0x5607ff34ac70_0 .net "data_set", 1 0, v0x5607ff348280_0;  1 drivers
v0x5607ff34adb0_0 .net "matrix_index", 5 0, v0x5607ff348440_0;  1 drivers
v0x5607ff34ae70_0 .net/s "ori_data", 167 0, v0x5607ff346300_0;  1 drivers
v0x5607ff34af80_0 .net/s "quantized_data", 127 0, v0x5607ff3434d0_0;  1 drivers
v0x5607ff34b090_0 .net "sram_raddr_d0", 9 0, v0x5607ff342480_0;  alias, 1 drivers
v0x5607ff34b150_0 .net "sram_raddr_d1", 9 0, v0x5607ff342640_0;  alias, 1 drivers
v0x5607ff34b1f0_0 .net "sram_raddr_w0", 9 0, v0x5607ff342800_0;  alias, 1 drivers
v0x5607ff34b290_0 .net "sram_raddr_w1", 9 0, v0x5607ff3429c0_0;  alias, 1 drivers
v0x5607ff34b330_0 .net "sram_rdata_d0", 31 0, v0x5607ff3526f0_0;  1 drivers
v0x5607ff34b3d0_0 .net "sram_rdata_d1", 31 0, v0x5607ff352800_0;  1 drivers
v0x5607ff34b470_0 .net "sram_rdata_w0", 31 0, v0x5607ff3524d0_0;  1 drivers
v0x5607ff34b510_0 .net "sram_rdata_w1", 31 0, v0x5607ff3525e0_0;  1 drivers
v0x5607ff34b5e0_0 .net "sram_waddr_a", 5 0, v0x5607ff349600_0;  alias, 1 drivers
v0x5607ff34b7c0_0 .net "sram_waddr_b", 5 0, v0x5607ff3497a0_0;  alias, 1 drivers
v0x5607ff34b890_0 .net "sram_waddr_c", 5 0, v0x5607ff349960_0;  alias, 1 drivers
v0x5607ff34b960_0 .net "sram_wdata_a", 127 0, v0x5607ff349b20_0;  alias, 1 drivers
v0x5607ff34ba30_0 .net "sram_wdata_b", 127 0, v0x5607ff349ce0_0;  alias, 1 drivers
v0x5607ff34bb00_0 .net "sram_wdata_c", 127 0, v0x5607ff349ea0_0;  alias, 1 drivers
v0x5607ff34bbd0_0 .net "sram_write_enable", 0 0, v0x5607ff3485c0_0;  1 drivers
v0x5607ff34bc70_0 .net "sram_write_enable_a0", 0 0, v0x5607ff34a210_0;  alias, 1 drivers
v0x5607ff34bd10_0 .net "sram_write_enable_b0", 0 0, v0x5607ff34a370_0;  alias, 1 drivers
v0x5607ff34bde0_0 .net "sram_write_enable_c0", 0 0, v0x5607ff34a4f0_0;  alias, 1 drivers
v0x5607ff34beb0_0 .net "srstn", 0 0, L_0x5607ff3700b0;  1 drivers
v0x5607ff34bf50_0 .net "tpu_done", 0 0, v0x5607ff3488f0_0;  alias, 1 drivers
v0x5607ff34c020_0 .net "tpu_start", 0 0, v0x5607ff352910_0;  1 drivers
S_0x5607ff33fb40 .scope module, "addr_sel" "addr_sel" 6 65, 7 4 0, S_0x5607ff33f390;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr_serial_num";
    .port_info 2 /OUTPUT 10 "sram_raddr_w0";
    .port_info 3 /OUTPUT 10 "sram_raddr_w1";
    .port_info 4 /OUTPUT 10 "sram_raddr_d0";
    .port_info 5 /OUTPUT 10 "sram_raddr_d1";
L_0x5607ff303330 .functor AND 1, L_0x5607ff36e690, L_0x5607ff36e900, C4<1>, C4<1>;
L_0x5607ff36efe0 .functor AND 1, L_0x5607ff36f770, L_0x5607ff36fa40, C4<1>, C4<1>;
v0x5607ff33fea0_0 .net *"_ivl_0", 31 0, L_0x5607ff35e230;  1 drivers
v0x5607ff33ffa0_0 .net *"_ivl_10", 9 0, L_0x5607ff36e2e0;  1 drivers
L_0x7f0e223cc0f0 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x5607ff340080_0 .net/2u *"_ivl_12", 9 0, L_0x7f0e223cc0f0;  1 drivers
v0x5607ff340170_0 .net *"_ivl_16", 31 0, L_0x5607ff36e550;  1 drivers
L_0x7f0e223cc138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5607ff340250_0 .net *"_ivl_19", 24 0, L_0x7f0e223cc138;  1 drivers
L_0x7f0e223cc180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5607ff340380_0 .net/2u *"_ivl_20", 31 0, L_0x7f0e223cc180;  1 drivers
v0x5607ff340460_0 .net *"_ivl_22", 0 0, L_0x5607ff36e690;  1 drivers
v0x5607ff340520_0 .net *"_ivl_24", 31 0, L_0x5607ff36e810;  1 drivers
L_0x7f0e223cc1c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5607ff340600_0 .net *"_ivl_27", 24 0, L_0x7f0e223cc1c8;  1 drivers
L_0x7f0e223cc210 .functor BUFT 1, C4<00000000000000000000000001100110>, C4<0>, C4<0>, C4<0>;
v0x5607ff3406e0_0 .net/2u *"_ivl_28", 31 0, L_0x7f0e223cc210;  1 drivers
L_0x7f0e223cc018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5607ff3407c0_0 .net *"_ivl_3", 24 0, L_0x7f0e223cc018;  1 drivers
v0x5607ff3408a0_0 .net *"_ivl_30", 0 0, L_0x5607ff36e900;  1 drivers
v0x5607ff340960_0 .net *"_ivl_33", 0 0, L_0x5607ff303330;  1 drivers
L_0x7f0e223cc258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5607ff340a20_0 .net/2u *"_ivl_34", 2 0, L_0x7f0e223cc258;  1 drivers
L_0x7f0e223cc2a0 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x5607ff340b00_0 .net/2u *"_ivl_36", 6 0, L_0x7f0e223cc2a0;  1 drivers
v0x5607ff340be0_0 .net *"_ivl_38", 6 0, L_0x5607ff36ebc0;  1 drivers
L_0x7f0e223cc060 .functor BUFT 1, C4<00000000000000000000000001100010>, C4<0>, C4<0>, C4<0>;
v0x5607ff340cc0_0 .net/2u *"_ivl_4", 31 0, L_0x7f0e223cc060;  1 drivers
v0x5607ff340da0_0 .net *"_ivl_40", 9 0, L_0x5607ff36ec60;  1 drivers
L_0x7f0e223cc2e8 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x5607ff340e80_0 .net/2u *"_ivl_42", 9 0, L_0x7f0e223cc2e8;  1 drivers
v0x5607ff340f60_0 .net *"_ivl_46", 31 0, L_0x5607ff36ef40;  1 drivers
L_0x7f0e223cc330 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5607ff341040_0 .net *"_ivl_49", 24 0, L_0x7f0e223cc330;  1 drivers
L_0x7f0e223cc378 .functor BUFT 1, C4<00000000000000000000000001100010>, C4<0>, C4<0>, C4<0>;
v0x5607ff341120_0 .net/2u *"_ivl_50", 31 0, L_0x7f0e223cc378;  1 drivers
v0x5607ff341200_0 .net *"_ivl_52", 0 0, L_0x5607ff36f0a0;  1 drivers
L_0x7f0e223cc3c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5607ff3412c0_0 .net/2u *"_ivl_54", 2 0, L_0x7f0e223cc3c0;  1 drivers
v0x5607ff3413a0_0 .net *"_ivl_56", 9 0, L_0x5607ff36f1e0;  1 drivers
L_0x7f0e223cc408 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x5607ff341480_0 .net/2u *"_ivl_58", 9 0, L_0x7f0e223cc408;  1 drivers
v0x5607ff341560_0 .net *"_ivl_6", 0 0, L_0x5607ff351570;  1 drivers
v0x5607ff341620_0 .net *"_ivl_62", 31 0, L_0x5607ff36f4e0;  1 drivers
L_0x7f0e223cc450 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5607ff341700_0 .net *"_ivl_65", 24 0, L_0x7f0e223cc450;  1 drivers
L_0x7f0e223cc498 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5607ff3417e0_0 .net/2u *"_ivl_66", 31 0, L_0x7f0e223cc498;  1 drivers
v0x5607ff3418c0_0 .net *"_ivl_68", 0 0, L_0x5607ff36f770;  1 drivers
v0x5607ff341980_0 .net *"_ivl_70", 31 0, L_0x5607ff36f8b0;  1 drivers
L_0x7f0e223cc4e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5607ff341a60_0 .net *"_ivl_73", 24 0, L_0x7f0e223cc4e0;  1 drivers
L_0x7f0e223cc528 .functor BUFT 1, C4<00000000000000000000000001100110>, C4<0>, C4<0>, C4<0>;
v0x5607ff341b40_0 .net/2u *"_ivl_74", 31 0, L_0x7f0e223cc528;  1 drivers
v0x5607ff341c20_0 .net *"_ivl_76", 0 0, L_0x5607ff36fa40;  1 drivers
v0x5607ff341ce0_0 .net *"_ivl_79", 0 0, L_0x5607ff36efe0;  1 drivers
L_0x7f0e223cc0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5607ff341da0_0 .net/2u *"_ivl_8", 2 0, L_0x7f0e223cc0a8;  1 drivers
L_0x7f0e223cc570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5607ff341e80_0 .net/2u *"_ivl_80", 2 0, L_0x7f0e223cc570;  1 drivers
L_0x7f0e223cc5b8 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x5607ff341f60_0 .net/2u *"_ivl_82", 6 0, L_0x7f0e223cc5b8;  1 drivers
v0x5607ff342040_0 .net *"_ivl_84", 6 0, L_0x5607ff36fc20;  1 drivers
v0x5607ff342120_0 .net *"_ivl_86", 9 0, L_0x5607ff36f950;  1 drivers
L_0x7f0e223cc600 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x5607ff342200_0 .net/2u *"_ivl_88", 9 0, L_0x7f0e223cc600;  1 drivers
v0x5607ff3422e0_0 .net "addr_serial_num", 6 0, v0x5607ff347d30_0;  alias, 1 drivers
v0x5607ff3423c0_0 .net "clk", 0 0, v0x5607ff354c80_0;  alias, 1 drivers
v0x5607ff342480_0 .var "sram_raddr_d0", 9 0;
v0x5607ff342560_0 .net "sram_raddr_d0_nx", 9 0, L_0x5607ff36f350;  1 drivers
v0x5607ff342640_0 .var "sram_raddr_d1", 9 0;
v0x5607ff342720_0 .net "sram_raddr_d1_nx", 9 0, L_0x5607ff36fe60;  1 drivers
v0x5607ff342800_0 .var "sram_raddr_w0", 9 0;
v0x5607ff3428e0_0 .net "sram_raddr_w0_nx", 9 0, L_0x5607ff36e410;  1 drivers
v0x5607ff3429c0_0 .var "sram_raddr_w1", 9 0;
v0x5607ff342aa0_0 .net "sram_raddr_w1_nx", 9 0, L_0x5607ff36ee00;  1 drivers
E_0x5607ff33fe20 .event posedge, v0x5607ff3423c0_0;
L_0x5607ff35e230 .concat [ 7 25 0 0], v0x5607ff347d30_0, L_0x7f0e223cc018;
L_0x5607ff351570 .cmp/ge 32, L_0x7f0e223cc060, L_0x5607ff35e230;
L_0x5607ff36e2e0 .concat [ 7 3 0 0], v0x5607ff347d30_0, L_0x7f0e223cc0a8;
L_0x5607ff36e410 .functor MUXZ 10, L_0x7f0e223cc0f0, L_0x5607ff36e2e0, L_0x5607ff351570, C4<>;
L_0x5607ff36e550 .concat [ 7 25 0 0], v0x5607ff347d30_0, L_0x7f0e223cc138;
L_0x5607ff36e690 .cmp/ge 32, L_0x5607ff36e550, L_0x7f0e223cc180;
L_0x5607ff36e810 .concat [ 7 25 0 0], v0x5607ff347d30_0, L_0x7f0e223cc1c8;
L_0x5607ff36e900 .cmp/ge 32, L_0x7f0e223cc210, L_0x5607ff36e810;
L_0x5607ff36ebc0 .arith/sub 7, v0x5607ff347d30_0, L_0x7f0e223cc2a0;
L_0x5607ff36ec60 .concat [ 7 3 0 0], L_0x5607ff36ebc0, L_0x7f0e223cc258;
L_0x5607ff36ee00 .functor MUXZ 10, L_0x7f0e223cc2e8, L_0x5607ff36ec60, L_0x5607ff303330, C4<>;
L_0x5607ff36ef40 .concat [ 7 25 0 0], v0x5607ff347d30_0, L_0x7f0e223cc330;
L_0x5607ff36f0a0 .cmp/ge 32, L_0x7f0e223cc378, L_0x5607ff36ef40;
L_0x5607ff36f1e0 .concat [ 7 3 0 0], v0x5607ff347d30_0, L_0x7f0e223cc3c0;
L_0x5607ff36f350 .functor MUXZ 10, L_0x7f0e223cc408, L_0x5607ff36f1e0, L_0x5607ff36f0a0, C4<>;
L_0x5607ff36f4e0 .concat [ 7 25 0 0], v0x5607ff347d30_0, L_0x7f0e223cc450;
L_0x5607ff36f770 .cmp/ge 32, L_0x5607ff36f4e0, L_0x7f0e223cc498;
L_0x5607ff36f8b0 .concat [ 7 25 0 0], v0x5607ff347d30_0, L_0x7f0e223cc4e0;
L_0x5607ff36fa40 .cmp/ge 32, L_0x7f0e223cc528, L_0x5607ff36f8b0;
L_0x5607ff36fc20 .arith/sub 7, v0x5607ff347d30_0, L_0x7f0e223cc5b8;
L_0x5607ff36f950 .concat [ 7 3 0 0], L_0x5607ff36fc20, L_0x7f0e223cc570;
L_0x5607ff36fe60 .functor MUXZ 10, L_0x7f0e223cc600, L_0x5607ff36f950, L_0x5607ff36efe0, C4<>;
S_0x5607ff342c80 .scope module, "quantize" "quantize" 6 85, 8 3 0, S_0x5607ff33f390;
 .timescale -9 -10;
    .port_info 0 /INPUT 168 "ori_data";
    .port_info 1 /OUTPUT 128 "quantized_data";
P_0x5607ff16e9d0 .param/l "ARRAY_SIZE" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5607ff16ea10 .param/l "DATA_WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
P_0x5607ff16ea50 .param/l "ORI_WIDTH" 1 8 15, +C4<0000000000000000000000000000010101>;
P_0x5607ff16ea90 .param/l "OUTPUT_DATA_WIDTH" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x5607ff16ead0 .param/l "SRAM_DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
P_0x5607ff16eb10 .param/l "max_val" 1 8 14, +C4<00000000000000000111111111111111>;
P_0x5607ff16eb50 .param/l "min_val" 1 8 14, +C4<11111111111111111000000000000000>;
v0x5607ff343200_0 .var/i "i", 31 0;
v0x5607ff343300_0 .net/s "ori_data", 167 0, v0x5607ff346300_0;  alias, 1 drivers
v0x5607ff3433e0_0 .var/s "ori_shifted_data", 20 0;
v0x5607ff3434d0_0 .var/s "quantized_data", 127 0;
E_0x5607ff343180 .event edge, v0x5607ff343300_0, v0x5607ff3433e0_0;
S_0x5607ff343610 .scope module, "systolic" "systolic" 6 99, 9 4 0, S_0x5607ff33f390;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "alu_start";
    .port_info 3 /INPUT 9 "cycle_num";
    .port_info 4 /INPUT 32 "sram_rdata_w0";
    .port_info 5 /INPUT 32 "sram_rdata_w1";
    .port_info 6 /INPUT 32 "sram_rdata_d0";
    .port_info 7 /INPUT 32 "sram_rdata_d1";
    .port_info 8 /INPUT 6 "matrix_index";
    .port_info 9 /OUTPUT 168 "mul_outcome";
P_0x5607ff343820 .param/l "ARRAY_SIZE" 0 9 5, +C4<00000000000000000000000000001000>;
P_0x5607ff343860 .param/l "DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000001000>;
P_0x5607ff3438a0 .param/l "FIRST_OUT" 1 9 26, +C4<000000000000000000000000000001001>;
P_0x5607ff3438e0 .param/l "OUTCOME_WIDTH" 1 9 28, +C4<0000000000000000000000000000010101>;
P_0x5607ff343920 .param/l "PARALLEL_START" 1 9 27, +C4<0000000000000000000000000000010001>;
P_0x5607ff343960 .param/l "SRAM_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0x5607ff344670_0 .net "alu_start", 0 0, v0x5607ff347f00_0;  alias, 1 drivers
v0x5607ff344730_0 .net "clk", 0 0, v0x5607ff354c80_0;  alias, 1 drivers
v0x5607ff344820_0 .net "cycle_num", 8 0, v0x5607ff3480f0_0;  alias, 1 drivers
v0x5607ff3448f0 .array/s "data_queue", 63 0, 7 0;
v0x5607ff3453a0_0 .var/i "i", 31 0;
v0x5607ff3454d0_0 .var/i "j", 31 0;
v0x5607ff3455b0_0 .var "lower_bound", 5 0;
v0x5607ff345690_0 .net "matrix_index", 5 0, v0x5607ff348440_0;  alias, 1 drivers
v0x5607ff345770 .array/s "matrix_mul_2D", 63 0, 20 0;
v0x5607ff346240 .array/s "matrix_mul_2D_nx", 63 0, 20 0;
v0x5607ff346300_0 .var/s "mul_outcome", 167 0;
v0x5607ff3463c0_0 .var/s "mul_result", 15 0;
v0x5607ff346480_0 .net "sram_rdata_d0", 31 0, v0x5607ff3526f0_0;  alias, 1 drivers
v0x5607ff346560_0 .net "sram_rdata_d1", 31 0, v0x5607ff352800_0;  alias, 1 drivers
v0x5607ff346640_0 .net "sram_rdata_w0", 31 0, v0x5607ff3524d0_0;  alias, 1 drivers
v0x5607ff346720_0 .net "sram_rdata_w1", 31 0, v0x5607ff3525e0_0;  alias, 1 drivers
v0x5607ff346800_0 .net "srstn", 0 0, L_0x5607ff3700b0;  alias, 1 drivers
v0x5607ff3468c0_0 .var "upper_bound", 5 0;
v0x5607ff3469a0 .array/s "weight_queue", 63 0, 7 0;
v0x5607ff345770_0 .array/port v0x5607ff345770, 0;
v0x5607ff345770_1 .array/port v0x5607ff345770, 1;
E_0x5607ff343db0/0 .event edge, v0x5607ff345690_0, v0x5607ff3468c0_0, v0x5607ff345770_0, v0x5607ff345770_1;
v0x5607ff345770_2 .array/port v0x5607ff345770, 2;
v0x5607ff345770_3 .array/port v0x5607ff345770, 3;
v0x5607ff345770_4 .array/port v0x5607ff345770, 4;
v0x5607ff345770_5 .array/port v0x5607ff345770, 5;
E_0x5607ff343db0/1 .event edge, v0x5607ff345770_2, v0x5607ff345770_3, v0x5607ff345770_4, v0x5607ff345770_5;
v0x5607ff345770_6 .array/port v0x5607ff345770, 6;
v0x5607ff345770_7 .array/port v0x5607ff345770, 7;
v0x5607ff345770_8 .array/port v0x5607ff345770, 8;
v0x5607ff345770_9 .array/port v0x5607ff345770, 9;
E_0x5607ff343db0/2 .event edge, v0x5607ff345770_6, v0x5607ff345770_7, v0x5607ff345770_8, v0x5607ff345770_9;
v0x5607ff345770_10 .array/port v0x5607ff345770, 10;
v0x5607ff345770_11 .array/port v0x5607ff345770, 11;
v0x5607ff345770_12 .array/port v0x5607ff345770, 12;
v0x5607ff345770_13 .array/port v0x5607ff345770, 13;
E_0x5607ff343db0/3 .event edge, v0x5607ff345770_10, v0x5607ff345770_11, v0x5607ff345770_12, v0x5607ff345770_13;
v0x5607ff345770_14 .array/port v0x5607ff345770, 14;
v0x5607ff345770_15 .array/port v0x5607ff345770, 15;
v0x5607ff345770_16 .array/port v0x5607ff345770, 16;
v0x5607ff345770_17 .array/port v0x5607ff345770, 17;
E_0x5607ff343db0/4 .event edge, v0x5607ff345770_14, v0x5607ff345770_15, v0x5607ff345770_16, v0x5607ff345770_17;
v0x5607ff345770_18 .array/port v0x5607ff345770, 18;
v0x5607ff345770_19 .array/port v0x5607ff345770, 19;
v0x5607ff345770_20 .array/port v0x5607ff345770, 20;
v0x5607ff345770_21 .array/port v0x5607ff345770, 21;
E_0x5607ff343db0/5 .event edge, v0x5607ff345770_18, v0x5607ff345770_19, v0x5607ff345770_20, v0x5607ff345770_21;
v0x5607ff345770_22 .array/port v0x5607ff345770, 22;
v0x5607ff345770_23 .array/port v0x5607ff345770, 23;
v0x5607ff345770_24 .array/port v0x5607ff345770, 24;
v0x5607ff345770_25 .array/port v0x5607ff345770, 25;
E_0x5607ff343db0/6 .event edge, v0x5607ff345770_22, v0x5607ff345770_23, v0x5607ff345770_24, v0x5607ff345770_25;
v0x5607ff345770_26 .array/port v0x5607ff345770, 26;
v0x5607ff345770_27 .array/port v0x5607ff345770, 27;
v0x5607ff345770_28 .array/port v0x5607ff345770, 28;
v0x5607ff345770_29 .array/port v0x5607ff345770, 29;
E_0x5607ff343db0/7 .event edge, v0x5607ff345770_26, v0x5607ff345770_27, v0x5607ff345770_28, v0x5607ff345770_29;
v0x5607ff345770_30 .array/port v0x5607ff345770, 30;
v0x5607ff345770_31 .array/port v0x5607ff345770, 31;
v0x5607ff345770_32 .array/port v0x5607ff345770, 32;
v0x5607ff345770_33 .array/port v0x5607ff345770, 33;
E_0x5607ff343db0/8 .event edge, v0x5607ff345770_30, v0x5607ff345770_31, v0x5607ff345770_32, v0x5607ff345770_33;
v0x5607ff345770_34 .array/port v0x5607ff345770, 34;
v0x5607ff345770_35 .array/port v0x5607ff345770, 35;
v0x5607ff345770_36 .array/port v0x5607ff345770, 36;
v0x5607ff345770_37 .array/port v0x5607ff345770, 37;
E_0x5607ff343db0/9 .event edge, v0x5607ff345770_34, v0x5607ff345770_35, v0x5607ff345770_36, v0x5607ff345770_37;
v0x5607ff345770_38 .array/port v0x5607ff345770, 38;
v0x5607ff345770_39 .array/port v0x5607ff345770, 39;
v0x5607ff345770_40 .array/port v0x5607ff345770, 40;
v0x5607ff345770_41 .array/port v0x5607ff345770, 41;
E_0x5607ff343db0/10 .event edge, v0x5607ff345770_38, v0x5607ff345770_39, v0x5607ff345770_40, v0x5607ff345770_41;
v0x5607ff345770_42 .array/port v0x5607ff345770, 42;
v0x5607ff345770_43 .array/port v0x5607ff345770, 43;
v0x5607ff345770_44 .array/port v0x5607ff345770, 44;
v0x5607ff345770_45 .array/port v0x5607ff345770, 45;
E_0x5607ff343db0/11 .event edge, v0x5607ff345770_42, v0x5607ff345770_43, v0x5607ff345770_44, v0x5607ff345770_45;
v0x5607ff345770_46 .array/port v0x5607ff345770, 46;
v0x5607ff345770_47 .array/port v0x5607ff345770, 47;
v0x5607ff345770_48 .array/port v0x5607ff345770, 48;
v0x5607ff345770_49 .array/port v0x5607ff345770, 49;
E_0x5607ff343db0/12 .event edge, v0x5607ff345770_46, v0x5607ff345770_47, v0x5607ff345770_48, v0x5607ff345770_49;
v0x5607ff345770_50 .array/port v0x5607ff345770, 50;
v0x5607ff345770_51 .array/port v0x5607ff345770, 51;
v0x5607ff345770_52 .array/port v0x5607ff345770, 52;
v0x5607ff345770_53 .array/port v0x5607ff345770, 53;
E_0x5607ff343db0/13 .event edge, v0x5607ff345770_50, v0x5607ff345770_51, v0x5607ff345770_52, v0x5607ff345770_53;
v0x5607ff345770_54 .array/port v0x5607ff345770, 54;
v0x5607ff345770_55 .array/port v0x5607ff345770, 55;
v0x5607ff345770_56 .array/port v0x5607ff345770, 56;
v0x5607ff345770_57 .array/port v0x5607ff345770, 57;
E_0x5607ff343db0/14 .event edge, v0x5607ff345770_54, v0x5607ff345770_55, v0x5607ff345770_56, v0x5607ff345770_57;
v0x5607ff345770_58 .array/port v0x5607ff345770, 58;
v0x5607ff345770_59 .array/port v0x5607ff345770, 59;
v0x5607ff345770_60 .array/port v0x5607ff345770, 60;
v0x5607ff345770_61 .array/port v0x5607ff345770, 61;
E_0x5607ff343db0/15 .event edge, v0x5607ff345770_58, v0x5607ff345770_59, v0x5607ff345770_60, v0x5607ff345770_61;
v0x5607ff345770_62 .array/port v0x5607ff345770, 62;
v0x5607ff345770_63 .array/port v0x5607ff345770, 63;
E_0x5607ff343db0/16 .event edge, v0x5607ff345770_62, v0x5607ff345770_63, v0x5607ff3455b0_0;
E_0x5607ff343db0 .event/or E_0x5607ff343db0/0, E_0x5607ff343db0/1, E_0x5607ff343db0/2, E_0x5607ff343db0/3, E_0x5607ff343db0/4, E_0x5607ff343db0/5, E_0x5607ff343db0/6, E_0x5607ff343db0/7, E_0x5607ff343db0/8, E_0x5607ff343db0/9, E_0x5607ff343db0/10, E_0x5607ff343db0/11, E_0x5607ff343db0/12, E_0x5607ff343db0/13, E_0x5607ff343db0/14, E_0x5607ff343db0/15, E_0x5607ff343db0/16;
v0x5607ff3469a0_0 .array/port v0x5607ff3469a0, 0;
v0x5607ff3469a0_1 .array/port v0x5607ff3469a0, 1;
E_0x5607ff344010/0 .event edge, v0x5607ff344670_0, v0x5607ff344820_0, v0x5607ff3469a0_0, v0x5607ff3469a0_1;
v0x5607ff3469a0_2 .array/port v0x5607ff3469a0, 2;
v0x5607ff3469a0_3 .array/port v0x5607ff3469a0, 3;
v0x5607ff3469a0_4 .array/port v0x5607ff3469a0, 4;
v0x5607ff3469a0_5 .array/port v0x5607ff3469a0, 5;
E_0x5607ff344010/1 .event edge, v0x5607ff3469a0_2, v0x5607ff3469a0_3, v0x5607ff3469a0_4, v0x5607ff3469a0_5;
v0x5607ff3469a0_6 .array/port v0x5607ff3469a0, 6;
v0x5607ff3469a0_7 .array/port v0x5607ff3469a0, 7;
v0x5607ff3469a0_8 .array/port v0x5607ff3469a0, 8;
v0x5607ff3469a0_9 .array/port v0x5607ff3469a0, 9;
E_0x5607ff344010/2 .event edge, v0x5607ff3469a0_6, v0x5607ff3469a0_7, v0x5607ff3469a0_8, v0x5607ff3469a0_9;
v0x5607ff3469a0_10 .array/port v0x5607ff3469a0, 10;
v0x5607ff3469a0_11 .array/port v0x5607ff3469a0, 11;
v0x5607ff3469a0_12 .array/port v0x5607ff3469a0, 12;
v0x5607ff3469a0_13 .array/port v0x5607ff3469a0, 13;
E_0x5607ff344010/3 .event edge, v0x5607ff3469a0_10, v0x5607ff3469a0_11, v0x5607ff3469a0_12, v0x5607ff3469a0_13;
v0x5607ff3469a0_14 .array/port v0x5607ff3469a0, 14;
v0x5607ff3469a0_15 .array/port v0x5607ff3469a0, 15;
v0x5607ff3469a0_16 .array/port v0x5607ff3469a0, 16;
v0x5607ff3469a0_17 .array/port v0x5607ff3469a0, 17;
E_0x5607ff344010/4 .event edge, v0x5607ff3469a0_14, v0x5607ff3469a0_15, v0x5607ff3469a0_16, v0x5607ff3469a0_17;
v0x5607ff3469a0_18 .array/port v0x5607ff3469a0, 18;
v0x5607ff3469a0_19 .array/port v0x5607ff3469a0, 19;
v0x5607ff3469a0_20 .array/port v0x5607ff3469a0, 20;
v0x5607ff3469a0_21 .array/port v0x5607ff3469a0, 21;
E_0x5607ff344010/5 .event edge, v0x5607ff3469a0_18, v0x5607ff3469a0_19, v0x5607ff3469a0_20, v0x5607ff3469a0_21;
v0x5607ff3469a0_22 .array/port v0x5607ff3469a0, 22;
v0x5607ff3469a0_23 .array/port v0x5607ff3469a0, 23;
v0x5607ff3469a0_24 .array/port v0x5607ff3469a0, 24;
v0x5607ff3469a0_25 .array/port v0x5607ff3469a0, 25;
E_0x5607ff344010/6 .event edge, v0x5607ff3469a0_22, v0x5607ff3469a0_23, v0x5607ff3469a0_24, v0x5607ff3469a0_25;
v0x5607ff3469a0_26 .array/port v0x5607ff3469a0, 26;
v0x5607ff3469a0_27 .array/port v0x5607ff3469a0, 27;
v0x5607ff3469a0_28 .array/port v0x5607ff3469a0, 28;
v0x5607ff3469a0_29 .array/port v0x5607ff3469a0, 29;
E_0x5607ff344010/7 .event edge, v0x5607ff3469a0_26, v0x5607ff3469a0_27, v0x5607ff3469a0_28, v0x5607ff3469a0_29;
v0x5607ff3469a0_30 .array/port v0x5607ff3469a0, 30;
v0x5607ff3469a0_31 .array/port v0x5607ff3469a0, 31;
v0x5607ff3469a0_32 .array/port v0x5607ff3469a0, 32;
v0x5607ff3469a0_33 .array/port v0x5607ff3469a0, 33;
E_0x5607ff344010/8 .event edge, v0x5607ff3469a0_30, v0x5607ff3469a0_31, v0x5607ff3469a0_32, v0x5607ff3469a0_33;
v0x5607ff3469a0_34 .array/port v0x5607ff3469a0, 34;
v0x5607ff3469a0_35 .array/port v0x5607ff3469a0, 35;
v0x5607ff3469a0_36 .array/port v0x5607ff3469a0, 36;
v0x5607ff3469a0_37 .array/port v0x5607ff3469a0, 37;
E_0x5607ff344010/9 .event edge, v0x5607ff3469a0_34, v0x5607ff3469a0_35, v0x5607ff3469a0_36, v0x5607ff3469a0_37;
v0x5607ff3469a0_38 .array/port v0x5607ff3469a0, 38;
v0x5607ff3469a0_39 .array/port v0x5607ff3469a0, 39;
v0x5607ff3469a0_40 .array/port v0x5607ff3469a0, 40;
v0x5607ff3469a0_41 .array/port v0x5607ff3469a0, 41;
E_0x5607ff344010/10 .event edge, v0x5607ff3469a0_38, v0x5607ff3469a0_39, v0x5607ff3469a0_40, v0x5607ff3469a0_41;
v0x5607ff3469a0_42 .array/port v0x5607ff3469a0, 42;
v0x5607ff3469a0_43 .array/port v0x5607ff3469a0, 43;
v0x5607ff3469a0_44 .array/port v0x5607ff3469a0, 44;
v0x5607ff3469a0_45 .array/port v0x5607ff3469a0, 45;
E_0x5607ff344010/11 .event edge, v0x5607ff3469a0_42, v0x5607ff3469a0_43, v0x5607ff3469a0_44, v0x5607ff3469a0_45;
v0x5607ff3469a0_46 .array/port v0x5607ff3469a0, 46;
v0x5607ff3469a0_47 .array/port v0x5607ff3469a0, 47;
v0x5607ff3469a0_48 .array/port v0x5607ff3469a0, 48;
v0x5607ff3469a0_49 .array/port v0x5607ff3469a0, 49;
E_0x5607ff344010/12 .event edge, v0x5607ff3469a0_46, v0x5607ff3469a0_47, v0x5607ff3469a0_48, v0x5607ff3469a0_49;
v0x5607ff3469a0_50 .array/port v0x5607ff3469a0, 50;
v0x5607ff3469a0_51 .array/port v0x5607ff3469a0, 51;
v0x5607ff3469a0_52 .array/port v0x5607ff3469a0, 52;
v0x5607ff3469a0_53 .array/port v0x5607ff3469a0, 53;
E_0x5607ff344010/13 .event edge, v0x5607ff3469a0_50, v0x5607ff3469a0_51, v0x5607ff3469a0_52, v0x5607ff3469a0_53;
v0x5607ff3469a0_54 .array/port v0x5607ff3469a0, 54;
v0x5607ff3469a0_55 .array/port v0x5607ff3469a0, 55;
v0x5607ff3469a0_56 .array/port v0x5607ff3469a0, 56;
v0x5607ff3469a0_57 .array/port v0x5607ff3469a0, 57;
E_0x5607ff344010/14 .event edge, v0x5607ff3469a0_54, v0x5607ff3469a0_55, v0x5607ff3469a0_56, v0x5607ff3469a0_57;
v0x5607ff3469a0_58 .array/port v0x5607ff3469a0, 58;
v0x5607ff3469a0_59 .array/port v0x5607ff3469a0, 59;
v0x5607ff3469a0_60 .array/port v0x5607ff3469a0, 60;
v0x5607ff3469a0_61 .array/port v0x5607ff3469a0, 61;
E_0x5607ff344010/15 .event edge, v0x5607ff3469a0_58, v0x5607ff3469a0_59, v0x5607ff3469a0_60, v0x5607ff3469a0_61;
v0x5607ff3469a0_62 .array/port v0x5607ff3469a0, 62;
v0x5607ff3469a0_63 .array/port v0x5607ff3469a0, 63;
v0x5607ff3448f0_0 .array/port v0x5607ff3448f0, 0;
v0x5607ff3448f0_1 .array/port v0x5607ff3448f0, 1;
E_0x5607ff344010/16 .event edge, v0x5607ff3469a0_62, v0x5607ff3469a0_63, v0x5607ff3448f0_0, v0x5607ff3448f0_1;
v0x5607ff3448f0_2 .array/port v0x5607ff3448f0, 2;
v0x5607ff3448f0_3 .array/port v0x5607ff3448f0, 3;
v0x5607ff3448f0_4 .array/port v0x5607ff3448f0, 4;
v0x5607ff3448f0_5 .array/port v0x5607ff3448f0, 5;
E_0x5607ff344010/17 .event edge, v0x5607ff3448f0_2, v0x5607ff3448f0_3, v0x5607ff3448f0_4, v0x5607ff3448f0_5;
v0x5607ff3448f0_6 .array/port v0x5607ff3448f0, 6;
v0x5607ff3448f0_7 .array/port v0x5607ff3448f0, 7;
v0x5607ff3448f0_8 .array/port v0x5607ff3448f0, 8;
v0x5607ff3448f0_9 .array/port v0x5607ff3448f0, 9;
E_0x5607ff344010/18 .event edge, v0x5607ff3448f0_6, v0x5607ff3448f0_7, v0x5607ff3448f0_8, v0x5607ff3448f0_9;
v0x5607ff3448f0_10 .array/port v0x5607ff3448f0, 10;
v0x5607ff3448f0_11 .array/port v0x5607ff3448f0, 11;
v0x5607ff3448f0_12 .array/port v0x5607ff3448f0, 12;
v0x5607ff3448f0_13 .array/port v0x5607ff3448f0, 13;
E_0x5607ff344010/19 .event edge, v0x5607ff3448f0_10, v0x5607ff3448f0_11, v0x5607ff3448f0_12, v0x5607ff3448f0_13;
v0x5607ff3448f0_14 .array/port v0x5607ff3448f0, 14;
v0x5607ff3448f0_15 .array/port v0x5607ff3448f0, 15;
v0x5607ff3448f0_16 .array/port v0x5607ff3448f0, 16;
v0x5607ff3448f0_17 .array/port v0x5607ff3448f0, 17;
E_0x5607ff344010/20 .event edge, v0x5607ff3448f0_14, v0x5607ff3448f0_15, v0x5607ff3448f0_16, v0x5607ff3448f0_17;
v0x5607ff3448f0_18 .array/port v0x5607ff3448f0, 18;
v0x5607ff3448f0_19 .array/port v0x5607ff3448f0, 19;
v0x5607ff3448f0_20 .array/port v0x5607ff3448f0, 20;
v0x5607ff3448f0_21 .array/port v0x5607ff3448f0, 21;
E_0x5607ff344010/21 .event edge, v0x5607ff3448f0_18, v0x5607ff3448f0_19, v0x5607ff3448f0_20, v0x5607ff3448f0_21;
v0x5607ff3448f0_22 .array/port v0x5607ff3448f0, 22;
v0x5607ff3448f0_23 .array/port v0x5607ff3448f0, 23;
v0x5607ff3448f0_24 .array/port v0x5607ff3448f0, 24;
v0x5607ff3448f0_25 .array/port v0x5607ff3448f0, 25;
E_0x5607ff344010/22 .event edge, v0x5607ff3448f0_22, v0x5607ff3448f0_23, v0x5607ff3448f0_24, v0x5607ff3448f0_25;
v0x5607ff3448f0_26 .array/port v0x5607ff3448f0, 26;
v0x5607ff3448f0_27 .array/port v0x5607ff3448f0, 27;
v0x5607ff3448f0_28 .array/port v0x5607ff3448f0, 28;
v0x5607ff3448f0_29 .array/port v0x5607ff3448f0, 29;
E_0x5607ff344010/23 .event edge, v0x5607ff3448f0_26, v0x5607ff3448f0_27, v0x5607ff3448f0_28, v0x5607ff3448f0_29;
v0x5607ff3448f0_30 .array/port v0x5607ff3448f0, 30;
v0x5607ff3448f0_31 .array/port v0x5607ff3448f0, 31;
v0x5607ff3448f0_32 .array/port v0x5607ff3448f0, 32;
v0x5607ff3448f0_33 .array/port v0x5607ff3448f0, 33;
E_0x5607ff344010/24 .event edge, v0x5607ff3448f0_30, v0x5607ff3448f0_31, v0x5607ff3448f0_32, v0x5607ff3448f0_33;
v0x5607ff3448f0_34 .array/port v0x5607ff3448f0, 34;
v0x5607ff3448f0_35 .array/port v0x5607ff3448f0, 35;
v0x5607ff3448f0_36 .array/port v0x5607ff3448f0, 36;
v0x5607ff3448f0_37 .array/port v0x5607ff3448f0, 37;
E_0x5607ff344010/25 .event edge, v0x5607ff3448f0_34, v0x5607ff3448f0_35, v0x5607ff3448f0_36, v0x5607ff3448f0_37;
v0x5607ff3448f0_38 .array/port v0x5607ff3448f0, 38;
v0x5607ff3448f0_39 .array/port v0x5607ff3448f0, 39;
v0x5607ff3448f0_40 .array/port v0x5607ff3448f0, 40;
v0x5607ff3448f0_41 .array/port v0x5607ff3448f0, 41;
E_0x5607ff344010/26 .event edge, v0x5607ff3448f0_38, v0x5607ff3448f0_39, v0x5607ff3448f0_40, v0x5607ff3448f0_41;
v0x5607ff3448f0_42 .array/port v0x5607ff3448f0, 42;
v0x5607ff3448f0_43 .array/port v0x5607ff3448f0, 43;
v0x5607ff3448f0_44 .array/port v0x5607ff3448f0, 44;
v0x5607ff3448f0_45 .array/port v0x5607ff3448f0, 45;
E_0x5607ff344010/27 .event edge, v0x5607ff3448f0_42, v0x5607ff3448f0_43, v0x5607ff3448f0_44, v0x5607ff3448f0_45;
v0x5607ff3448f0_46 .array/port v0x5607ff3448f0, 46;
v0x5607ff3448f0_47 .array/port v0x5607ff3448f0, 47;
v0x5607ff3448f0_48 .array/port v0x5607ff3448f0, 48;
v0x5607ff3448f0_49 .array/port v0x5607ff3448f0, 49;
E_0x5607ff344010/28 .event edge, v0x5607ff3448f0_46, v0x5607ff3448f0_47, v0x5607ff3448f0_48, v0x5607ff3448f0_49;
v0x5607ff3448f0_50 .array/port v0x5607ff3448f0, 50;
v0x5607ff3448f0_51 .array/port v0x5607ff3448f0, 51;
v0x5607ff3448f0_52 .array/port v0x5607ff3448f0, 52;
v0x5607ff3448f0_53 .array/port v0x5607ff3448f0, 53;
E_0x5607ff344010/29 .event edge, v0x5607ff3448f0_50, v0x5607ff3448f0_51, v0x5607ff3448f0_52, v0x5607ff3448f0_53;
v0x5607ff3448f0_54 .array/port v0x5607ff3448f0, 54;
v0x5607ff3448f0_55 .array/port v0x5607ff3448f0, 55;
v0x5607ff3448f0_56 .array/port v0x5607ff3448f0, 56;
v0x5607ff3448f0_57 .array/port v0x5607ff3448f0, 57;
E_0x5607ff344010/30 .event edge, v0x5607ff3448f0_54, v0x5607ff3448f0_55, v0x5607ff3448f0_56, v0x5607ff3448f0_57;
v0x5607ff3448f0_58 .array/port v0x5607ff3448f0, 58;
v0x5607ff3448f0_59 .array/port v0x5607ff3448f0, 59;
v0x5607ff3448f0_60 .array/port v0x5607ff3448f0, 60;
v0x5607ff3448f0_61 .array/port v0x5607ff3448f0, 61;
E_0x5607ff344010/31 .event edge, v0x5607ff3448f0_58, v0x5607ff3448f0_59, v0x5607ff3448f0_60, v0x5607ff3448f0_61;
v0x5607ff3448f0_62 .array/port v0x5607ff3448f0, 62;
v0x5607ff3448f0_63 .array/port v0x5607ff3448f0, 63;
E_0x5607ff344010/32 .event edge, v0x5607ff3448f0_62, v0x5607ff3448f0_63, v0x5607ff3463c0_0, v0x5607ff345770_0;
E_0x5607ff344010/33 .event edge, v0x5607ff345770_1, v0x5607ff345770_2, v0x5607ff345770_3, v0x5607ff345770_4;
E_0x5607ff344010/34 .event edge, v0x5607ff345770_5, v0x5607ff345770_6, v0x5607ff345770_7, v0x5607ff345770_8;
E_0x5607ff344010/35 .event edge, v0x5607ff345770_9, v0x5607ff345770_10, v0x5607ff345770_11, v0x5607ff345770_12;
E_0x5607ff344010/36 .event edge, v0x5607ff345770_13, v0x5607ff345770_14, v0x5607ff345770_15, v0x5607ff345770_16;
E_0x5607ff344010/37 .event edge, v0x5607ff345770_17, v0x5607ff345770_18, v0x5607ff345770_19, v0x5607ff345770_20;
E_0x5607ff344010/38 .event edge, v0x5607ff345770_21, v0x5607ff345770_22, v0x5607ff345770_23, v0x5607ff345770_24;
E_0x5607ff344010/39 .event edge, v0x5607ff345770_25, v0x5607ff345770_26, v0x5607ff345770_27, v0x5607ff345770_28;
E_0x5607ff344010/40 .event edge, v0x5607ff345770_29, v0x5607ff345770_30, v0x5607ff345770_31, v0x5607ff345770_32;
E_0x5607ff344010/41 .event edge, v0x5607ff345770_33, v0x5607ff345770_34, v0x5607ff345770_35, v0x5607ff345770_36;
E_0x5607ff344010/42 .event edge, v0x5607ff345770_37, v0x5607ff345770_38, v0x5607ff345770_39, v0x5607ff345770_40;
E_0x5607ff344010/43 .event edge, v0x5607ff345770_41, v0x5607ff345770_42, v0x5607ff345770_43, v0x5607ff345770_44;
E_0x5607ff344010/44 .event edge, v0x5607ff345770_45, v0x5607ff345770_46, v0x5607ff345770_47, v0x5607ff345770_48;
E_0x5607ff344010/45 .event edge, v0x5607ff345770_49, v0x5607ff345770_50, v0x5607ff345770_51, v0x5607ff345770_52;
E_0x5607ff344010/46 .event edge, v0x5607ff345770_53, v0x5607ff345770_54, v0x5607ff345770_55, v0x5607ff345770_56;
E_0x5607ff344010/47 .event edge, v0x5607ff345770_57, v0x5607ff345770_58, v0x5607ff345770_59, v0x5607ff345770_60;
E_0x5607ff344010/48 .event edge, v0x5607ff345770_61, v0x5607ff345770_62, v0x5607ff345770_63;
E_0x5607ff344010 .event/or E_0x5607ff344010/0, E_0x5607ff344010/1, E_0x5607ff344010/2, E_0x5607ff344010/3, E_0x5607ff344010/4, E_0x5607ff344010/5, E_0x5607ff344010/6, E_0x5607ff344010/7, E_0x5607ff344010/8, E_0x5607ff344010/9, E_0x5607ff344010/10, E_0x5607ff344010/11, E_0x5607ff344010/12, E_0x5607ff344010/13, E_0x5607ff344010/14, E_0x5607ff344010/15, E_0x5607ff344010/16, E_0x5607ff344010/17, E_0x5607ff344010/18, E_0x5607ff344010/19, E_0x5607ff344010/20, E_0x5607ff344010/21, E_0x5607ff344010/22, E_0x5607ff344010/23, E_0x5607ff344010/24, E_0x5607ff344010/25, E_0x5607ff344010/26, E_0x5607ff344010/27, E_0x5607ff344010/28, E_0x5607ff344010/29, E_0x5607ff344010/30, E_0x5607ff344010/31, E_0x5607ff344010/32, E_0x5607ff344010/33, E_0x5607ff344010/34, E_0x5607ff344010/35, E_0x5607ff344010/36, E_0x5607ff344010/37, E_0x5607ff344010/38, E_0x5607ff344010/39, E_0x5607ff344010/40, E_0x5607ff344010/41, E_0x5607ff344010/42, E_0x5607ff344010/43, E_0x5607ff344010/44, E_0x5607ff344010/45, E_0x5607ff344010/46, E_0x5607ff344010/47, E_0x5607ff344010/48;
S_0x5607ff3475b0 .scope module, "systolic_controll" "systolic_controll" 6 122, 10 3 0, S_0x5607ff33f390;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "tpu_start";
    .port_info 3 /OUTPUT 1 "sram_write_enable";
    .port_info 4 /OUTPUT 7 "addr_serial_num";
    .port_info 5 /OUTPUT 1 "alu_start";
    .port_info 6 /OUTPUT 9 "cycle_num";
    .port_info 7 /OUTPUT 6 "matrix_index";
    .port_info 8 /OUTPUT 2 "data_set";
    .port_info 9 /OUTPUT 1 "tpu_done";
P_0x5607ff347740 .param/l "ARRAY_SIZE" 0 10 4, +C4<00000000000000000000000000001000>;
P_0x5607ff347780 .param/l "IDLE" 1 10 25, C4<000>;
P_0x5607ff3477c0 .param/l "LOAD_DATA" 1 10 25, C4<001>;
P_0x5607ff347800 .param/l "ROLLING" 1 10 25, C4<011>;
P_0x5607ff347840 .param/l "WAIT1" 1 10 25, C4<010>;
v0x5607ff347d30_0 .var "addr_serial_num", 6 0;
v0x5607ff347e40_0 .var "addr_serial_num_nx", 6 0;
v0x5607ff347f00_0 .var "alu_start", 0 0;
v0x5607ff348000_0 .net "clk", 0 0, v0x5607ff354c80_0;  alias, 1 drivers
v0x5607ff3480f0_0 .var "cycle_num", 8 0;
v0x5607ff3481e0_0 .var "cycle_num_nx", 8 0;
v0x5607ff348280_0 .var "data_set", 1 0;
v0x5607ff348360_0 .var "data_set_nx", 1 0;
v0x5607ff348440_0 .var "matrix_index", 5 0;
v0x5607ff348500_0 .var "matrix_index_nx", 5 0;
v0x5607ff3485c0_0 .var "sram_write_enable", 0 0;
v0x5607ff348680_0 .net "srstn", 0 0, L_0x5607ff3700b0;  alias, 1 drivers
v0x5607ff348750_0 .var "state", 2 0;
v0x5607ff348810_0 .var "state_nx", 2 0;
v0x5607ff3488f0_0 .var "tpu_done", 0 0;
v0x5607ff3489b0_0 .var "tpu_done_nx", 0 0;
v0x5607ff348a70_0 .net "tpu_start", 0 0, v0x5607ff352910_0;  alias, 1 drivers
E_0x5607ff347bf0 .event edge, v0x5607ff348750_0, v0x5607ff344820_0, v0x5607ff345690_0, v0x5607ff348280_0;
E_0x5607ff347c60 .event edge, v0x5607ff348750_0, v0x5607ff348a70_0, v0x5607ff3422e0_0;
E_0x5607ff347cc0 .event edge, v0x5607ff348750_0, v0x5607ff348a70_0, v0x5607ff345690_0, v0x5607ff348280_0;
S_0x5607ff348cd0 .scope module, "write_out" "write_out" 6 143, 11 3 0, S_0x5607ff33f390;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "sram_write_enable";
    .port_info 3 /INPUT 2 "data_set";
    .port_info 4 /INPUT 6 "matrix_index";
    .port_info 5 /INPUT 128 "quantized_data";
    .port_info 6 /OUTPUT 1 "sram_write_enable_a0";
    .port_info 7 /OUTPUT 128 "sram_wdata_a";
    .port_info 8 /OUTPUT 6 "sram_waddr_a";
    .port_info 9 /OUTPUT 1 "sram_write_enable_b0";
    .port_info 10 /OUTPUT 128 "sram_wdata_b";
    .port_info 11 /OUTPUT 6 "sram_waddr_b";
    .port_info 12 /OUTPUT 1 "sram_write_enable_c0";
    .port_info 13 /OUTPUT 128 "sram_wdata_c";
    .port_info 14 /OUTPUT 6 "sram_waddr_c";
P_0x5607ff348eb0 .param/l "ARRAY_SIZE" 0 11 4, +C4<00000000000000000000000000001000>;
P_0x5607ff348ef0 .param/l "MAX_INDEX" 1 11 31, +C4<000000000000000000000000000000111>;
P_0x5607ff348f30 .param/l "OUTPUT_DATA_WIDTH" 0 11 5, +C4<00000000000000000000000000010000>;
v0x5607ff349160_0 .net "clk", 0 0, v0x5607ff354c80_0;  alias, 1 drivers
v0x5607ff349220_0 .net "data_set", 1 0, v0x5607ff348280_0;  alias, 1 drivers
v0x5607ff349310_0 .var/i "i", 31 0;
v0x5607ff3493e0_0 .net "matrix_index", 5 0, v0x5607ff348440_0;  alias, 1 drivers
v0x5607ff3494f0_0 .net/s "quantized_data", 127 0, v0x5607ff3434d0_0;  alias, 1 drivers
v0x5607ff349600_0 .var "sram_waddr_a", 5 0;
v0x5607ff3496c0_0 .var "sram_waddr_a_nx", 5 0;
v0x5607ff3497a0_0 .var "sram_waddr_b", 5 0;
v0x5607ff349880_0 .var "sram_waddr_b_nx", 5 0;
v0x5607ff349960_0 .var "sram_waddr_c", 5 0;
v0x5607ff349a40_0 .var "sram_waddr_c_nx", 5 0;
v0x5607ff349b20_0 .var "sram_wdata_a", 127 0;
v0x5607ff349c00_0 .var "sram_wdata_a_nx", 127 0;
v0x5607ff349ce0_0 .var "sram_wdata_b", 127 0;
v0x5607ff349dc0_0 .var "sram_wdata_b_nx", 127 0;
v0x5607ff349ea0_0 .var "sram_wdata_c", 127 0;
v0x5607ff349f80_0 .var "sram_wdata_c_nx", 127 0;
v0x5607ff34a170_0 .net "sram_write_enable", 0 0, v0x5607ff3485c0_0;  alias, 1 drivers
v0x5607ff34a210_0 .var "sram_write_enable_a0", 0 0;
v0x5607ff34a2b0_0 .var "sram_write_enable_a0_nx", 0 0;
v0x5607ff34a370_0 .var "sram_write_enable_b0", 0 0;
v0x5607ff34a430_0 .var "sram_write_enable_b0_nx", 0 0;
v0x5607ff34a4f0_0 .var "sram_write_enable_c0", 0 0;
v0x5607ff34a5b0_0 .var "sram_write_enable_c0_nx", 0 0;
v0x5607ff34a670_0 .net "srstn", 0 0, L_0x5607ff3700b0;  alias, 1 drivers
E_0x5607ff3490d0 .event edge, v0x5607ff3485c0_0, v0x5607ff348280_0, v0x5607ff345690_0, v0x5607ff3434d0_0;
S_0x5607ff3536b0 .scope task, "wout" "wout" 4 503, 4 503 0, S_0x5607ff1a1590;
 .timescale -9 -10;
v0x5607ff353890_0 .var/i "this_i", 31 0;
v0x5607ff353990_0 .var/i "this_k", 31 0;
TD_test_tpu.wout ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff353990_0, 0, 32;
T_6.34 ;
    %load/vec4 v0x5607ff353990_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_6.35, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5607ff353890_0, 0, 32;
T_6.36 ;
    %load/vec4 v0x5607ff353890_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.37, 5;
    %ix/getv/s 4, v0x5607ff353990_0;
    %load/vec4a v0x5607ff351430, 4;
    %load/vec4 v0x5607ff353890_0;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 4 507 "$write", "%d ", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x5607ff353890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5607ff353890_0, 0, 32;
    %jmp T_6.36;
T_6.37 ;
    %vpi_call 4 509 "$write", "\012\012" {0 0 0};
    %load/vec4 v0x5607ff353990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff353990_0, 0, 32;
    %jmp T_6.34;
T_6.35 ;
    %end;
S_0x5607ff353a70 .scope task, "wout2" "wout2" 4 513, 4 513 0, S_0x5607ff1a1590;
 .timescale -9 -10;
v0x5607ff353ca0_0 .var/i "this_i", 31 0;
v0x5607ff353da0_0 .var/i "this_k", 31 0;
TD_test_tpu.wout2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff353da0_0, 0, 32;
T_7.38 ;
    %load/vec4 v0x5607ff353da0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.39, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5607ff353ca0_0, 0, 32;
T_7.40 ;
    %load/vec4 v0x5607ff353ca0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.41, 5;
    %ix/getv/s 4, v0x5607ff353da0_0;
    %load/vec4a v0x5607ff354de0, 4;
    %load/vec4 v0x5607ff353ca0_0;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 4 517 "$write", "%h ", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x5607ff353ca0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5607ff353ca0_0, 0, 32;
    %jmp T_7.40;
T_7.41 ;
    %vpi_call 4 519 "$write", "\012\012" {0 0 0};
    %load/vec4 v0x5607ff353da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff353da0_0, 0, 32;
    %jmp T_7.38;
T_7.39 ;
    %end;
    .scope S_0x5607ff2c42d0;
T_8 ;
    %wait E_0x5607ff190d30;
    %load/vec4 v0x5607ff33cc40_0;
    %inv;
    %load/vec4 v0x5607ff33d190_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5607ff33cac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5607ff33cfd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff33cd00, 0, 4;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x5607ff33d0b0_0;
    %ix/getv 3, v0x5607ff33cfd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff33cd00, 0, 4;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x5607ff33d0b0_0;
    %ix/getv 3, v0x5607ff33cfd0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff33cd00, 4, 5;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x5607ff33d0b0_0;
    %ix/getv 3, v0x5607ff33cfd0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff33cd00, 4, 5;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x5607ff33d0b0_0;
    %ix/getv 3, v0x5607ff33cfd0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff33cd00, 4, 5;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5607ff2c42d0;
T_9 ;
    %wait E_0x5607ff190d30;
    %load/vec4 v0x5607ff33cc40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x5607ff33ce10_0;
    %load/vec4a v0x5607ff33cd00, 4;
    %assign/vec4 v0x5607ff33c9c0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5607ff2c42d0;
T_10 ;
    %wait E_0x5607ff190cf0;
    %load/vec4 v0x5607ff33c9c0_0;
    %store/vec4 v0x5607ff33cef0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5607ff1a0cd0;
T_11 ;
    %wait E_0x5607ff335430;
    %load/vec4 v0x5607ff33d8c0_0;
    %inv;
    %load/vec4 v0x5607ff33ddf0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5607ff33dd10_0;
    %ix/getv 3, v0x5607ff33dc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff33d960, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5607ff1a0cd0;
T_12 ;
    %wait E_0x5607ff335430;
    %load/vec4 v0x5607ff33d8c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %ix/getv 4, v0x5607ff33da20_0;
    %load/vec4a v0x5607ff33d960, 4;
    %assign/vec4 v0x5607ff33d700_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5607ff1a0cd0;
T_13 ;
    %wait E_0x5607ff3353f0;
    %load/vec4 v0x5607ff33d700_0;
    %store/vec4 v0x5607ff33db50_0, 0, 128;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5607ff33fb40;
T_14 ;
    %wait E_0x5607ff33fe20;
    %load/vec4 v0x5607ff3428e0_0;
    %assign/vec4 v0x5607ff342800_0, 0;
    %load/vec4 v0x5607ff342aa0_0;
    %assign/vec4 v0x5607ff3429c0_0, 0;
    %load/vec4 v0x5607ff342560_0;
    %assign/vec4 v0x5607ff342480_0, 0;
    %load/vec4 v0x5607ff342720_0;
    %assign/vec4 v0x5607ff342640_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5607ff342c80;
T_15 ;
    %wait E_0x5607ff343180;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff343200_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x5607ff343200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0x5607ff343300_0;
    %load/vec4 v0x5607ff343200_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %part/s 21;
    %store/vec4 v0x5607ff3433e0_0, 0, 21;
    %load/vec4 v0x5607ff3433e0_0;
    %pad/s 32;
    %cmpi/s 32767, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.2, 5;
    %pushi/vec4 32767, 0, 16;
    %load/vec4 v0x5607ff343200_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff3434d0_0, 4, 16;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5607ff3433e0_0;
    %pad/s 32;
    %cmpi/s 4294934528, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.4, 5;
    %pushi/vec4 32768, 0, 16;
    %load/vec4 v0x5607ff343200_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff3434d0_0, 4, 16;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5607ff3433e0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5607ff343200_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff3434d0_0, 4, 16;
T_15.5 ;
T_15.3 ;
    %load/vec4 v0x5607ff343200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff343200_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5607ff343610;
T_16 ;
    %wait E_0x5607ff33fe20;
    %load/vec4 v0x5607ff346800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x5607ff3454d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3469a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3448f0, 0, 4;
    %load/vec4 v0x5607ff3454d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5607ff344670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_16.8 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.9, 5;
    %load/vec4 v0x5607ff346640_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x5607ff3453a0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/getv/s 3, v0x5607ff3453a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3469a0, 0, 4;
    %load/vec4 v0x5607ff346720_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x5607ff3453a0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3469a0, 0, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_16.8;
T_16.9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_16.10 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
T_16.12 ;
    %load/vec4 v0x5607ff3454d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.13, 5;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %pad/s 37;
    %pad/s 40;
    %muli 8, 0, 40;
    %pad/s 41;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff3469a0, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3469a0, 0, 4;
    %load/vec4 v0x5607ff3454d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
    %jmp T_16.12;
T_16.13 ;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_16.10;
T_16.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_16.14 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.15, 5;
    %load/vec4 v0x5607ff346480_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x5607ff3453a0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3448f0, 0, 4;
    %load/vec4 v0x5607ff346560_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x5607ff3453a0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %pad/s 37;
    %pad/s 40;
    %muli 8, 0, 40;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3448f0, 0, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_16.14;
T_16.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_16.16 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
T_16.18 ;
    %load/vec4 v0x5607ff3454d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.19, 5;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff3448f0, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3448f0, 0, 4;
    %load/vec4 v0x5607ff3454d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
    %jmp T_16.18;
T_16.19 ;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_16.16;
T_16.17 ;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5607ff343610;
T_17 ;
    %wait E_0x5607ff33fe20;
    %load/vec4 v0x5607ff346800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x5607ff3454d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff345770, 0, 4;
    %load/vec4 v0x5607ff3454d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
T_17.8 ;
    %load/vec4 v0x5607ff3454d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.9, 5;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff346240, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff345770, 0, 4;
    %load/vec4 v0x5607ff3454d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
    %jmp T_17.8;
T_17.9 ;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5607ff343610;
T_18 ;
    %wait E_0x5607ff344010;
    %load/vec4 v0x5607ff344670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x5607ff3454d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.5, 5;
    %pushi/vec4 9, 0, 33;
    %load/vec4 v0x5607ff344820_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/u 33;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x5607ff344820_0;
    %pad/u 33;
    %subi 9, 0, 33;
    %pushi/vec4 16, 0, 33;
    %mod;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 17, 0, 34;
    %load/vec4 v0x5607ff344820_0;
    %pad/u 34;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/u 34;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/u 34;
    %add;
    %load/vec4 v0x5607ff344820_0;
    %pad/u 34;
    %subi 17, 0, 34;
    %pushi/vec4 16, 0, 34;
    %mod;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_18.6, 9;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff3469a0, 4;
    %pad/s 16;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff3448f0, 4;
    %pad/s 16;
    %mul;
    %store/vec4 v0x5607ff3463c0_0, 0, 16;
    %load/vec4 v0x5607ff3463c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x5607ff3463c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5607ff346240, 4, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x5607ff344820_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5607ff3453a0_0;
    %load/vec4 v0x5607ff3454d0_0;
    %add;
    %load/vec4 v0x5607ff344820_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff3469a0, 4;
    %pad/s 16;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff3448f0, 4;
    %pad/s 16;
    %mul;
    %store/vec4 v0x5607ff3463c0_0, 0, 16;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff345770, 4;
    %load/vec4 v0x5607ff3463c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x5607ff3463c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5607ff346240, 4, 0;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5607ff3463c0_0, 0, 16;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff345770, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5607ff346240, 4, 0;
T_18.9 ;
T_18.7 ;
    %load/vec4 v0x5607ff3454d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5607ff3463c0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_18.10 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
T_18.12 ;
    %load/vec4 v0x5607ff3454d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.13, 5;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff345770, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5607ff346240, 4, 0;
    %load/vec4 v0x5607ff3454d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
    %jmp T_18.12;
T_18.13 ;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_18.10;
T_18.11 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5607ff343610;
T_19 ;
    %wait E_0x5607ff343db0;
    %load/vec4 v0x5607ff345690_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_19.0, 5;
    %load/vec4 v0x5607ff345690_0;
    %store/vec4 v0x5607ff3468c0_0, 0, 6;
    %load/vec4 v0x5607ff345690_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x5607ff3455b0_0, 0, 6;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5607ff345690_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x5607ff3468c0_0, 0, 6;
    %load/vec4 v0x5607ff345690_0;
    %store/vec4 v0x5607ff3455b0_0, 0, 6;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 34;
    %cmpi/s 168, 0, 34;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5607ff3453a0_0;
    %store/vec4 v0x5607ff346300_0, 4, 1;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
T_19.6 ;
    %load/vec4 v0x5607ff3454d0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5607ff3453a0_0;
    %sub;
    %cmp/s;
    %jmp/0xz T_19.7, 5;
    %load/vec4 v0x5607ff3453a0_0;
    %load/vec4 v0x5607ff3454d0_0;
    %add;
    %load/vec4 v0x5607ff3468c0_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_19.8, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff345770, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff346300_0, 4, 21;
T_19.8 ;
    %load/vec4 v0x5607ff3454d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
T_19.10 ;
    %load/vec4 v0x5607ff3453a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.11, 5;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5607ff3453a0_0;
    %sub;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
T_19.12 ;
    %load/vec4 v0x5607ff3454d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.13, 5;
    %load/vec4 v0x5607ff3453a0_0;
    %load/vec4 v0x5607ff3454d0_0;
    %add;
    %load/vec4 v0x5607ff3455b0_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_19.14, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5607ff3454d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5607ff345770, 4;
    %load/vec4 v0x5607ff3453a0_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff346300_0, 4, 21;
T_19.14 ;
    %load/vec4 v0x5607ff3454d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3454d0_0, 0, 32;
    %jmp T_19.12;
T_19.13 ;
    %load/vec4 v0x5607ff3453a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff3453a0_0, 0, 32;
    %jmp T_19.10;
T_19.11 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5607ff3475b0;
T_20 ;
    %wait E_0x5607ff33fe20;
    %load/vec4 v0x5607ff348680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5607ff348750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5607ff348280_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5607ff3480f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5607ff348440_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5607ff347d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ff3488f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5607ff348810_0;
    %assign/vec4 v0x5607ff348750_0, 0;
    %load/vec4 v0x5607ff348360_0;
    %assign/vec4 v0x5607ff348280_0, 0;
    %load/vec4 v0x5607ff3481e0_0;
    %assign/vec4 v0x5607ff3480f0_0, 0;
    %load/vec4 v0x5607ff348500_0;
    %assign/vec4 v0x5607ff348440_0, 0;
    %load/vec4 v0x5607ff347e40_0;
    %assign/vec4 v0x5607ff347d30_0, 0;
    %load/vec4 v0x5607ff3489b0_0;
    %assign/vec4 v0x5607ff3488f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5607ff3475b0;
T_21 ;
    %wait E_0x5607ff347cc0;
    %load/vec4 v0x5607ff348750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5607ff348810_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3489b0_0, 0, 1;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v0x5607ff348a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5607ff348810_0, 0, 3;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5607ff348810_0, 0, 3;
T_21.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3489b0_0, 0, 1;
    %jmp T_21.5;
T_21.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5607ff348810_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3489b0_0, 0, 1;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5607ff348810_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3489b0_0, 0, 1;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0x5607ff348440_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5607ff348280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5607ff348810_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff3489b0_0, 0, 1;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5607ff348810_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3489b0_0, 0, 1;
T_21.9 ;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5607ff3475b0;
T_22 ;
    %wait E_0x5607ff347c60;
    %load/vec4 v0x5607ff348750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5607ff347e40_0, 0, 7;
    %jmp T_22.5;
T_22.0 ;
    %load/vec4 v0x5607ff348a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5607ff347e40_0, 0, 7;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x5607ff347d30_0;
    %store/vec4 v0x5607ff347e40_0, 0, 7;
T_22.7 ;
    %jmp T_22.5;
T_22.1 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x5607ff347e40_0, 0, 7;
    %jmp T_22.5;
T_22.2 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x5607ff347e40_0, 0, 7;
    %jmp T_22.5;
T_22.3 ;
    %load/vec4 v0x5607ff347d30_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_22.8, 4;
    %load/vec4 v0x5607ff347d30_0;
    %store/vec4 v0x5607ff347e40_0, 0, 7;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x5607ff347d30_0;
    %addi 1, 0, 7;
    %store/vec4 v0x5607ff347e40_0, 0, 7;
T_22.9 ;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5607ff3475b0;
T_23 ;
    %wait E_0x5607ff347bf0;
    %load/vec4 v0x5607ff348750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff347f00_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5607ff3481e0_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff348500_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5607ff348360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3485c0_0, 0, 1;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff347f00_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5607ff3481e0_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff348500_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5607ff348360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3485c0_0, 0, 1;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff347f00_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5607ff3481e0_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff348500_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5607ff348360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3485c0_0, 0, 1;
    %jmp T_23.5;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff347f00_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5607ff3481e0_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff348500_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5607ff348360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3485c0_0, 0, 1;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff347f00_0, 0, 1;
    %load/vec4 v0x5607ff3480f0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x5607ff3481e0_0, 0, 9;
    %load/vec4 v0x5607ff3480f0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.6, 5;
    %load/vec4 v0x5607ff348440_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_23.8, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff348500_0, 0, 6;
    %load/vec4 v0x5607ff348280_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5607ff348360_0, 0, 2;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x5607ff348440_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5607ff348500_0, 0, 6;
    %load/vec4 v0x5607ff348280_0;
    %store/vec4 v0x5607ff348360_0, 0, 2;
T_23.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff3485c0_0, 0, 1;
    %jmp T_23.7;
T_23.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff348500_0, 0, 6;
    %load/vec4 v0x5607ff348280_0;
    %store/vec4 v0x5607ff348360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff3485c0_0, 0, 1;
T_23.7 ;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5607ff348cd0;
T_24 ;
    %wait E_0x5607ff33fe20;
    %load/vec4 v0x5607ff34a670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ff34a210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ff34a370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ff34a4f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5607ff349b20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5607ff349ce0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5607ff349ea0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5607ff349600_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5607ff3497a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5607ff349960_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5607ff34a2b0_0;
    %assign/vec4 v0x5607ff34a210_0, 0;
    %load/vec4 v0x5607ff34a430_0;
    %assign/vec4 v0x5607ff34a370_0, 0;
    %load/vec4 v0x5607ff34a5b0_0;
    %assign/vec4 v0x5607ff34a4f0_0, 0;
    %load/vec4 v0x5607ff349c00_0;
    %assign/vec4 v0x5607ff349b20_0, 0;
    %load/vec4 v0x5607ff349dc0_0;
    %assign/vec4 v0x5607ff349ce0_0, 0;
    %load/vec4 v0x5607ff349f80_0;
    %assign/vec4 v0x5607ff349ea0_0, 0;
    %load/vec4 v0x5607ff3496c0_0;
    %assign/vec4 v0x5607ff349600_0, 0;
    %load/vec4 v0x5607ff349880_0;
    %assign/vec4 v0x5607ff3497a0_0, 0;
    %load/vec4 v0x5607ff349a40_0;
    %assign/vec4 v0x5607ff349960_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5607ff348cd0;
T_25 ;
    %wait E_0x5607ff3490d0;
    %load/vec4 v0x5607ff34a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5607ff349220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff34a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_25.5 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_25.6, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5607ff349310_0;
    %store/vec4 v0x5607ff349c00_0, 4, 1;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_25.5;
T_25.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff3496c0_0, 0, 6;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_25.7, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff34a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_25.9 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.10, 5;
    %load/vec4 v0x5607ff349310_0;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.11, 5;
    %load/vec4 v0x5607ff3494f0_0;
    %load/vec4 v0x5607ff349310_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349c00_0, 4, 16;
    %jmp T_25.12;
T_25.11 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349c00_0, 4, 16;
T_25.12 ;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_25.9;
T_25.10 ;
    %load/vec4 v0x5607ff3493e0_0;
    %store/vec4 v0x5607ff3496c0_0, 0, 6;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff34a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_25.13 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.14, 5;
    %load/vec4 v0x5607ff349310_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_25.15, 5;
    %load/vec4 v0x5607ff3494f0_0;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349c00_0, 4, 16;
    %jmp T_25.16;
T_25.15 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349c00_0, 4, 16;
T_25.16 ;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_25.13;
T_25.14 ;
    %load/vec4 v0x5607ff3493e0_0;
    %store/vec4 v0x5607ff3496c0_0, 0, 6;
T_25.8 ;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff34a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_25.17 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_25.18, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5607ff349310_0;
    %store/vec4 v0x5607ff349c00_0, 4, 1;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_25.17;
T_25.18 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff3496c0_0, 0, 6;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5607ff348cd0;
T_26 ;
    %wait E_0x5607ff3490d0;
    %load/vec4 v0x5607ff34a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5607ff349220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff34a430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_26.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5607ff349310_0;
    %store/vec4 v0x5607ff349dc0_0, 4, 1;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff349880_0, 0, 6;
    %jmp T_26.5;
T_26.2 ;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_26.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff34a430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_26.10 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_26.11, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5607ff349310_0;
    %store/vec4 v0x5607ff349dc0_0, 4, 1;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_26.10;
T_26.11 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff349880_0, 0, 6;
    %jmp T_26.9;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff34a430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_26.12 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.13, 5;
    %load/vec4 v0x5607ff349310_0;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_26.14, 5;
    %load/vec4 v0x5607ff3494f0_0;
    %load/vec4 v0x5607ff349310_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349dc0_0, 4, 16;
    %jmp T_26.15;
T_26.14 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349dc0_0, 4, 16;
T_26.15 ;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_26.12;
T_26.13 ;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x5607ff349880_0, 0, 6;
T_26.9 ;
    %jmp T_26.5;
T_26.3 ;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_26.16, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff34a430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_26.18 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.19, 5;
    %load/vec4 v0x5607ff349310_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_26.20, 5;
    %load/vec4 v0x5607ff3494f0_0;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349dc0_0, 4, 16;
    %jmp T_26.21;
T_26.20 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349dc0_0, 4, 16;
T_26.21 ;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_26.18;
T_26.19 ;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x5607ff349880_0, 0, 6;
    %jmp T_26.17;
T_26.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff34a430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_26.22 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_26.23, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5607ff349310_0;
    %store/vec4 v0x5607ff349dc0_0, 4, 1;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_26.22;
T_26.23 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff349880_0, 0, 6;
T_26.17 ;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff34a430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_26.24 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_26.25, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5607ff349310_0;
    %store/vec4 v0x5607ff349dc0_0, 4, 1;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_26.24;
T_26.25 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff349880_0, 0, 6;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5607ff348cd0;
T_27 ;
    %wait E_0x5607ff3490d0;
    %load/vec4 v0x5607ff34a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x5607ff349220_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff34a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_27.5 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_27.6, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5607ff349310_0;
    %store/vec4 v0x5607ff349f80_0, 4, 1;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_27.5;
T_27.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff349a40_0, 0, 6;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_27.7, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff34a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_27.9 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.10, 5;
    %load/vec4 v0x5607ff349310_0;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_27.11, 5;
    %load/vec4 v0x5607ff3494f0_0;
    %load/vec4 v0x5607ff349310_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349f80_0, 4, 16;
    %jmp T_27.12;
T_27.11 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349f80_0, 4, 16;
T_27.12 ;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_27.9;
T_27.10 ;
    %load/vec4 v0x5607ff3493e0_0;
    %store/vec4 v0x5607ff349a40_0, 0, 6;
    %jmp T_27.8;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff34a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_27.13 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.14, 5;
    %load/vec4 v0x5607ff349310_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_27.15, 5;
    %load/vec4 v0x5607ff3494f0_0;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %load/vec4 v0x5607ff3493e0_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349f80_0, 4, 16;
    %jmp T_27.16;
T_27.15 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x5607ff349310_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x5607ff349f80_0, 4, 16;
T_27.16 ;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_27.13;
T_27.14 ;
    %load/vec4 v0x5607ff3493e0_0;
    %store/vec4 v0x5607ff349a40_0, 0, 6;
T_27.8 ;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff34a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
T_27.17 ;
    %load/vec4 v0x5607ff349310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_27.18, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5607ff349310_0;
    %store/vec4 v0x5607ff349f80_0, 4, 1;
    %load/vec4 v0x5607ff349310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff349310_0, 0, 32;
    %jmp T_27.17;
T_27.18 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5607ff349a40_0, 0, 6;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5607ff33e8a0;
T_28 ;
    %wait E_0x5607ff33fe20;
    %load/vec4 v0x5607ff351b90_0;
    %load/vec4 v0x5607ff351c70_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x5607ff351ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3512b0, 0, 4;
    %load/vec4 v0x5607ff351d50_0;
    %load/vec4 v0x5607ff351e30_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x5607ff351ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff351370, 0, 4;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5607ff33e8a0;
T_29 ;
    %wait E_0x5607ff33fe20;
    %ix/getv 4, v0x5607ff352090_0;
    %load/vec4a v0x5607ff3512b0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5607ff3524d0_0, 0;
    %ix/getv 4, v0x5607ff3521a0_0;
    %load/vec4a v0x5607ff3512b0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5607ff3525e0_0, 0;
    %ix/getv 4, v0x5607ff3522b0_0;
    %load/vec4a v0x5607ff351370, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5607ff3526f0_0, 0;
    %ix/getv 4, v0x5607ff3523c0_0;
    %load/vec4a v0x5607ff351370, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5607ff352800_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5607ff33e8a0;
T_30 ;
    %wait E_0x5607ff33fe20;
    %load/vec4 v0x5607ff353060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x5607ff352d30_0;
    %ix/getv 3, v0x5607ff352a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff351430, 0, 4;
T_30.0 ;
    %load/vec4 v0x5607ff353150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x5607ff352e40_0;
    %ix/getv 3, v0x5607ff352b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3516f0, 0, 4;
T_30.2 ;
    %load/vec4 v0x5607ff353240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x5607ff352f50_0;
    %ix/getv 3, v0x5607ff352c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ff3517b0, 0, 4;
T_30.4 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5607ff33e8a0;
T_31 ;
    %wait E_0x5607ff33fe20;
    %load/vec4 v0x5607ff3519f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5607ff351f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ff352910_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5607ff351f10_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5607ff3511f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5607ff351f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ff352910_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x5607ff351f10_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0x5607ff351070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5607ff351f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ff352910_0, 0;
T_31.6 ;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x5607ff351f10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.8, 4;
    %load/vec4 v0x5607ff351ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5607ff351f10_0, 0;
T_31.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ff352910_0, 0;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0x5607ff351f10_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5607ff351870_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5607ff351f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ff352910_0, 0;
T_31.12 ;
T_31.9 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5607ff1a1590;
T_32 ;
    %vpi_call 4 246 "$dumpfile", "tpu.vcd" {0 0 0};
    %vpi_call 4 247 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5607ff1a1590 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x5607ff1a1590;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff355620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff354c80_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x5607ff1a1590;
T_34 ;
    %delay 50, 0;
    %load/vec4 v0x5607ff354c80_0;
    %inv;
    %store/vec4 v0x5607ff354c80_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5607ff1a1590;
T_35 ;
    %pushi/vec4 2936012800, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 2667511808, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 1850866176, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 2679426002, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 249577643, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 4182251517, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 3218156528, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 3116506087, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 2298583503, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 3051778735, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 3015284733, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 1824327377, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 2302198132, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 486125055, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 2730983781, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 3866117812, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 746240019, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 575876642, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 2592696830, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 464705555, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 3256251372, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 455156350, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 644360593, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 4052837221, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 16096257, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 55, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 213, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353e80, 4, 0;
    %pushi/vec4 2332033024, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 3879141376, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 863564288, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 2071171846, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 984524027, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 1728963840, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 1187170481, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 2768744414, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 2049205233, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 3514828052, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 3673716466, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 3745531204, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 358113686, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 3915363172, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 3020002850, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 2541439068, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 1014276707, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 1547536881, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 3014343574, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 2876589172, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 820780887, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 4017113115, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 3842195072, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 348798484, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 15398911, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 57707, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 108, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff353f60, 4, 0;
    %pushi/vec4 1660944384, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 3500343296, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 1299936512, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 3299287304, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 1829706847, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 2601945231, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 621653681, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 1723810404, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 3333764400, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 2938422159, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 2922710928, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 4216605131, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 2378045819, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 4233991756, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 592303573, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 3120086982, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 485409248, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 4278860617, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 627090674, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 3214595884, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 2891715189, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 2306880766, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 411734068, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 962348121, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 12505381, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 26441, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 201, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff354020, 4, 0;
    %pushi/vec4 1744830464, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 2100166656, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 2257704704, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 1494703722, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 3197309949, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 208147565, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 1986072893, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 2515361029, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 4044319685, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 1725724279, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 4016347972, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 243916932, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 2627889048, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 3048452521, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 1876753162, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 4075776799, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 2959255082, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 3853981068, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 3514254387, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 4055980730, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 3755654230, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 3544360974, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 3681901078, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 81410561, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 15452800, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 28868, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %pushi/vec4 124, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5607ff3540c0, 4, 0;
    %end;
    .thread T_35;
    .scope S_0x5607ff1a1590;
T_36 ;
    %delay 25000, 0;
    %vpi_call 4 397 "$display", "-----------------------------------------------------\012" {0 0 0};
    %vpi_call 4 398 "$display", "Error!!! There is something wrong with your code ...!\012" {0 0 0};
    %vpi_call 4 399 "$display", "------The test result is .....FAIL ------------------\012" {0 0 0};
    %vpi_call 4 400 "$display", "-----------------------------------------------------\012" {0 0 0};
    %vpi_call 4 401 "$finish" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0x5607ff1a1590;
T_37 ;
    %vpi_call 4 405 "$readmemb", "mat1.txt", v0x5607ff355380 {0 0 0};
    %vpi_call 4 406 "$readmemb", "mat2.txt", v0x5607ff355420 {0 0 0};
    %vpi_call 4 407 "$readmemb", "golden1.txt", v0x5607ff354de0 {0 0 0};
    %vpi_call 4 408 "$readmemb", "golden2.txt", v0x5607ff354ea0 {0 0 0};
    %vpi_call 4 409 "$readmemb", "golden3.txt", v0x5607ff354f60 {0 0 0};
    %delay 100, 0;
    %fork TD_test_tpu.golden_transform, S_0x5607ff33e420;
    %join;
    %vpi_call 4 416 "$write", "|\012" {0 0 0};
    %vpi_call 4 417 "$write", "Three input groups of matrix\012" {0 0 0};
    %vpi_call 4 418 "$write", "|\012" {0 0 0};
    %fork TD_test_tpu.display_data, S_0x5607ff33dfd0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff354d20_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ff355620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff355240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff3554e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ff3552e0_0, 0, 32;
T_37.0 ;
    %load/vec4 v0x5607ff3552e0_0;
    %cmpi/s 26, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_37.1, 5;
    %wait E_0x5607ff1b2f20;
    %load/vec4 v0x5607ff3552e0_0;
    %pad/s 10;
    %store/vec4 v0x5607ff3556f0_0, 0, 10;
    %ix/getv/s 4, v0x5607ff3552e0_0;
    %load/vec4a v0x5607ff353e80, 4;
    %store/vec4 v0x5607ff3557c0_0, 0, 32;
    %ix/getv/s 4, v0x5607ff3552e0_0;
    %load/vec4a v0x5607ff353f60, 4;
    %store/vec4 v0x5607ff355890_0, 0, 32;
    %ix/getv/s 4, v0x5607ff3552e0_0;
    %load/vec4a v0x5607ff354020, 4;
    %store/vec4 v0x5607ff355960_0, 0, 32;
    %ix/getv/s 4, v0x5607ff3552e0_0;
    %load/vec4a v0x5607ff3540c0, 4;
    %store/vec4 v0x5607ff355a30_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5607ff3552e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5607ff3552e0_0, 0, 32;
    %jmp T_37.0;
T_37.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ff355100_0, 0, 1;
T_37.2 ;
    %load/vec4 v0x5607ff351f10_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz T_37.3, 4;
    %wait E_0x5607ff1b2f20;
    %load/vec4 v0x5607ff354d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ff354d20_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %fork TD_test_tpu.wout, S_0x5607ff3536b0;
    %join;
    %vpi_call 4 463 "$write", "\012\012" {0 0 0};
    %fork TD_test_tpu.wout2, S_0x5607ff353a70;
    %join;
    %vpi_call 4 499 "$display", "Total cycle count C after three matrix evaluation = %d.", v0x5607ff354d20_0 {0 0 0};
    %delay 50, 0;
    %vpi_call 4 500 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "sram_256x32b.v";
    "sram_16x128b.v";
    "test_tpu.v";
    "blackbox.v";
    "tpu_top.v";
    "addr_sel.v";
    "quantize.v";
    "systolic.v";
    "systolic_controll.v";
    "write_out.v";
