(load "circuits/latch.fdl")
(green input i)
(green output o)
(green input control)
(part-under-test (dense-latch i o control))
(test-type fixed-latency 6)

(test (((i sig:signal-a) (control sig:signal-a) (i sig:signal-b) (control sig:signal-b) (i sig:signal-c) (control sig:signal-c))
       ((o sig:signal-a)                        (o sig:signal-b)                        (o sig:signal-c)))

  ((0 1 1 1 2 1) (0 1 2))
  ((0 1 1 1 2 1) (0 1 2))
  ((0 1 1 1 2 1) (0 1 2))
  ((0 1 1 1 2 1) (0 1 2))
  ((0 1 1 1 2 1) (0 1 2))

  ((1 0 2 1 3 1) (0 2 3))
  ((1 0 2 1 3 1) (0 2 3))
  ((1 0 2 1 3 1) (0 2 3))
  ((1 0 2 1 3 1) (0 2 3))
  ((1 0 2 1 3 1) (0 2 3))

  ((2 0 3 0 4 1) (0 2 4))
  ((2 0 3 0 4 1) (0 2 4))
  ((2 0 3 0 4 1) (0 2 4))
  ((2 0 3 0 4 1) (0 2 4))
  ((2 0 3 0 4 1) (0 2 4))

  ((3 1 4 1 5 0) (3 4 4))
  ((3 1 4 1 5 0) (3 4 4))
  ((3 1 4 1 5 0) (3 4 4))
  ((3 1 4 1 5 0) (3 4 4))
  ((3 1 4 1 5 0) (3 4 4))

  ((4 0 4 0 6 0) (3 4 4))
  ((8 0 1 0 6 0) (3 4 4))
  ((4 0 4 0 3 0) (3 4 4))
  ((8 0 2 0 6 0) (3 4 4))

  ((5 0 5 0 7 1) (3 4 7))
  ((5 0 5 0 7 1) (3 4 7))
  ((5 0 5 0 7 1) (3 4 7))
  ((5 0 5 0 7 1) (3 4 7))
  ((5 0 5 0 7 1) (3 4 7))

  ((6 1 5 0 8 1) (6 4 8))
  ((6 1 5 0 8 1) (6 4 8))
  ((6 1 5 0 8 1) (6 4 8))
  ((6 1 5 0 8 1) (6 4 8))
  ((6 1 5 0 8 1) (6 4 8))

  ((7 0 5 0 9 0) (6 4 8))
  ((9 0 2 0 1 0) (6 4 8))

  ((8 1 4 0 0 1) (8 4 0))
  ((8 1 4 0 0 1) (8 4 0))
  ((8 1 4 0 0 1) (8 4 0))
  ((8 1 4 0 0 1) (8 4 0))
  ((8 1 4 0 0 1) (8 4 0))

  ((9 0 4 1 1 0) (8 4 0))
  ((2 0 4 1 8 0) (8 4 0))
  ((4 0 4 1 7 0) (8 4 0))
  ((3 0 4 1 2 0) (8 4 0))
  ((9 0 4 1 6 0) (8 4 0)))
