<profile>

<section name = "Vitis HLS Report for 'scheduler_hls'" level="0">
<item name = "Date">Tue Nov 25 16:31:25 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">scheduler_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.760 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 195, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 334, -</column>
<column name="Register">-, -, 48, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln304_fu_1589_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln166_fu_2083_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln194_fu_2005_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln205_fu_1965_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln216_fu_1925_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln227_fu_1885_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln238_fu_1845_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln286_fu_1697_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln297_fu_1657_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln317_fu_2117_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_127">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_133">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_146">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_158">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_171">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_183">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_196">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_208">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_221">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_233">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_246">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_258">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_271">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_283">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_296">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_308">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_325">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_342">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_348">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_360">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_379">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_390">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_402">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_410">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_795">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_801">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_1432_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln304_fu_1605_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="ap_condition_107">or, 0, 0, 2, 1, 1</column>
<column name="or_ln190_fu_1993_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln201_fu_1953_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln212_fu_1913_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln223_fu_1873_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln234_fu_1833_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln248_fu_1799_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln258_fu_1733_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln268_fu_1763_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_fu_1685_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln293_fu_1645_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln314_fu_2105_p2">or, 0, 0, 2, 1, 1</column>
<column name="xor_ln190_fu_1987_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln201_fu_1947_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln212_fu_1907_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln223_fu_1867_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln234_fu_1827_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln248_fu_1793_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln258_fu_1727_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln268_fu_1757_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_fu_1679_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln293_fu_1639_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln314_fu_2099_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_mux_axis_in_ready_new_0_phi_fu_341_p80">14, 3, 1, 3</column>
<column name="ap_phi_mux_compute_op_new_2_phi_fu_593_p80">65, 12, 5, 60</column>
<column name="ap_phi_mux_compute_start_new_2_phi_fu_467_p80">14, 3, 1, 3</column>
<column name="ap_phi_mux_done_new_0_phi_fu_844_p80">14, 3, 1, 3</column>
<column name="ap_phi_mux_empty_6_phi_fu_1309_p80">20, 4, 1, 4</column>
<column name="ap_phi_mux_empty_phi_fu_1095_p80">14, 3, 32, 96</column>
<column name="ap_phi_mux_phi_ln135_phi_fu_1183_p80">14, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge52_phi_fu_970_p80">65, 14, 4, 56</column>
<column name="ap_phi_mux_stream_start_new_0_phi_fu_718_p80">14, 3, 1, 3</column>
<column name="ffn_stage">26, 5, 2, 10</column>
<column name="layer_idx">9, 2, 32, 64</column>
<column name="st">65, 15, 4, 60</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="attn_started">1, 0, 1, 0</column>
<column name="concat_started">1, 0, 1, 0</column>
<column name="ffn_stage">2, 0, 2, 0</column>
<column name="ffn_started">1, 0, 1, 0</column>
<column name="layer_idx">32, 0, 32, 0</column>
<column name="ln0_started">1, 0, 1, 0</column>
<column name="ln1_started">1, 0, 1, 0</column>
<column name="outproj_started">1, 0, 1, 0</column>
<column name="resid0_started">1, 0, 1, 0</column>
<column name="resid1_started">1, 0, 1, 0</column>
<column name="st">4, 0, 4, 0</column>
<column name="stream_started">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, scheduler_hls, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, scheduler_hls, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, scheduler_hls, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, scheduler_hls, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, scheduler_hls, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, scheduler_hls, return value</column>
<column name="cntrl_start">in, 1, ap_none, cntrl_start, scalar</column>
<column name="cntrl_reset_n">in, 1, ap_none, cntrl_reset_n, scalar</column>
<column name="cntrl_layer_idx">out, 32, ap_vld, cntrl_layer_idx, pointer</column>
<column name="cntrl_layer_idx_ap_vld">out, 1, ap_vld, cntrl_layer_idx, pointer</column>
<column name="cntrl_busy">out, 1, ap_vld, cntrl_busy, pointer</column>
<column name="cntrl_busy_ap_vld">out, 1, ap_vld, cntrl_busy, pointer</column>
<column name="cntrl_start_out">out, 1, ap_vld, cntrl_start_out, pointer</column>
<column name="cntrl_start_out_ap_vld">out, 1, ap_vld, cntrl_start_out, pointer</column>
<column name="axis_in_valid">in, 1, ap_none, axis_in_valid, scalar</column>
<column name="axis_in_last">in, 1, ap_none, axis_in_last, scalar</column>
<column name="axis_in_ready">out, 1, ap_vld, axis_in_ready, pointer</column>
<column name="axis_in_ready_ap_vld">out, 1, ap_vld, axis_in_ready, pointer</column>
<column name="wl_ready">in, 1, ap_none, wl_ready, scalar</column>
<column name="wl_start">out, 1, ap_vld, wl_start, pointer</column>
<column name="wl_start_ap_vld">out, 1, ap_vld, wl_start, pointer</column>
<column name="wl_addr_sel">out, 32, ap_vld, wl_addr_sel, pointer</column>
<column name="wl_addr_sel_ap_vld">out, 1, ap_vld, wl_addr_sel, pointer</column>
<column name="wl_layer">out, 32, ap_vld, wl_layer, pointer</column>
<column name="wl_layer_ap_vld">out, 1, ap_vld, wl_layer, pointer</column>
<column name="wl_head">out, 32, ap_vld, wl_head, pointer</column>
<column name="wl_head_ap_vld">out, 1, ap_vld, wl_head, pointer</column>
<column name="wl_tile">out, 32, ap_vld, wl_tile, pointer</column>
<column name="wl_tile_ap_vld">out, 1, ap_vld, wl_tile, pointer</column>
<column name="dma_done">in, 1, ap_none, dma_done, scalar</column>
<column name="compute_ready">in, 1, ap_none, compute_ready, scalar</column>
<column name="compute_done">in, 1, ap_none, compute_done, scalar</column>
<column name="requant_ready">in, 1, ap_none, requant_ready, scalar</column>
<column name="requant_done">in, 1, ap_none, requant_done, scalar</column>
<column name="compute_start">out, 1, ap_vld, compute_start, pointer</column>
<column name="compute_start_ap_vld">out, 1, ap_vld, compute_start, pointer</column>
<column name="compute_op">out, 32, ap_vld, compute_op, pointer</column>
<column name="compute_op_ap_vld">out, 1, ap_vld, compute_op, pointer</column>
<column name="requant_start">out, 1, ap_vld, requant_start, pointer</column>
<column name="requant_start_ap_vld">out, 1, ap_vld, requant_start, pointer</column>
<column name="requant_op">out, 32, ap_vld, requant_op, pointer</column>
<column name="requant_op_ap_vld">out, 1, ap_vld, requant_op, pointer</column>
<column name="stream_ready">in, 1, ap_none, stream_ready, scalar</column>
<column name="stream_start">out, 1, ap_vld, stream_start, pointer</column>
<column name="stream_start_ap_vld">out, 1, ap_vld, stream_start, pointer</column>
<column name="stream_done">in, 1, ap_none, stream_done, scalar</column>
<column name="done">out, 1, ap_vld, done, pointer</column>
<column name="done_ap_vld">out, 1, ap_vld, done, pointer</column>
<column name="STATE">out, 32, ap_vld, STATE, pointer</column>
<column name="STATE_ap_vld">out, 1, ap_vld, STATE, pointer</column>
</table>
</item>
</section>
</profile>
