{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621966862476 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCC150_top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"MCC150_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621966862696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621966862763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621966862763 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1621966862959 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621966863666 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1621966865575 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "16 " "16 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_clk_out tx_clk_out(n) " "differential I/O pin \"tx_clk_out\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_clk_out(n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_clk_out } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_clk_out" } { 0 "tx_clk_out(n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 160 600 776 176 "tx_clk_out" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_clk_out(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_frame_out tx_frame_out(n) " "differential I/O pin \"tx_frame_out\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_frame_out(n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_frame_out } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_frame_out" } { 0 "tx_frame_out(n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 176 600 776 192 "tx_frame_out" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_frame_out(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_data_out\[5\] tx_data_out\[5\](n) " "differential I/O pin \"tx_data_out\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_data_out\[5\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data_out\[5\]" } { 0 "tx_data_out\[5\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 600 776 208 "tx_data_out" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[5](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_data_out\[4\] tx_data_out\[4\](n) " "differential I/O pin \"tx_data_out\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_data_out\[4\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data_out\[4\]" } { 0 "tx_data_out\[4\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 600 776 208 "tx_data_out" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[4](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_data_out\[3\] tx_data_out\[3\](n) " "differential I/O pin \"tx_data_out\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_data_out\[3\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data_out\[3\]" } { 0 "tx_data_out\[3\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 600 776 208 "tx_data_out" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_data_out\[2\] tx_data_out\[2\](n) " "differential I/O pin \"tx_data_out\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_data_out\[2\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data_out\[2\]" } { 0 "tx_data_out\[2\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 600 776 208 "tx_data_out" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_data_out\[1\] tx_data_out\[1\](n) " "differential I/O pin \"tx_data_out\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_data_out\[1\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data_out\[1\]" } { 0 "tx_data_out\[1\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 600 776 208 "tx_data_out" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_data_out\[0\] tx_data_out\[0\](n) " "differential I/O pin \"tx_data_out\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_data_out\[0\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data_out\[0\]" } { 0 "tx_data_out\[0\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 600 776 208 "tx_data_out" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { tx_data_out[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_data_in\[0\] rx_data_in\[0\](n) " "differential I/O pin \"rx_data_in\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_data_in\[0\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_data_in\[0\]" } { 0 "rx_data_in\[0\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 168 336 208 "rx_data_in" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_data_in\[1\] rx_data_in\[1\](n) " "differential I/O pin \"rx_data_in\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_data_in\[1\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_data_in\[1\]" } { 0 "rx_data_in\[1\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 168 336 208 "rx_data_in" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_data_in\[2\] rx_data_in\[2\](n) " "differential I/O pin \"rx_data_in\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_data_in\[2\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_data_in\[2\]" } { 0 "rx_data_in\[2\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 168 336 208 "rx_data_in" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_data_in\[3\] rx_data_in\[3\](n) " "differential I/O pin \"rx_data_in\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_data_in\[3\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_data_in\[3\]" } { 0 "rx_data_in\[3\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 168 336 208 "rx_data_in" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_data_in\[4\] rx_data_in\[4\](n) " "differential I/O pin \"rx_data_in\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_data_in\[4\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_data_in\[4\]" } { 0 "rx_data_in\[4\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 168 336 208 "rx_data_in" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[4](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_data_in\[5\] rx_data_in\[5\](n) " "differential I/O pin \"rx_data_in\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_data_in\[5\](n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_data_in\[5\]" } { 0 "rx_data_in\[5\](n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 192 168 336 208 "rx_data_in" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_data_in[5](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_clk_in rx_clk_in(n) " "differential I/O pin \"rx_clk_in\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_clk_in(n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_clk_in } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_clk_in" } { 0 "rx_clk_in(n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 160 168 336 176 "rx_clk_in" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_clk_in(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_frame_in rx_frame_in(n) " "differential I/O pin \"rx_frame_in\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_frame_in(n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_frame_in } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_frame_in" } { 0 "rx_frame_in(n)" } } } } { "MCC150_top.bdf" "" { Schematic "Z:/Lab 4/MCC150_top.bdf" { { 176 168 336 192 "rx_frame_in" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Lab 4/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx_frame_in(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1621966880465 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1621966880465 ""}
{ "Critical Warning" "WCIO_CROSSTALK_TOO_HIGH" "rx_data_in\[5\] " "Cross talk of LVDS Pin rx_data_in\[5\] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "from the bank 45.64 " "SE I/O from the bank contributed to 45.64% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!s!% of the margin due to SSN" 0 0 "Design Software" 0 -1 1621966880781 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "ad9361_txnrx 26.61 " "SE I/O ad9361_txnrx contributed to 26.61% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1621966880781 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "ad9361_enable 46.43 " "SE I/O ad9361_enable contributed to 46.43% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1621966880781 ""}  } {  } 1 12888 "Cross talk of LVDS Pin %1!s! from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1621966880781 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621966880801 ""}
{ "Critical Warning" "WCIO_CROSSTALK_TOO_HIGH" "rx_data_in\[5\] " "Cross talk of LVDS Pin rx_data_in\[5\] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "from the bank 45.64 " "SE I/O from the bank contributed to 45.64% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!s!% of the margin due to SSN" 0 0 "Design Software" 0 -1 1621966881250 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "ad9361_txnrx 26.61 " "SE I/O ad9361_txnrx contributed to 26.61% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1621966881250 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "ad9361_enable 46.43 " "SE I/O ad9361_enable contributed to 46.43% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1621966881250 ""}  } {  } 1 12888 "Cross talk of LVDS Pin %1!s! from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1621966881250 ""}
{ "Critical Warning" "WCIO_CROSSTALK_TOO_HIGH" "rx_data_in\[5\] " "Cross talk of LVDS Pin rx_data_in\[5\] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "from the bank 45.64 " "SE I/O from the bank contributed to 45.64% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!s!% of the margin due to SSN" 0 0 "Design Software" 0 -1 1621966881532 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "ad9361_txnrx 26.61 " "SE I/O ad9361_txnrx contributed to 26.61% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1621966881532 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "ad9361_enable 46.43 " "SE I/O ad9361_enable contributed to 46.43% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1621966881532 ""}  } {  } 1 12888 "Cross talk of LVDS Pin %1!s! from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1621966881532 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 120 global CLKCTRL_G2 " "AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 120 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621966881552 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 6462 global CLKCTRL_G13 " "AD9361:AD9361_inst\|PLL_TR:pll_tr_inst\|PLL_TR_0002:pll_tr_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 6462 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621966881552 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 330 global CLKCTRL_G6 " "AD9361:AD9361_inst\|PLL_CONFIGER:pll_configer_inst\|PLL_CONFIGER_0002:pll_configer_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 330 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621966881552 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621966881552 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "areset_n~inputCLKENA0 5335 global CLKCTRL_G5 " "areset_n~inputCLKENA0 with 5335 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621966881552 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621966881552 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rx_clk_in~inputCLKENA0 149 global CLKCTRL_G14 " "rx_clk_in~inputCLKENA0 with 149 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621966881552 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_clk~inputCLKENA0 7 global CLKCTRL_G9 " "sys_clk~inputCLKENA0 with 7 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621966881552 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621966881552 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver areset_n~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver areset_n~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad areset_n PIN_AJ4 " "Refclk input I/O pad areset_n is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621966881552 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621966881552 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621966881552 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621966881552 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_02k1 " "Entity dcfifo_02k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621966887455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621966887455 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621966887455 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621966887455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621966887455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621966887455 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621966887455 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1621966887455 ""}
{ "Info" "ISTA_SDC_FOUND" "MCC150_top.sdc " "Reading SDC File: 'MCC150_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1621966887531 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AD9361_inst\|pll_configer_inst\|pll_configer_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AD9361_inst\|pll_configer_inst\|pll_configer_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621966887631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AD9361_inst\|pll_configer_inst\|pll_configer_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AD9361_inst\|pll_configer_inst\|pll_configer_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621966887631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AD9361_inst\|pll_configer_inst\|pll_configer_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: AD9361_inst\|pll_configer_inst\|pll_configer_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621966887631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AD9361_inst\|pll_tr_inst\|pll_tr_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AD9361_inst\|pll_tr_inst\|pll_tr_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621966887631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AD9361_inst\|pll_tr_inst\|pll_tr_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AD9361_inst\|pll_tr_inst\|pll_tr_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621966887631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AD9361_inst\|pll_tr_inst\|pll_tr_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: AD9361_inst\|pll_tr_inst\|pll_tr_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621966887631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AD9361_inst\|pll_tr_inst\|pll_tr_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AD9361_inst\|pll_tr_inst\|pll_tr_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621966887631 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621966887631 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621966887874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621966887874 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1621966887884 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621966887884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621966887884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621966887884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      Clk_25M " "  40.000      Clk_25M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621966887884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      Clk_40M " "  25.000      Clk_40M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621966887884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250     Clk_160M " "   6.250     Clk_160M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621966887884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   Master_50M " "  20.000   Master_50M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621966887884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500       Rx_80M " "  12.500       Rx_80M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621966887884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500       Tx_80M " "  12.500       Tx_80M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621966887884 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1621966887884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621966888368 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621966888387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621966888447 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621966888487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621966888634 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621966888654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621966891375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1938 DSP block " "Packed 1938 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1621966891395 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "132 MLAB cell " "Packed 132 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1621966891395 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621966891395 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621966892106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621966898834 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621966901099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621966917839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621966933852 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621966947401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621966947401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621966958371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "Z:/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621966974100 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621966974100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621966987110 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621966987110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621966987120 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.01 " "Total time spent on timing analysis during the Fitter is 20.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621967002979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621967003348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621967008192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621967008198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621967012809 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621967034227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Lab 4/output_files/MCC150_top.fit.smsg " "Generated suppressed messages file Z:/Lab 4/output_files/MCC150_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621967035957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7582 " "Peak virtual memory: 7582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621967043759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 20:24:03 2021 " "Processing ended: Tue May 25 20:24:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621967043759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:18 " "Elapsed time: 00:03:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621967043759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:44 " "Total CPU time (on all processors): 00:05:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621967043759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621967043759 ""}
