// Seed: 2889467757
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  output id_7;
  inout id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_8 = 1'b0 == 1;
  assign id_7[1] = id_2 == id_8;
endmodule
module module_1;
  logic id_8;
  logic id_9;
  logic id_10;
  always @(negedge 1) begin
    id_3 <= 1;
    id_6 <= 1 | 1;
  end
  logic id_11;
  logic id_12;
endmodule
