{"Source Block": ["verilog-ethernet/rtl/eth_mux_64_2.v@85:95@HdlIdDef", "\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_mux_64_2.v@123:133", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_2.v@120:130", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_4.v@104:114", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@82:92", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@79:89", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@120:130", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@90:100", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_mux_2.v@84:94", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@85:95", "\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@84:94", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_2.v@121:131", "\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@82:92", "\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@90:100", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@124:134", "\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@101:111", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@173:183", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@88:98", "\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@123:133", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@84:94", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@126:136", "reg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@101:111", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@82:92", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@103:113", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@109:119", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@87:97", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@173:183", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@88:98", "\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@82:92", "\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@87:97", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_mux_4.v@103:113", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@85:95", "\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@79:89", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@124:134", "\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@168:178", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@85:95", "\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@104:114", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@168:178", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@81:91", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@87:97", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@106:116", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@81:91", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@108:118", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@106:116", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@126:136", "reg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@121:131", "\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@87:97", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/ip_mux_2.v@123:133", "reg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@84:94", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@109:119", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@123:133", "reg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@108:118", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"]], "Diff Content": {"Delete": [[90, "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n"]], "Add": [[90, "reg input_0_eth_hdr_ready_reg = 1'b0, input_0_eth_hdr_ready_next;\n"], [90, "reg input_1_eth_hdr_ready_reg = 1'b0, input_1_eth_hdr_ready_next;\n"]]}}