// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2019 Marvell International Ltd.
 *
 * Device tree for the CN9131-DB board.
 */

#include "cn9130-db.dts"

/ {
//	model = "QHora-321";
	model = "TS-435XeU";
	compatible = "marvell,cn9131", "marvell,cn9130",
		     "marvell,armada-ap807-quad", "marvell,armada-ap807";

	aliases {
//		i2c0 = &cp1_i2c0;
		ethernet3 = &cp1_eth0;
//		ethernet4 = &cp1_eth1;
		gpio3 = &cp1_gpio1;
        gpio4 = &cp1_gpio2;
	};

	cp1_reg_usb3_vbus0: cp1_usb3_vbus@0 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&cp1_xhci0_vbus_pins>;
		regulator-name = "cp1-xhci0-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
		gpio = <&cp1_gpio1 3 GPIO_ACTIVE_HIGH>;
	};

	cp1_usb3_0_phy0: cp1_usb3_phy0 {
		compatible = "usb-nop-xceiv";
		vcc-supply = <&cp1_reg_usb3_vbus0>;
	};

	cp1_usb3_0_phy1: cp1_usb3_phy1 {
		compatible = "usb-nop-xceiv";
		vcc-supply = <&cp1_reg_usb3_vbus0>;
	};

	cp1_sfp_eth1: sfp-eth@1 {
		compatible = "sff,sfp";
		i2c-bus = <&cp1_i2c0>;
		los-gpio = <&cp1_gpio1 11 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&cp1_gpio1 10 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&cp1_gpio1 9 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&cp1_gpio1 8 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&cp1_sfp_pins>;
		/*
		 * SFP cages are unconnected on early PCBs because of an the I2C
		 * lanes not being connected. Prevent the port for being
		 * unusable by disabling the SFP node.
		 */
		status = "disabled";
	};
};

/*
 * Instantiate the first slave CP115
 */

#define CP11X_NAME		cp1
#define CP11X_NUM		1
#define CP11X_BASE		f4000000
#define CP11X_PCIEx_MEM_BASE(iface) (0xe2000000 + (iface * 0x1000000))
#define CP11X_PCIEx_MEM_SIZE(iface) 0xf00000
#define CP11X_PCIE0_BASE	f4600000
#define CP11X_PCIE1_BASE	f4620000
#define CP11X_PCIE2_BASE	f4640000

#include "armada-cp115.dtsi"

#undef CP11X_NAME
#undef CP11X_NUM
#undef CP11X_BASE
#undef CP11X_PCIEx_MEM_BASE
#undef CP11X_PCIEx_MEM_SIZE
#undef CP11X_PCIE0_BASE
#undef CP11X_PCIE1_BASE
#undef CP11X_PCIE2_BASE

&cp1_crypto {
	status = "okay";
};

/*
&cp1_xmdio {
        status = "disabled";
        cp1_nbaset_phy0: ethernet-phy@3 {
                compatible = "ethernet-phy-ieee802.3-c45";
                reg = <2>;
        };
        cp1_nbaset_phy1: ethernet-phy@4 {
                compatible = "ethernet-phy-ieee802.3-c45";
                reg = <0>;
        };
        cp1_nbaset_phy2: ethernet-phy@5 {
                compatible = "ethernet-phy-ieee802.3-c45";
                reg = <8>;
        };
};
*/
&cp1_ethernet {
	status = "okay";
};

/* CON50 */
&cp1_eth0 {
    status = "okay";
    phy-mode = "10gbase-kr";
    /* Generic PHY, providing serdes lanes */
    phys = <&cp1_comphy4 0>;
    managed = "in-band-status";
    sfp = <&cp1_sfp_eth1>;
    led-active = <156 1>; /* NUM Active_low */
    led-link-10G = <157 1>;
    led-link-1G = <158 1>;
};

//&cp1_qnap_comphy_settings {
//    status = "okay";
//    comphy_settings =
//		/* SATA */
//		<0xF4122844 0x4958>,
//		<0xF4122C50 0xf0fe>,
//		<0xF412283C 0x4958>,
//		<0xF4122834 0x4958>,
//		/* SFP */
//		<0xF4124834 0x494E>,
//		<0xF4124C40 0xF2FF>;
//};

&cp1_pcie2 {
    status = "okay";
    num-lanes = <1>;
    num-viewport = <8>;
    /* Generic PHY, providing serdes lanes */
    phys = <&cp1_comphy5 2>;
};

&cp1_sata0 {
    status = "okay";
    /* CON32 */
    sata-port@0 {
        status = "okay";
        /* Generic PHY, providing serdes lanes */
        phys = <&cp1_comphy2 0>;
    };
    sata-port@1 {
        status = "okay";
        /* Generic PHY, providing serdes lanes */
        phys = <&cp1_comphy0 1>;
    };
};

&cp1_gpio1 {
	status = "okay";
};

&cp1_gpio2 {
	status = "okay";
};

/*
&cp1_i2c0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&cp1_i2c0_pins>;
	clock-frequency = <100000>;
};
*/


/* CON40 */


/* U24 */
&cp1_syscon0 {
	cp1_pinctrl: pinctrl {
		compatible = "marvell,cp115-standalone-pinctrl";
		cp1_xhci0_vbus_pins: cp1-xhci0-vbus-pins {
			marvell,pins = "mpp3";
			marvell,function = "gpio";
		};
		cp1_sfp_pins: sfp-pins {
			marvell,pins = "mpp8", "mpp9", "mpp10", "mpp11";
			marvell,function = "gpio";
		};
		cp1_pcie_reset_pins: cp1-pcie-reset-pins {
			marvell,pins = "mpp0";
			marvell,function = "gpio";
		};
	};
};

/* CON58 */
&cp1_usb3_0 {
    status = "okay";
    usb-phy = <&cp1_usb3_0_phy0>;
    /* Generic PHY, providing serdes lanes */
    phys = <&cp1_comphy1 0>;
    phy-names = "usb";
};

&cp1_usb3_1 {
        status = "okay";
        usb-phy = <&cp1_usb3_0_phy1>;
        phys = <&cp1_comphy3 1>;
        phy-names = "usb";
};

&cp1_rtc {
    status = "disabled";
};

//&edac_mc {
//    status = "okay";
//};
