{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 15:09:35 2019 " "Info: Processing started: Thu May 23 15:09:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c statemachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Info: Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "statemachine " "Info: Elaborating entity \"statemachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(25) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(25): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 25 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(30) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(30): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 30 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(33) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(33): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 33 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(34) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(34): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 34 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(35) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(35): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 35 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(36) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(36): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 36 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(37) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(37): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 37 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(38) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(38): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 38 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(39) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(39): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 39 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(40) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(40): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 40 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(41) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(41): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 41 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(42) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(42): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 42 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(43) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(43): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 43 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(44) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(44): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 44 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(45) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(45): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 45 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(46) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(46): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 46 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(47) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(47): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 47 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(48) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(48): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 48 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(49) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(49): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 49 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(50) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(50): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 50 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(51) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(51): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 51 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "statemachine.v(52) " "Warning (10272): Verilog HDL Case Statement warning at statemachine.v(52): case item expression covers a value already covered by a previous case item" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 52 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "statemachine.v(53) " "Warning (10272): Verilog HDL Case Statement warning at statemachine.v(53): case item expression covers a value already covered by a previous case item" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 53 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "statemachine.v(54) " "Warning (10272): Verilog HDL Case Statement warning at statemachine.v(54): case item expression covers a value already covered by a previous case item" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 54 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "statemachine.v(55) " "Warning (10272): Verilog HDL Case Statement warning at statemachine.v(55): case item expression covers a value already covered by a previous case item" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 55 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "statemachine.v(56) " "Warning (10272): Verilog HDL Case Statement warning at statemachine.v(56): case item expression covers a value already covered by a previous case item" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 56 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "statemachine.v(57) " "Warning (10272): Verilog HDL Case Statement warning at statemachine.v(57): case item expression covers a value already covered by a previous case item" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 57 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "statemachine.v(58) " "Warning (10272): Verilog HDL Case Statement warning at statemachine.v(58): case item expression covers a value already covered by a previous case item" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 58 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "statemachine.v(59) " "Warning (10272): Verilog HDL Case Statement warning at statemachine.v(59): case item expression covers a value already covered by a previous case item" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 59 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(61) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(61): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 61 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(62) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(62): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 62 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.v(63) " "Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(63): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 63 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "statemachine.v(18) " "Warning (10763): Verilog HDL warning at statemachine.v(18): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Info: Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Info: Implemented 104 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 15:09:36 2019 " "Info: Processing ended: Thu May 23 15:09:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
