

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'
================================================================
* Date:           Fri Jun  2 02:54:01 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  9.663 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  3.060 us|  3.060 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_19_2  |      100|      100|         2|          1|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%q = alloca i32 1"   --->   Operation 5 'alloca' 'q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 6 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %p"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %q"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [DNN.cpp:18]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%icmp_ln18 = icmp_eq  i7 %indvar_flatten_load, i7 100" [DNN.cpp:18]   --->   Operation 15 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%add_ln18_1 = add i7 %indvar_flatten_load, i7 1" [DNN.cpp:18]   --->   Operation 16 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split54, void %.preheader6.preheader.preheader.exitStub" [DNN.cpp:18]   --->   Operation 17 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%q_load = load i4 %q" [DNN.cpp:19]   --->   Operation 18 'load' 'q_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_load = load i4 %p" [DNN.cpp:18]   --->   Operation 19 'load' 'p_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %p_load, i4 1" [DNN.cpp:18]   --->   Operation 20 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp_eq  i4 %q_load, i4 10" [DNN.cpp:19]   --->   Operation 21 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln18 = select i1 %icmp_ln19, i4 0, i4 %q_load" [DNN.cpp:18]   --->   Operation 22 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln18_1 = select i1 %icmp_ln19, i4 %add_ln18, i4 %p_load" [DNN.cpp:18]   --->   Operation 23 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln18_1, i3 0" [DNN.cpp:20]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln18_1, i1 0" [DNN.cpp:20]   --->   Operation 25 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i5 %tmp_21" [DNN.cpp:20]   --->   Operation 26 'zext' 'zext_ln20_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_2 = add i7 %tmp_s, i7 %zext_ln20_2" [DNN.cpp:20]   --->   Operation 27 'add' 'add_ln20_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i4 %select_ln18" [DNN.cpp:20]   --->   Operation 28 'zext' 'zext_ln20_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln20_3 = add i7 %add_ln20_2, i7 %zext_ln20_3" [DNN.cpp:20]   --->   Operation 29 'add' 'add_ln20_3' <Predicate = (!icmp_ln18)> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%q_cast = zext i4 %select_ln18" [DNN.cpp:18]   --->   Operation 30 'zext' 'q_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln20_1 = add i5 %tmp_21, i5 %q_cast" [DNN.cpp:20]   --->   Operation 31 'add' 'add_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %add_ln20_1" [DNN.cpp:20]   --->   Operation 32 'zext' 'zext_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.87ns)   --->   "%add_ln20 = add i7 %zext_ln20, i7 %tmp_s" [DNN.cpp:20]   --->   Operation 33 'add' 'add_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i7 %add_ln20" [DNN.cpp:20]   --->   Operation 34 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln20_1" [DNN.cpp:20]   --->   Operation 35 'getelementptr' 'input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%input_load = load i7 %input_addr" [DNN.cpp:20]   --->   Operation 36 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln19 = add i4 %select_ln18, i4 1" [DNN.cpp:19]   --->   Operation 37 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln18 = store i7 %add_ln18_1, i7 %indvar_flatten" [DNN.cpp:18]   --->   Operation 38 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %select_ln18_1, i4 %p" [DNN.cpp:18]   --->   Operation 39 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln19 = store i4 %add_ln19, i4 %q" [DNN.cpp:19]   --->   Operation 40 'store' 'store_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_19_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i7 %add_ln20_3" [DNN.cpp:20]   --->   Operation 44 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%temp_input_addr_2 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln20_4" [DNN.cpp:20]   --->   Operation 45 'getelementptr' 'temp_input_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [DNN.cpp:19]   --->   Operation 46 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (3.25ns)   --->   "%input_load = load i7 %input_addr" [DNN.cpp:20]   --->   Operation 47 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %input_load" [DNN.cpp:20]   --->   Operation 48 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln20 = store i32 %bitcast_ln20, i7 %temp_input_addr_2" [DNN.cpp:20]   --->   Operation 49 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 9.66ns
The critical path consists of the following:
	'alloca' operation ('p') [4]  (0 ns)
	'load' operation ('p_load', DNN.cpp:18) on local variable 'p' [19]  (0 ns)
	'add' operation ('add_ln18', DNN.cpp:18) [20]  (1.74 ns)
	'select' operation ('select_ln18_1', DNN.cpp:18) [25]  (1.02 ns)
	'add' operation ('add_ln20_1', DNN.cpp:20) [37]  (1.78 ns)
	'add' operation ('add_ln20', DNN.cpp:20) [39]  (1.87 ns)
	'getelementptr' operation ('input_addr', DNN.cpp:20) [41]  (0 ns)
	'load' operation ('input_load', DNN.cpp:20) on array 'input_r' [42]  (3.25 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', DNN.cpp:20) on array 'input_r' [42]  (3.25 ns)
	'store' operation ('store_ln20', DNN.cpp:20) of variable 'bitcast_ln20', DNN.cpp:20 on array 'temp_input' [44]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
