============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:04:46 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-610 ps) Setup Check with Pin regFile/mem_reg[9][9]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[9]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][9]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     268                  
       Uncertainty:-     200                  
     Required Time:=    2032                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -610                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[9]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g7/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g364/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g438/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g439/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g467/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2477/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][9]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][8]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[8]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][8]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[8]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g8/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g365/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g440/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g441/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g468/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2478/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][8]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][7]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[7]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][7]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[7]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g9/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g366/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g442/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g443/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g469/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2479/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][7]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][6]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[6]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][6]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[6]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g10/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g367/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g444/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g445/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g470/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2465/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][6]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][5]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[5]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][5]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[5]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g11/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g368/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g446/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g447/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g471/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2466/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][5]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][4]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[4]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][4]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[4]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g12/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g369/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g448/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g449/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g472/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2467/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][4]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][3]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[3]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][3]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[3]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g13/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g370/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g450/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g451/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g473/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2468/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][3]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][2]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[2]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][2]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[2]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g14/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g371/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g452/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g453/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g474/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2469/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][2]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][1]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[1]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][1]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[1]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g15/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g372/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g454/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g455/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g475/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2470/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][1]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][15]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[15]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][15]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[15]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g1/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g374/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g458/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g459/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g477/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2464/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][15]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][14]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[14]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][14]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[14]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g2/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g375/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g460/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g461/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g478/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2472/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][14]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][13]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[13]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][13]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[13]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g3/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g376/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g462/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g463/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g479/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2473/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][13]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][12]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[12]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][12]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[12]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g4/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g361/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g432/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g433/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g464/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2474/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][12]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][11]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[11]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][11]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[11]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g5/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g362/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g434/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g435/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g465/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2475/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][11]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][10]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[10]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][10]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[10]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g6/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g363/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g436/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g437/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g466/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2476/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][10]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[9][0]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[0]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][0]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[0]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g16/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g373/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g456/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g457/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g476/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2471/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[9][0]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][9]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[9]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][9]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[9]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g7/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g364/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g438/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g439/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g467/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2477/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][9]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][8]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[8]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][8]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[8]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g8/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g365/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g440/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g441/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g468/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2478/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][8]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][7]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[7]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][7]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[7]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g9/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g366/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g442/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g443/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g469/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2479/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][7]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][6]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[6]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][6]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[6]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g10/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g367/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g444/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g445/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g470/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2465/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][6]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][5]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[5]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][5]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[5]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g11/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g368/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g446/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g447/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g471/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2466/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][5]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][4]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[4]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][4]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[4]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g12/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g369/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g448/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g449/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g472/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2467/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][4]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][3]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[3]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][3]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[3]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g13/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g370/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g450/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g451/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g473/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2468/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][3]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][2]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[2]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][2]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[2]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g14/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g371/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g452/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g453/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g474/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2469/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][2]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][1]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[1]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][1]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[1]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g15/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g372/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g454/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g455/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g475/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2470/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][1]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][15]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[15]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][15]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[15]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g1/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g374/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g458/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g459/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g477/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2464/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][15]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][14]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[14]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][14]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[14]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g2/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g375/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g460/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g461/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g478/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2472/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][14]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][13]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[13]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][13]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[13]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g3/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g376/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g462/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g463/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g479/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2473/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][13]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][12]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[12]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][12]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[12]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g4/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g361/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g432/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g433/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g464/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2474/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][12]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][11]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[11]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][11]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[11]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g5/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g362/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g434/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g435/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g465/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2475/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][11]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][10]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[10]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][10]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[10]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g6/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g363/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g436/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g437/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g466/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2476/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][10]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[8][0]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[0]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[8][0]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[0]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g16/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g373/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g456/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g457/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g476/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2471/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[8][0]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][9]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[9]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][9]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[9]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g7/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g364/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g438/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g439/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g467/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2477/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][9]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][8]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[8]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][8]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[8]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g8/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g365/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g440/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g441/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g468/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2478/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][8]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][7]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[7]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][7]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[7]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g9/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g366/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g442/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g443/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g469/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2479/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][7]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][6]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[6]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][6]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[6]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g10/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g367/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g444/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g445/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g470/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2465/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][6]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][5]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[5]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][5]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[5]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g11/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g368/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g446/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g447/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g471/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2466/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][5]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][4]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[4]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][4]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[4]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g12/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g369/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g448/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g449/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g472/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2467/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][4]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][3]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[3]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][3]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[3]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g13/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g370/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g450/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g451/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g473/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2468/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][3]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][2]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[2]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][2]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[2]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g14/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g371/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g452/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g453/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g474/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2469/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][2]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][1]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[1]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][1]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[1]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g15/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g372/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g454/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g455/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g475/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2470/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][1]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][15]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[15]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][15]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[15]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g1/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g374/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g458/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g459/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g477/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2464/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][15]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][14]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[14]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][14]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[14]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g2/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g375/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g460/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g461/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g478/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2472/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][14]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][13]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[13]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][13]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[13]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g3/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g376/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g462/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g463/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g479/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2473/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][13]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][12]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[12]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][12]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[12]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g4/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g361/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g432/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g433/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g464/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2474/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][12]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][11]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[11]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][11]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[11]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g5/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g362/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g434/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g435/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g465/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2475/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][11]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][10]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[10]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][10]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[10]                          (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g6/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g363/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g436/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g437/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g466/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2476/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][10]/d                 -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[7][0]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[0]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[7][0]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[0]                            (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g16/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g373/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g456/z                     (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g457/z                     (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g476/z                     (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2471/z         (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[7][0]/d                   -       -        F     unmapped_d_flop     32    -     -     0    2642 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[6][9]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[9]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[6][9]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[9]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g7/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g364/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g438/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g439/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g467/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2477/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[6][9]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: VIOLATED (-456 ps) Setup Check with Pin regFile/mem_reg[6][8]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[8]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[6][8]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     642                  
             Slack:=    -456                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  read_data_2[8]                           (u)     -        F     (arrival)            1  1.1    26     4    2004 
  dspMemoryLogic/mux_write_back_118_9_g8/z (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    2159 
  dspMemoryLogic/g365/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2192 
  dspMemoryLogic/g440/z                    (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2260 
  dspMemoryLogic/g441/z                    (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2294 
  dspMemoryLogic/g468/z                    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2362 
  regFile/mux_mem[10]_56_10_g2478/z        (u)     data1->z F     unmapped_bmux3      32 35.2     0   280    2642 
  regFile/mem_reg[6][8]/d                  -       -        F     unmapped_d_flop     32    -     -     0    2642 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

