###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID lab1-5.eng.utah.edu)
#  Generated on:      Thu Dec 17 18:48:30 2015
#  Design:            FPU_Control
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_7_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.750
+ Phase Shift                  20.000
= Required Time                19.250
- Arrival Time                 19.139
= Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                                     |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK                                 |         |       |   0.000 |    0.111 | 
     | u_booth_count_reg_reg_2_/CLK             |   ^   | CLK                                 | DFFRX1  | 0.000 |   0.000 |    0.111 | 
     | u_booth_count_reg_reg_2_/Q               |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.005 |   1.005 |    1.116 | 
     | FE_OFC727_u_booth_count_reg_2_/IN        |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   1.005 |    1.116 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT       |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.732 |   1.737 |    1.848 | 
     | U1894_dup/IN1                            |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   1.738 |    1.849 | 
     | U1894_dup/OUT                            |   ^   | FE_RN_                              | OAI21   | 0.486 |   2.224 |    2.335 | 
     | U1779/IN                                 |   ^   | FE_RN_                              | INVX4   | 0.000 |   2.224 |    2.335 | 
     | U1779/OUT                                |   v   | n1811                               | INVX4   | 0.282 |   2.506 |    2.617 | 
     | U1896/IN2                                |   v   | n1811                               | NANDX2  | 0.000 |   2.506 |    2.617 | 
     | U1896/OUT                                |   ^   | n1851                               | NANDX2  | 0.285 |   2.792 |    2.903 | 
     | FE_OFC622_n1851/IN                       |   ^   | n1851                               | BUF8X   | 0.001 |   2.792 |    2.903 | 
     | FE_OFC622_n1851/OUT                      |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.487 |   3.279 |    3.390 | 
     | U1950/IN2                                |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   3.281 |    3.392 | 
     | U1950/OUT                                |   v   | Booth_dataout[13]                   | NOR2X1  | 0.892 |   4.173 |    4.284 | 
     | FE_OFC679_Booth_dataout_13_/IN           |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   4.174 |    4.285 | 
     | FE_OFC679_Booth_dataout_13_/OUT          |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.833 |   5.007 |    5.118 | 
     | u_mul_cntrl/U69/IN                       |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   5.009 |    5.120 | 
     | u_mul_cntrl/U69/OUT                      |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.202 |   5.212 |    5.323 | 
     | u_mul_cntrl/U384/IN1                     |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   5.212 |    5.323 | 
     | u_mul_cntrl/U384/OUT                     |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.225 |   5.437 |    5.548 | 
     | u_mul_cntrl/U383/IN                      |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   5.437 |    5.548 | 
     | u_mul_cntrl/U383/OUT                     |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.335 |   5.772 |    5.883 | 
     | u_mul_cntrl/U380_dup/IN2                 |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   5.773 |    5.884 | 
     | u_mul_cntrl/U380_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.310 |   6.083 |    6.194 | 
     | u_mul_cntrl/U379/IN2                     |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   6.083 |    6.194 | 
     | u_mul_cntrl/U379/OUT                     |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.340 |   6.423 |    6.534 | 
     | u_mul_cntrl/U378/IN                      |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   6.423 |    6.534 | 
     | u_mul_cntrl/U378/OUT                     |   v   | u_mul_cntrl/n187                    | INVX4   | 0.237 |   6.660 |    6.771 | 
     | u_mul_cntrl/U377/IN2                     |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   6.660 |    6.771 | 
     | u_mul_cntrl/U377/OUT                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.247 |   6.908 |    7.019 | 
     | u_mul_cntrl/U376/IN2                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   6.908 |    7.019 | 
     | u_mul_cntrl/U376/OUT                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.250 |   7.158 |    7.269 | 
     | u_mul_cntrl/U266/IN1                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |   7.159 |    7.270 | 
     | u_mul_cntrl/U266/OUT                     |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.307 |   7.466 |    7.577 | 
     | u_mul_cntrl/U374/IN                      |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |   7.466 |    7.577 | 
     | u_mul_cntrl/U374/OUT                     |   v   | u_mul_cntrl/n482                    | INVX4   | 0.284 |   7.750 |    7.861 | 
     | u_mul_cntrl/U229/IN2                     |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |   7.750 |    7.861 | 
     | u_mul_cntrl/U229/OUT                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.314 |   8.064 |    8.175 | 
     | u_mul_cntrl/U228/IN1                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.000 |   8.065 |    8.176 | 
     | u_mul_cntrl/U228/OUT                     |   v   | u_mul_cntrl/n314                    | NANDX2  | 0.308 |   8.372 |    8.483 | 
     | u_mul_cntrl/U512_dup/IN2                 |   v   | u_mul_cntrl/n314                    | NOR2X1  | 0.000 |   8.373 |    8.484 | 
     | u_mul_cntrl/U512_dup/OUT                 |   ^   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.361 |   8.733 |    8.844 | 
     | u_mul_cntrl/U371/IN2                     |   ^   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |   8.734 |    8.845 | 
     | u_mul_cntrl/U371/OUT                     |   v   | u_mul_cntrl/n441                    | NANDX2  | 0.390 |   9.124 |    9.235 | 
     | u_mul_cntrl/FE_RC_65_0/IN2               |   v   | u_mul_cntrl/n441                    | NAND3X1 | 0.001 |   9.124 |    9.235 | 
     | u_mul_cntrl/FE_RC_65_0/OUT               |   ^   | u_mul_cntrl/n232                    | NAND3X1 | 0.639 |   9.764 |    9.875 | 
     | u_mul_cntrl/U84/IN                       |   ^   | u_mul_cntrl/n232                    | INVX4   | 0.000 |   9.764 |    9.875 | 
     | u_mul_cntrl/U84/OUT                      |   v   | u_mul_cntrl/n233                    | INVX4   | 0.349 |  10.113 |   10.224 | 
     | u_mul_cntrl/U369/IN2                     |   v   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  10.113 |   10.224 | 
     | u_mul_cntrl/U369/OUT                     |   ^   | u_mul_cntrl/n448                    | NANDX2  | 0.476 |  10.589 |   10.700 | 
     | u_mul_cntrl/U342/IN                      |   ^   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  10.590 |   10.701 | 
     | u_mul_cntrl/U342/OUT                     |   v   | u_mul_cntrl/n405                    | INVX4   | 0.400 |  10.990 |   11.101 | 
     | u_mul_cntrl/U341/IN2                     |   v   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  10.991 |   11.102 | 
     | u_mul_cntrl/U341/OUT                     |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.659 |  11.649 |   11.760 | 
     | u_mul_cntrl/FE_RC_87_0/IN2               |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.002 |  11.651 |   11.762 | 
     | u_mul_cntrl/FE_RC_87_0/OUT               |   v   | u_mul_cntrl/FE_RN_66_0              | NANDX2  | 0.362 |  12.013 |   12.124 | 
     | u_mul_cntrl/FE_RC_284_0/IN1              |   v   | u_mul_cntrl/FE_RN_66_0              | OAI21   | 0.000 |  12.013 |   12.124 | 
     | u_mul_cntrl/FE_RC_284_0/OUT              |   ^   | u_mul_cntrl/n108                    | OAI21   | 0.689 |  12.702 |   12.813 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN  |   ^   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  12.703 |   12.814 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.815 |  13.517 |   13.628 | 
     | u_mul_cntrl/U4/IN                        |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  13.517 |   13.628 | 
     | u_mul_cntrl/U4/OUT                       |   ^   | u_mul_cntrl/n106                    | BUF8X   | 0.479 |  13.996 |   14.107 | 
     | u_mul_cntrl/FE_RC_286_0/IN1              |   ^   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  13.997 |   14.108 | 
     | u_mul_cntrl/FE_RC_286_0/OUT              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.181 |  14.178 |   14.289 | 
     | u_mul_cntrl/FE_RC_285_0/IN2              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  14.179 |   14.290 | 
     | u_mul_cntrl/FE_RC_285_0/OUT              |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.472 |  14.651 |   14.762 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.002 |  14.653 |   14.764 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                |   v   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.321 |  14.974 |   15.085 | 
     | u_mul_cntrl/FE_RC_252_0/IN3              |   v   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  14.974 |   15.085 | 
     | u_mul_cntrl/FE_RC_252_0/OUT              |   ^   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.547 |  15.522 |   15.633 | 
     | u_mul_cntrl/FE_RC_75_0/IN                |   ^   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  15.522 |   15.633 | 
     | u_mul_cntrl/FE_RC_75_0/OUT               |   v   | u_mul_cntrl/n56                     | INVX4   | 0.436 |  15.958 |   16.069 | 
     | u_mul_cntrl/U256/IN2                     |   v   | u_mul_cntrl/n56                     | NANDX2  | 0.001 |  15.958 |   16.069 | 
     | u_mul_cntrl/U256/OUT                     |   ^   | u_mul_cntrl/n111                    | NANDX2  | 0.367 |  16.325 |   16.436 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/IN2  |   ^   | u_mul_cntrl/n111                    | NOR2X1  | 0.000 |  16.325 |   16.436 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/OUT  |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | NOR2X1  | 0.604 |  16.929 |   17.040 | 
     | u_mul_cntrl/U477/IN                      |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | INVX1   | 0.000 |  16.929 |   17.040 | 
     | u_mul_cntrl/U477/OUT                     |   ^   | u_mul_cntrl/n121                    | INVX1   | 0.462 |  17.391 |   17.502 | 
     | u_mul_cntrl/U61/IN2                      |   ^   | u_mul_cntrl/n121                    | AOI21   | 0.000 |  17.391 |   17.502 | 
     | u_mul_cntrl/U61/OUT                      |   v   | u_mul_cntrl/n46                     | AOI21   | 0.409 |  17.800 |   17.911 | 
     | u_mul_cntrl/U63/IN2                      |   v   | u_mul_cntrl/n46                     | OAI21   | 0.000 |  17.800 |   17.911 | 
     | u_mul_cntrl/U63/OUT                      |   ^   | u_mul_cntrl/n49                     | OAI21   | 0.547 |  18.347 |   18.458 | 
     | u_mul_cntrl/U67/IN                       |   ^   | u_mul_cntrl/n49                     | INVX4   | 0.001 |  18.348 |   18.459 | 
     | u_mul_cntrl/U67/OUT                      |   v   | u_mul_cntrl/n51                     | INVX4   | 0.286 |  18.634 |   18.745 | 
     | u_mul_cntrl/U65/IN2                      |   v   | u_mul_cntrl/n51                     | OAI21   | 0.000 |  18.634 |   18.745 | 
     | u_mul_cntrl/U65/OUT                      |   ^   | u_mul_cntrl/n872                    | OAI21   | 0.505 |  19.139 |   19.250 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_7_/D  |   ^   | u_mul_cntrl/n872                    | DFFRX1  | 0.000 |  19.139 |   19.250 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.111 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.111 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_6_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         1.015
+ Phase Shift                  20.000
= Required Time                18.985
- Arrival Time                 18.861
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.000 |    0.123 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                                   | DFFRX1  | 0.000 |   0.000 |    0.123 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.391 |   1.391 |    1.514 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   1.391 |    1.515 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.800 |   2.192 |    2.315 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   2.192 |    2.315 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.313 |   2.505 |    2.628 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   2.505 |    2.629 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.414 |   2.919 |    3.042 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   2.921 |    3.044 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.268 |   3.188 |    3.312 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   3.189 |    3.312 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.425 |   3.613 |    3.736 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   3.614 |    3.737 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.307 |   3.921 |    4.044 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   3.921 |    4.044 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.336 |   4.257 |    4.380 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   4.258 |    4.381 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.326 |   4.583 |    4.706 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   4.584 |    4.707 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   4.939 |    5.063 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   4.940 |    5.063 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.224 |   5.164 |    5.287 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   5.164 |    5.287 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.386 |   5.550 |    5.673 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   5.550 |    5.674 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.298 |   5.848 |    5.971 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   5.848 |    5.971 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.372 |   6.220 |    6.344 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   6.221 |    6.344 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   6.551 |    6.675 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   6.552 |    6.675 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   6.794 |    6.917 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   6.794 |    6.917 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   7.099 |    7.222 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   7.100 |    7.223 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |   7.616 |    7.739 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.001 |   7.617 |    7.740 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.381 |   7.998 |    8.121 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |   7.998 |    8.121 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.390 |   8.388 |    8.511 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |   8.388 |    8.512 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.373 |   8.761 |    8.884 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |   8.761 |    8.884 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.575 |   9.336 |    9.460 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |   9.337 |    9.460 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |   9.841 |    9.964 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |   9.841 |    9.964 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636                    | NANDX2  | 0.538 |  10.379 |   10.503 | 
     | u_adder_cntrl/U807/IN2                      |   ^   | u_adder_cntrl/n636                    | OAI21   | 0.001 |  10.380 |   10.504 | 
     | u_adder_cntrl/U807/OUT                      |   v   | u_adder_cntrl/n589                    | OAI21   | 0.535 |  10.915 |   11.038 | 
     | u_adder_cntrl/U521/IN2                      |   v   | u_adder_cntrl/n589                    | NANDX2  | 0.000 |  10.915 |   11.038 | 
     | u_adder_cntrl/U521/OUT                      |   ^   | u_adder_cntrl/n619                    | NANDX2  | 0.555 |  11.470 |   11.594 | 
     | u_adder_cntrl/U821_dup/IN1                  |   ^   | u_adder_cntrl/n619                    | NAND3X1 | 0.001 |  11.471 |   11.594 | 
     | u_adder_cntrl/U821_dup/OUT                  |   v   | u_adder_cntrl/FE_RN_2                 | NAND3X1 | 0.455 |  11.926 |   12.050 | 
     | u_adder_cntrl/FE_RC_136_0/IN1               |   v   | u_adder_cntrl/FE_RN_2                 | OAI21   | 0.000 |  11.927 |   12.050 | 
     | u_adder_cntrl/FE_RC_136_0/OUT               |   ^   | u_adder_cntrl/FE_RN_96_0              | OAI21   | 0.492 |  12.419 |   12.542 | 
     | u_adder_cntrl/FE_RC_137_0/IN                |   ^   | u_adder_cntrl/FE_RN_96_0              | INVX4   | 0.000 |  12.419 |   12.542 | 
     | u_adder_cntrl/FE_RC_137_0/OUT               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | INVX4   | 0.326 |  12.745 |   12.869 | 
     | u_adder_cntrl/FE_RC_72_0/IN3                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | AOI22   | 0.000 |  12.746 |   12.869 | 
     | u_adder_cntrl/FE_RC_72_0/OUT                |   ^   | u_adder_cntrl/n175                    | AOI22   | 0.399 |  13.145 |   13.268 | 
     | u_adder_cntrl/U179/IN                       |   ^   | u_adder_cntrl/n175                    | INVX4   | 0.000 |  13.145 |   13.268 | 
     | u_adder_cntrl/U179/OUT                      |   v   | u_adder_cntrl/n176                    | INVX4   | 0.332 |  13.477 |   13.600 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/CIN   |   v   | u_adder_cntrl/n176                    | FULLADD | 0.000 |  13.477 |   13.601 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/COUT  |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | FULLADD | 1.140 |  14.618 |   14.741 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  14.618 |   14.741 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   ^   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.641 |  15.258 |   15.382 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   ^   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  15.259 |   15.382 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.387 |  15.645 |   15.769 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.001 |  15.646 |   15.769 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   ^   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.337 |  15.984 |   16.107 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   ^   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  15.984 |   16.107 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.604 |  16.587 |   16.711 | 
     | u_adder_cntrl/FE_RC_188_0/IN                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | INVX4   | 0.002 |  16.589 |   16.712 | 
     | u_adder_cntrl/FE_RC_188_0/OUT               |   ^   | u_adder_cntrl/FE_RN_120_0             | INVX4   | 0.413 |  17.002 |   17.125 | 
     | u_adder_cntrl/FE_RC_187_0/IN2               |   ^   | u_adder_cntrl/FE_RN_120_0             | NANDX2  | 0.000 |  17.002 |   17.125 | 
     | u_adder_cntrl/FE_RC_187_0/OUT               |   v   | u_adder_cntrl/FE_RN_121_0             | NANDX2  | 0.192 |  17.194 |   17.317 | 
     | u_adder_cntrl/FE_RC_186_0/IN3               |   v   | u_adder_cntrl/FE_RN_121_0             | NAND3X1 | 0.000 |  17.194 |   17.317 | 
     | u_adder_cntrl/FE_RC_186_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_6            | NAND3X1 | 0.475 |  17.669 |   17.792 | 
     | u_adder_cntrl/U511/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_6            | NANDX2  | 0.000 |  17.669 |   17.793 | 
     | u_adder_cntrl/U511/OUT                      |   v   | u_adder_cntrl/n549                    | NANDX2  | 0.344 |  18.013 |   18.136 | 
     | u_adder_cntrl/U789/IN3                      |   v   | u_adder_cntrl/n549                    | NAND3X1 | 0.000 |  18.013 |   18.137 | 
     | u_adder_cntrl/U789/OUT                      |   ^   | u_adder_cntrl/n1162                   | NAND3X1 | 0.847 |  18.860 |   18.983 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/D   |   ^   | u_adder_cntrl/n1162                   | DFFRX1  | 0.001 |  18.861 |   18.985 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                             |       |       |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK   |        |       |   0.000 |   -0.123 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.123 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_mul_cntrl/Debug_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Debug_reg_reg_1_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q     (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.627
+ Phase Shift                  20.000
= Required Time                19.373
- Arrival Time                 19.182
= Slack Time                    0.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.000 |    0.191 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    0.191 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.005 |   1.005 |    1.196 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   1.005 |    1.196 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.732 |   1.737 |    1.927 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   1.738 |    1.929 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.486 |   2.224 |    2.415 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   2.224 |    2.415 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.282 |   2.506 |    2.697 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   2.506 |    2.697 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.285 |   2.792 |    2.983 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   2.792 |    2.983 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.487 |   3.279 |    3.470 | 
     | U1950/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   3.281 |    3.472 | 
     | U1950/OUT                          |   v   | Booth_dataout[13]              | NOR2X1  | 0.892 |   4.173 |    4.364 | 
     | FE_OFC679_Booth_dataout_13_/IN     |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   4.174 |    4.365 | 
     | FE_OFC679_Booth_dataout_13_/OUT    |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.833 |   5.007 |    5.198 | 
     | u_mul_cntrl/U69/IN                 |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   5.009 |    5.200 | 
     | u_mul_cntrl/U69/OUT                |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   5.212 |    5.402 | 
     | u_mul_cntrl/U384/IN1               |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   5.212 |    5.403 | 
     | u_mul_cntrl/U384/OUT               |   v   | u_mul_cntrl/n410               | NANDX2  | 0.225 |   5.437 |    5.628 | 
     | u_mul_cntrl/U383/IN                |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   5.437 |    5.628 | 
     | u_mul_cntrl/U383/OUT               |   ^   | u_mul_cntrl/n178               | INVX4   | 0.335 |   5.772 |    5.963 | 
     | u_mul_cntrl/U380_dup/IN2           |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   5.773 |    5.963 | 
     | u_mul_cntrl/U380_dup/OUT           |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.310 |   6.083 |    6.274 | 
     | u_mul_cntrl/U379/IN2               |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   6.083 |    6.274 | 
     | u_mul_cntrl/U379/OUT               |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.340 |   6.423 |    6.614 | 
     | u_mul_cntrl/U378/IN                |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   6.423 |    6.614 | 
     | u_mul_cntrl/U378/OUT               |   v   | u_mul_cntrl/n187               | INVX4   | 0.237 |   6.660 |    6.851 | 
     | u_mul_cntrl/U377/IN2               |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   6.660 |    6.851 | 
     | u_mul_cntrl/U377/OUT               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   6.908 |    7.099 | 
     | u_mul_cntrl/U376/IN2               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   6.908 |    7.099 | 
     | u_mul_cntrl/U376/OUT               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |   7.158 |    7.349 | 
     | u_mul_cntrl/U266/IN1               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |   7.158 |    7.349 | 
     | u_mul_cntrl/U266/OUT               |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |   7.465 |    7.656 | 
     | u_mul_cntrl/U374/IN                |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |   7.466 |    7.657 | 
     | u_mul_cntrl/U374/OUT               |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |   7.750 |    7.941 | 
     | u_mul_cntrl/U229/IN2               |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |   7.750 |    7.941 | 
     | u_mul_cntrl/U229/OUT               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.314 |   8.064 |    8.255 | 
     | u_mul_cntrl/U228/IN1               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.000 |   8.064 |    8.255 | 
     | u_mul_cntrl/U228/OUT               |   v   | u_mul_cntrl/n314               | NANDX2  | 0.308 |   8.372 |    8.563 | 
     | u_mul_cntrl/U512_dup/IN2           |   v   | u_mul_cntrl/n314               | NOR2X1  | 0.000 |   8.373 |    8.564 | 
     | u_mul_cntrl/U512_dup/OUT           |   ^   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.361 |   8.733 |    8.924 | 
     | u_mul_cntrl/U371/IN2               |   ^   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |   8.733 |    8.924 | 
     | u_mul_cntrl/U371/OUT               |   v   | u_mul_cntrl/n441               | NANDX2  | 0.390 |   9.124 |    9.315 | 
     | u_mul_cntrl/FE_RC_65_0/IN2         |   v   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |   9.124 |    9.315 | 
     | u_mul_cntrl/FE_RC_65_0/OUT         |   ^   | u_mul_cntrl/n232               | NAND3X1 | 0.639 |   9.763 |    9.954 | 
     | u_mul_cntrl/U84/IN                 |   ^   | u_mul_cntrl/n232               | INVX4   | 0.000 |   9.764 |    9.955 | 
     | u_mul_cntrl/U84/OUT                |   v   | u_mul_cntrl/n233               | INVX4   | 0.349 |  10.113 |   10.304 | 
     | u_mul_cntrl/U369/IN2               |   v   | u_mul_cntrl/n233               | NANDX2  | 0.000 |  10.113 |   10.304 | 
     | u_mul_cntrl/U369/OUT               |   ^   | u_mul_cntrl/n448               | NANDX2  | 0.476 |  10.589 |   10.780 | 
     | u_mul_cntrl/U342/IN                |   ^   | u_mul_cntrl/n448               | INVX4   | 0.001 |  10.590 |   10.781 | 
     | u_mul_cntrl/U342/OUT               |   v   | u_mul_cntrl/n405               | INVX4   | 0.400 |  10.990 |   11.181 | 
     | u_mul_cntrl/U341/IN2               |   v   | u_mul_cntrl/n405               | NANDX2  | 0.000 |  10.991 |   11.182 | 
     | u_mul_cntrl/U341/OUT               |   ^   | u_mul_cntrl/n395               | NANDX2  | 0.659 |  11.649 |   11.840 | 
     | u_mul_cntrl/U587/IN3               |   ^   | u_mul_cntrl/n395               | NAND3X1 | 0.001 |  11.650 |   11.841 | 
     | u_mul_cntrl/U587/OUT               |   v   | u_mul_cntrl/n375               | NAND3X1 | 0.526 |  12.176 |   12.367 | 
     | u_mul_cntrl/U81/IN                 |   v   | u_mul_cntrl/n375               | INVX4   | 0.000 |  12.177 |   12.368 | 
     | u_mul_cntrl/U81/OUT                |   ^   | u_mul_cntrl/n376               | INVX4   | 0.327 |  12.504 |   12.695 | 
     | u_mul_cntrl/U291/IN2               |   ^   | u_mul_cntrl/n376               | NANDX2  | 0.000 |  12.504 |   12.695 | 
     | u_mul_cntrl/U291/OUT               |   v   | u_mul_cntrl/n754               | NANDX2  | 0.550 |  13.054 |   13.245 | 
     | u_mul_cntrl/U288/IN                |   v   | u_mul_cntrl/n754               | INVX4   | 0.003 |  13.057 |   13.248 | 
     | u_mul_cntrl/U288/OUT               |   ^   | u_mul_cntrl/n652               | INVX4   | 0.394 |  13.452 |   13.643 | 
     | u_mul_cntrl/U287/IN1               |   ^   | u_mul_cntrl/n652               | NANDX2  | 0.000 |  13.452 |   13.643 | 
     | u_mul_cntrl/U287/OUT               |   v   | u_mul_cntrl/n683               | NANDX2  | 0.263 |  13.715 |   13.906 | 
     | u_mul_cntrl/U286/IN                |   v   | u_mul_cntrl/n683               | INVX4   | 0.000 |  13.715 |   13.906 | 
     | u_mul_cntrl/U286/OUT               |   ^   | u_mul_cntrl/n717               | INVX4   | 0.495 |  14.210 |   14.401 | 
     | u_mul_cntrl/U817/IN2               |   ^   | u_mul_cntrl/n717               | AOI22   | 0.001 |  14.211 |   14.402 | 
     | u_mul_cntrl/U817/OUT               |   v   | u_mul_cntrl/n710               | AOI22   | 0.593 |  14.804 |   14.995 | 
     | u_mul_cntrl/U818/IN3               |   v   | u_mul_cntrl/n710               | OAI21   | 0.000 |  14.804 |   14.995 | 
     | u_mul_cntrl/U818/OUT               |   ^   | u_mul_cntrl/n788               | OAI21   | 0.473 |  15.277 |   15.468 | 
     | u_mul_cntrl/FE_OFC680_n788/IN      |   ^   | u_mul_cntrl/n788               | INVX4   | 0.000 |  15.278 |   15.469 | 
     | u_mul_cntrl/FE_OFC680_n788/OUT     |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.304 |  15.582 |   15.773 | 
     | u_mul_cntrl/FE_OFC681_n788/IN      |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.000 |  15.582 |   15.773 | 
     | u_mul_cntrl/FE_OFC681_n788/OUT     |   ^   | u_mul_cntrl/FE_OFN681_n788     | INVX4   | 0.264 |  15.846 |   16.037 | 
     | u_mul_cntrl/FE_RC_245_0/IN2        |   ^   | u_mul_cntrl/FE_OFN681_n788     | NANDX2  | 0.001 |  15.847 |   16.038 | 
     | u_mul_cntrl/FE_RC_245_0/OUT        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.202 |  16.049 |   16.240 | 
     | u_mul_cntrl/FE_RC_242_0/IN1        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.000 |  16.049 |   16.240 | 
     | u_mul_cntrl/FE_RC_242_0/OUT        |   ^   | u_mul_cntrl/n791               | NANDX2  | 0.229 |  16.279 |   16.470 | 
     | u_mul_cntrl/FE_RC_304_0/IN4        |   ^   | u_mul_cntrl/n791               | AOI22   | 0.000 |  16.279 |   16.470 | 
     | u_mul_cntrl/FE_RC_304_0/OUT        |   v   | u_mul_cntrl/n792               | AOI22   | 0.336 |  16.615 |   16.806 | 
     | u_mul_cntrl/U284/IN2               |   v   | u_mul_cntrl/n792               | NANDX2  | 0.000 |  16.615 |   16.806 | 
     | u_mul_cntrl/U284/OUT               |   ^   | u_mul_cntrl/n855               | NANDX2  | 0.454 |  17.068 |   17.259 | 
     | u_mul_cntrl/U594/IN1               |   ^   | u_mul_cntrl/n855               | NOR2X1  | 0.000 |  17.069 |   17.260 | 
     | u_mul_cntrl/U594/OUT               |   v   | u_mul_cntrl/n426               | NOR2X1  | 0.464 |  17.533 |   17.724 | 
     | u_mul_cntrl/FE_OCPC1091_n426/IN    |   v   | u_mul_cntrl/n426               | BUF4X   | 0.000 |  17.533 |   17.724 | 
     | u_mul_cntrl/FE_OCPC1091_n426/OUT   |   v   | u_mul_cntrl/FE_OCPN1091_n426   | BUF4X   | 0.488 |  18.021 |   18.212 | 
     | u_mul_cntrl/U601/IN2               |   v   | u_mul_cntrl/FE_OCPN1091_n426   | OAI21   | 0.001 |  18.022 |   18.213 | 
     | u_mul_cntrl/U601/OUT               |   ^   | u_mul_cntrl/n797               | OAI21   | 0.294 |  18.316 |   18.507 | 
     | u_mul_cntrl/FE_RC_283_0/IN4        |   ^   | u_mul_cntrl/n797               | AOI22   | 0.000 |  18.316 |   18.507 | 
     | u_mul_cntrl/FE_RC_283_0/OUT        |   v   | u_mul_cntrl/n798               | AOI22   | 0.453 |  18.769 |   18.960 | 
     | u_mul_cntrl/U398/IN                |   v   | u_mul_cntrl/n798               | INVX4   | 0.000 |  18.769 |   18.960 | 
     | u_mul_cntrl/U398/OUT               |   ^   | u_mul_cntrl/n862               | INVX4   | 0.413 |  19.182 |   19.373 | 
     | u_mul_cntrl/Debug_reg_reg_1_/D     |   ^   | u_mul_cntrl/n862               | DFFRX1  | 0.000 |  19.182 |   19.373 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                  |       |       |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK   |        |       |   0.000 |   -0.191 | 
     | u_mul_cntrl/Debug_reg_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.191 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_7_/Q                   (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.763
+ Phase Shift                  20.000
= Required Time                19.237
- Arrival Time                 19.021
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    0.217 | 
     | MulCntrl_Op1_reg_7_/CLK                            |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    0.217 | 
     | MulCntrl_Op1_reg_7_/Q                              |   v   | MulCntrl_Op1[7]                                 | DFFRX1  | 1.135 |   1.135 |    1.352 | 
     | U1788/IN                                           |   v   | MulCntrl_Op1[7]                                 | BUF8X   | 0.000 |   1.136 |    1.352 | 
     | U1788/OUT                                          |   v   | n1733                                           | BUF8X   | 0.837 |   1.972 |    2.189 | 
     | u_mul_cntrl/U650/IN2                               |   v   | n1733                                           | NOR2X1  | 0.005 |   1.978 |    2.194 | 
     | u_mul_cntrl/U650/OUT                               |   ^   | u_mul_cntrl/n531                                | NOR2X1  | 0.366 |   2.344 |    2.561 | 
     | u_mul_cntrl/U651/IN3                               |   ^   | u_mul_cntrl/n531                                | NAND3X1 | 0.000 |   2.344 |    2.561 | 
     | u_mul_cntrl/U651/OUT                               |   v   | u_mul_cntrl/n534                                | NAND3X1 | 0.310 |   2.654 |    2.871 | 
     | u_mul_cntrl/U482/IN2                               |   v   | u_mul_cntrl/n534                                | NOR2X1  | 0.000 |   2.655 |    2.871 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.717 |   3.372 |    3.589 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   3.373 |    3.590 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.531 |   3.904 |    4.121 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   3.904 |    4.121 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.664 |   4.568 |    4.784 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   4.569 |    4.785 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.498 |   5.067 |    5.284 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.067 |    5.284 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.730 |   5.797 |    6.014 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   5.797 |    6.014 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.568 |   6.366 |    6.582 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   6.366 |    6.583 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.288 |   6.654 |    6.870 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   6.654 |    6.870 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.315 |   6.969 |    7.186 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   6.969 |    7.186 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.318 |   7.287 |    7.504 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.287 |    7.504 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.292 |   7.579 |    7.795 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   7.579 |    7.796 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.640 |   8.219 |    8.436 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.219 |    8.436 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.523 |   8.742 |    8.959 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   8.743 |    8.960 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.673 |   9.416 |    9.633 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.416 |    9.633 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.532 |   9.948 |   10.165 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |   9.949 |   10.165 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.708 |  10.657 |   10.873 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  10.657 |   10.874 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.550 |  11.207 |   11.423 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.207 |   11.424 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.118 |  12.325 |   12.542 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.326 |   12.542 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.192 |  13.518 |   13.735 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.518 |   13.735 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.429 |  13.947 |   14.164 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  13.947 |   14.164 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.415 |  14.363 |   14.580 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.363 |   14.580 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.330 |  14.693 |   14.910 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.693 |   14.910 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.546 |  15.239 |   15.456 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  15.241 |   15.458 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.304 |  15.545 |   15.762 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF4X   | 0.000 |  15.545 |   15.762 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF4X   | 0.774 |  16.319 |   16.535 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  16.321 |   16.537 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.357 |  16.677 |   16.894 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  16.677 |   16.894 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  17.016 |   17.233 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  17.017 |   17.233 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.698 |  17.715 |   17.931 | 
     | u_mul_cntrl/U27/IN3                                |   ^   | u_mul_cntrl/n340                                | AOI21   | 0.001 |  17.716 |   17.932 | 
     | u_mul_cntrl/U27/OUT                                |   v   | u_mul_cntrl/n21                                 | AOI21   | 0.778 |  18.493 |   18.710 | 
     | u_mul_cntrl/U28/IN3                                |   v   | u_mul_cntrl/n21                                 | OAI21   | 0.000 |  18.494 |   18.710 | 
     | u_mul_cntrl/U28/OUT                                |   ^   | u_mul_cntrl/n874                                | OAI21   | 0.527 |  19.020 |   19.237 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_5_/D            |   ^   | u_mul_cntrl/n874                                | DFFRX1  | 0.000 |  19.021 |   19.237 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.217 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.217 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_adder_24b_COUT_reg/CLK 
Endpoint:   u_adder_24b_COUT_reg/D            (v) checked with  leading edge of 
'CLK'
Beginpoint: u_Adder_interconnect_S_req_reg/QB (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.566
+ Phase Shift                  20.000
= Required Time                19.434
- Arrival Time                 19.172
= Slack Time                    0.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                       |         |       |   0.000 |    0.262 | 
     | u_Adder_interconnect_S_req_reg/CLK |   ^   | CLK                       | DFFRX1  | 0.000 |   0.000 |    0.262 | 
     | u_Adder_interconnect_S_req_reg/QB  |   ^   | n802                      | DFFRX1  | 1.457 |   1.457 |    1.719 | 
     | U1963/IN2                          |   ^   | n802                      | NOR2X1  | 0.000 |   1.457 |    1.719 | 
     | U1963/OUT                          |   v   | n1887                     | NOR2X1  | 0.946 |   2.403 |    2.665 | 
     | FE_OFC95_n1783/IN                  |   v   | n1887                     | BUF4X   | 0.001 |   2.404 |    2.665 | 
     | FE_OFC95_n1783/OUT                 |   v   | FE_OFN95_n1783            | BUF4X   | 1.279 |   3.682 |    3.944 | 
     | U1965/IN1                          |   v   | FE_OFN95_n1783            | AOI22   | 0.002 |   3.685 |    3.946 | 
     | U1965/OUT                          |   ^   | n1869                     | AOI22   | 0.671 |   4.356 |    4.617 | 
     | FE_OFC640_n1869/IN                 |   ^   | n1869                     | INVX4   | 0.000 |   4.356 |    4.617 | 
     | FE_OFC640_n1869/OUT                |   v   | FE_OFN640_n1869           | INVX4   | 0.354 |   4.710 |    4.972 | 
     | FE_OFC641_n1869/IN                 |   v   | FE_OFN640_n1869           | INVX8   | 0.001 |   4.711 |    4.972 | 
     | FE_OFC641_n1869/OUT                |   ^   | FE_OFN641_n1869           | INVX8   | 0.599 |   5.310 |    5.571 | 
     | U1794/IN1                          |   ^   | FE_OFN641_n1869           | NOR2X1  | 0.002 |   5.312 |    5.573 | 
     | U1794/OUT                          |   v   | add_x_176_n13             | NOR2X1  | 0.628 |   5.940 |    6.201 | 
     | FE_OCPC1044_add_x_176_n13/IN       |   v   | add_x_176_n13             | BUF4X   | 0.000 |   5.940 |    6.201 | 
     | FE_OCPC1044_add_x_176_n13/OUT      |   v   | FE_OCPN1044_add_x_176_n13 | BUF4X   | 0.557 |   6.496 |    6.758 | 
     | add_x_176_U9/CIN                   |   v   | FE_OCPN1044_add_x_176_n13 | FULLADD | 0.001 |   6.497 |    6.759 | 
     | add_x_176_U9/COUT                  |   v   | add_x_176_n12             | FULLADD | 1.242 |   7.739 |    8.001 | 
     | add_x_176_U8/CIN                   |   v   | add_x_176_n12             | FULLADD | 0.001 |   7.741 |    8.002 | 
     | add_x_176_U8/COUT                  |   v   | add_x_176_n11             | FULLADD | 1.466 |   9.207 |    9.468 | 
     | add_x_176_U7/CIN                   |   v   | add_x_176_n11             | FULLADD | 0.000 |   9.207 |    9.469 | 
     | add_x_176_U7/COUT                  |   v   | add_x_176_n10             | FULLADD | 1.438 |  10.645 |   10.906 | 
     | add_x_176_U6/CIN                   |   v   | add_x_176_n10             | FULLADD | 0.001 |  10.645 |   10.907 | 
     | add_x_176_U6/COUT                  |   v   | add_x_176_n9              | FULLADD | 1.568 |  12.213 |   12.475 | 
     | add_x_176_U5/CIN                   |   v   | add_x_176_n9              | FULLADD | 0.001 |  12.214 |   12.476 | 
     | add_x_176_U5/COUT                  |   v   | add_x_176_n8              | FULLADD | 1.505 |  13.719 |   13.981 | 
     | add_x_176_U4/CIN                   |   v   | add_x_176_n8              | FULLADD | 0.000 |  13.719 |   13.981 | 
     | add_x_176_U4/COUT                  |   v   | add_x_176_n7              | FULLADD | 1.448 |  15.167 |   15.429 | 
     | add_x_176_U3/CIN                   |   v   | add_x_176_n7              | FULLADD | 0.000 |  15.168 |   15.429 | 
     | add_x_176_U3/COUT                  |   v   | add_x_176_n6              | FULLADD | 1.524 |  16.691 |   16.953 | 
     | add_x_176_U2/CIN                   |   v   | add_x_176_n6              | FULLADD | 0.001 |  16.692 |   16.954 | 
     | add_x_176_U2/COUT                  |   v   | u_adder_24b_N131          | FULLADD | 1.149 |  17.841 |   18.103 | 
     | U2191/IN2                          |   v   | u_adder_24b_N131          | AOI22   | 0.000 |  17.842 |   18.104 | 
     | U2191/OUT                          |   ^   | n2091                     | AOI22   | 0.509 |  18.351 |   18.613 | 
     | U1804/IN                           |   ^   | n2091                     | INVX1   | 0.000 |  18.351 |   18.613 | 
     | U1804/OUT                          |   v   | n597                      | INVX1   | 0.820 |  19.171 |   19.433 | 
     | u_adder_24b_COUT_reg/D             |   v   | n597                      | DFFRX1  | 0.001 |  19.172 |   19.434 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -0.262 | 
     | u_adder_24b_COUT_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.262 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.506
+ Phase Shift                  20.000
= Required Time                19.494
- Arrival Time                 19.231
= Slack Time                    0.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.000 |    0.264 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK                                | DFFRX1  | 0.000 |   0.000 |    0.264 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.005 |   1.005 |    1.269 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   1.005 |    1.269 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.732 |   1.737 |    2.000 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   1.738 |    2.002 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.486 |   2.224 |    2.488 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   2.224 |    2.488 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.282 |   2.506 |    2.770 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   2.506 |    2.770 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.285 |   2.792 |    3.055 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   2.792 |    3.056 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.487 |   3.279 |    3.543 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   3.281 |    3.545 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]                  | NOR2X1  | 0.892 |   4.173 |    4.437 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]                  | BUF8X   | 0.001 |   4.174 |    4.438 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_        | BUF8X   | 0.833 |   5.007 |    5.271 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_        | INVX8   | 0.002 |   5.009 |    5.273 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455                   | INVX8   | 0.202 |   5.212 |    5.475 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455                   | NANDX2  | 0.000 |   5.212 |    5.476 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410                   | NANDX2  | 0.225 |   5.437 |    5.700 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410                   | INVX4   | 0.000 |   5.437 |    5.701 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178                   | INVX4   | 0.335 |   5.772 |    6.035 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178                   | NANDX2  | 0.001 |   5.773 |    6.036 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.310 |   6.083 |    6.347 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   6.083 |    6.347 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429                   | NANDX2  | 0.340 |   6.423 |    6.687 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   6.423 |    6.687 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187                   | INVX4   | 0.237 |   6.660 |    6.924 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   6.660 |    6.924 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.247 |   6.908 |    7.172 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   6.908 |    7.172 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.250 |   7.158 |    7.422 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |   7.159 |    7.422 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204                   | NANDX2  | 0.307 |   7.466 |    7.729 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204                   | INVX4   | 0.000 |   7.466 |    7.730 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482                   | INVX4   | 0.284 |   7.750 |    8.014 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |   7.750 |    8.014 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222                   | NANDX2  | 0.394 |   8.144 |    8.408 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222                   | NOR2X1  | 0.000 |   8.145 |    8.409 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.682 |   8.826 |    9.090 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |   8.826 |    9.090 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.600 |   9.427 |    9.690 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.001 |   9.427 |    9.691 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.453 |   9.880 |   10.144 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |   9.880 |   10.144 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.273 |  10.153 |   10.417 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  10.153 |   10.417 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.356 |  10.508 |   10.772 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  10.509 |   10.773 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.380 |  10.890 |   11.154 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  10.890 |   11.154 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.520 |  11.410 |   11.674 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  11.411 |   11.675 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.435 |  11.847 |   12.110 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  11.847 |   12.111 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 0.998 |  12.845 |   13.108 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  12.846 |   13.109 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.740 |  13.586 |   13.850 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  13.586 |   13.850 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.435 |  14.022 |   14.285 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  14.022 |   14.286 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.564 |  14.586 |   14.850 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.001 |  14.586 |   14.850 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.259 |  14.846 |   15.110 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  14.846 |   15.110 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.334 |  15.180 |   15.444 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  15.180 |   15.444 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.331 |  15.511 |   15.775 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  15.511 |   15.775 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.416 |  15.927 |   16.191 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.002 |  15.929 |   16.192 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.644 |  16.572 |   16.836 | 
     | u_mul_cntrl/FE_OFC1005_n739/IN          |   ^   | u_mul_cntrl/n739                   | BUF4X   | 0.000 |  16.573 |   16.837 | 
     | u_mul_cntrl/FE_OFC1005_n739/OUT         |   ^   | u_mul_cntrl/FE_OFN1005_n739        | BUF4X   | 0.702 |  17.275 |   17.539 | 
     | u_mul_cntrl/U840/IN                     |   ^   | u_mul_cntrl/FE_OFN1005_n739        | INVX4   | 0.000 |  17.275 |   17.539 | 
     | u_mul_cntrl/U840/OUT                    |   v   | u_mul_cntrl/n744                   | INVX4   | 0.195 |  17.470 |   17.734 | 
     | u_mul_cntrl/U842/IN4                    |   v   | u_mul_cntrl/n744                   | AOI22   | 0.000 |  17.471 |   17.734 | 
     | u_mul_cntrl/U842/OUT                    |   ^   | u_mul_cntrl/n750                   | AOI22   | 0.443 |  17.913 |   18.177 | 
     | u_mul_cntrl/U844/IN2                    |   ^   | u_mul_cntrl/n750                   | NAND3X1 | 0.001 |  17.914 |   18.178 | 
     | u_mul_cntrl/U844/OUT                    |   v   | u_mul_cntrl/n769                   | NAND3X1 | 0.375 |  18.290 |   18.553 | 
     | u_mul_cntrl/U850/IN1                    |   v   | u_mul_cntrl/n769                   | OAI21   | 0.000 |  18.290 |   18.554 | 
     | u_mul_cntrl/U850/OUT                    |   ^   | u_mul_cntrl/n770                   | OAI21   | 0.378 |  18.668 |   18.932 | 
     | u_mul_cntrl/U851/IN3                    |   ^   | u_mul_cntrl/n770                   | OAI21   | 0.000 |  18.668 |   18.932 | 
     | u_mul_cntrl/U851/OUT                    |   v   | u_mul_cntrl/n865                   | OAI21   | 0.562 |  19.230 |   19.494 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_6_/D |   v   | u_mul_cntrl/n865                   | DFFRX1  | 0.000 |  19.231 |   19.494 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.264 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_6_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.264 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_adder_24b_Z_reg_8_/CLK 
Endpoint:   u_adder_24b_Z_reg_8_/D            (^) checked with  leading edge of 
'CLK'
Beginpoint: u_Adder_interconnect_S_req_reg/QB (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.741
+ Phase Shift                  20.000
= Required Time                19.259
- Arrival Time                 18.977
= Slack Time                    0.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                       |         |       |   0.000 |    0.282 | 
     | u_Adder_interconnect_S_req_reg/CLK |   ^   | CLK                       | DFFRX1  | 0.000 |   0.000 |    0.282 | 
     | u_Adder_interconnect_S_req_reg/QB  |   ^   | n802                      | DFFRX1  | 1.457 |   1.457 |    1.739 | 
     | U1963/IN2                          |   ^   | n802                      | NOR2X1  | 0.000 |   1.457 |    1.739 | 
     | U1963/OUT                          |   v   | n1887                     | NOR2X1  | 0.946 |   2.403 |    2.685 | 
     | FE_OFC95_n1783/IN                  |   v   | n1887                     | BUF4X   | 0.001 |   2.404 |    2.685 | 
     | FE_OFC95_n1783/OUT                 |   v   | FE_OFN95_n1783            | BUF4X   | 1.279 |   3.682 |    3.964 | 
     | U1965/IN1                          |   v   | FE_OFN95_n1783            | AOI22   | 0.002 |   3.685 |    3.966 | 
     | U1965/OUT                          |   ^   | n1869                     | AOI22   | 0.671 |   4.356 |    4.637 | 
     | FE_OFC640_n1869/IN                 |   ^   | n1869                     | INVX4   | 0.000 |   4.356 |    4.637 | 
     | FE_OFC640_n1869/OUT                |   v   | FE_OFN640_n1869           | INVX4   | 0.354 |   4.710 |    4.992 | 
     | FE_OFC641_n1869/IN                 |   v   | FE_OFN640_n1869           | INVX8   | 0.001 |   4.711 |    4.992 | 
     | FE_OFC641_n1869/OUT                |   ^   | FE_OFN641_n1869           | INVX8   | 0.599 |   5.310 |    5.591 | 
     | U1794/IN1                          |   ^   | FE_OFN641_n1869           | NOR2X1  | 0.002 |   5.312 |    5.593 | 
     | U1794/OUT                          |   v   | add_x_176_n13             | NOR2X1  | 0.628 |   5.940 |    6.221 | 
     | FE_OCPC1044_add_x_176_n13/IN       |   v   | add_x_176_n13             | BUF4X   | 0.000 |   5.940 |    6.221 | 
     | FE_OCPC1044_add_x_176_n13/OUT      |   v   | FE_OCPN1044_add_x_176_n13 | BUF4X   | 0.557 |   6.496 |    6.778 | 
     | add_x_176_U9/CIN                   |   v   | FE_OCPN1044_add_x_176_n13 | FULLADD | 0.001 |   6.497 |    6.779 | 
     | add_x_176_U9/COUT                  |   v   | add_x_176_n12             | FULLADD | 1.242 |   7.739 |    8.021 | 
     | add_x_176_U8/CIN                   |   v   | add_x_176_n12             | FULLADD | 0.001 |   7.741 |    8.022 | 
     | add_x_176_U8/COUT                  |   v   | add_x_176_n11             | FULLADD | 1.466 |   9.207 |    9.488 | 
     | add_x_176_U7/CIN                   |   v   | add_x_176_n11             | FULLADD | 0.000 |   9.207 |    9.489 | 
     | add_x_176_U7/COUT                  |   v   | add_x_176_n10             | FULLADD | 1.438 |  10.645 |   10.926 | 
     | add_x_176_U6/CIN                   |   v   | add_x_176_n10             | FULLADD | 0.001 |  10.645 |   10.927 | 
     | add_x_176_U6/COUT                  |   v   | add_x_176_n9              | FULLADD | 1.568 |  12.213 |   12.495 | 
     | add_x_176_U5/CIN                   |   v   | add_x_176_n9              | FULLADD | 0.001 |  12.214 |   12.496 | 
     | add_x_176_U5/COUT                  |   v   | add_x_176_n8              | FULLADD | 1.505 |  13.719 |   14.000 | 
     | add_x_176_U4/CIN                   |   v   | add_x_176_n8              | FULLADD | 0.000 |  13.719 |   14.001 | 
     | add_x_176_U4/COUT                  |   v   | add_x_176_n7              | FULLADD | 1.448 |  15.167 |   15.449 | 
     | add_x_176_U3/CIN                   |   v   | add_x_176_n7              | FULLADD | 0.000 |  15.168 |   15.449 | 
     | add_x_176_U3/COUT                  |   v   | add_x_176_n6              | FULLADD | 1.524 |  16.691 |   16.973 | 
     | add_x_176_U2/CIN                   |   v   | add_x_176_n6              | FULLADD | 0.001 |  16.692 |   16.974 | 
     | add_x_176_U2/SUM                   |   ^   | u_adder_24b_N130          | FULLADD | 1.227 |  17.919 |   18.200 | 
     | U2189/IN4                          |   ^   | u_adder_24b_N130          | AOI22   | 0.000 |  17.919 |   18.200 | 
     | U2189/OUT                          |   v   | n2090                     | AOI22   | 0.385 |  18.303 |   18.585 | 
     | U2190/IN                           |   v   | n2090                     | INVX1   | 0.000 |  18.304 |   18.585 | 
     | U2190/OUT                          |   ^   | n598                      | INVX1   | 0.673 |  18.977 |   19.258 | 
     | u_adder_24b_Z_reg_8_/D             |   ^   | n598                      | DFFRX1  | 0.000 |  18.977 |   19.259 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -0.282 | 
     | u_adder_24b_Z_reg_8_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.282 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.507
+ Phase Shift                  20.000
= Required Time                19.493
- Arrival Time                 19.203
= Slack Time                    0.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.000 |    0.290 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK                                | DFFRX1  | 0.000 |   0.000 |    0.290 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.005 |   1.005 |    1.295 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   1.005 |    1.295 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.732 |   1.737 |    2.026 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   1.738 |    2.028 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.486 |   2.224 |    2.514 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   2.224 |    2.514 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.282 |   2.506 |    2.796 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   2.506 |    2.796 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.285 |   2.792 |    3.081 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   2.792 |    3.082 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.487 |   3.279 |    3.569 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   3.281 |    3.571 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]                  | NOR2X1  | 0.892 |   4.173 |    4.463 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]                  | BUF8X   | 0.001 |   4.174 |    4.464 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_        | BUF8X   | 0.833 |   5.007 |    5.297 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_        | INVX8   | 0.002 |   5.009 |    5.299 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455                   | INVX8   | 0.202 |   5.212 |    5.501 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455                   | NANDX2  | 0.000 |   5.212 |    5.502 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410                   | NANDX2  | 0.225 |   5.437 |    5.726 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410                   | INVX4   | 0.000 |   5.437 |    5.727 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178                   | INVX4   | 0.335 |   5.772 |    6.061 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178                   | NANDX2  | 0.001 |   5.773 |    6.062 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.310 |   6.083 |    6.373 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   6.083 |    6.373 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429                   | NANDX2  | 0.340 |   6.423 |    6.713 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   6.423 |    6.713 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187                   | INVX4   | 0.237 |   6.660 |    6.950 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   6.660 |    6.950 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.247 |   6.908 |    7.198 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   6.908 |    7.198 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.250 |   7.158 |    7.448 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |   7.159 |    7.448 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204                   | NANDX2  | 0.307 |   7.466 |    7.755 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204                   | INVX4   | 0.000 |   7.466 |    7.756 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482                   | INVX4   | 0.284 |   7.750 |    8.040 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |   7.750 |    8.040 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222                   | NANDX2  | 0.394 |   8.144 |    8.434 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222                   | NOR2X1  | 0.000 |   8.145 |    8.435 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.682 |   8.826 |    9.116 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |   8.826 |    9.116 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.600 |   9.427 |    9.716 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.001 |   9.427 |    9.717 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.453 |   9.880 |   10.170 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |   9.880 |   10.170 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.273 |  10.153 |   10.443 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  10.153 |   10.443 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.356 |  10.508 |   10.798 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  10.509 |   10.799 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.380 |  10.890 |   11.180 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  10.890 |   11.180 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.520 |  11.410 |   11.700 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  11.411 |   11.701 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.435 |  11.847 |   12.136 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  11.847 |   12.137 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 0.998 |  12.845 |   13.134 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  12.846 |   13.135 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.740 |  13.586 |   13.876 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  13.586 |   13.876 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.435 |  14.022 |   14.311 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  14.022 |   14.312 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.564 |  14.586 |   14.876 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.001 |  14.586 |   14.876 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.259 |  14.846 |   15.136 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  14.846 |   15.136 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.334 |  15.180 |   15.470 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  15.180 |   15.470 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.331 |  15.511 |   15.801 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  15.511 |   15.801 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.416 |  15.927 |   16.217 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.002 |  15.929 |   16.218 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.644 |  16.572 |   16.862 | 
     | u_mul_cntrl/FE_OFC1005_n739/IN          |   ^   | u_mul_cntrl/n739                   | BUF4X   | 0.000 |  16.573 |   16.863 | 
     | u_mul_cntrl/FE_OFC1005_n739/OUT         |   ^   | u_mul_cntrl/FE_OFN1005_n739        | BUF4X   | 0.702 |  17.275 |   17.565 | 
     | u_mul_cntrl/U840/IN                     |   ^   | u_mul_cntrl/FE_OFN1005_n739        | INVX4   | 0.000 |  17.275 |   17.565 | 
     | u_mul_cntrl/U840/OUT                    |   v   | u_mul_cntrl/n744                   | INVX4   | 0.195 |  17.470 |   17.760 | 
     | u_mul_cntrl/U48/IN3                     |   v   | u_mul_cntrl/n744                   | AOI22   | 0.000 |  17.471 |   17.760 | 
     | u_mul_cntrl/U48/OUT                     |   ^   | u_mul_cntrl/n34                    | AOI22   | 0.287 |  17.758 |   18.048 | 
     | u_mul_cntrl/U52/IN2                     |   ^   | u_mul_cntrl/n34                    | NAND3X1 | 0.000 |  17.758 |   18.048 | 
     | u_mul_cntrl/U52/OUT                     |   v   | u_mul_cntrl/n38                    | NAND3X1 | 0.319 |  18.077 |   18.367 | 
     | u_mul_cntrl/U59/IN1                     |   v   | u_mul_cntrl/n38                    | OAI21   | 0.000 |  18.077 |   18.367 | 
     | u_mul_cntrl/U59/OUT                     |   ^   | u_mul_cntrl/n45                    | OAI21   | 0.522 |  18.600 |   18.890 | 
     | u_mul_cntrl/U60/IN3                     |   ^   | u_mul_cntrl/n45                    | OAI21   | 0.001 |  18.601 |   18.891 | 
     | u_mul_cntrl/U60/OUT                     |   v   | u_mul_cntrl/n866                   | OAI21   | 0.602 |  19.202 |   19.492 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_5_/D |   v   | u_mul_cntrl/n866                   | DFFRX1  | 0.000 |  19.203 |   19.493 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.290 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.290 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_6_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.753
+ Phase Shift                  20.000
= Required Time                19.247
- Arrival Time                 18.902
= Slack Time                    0.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                                     |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK                                 |         |       |   0.000 |    0.345 | 
     | u_booth_count_reg_reg_2_/CLK             |   ^   | CLK                                 | DFFRX1  | 0.000 |   0.000 |    0.345 | 
     | u_booth_count_reg_reg_2_/Q               |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.005 |   1.005 |    1.350 | 
     | FE_OFC727_u_booth_count_reg_2_/IN        |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   1.005 |    1.350 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT       |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.732 |   1.736 |    2.082 | 
     | U1894_dup/IN1                            |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   1.738 |    2.083 | 
     | U1894_dup/OUT                            |   ^   | FE_RN_                              | OAI21   | 0.486 |   2.224 |    2.569 | 
     | U1779/IN                                 |   ^   | FE_RN_                              | INVX4   | 0.000 |   2.224 |    2.569 | 
     | U1779/OUT                                |   v   | n1811                               | INVX4   | 0.282 |   2.506 |    2.851 | 
     | U1896/IN2                                |   v   | n1811                               | NANDX2  | 0.000 |   2.506 |    2.851 | 
     | U1896/OUT                                |   ^   | n1851                               | NANDX2  | 0.285 |   2.792 |    3.137 | 
     | FE_OFC622_n1851/IN                       |   ^   | n1851                               | BUF8X   | 0.001 |   2.792 |    3.137 | 
     | FE_OFC622_n1851/OUT                      |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.487 |   3.279 |    3.624 | 
     | U1950/IN2                                |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   3.281 |    3.626 | 
     | U1950/OUT                                |   v   | Booth_dataout[13]                   | NOR2X1  | 0.892 |   4.173 |    4.518 | 
     | FE_OFC679_Booth_dataout_13_/IN           |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   4.174 |    4.519 | 
     | FE_OFC679_Booth_dataout_13_/OUT          |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.833 |   5.007 |    5.352 | 
     | u_mul_cntrl/U69/IN                       |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   5.009 |    5.354 | 
     | u_mul_cntrl/U69/OUT                      |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.202 |   5.211 |    5.556 | 
     | u_mul_cntrl/U384/IN1                     |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   5.212 |    5.557 | 
     | u_mul_cntrl/U384/OUT                     |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.225 |   5.437 |    5.782 | 
     | u_mul_cntrl/U383/IN                      |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   5.437 |    5.782 | 
     | u_mul_cntrl/U383/OUT                     |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.335 |   5.772 |    6.117 | 
     | u_mul_cntrl/U380_dup/IN2                 |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   5.772 |    6.117 | 
     | u_mul_cntrl/U380_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.310 |   6.083 |    6.428 | 
     | u_mul_cntrl/U379/IN2                     |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   6.083 |    6.428 | 
     | u_mul_cntrl/U379/OUT                     |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.340 |   6.423 |    6.768 | 
     | u_mul_cntrl/U378/IN                      |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   6.423 |    6.768 | 
     | u_mul_cntrl/U378/OUT                     |   v   | u_mul_cntrl/n187                    | INVX4   | 0.237 |   6.660 |    7.005 | 
     | u_mul_cntrl/U377/IN2                     |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   6.660 |    7.005 | 
     | u_mul_cntrl/U377/OUT                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.247 |   6.908 |    7.253 | 
     | u_mul_cntrl/U376/IN2                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   6.908 |    7.253 | 
     | u_mul_cntrl/U376/OUT                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.250 |   7.158 |    7.503 | 
     | u_mul_cntrl/U266/IN1                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |   7.158 |    7.503 | 
     | u_mul_cntrl/U266/OUT                     |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.307 |   7.465 |    7.810 | 
     | u_mul_cntrl/U374/IN                      |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |   7.466 |    7.811 | 
     | u_mul_cntrl/U374/OUT                     |   v   | u_mul_cntrl/n482                    | INVX4   | 0.284 |   7.750 |    8.095 | 
     | u_mul_cntrl/FE_RC_102_0/IN1              |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |   7.750 |    8.095 | 
     | u_mul_cntrl/FE_RC_102_0/OUT              |   ^   | u_mul_cntrl/n222                    | NANDX2  | 0.394 |   8.144 |    8.489 | 
     | u_mul_cntrl/U512_dup/IN1                 |   ^   | u_mul_cntrl/n222                    | NOR2X1  | 0.000 |   8.145 |    8.490 | 
     | u_mul_cntrl/U512_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.682 |   8.826 |    9.171 | 
     | u_mul_cntrl/U371/IN2                     |   v   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |   8.826 |    9.171 | 
     | u_mul_cntrl/U371/OUT                     |   ^   | u_mul_cntrl/n441                    | NANDX2  | 0.600 |   9.427 |    9.772 | 
     | u_mul_cntrl/FE_RC_65_0/IN2               |   ^   | u_mul_cntrl/n441                    | NAND3X1 | 0.001 |   9.427 |    9.772 | 
     | u_mul_cntrl/FE_RC_65_0/OUT               |   v   | u_mul_cntrl/n232                    | NAND3X1 | 0.453 |   9.880 |   10.225 | 
     | u_mul_cntrl/U84/IN                       |   v   | u_mul_cntrl/n232                    | INVX4   | 0.000 |   9.880 |   10.225 | 
     | u_mul_cntrl/U84/OUT                      |   ^   | u_mul_cntrl/n233                    | INVX4   | 0.273 |  10.153 |   10.498 | 
     | u_mul_cntrl/U369/IN2                     |   ^   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  10.153 |   10.498 | 
     | u_mul_cntrl/U369/OUT                     |   v   | u_mul_cntrl/n448                    | NANDX2  | 0.356 |  10.508 |   10.853 | 
     | u_mul_cntrl/U342/IN                      |   v   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  10.509 |   10.854 | 
     | u_mul_cntrl/U342/OUT                     |   ^   | u_mul_cntrl/n405                    | INVX4   | 0.380 |  10.890 |   11.235 | 
     | u_mul_cntrl/U341/IN2                     |   ^   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  10.890 |   11.235 | 
     | u_mul_cntrl/U341/OUT                     |   v   | u_mul_cntrl/n395                    | NANDX2  | 0.520 |  11.410 |   11.755 | 
     | u_mul_cntrl/FE_RC_87_0/IN2               |   v   | u_mul_cntrl/n395                    | NANDX2  | 0.002 |  11.412 |   11.757 | 
     | u_mul_cntrl/FE_RC_87_0/OUT               |   ^   | u_mul_cntrl/FE_RN_66_0              | NANDX2  | 0.401 |  11.812 |   12.157 | 
     | u_mul_cntrl/FE_RC_284_0/IN1              |   ^   | u_mul_cntrl/FE_RN_66_0              | OAI21   | 0.000 |  11.812 |   12.158 | 
     | u_mul_cntrl/FE_RC_284_0/OUT              |   v   | u_mul_cntrl/n108                    | OAI21   | 0.698 |  12.511 |   12.856 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN  |   v   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  12.511 |   12.856 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.936 |  13.447 |   13.792 | 
     | u_mul_cntrl/U4/IN                        |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  13.447 |   13.792 | 
     | u_mul_cntrl/U4/OUT                       |   v   | u_mul_cntrl/n106                    | BUF8X   | 0.502 |  13.950 |   14.295 | 
     | u_mul_cntrl/FE_RC_286_0/IN1              |   v   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  13.951 |   14.296 | 
     | u_mul_cntrl/FE_RC_286_0/OUT              |   ^   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.256 |  14.206 |   14.551 | 
     | u_mul_cntrl/FE_RC_285_0/IN2              |   ^   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  14.206 |   14.551 | 
     | u_mul_cntrl/FE_RC_285_0/OUT              |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.390 |  14.597 |   14.942 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.002 |  14.599 |   14.944 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                |   ^   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.419 |  15.018 |   15.363 | 
     | u_mul_cntrl/FE_RC_252_0/IN3              |   ^   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  15.018 |   15.363 | 
     | u_mul_cntrl/FE_RC_252_0/OUT              |   v   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.404 |  15.422 |   15.767 | 
     | u_mul_cntrl/FE_RC_75_0/IN                |   v   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  15.422 |   15.767 | 
     | u_mul_cntrl/FE_RC_75_0/OUT               |   ^   | u_mul_cntrl/n56                     | INVX4   | 0.338 |  15.760 |   16.105 | 
     | u_mul_cntrl/U256/IN2                     |   ^   | u_mul_cntrl/n56                     | NANDX2  | 0.001 |  15.761 |   16.106 | 
     | u_mul_cntrl/U256/OUT                     |   v   | u_mul_cntrl/n111                    | NANDX2  | 0.268 |  16.029 |   16.374 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/IN2  |   v   | u_mul_cntrl/n111                    | NOR2X1  | 0.000 |  16.029 |   16.374 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/OUT  |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | NOR2X1  | 0.396 |  16.425 |   16.770 | 
     | u_mul_cntrl/U30/IN3                      |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | AOI21   | 0.000 |  16.425 |   16.770 | 
     | u_mul_cntrl/U30/OUT                      |   v   | u_mul_cntrl/n22                     | AOI21   | 0.594 |  17.019 |   17.364 | 
     | u_mul_cntrl/U33/IN1                      |   v   | u_mul_cntrl/n22                     | OAI21   | 0.000 |  17.020 |   17.365 | 
     | u_mul_cntrl/U33/OUT                      |   ^   | u_mul_cntrl/n25                     | OAI21   | 0.489 |  17.509 |   17.854 | 
     | u_mul_cntrl/U34/IN3                      |   ^   | u_mul_cntrl/n25                     | AOI21   | 0.000 |  17.509 |   17.854 | 
     | u_mul_cntrl/U34/OUT                      |   v   | u_mul_cntrl/n26                     | AOI21   | 0.700 |  18.209 |   18.554 | 
     | u_mul_cntrl/U36/IN2                      |   v   | u_mul_cntrl/n26                     | OAI21   | 0.000 |  18.210 |   18.555 | 
     | u_mul_cntrl/U36/OUT                      |   ^   | u_mul_cntrl/n873                    | OAI21   | 0.692 |  18.901 |   19.247 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_6_/D  |   ^   | u_mul_cntrl/n873                    | DFFRX1  | 0.000 |  18.902 |   19.247 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.345 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.345 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_3_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_7_/Q                   (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.767
+ Phase Shift                  20.000
= Required Time                19.233
- Arrival Time                 18.886
= Slack Time                    0.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    0.347 | 
     | MulCntrl_Op1_reg_7_/CLK                            |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    0.347 | 
     | MulCntrl_Op1_reg_7_/Q                              |   v   | MulCntrl_Op1[7]                                 | DFFRX1  | 1.135 |   1.135 |    1.483 | 
     | U1788/IN                                           |   v   | MulCntrl_Op1[7]                                 | BUF8X   | 0.000 |   1.136 |    1.483 | 
     | U1788/OUT                                          |   v   | n1733                                           | BUF8X   | 0.837 |   1.972 |    2.319 | 
     | u_mul_cntrl/U650/IN2                               |   v   | n1733                                           | NOR2X1  | 0.005 |   1.978 |    2.325 | 
     | u_mul_cntrl/U650/OUT                               |   ^   | u_mul_cntrl/n531                                | NOR2X1  | 0.366 |   2.344 |    2.691 | 
     | u_mul_cntrl/U651/IN3                               |   ^   | u_mul_cntrl/n531                                | NAND3X1 | 0.000 |   2.344 |    2.692 | 
     | u_mul_cntrl/U651/OUT                               |   v   | u_mul_cntrl/n534                                | NAND3X1 | 0.310 |   2.654 |    3.002 | 
     | u_mul_cntrl/U482/IN2                               |   v   | u_mul_cntrl/n534                                | NOR2X1  | 0.000 |   2.655 |    3.002 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.717 |   3.372 |    3.719 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   3.373 |    3.720 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.531 |   3.904 |    4.251 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   3.904 |    4.251 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.664 |   4.568 |    4.915 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   4.569 |    4.916 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.498 |   5.067 |    5.414 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.067 |    5.415 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.730 |   5.797 |    6.144 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   5.797 |    6.144 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.568 |   6.366 |    6.713 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   6.366 |    6.713 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.288 |   6.654 |    7.001 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   6.654 |    7.001 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.315 |   6.969 |    7.316 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   6.969 |    7.316 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.318 |   7.287 |    7.634 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.287 |    7.634 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.292 |   7.579 |    7.926 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   7.579 |    7.926 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.640 |   8.219 |    8.566 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.219 |    8.566 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.523 |   8.742 |    9.089 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   8.743 |    9.090 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.673 |   9.416 |    9.763 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.416 |    9.763 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.532 |   9.948 |   10.295 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |   9.949 |   10.296 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.708 |  10.657 |   11.004 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  10.657 |   11.004 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.550 |  11.207 |   11.554 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.207 |   11.554 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.118 |  12.325 |   12.672 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.326 |   12.673 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.192 |  13.518 |   13.865 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.518 |   13.865 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.429 |  13.947 |   14.294 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  13.947 |   14.295 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.415 |  14.363 |   14.710 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.363 |   14.710 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.330 |  14.693 |   15.040 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.693 |   15.040 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.546 |  15.239 |   15.586 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  15.241 |   15.588 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.304 |  15.545 |   15.892 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF4X   | 0.000 |  15.545 |   15.892 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF4X   | 0.774 |  16.319 |   16.666 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  16.321 |   16.668 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.357 |  16.677 |   17.025 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  16.677 |   17.025 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  17.016 |   17.363 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  17.017 |   17.364 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.698 |  17.715 |   18.062 | 
     | u_mul_cntrl/U567/IN3                               |   ^   | u_mul_cntrl/n340                                | AOI21   | 0.002 |  17.716 |   18.064 | 
     | u_mul_cntrl/U567/OUT                               |   v   | u_mul_cntrl/n341                                | AOI21   | 0.687 |  18.403 |   18.750 | 
     | u_mul_cntrl/U568/IN3                               |   v   | u_mul_cntrl/n341                                | OAI21   | 0.000 |  18.403 |   18.750 | 
     | u_mul_cntrl/U568/OUT                               |   ^   | u_mul_cntrl/n876                                | OAI21   | 0.482 |  18.885 |   19.233 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_3_/D            |   ^   | u_mul_cntrl/n876                                | DFFRX1  | 0.001 |  18.886 |   19.233 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.347 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.347 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_8_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_8_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.336
+ Phase Shift                  20.000
= Required Time                19.664
- Arrival Time                 19.282
= Slack Time                    0.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                            |       |                                     |         |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                        |   ^   | CLK                                 |         |       |   0.000 |    0.382 | 
     | u_booth_count_reg_reg_2_/CLK               |   ^   | CLK                                 | DFFRX1  | 0.000 |   0.000 |    0.382 | 
     | u_booth_count_reg_reg_2_/Q                 |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.005 |   1.005 |    1.387 | 
     | FE_OFC727_u_booth_count_reg_2_/IN          |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   1.005 |    1.387 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT         |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.732 |   1.737 |    2.119 | 
     | U1894_dup/IN1                              |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   1.738 |    2.120 | 
     | U1894_dup/OUT                              |   ^   | FE_RN_                              | OAI21   | 0.486 |   2.224 |    2.607 | 
     | U1779/IN                                   |   ^   | FE_RN_                              | INVX4   | 0.000 |   2.224 |    2.607 | 
     | U1779/OUT                                  |   v   | n1811                               | INVX4   | 0.282 |   2.506 |    2.888 | 
     | U1896/IN2                                  |   v   | n1811                               | NANDX2  | 0.000 |   2.506 |    2.889 | 
     | U1896/OUT                                  |   ^   | n1851                               | NANDX2  | 0.285 |   2.792 |    3.174 | 
     | FE_OFC622_n1851/IN                         |   ^   | n1851                               | BUF8X   | 0.001 |   2.792 |    3.175 | 
     | FE_OFC622_n1851/OUT                        |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.487 |   3.279 |    3.662 | 
     | U1950/IN2                                  |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   3.281 |    3.664 | 
     | U1950/OUT                                  |   v   | Booth_dataout[13]                   | NOR2X1  | 0.892 |   4.173 |    4.555 | 
     | FE_OFC679_Booth_dataout_13_/IN             |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   4.174 |    4.557 | 
     | FE_OFC679_Booth_dataout_13_/OUT            |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.833 |   5.007 |    5.390 | 
     | u_mul_cntrl/U69/IN                         |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   5.009 |    5.392 | 
     | u_mul_cntrl/U69/OUT                        |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.202 |   5.212 |    5.594 | 
     | u_mul_cntrl/U384/IN1                       |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   5.212 |    5.594 | 
     | u_mul_cntrl/U384/OUT                       |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.225 |   5.437 |    5.819 | 
     | u_mul_cntrl/U383/IN                        |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   5.437 |    5.819 | 
     | u_mul_cntrl/U383/OUT                       |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.335 |   5.772 |    6.154 | 
     | u_mul_cntrl/U380_dup/IN2                   |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   5.773 |    6.155 | 
     | u_mul_cntrl/U380_dup/OUT                   |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.310 |   6.083 |    6.465 | 
     | u_mul_cntrl/U379/IN2                       |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   6.083 |    6.465 | 
     | u_mul_cntrl/U379/OUT                       |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.340 |   6.423 |    6.805 | 
     | u_mul_cntrl/U378/IN                        |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   6.423 |    6.806 | 
     | u_mul_cntrl/U378/OUT                       |   v   | u_mul_cntrl/n187                    | INVX4   | 0.237 |   6.660 |    7.043 | 
     | u_mul_cntrl/U377/IN2                       |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   6.660 |    7.043 | 
     | u_mul_cntrl/U377/OUT                       |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.247 |   6.908 |    7.290 | 
     | u_mul_cntrl/U376/IN2                       |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   6.908 |    7.290 | 
     | u_mul_cntrl/U376/OUT                       |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.250 |   7.158 |    7.541 | 
     | u_mul_cntrl/U266/IN1                       |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |   7.159 |    7.541 | 
     | u_mul_cntrl/U266/OUT                       |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.307 |   7.466 |    7.848 | 
     | u_mul_cntrl/U374/IN                        |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |   7.466 |    7.848 | 
     | u_mul_cntrl/U374/OUT                       |   v   | u_mul_cntrl/n482                    | INVX4   | 0.284 |   7.750 |    8.132 | 
     | u_mul_cntrl/U229/IN2                       |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |   7.750 |    8.133 | 
     | u_mul_cntrl/U229/OUT                       |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.314 |   8.064 |    8.447 | 
     | u_mul_cntrl/U228/IN1                       |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.000 |   8.064 |    8.447 | 
     | u_mul_cntrl/U228/OUT                       |   v   | u_mul_cntrl/n314                    | NANDX2  | 0.308 |   8.372 |    8.755 | 
     | u_mul_cntrl/U512_dup/IN2                   |   v   | u_mul_cntrl/n314                    | NOR2X1  | 0.000 |   8.373 |    8.755 | 
     | u_mul_cntrl/U512_dup/OUT                   |   ^   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.361 |   8.733 |    9.116 | 
     | u_mul_cntrl/U371/IN2                       |   ^   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |   8.733 |    9.116 | 
     | u_mul_cntrl/U371/OUT                       |   v   | u_mul_cntrl/n441                    | NANDX2  | 0.390 |   9.124 |    9.506 | 
     | u_mul_cntrl/FE_RC_65_0/IN2                 |   v   | u_mul_cntrl/n441                    | NAND3X1 | 0.001 |   9.124 |    9.507 | 
     | u_mul_cntrl/FE_RC_65_0/OUT                 |   ^   | u_mul_cntrl/n232                    | NAND3X1 | 0.639 |   9.763 |   10.146 | 
     | u_mul_cntrl/U84/IN                         |   ^   | u_mul_cntrl/n232                    | INVX4   | 0.000 |   9.764 |   10.146 | 
     | u_mul_cntrl/U84/OUT                        |   v   | u_mul_cntrl/n233                    | INVX4   | 0.349 |  10.113 |   10.495 | 
     | u_mul_cntrl/U369/IN2                       |   v   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  10.113 |   10.496 | 
     | u_mul_cntrl/U369/OUT                       |   ^   | u_mul_cntrl/n448                    | NANDX2  | 0.476 |  10.589 |   10.972 | 
     | u_mul_cntrl/U342/IN                        |   ^   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  10.590 |   10.973 | 
     | u_mul_cntrl/U342/OUT                       |   v   | u_mul_cntrl/n405                    | INVX4   | 0.400 |  10.990 |   11.373 | 
     | u_mul_cntrl/U341/IN2                       |   v   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  10.991 |   11.373 | 
     | u_mul_cntrl/U341/OUT                       |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.659 |  11.649 |   12.032 | 
     | u_mul_cntrl/FE_RC_87_0/IN2                 |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.002 |  11.651 |   12.033 | 
     | u_mul_cntrl/FE_RC_87_0/OUT                 |   v   | u_mul_cntrl/FE_RN_66_0              | NANDX2  | 0.362 |  12.013 |   12.395 | 
     | u_mul_cntrl/FE_RC_284_0/IN1                |   v   | u_mul_cntrl/FE_RN_66_0              | OAI21   | 0.000 |  12.013 |   12.395 | 
     | u_mul_cntrl/FE_RC_284_0/OUT                |   ^   | u_mul_cntrl/n108                    | OAI21   | 0.689 |  12.702 |   13.085 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN    |   ^   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  12.703 |   13.085 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT   |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.815 |  13.517 |   13.900 | 
     | u_mul_cntrl/U4/IN                          |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  13.517 |   13.900 | 
     | u_mul_cntrl/U4/OUT                         |   ^   | u_mul_cntrl/n106                    | BUF8X   | 0.479 |  13.996 |   14.379 | 
     | u_mul_cntrl/FE_RC_286_0/IN1                |   ^   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  13.997 |   14.380 | 
     | u_mul_cntrl/FE_RC_286_0/OUT                |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.181 |  14.178 |   14.561 | 
     | u_mul_cntrl/FE_RC_285_0/IN2                |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  14.178 |   14.561 | 
     | u_mul_cntrl/FE_RC_285_0/OUT                |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.472 |  14.651 |   15.033 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                  |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.002 |  14.653 |   15.035 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                  |   v   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.321 |  14.974 |   15.357 | 
     | u_mul_cntrl/FE_RC_252_0/IN3                |   v   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  14.974 |   15.357 | 
     | u_mul_cntrl/FE_RC_252_0/OUT                |   ^   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.547 |  15.522 |   15.904 | 
     | u_mul_cntrl/FE_RC_75_0/IN                  |   ^   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  15.522 |   15.905 | 
     | u_mul_cntrl/FE_RC_75_0/OUT                 |   v   | u_mul_cntrl/n56                     | INVX4   | 0.436 |  15.958 |   16.340 | 
     | u_mul_cntrl/FE_RC_84_0/IN2                 |   v   | u_mul_cntrl/n56                     | NAND3X1 | 0.001 |  15.958 |   16.341 | 
     | u_mul_cntrl/FE_RC_84_0/OUT                 |   ^   | u_mul_cntrl/FE_RN_65_0              | NAND3X1 | 0.437 |  16.395 |   16.778 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/IN        |   ^   | u_mul_cntrl/FE_RN_65_0              | BUF4X   | 0.000 |  16.395 |   16.778 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/OUT       |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | BUF4X   | 0.821 |  17.216 |   17.599 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U4_dup/IN1 |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | NOR2X1  | 0.004 |  17.220 |   17.602 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U4_dup/OUT |   v   | u_mul_cntrl/FE_RN_11                | NOR2X1  | 0.586 |  17.805 |   18.188 | 
     | u_mul_cntrl/U37/IN3                        |   v   | u_mul_cntrl/FE_RN_11                | AOI21   | 0.000 |  17.806 |   18.188 | 
     | u_mul_cntrl/U37/OUT                        |   ^   | u_mul_cntrl/n28                     | AOI21   | 0.438 |  18.244 |   18.626 | 
     | u_mul_cntrl/FE_RC_259_0/IN                 |   ^   | u_mul_cntrl/n28                     | INVX4   | 0.000 |  18.244 |   18.627 | 
     | u_mul_cntrl/FE_RC_259_0/OUT                |   v   | u_mul_cntrl/FE_RN_191_0             | INVX4   | 0.281 |  18.525 |   18.907 | 
     | u_mul_cntrl/FE_RC_253_0/IN2                |   v   | u_mul_cntrl/FE_RN_191_0             | OAI21   | 0.000 |  18.525 |   18.907 | 
     | u_mul_cntrl/FE_RC_253_0/OUT                |   ^   | u_mul_cntrl/n329                    | OAI21   | 0.428 |  18.953 |   19.335 | 
     | u_mul_cntrl/U70/IN                         |   ^   | u_mul_cntrl/n329                    | INVX4   | 0.000 |  18.953 |   19.336 | 
     | u_mul_cntrl/U70/OUT                        |   v   | u_mul_cntrl/n94                     | INVX4   | 0.328 |  19.281 |   19.664 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_8_/D    |   v   | u_mul_cntrl/n94                     | DFFRX1  | 0.000 |  19.282 |   19.664 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.382 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_8_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.382 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_7_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.636
+ Phase Shift                  20.000
= Required Time                19.364
- Arrival Time                 18.958
= Slack Time                    0.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.000 |    0.406 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                                   | DFFRX1  | 0.000 |   0.000 |    0.406 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.391 |   1.391 |    1.797 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   1.391 |    1.798 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.800 |   2.192 |    2.598 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   2.192 |    2.599 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.313 |   2.505 |    2.912 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   2.505 |    2.912 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.414 |   2.919 |    3.326 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   2.921 |    3.327 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.268 |   3.188 |    3.595 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   3.188 |    3.595 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.425 |   3.613 |    4.020 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   3.614 |    4.020 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.307 |   3.921 |    4.328 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   3.921 |    4.328 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.336 |   4.257 |    4.664 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   4.258 |    4.664 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.326 |   4.583 |    4.990 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   4.584 |    4.990 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   4.939 |    5.346 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   4.940 |    5.346 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.224 |   5.164 |    5.570 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   5.164 |    5.570 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.386 |   5.550 |    5.956 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   5.550 |    5.957 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.298 |   5.848 |    6.254 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   5.848 |    6.254 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.372 |   6.220 |    6.627 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   6.221 |    6.627 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   6.551 |    6.958 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   6.552 |    6.958 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   6.794 |    7.200 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   6.794 |    7.200 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   7.099 |    7.506 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   7.099 |    7.506 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |   7.616 |    8.022 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.001 |   7.616 |    8.023 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.381 |   7.997 |    8.404 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |   7.998 |    8.404 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.390 |   8.388 |    8.794 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |   8.388 |    8.795 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.373 |   8.761 |    9.167 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |   8.761 |    9.167 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.575 |   9.336 |    9.743 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |   9.337 |    9.743 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |   9.841 |   10.247 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |   9.841 |   10.248 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636                    | NANDX2  | 0.538 |  10.379 |   10.786 | 
     | u_adder_cntrl/U807/IN2                      |   ^   | u_adder_cntrl/n636                    | OAI21   | 0.001 |  10.380 |   10.787 | 
     | u_adder_cntrl/U807/OUT                      |   v   | u_adder_cntrl/n589                    | OAI21   | 0.535 |  10.915 |   11.321 | 
     | u_adder_cntrl/U521/IN2                      |   v   | u_adder_cntrl/n589                    | NANDX2  | 0.000 |  10.915 |   11.322 | 
     | u_adder_cntrl/U521/OUT                      |   ^   | u_adder_cntrl/n619                    | NANDX2  | 0.555 |  11.470 |   11.877 | 
     | u_adder_cntrl/U821_dup/IN1                  |   ^   | u_adder_cntrl/n619                    | NAND3X1 | 0.001 |  11.471 |   11.878 | 
     | u_adder_cntrl/U821_dup/OUT                  |   v   | u_adder_cntrl/FE_RN_2                 | NAND3X1 | 0.455 |  11.926 |   12.333 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U33/IN1   |   v   | u_adder_cntrl/FE_RN_2                 | NANDX2  | 0.000 |  11.927 |   12.333 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U33/OUT   |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n33 | NANDX2  | 0.393 |  12.320 |   12.726 | 
     | u_adder_cntrl/FE_RC_136_0/IN3               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n33 | OAI21   | 0.000 |  12.320 |   12.726 | 
     | u_adder_cntrl/FE_RC_136_0/OUT               |   v   | u_adder_cntrl/FE_RN_96_0              | OAI21   | 0.408 |  12.728 |   13.135 | 
     | u_adder_cntrl/FE_RC_137_0/IN                |   v   | u_adder_cntrl/FE_RN_96_0              | INVX4   | 0.000 |  12.728 |   13.135 | 
     | u_adder_cntrl/FE_RC_137_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | INVX4   | 0.364 |  13.092 |   13.499 | 
     | u_adder_cntrl/FE_RC_72_0/IN3                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | AOI22   | 0.000 |  13.093 |   13.499 | 
     | u_adder_cntrl/FE_RC_72_0/OUT                |   v   | u_adder_cntrl/n175                    | AOI22   | 0.386 |  13.479 |   13.886 | 
     | u_adder_cntrl/U179/IN                       |   v   | u_adder_cntrl/n175                    | INVX4   | 0.000 |  13.479 |   13.886 | 
     | u_adder_cntrl/U179/OUT                      |   ^   | u_adder_cntrl/n176                    | INVX4   | 0.400 |  13.879 |   14.285 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/CIN   |   ^   | u_adder_cntrl/n176                    | FULLADD | 0.000 |  13.879 |   14.286 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/COUT  |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | FULLADD | 0.933 |  14.812 |   15.218 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  14.812 |   15.219 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.335 |  15.147 |   15.553 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  15.147 |   15.553 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.436 |  15.583 |   15.990 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.001 |  15.584 |   15.990 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.253 |  15.837 |   16.243 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  15.837 |   16.243 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.743 |  16.580 |   16.987 | 
     | u_adder_cntrl/FE_RC_152_0/IN2               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.002 |  16.582 |   16.989 | 
     | u_adder_cntrl/FE_RC_152_0/OUT               |   v   | u_adder_cntrl/FE_RN_153_0             | NANDX2  | 0.409 |  16.992 |   17.398 | 
     | u_adder_cntrl/FE_RC_151_0/IN2               |   v   | u_adder_cntrl/FE_RN_153_0             | NANDX2  | 0.000 |  16.992 |   17.398 | 
     | u_adder_cntrl/FE_RC_151_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n8  | NANDX2  | 0.337 |  17.329 |   17.735 | 
     | u_adder_cntrl/FE_RC_76_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n8  | NAND3X1 | 0.000 |  17.329 |   17.736 | 
     | u_adder_cntrl/FE_RC_76_0/OUT                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n2  | NAND3X1 | 0.274 |  17.603 |   18.010 | 
     | u_adder_cntrl/FE_RC_150_0/IN3               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n2  | OAI21   | 0.000 |  17.603 |   18.010 | 
     | u_adder_cntrl/FE_RC_150_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_7            | OAI21   | 0.306 |  17.909 |   18.316 | 
     | u_adder_cntrl/FE_RC_69_0/IN2                |   ^   | u_adder_cntrl/C493_DATA2_7            | AOI21   | 0.000 |  17.910 |   18.316 | 
     | u_adder_cntrl/FE_RC_69_0/OUT                |   v   | u_adder_cntrl/FE_RN_57_0              | AOI21   | 0.586 |  18.495 |   18.902 | 
     | u_adder_cntrl/FE_RC_71_0/IN                 |   v   | u_adder_cntrl/FE_RN_57_0              | INVX4   | 0.001 |  18.496 |   18.902 | 
     | u_adder_cntrl/FE_RC_71_0/OUT                |   ^   | u_adder_cntrl/n1164                   | INVX4   | 0.462 |  18.958 |   19.364 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/D   |   ^   | u_adder_cntrl/n1164                   | DFFRX1  | 0.000 |  18.958 |   19.364 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                             |       |       |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK   |        |       |   0.000 |   -0.406 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.406 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_adder_cntrl/StateMC_reg_1_/CLK 
Endpoint:   u_adder_cntrl/StateMC_reg_1_/D            (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.516
+ Phase Shift                  20.000
= Required Time                19.484
- Arrival Time                 19.069
= Slack Time                    0.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                           |         |       |   0.000 |    0.414 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                           | DFFRX1  | 0.000 |   0.000 |    0.414 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192            | DFFRX1  | 1.391 |   1.391 |    1.805 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192            | NANDX2  | 0.000 |   1.391 |    1.806 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174            | NANDX2  | 0.800 |   2.192 |    2.606 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174            | INVX4   | 0.000 |   2.192 |    2.607 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362            | INVX4   | 0.313 |   2.505 |    2.920 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362            | NANDX2  | 0.000 |   2.505 |    2.920 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285            | NANDX2  | 0.414 |   2.919 |    3.334 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285            | INVX4   | 0.001 |   2.921 |    3.335 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275            | INVX4   | 0.268 |   3.188 |    3.603 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275            | NANDX2  | 0.000 |   3.188 |    3.603 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288            | NANDX2  | 0.425 |   3.613 |    4.028 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288            | INVX4   | 0.001 |   3.614 |    4.028 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276            | INVX4   | 0.307 |   3.921 |    4.336 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276            | NANDX2  | 0.000 |   3.921 |    4.336 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289            | NANDX2  | 0.336 |   4.257 |    4.672 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289            | INVX4   | 0.000 |   4.258 |    4.672 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278            | INVX4   | 0.326 |   4.583 |    4.998 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278            | NANDX2  | 0.000 |   4.584 |    4.998 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244            | NANDX2  | 0.356 |   4.939 |    5.354 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244            | INVX4   | 0.000 |   4.940 |    5.354 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292            | INVX4   | 0.224 |   5.164 |    5.578 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292            | NANDX2  | 0.000 |   5.164 |    5.578 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294            | NANDX2  | 0.386 |   5.550 |    5.965 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294            | INVX4   | 0.000 |   5.550 |    5.965 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279            | INVX4   | 0.298 |   5.848 |    6.262 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279            | NANDX2  | 0.000 |   5.848 |    6.263 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4         | NANDX2  | 0.372 |   6.220 |    6.635 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4         | INVX4   | 0.001 |   6.221 |    6.635 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280            | INVX4   | 0.330 |   6.551 |    6.966 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280            | NANDX2  | 0.000 |   6.552 |    6.966 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.242 |   6.794 |    7.208 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.000 |   6.794 |    7.208 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301            | NANDX2  | 0.305 |   7.099 |    7.514 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301            | NANDX2  | 0.000 |   7.099 |    7.514 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724            | NANDX2  | 0.516 |   7.616 |    8.031 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724            | INVX4   | 0.001 |   7.616 |    8.031 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457            | INVX4   | 0.381 |   7.997 |    8.412 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457            | NANDX2  | 0.000 |   7.998 |    8.412 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446            | NANDX2  | 0.390 |   8.388 |    8.802 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446            | INVX4   | 0.000 |   8.388 |    8.803 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313            | INVX4   | 0.373 |   8.761 |    9.175 | 
     | u_adder_cntrl/U549_dup1/IN2                 |   v   | u_adder_cntrl/n313            | NANDX2  | 0.001 |   8.762 |    9.176 | 
     | u_adder_cntrl/U549_dup1/OUT                 |   ^   | u_adder_cntrl/FE_RN_7         | NANDX2  | 0.351 |   9.113 |    9.527 | 
     | u_adder_cntrl/U205/IN                       |   ^   | u_adder_cntrl/FE_RN_7         | INVX4   | 0.000 |   9.113 |    9.527 | 
     | u_adder_cntrl/U205/OUT                      |   v   | u_adder_cntrl/n697            | INVX4   | 0.307 |   9.420 |    9.834 | 
     | u_adder_cntrl/U529/IN2                      |   v   | u_adder_cntrl/n697            | NANDX2  | 0.001 |   9.420 |    9.835 | 
     | u_adder_cntrl/U529/OUT                      |   ^   | u_adder_cntrl/n708            | NANDX2  | 0.578 |   9.999 |   10.413 | 
     | u_adder_cntrl/FE_OCPC824_n708/IN            |   ^   | u_adder_cntrl/n708            | BUF4X   | 0.002 |  10.000 |   10.415 | 
     | u_adder_cntrl/FE_OCPC824_n708/OUT           |   ^   | u_adder_cntrl/FE_OCPN824_n708 | BUF4X   | 0.654 |  10.655 |   11.069 | 
     | u_adder_cntrl/U95/IN1                       |   ^   | u_adder_cntrl/FE_OCPN824_n708 | NOR2X1  | 0.000 |  10.655 |   11.069 | 
     | u_adder_cntrl/U95/OUT                       |   v   | u_adder_cntrl/n84             | NOR2X1  | 0.480 |  11.135 |   11.550 | 
     | u_adder_cntrl/U96/IN3                       |   v   | u_adder_cntrl/n84             | AOI21   | 0.000 |  11.135 |   11.550 | 
     | u_adder_cntrl/U96/OUT                       |   ^   | u_adder_cntrl/n85             | AOI21   | 0.393 |  11.528 |   11.942 | 
     | u_adder_cntrl/U97/IN2                       |   ^   | u_adder_cntrl/n85             | NAND2X1 | 0.000 |  11.528 |   11.943 | 
     | u_adder_cntrl/U97/OUT                       |   v   | u_adder_cntrl/n86             | NAND2X1 | 0.331 |  11.859 |   12.273 | 
     | u_adder_cntrl/U98/IN3                       |   v   | u_adder_cntrl/n86             | AOI21   | 0.000 |  11.859 |   12.273 | 
     | u_adder_cntrl/U98/OUT                       |   ^   | u_adder_cntrl/n87             | AOI21   | 0.358 |  12.217 |   12.631 | 
     | u_adder_cntrl/U99/IN3                       |   ^   | u_adder_cntrl/n87             | OAI21   | 0.000 |  12.217 |   12.632 | 
     | u_adder_cntrl/U99/OUT                       |   v   | u_adder_cntrl/n88             | OAI21   | 0.373 |  12.591 |   13.005 | 
     | u_adder_cntrl/U103/IN1                      |   v   | u_adder_cntrl/n88             | NOR2X1  | 0.000 |  12.591 |   13.005 | 
     | u_adder_cntrl/U103/OUT                      |   ^   | u_adder_cntrl/n677            | NOR2X1  | 0.511 |  13.102 |   13.517 | 
     | u_adder_cntrl/U833/IN1                      |   ^   | u_adder_cntrl/n677            | AOI21   | 0.000 |  13.103 |   13.517 | 
     | u_adder_cntrl/U833/OUT                      |   v   | u_adder_cntrl/n796            | AOI21   | 0.664 |  13.767 |   14.181 | 
     | u_adder_cntrl/U931/IN1                      |   v   | u_adder_cntrl/n796            | AOI21   | 0.000 |  13.767 |   14.182 | 
     | u_adder_cntrl/U931/OUT                      |   ^   | u_adder_cntrl/n795            | AOI21   | 0.492 |  14.259 |   14.674 | 
     | u_adder_cntrl/U932/IN2                      |   ^   | u_adder_cntrl/n795            | NOR2X1  | 0.000 |  14.259 |   14.674 | 
     | u_adder_cntrl/U932/OUT                      |   v   | u_adder_cntrl/n852            | NOR2X1  | 0.483 |  14.743 |   15.157 | 
     | u_adder_cntrl/FE_OFC937_n852/IN             |   v   | u_adder_cntrl/n852            | INVX1   | 0.000 |  14.743 |   15.157 | 
     | u_adder_cntrl/FE_OFC937_n852/OUT            |   ^   | u_adder_cntrl/FE_OFN937_n852  | INVX1   | 0.707 |  15.450 |   15.864 | 
     | u_adder_cntrl/FE_OFC938_n852/IN             |   ^   | u_adder_cntrl/FE_OFN937_n852  | INVX8   | 0.000 |  15.450 |   15.864 | 
     | u_adder_cntrl/FE_OFC938_n852/OUT            |   v   | u_adder_cntrl/FE_OFN938_n852  | INVX8   | 0.779 |  16.229 |   16.643 | 
     | u_adder_cntrl/U938/IN1                      |   v   | u_adder_cntrl/FE_OFN938_n852  | MUX2X1  | 0.005 |  16.233 |   16.648 | 
     | u_adder_cntrl/U938/OUT                      |   v   | u_adder_cntrl/n802            | MUX2X1  | 0.474 |  16.707 |   17.122 | 
     | u_adder_cntrl/U331/IN1                      |   v   | u_adder_cntrl/n802            | NANDX2  | 0.000 |  16.707 |   17.122 | 
     | u_adder_cntrl/U331/OUT                      |   ^   | u_adder_cntrl/n803            | NANDX2  | 0.656 |  17.363 |   17.778 | 
     | u_adder_cntrl/U837/IN4                      |   ^   | u_adder_cntrl/n803            | AOI22   | 0.001 |  17.365 |   17.779 | 
     | u_adder_cntrl/U837/OUT                      |   v   | u_adder_cntrl/n805            | AOI22   | 0.407 |  17.772 |   18.186 | 
     | u_adder_cntrl/U940/IN2                      |   v   | u_adder_cntrl/n805            | NAND3X1 | 0.000 |  17.772 |   18.186 | 
     | u_adder_cntrl/U940/OUT                      |   ^   | u_adder_cntrl/n806            | NAND3X1 | 0.602 |  18.373 |   18.788 | 
     | u_adder_cntrl/U941/IN2                      |   ^   | u_adder_cntrl/n806            | OAI21   | 0.000 |  18.374 |   18.788 | 
     | u_adder_cntrl/U941/OUT                      |   v   | u_adder_cntrl/n965            | OAI21   | 0.695 |  19.069 |   19.483 | 
     | u_adder_cntrl/StateMC_reg_1_/D              |   v   | u_adder_cntrl/n965            | DFFRX1  | 0.000 |  19.069 |   19.484 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                  |       |       |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK   |        |       |   0.000 |   -0.415 | 
     | u_adder_cntrl/StateMC_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.415 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.756
+ Phase Shift                  20.000
= Required Time                19.244
- Arrival Time                 18.811
= Slack Time                    0.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                           |         |       |   0.000 |    0.432 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK                           | DFFRX1  | 0.000 |   0.000 |    0.432 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]             | DFFRX1  | 1.277 |   1.277 |    1.709 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]             | INVX4   | 0.000 |   1.277 |    1.709 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX4   | 0.563 |   1.840 |    2.273 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX8   | 0.000 |   1.840 |    2.273 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX8   | 0.800 |   2.640 |    3.072 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX4   | 0.009 |   2.648 |    3.081 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935            | INVX4   | 0.492 |   3.140 |    3.573 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935            | NOR2X1  | 0.000 |   3.140 |    3.573 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773            | NOR2X1  | 0.784 |   3.925 |    4.357 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773            | OAI21   | 0.000 |   3.925 |    4.357 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762            | OAI21   | 0.695 |   4.620 |    5.052 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762            | INVX4   | 0.000 |   4.620 |    5.053 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX4   | 0.356 |   4.976 |    5.409 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX8   | 0.000 |   4.976 |    5.409 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762  | INVX8   | 0.611 |   5.587 |    6.020 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762  | AOI22   | 0.002 |   5.590 |    6.022 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839            | AOI22   | 0.566 |   6.156 |    6.588 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839            | INVX4   | 0.000 |   6.156 |    6.588 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX4   | 0.412 |   6.568 |    7.001 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX8   | 0.000 |   6.568 |    7.001 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839  | INVX8   | 0.673 |   7.241 |    7.674 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839  | OAI21   | 0.003 |   7.244 |    7.677 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916            | OAI21   | 0.799 |   8.044 |    8.476 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916            | AOI22   | 0.000 |   8.044 |    8.477 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928            | AOI22   | 0.585 |   8.630 |    9.062 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928            | AOI22   | 0.000 |   8.630 |    9.062 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924            | AOI22   | 0.758 |   9.388 |    9.820 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924            | AOI22   | 0.000 |   9.388 |    9.821 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920            | AOI22   | 0.974 |  10.362 |   10.794 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920            | AOI21   | 0.000 |  10.362 |   10.795 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918            | AOI21   | 0.577 |  10.939 |   11.372 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918            | OAI21   | 0.000 |  10.940 |   11.372 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921            | OAI21   | 0.395 |  11.335 |   11.767 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921            | AOI21   | 0.000 |  11.335 |   11.767 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922            | AOI21   | 0.381 |  11.716 |   12.148 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922            | OAI21   | 0.000 |  11.716 |   12.148 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925            | OAI21   | 0.406 |  12.122 |   12.554 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925            | AOI21   | 0.000 |  12.122 |   12.554 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926            | AOI21   | 0.368 |  12.490 |   12.922 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926            | OAI21   | 0.000 |  12.490 |   12.923 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994            | OAI21   | 0.743 |  13.233 |   13.666 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994            | NOR2X1  | 0.002 |  13.235 |   13.667 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067           | NOR2X1  | 0.541 |  13.776 |   14.208 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067           | BUF8X   | 0.000 |  13.776 |   14.208 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067 | BUF8X   | 0.594 |  14.370 |   14.802 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067 | NANDX2  | 0.003 |  14.372 |   14.805 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019           | NANDX2  | 0.349 |  14.721 |   15.154 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019           | NOR2X1  | 0.001 |  14.722 |   15.155 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000           | NOR2X1  | 0.475 |  15.197 |   15.630 | 
     | u_adder_cntrl/U1129/IN3                 |   ^   | u_adder_cntrl/n1000           | AOI22   | 0.000 |  15.197 |   15.630 | 
     | u_adder_cntrl/U1129/OUT                 |   v   | u_adder_cntrl/n1005           | AOI22   | 0.492 |  15.690 |   16.122 | 
     | u_adder_cntrl/U1131/IN2                 |   v   | u_adder_cntrl/n1005           | NAND3X1 | 0.001 |  15.691 |   16.123 | 
     | u_adder_cntrl/U1131/OUT                 |   ^   | u_adder_cntrl/n1017           | NAND3X1 | 0.867 |  16.558 |   16.990 | 
     | u_adder_cntrl/U1140/IN                  |   ^   | u_adder_cntrl/n1017           | INVX4   | 0.000 |  16.558 |   16.990 | 
     | u_adder_cntrl/U1140/OUT                 |   v   | u_adder_cntrl/n1024           | INVX4   | 0.393 |  16.951 |   17.384 | 
     | u_adder_cntrl/U1143/IN2                 |   v   | u_adder_cntrl/n1024           | AOI22   | 0.000 |  16.951 |   17.384 | 
     | u_adder_cntrl/U1143/OUT                 |   ^   | u_adder_cntrl/n1025           | AOI22   | 0.454 |  17.405 |   17.838 | 
     | u_adder_cntrl/U1144/IN3                 |   ^   | u_adder_cntrl/n1025           | AOI21   | 0.000 |  17.405 |   17.838 | 
     | u_adder_cntrl/U1144/OUT                 |   v   | u_adder_cntrl/n1027           | AOI21   | 0.819 |  18.225 |   18.657 | 
     | u_adder_cntrl/U1145/IN3                 |   v   | u_adder_cntrl/n1027           | OAI21   | 0.001 |  18.226 |   18.658 | 
     | u_adder_cntrl/U1145/OUT                 |   ^   | u_adder_cntrl/n1139           | OAI21   | 0.586 |  18.811 |   19.244 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D |   ^   | u_adder_cntrl/n1139           | DFFRX1  | 0.000 |  18.811 |   19.244 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.433 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.433 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_adder_cntrl/G_reg_reg/CLK 
Endpoint:   u_adder_cntrl/G_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_7_/Q   (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.676
+ Phase Shift                  20.000
= Required Time                19.324
- Arrival Time                 18.795
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.000 |    0.529 | 
     | AdderCntrl_Op2_reg_7_/CLK          |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    0.529 | 
     | AdderCntrl_Op2_reg_7_/Q            |   v   | AdderCntrl_Op2[7]              | DFFRX1  | 1.264 |   1.264 |    1.793 | 
     | FE_OFC645_AdderCntrl_Op2_7_/IN     |   v   | AdderCntrl_Op2[7]              | INVX4   | 0.000 |   1.265 |    1.793 | 
     | FE_OFC645_AdderCntrl_Op2_7_/OUT    |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX4   | 0.557 |   1.822 |    2.350 | 
     | FE_OFC647_AdderCntrl_Op2_7_/IN     |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX8   | 0.000 |   1.822 |    2.351 | 
     | FE_OFC647_AdderCntrl_Op2_7_/OUT    |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX8   | 0.808 |   2.630 |    3.159 | 
     | u_adder_cntrl/U309/IN              |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX4   | 0.007 |   2.637 |    3.166 | 
     | u_adder_cntrl/U309/OUT             |   ^   | u_adder_cntrl/n936             | INVX4   | 0.521 |   3.159 |    3.687 | 
     | u_adder_cntrl/U877/IN2             |   ^   | u_adder_cntrl/n936             | NOR2X1  | 0.000 |   3.159 |    3.688 | 
     | u_adder_cntrl/U877/OUT             |   v   | u_adder_cntrl/n760             | NOR2X1  | 0.605 |   3.765 |    4.293 | 
     | u_adder_cntrl/FE_OCPC1041_n760/IN  |   v   | u_adder_cntrl/n760             | BUF4X   | 0.000 |   3.765 |    4.293 | 
     | u_adder_cntrl/FE_OCPC1041_n760/OUT |   v   | u_adder_cntrl/FE_OCPN1041_n760 | BUF4X   | 0.637 |   4.402 |    4.931 | 
     | u_adder_cntrl/U296/IN              |   v   | u_adder_cntrl/FE_OCPN1041_n760 | INVX4   | 0.000 |   4.402 |    4.931 | 
     | u_adder_cntrl/U296/OUT             |   ^   | u_adder_cntrl/n767             | INVX4   | 0.209 |   4.611 |    5.140 | 
     | u_adder_cntrl/U456/IN1             |   ^   | u_adder_cntrl/n767             | NAND2X1 | 0.000 |   4.611 |    5.140 | 
     | u_adder_cntrl/U456/OUT             |   v   | u_adder_cntrl/N366             | NAND2X1 | 0.197 |   4.809 |    5.337 | 
     | u_adder_cntrl/FE_OFC449_N366/IN    |   v   | u_adder_cntrl/N366             | BUF4X   | 0.000 |   4.809 |    5.337 | 
     | u_adder_cntrl/FE_OFC449_N366/OUT   |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.773 |   5.582 |    6.110 | 
     | u_adder_cntrl/U358/IN              |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.002 |   5.584 |    6.112 | 
     | u_adder_cntrl/U358/OUT             |   v   | u_adder_cntrl/n264             | BUF4X   | 1.015 |   6.599 |    7.128 | 
     | u_adder_cntrl/U184/IN              |   v   | u_adder_cntrl/n264             | INVX8   | 0.001 |   6.600 |    7.128 | 
     | u_adder_cntrl/U184/OUT             |   ^   | u_adder_cntrl/n179             | INVX8   | 0.938 |   7.537 |    8.066 | 
     | u_adder_cntrl/U1229/S              |   ^   | u_adder_cntrl/n179             | MUX2X1  | 0.011 |   7.548 |    8.077 | 
     | u_adder_cntrl/U1229/OUT            |   ^   | u_adder_cntrl/n1219            | MUX2X1  | 0.678 |   8.227 |    8.755 | 
     | u_adder_cntrl/FE_OFC540_n1219/IN   |   ^   | u_adder_cntrl/n1219            | INVX1   | 0.000 |   8.227 |    8.755 | 
     | u_adder_cntrl/FE_OFC540_n1219/OUT  |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX1   | 1.073 |   9.300 |    9.828 | 
     | u_adder_cntrl/FE_OFC541_n1219/IN   |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX4   | 0.000 |   9.300 |    9.829 | 
     | u_adder_cntrl/FE_OFC541_n1219/OUT  |   ^   | u_adder_cntrl/FE_OFN541_n1219  | INVX4   | 1.230 |  10.530 |   11.059 | 
     | u_adder_cntrl/U1217/IN2            |   ^   | u_adder_cntrl/FE_OFN541_n1219  | MUX2X1  | 0.005 |  10.535 |   11.063 | 
     | u_adder_cntrl/U1217/OUT            |   ^   | u_adder_cntrl/n1208            | MUX2X1  | 0.690 |  11.225 |   11.754 | 
     | u_adder_cntrl/FE_OFC580_n1208/IN   |   ^   | u_adder_cntrl/n1208            | INVX1   | 0.000 |  11.225 |   11.754 | 
     | u_adder_cntrl/FE_OFC580_n1208/OUT  |   v   | u_adder_cntrl/FE_OFN580_n1208  | INVX1   | 1.032 |  12.257 |   12.785 | 
     | u_adder_cntrl/FE_OFC581_n1208/IN   |   v   | u_adder_cntrl/FE_OFN580_n1208  | INVX4   | 0.000 |  12.257 |   12.786 | 
     | u_adder_cntrl/FE_OFC581_n1208/OUT  |   ^   | u_adder_cntrl/FE_OFN581_n1208  | INVX4   | 1.190 |  13.448 |   13.976 | 
     | u_adder_cntrl/U1221/IN1            |   ^   | u_adder_cntrl/FE_OFN581_n1208  | MUX2X1  | 0.002 |  13.450 |   13.978 | 
     | u_adder_cntrl/U1221/OUT            |   ^   | u_adder_cntrl/n1212            | MUX2X1  | 0.669 |  14.119 |   14.647 | 
     | u_adder_cntrl/FE_OFC610_n1212/IN   |   ^   | u_adder_cntrl/n1212            | INVX1   | 0.000 |  14.119 |   14.647 | 
     | u_adder_cntrl/FE_OFC610_n1212/OUT  |   v   | u_adder_cntrl/FE_OFN610_n1212  | INVX1   | 0.917 |  15.035 |   15.564 | 
     | u_adder_cntrl/FE_OFC611_n1212/IN   |   v   | u_adder_cntrl/FE_OFN610_n1212  | INVX4   | 0.000 |  15.036 |   15.564 | 
     | u_adder_cntrl/FE_OFC611_n1212/OUT  |   ^   | u_adder_cntrl/FE_OFN611_n1212  | INVX4   | 1.149 |  16.185 |   16.713 | 
     | u_adder_cntrl/U1223/IN1            |   ^   | u_adder_cntrl/FE_OFN611_n1212  | MUX2X1  | 0.004 |  16.189 |   16.718 | 
     | u_adder_cntrl/U1223/OUT            |   ^   | u_adder_cntrl/N434             | MUX2X1  | 0.881 |  17.070 |   17.599 | 
     | u_adder_cntrl/U1162/IN2            |   ^   | u_adder_cntrl/N434             | AOI22   | 0.001 |  17.072 |   17.600 | 
     | u_adder_cntrl/U1162/OUT            |   v   | u_adder_cntrl/n1063            | AOI22   | 1.057 |  18.129 |   18.657 | 
     | u_adder_cntrl/U425/IN2             |   v   | u_adder_cntrl/n1063            | NANDX2  | 0.001 |  18.130 |   18.659 | 
     | u_adder_cntrl/U425/OUT             |   ^   | u_adder_cntrl/n1134            | NANDX2  | 0.665 |  18.795 |   19.323 | 
     | u_adder_cntrl/G_reg_reg/D          |   ^   | u_adder_cntrl/n1134            | DFFRX1  | 0.000 |  18.795 |   19.324 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                             |       |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK   |        |       |   0.000 |   -0.528 | 
     | u_adder_cntrl/G_reg_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.528 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.608
+ Phase Shift                  20.000
= Required Time                19.392
- Arrival Time                 18.835
= Slack Time                    0.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.000 |    0.557 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                                   | DFFRX1  | 0.000 |   0.000 |    0.557 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.391 |   1.391 |    1.948 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   1.391 |    1.948 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.800 |   2.192 |    2.749 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   2.192 |    2.749 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.313 |   2.505 |    3.062 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   2.505 |    3.062 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.414 |   2.919 |    3.476 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   2.921 |    3.477 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.268 |   3.188 |    3.745 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   3.189 |    3.745 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.425 |   3.613 |    4.170 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   3.614 |    4.171 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.307 |   3.921 |    4.478 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   3.921 |    4.478 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.336 |   4.257 |    4.814 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   4.258 |    4.814 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.326 |   4.583 |    5.140 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   4.584 |    5.140 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   4.939 |    5.496 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   4.940 |    5.496 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.224 |   5.164 |    5.720 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   5.164 |    5.720 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.386 |   5.550 |    6.107 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   5.550 |    6.107 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.298 |   5.848 |    6.405 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   5.848 |    6.405 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.372 |   6.220 |    6.777 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   6.221 |    6.778 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   6.551 |    7.108 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   6.552 |    7.108 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   6.794 |    7.350 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   6.794 |    7.351 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   7.099 |    7.656 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   7.100 |    7.656 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |   7.616 |    8.173 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.001 |   7.617 |    8.173 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.381 |   7.998 |    8.554 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |   7.998 |    8.555 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.390 |   8.388 |    8.944 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |   8.388 |    8.945 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.373 |   8.761 |    9.317 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |   8.761 |    9.318 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.575 |   9.336 |    9.893 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |   9.337 |    9.893 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |   9.841 |   10.397 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |   9.841 |   10.398 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636                    | NANDX2  | 0.538 |  10.379 |   10.936 | 
     | u_adder_cntrl/U807/IN2                      |   ^   | u_adder_cntrl/n636                    | OAI21   | 0.001 |  10.380 |   10.937 | 
     | u_adder_cntrl/U807/OUT                      |   v   | u_adder_cntrl/n589                    | OAI21   | 0.535 |  10.915 |   11.472 | 
     | u_adder_cntrl/U521/IN2                      |   v   | u_adder_cntrl/n589                    | NANDX2  | 0.000 |  10.915 |   11.472 | 
     | u_adder_cntrl/U521/OUT                      |   ^   | u_adder_cntrl/n619                    | NANDX2  | 0.555 |  11.470 |   12.027 | 
     | u_adder_cntrl/U821_dup/IN1                  |   ^   | u_adder_cntrl/n619                    | NAND3X1 | 0.001 |  11.471 |   12.028 | 
     | u_adder_cntrl/U821_dup/OUT                  |   v   | u_adder_cntrl/FE_RN_2                 | NAND3X1 | 0.455 |  11.926 |   12.483 | 
     | u_adder_cntrl/FE_RC_136_0/IN1               |   v   | u_adder_cntrl/FE_RN_2                 | OAI21   | 0.000 |  11.927 |   12.483 | 
     | u_adder_cntrl/FE_RC_136_0/OUT               |   ^   | u_adder_cntrl/FE_RN_96_0              | OAI21   | 0.492 |  12.419 |   12.975 | 
     | u_adder_cntrl/FE_RC_137_0/IN                |   ^   | u_adder_cntrl/FE_RN_96_0              | INVX4   | 0.000 |  12.419 |   12.976 | 
     | u_adder_cntrl/FE_RC_137_0/OUT               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | INVX4   | 0.326 |  12.745 |   13.302 | 
     | u_adder_cntrl/FE_RC_72_0/IN3                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | AOI22   | 0.000 |  12.746 |   13.302 | 
     | u_adder_cntrl/FE_RC_72_0/OUT                |   ^   | u_adder_cntrl/n175                    | AOI22   | 0.399 |  13.145 |   13.701 | 
     | u_adder_cntrl/U179/IN                       |   ^   | u_adder_cntrl/n175                    | INVX4   | 0.000 |  13.145 |   13.702 | 
     | u_adder_cntrl/U179/OUT                      |   v   | u_adder_cntrl/n176                    | INVX4   | 0.332 |  13.477 |   14.034 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/CIN   |   v   | u_adder_cntrl/n176                    | FULLADD | 0.000 |  13.477 |   14.034 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/COUT  |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | FULLADD | 1.140 |  14.618 |   15.174 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  14.618 |   15.175 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   ^   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.641 |  15.258 |   15.815 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   ^   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  15.259 |   15.815 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.387 |  15.645 |   16.202 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.001 |  15.646 |   16.203 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   ^   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.337 |  15.984 |   16.540 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   ^   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  15.984 |   16.540 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.604 |  16.587 |   17.144 | 
     | u_adder_cntrl/FE_RC_188_0/IN                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | INVX4   | 0.002 |  16.589 |   17.146 | 
     | u_adder_cntrl/FE_RC_188_0/OUT               |   ^   | u_adder_cntrl/FE_RN_120_0             | INVX4   | 0.413 |  17.002 |   17.558 | 
     | u_adder_cntrl/FE_RC_171_0/IN2               |   ^   | u_adder_cntrl/FE_RN_120_0             | NANDX2  | 0.000 |  17.002 |   17.558 | 
     | u_adder_cntrl/FE_RC_171_0/OUT               |   v   | u_adder_cntrl/FE_RN_136_0             | NANDX2  | 0.196 |  17.198 |   17.755 | 
     | u_adder_cntrl/FE_RC_170_0/IN3               |   v   | u_adder_cntrl/FE_RN_136_0             | NAND3X1 | 0.000 |  17.198 |   17.755 | 
     | u_adder_cntrl/FE_RC_170_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_5            | NAND3X1 | 0.444 |  17.642 |   18.199 | 
     | u_adder_cntrl/U395/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_5            | NANDX2  | 0.000 |  17.643 |   18.199 | 
     | u_adder_cntrl/U395/OUT                      |   v   | u_adder_cntrl/n546                    | NANDX2  | 0.319 |  17.962 |   18.519 | 
     | u_adder_cntrl/U787/IN3                      |   v   | u_adder_cntrl/n546                    | NAND3X1 | 0.000 |  17.962 |   18.519 | 
     | u_adder_cntrl/U787/OUT                      |   ^   | u_adder_cntrl/n1161                   | NAND3X1 | 0.346 |  18.308 |   18.865 | 
     | u_adder_cntrl/FE_OCPC1092_n1161/IN          |   ^   | u_adder_cntrl/n1161                   | BUF8X   | 0.000 |  18.308 |   18.865 | 
     | u_adder_cntrl/FE_OCPC1092_n1161/OUT         |   ^   | u_adder_cntrl/FE_OCPN1092_n1161       | BUF8X   | 0.525 |  18.833 |   19.390 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/D   |   ^   | u_adder_cntrl/FE_OCPN1092_n1161       | DFFRX1  | 0.002 |  18.835 |   19.392 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                             |       |       |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK   |        |       |   0.000 |   -0.557 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.557 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_mul_cntrl/Debug_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Debug_reg_reg_0_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q     (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.620
+ Phase Shift                  20.000
= Required Time                19.380
- Arrival Time                 18.806
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                                     |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK                                 |         |       |   0.000 |    0.574 | 
     | u_booth_count_reg_reg_2_/CLK             |   ^   | CLK                                 | DFFRX1  | 0.000 |   0.000 |    0.574 | 
     | u_booth_count_reg_reg_2_/Q               |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.005 |   1.005 |    1.579 | 
     | FE_OFC727_u_booth_count_reg_2_/IN        |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   1.005 |    1.579 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT       |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.732 |   1.737 |    2.311 | 
     | U1894_dup/IN1                            |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   1.738 |    2.312 | 
     | U1894_dup/OUT                            |   ^   | FE_RN_                              | OAI21   | 0.486 |   2.224 |    2.798 | 
     | U1779/IN                                 |   ^   | FE_RN_                              | INVX4   | 0.000 |   2.224 |    2.799 | 
     | U1779/OUT                                |   v   | n1811                               | INVX4   | 0.282 |   2.506 |    3.080 | 
     | U1896/IN2                                |   v   | n1811                               | NANDX2  | 0.000 |   2.506 |    3.080 | 
     | U1896/OUT                                |   ^   | n1851                               | NANDX2  | 0.285 |   2.792 |    3.366 | 
     | FE_OFC622_n1851/IN                       |   ^   | n1851                               | BUF8X   | 0.001 |   2.792 |    3.366 | 
     | FE_OFC622_n1851/OUT                      |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.487 |   3.279 |    3.853 | 
     | U1950/IN2                                |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   3.281 |    3.855 | 
     | U1950/OUT                                |   v   | Booth_dataout[13]                   | NOR2X1  | 0.892 |   4.173 |    4.747 | 
     | FE_OFC679_Booth_dataout_13_/IN           |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   4.174 |    4.748 | 
     | FE_OFC679_Booth_dataout_13_/OUT          |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.833 |   5.007 |    5.581 | 
     | u_mul_cntrl/U69/IN                       |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   5.009 |    5.584 | 
     | u_mul_cntrl/U69/OUT                      |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.202 |   5.212 |    5.786 | 
     | u_mul_cntrl/U384/IN1                     |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   5.212 |    5.786 | 
     | u_mul_cntrl/U384/OUT                     |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.225 |   5.437 |    6.011 | 
     | u_mul_cntrl/U383/IN                      |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   5.437 |    6.011 | 
     | u_mul_cntrl/U383/OUT                     |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.335 |   5.772 |    6.346 | 
     | u_mul_cntrl/U380_dup/IN2                 |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   5.773 |    6.347 | 
     | u_mul_cntrl/U380_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.310 |   6.083 |    6.657 | 
     | u_mul_cntrl/U379/IN2                     |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   6.083 |    6.657 | 
     | u_mul_cntrl/U379/OUT                     |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.340 |   6.423 |    6.997 | 
     | u_mul_cntrl/U378/IN                      |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   6.423 |    6.997 | 
     | u_mul_cntrl/U378/OUT                     |   v   | u_mul_cntrl/n187                    | INVX4   | 0.237 |   6.660 |    7.234 | 
     | u_mul_cntrl/U377/IN2                     |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   6.660 |    7.235 | 
     | u_mul_cntrl/U377/OUT                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.247 |   6.908 |    7.482 | 
     | u_mul_cntrl/U376/IN2                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   6.908 |    7.482 | 
     | u_mul_cntrl/U376/OUT                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.250 |   7.158 |    7.732 | 
     | u_mul_cntrl/U266/IN1                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |   7.158 |    7.733 | 
     | u_mul_cntrl/U266/OUT                     |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.307 |   7.465 |    8.040 | 
     | u_mul_cntrl/U374/IN                      |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |   7.466 |    8.040 | 
     | u_mul_cntrl/U374/OUT                     |   v   | u_mul_cntrl/n482                    | INVX4   | 0.284 |   7.750 |    8.324 | 
     | u_mul_cntrl/U229/IN2                     |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |   7.750 |    8.325 | 
     | u_mul_cntrl/U229/OUT                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.314 |   8.064 |    8.638 | 
     | u_mul_cntrl/U228/IN1                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.000 |   8.064 |    8.639 | 
     | u_mul_cntrl/U228/OUT                     |   v   | u_mul_cntrl/n314                    | NANDX2  | 0.308 |   8.372 |    8.946 | 
     | u_mul_cntrl/U512_dup/IN2                 |   v   | u_mul_cntrl/n314                    | NOR2X1  | 0.000 |   8.373 |    8.947 | 
     | u_mul_cntrl/U512_dup/OUT                 |   ^   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.361 |   8.733 |    9.307 | 
     | u_mul_cntrl/U371/IN2                     |   ^   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |   8.733 |    9.308 | 
     | u_mul_cntrl/U371/OUT                     |   v   | u_mul_cntrl/n441                    | NANDX2  | 0.390 |   9.124 |    9.698 | 
     | u_mul_cntrl/FE_RC_65_0/IN2               |   v   | u_mul_cntrl/n441                    | NAND3X1 | 0.001 |   9.124 |    9.698 | 
     | u_mul_cntrl/FE_RC_65_0/OUT               |   ^   | u_mul_cntrl/n232                    | NAND3X1 | 0.639 |   9.764 |   10.338 | 
     | u_mul_cntrl/U84/IN                       |   ^   | u_mul_cntrl/n232                    | INVX4   | 0.000 |   9.764 |   10.338 | 
     | u_mul_cntrl/U84/OUT                      |   v   | u_mul_cntrl/n233                    | INVX4   | 0.349 |  10.113 |   10.687 | 
     | u_mul_cntrl/U369/IN2                     |   v   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  10.113 |   10.687 | 
     | u_mul_cntrl/U369/OUT                     |   ^   | u_mul_cntrl/n448                    | NANDX2  | 0.476 |  10.589 |   11.163 | 
     | u_mul_cntrl/U342/IN                      |   ^   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  10.590 |   11.164 | 
     | u_mul_cntrl/U342/OUT                     |   v   | u_mul_cntrl/n405                    | INVX4   | 0.400 |  10.990 |   11.564 | 
     | u_mul_cntrl/U341/IN2                     |   v   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  10.991 |   11.565 | 
     | u_mul_cntrl/U341/OUT                     |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.659 |  11.649 |   12.223 | 
     | u_mul_cntrl/FE_RC_87_0/IN2               |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.002 |  11.651 |   12.225 | 
     | u_mul_cntrl/FE_RC_87_0/OUT               |   v   | u_mul_cntrl/FE_RN_66_0              | NANDX2  | 0.362 |  12.013 |   12.587 | 
     | u_mul_cntrl/FE_RC_284_0/IN1              |   v   | u_mul_cntrl/FE_RN_66_0              | OAI21   | 0.000 |  12.013 |   12.587 | 
     | u_mul_cntrl/FE_RC_284_0/OUT              |   ^   | u_mul_cntrl/n108                    | OAI21   | 0.689 |  12.702 |   13.276 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN  |   ^   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  12.703 |   13.277 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.815 |  13.517 |   14.091 | 
     | u_mul_cntrl/U4/IN                        |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  13.517 |   14.092 | 
     | u_mul_cntrl/U4/OUT                       |   ^   | u_mul_cntrl/n106                    | BUF8X   | 0.479 |  13.996 |   14.570 | 
     | u_mul_cntrl/FE_RC_286_0/IN1              |   ^   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  13.997 |   14.571 | 
     | u_mul_cntrl/FE_RC_286_0/OUT              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.181 |  14.178 |   14.753 | 
     | u_mul_cntrl/FE_RC_285_0/IN2              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  14.179 |   14.753 | 
     | u_mul_cntrl/FE_RC_285_0/OUT              |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.472 |  14.651 |   15.225 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.002 |  14.653 |   15.227 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                |   v   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.321 |  14.974 |   15.548 | 
     | u_mul_cntrl/FE_RC_252_0/IN3              |   v   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  14.974 |   15.549 | 
     | u_mul_cntrl/FE_RC_252_0/OUT              |   ^   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.547 |  15.522 |   16.096 | 
     | u_mul_cntrl/FE_RC_75_0/IN                |   ^   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  15.522 |   16.096 | 
     | u_mul_cntrl/FE_RC_75_0/OUT               |   v   | u_mul_cntrl/n56                     | INVX4   | 0.436 |  15.958 |   16.532 | 
     | u_mul_cntrl/FE_RC_84_0/IN2               |   v   | u_mul_cntrl/n56                     | NAND3X1 | 0.001 |  15.958 |   16.533 | 
     | u_mul_cntrl/FE_RC_84_0/OUT               |   ^   | u_mul_cntrl/FE_RN_65_0              | NAND3X1 | 0.437 |  16.395 |   16.970 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/IN      |   ^   | u_mul_cntrl/FE_RN_65_0              | BUF4X   | 0.000 |  16.395 |   16.970 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/OUT     |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | BUF4X   | 0.821 |  17.216 |   17.790 | 
     | u_mul_cntrl/FE_RC_278_0/IN1              |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | NANDX2  | 0.004 |  17.220 |   17.795 | 
     | u_mul_cntrl/FE_RC_278_0/OUT              |   v   | u_mul_cntrl/FE_RN_210_0             | NANDX2  | 0.234 |  17.454 |   18.028 | 
     | u_mul_cntrl/FE_RC_274_0/IN2              |   v   | u_mul_cntrl/FE_RN_210_0             | NAND3X1 | 0.000 |  17.454 |   18.028 | 
     | u_mul_cntrl/FE_RC_274_0/OUT              |   ^   | u_mul_cntrl/n473                    | NAND3X1 | 0.431 |  17.885 |   18.459 | 
     | u_mul_cntrl/FE_RC_246_0/IN2              |   ^   | u_mul_cntrl/n473                    | OAI21   | 0.000 |  17.885 |   18.459 | 
     | u_mul_cntrl/FE_RC_246_0/OUT              |   v   | u_mul_cntrl/n478                    | OAI21   | 0.558 |  18.443 |   19.017 | 
     | u_mul_cntrl/U71/IN                       |   v   | u_mul_cntrl/n478                    | INVX4   | 0.000 |  18.443 |   19.017 | 
     | u_mul_cntrl/U71/OUT                      |   ^   | u_mul_cntrl/n863                    | INVX4   | 0.362 |  18.806 |   19.380 | 
     | u_mul_cntrl/Debug_reg_reg_0_/D           |   ^   | u_mul_cntrl/n863                    | DFFRX1  | 0.000 |  18.806 |   19.380 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                  |       |       |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK   |        |       |   0.000 |   -0.574 | 
     | u_mul_cntrl/Debug_reg_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.574 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.948
+ Phase Shift                  20.000
= Required Time                19.052
- Arrival Time                 18.413
= Slack Time                    0.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.000 |    0.639 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    0.639 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]              | DFFRX1  | 1.277 |   1.277 |    1.916 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]              | INVX4   | 0.000 |   1.277 |    1.916 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX4   | 0.563 |   1.840 |    2.479 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX8   | 0.000 |   1.840 |    2.479 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX8   | 0.800 |   2.640 |    3.279 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX4   | 0.009 |   2.648 |    3.287 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935             | INVX4   | 0.492 |   3.140 |    3.779 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935             | NOR2X1  | 0.000 |   3.140 |    3.779 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773             | NOR2X1  | 0.784 |   3.925 |    4.564 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773             | OAI21   | 0.000 |   3.925 |    4.564 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762             | OAI21   | 0.695 |   4.620 |    5.259 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762             | INVX4   | 0.000 |   4.620 |    5.259 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX4   | 0.356 |   4.976 |    5.615 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX8   | 0.000 |   4.976 |    5.615 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762   | INVX8   | 0.611 |   5.587 |    6.226 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762   | AOI22   | 0.002 |   5.590 |    6.229 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839             | AOI22   | 0.566 |   6.156 |    6.795 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839             | INVX4   | 0.000 |   6.156 |    6.795 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX4   | 0.412 |   6.568 |    7.207 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX8   | 0.000 |   6.568 |    7.207 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839   | INVX8   | 0.673 |   7.241 |    7.880 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839   | OAI21   | 0.003 |   7.244 |    7.883 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916             | OAI21   | 0.799 |   8.044 |    8.683 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916             | AOI22   | 0.000 |   8.044 |    8.683 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.585 |   8.630 |    9.269 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.000 |   8.630 |    9.269 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.758 |   9.388 |   10.027 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.000 |   9.388 |   10.027 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920             | AOI22   | 0.974 |  10.362 |   11.001 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920             | AOI21   | 0.000 |  10.362 |   11.001 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918             | AOI21   | 0.577 |  10.939 |   11.578 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918             | OAI21   | 0.000 |  10.940 |   11.579 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921             | OAI21   | 0.395 |  11.335 |   11.974 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921             | AOI21   | 0.000 |  11.335 |   11.974 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922             | AOI21   | 0.381 |  11.716 |   12.355 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922             | OAI21   | 0.000 |  11.716 |   12.355 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925             | OAI21   | 0.406 |  12.122 |   12.761 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925             | AOI21   | 0.000 |  12.122 |   12.761 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926             | AOI21   | 0.368 |  12.490 |   13.129 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926             | OAI21   | 0.000 |  12.490 |   13.129 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994             | OAI21   | 0.743 |  13.233 |   13.872 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994             | NOR2X1  | 0.002 |  13.235 |   13.874 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067            | NOR2X1  | 0.541 |  13.776 |   14.415 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067            | BUF8X   | 0.000 |  13.776 |   14.415 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067  | BUF8X   | 0.594 |  14.370 |   15.009 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067  | NANDX2  | 0.003 |  14.372 |   15.011 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019            | NANDX2  | 0.349 |  14.721 |   15.360 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019            | NOR2X1  | 0.001 |  14.722 |   15.361 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000            | NOR2X1  | 0.475 |  15.197 |   15.836 | 
     | u_adder_cntrl/FE_OCPC926_n1000/IN       |   ^   | u_adder_cntrl/n1000            | BUF4X   | 0.000 |  15.197 |   15.836 | 
     | u_adder_cntrl/FE_OCPC926_n1000/OUT      |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | BUF4X   | 0.630 |  15.827 |   16.466 | 
     | u_adder_cntrl/U1108/IN3                 |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | AOI22   | 0.000 |  15.828 |   16.467 | 
     | u_adder_cntrl/U1108/OUT                 |   v   | u_adder_cntrl/n969             | AOI22   | 0.375 |  16.203 |   16.842 | 
     | u_adder_cntrl/U433/IN1                  |   v   | u_adder_cntrl/n969             | NANDX2  | 0.000 |  16.203 |   16.842 | 
     | u_adder_cntrl/U433/OUT                  |   ^   | u_adder_cntrl/n1007            | NANDX2  | 0.709 |  16.913 |   17.552 | 
     | u_adder_cntrl/U1132/IN2                 |   ^   | u_adder_cntrl/n1007            | AOI22   | 0.003 |  16.915 |   17.555 | 
     | u_adder_cntrl/U1132/OUT                 |   v   | u_adder_cntrl/n1012            | AOI22   | 0.540 |  17.455 |   18.095 | 
     | u_adder_cntrl/U1136/IN2                 |   v   | u_adder_cntrl/n1012            | NAND3X1 | 0.000 |  17.456 |   18.095 | 
     | u_adder_cntrl/U1136/OUT                 |   ^   | u_adder_cntrl/n1140            | NAND3X1 | 0.957 |  18.412 |   19.052 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D |   ^   | u_adder_cntrl/n1140            | DFFRX1  | 0.001 |  18.413 |   19.052 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.639 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.639 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_7_/Q                   (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.662
+ Phase Shift                  20.000
= Required Time                19.338
- Arrival Time                 18.635
= Slack Time                    0.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    0.703 | 
     | MulCntrl_Op1_reg_7_/CLK                            |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    0.703 | 
     | MulCntrl_Op1_reg_7_/Q                              |   v   | MulCntrl_Op1[7]                                 | DFFRX1  | 1.135 |   1.135 |    1.839 | 
     | U1788/IN                                           |   v   | MulCntrl_Op1[7]                                 | BUF8X   | 0.000 |   1.136 |    1.839 | 
     | U1788/OUT                                          |   v   | n1733                                           | BUF8X   | 0.837 |   1.972 |    2.676 | 
     | u_mul_cntrl/U650/IN2                               |   v   | n1733                                           | NOR2X1  | 0.005 |   1.978 |    2.681 | 
     | u_mul_cntrl/U650/OUT                               |   ^   | u_mul_cntrl/n531                                | NOR2X1  | 0.366 |   2.344 |    3.048 | 
     | u_mul_cntrl/U651/IN3                               |   ^   | u_mul_cntrl/n531                                | NAND3X1 | 0.000 |   2.344 |    3.048 | 
     | u_mul_cntrl/U651/OUT                               |   v   | u_mul_cntrl/n534                                | NAND3X1 | 0.310 |   2.654 |    3.358 | 
     | u_mul_cntrl/U482/IN2                               |   v   | u_mul_cntrl/n534                                | NOR2X1  | 0.000 |   2.655 |    3.358 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.717 |   3.372 |    4.075 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   3.373 |    4.076 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.531 |   3.904 |    4.607 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   3.904 |    4.608 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.664 |   4.568 |    5.271 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   4.568 |    5.272 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.498 |   5.067 |    5.770 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.067 |    5.771 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.730 |   5.797 |    6.501 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   5.797 |    6.501 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.568 |   6.366 |    7.069 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   6.366 |    7.069 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.288 |   6.654 |    7.357 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   6.654 |    7.357 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.315 |   6.969 |    7.672 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   6.969 |    7.673 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.318 |   7.287 |    7.990 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.287 |    7.990 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.292 |   7.579 |    8.282 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   7.579 |    8.282 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.640 |   8.219 |    8.923 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.219 |    8.923 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.523 |   8.742 |    9.445 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   8.743 |    9.447 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.673 |   9.416 |   10.119 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.416 |   10.120 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.532 |   9.948 |   10.652 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |   9.949 |   10.652 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.708 |  10.657 |   11.360 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  10.657 |   11.360 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.550 |  11.207 |   11.910 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.207 |   11.910 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.118 |  12.325 |   13.029 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.326 |   13.029 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.192 |  13.518 |   14.221 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.518 |   14.222 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.429 |  13.947 |   14.651 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  13.947 |   14.651 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.415 |  14.363 |   15.066 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.363 |   15.066 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.330 |  14.693 |   15.396 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.693 |   15.396 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.546 |  15.239 |   15.942 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  15.241 |   15.945 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.304 |  15.545 |   16.248 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF4X   | 0.000 |  15.545 |   16.248 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF4X   | 0.774 |  16.319 |   17.022 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  16.321 |   17.024 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.357 |  16.677 |   17.381 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  16.677 |   17.381 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  17.016 |   17.720 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  17.017 |   17.720 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.698 |  17.715 |   18.418 | 
     | u_mul_cntrl/U525/IN                                |   ^   | u_mul_cntrl/n340                                | INVX4   | 0.002 |  17.717 |   18.420 | 
     | u_mul_cntrl/U525/OUT                               |   v   | u_mul_cntrl/n266                                | INVX4   | 0.471 |  18.188 |   18.891 | 
     | u_mul_cntrl/U294/IN1                               |   v   | u_mul_cntrl/n266                                | NANDX2  | 0.001 |  18.189 |   18.892 | 
     | u_mul_cntrl/U294/OUT                               |   ^   | u_mul_cntrl/n877                                | NANDX2  | 0.445 |  18.634 |   19.337 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_2_/D            |   ^   | u_mul_cntrl/n877                                | DFFRX1  | 0.001 |  18.635 |   19.338 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.703 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.703 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_0_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_7_/Q                   (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.663
+ Phase Shift                  20.000
= Required Time                19.337
- Arrival Time                 18.584
= Slack Time                    0.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    0.753 | 
     | MulCntrl_Op1_reg_7_/CLK                            |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    0.753 | 
     | MulCntrl_Op1_reg_7_/Q                              |   v   | MulCntrl_Op1[7]                                 | DFFRX1  | 1.135 |   1.135 |    1.889 | 
     | U1788/IN                                           |   v   | MulCntrl_Op1[7]                                 | BUF8X   | 0.000 |   1.136 |    1.889 | 
     | U1788/OUT                                          |   v   | n1733                                           | BUF8X   | 0.837 |   1.972 |    2.726 | 
     | u_mul_cntrl/U650/IN2                               |   v   | n1733                                           | NOR2X1  | 0.005 |   1.978 |    2.731 | 
     | u_mul_cntrl/U650/OUT                               |   ^   | u_mul_cntrl/n531                                | NOR2X1  | 0.366 |   2.344 |    3.098 | 
     | u_mul_cntrl/U651/IN3                               |   ^   | u_mul_cntrl/n531                                | NAND3X1 | 0.000 |   2.344 |    3.098 | 
     | u_mul_cntrl/U651/OUT                               |   v   | u_mul_cntrl/n534                                | NAND3X1 | 0.310 |   2.654 |    3.408 | 
     | u_mul_cntrl/U482/IN2                               |   v   | u_mul_cntrl/n534                                | NOR2X1  | 0.000 |   2.655 |    3.408 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.717 |   3.372 |    4.125 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   3.373 |    4.126 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.531 |   3.904 |    4.657 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   3.904 |    4.657 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.664 |   4.568 |    5.321 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   4.569 |    5.322 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.498 |   5.067 |    5.820 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.067 |    5.821 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.730 |   5.797 |    6.550 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   5.797 |    6.551 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.568 |   6.366 |    7.119 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   6.366 |    7.119 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.288 |   6.654 |    7.407 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   6.654 |    7.407 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.315 |   6.969 |    7.722 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   6.969 |    7.723 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.318 |   7.287 |    8.040 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.287 |    8.040 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.292 |   7.579 |    8.332 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   7.579 |    8.332 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.640 |   8.219 |    8.972 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.219 |    8.973 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.523 |   8.742 |    9.495 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   8.743 |    9.496 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.673 |   9.416 |   10.169 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.416 |   10.169 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.532 |   9.948 |   10.702 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |   9.949 |   10.702 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.708 |  10.657 |   11.410 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  10.657 |   11.410 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.550 |  11.207 |   11.960 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.207 |   11.960 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.118 |  12.325 |   13.079 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.326 |   13.079 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.192 |  13.518 |   14.271 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.518 |   14.272 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.429 |  13.947 |   14.701 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  13.947 |   14.701 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.415 |  14.363 |   15.116 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.363 |   15.116 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.330 |  14.693 |   15.446 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.693 |   15.446 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.546 |  15.239 |   15.992 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  15.241 |   15.994 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.304 |  15.545 |   16.298 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF4X   | 0.000 |  15.545 |   16.298 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF4X   | 0.774 |  16.319 |   17.072 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  16.321 |   17.074 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.357 |  16.677 |   17.431 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  16.677 |   17.431 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  17.016 |   17.770 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  17.017 |   17.770 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.698 |  17.715 |   18.468 | 
     | u_mul_cntrl/U525/IN                                |   ^   | u_mul_cntrl/n340                                | INVX4   | 0.002 |  17.717 |   18.470 | 
     | u_mul_cntrl/U525/OUT                               |   v   | u_mul_cntrl/n266                                | INVX4   | 0.471 |  18.188 |   18.941 | 
     | u_mul_cntrl/U72/IN2                                |   v   | u_mul_cntrl/n266                                | NANDX2  | 0.001 |  18.188 |   18.942 | 
     | u_mul_cntrl/U72/OUT                                |   ^   | u_mul_cntrl/n879                                | NANDX2  | 0.395 |  18.584 |   19.337 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_0_/D            |   ^   | u_mul_cntrl/n879                                | DFFRX1  | 0.000 |  18.584 |   19.337 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.753 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.753 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_1_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_7_/Q                   (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.659
+ Phase Shift                  20.000
= Required Time                19.341
- Arrival Time                 18.564
= Slack Time                    0.777
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    0.777 | 
     | MulCntrl_Op1_reg_7_/CLK                            |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    0.777 | 
     | MulCntrl_Op1_reg_7_/Q                              |   v   | MulCntrl_Op1[7]                                 | DFFRX1  | 1.135 |   1.135 |    1.912 | 
     | U1788/IN                                           |   v   | MulCntrl_Op1[7]                                 | BUF8X   | 0.000 |   1.136 |    1.913 | 
     | U1788/OUT                                          |   v   | n1733                                           | BUF8X   | 0.837 |   1.972 |    2.749 | 
     | u_mul_cntrl/U650/IN2                               |   v   | n1733                                           | NOR2X1  | 0.005 |   1.978 |    2.755 | 
     | u_mul_cntrl/U650/OUT                               |   ^   | u_mul_cntrl/n531                                | NOR2X1  | 0.366 |   2.344 |    3.121 | 
     | u_mul_cntrl/U651/IN3                               |   ^   | u_mul_cntrl/n531                                | NAND3X1 | 0.000 |   2.344 |    3.122 | 
     | u_mul_cntrl/U651/OUT                               |   v   | u_mul_cntrl/n534                                | NAND3X1 | 0.310 |   2.654 |    3.432 | 
     | u_mul_cntrl/U482/IN2                               |   v   | u_mul_cntrl/n534                                | NOR2X1  | 0.000 |   2.655 |    3.432 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.717 |   3.372 |    4.149 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   3.373 |    4.150 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.531 |   3.904 |    4.681 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   3.904 |    4.681 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.664 |   4.568 |    5.345 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   4.569 |    5.346 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.498 |   5.067 |    5.844 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.067 |    5.845 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.730 |   5.797 |    6.574 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   5.797 |    6.574 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.568 |   6.366 |    7.143 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   6.366 |    7.143 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.288 |   6.654 |    7.431 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   6.654 |    7.431 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.315 |   6.969 |    7.746 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   6.969 |    7.746 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.318 |   7.287 |    8.064 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.287 |    8.064 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.292 |   7.579 |    8.356 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   7.579 |    8.356 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.640 |   8.219 |    8.996 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.219 |    8.996 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.523 |   8.742 |    9.519 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   8.743 |    9.520 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.673 |   9.416 |   10.193 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.416 |   10.193 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.532 |   9.948 |   10.725 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |   9.949 |   10.726 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.708 |  10.657 |   11.434 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  10.657 |   11.434 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.550 |  11.207 |   11.984 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.207 |   11.984 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.118 |  12.325 |   13.102 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.326 |   13.103 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.192 |  13.518 |   14.295 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.518 |   14.295 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.429 |  13.947 |   14.724 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  13.947 |   14.725 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.415 |  14.363 |   15.140 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.363 |   15.140 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.330 |  14.693 |   15.470 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.693 |   15.470 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.546 |  15.239 |   16.016 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  15.241 |   16.018 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.304 |  15.545 |   16.322 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF4X   | 0.000 |  15.545 |   16.322 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF4X   | 0.774 |  16.319 |   17.096 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  16.321 |   17.098 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.357 |  16.677 |   17.455 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  16.677 |   17.455 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  17.016 |   17.793 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  17.017 |   17.794 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.698 |  17.715 |   18.492 | 
     | u_mul_cntrl/U525/IN                                |   ^   | u_mul_cntrl/n340                                | INVX4   | 0.002 |  17.717 |   18.494 | 
     | u_mul_cntrl/U525/OUT                               |   v   | u_mul_cntrl/n266                                | INVX4   | 0.471 |  18.188 |   18.965 | 
     | u_mul_cntrl/U209/IN2                               |   v   | u_mul_cntrl/n266                                | NANDX2  | 0.000 |  18.188 |   18.965 | 
     | u_mul_cntrl/U209/OUT                               |   ^   | u_mul_cntrl/n878                                | NANDX2  | 0.376 |  18.564 |   19.341 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_1_/D            |   ^   | u_mul_cntrl/n878                                | DFFRX1  | 0.000 |  18.564 |   19.341 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.777 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.777 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_adder_cntrl/S_reg_reg/CLK 
Endpoint:   u_adder_cntrl/S_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_7_/Q   (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.827
+ Phase Shift                  20.000
= Required Time                19.173
- Arrival Time                 18.382
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.000 |    0.791 | 
     | AdderCntrl_Op2_reg_7_/CLK          |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    0.791 | 
     | AdderCntrl_Op2_reg_7_/Q            |   v   | AdderCntrl_Op2[7]              | DFFRX1  | 1.264 |   1.264 |    2.055 | 
     | FE_OFC645_AdderCntrl_Op2_7_/IN     |   v   | AdderCntrl_Op2[7]              | INVX4   | 0.000 |   1.265 |    2.055 | 
     | FE_OFC645_AdderCntrl_Op2_7_/OUT    |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX4   | 0.557 |   1.822 |    2.612 | 
     | FE_OFC647_AdderCntrl_Op2_7_/IN     |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX8   | 0.000 |   1.822 |    2.613 | 
     | FE_OFC647_AdderCntrl_Op2_7_/OUT    |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX8   | 0.808 |   2.630 |    3.421 | 
     | u_adder_cntrl/U309/IN              |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX4   | 0.007 |   2.637 |    3.428 | 
     | u_adder_cntrl/U309/OUT             |   ^   | u_adder_cntrl/n936             | INVX4   | 0.521 |   3.159 |    3.949 | 
     | u_adder_cntrl/U877/IN2             |   ^   | u_adder_cntrl/n936             | NOR2X1  | 0.000 |   3.159 |    3.950 | 
     | u_adder_cntrl/U877/OUT             |   v   | u_adder_cntrl/n760             | NOR2X1  | 0.605 |   3.765 |    4.555 | 
     | u_adder_cntrl/FE_OCPC1041_n760/IN  |   v   | u_adder_cntrl/n760             | BUF4X   | 0.000 |   3.765 |    4.555 | 
     | u_adder_cntrl/FE_OCPC1041_n760/OUT |   v   | u_adder_cntrl/FE_OCPN1041_n760 | BUF4X   | 0.637 |   4.402 |    5.193 | 
     | u_adder_cntrl/U296/IN              |   v   | u_adder_cntrl/FE_OCPN1041_n760 | INVX4   | 0.000 |   4.402 |    5.193 | 
     | u_adder_cntrl/U296/OUT             |   ^   | u_adder_cntrl/n767             | INVX4   | 0.209 |   4.611 |    5.402 | 
     | u_adder_cntrl/U456/IN1             |   ^   | u_adder_cntrl/n767             | NAND2X1 | 0.000 |   4.611 |    5.402 | 
     | u_adder_cntrl/U456/OUT             |   v   | u_adder_cntrl/N366             | NAND2X1 | 0.197 |   4.809 |    5.599 | 
     | u_adder_cntrl/FE_OFC449_N366/IN    |   v   | u_adder_cntrl/N366             | BUF4X   | 0.000 |   4.809 |    5.599 | 
     | u_adder_cntrl/FE_OFC449_N366/OUT   |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.773 |   5.582 |    6.372 | 
     | u_adder_cntrl/U358/IN              |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.002 |   5.584 |    6.374 | 
     | u_adder_cntrl/U358/OUT             |   v   | u_adder_cntrl/n264             | BUF4X   | 1.015 |   6.599 |    7.390 | 
     | u_adder_cntrl/U184/IN              |   v   | u_adder_cntrl/n264             | INVX8   | 0.001 |   6.600 |    7.390 | 
     | u_adder_cntrl/U184/OUT             |   ^   | u_adder_cntrl/n179             | INVX8   | 0.938 |   7.537 |    8.328 | 
     | u_adder_cntrl/U1229/S              |   ^   | u_adder_cntrl/n179             | MUX2X1  | 0.011 |   7.548 |    8.339 | 
     | u_adder_cntrl/U1229/OUT            |   ^   | u_adder_cntrl/n1219            | MUX2X1  | 0.678 |   8.227 |    9.017 | 
     | u_adder_cntrl/FE_OFC540_n1219/IN   |   ^   | u_adder_cntrl/n1219            | INVX1   | 0.000 |   8.227 |    9.017 | 
     | u_adder_cntrl/FE_OFC540_n1219/OUT  |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX1   | 1.073 |   9.300 |   10.090 | 
     | u_adder_cntrl/FE_OFC541_n1219/IN   |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX4   | 0.000 |   9.300 |   10.091 | 
     | u_adder_cntrl/FE_OFC541_n1219/OUT  |   ^   | u_adder_cntrl/FE_OFN541_n1219  | INVX4   | 1.230 |  10.530 |   11.321 | 
     | u_adder_cntrl/U78/IN2              |   ^   | u_adder_cntrl/FE_OFN541_n1219  | AOI22   | 0.001 |  10.531 |   11.322 | 
     | u_adder_cntrl/U78/OUT              |   v   | u_adder_cntrl/n67              | AOI22   | 0.726 |  11.257 |   12.048 | 
     | u_adder_cntrl/FE_OFC556_n67/IN     |   v   | u_adder_cntrl/n67              | INVX1   | 0.000 |  11.257 |   12.048 | 
     | u_adder_cntrl/FE_OFC556_n67/OUT    |   ^   | u_adder_cntrl/FE_OFN556_n67    | INVX1   | 0.578 |  11.836 |   12.626 | 
     | u_adder_cntrl/FE_OFC557_n67/IN     |   ^   | u_adder_cntrl/FE_OFN556_n67    | INVX4   | 0.000 |  11.836 |   12.626 | 
     | u_adder_cntrl/FE_OFC557_n67/OUT    |   v   | u_adder_cntrl/FE_OFN557_n67    | INVX4   | 1.125 |  12.961 |   13.751 | 
     | u_adder_cntrl/U83/IN1              |   v   | u_adder_cntrl/FE_OFN557_n67    | MUX2X1  | 0.005 |  12.966 |   13.757 | 
     | u_adder_cntrl/U83/OUT              |   v   | u_adder_cntrl/n72              | MUX2X1  | 0.669 |  13.635 |   14.426 | 
     | u_adder_cntrl/FE_OFC592_n72/IN     |   v   | u_adder_cntrl/n72              | INVX1   | 0.000 |  13.636 |   14.426 | 
     | u_adder_cntrl/FE_OFC592_n72/OUT    |   ^   | u_adder_cntrl/FE_OFN592_n72    | INVX1   | 0.832 |  14.468 |   15.258 | 
     | u_adder_cntrl/FE_OFC593_n72/IN     |   ^   | u_adder_cntrl/FE_OFN592_n72    | INVX4   | 0.000 |  14.468 |   15.258 | 
     | u_adder_cntrl/FE_OFC593_n72/OUT    |   v   | u_adder_cntrl/FE_OFN593_n72    | INVX4   | 1.179 |  15.647 |   16.438 | 
     | u_adder_cntrl/U89/IN1              |   v   | u_adder_cntrl/FE_OFN593_n72    | MUX2X1  | 0.004 |  15.651 |   16.442 | 
     | u_adder_cntrl/U89/OUT              |   v   | u_adder_cntrl/n79              | MUX2X1  | 0.801 |  16.453 |   17.243 | 
     | u_adder_cntrl/U90/IN2              |   v   | u_adder_cntrl/n79              | NOR2X1  | 0.001 |  16.454 |   17.244 | 
     | u_adder_cntrl/U90/OUT              |   ^   | u_adder_cntrl/n80              | NOR2X1  | 0.659 |  17.113 |   17.903 | 
     | u_adder_cntrl/U91/IN3              |   ^   | u_adder_cntrl/n80              | OAI21   | 0.000 |  17.113 |   17.904 | 
     | u_adder_cntrl/U91/OUT              |   v   | u_adder_cntrl/n81              | OAI21   | 0.486 |  17.599 |   18.389 | 
     | u_adder_cntrl/U92/IN2              |   v   | u_adder_cntrl/n81              | NAND2X1 | 0.000 |  17.599 |   18.390 | 
     | u_adder_cntrl/U92/OUT              |   ^   | u_adder_cntrl/n1133            | NAND2X1 | 0.782 |  18.381 |   19.172 | 
     | u_adder_cntrl/S_reg_reg/D          |   ^   | u_adder_cntrl/n1133            | DFFRX1  | 0.001 |  18.382 |   19.173 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                             |       |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK   |        |       |   0.000 |   -0.791 | 
     | u_adder_cntrl/S_reg_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.791 | 
     +-----------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.831
+ Phase Shift                  20.000
= Required Time                19.169
- Arrival Time                 18.279
= Slack Time                    0.890
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.000 |    0.890 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    0.890 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]              | DFFRX1  | 1.277 |   1.277 |    2.166 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]              | INVX4   | 0.000 |   1.277 |    2.167 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX4   | 0.563 |   1.840 |    2.730 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX8   | 0.000 |   1.840 |    2.730 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX8   | 0.800 |   2.640 |    3.530 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX4   | 0.009 |   2.648 |    3.538 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935             | INVX4   | 0.492 |   3.140 |    4.030 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935             | NOR2X1  | 0.000 |   3.140 |    4.030 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773             | NOR2X1  | 0.784 |   3.925 |    4.814 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773             | OAI21   | 0.000 |   3.925 |    4.815 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762             | OAI21   | 0.695 |   4.620 |    5.510 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762             | INVX4   | 0.000 |   4.620 |    5.510 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX4   | 0.356 |   4.976 |    5.866 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX8   | 0.000 |   4.976 |    5.866 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762   | INVX8   | 0.611 |   5.587 |    6.477 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762   | AOI22   | 0.002 |   5.590 |    6.479 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839             | AOI22   | 0.566 |   6.156 |    7.045 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839             | INVX4   | 0.000 |   6.156 |    7.046 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX4   | 0.412 |   6.568 |    7.458 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX8   | 0.000 |   6.568 |    7.458 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839   | INVX8   | 0.673 |   7.241 |    8.131 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839   | OAI21   | 0.003 |   7.244 |    8.134 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916             | OAI21   | 0.799 |   8.044 |    8.933 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916             | AOI22   | 0.000 |   8.044 |    8.934 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.585 |   8.630 |    9.519 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.000 |   8.630 |    9.520 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.758 |   9.388 |   10.277 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.000 |   9.388 |   10.278 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920             | AOI22   | 0.974 |  10.362 |   11.251 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920             | AOI21   | 0.000 |  10.362 |   11.252 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918             | AOI21   | 0.577 |  10.939 |   11.829 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918             | OAI21   | 0.000 |  10.940 |   11.829 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921             | OAI21   | 0.395 |  11.335 |   12.224 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921             | AOI21   | 0.000 |  11.335 |   12.224 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922             | AOI21   | 0.381 |  11.716 |   12.606 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922             | OAI21   | 0.000 |  11.716 |   12.606 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925             | OAI21   | 0.406 |  12.122 |   13.012 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925             | AOI21   | 0.000 |  12.122 |   13.012 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926             | AOI21   | 0.368 |  12.490 |   13.380 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926             | OAI21   | 0.000 |  12.490 |   13.380 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994             | OAI21   | 0.743 |  13.233 |   14.123 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994             | NOR2X1  | 0.002 |  13.235 |   14.124 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067            | NOR2X1  | 0.541 |  13.776 |   14.665 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067            | BUF8X   | 0.000 |  13.776 |   14.665 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067  | BUF8X   | 0.594 |  14.370 |   15.259 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067  | NANDX2  | 0.003 |  14.372 |   15.262 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019            | NANDX2  | 0.349 |  14.721 |   15.611 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019            | NOR2X1  | 0.001 |  14.722 |   15.612 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000            | NOR2X1  | 0.475 |  15.197 |   16.087 | 
     | u_adder_cntrl/FE_OCPC926_n1000/IN       |   ^   | u_adder_cntrl/n1000            | BUF4X   | 0.000 |  15.197 |   16.087 | 
     | u_adder_cntrl/FE_OCPC926_n1000/OUT      |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | BUF4X   | 0.630 |  15.827 |   16.717 | 
     | u_adder_cntrl/U1097/IN4                 |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | AOI22   | 0.000 |  15.828 |   16.717 | 
     | u_adder_cntrl/U1097/OUT                 |   v   | u_adder_cntrl/n952             | AOI22   | 0.350 |  16.178 |   17.067 | 
     | u_adder_cntrl/U432/IN1                  |   v   | u_adder_cntrl/n952             | NANDX2  | 0.000 |  16.178 |   17.067 | 
     | u_adder_cntrl/U432/OUT                  |   ^   | u_adder_cntrl/n966             | NANDX2  | 0.680 |  16.857 |   17.747 | 
     | u_adder_cntrl/U1100/IN3                 |   ^   | u_adder_cntrl/n966             | AOI22   | 0.001 |  16.858 |   17.748 | 
     | u_adder_cntrl/U1100/OUT                 |   v   | u_adder_cntrl/n954             | AOI22   | 0.576 |  17.434 |   18.324 | 
     | u_adder_cntrl/U1101/IN3                 |   v   | u_adder_cntrl/n954             | NAND3X1 | 0.001 |  17.435 |   18.325 | 
     | u_adder_cntrl/U1101/OUT                 |   ^   | u_adder_cntrl/n1142            | NAND3X1 | 0.843 |  18.279 |   19.168 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D |   ^   | u_adder_cntrl/n1142            | DFFRX1  | 0.000 |  18.279 |   19.169 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.890 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.890 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.515
+ Phase Shift                  20.000
= Required Time                19.485
- Arrival Time                 18.589
= Slack Time                    0.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.000 |    0.896 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK                                | DFFRX1  | 0.000 |   0.000 |    0.896 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.005 |   1.005 |    1.901 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   1.005 |    1.901 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.732 |   1.737 |    2.632 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   1.738 |    2.634 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.486 |   2.224 |    3.120 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   2.224 |    3.120 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.282 |   2.506 |    3.402 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   2.506 |    3.402 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.285 |   2.792 |    3.687 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   2.792 |    3.688 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.487 |   3.279 |    4.175 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   3.281 |    4.177 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]                  | NOR2X1  | 0.892 |   4.173 |    5.069 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]                  | BUF8X   | 0.001 |   4.174 |    5.070 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_        | BUF8X   | 0.833 |   5.007 |    5.903 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_        | INVX8   | 0.002 |   5.009 |    5.905 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455                   | INVX8   | 0.202 |   5.212 |    6.107 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455                   | NANDX2  | 0.000 |   5.212 |    6.108 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410                   | NANDX2  | 0.225 |   5.437 |    6.332 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410                   | INVX4   | 0.000 |   5.437 |    6.333 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178                   | INVX4   | 0.335 |   5.772 |    6.667 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178                   | NANDX2  | 0.001 |   5.773 |    6.668 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.310 |   6.083 |    6.979 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   6.083 |    6.979 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429                   | NANDX2  | 0.340 |   6.423 |    7.319 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   6.423 |    7.319 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187                   | INVX4   | 0.237 |   6.660 |    7.556 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   6.660 |    7.556 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.247 |   6.908 |    7.804 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   6.908 |    7.804 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.250 |   7.158 |    8.054 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |   7.158 |    8.054 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204                   | NANDX2  | 0.307 |   7.465 |    8.361 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204                   | INVX4   | 0.000 |   7.466 |    8.362 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482                   | INVX4   | 0.284 |   7.750 |    8.646 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |   7.750 |    8.646 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222                   | NANDX2  | 0.394 |   8.144 |    9.040 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222                   | NOR2X1  | 0.000 |   8.145 |    9.041 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.682 |   8.826 |    9.722 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |   8.826 |    9.722 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.600 |   9.427 |   10.322 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.001 |   9.427 |   10.323 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.453 |   9.880 |   10.776 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |   9.880 |   10.776 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.273 |  10.153 |   11.049 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  10.153 |   11.049 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.356 |  10.508 |   11.404 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  10.509 |   11.405 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.380 |  10.890 |   11.786 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  10.890 |   11.786 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.520 |  11.410 |   12.306 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  11.411 |   12.307 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.435 |  11.847 |   12.742 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  11.847 |   12.743 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 0.998 |  12.845 |   13.740 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  12.846 |   13.741 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.740 |  13.586 |   14.482 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  13.586 |   14.482 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.435 |  14.022 |   14.917 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  14.022 |   14.918 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.564 |  14.586 |   15.482 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.001 |  14.586 |   15.482 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.259 |  14.846 |   15.742 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  14.846 |   15.742 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.334 |  15.180 |   16.076 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  15.180 |   16.076 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.331 |  15.511 |   16.407 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  15.511 |   16.407 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.416 |  15.927 |   16.823 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.002 |  15.929 |   16.824 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.644 |  16.572 |   17.468 | 
     | u_mul_cntrl/U837/IN1                    |   ^   | u_mul_cntrl/n739                   | OAI21   | 0.000 |  16.573 |   17.469 | 
     | u_mul_cntrl/U837/OUT                    |   v   | u_mul_cntrl/n736                   | OAI21   | 0.736 |  17.309 |   18.205 | 
     | u_mul_cntrl/U838/IN2                    |   v   | u_mul_cntrl/n736                   | OAI21   | 0.001 |  17.310 |   18.206 | 
     | u_mul_cntrl/U838/OUT                    |   ^   | u_mul_cntrl/n738                   | OAI21   | 0.648 |  17.958 |   18.854 | 
     | u_mul_cntrl/U839/IN3                    |   ^   | u_mul_cntrl/n738                   | OAI21   | 0.001 |  17.959 |   18.855 | 
     | u_mul_cntrl/U839/OUT                    |   v   | u_mul_cntrl/n867                   | OAI21   | 0.630 |  18.589 |   19.484 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_4_/D |   v   | u_mul_cntrl/n867                   | DFFRX1  | 0.000 |  18.589 |   19.485 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.896 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_4_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.896 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (^) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.532
+ Phase Shift                  20.000
= Required Time                19.468
- Arrival Time                 18.535
= Slack Time                    0.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    0.933 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    0.933 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.682 |   0.682 |    1.615 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   0.682 |    1.615 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.887 |   1.568 |    2.501 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.001 |   1.570 |    2.503 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.645 |   2.214 |    3.147 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   2.214 |    3.148 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.488 |   2.702 |    3.635 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   2.702 |    3.635 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.301 |   4.003 |    4.936 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   4.004 |    4.937 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.773 |   4.777 |    5.710 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   4.777 |    5.710 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.578 |   5.355 |    6.288 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   5.356 |    6.289 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.453 |   5.809 |    6.742 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.809 |    6.742 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.616 |   6.425 |    7.358 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   6.425 |    7.358 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.610 |   7.036 |    7.969 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   7.036 |    7.969 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.203 |   7.239 |    8.173 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   7.240 |    8.173 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.377 |   7.617 |    8.550 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   7.617 |    8.550 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.246 |   7.863 |    8.796 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.863 |    8.796 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.350 |   8.212 |    9.145 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   8.213 |    9.146 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.594 |   8.806 |    9.739 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.806 |    9.739 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.572 |   9.379 |   10.312 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   9.380 |   10.313 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.590 |   9.970 |   10.903 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.970 |   10.903 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.576 |  10.546 |   11.479 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  10.546 |   11.479 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.614 |  11.160 |   12.093 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  11.160 |   12.093 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.588 |  11.748 |   12.681 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.749 |   12.682 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.914 |  12.662 |   13.595 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.662 |   13.596 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.939 |  13.601 |   14.534 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.601 |   14.534 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.657 |  14.259 |   15.192 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  14.259 |   15.192 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.342 |  14.601 |   15.534 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.601 |   15.534 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.379 |  14.980 |   15.913 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.980 |   15.913 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  15.536 |   16.469 | 
     | u_mul_cntrl/U524/IN4                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  15.538 |   16.471 | 
     | u_mul_cntrl/U524/OUT                               |   ^   | u_mul_cntrl/n345                                | AOI22   | 0.295 |  15.833 |   16.766 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   ^   | u_mul_cntrl/n345                                | BUF4X   | 0.000 |  15.833 |   16.766 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   ^   | u_mul_cntrl/FE_OFN986_n345                      | BUF4X   | 0.863 |  16.696 |   17.629 | 
     | u_mul_cntrl/U297/IN2                               |   ^   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  16.698 |   17.631 | 
     | u_mul_cntrl/U297/OUT                               |   v   | u_mul_cntrl/n248                                | NANDX2  | 0.285 |  16.983 |   17.916 | 
     | u_mul_cntrl/U254/IN2                               |   v   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  16.983 |   17.916 | 
     | u_mul_cntrl/U254/OUT                               |   ^   | u_mul_cntrl/n271                                | NANDX2  | 0.431 |  17.413 |   18.347 | 
     | u_mul_cntrl/U408/IN                                |   ^   | u_mul_cntrl/n271                                | INVX4   | 0.000 |  17.414 |   18.347 | 
     | u_mul_cntrl/U408/OUT                               |   v   | u_mul_cntrl/n287                                | INVX4   | 0.284 |  17.697 |   18.630 | 
     | u_mul_cntrl/U9/IN3                                 |   v   | u_mul_cntrl/n287                                | AOI21   | 0.000 |  17.697 |   18.631 | 
     | u_mul_cntrl/U9/OUT                                 |   ^   | u_mul_cntrl/n6                                  | AOI21   | 0.281 |  17.978 |   18.911 | 
     | u_mul_cntrl/U10/IN3                                |   ^   | u_mul_cntrl/n6                                  | OAI21   | 0.000 |  17.978 |   18.911 | 
     | u_mul_cntrl/U10/OUT                                |   v   | u_mul_cntrl/n875                                | OAI21   | 0.556 |  18.535 |   19.468 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_4_/D            |   v   | u_mul_cntrl/n875                                | DFFRX1  | 0.000 |  18.535 |   19.468 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.933 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_4_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.933 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_0_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.769
+ Phase Shift                  20.000
= Required Time                19.231
- Arrival Time                 18.274
= Slack Time                    0.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.000 |    0.957 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    0.957 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.005 |   1.005 |    1.962 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   1.005 |    1.962 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.732 |   1.736 |    2.694 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   1.738 |    2.695 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                         | OAI21   | 0.486 |   2.224 |    3.181 | 
     | U1779/IN                                |   ^   | FE_RN_                         | INVX4   | 0.000 |   2.224 |    3.182 | 
     | U1779/OUT                               |   v   | n1811                          | INVX4   | 0.282 |   2.506 |    3.463 | 
     | U1896/IN2                               |   v   | n1811                          | NANDX2  | 0.000 |   2.506 |    3.463 | 
     | U1896/OUT                               |   ^   | n1851                          | NANDX2  | 0.285 |   2.792 |    3.749 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                          | BUF8X   | 0.001 |   2.792 |    3.749 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                | BUF8X   | 0.487 |   3.279 |    4.236 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   3.281 |    4.238 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]              | NOR2X1  | 0.892 |   4.173 |    5.130 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   4.174 |    5.131 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.833 |   5.007 |    5.964 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   5.009 |    5.967 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   5.211 |    6.169 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   5.212 |    6.169 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410               | NANDX2  | 0.225 |   5.437 |    6.394 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   5.437 |    6.394 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178               | INVX4   | 0.335 |   5.772 |    6.729 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   5.772 |    6.730 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.310 |   6.083 |    7.040 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   6.083 |    7.040 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.340 |   6.423 |    7.380 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   6.423 |    7.380 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187               | INVX4   | 0.237 |   6.660 |    7.617 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   6.660 |    7.618 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   6.908 |    7.865 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   6.908 |    7.865 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |   7.158 |    8.115 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |   7.158 |    8.116 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |   7.465 |    8.423 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |   7.466 |    8.423 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |   7.750 |    8.707 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |   7.750 |    8.708 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222               | NANDX2  | 0.394 |   8.144 |    9.101 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222               | NOR2X1  | 0.000 |   8.145 |    9.102 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.682 |   8.826 |    9.783 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |   8.826 |    9.784 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.600 |   9.427 |   10.384 | 
     | u_mul_cntrl/FE_RC_237_0/IN3             |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |   9.427 |   10.385 | 
     | u_mul_cntrl/FE_RC_237_0/OUT             |   v   | u_mul_cntrl/n449               | NAND3X1 | 0.470 |   9.897 |   10.855 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN          |   v   | u_mul_cntrl/n449               | BUF8X   | 0.000 |   9.898 |   10.855 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT         |   v   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.525 |  10.422 |   11.380 | 
     | u_mul_cntrl/U347/IN                     |   v   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.001 |  10.423 |   11.380 | 
     | u_mul_cntrl/U347/OUT                    |   ^   | u_mul_cntrl/n415               | INVX4   | 0.251 |  10.674 |   11.631 | 
     | u_mul_cntrl/U585/IN1                    |   ^   | u_mul_cntrl/n415               | AOI21   | 0.001 |  10.675 |   11.632 | 
     | u_mul_cntrl/U585/OUT                    |   v   | u_mul_cntrl/n384               | AOI21   | 0.569 |  11.244 |   12.201 | 
     | u_mul_cntrl/FE_RC_302_0/IN3             |   v   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  11.244 |   12.201 | 
     | u_mul_cntrl/FE_RC_302_0/OUT             |   ^   | u_mul_cntrl/n32                | NAND3X1 | 0.650 |  11.894 |   12.852 | 
     | u_mul_cntrl/U44/IN2                     |   ^   | u_mul_cntrl/n32                | AOI21   | 0.000 |  11.894 |   12.852 | 
     | u_mul_cntrl/U44/OUT                     |   v   | u_mul_cntrl/n752               | AOI21   | 0.731 |  12.626 |   13.583 | 
     | u_mul_cntrl/FE_OFC712_n752/IN           |   v   | u_mul_cntrl/n752               | BUF8X   | 0.001 |  12.627 |   13.584 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT          |   v   | u_mul_cntrl/FE_OFN712_n752     | BUF8X   | 0.791 |  13.418 |   14.375 | 
     | u_mul_cntrl/U766/IN1                    |   v   | u_mul_cntrl/FE_OFN712_n752     | NOR2X1  | 0.002 |  13.421 |   14.378 | 
     | u_mul_cntrl/U766/OUT                    |   ^   | u_mul_cntrl/n757               | NOR2X1  | 0.344 |  13.765 |   14.722 | 
     | u_mul_cntrl/U402/IN                     |   ^   | u_mul_cntrl/n757               | BUF8X   | 0.000 |  13.765 |   14.722 | 
     | u_mul_cntrl/U402/OUT                    |   ^   | u_mul_cntrl/n113               | BUF8X   | 0.510 |  14.275 |   15.232 | 
     | u_mul_cntrl/FE_OCPC1083_n113/IN         |   ^   | u_mul_cntrl/n113               | BUF4X   | 0.000 |  14.276 |   15.233 | 
     | u_mul_cntrl/FE_OCPC1083_n113/OUT        |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | BUF4X   | 0.480 |  14.756 |   15.713 | 
     | u_mul_cntrl/U777/IN4                    |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | AOI22   | 0.000 |  14.756 |   15.713 | 
     | u_mul_cntrl/U777/OUT                    |   v   | u_mul_cntrl/n662               | AOI22   | 0.329 |  15.085 |   16.042 | 
     | u_mul_cntrl/U270/IN1                    |   v   | u_mul_cntrl/n662               | NANDX2  | 0.000 |  15.085 |   16.042 | 
     | u_mul_cntrl/U270/OUT                    |   ^   | u_mul_cntrl/n733               | NANDX2  | 0.587 |  15.672 |   16.629 | 
     | u_mul_cntrl/U779/IN4                    |   ^   | u_mul_cntrl/n733               | AOI22   | 0.002 |  15.674 |   16.631 | 
     | u_mul_cntrl/U779/OUT                    |   v   | u_mul_cntrl/n663               | AOI22   | 0.406 |  16.080 |   17.037 | 
     | u_mul_cntrl/U780/IN3                    |   v   | u_mul_cntrl/n663               | NAND3X1 | 0.000 |  16.080 |   17.038 | 
     | u_mul_cntrl/U780/OUT                    |   ^   | u_mul_cntrl/n666               | NAND3X1 | 0.462 |  16.543 |   17.500 | 
     | u_mul_cntrl/U781/IN3                    |   ^   | u_mul_cntrl/n666               | AOI21   | 0.000 |  16.543 |   17.500 | 
     | u_mul_cntrl/U781/OUT                    |   v   | u_mul_cntrl/n673               | AOI21   | 0.952 |  17.495 |   18.452 | 
     | u_mul_cntrl/U786/IN1                    |   v   | u_mul_cntrl/n673               | OAI21   | 0.001 |  17.496 |   18.453 | 
     | u_mul_cntrl/U786/OUT                    |   ^   | u_mul_cntrl/n871               | OAI21   | 0.777 |  18.274 |   19.231 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_0_/D |   ^   | u_mul_cntrl/n871               | DFFRX1  | 0.000 |  18.274 |   19.231 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.957 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.957 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.536
+ Phase Shift                  20.000
= Required Time                19.464
- Arrival Time                 18.492
= Slack Time                    0.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.000 |    0.972 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK                                | DFFRX1  | 0.000 |   0.000 |    0.972 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.005 |   1.005 |    1.977 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   1.005 |    1.977 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.732 |   1.737 |    2.708 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   1.738 |    2.710 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.486 |   2.224 |    3.196 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   2.224 |    3.196 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.282 |   2.506 |    3.478 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   2.506 |    3.478 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.285 |   2.792 |    3.763 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   2.792 |    3.764 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.487 |   3.279 |    4.251 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   3.281 |    4.253 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]                  | NOR2X1  | 0.892 |   4.173 |    5.145 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]                  | BUF8X   | 0.001 |   4.174 |    5.146 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_        | BUF8X   | 0.833 |   5.007 |    5.979 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_        | INVX8   | 0.002 |   5.009 |    5.981 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455                   | INVX8   | 0.202 |   5.212 |    6.183 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455                   | NANDX2  | 0.000 |   5.212 |    6.184 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410                   | NANDX2  | 0.225 |   5.437 |    6.408 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410                   | INVX4   | 0.000 |   5.437 |    6.409 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178                   | INVX4   | 0.335 |   5.772 |    6.743 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178                   | NANDX2  | 0.001 |   5.773 |    6.744 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.310 |   6.083 |    7.055 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   6.083 |    7.055 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429                   | NANDX2  | 0.340 |   6.423 |    7.395 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   6.423 |    7.395 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187                   | INVX4   | 0.237 |   6.660 |    7.632 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   6.660 |    7.632 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.247 |   6.908 |    7.880 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   6.908 |    7.880 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.250 |   7.158 |    8.130 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |   7.158 |    8.130 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204                   | NANDX2  | 0.307 |   7.465 |    8.437 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204                   | INVX4   | 0.000 |   7.466 |    8.438 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482                   | INVX4   | 0.284 |   7.750 |    8.722 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |   7.750 |    8.722 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222                   | NANDX2  | 0.394 |   8.144 |    9.116 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222                   | NOR2X1  | 0.000 |   8.145 |    9.117 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.682 |   8.826 |    9.798 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |   8.826 |    9.798 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.600 |   9.427 |   10.398 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.001 |   9.427 |   10.399 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.453 |   9.880 |   10.852 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |   9.880 |   10.852 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.273 |  10.153 |   11.125 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  10.153 |   11.125 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.356 |  10.508 |   11.480 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  10.509 |   11.481 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.380 |  10.890 |   11.862 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  10.890 |   11.862 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.520 |  11.410 |   12.382 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  11.411 |   12.383 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.435 |  11.847 |   12.818 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  11.847 |   12.819 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 0.998 |  12.845 |   13.816 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  12.846 |   13.817 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.740 |  13.586 |   14.558 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  13.586 |   14.558 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.435 |  14.022 |   14.993 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  14.022 |   14.994 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.564 |  14.586 |   15.558 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.001 |  14.586 |   15.558 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.259 |  14.846 |   15.818 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  14.846 |   15.818 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.334 |  15.180 |   16.152 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  15.180 |   16.152 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.331 |  15.511 |   16.483 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  15.511 |   16.483 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.416 |  15.927 |   16.899 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.002 |  15.929 |   16.900 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.644 |  16.572 |   17.544 | 
     | u_mul_cntrl/U826/IN1                    |   ^   | u_mul_cntrl/n739                   | OAI21   | 0.000 |  16.573 |   17.545 | 
     | u_mul_cntrl/U826/OUT                    |   v   | u_mul_cntrl/n722                   | OAI21   | 0.699 |  17.272 |   18.244 | 
     | u_mul_cntrl/U827/IN2                    |   v   | u_mul_cntrl/n722                   | OAI21   | 0.001 |  17.273 |   18.245 | 
     | u_mul_cntrl/U827/OUT                    |   ^   | u_mul_cntrl/n724                   | OAI21   | 0.572 |  17.844 |   18.816 | 
     | u_mul_cntrl/U828/IN3                    |   ^   | u_mul_cntrl/n724                   | OAI21   | 0.001 |  17.845 |   18.817 | 
     | u_mul_cntrl/U828/OUT                    |   v   | u_mul_cntrl/n868                   | OAI21   | 0.646 |  18.491 |   19.463 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_3_/D |   v   | u_mul_cntrl/n868                   | DFFRX1  | 0.001 |  18.492 |   19.464 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -0.972 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -0.972 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.787
+ Phase Shift                  20.000
= Required Time                19.213
- Arrival Time                 18.201
= Slack Time                    1.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.000 |    1.012 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    1.012 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]              | DFFRX1  | 1.277 |   1.277 |    2.289 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]              | INVX4   | 0.000 |   1.277 |    2.289 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX4   | 0.563 |   1.840 |    2.852 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX8   | 0.000 |   1.840 |    2.852 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX8   | 0.800 |   2.640 |    3.652 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX4   | 0.009 |   2.648 |    3.661 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935             | INVX4   | 0.492 |   3.140 |    4.152 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935             | NOR2X1  | 0.000 |   3.140 |    4.152 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773             | NOR2X1  | 0.784 |   3.925 |    4.937 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773             | OAI21   | 0.000 |   3.925 |    4.937 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762             | OAI21   | 0.695 |   4.620 |    5.632 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762             | INVX4   | 0.000 |   4.620 |    5.632 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX4   | 0.356 |   4.976 |    5.988 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX8   | 0.000 |   4.976 |    5.989 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762   | INVX8   | 0.611 |   5.587 |    6.599 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762   | AOI22   | 0.002 |   5.590 |    6.602 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839             | AOI22   | 0.566 |   6.156 |    7.168 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839             | INVX4   | 0.000 |   6.156 |    7.168 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX4   | 0.412 |   6.568 |    7.580 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX8   | 0.000 |   6.568 |    7.580 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839   | INVX8   | 0.673 |   7.241 |    8.253 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839   | OAI21   | 0.003 |   7.244 |    8.257 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916             | OAI21   | 0.799 |   8.044 |    9.056 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916             | AOI22   | 0.000 |   8.044 |    9.056 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.585 |   8.630 |    9.642 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.000 |   8.630 |    9.642 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.758 |   9.388 |   10.400 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.000 |   9.388 |   10.400 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920             | AOI22   | 0.974 |  10.362 |   11.374 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920             | AOI21   | 0.000 |  10.362 |   11.374 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918             | AOI21   | 0.577 |  10.939 |   11.951 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918             | OAI21   | 0.000 |  10.940 |   11.952 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921             | OAI21   | 0.395 |  11.335 |   12.347 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921             | AOI21   | 0.000 |  11.335 |   12.347 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922             | AOI21   | 0.381 |  11.716 |   12.728 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922             | OAI21   | 0.000 |  11.716 |   12.728 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925             | OAI21   | 0.406 |  12.122 |   13.134 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925             | AOI21   | 0.000 |  12.122 |   13.134 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926             | AOI21   | 0.368 |  12.490 |   13.502 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926             | OAI21   | 0.000 |  12.490 |   13.502 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994             | OAI21   | 0.743 |  13.233 |   14.245 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994             | NOR2X1  | 0.002 |  13.235 |   14.247 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067            | NOR2X1  | 0.541 |  13.776 |   14.788 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067            | BUF8X   | 0.000 |  13.776 |   14.788 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067  | BUF8X   | 0.594 |  14.370 |   15.382 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067  | NANDX2  | 0.003 |  14.372 |   15.384 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019            | NANDX2  | 0.349 |  14.721 |   15.733 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019            | NOR2X1  | 0.001 |  14.722 |   15.734 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000            | NOR2X1  | 0.475 |  15.197 |   16.209 | 
     | u_adder_cntrl/FE_OCPC926_n1000/IN       |   ^   | u_adder_cntrl/n1000            | BUF4X   | 0.000 |  15.197 |   16.209 | 
     | u_adder_cntrl/FE_OCPC926_n1000/OUT      |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | BUF4X   | 0.630 |  15.827 |   16.839 | 
     | u_adder_cntrl/U1097/IN4                 |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | AOI22   | 0.000 |  15.828 |   16.840 | 
     | u_adder_cntrl/U1097/OUT                 |   v   | u_adder_cntrl/n952             | AOI22   | 0.350 |  16.178 |   17.190 | 
     | u_adder_cntrl/U432/IN1                  |   v   | u_adder_cntrl/n952             | NANDX2  | 0.000 |  16.178 |   17.190 | 
     | u_adder_cntrl/U432/OUT                  |   ^   | u_adder_cntrl/n966             | NANDX2  | 0.680 |  16.857 |   17.869 | 
     | u_adder_cntrl/U1107/IN2                 |   ^   | u_adder_cntrl/n966             | AOI22   | 0.001 |  16.859 |   17.871 | 
     | u_adder_cntrl/U1107/OUT                 |   v   | u_adder_cntrl/n978             | AOI22   | 0.564 |  17.423 |   18.435 | 
     | u_adder_cntrl/U204/IN1                  |   v   | u_adder_cntrl/n978             | NAND2X1 | 0.000 |  17.423 |   18.435 | 
     | u_adder_cntrl/U204/OUT                  |   ^   | u_adder_cntrl/n1141            | NAND2X1 | 0.778 |  18.201 |   19.213 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D |   ^   | u_adder_cntrl/n1141            | DFFRX1  | 0.001 |  18.201 |   19.213 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -1.012 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.012 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_4_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.809
+ Phase Shift                  20.000
= Required Time                19.191
- Arrival Time                 18.161
= Slack Time                    1.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.000 |    1.030 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                                   | DFFRX1  | 0.000 |   0.000 |    1.030 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.391 |   1.391 |    2.421 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   1.391 |    2.421 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.800 |   2.192 |    3.222 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   2.192 |    3.222 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.313 |   2.505 |    3.535 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   2.505 |    3.535 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.414 |   2.919 |    3.949 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   2.921 |    3.950 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.268 |   3.188 |    4.218 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   3.189 |    4.218 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.425 |   3.613 |    4.643 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   3.614 |    4.644 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.307 |   3.921 |    4.951 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   3.921 |    4.951 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.336 |   4.257 |    5.287 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   4.258 |    5.287 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.326 |   4.583 |    5.613 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   4.584 |    5.613 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   4.939 |    5.969 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   4.940 |    5.970 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.224 |   5.164 |    6.194 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   5.164 |    6.194 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.386 |   5.550 |    6.580 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   5.550 |    6.580 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.298 |   5.848 |    6.878 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   5.848 |    6.878 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.372 |   6.220 |    7.250 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   6.221 |    7.251 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   6.551 |    7.581 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   6.552 |    7.581 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   6.794 |    7.824 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   6.794 |    7.824 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   7.099 |    8.129 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   7.100 |    8.129 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |   7.616 |    8.646 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.001 |   7.617 |    8.646 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.381 |   7.998 |    9.027 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |   7.998 |    9.028 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.390 |   8.388 |    9.418 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |   8.388 |    9.418 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.373 |   8.761 |    9.791 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |   8.761 |    9.791 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.575 |   9.336 |   10.366 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |   9.337 |   10.367 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |   9.841 |   10.871 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |   9.841 |   10.871 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636                    | NANDX2  | 0.538 |  10.379 |   11.409 | 
     | u_adder_cntrl/U807/IN2                      |   ^   | u_adder_cntrl/n636                    | OAI21   | 0.001 |  10.380 |   11.410 | 
     | u_adder_cntrl/U807/OUT                      |   v   | u_adder_cntrl/n589                    | OAI21   | 0.535 |  10.915 |   11.945 | 
     | u_adder_cntrl/U521/IN2                      |   v   | u_adder_cntrl/n589                    | NANDX2  | 0.000 |  10.915 |   11.945 | 
     | u_adder_cntrl/U521/OUT                      |   ^   | u_adder_cntrl/n619                    | NANDX2  | 0.555 |  11.470 |   12.500 | 
     | u_adder_cntrl/U821_dup/IN1                  |   ^   | u_adder_cntrl/n619                    | NAND3X1 | 0.001 |  11.471 |   12.501 | 
     | u_adder_cntrl/U821_dup/OUT                  |   v   | u_adder_cntrl/FE_RN_2                 | NAND3X1 | 0.455 |  11.926 |   12.956 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U33/IN1   |   v   | u_adder_cntrl/FE_RN_2                 | NANDX2  | 0.000 |  11.927 |   12.956 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U33/OUT   |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n33 | NANDX2  | 0.393 |  12.320 |   13.350 | 
     | u_adder_cntrl/FE_RC_136_0/IN3               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n33 | OAI21   | 0.000 |  12.320 |   13.350 | 
     | u_adder_cntrl/FE_RC_136_0/OUT               |   v   | u_adder_cntrl/FE_RN_96_0              | OAI21   | 0.408 |  12.728 |   13.758 | 
     | u_adder_cntrl/FE_RC_137_0/IN                |   v   | u_adder_cntrl/FE_RN_96_0              | INVX4   | 0.000 |  12.728 |   13.758 | 
     | u_adder_cntrl/FE_RC_137_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | INVX4   | 0.364 |  13.092 |   14.122 | 
     | u_adder_cntrl/FE_RC_72_0/IN3                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | AOI22   | 0.000 |  13.093 |   14.123 | 
     | u_adder_cntrl/FE_RC_72_0/OUT                |   v   | u_adder_cntrl/n175                    | AOI22   | 0.386 |  13.479 |   14.509 | 
     | u_adder_cntrl/U179/IN                       |   v   | u_adder_cntrl/n175                    | INVX4   | 0.000 |  13.479 |   14.509 | 
     | u_adder_cntrl/U179/OUT                      |   ^   | u_adder_cntrl/n176                    | INVX4   | 0.400 |  13.879 |   14.909 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/CIN   |   ^   | u_adder_cntrl/n176                    | FULLADD | 0.000 |  13.879 |   14.909 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/COUT  |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | FULLADD | 0.933 |  14.812 |   15.842 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  14.812 |   15.842 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.335 |  15.147 |   16.177 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  15.147 |   16.177 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.436 |  15.583 |   16.613 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.001 |  15.584 |   16.614 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.253 |  15.837 |   16.867 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  15.837 |   16.867 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.743 |  16.580 |   17.610 | 
     | u_adder_cntrl/FE_RC_162_0/IN1               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.002 |  16.582 |   17.612 | 
     | u_adder_cntrl/FE_RC_162_0/OUT               |   v   | u_adder_cntrl/FE_RN_144_0             | NANDX2  | 0.359 |  16.941 |   17.971 | 
     | u_adder_cntrl/FE_RC_161_0/IN3               |   v   | u_adder_cntrl/FE_RN_144_0             | OAI21   | 0.000 |  16.941 |   17.971 | 
     | u_adder_cntrl/FE_RC_161_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_4            | OAI21   | 0.278 |  17.219 |   18.249 | 
     | u_adder_cntrl/U186/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_4            | NAND2X1 | 0.000 |  17.219 |   18.249 | 
     | u_adder_cntrl/U186/OUT                      |   v   | u_adder_cntrl/n543                    | NAND2X1 | 0.334 |  17.553 |   18.583 | 
     | u_adder_cntrl/U785/IN3                      |   v   | u_adder_cntrl/n543                    | NAND3X1 | 0.000 |  17.553 |   18.583 | 
     | u_adder_cntrl/U785/OUT                      |   ^   | u_adder_cntrl/n1160                   | NAND3X1 | 0.607 |  18.160 |   19.190 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/D   |   ^   | u_adder_cntrl/n1160                   | DFFRX1  | 0.000 |  18.161 |   19.191 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                             |       |       |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK   |        |       |   0.000 |   -1.030 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.030 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_booth_Adder_datain2_reg_6_/CLK 
Endpoint:   u_booth_Adder_datain2_reg_6_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_M_reg_reg_0_/QB        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                  20.000
= Required Time                19.649
- Arrival Time                 18.416
= Slack Time                    1.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                                |       |                 |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-----------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK             |        |       |   0.000 |    1.233 | 
     | u_booth_M_reg_reg_0_/CLK       |   ^   | CLK             | DFFRX1 | 0.000 |   0.000 |    1.233 | 
     | u_booth_M_reg_reg_0_/QB        |   v   | n1737           | DFFRX1 | 1.420 |   1.420 |    2.652 | 
     | U2146/IN1                      |   v   | n1737           | NANDX2 | 0.000 |   1.420 |    2.653 | 
     | U2146/OUT                      |   ^   | n2062           | NANDX2 | 0.801 |   2.221 |    3.454 | 
     | U2147/IN2                      |   ^   | n2062           | NOR2X1 | 0.000 |   2.222 |    3.454 | 
     | U2147/OUT                      |   v   | n2057           | NOR2X1 | 0.500 |   2.721 |    3.954 | 
     | FE_OFC946_n2057/IN             |   v   | n2057           | INVX1  | 0.000 |   2.722 |    3.954 | 
     | FE_OFC946_n2057/OUT            |   ^   | FE_OFN946_n2057 | INVX1  | 0.473 |   3.194 |    4.427 | 
     | FE_OFC947_n2057/IN             |   ^   | FE_OFN946_n2057 | INVX4  | 0.000 |   3.194 |    4.427 | 
     | FE_OFC947_n2057/OUT            |   v   | FE_OFN947_n2057 | INVX4  | 1.112 |   4.306 |    5.538 | 
     | FE_OFC657_n2057/IN             |   v   | FE_OFN947_n2057 | BUF4X  | 0.002 |   4.308 |    5.540 | 
     | FE_OFC657_n2057/OUT            |   v   | FE_OFN657_n2057 | BUF4X  | 0.804 |   5.112 |    6.344 | 
     | U1777/IN                       |   v   | FE_OFN657_n2057 | INVX4  | 0.000 |   5.112 |    6.344 | 
     | U1777/OUT                      |   ^   | n2058           | INVX4  | 0.987 |   6.098 |    7.331 | 
     | U2148/IN1                      |   ^   | n2058           | NOR2X1 | 0.005 |   6.103 |    7.336 | 
     | U2148/OUT                      |   v   | n2053           | NOR2X1 | 1.155 |   7.259 |    8.491 | 
     | U1758/IN                       |   v   | n2053           | INVX4  | 0.000 |   7.259 |    8.492 | 
     | U1758/OUT                      |   ^   | n2054           | INVX4  | 1.281 |   8.540 |    9.772 | 
     | U2149/IN2                      |   ^   | n2054           | NOR2X1 | 0.002 |   8.542 |    9.774 | 
     | U2149/OUT                      |   v   | n2049           | NOR2X1 | 0.877 |   9.419 |   10.652 | 
     | FE_OFC942_n2049/IN             |   v   | n2049           | INVX1  | 0.000 |   9.419 |   10.652 | 
     | FE_OFC942_n2049/OUT            |   ^   | FE_OFN942_n2049 | INVX1  | 0.529 |   9.948 |   11.181 | 
     | FE_OFC943_n2049/IN             |   ^   | FE_OFN942_n2049 | INVX4  | 0.000 |   9.949 |   11.181 | 
     | FE_OFC943_n2049/OUT            |   v   | FE_OFN943_n2049 | INVX4  | 1.168 |  11.116 |   12.349 | 
     | U1711/IN                       |   v   | FE_OFN943_n2049 | INVX4  | 0.004 |  11.120 |   12.353 | 
     | U1711/OUT                      |   ^   | n2050           | INVX4  | 1.453 |  12.574 |   13.806 | 
     | U2150/IN1                      |   ^   | n2050           | NOR2X1 | 0.002 |  12.575 |   13.808 | 
     | U2150/OUT                      |   v   | n2045           | NOR2X1 | 1.151 |  13.726 |   14.959 | 
     | U1674/IN                       |   v   | n2045           | INVX4  | 0.000 |  13.727 |   14.959 | 
     | U1674/OUT                      |   ^   | n2046           | INVX4  | 1.262 |  14.989 |   16.222 | 
     | FE_OFC949_n2045/IN             |   ^   | n2046           | INVX4  | 0.002 |  14.991 |   16.223 | 
     | FE_OFC949_n2045/OUT            |   v   | FE_OFN949_n2045 | INVX4  | 1.436 |  16.427 |   17.659 | 
     | U2157/IN2                      |   v   | FE_OFN949_n2045 | MUX2X1 | 0.002 |  16.429 |   17.661 | 
     | U2157/OUT                      |   v   | n2047           | MUX2X1 | 0.731 |  17.160 |   18.393 | 
     | U2158/IN4                      |   v   | n2047           | AOI22  | 0.000 |  17.160 |   18.393 | 
     | U2158/OUT                      |   ^   | n2048           | AOI22  | 0.874 |  18.034 |   19.267 | 
     | U1605/IN                       |   ^   | n2048           | INVX4  | 0.000 |  18.035 |   19.267 | 
     | U1605/OUT                      |   v   | n703            | INVX4  | 0.381 |  18.416 |   19.648 | 
     | u_booth_Adder_datain2_reg_6_/D |   v   | n703            | DFFRX1 | 0.000 |  18.416 |   19.649 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                  |       |       |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK   |        |       |   0.000 |   -1.233 | 
     | u_booth_Adder_datain2_reg_6_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.233 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_mul_cntrl/StateMC_reg_2_/CLK 
Endpoint:   u_mul_cntrl/StateMC_reg_2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_7_/Q        (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.829
+ Phase Shift                  20.000
= Required Time                19.171
- Arrival Time                 17.874
= Slack Time                    1.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    1.297 | 
     | MulCntrl_Op1_reg_7_/CLK                            |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    1.297 | 
     | MulCntrl_Op1_reg_7_/Q                              |   v   | MulCntrl_Op1[7]                                 | DFFRX1  | 1.135 |   1.135 |    2.432 | 
     | U1788/IN                                           |   v   | MulCntrl_Op1[7]                                 | BUF8X   | 0.000 |   1.136 |    2.432 | 
     | U1788/OUT                                          |   v   | n1733                                           | BUF8X   | 0.837 |   1.972 |    3.269 | 
     | u_mul_cntrl/U650/IN2                               |   v   | n1733                                           | NOR2X1  | 0.005 |   1.978 |    3.275 | 
     | u_mul_cntrl/U650/OUT                               |   ^   | u_mul_cntrl/n531                                | NOR2X1  | 0.366 |   2.344 |    3.641 | 
     | u_mul_cntrl/U651/IN3                               |   ^   | u_mul_cntrl/n531                                | NAND3X1 | 0.000 |   2.344 |    3.641 | 
     | u_mul_cntrl/U651/OUT                               |   v   | u_mul_cntrl/n534                                | NAND3X1 | 0.310 |   2.654 |    3.951 | 
     | u_mul_cntrl/U482/IN2                               |   v   | u_mul_cntrl/n534                                | NOR2X1  | 0.000 |   2.655 |    3.951 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.717 |   3.372 |    4.669 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   3.373 |    4.670 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.531 |   3.904 |    5.201 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   3.904 |    5.201 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.664 |   4.568 |    5.865 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   4.569 |    5.865 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.498 |   5.067 |    6.364 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.067 |    6.364 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.730 |   5.797 |    7.094 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   5.797 |    7.094 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.568 |   6.366 |    7.663 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   6.366 |    7.663 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.288 |   6.654 |    7.950 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   6.654 |    7.951 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.315 |   6.969 |    8.266 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   6.969 |    8.266 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.318 |   7.287 |    8.584 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.287 |    8.584 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.292 |   7.579 |    8.875 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   7.579 |    8.876 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.640 |   8.219 |    9.516 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.219 |    9.516 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.523 |   8.742 |   10.039 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   8.743 |   10.040 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.673 |   9.416 |   10.713 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.416 |   10.713 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.532 |   9.948 |   11.245 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |   9.949 |   11.246 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.708 |  10.657 |   11.954 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  10.657 |   11.954 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.550 |  11.207 |   12.503 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.207 |   12.504 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.118 |  12.325 |   13.622 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.326 |   13.623 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.192 |  13.518 |   14.815 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.518 |   14.815 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.429 |  13.947 |   15.244 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  13.947 |   15.244 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.415 |  14.363 |   15.660 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.363 |   15.660 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.330 |  14.693 |   15.990 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.693 |   15.990 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.546 |  15.239 |   16.536 | 
     | u_mul_cntrl/U485/IN1                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI21   | 0.001 |  15.240 |   16.537 | 
     | u_mul_cntrl/U485/OUT                               |   v   | u_mul_cntrl/n545                                | AOI21   | 0.534 |  15.774 |   17.071 | 
     | u_mul_cntrl/U659/IN1                               |   v   | u_mul_cntrl/n545                                | NAND3X1 | 0.000 |  15.774 |   17.071 | 
     | u_mul_cntrl/U659/OUT                               |   ^   | u_mul_cntrl/n546                                | NAND3X1 | 0.719 |  16.493 |   17.790 | 
     | u_mul_cntrl/U660/IN3                               |   ^   | u_mul_cntrl/n546                                | AOI21   | 0.000 |  16.493 |   17.790 | 
     | u_mul_cntrl/U660/OUT                               |   v   | u_mul_cntrl/n547                                | AOI21   | 0.610 |  17.103 |   18.400 | 
     | u_mul_cntrl/U662/IN1                               |   v   | u_mul_cntrl/n547                                | AOI21   | 0.000 |  17.103 |   18.400 | 
     | u_mul_cntrl/U662/OUT                               |   ^   | u_mul_cntrl/N90                                 | AOI21   | 0.769 |  17.872 |   19.169 | 
     | u_mul_cntrl/StateMC_reg_2_/D                       |   ^   | u_mul_cntrl/N90                                 | DFFRX1  | 0.001 |  17.874 |   19.171 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                |       |       |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK   |        |       |   0.000 |   -1.297 | 
     | u_mul_cntrl/StateMC_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.297 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.628
+ Phase Shift                  20.000
= Required Time                19.372
- Arrival Time                 18.016
= Slack Time                    1.356
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.000 |    1.356 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    1.356 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.005 |   1.005 |    2.360 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   1.005 |    2.360 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.732 |   1.737 |    3.092 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   1.738 |    3.093 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                         | OAI21   | 0.486 |   2.224 |    3.580 | 
     | U1779/IN                                |   ^   | FE_RN_                         | INVX4   | 0.000 |   2.224 |    3.580 | 
     | U1779/OUT                               |   v   | n1811                          | INVX4   | 0.282 |   2.506 |    3.862 | 
     | U1896/IN2                               |   v   | n1811                          | NANDX2  | 0.000 |   2.506 |    3.862 | 
     | U1896/OUT                               |   ^   | n1851                          | NANDX2  | 0.285 |   2.792 |    4.147 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                          | BUF8X   | 0.001 |   2.792 |    4.148 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                | BUF8X   | 0.487 |   3.279 |    4.635 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   3.281 |    4.637 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]              | NOR2X1  | 0.892 |   4.173 |    5.529 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   4.174 |    5.530 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.833 |   5.007 |    6.363 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   5.009 |    6.365 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   5.212 |    6.567 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   5.212 |    6.567 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410               | NANDX2  | 0.225 |   5.437 |    6.792 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   5.437 |    6.793 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178               | INVX4   | 0.335 |   5.772 |    7.127 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   5.773 |    7.128 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.310 |   6.083 |    7.438 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   6.083 |    7.439 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.340 |   6.423 |    7.779 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   6.423 |    7.779 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187               | INVX4   | 0.237 |   6.660 |    8.016 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   6.660 |    8.016 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   6.908 |    8.263 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   6.908 |    8.264 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |   7.158 |    8.514 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |   7.159 |    8.514 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |   7.466 |    8.821 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |   7.466 |    8.821 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |   7.750 |    9.106 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |   7.750 |    9.106 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222               | NANDX2  | 0.394 |   8.144 |    9.500 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222               | NOR2X1  | 0.000 |   8.145 |    9.500 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.682 |   8.826 |   10.182 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |   8.826 |   10.182 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.600 |   9.427 |   10.782 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |   9.427 |   10.783 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232               | NAND3X1 | 0.453 |   9.880 |   11.235 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232               | INVX4   | 0.000 |   9.880 |   11.236 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233               | INVX4   | 0.273 |  10.153 |   11.508 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233               | NANDX2  | 0.000 |  10.153 |   11.509 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448               | NANDX2  | 0.356 |  10.508 |   11.864 | 
     | u_mul_cntrl/U29/IN3                     |   v   | u_mul_cntrl/n448               | NAND3X1 | 0.001 |  10.509 |   11.865 | 
     | u_mul_cntrl/U29/OUT                     |   ^   | u_mul_cntrl/n464               | NAND3X1 | 0.903 |  11.412 |   12.767 | 
     | u_mul_cntrl/U556/IN2                    |   ^   | u_mul_cntrl/n464               | NOR2X1  | 0.001 |  11.413 |   12.768 | 
     | u_mul_cntrl/U556/OUT                    |   v   | u_mul_cntrl/n433               | NOR2X1  | 1.106 |  12.518 |   13.874 | 
     | u_mul_cntrl/U394/IN                     |   v   | u_mul_cntrl/n433               | INVX1   | 0.000 |  12.519 |   13.874 | 
     | u_mul_cntrl/U394/OUT                    |   ^   | u_mul_cntrl/n434               | INVX1   | 0.871 |  13.389 |   14.745 | 
     | u_mul_cntrl/FE_RC_214_0/IN1             |   ^   | u_mul_cntrl/n434               | NANDX2  | 0.000 |  13.390 |   14.745 | 
     | u_mul_cntrl/FE_RC_214_0/OUT             |   v   | u_mul_cntrl/FE_RN_156_0        | NANDX2  | 0.312 |  13.702 |   15.057 | 
     | u_mul_cntrl/FE_RC_213_0/IN3             |   v   | u_mul_cntrl/FE_RN_156_0        | NAND3X1 | 0.000 |  13.702 |   15.057 | 
     | u_mul_cntrl/FE_RC_213_0/OUT             |   ^   | u_mul_cntrl/n782               | NAND3X1 | 0.682 |  14.384 |   15.740 | 
     | u_mul_cntrl/U76/IN1                     |   ^   | u_mul_cntrl/n782               | NANDX2  | 0.000 |  14.384 |   15.740 | 
     | u_mul_cntrl/U76/OUT                     |   v   | u_mul_cntrl/n766               | NANDX2  | 0.601 |  14.986 |   16.341 | 
     | u_mul_cntrl/U231/IN                     |   v   | u_mul_cntrl/n766               | INVX4   | 0.001 |  14.987 |   16.343 | 
     | u_mul_cntrl/U231/OUT                    |   ^   | u_mul_cntrl/n399               | INVX4   | 0.326 |  15.313 |   16.669 | 
     | u_mul_cntrl/U274/IN1                    |   ^   | u_mul_cntrl/n399               | NANDX2  | 0.000 |  15.313 |   16.669 | 
     | u_mul_cntrl/U274/OUT                    |   v   | u_mul_cntrl/n698               | NANDX2  | 0.262 |  15.575 |   16.931 | 
     | u_mul_cntrl/U810/IN1                    |   v   | u_mul_cntrl/n698               | OAI21   | 0.000 |  15.575 |   16.931 | 
     | u_mul_cntrl/U810/OUT                    |   ^   | u_mul_cntrl/n699               | OAI21   | 0.413 |  15.988 |   17.344 | 
     | u_mul_cntrl/U811/IN2                    |   ^   | u_mul_cntrl/n699               | NOR2X1  | 0.000 |  15.989 |   17.344 | 
     | u_mul_cntrl/U811/OUT                    |   v   | u_mul_cntrl/n701               | NOR2X1  | 0.584 |  16.572 |   17.928 | 
     | u_mul_cntrl/U73/IN2                     |   v   | u_mul_cntrl/n701               | NANDX2  | 0.000 |  16.572 |   17.928 | 
     | u_mul_cntrl/U73/OUT                     |   ^   | u_mul_cntrl/n705               | NANDX2  | 0.476 |  17.049 |   18.404 | 
     | u_mul_cntrl/U812/IN2                    |   ^   | u_mul_cntrl/n705               | AOI22   | 0.001 |  17.050 |   18.405 | 
     | u_mul_cntrl/U812/OUT                    |   v   | u_mul_cntrl/n706               | AOI22   | 0.557 |  17.606 |   18.962 | 
     | u_mul_cntrl/U813/IN                     |   v   | u_mul_cntrl/n706               | INVX4   | 0.000 |  17.607 |   18.962 | 
     | u_mul_cntrl/U813/OUT                    |   ^   | u_mul_cntrl/n869               | INVX4   | 0.409 |  18.016 |   19.372 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_2_/D |   ^   | u_mul_cntrl/n869               | DFFRX1  | 0.000 |  18.016 |   19.372 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -1.356 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.356 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_1_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.629
+ Phase Shift                  20.000
= Required Time                19.371
- Arrival Time                 17.995
= Slack Time                    1.376
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.000 |    1.376 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    1.376 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.005 |   1.005 |    2.381 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   1.005 |    2.381 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.732 |   1.737 |    3.113 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   1.738 |    3.114 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                         | OAI21   | 0.486 |   2.224 |    3.600 | 
     | U1779/IN                                |   ^   | FE_RN_                         | INVX4   | 0.000 |   2.224 |    3.600 | 
     | U1779/OUT                               |   v   | n1811                          | INVX4   | 0.282 |   2.506 |    3.882 | 
     | U1896/IN2                               |   v   | n1811                          | NANDX2  | 0.000 |   2.506 |    3.882 | 
     | U1896/OUT                               |   ^   | n1851                          | NANDX2  | 0.285 |   2.792 |    4.168 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                          | BUF8X   | 0.001 |   2.792 |    4.168 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                | BUF8X   | 0.487 |   3.279 |    4.655 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   3.281 |    4.657 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]              | NOR2X1  | 0.892 |   4.173 |    5.549 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   4.174 |    5.550 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.833 |   5.007 |    6.383 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   5.009 |    6.385 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   5.212 |    6.588 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   5.212 |    6.588 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410               | NANDX2  | 0.225 |   5.437 |    6.813 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   5.437 |    6.813 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178               | INVX4   | 0.335 |   5.772 |    7.148 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   5.773 |    7.149 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.310 |   6.083 |    7.459 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   6.083 |    7.459 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.340 |   6.423 |    7.799 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   6.423 |    7.799 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187               | INVX4   | 0.237 |   6.660 |    8.036 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   6.660 |    8.036 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   6.908 |    8.284 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   6.908 |    8.284 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |   7.158 |    8.534 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |   7.158 |    8.535 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |   7.465 |    8.842 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |   7.466 |    8.842 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |   7.750 |    9.126 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |   7.750 |    9.126 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222               | NANDX2  | 0.394 |   8.144 |    9.520 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222               | NOR2X1  | 0.000 |   8.145 |    9.521 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.682 |   8.826 |   10.202 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |   8.826 |   10.202 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.600 |   9.427 |   10.803 | 
     | u_mul_cntrl/FE_RC_237_0/IN3             |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |   9.427 |   10.803 | 
     | u_mul_cntrl/FE_RC_237_0/OUT             |   v   | u_mul_cntrl/n449               | NAND3X1 | 0.470 |   9.897 |   11.273 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN          |   v   | u_mul_cntrl/n449               | BUF8X   | 0.000 |   9.898 |   11.274 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT         |   v   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.525 |  10.423 |   11.799 | 
     | u_mul_cntrl/U347/IN                     |   v   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.001 |  10.423 |   11.799 | 
     | u_mul_cntrl/U347/OUT                    |   ^   | u_mul_cntrl/n415               | INVX4   | 0.251 |  10.674 |   12.050 | 
     | u_mul_cntrl/U585/IN1                    |   ^   | u_mul_cntrl/n415               | AOI21   | 0.001 |  10.675 |   12.051 | 
     | u_mul_cntrl/U585/OUT                    |   v   | u_mul_cntrl/n384               | AOI21   | 0.569 |  11.244 |   12.620 | 
     | u_mul_cntrl/FE_RC_302_0/IN3             |   v   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  11.244 |   12.620 | 
     | u_mul_cntrl/FE_RC_302_0/OUT             |   ^   | u_mul_cntrl/n32                | NAND3X1 | 0.650 |  11.894 |   13.270 | 
     | u_mul_cntrl/U44/IN2                     |   ^   | u_mul_cntrl/n32                | AOI21   | 0.000 |  11.895 |   13.271 | 
     | u_mul_cntrl/U44/OUT                     |   v   | u_mul_cntrl/n752               | AOI21   | 0.731 |  12.626 |   14.002 | 
     | u_mul_cntrl/FE_OFC712_n752/IN           |   v   | u_mul_cntrl/n752               | BUF8X   | 0.001 |  12.627 |   14.003 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT          |   v   | u_mul_cntrl/FE_OFN712_n752     | BUF8X   | 0.791 |  13.418 |   14.794 | 
     | u_mul_cntrl/U766/IN1                    |   v   | u_mul_cntrl/FE_OFN712_n752     | NOR2X1  | 0.002 |  13.421 |   14.797 | 
     | u_mul_cntrl/U766/OUT                    |   ^   | u_mul_cntrl/n757               | NOR2X1  | 0.344 |  13.765 |   15.141 | 
     | u_mul_cntrl/U402/IN                     |   ^   | u_mul_cntrl/n757               | BUF8X   | 0.000 |  13.765 |   15.141 | 
     | u_mul_cntrl/U402/OUT                    |   ^   | u_mul_cntrl/n113               | BUF8X   | 0.510 |  14.275 |   15.651 | 
     | u_mul_cntrl/FE_OCPC1082_n113/IN         |   ^   | u_mul_cntrl/n113               | BUF8X   | 0.000 |  14.276 |   15.652 | 
     | u_mul_cntrl/FE_OCPC1082_n113/OUT        |   ^   | u_mul_cntrl/FE_OCPN1082_n113   | BUF8X   | 0.469 |  14.745 |   16.121 | 
     | u_mul_cntrl/U791/IN4                    |   ^   | u_mul_cntrl/FE_OCPN1082_n113   | AOI22   | 0.003 |  14.748 |   16.124 | 
     | u_mul_cntrl/U791/OUT                    |   v   | u_mul_cntrl/n680               | AOI22   | 0.439 |  15.187 |   16.563 | 
     | u_mul_cntrl/U277/IN1                    |   v   | u_mul_cntrl/n680               | NANDX2  | 0.001 |  15.188 |   16.564 | 
     | u_mul_cntrl/U277/OUT                    |   ^   | u_mul_cntrl/n743               | NANDX2  | 0.517 |  15.705 |   17.081 | 
     | u_mul_cntrl/U795/IN2                    |   ^   | u_mul_cntrl/n743               | AOI22   | 0.000 |  15.705 |   17.081 | 
     | u_mul_cntrl/U795/OUT                    |   v   | u_mul_cntrl/n685               | AOI22   | 0.606 |  16.312 |   17.688 | 
     | u_mul_cntrl/U797/IN2                    |   v   | u_mul_cntrl/n685               | NAND3X1 | 0.001 |  16.312 |   17.689 | 
     | u_mul_cntrl/U797/OUT                    |   ^   | u_mul_cntrl/n687               | NAND3X1 | 0.666 |  16.979 |   18.355 | 
     | u_mul_cntrl/U798/IN2                    |   ^   | u_mul_cntrl/n687               | AOI22   | 0.000 |  16.979 |   18.355 | 
     | u_mul_cntrl/U798/OUT                    |   v   | u_mul_cntrl/n688               | AOI22   | 0.605 |  17.585 |   18.961 | 
     | u_mul_cntrl/U799/IN                     |   v   | u_mul_cntrl/n688               | INVX4   | 0.000 |  17.585 |   18.961 | 
     | u_mul_cntrl/U799/OUT                    |   ^   | u_mul_cntrl/n870               | INVX4   | 0.410 |  17.995 |   19.371 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_1_/D |   ^   | u_mul_cntrl/n870               | DFFRX1  | 0.000 |  17.995 |   19.371 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -1.376 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.376 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_mul_cntrl/exc_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/exc_reg_reg_1_/D (v) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.552
+ Phase Shift                  20.000
= Required Time                19.448
- Arrival Time                 18.070
= Slack Time                    1.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    1.378 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    1.378 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.682 |   0.682 |    2.059 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   0.682 |    2.059 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.887 |   1.568 |    2.946 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.001 |   1.570 |    2.947 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.645 |   2.214 |    3.592 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   2.214 |    3.592 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.488 |   2.702 |    4.080 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   2.702 |    4.080 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.301 |   4.003 |    5.381 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   4.004 |    5.382 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.773 |   4.777 |    6.154 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   4.777 |    6.155 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.578 |   5.355 |    6.733 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   5.356 |    6.734 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.453 |   5.809 |    7.186 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.809 |    7.187 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.616 |   6.425 |    7.803 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   6.425 |    7.803 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.610 |   7.036 |    8.413 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   7.036 |    8.414 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.203 |   7.239 |    8.617 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   7.240 |    8.617 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.377 |   7.617 |    8.994 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   7.617 |    8.995 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.246 |   7.863 |    9.240 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.863 |    9.241 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.350 |   8.212 |    9.590 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   8.213 |    9.590 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.594 |   8.806 |   10.184 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.806 |   10.184 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.572 |   9.379 |   10.756 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   9.380 |   10.757 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.590 |   9.970 |   11.348 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.970 |   11.348 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.576 |  10.546 |   11.923 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  10.546 |   11.924 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.614 |  11.160 |   12.538 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  11.160 |   12.538 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.588 |  11.748 |   13.126 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.749 |   13.126 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.914 |  12.662 |   14.040 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.662 |   14.040 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.939 |  13.601 |   14.979 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.601 |   14.979 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.657 |  14.259 |   15.636 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  14.259 |   15.636 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.342 |  14.601 |   15.979 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.601 |   15.979 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.379 |  14.980 |   16.358 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.980 |   16.358 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  15.536 |   16.914 | 
     | u_mul_cntrl/U524/IN4                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  15.538 |   16.916 | 
     | u_mul_cntrl/U524/OUT                               |   ^   | u_mul_cntrl/n345                                | AOI22   | 0.295 |  15.833 |   17.211 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   ^   | u_mul_cntrl/n345                                | BUF4X   | 0.000 |  15.833 |   17.211 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   ^   | u_mul_cntrl/FE_OFN986_n345                      | BUF4X   | 0.863 |  16.696 |   18.073 | 
     | u_mul_cntrl/U572/IN3                               |   ^   | u_mul_cntrl/FE_OFN986_n345                      | NAND3X1 | 0.001 |  16.697 |   18.075 | 
     | u_mul_cntrl/U572/OUT                               |   v   | u_mul_cntrl/n606                                | NAND3X1 | 0.352 |  17.049 |   18.427 | 
     | u_mul_cntrl/U743/IN2                               |   v   | u_mul_cntrl/n606                                | AOI22   | 0.000 |  17.049 |   18.427 | 
     | u_mul_cntrl/U743/OUT                               |   ^   | u_mul_cntrl/n607                                | AOI22   | 0.431 |  17.480 |   18.858 | 
     | u_mul_cntrl/U744/IN3                               |   ^   | u_mul_cntrl/n607                                | OAI21   | 0.000 |  17.480 |   18.858 | 
     | u_mul_cntrl/U744/OUT                               |   v   | u_mul_cntrl/n883                                | OAI21   | 0.589 |  18.070 |   19.447 | 
     | u_mul_cntrl/exc_reg_reg_1_/D                       |   v   | u_mul_cntrl/n883                                | DFFRX1  | 0.000 |  18.070 |   19.448 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                |       |       |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK   |        |       |   0.000 |   -1.378 | 
     | u_mul_cntrl/exc_reg_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.378 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_booth_Adder_datain2_reg_7_/CLK 
Endpoint:   u_booth_Adder_datain2_reg_7_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_M_reg_reg_0_/QB        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.767
+ Phase Shift                  20.000
= Required Time                19.233
- Arrival Time                 17.848
= Slack Time                    1.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                                |       |                 |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-----------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK             |        |       |   0.000 |    1.385 | 
     | u_booth_M_reg_reg_0_/CLK       |   ^   | CLK             | DFFRX1 | 0.000 |   0.000 |    1.385 | 
     | u_booth_M_reg_reg_0_/QB        |   v   | n1737           | DFFRX1 | 1.420 |   1.420 |    2.805 | 
     | U2146/IN1                      |   v   | n1737           | NANDX2 | 0.000 |   1.420 |    2.805 | 
     | U2146/OUT                      |   ^   | n2062           | NANDX2 | 0.801 |   2.221 |    3.606 | 
     | U2147/IN2                      |   ^   | n2062           | NOR2X1 | 0.000 |   2.221 |    3.607 | 
     | U2147/OUT                      |   v   | n2057           | NOR2X1 | 0.500 |   2.721 |    4.107 | 
     | FE_OFC946_n2057/IN             |   v   | n2057           | INVX1  | 0.000 |   2.721 |    4.107 | 
     | FE_OFC946_n2057/OUT            |   ^   | FE_OFN946_n2057 | INVX1  | 0.473 |   3.194 |    4.579 | 
     | FE_OFC947_n2057/IN             |   ^   | FE_OFN946_n2057 | INVX4  | 0.000 |   3.194 |    4.580 | 
     | FE_OFC947_n2057/OUT            |   v   | FE_OFN947_n2057 | INVX4  | 1.112 |   4.306 |    5.691 | 
     | FE_OFC657_n2057/IN             |   v   | FE_OFN947_n2057 | BUF4X  | 0.002 |   4.307 |    5.693 | 
     | FE_OFC657_n2057/OUT            |   v   | FE_OFN657_n2057 | BUF4X  | 0.804 |   5.111 |    6.497 | 
     | U1777/IN                       |   v   | FE_OFN657_n2057 | INVX4  | 0.000 |   5.112 |    6.497 | 
     | U1777/OUT                      |   ^   | n2058           | INVX4  | 0.987 |   6.098 |    7.484 | 
     | U2148/IN1                      |   ^   | n2058           | NOR2X1 | 0.005 |   6.103 |    7.489 | 
     | U2148/OUT                      |   v   | n2053           | NOR2X1 | 1.155 |   7.259 |    8.644 | 
     | U1758/IN                       |   v   | n2053           | INVX4  | 0.000 |   7.259 |    8.644 | 
     | U1758/OUT                      |   ^   | n2054           | INVX4  | 1.281 |   8.540 |    9.925 | 
     | U2149/IN2                      |   ^   | n2054           | NOR2X1 | 0.002 |   8.542 |    9.927 | 
     | U2149/OUT                      |   v   | n2049           | NOR2X1 | 0.877 |   9.419 |   10.804 | 
     | FE_OFC942_n2049/IN             |   v   | n2049           | INVX1  | 0.000 |   9.419 |   10.804 | 
     | FE_OFC942_n2049/OUT            |   ^   | FE_OFN942_n2049 | INVX1  | 0.529 |   9.948 |   11.334 | 
     | FE_OFC943_n2049/IN             |   ^   | FE_OFN942_n2049 | INVX4  | 0.000 |   9.949 |   11.334 | 
     | FE_OFC943_n2049/OUT            |   v   | FE_OFN943_n2049 | INVX4  | 1.168 |  11.116 |   12.502 | 
     | U1711/IN                       |   v   | FE_OFN943_n2049 | INVX4  | 0.004 |  11.120 |   12.506 | 
     | U1711/OUT                      |   ^   | n2050           | INVX4  | 1.453 |  12.574 |   13.959 | 
     | U2150/IN1                      |   ^   | n2050           | NOR2X1 | 0.002 |  12.575 |   13.961 | 
     | U2150/OUT                      |   v   | n2045           | NOR2X1 | 1.151 |  13.726 |   15.112 | 
     | U1674/IN                       |   v   | n2045           | INVX4  | 0.000 |  13.726 |   15.112 | 
     | U1674/OUT                      |   ^   | n2046           | INVX4  | 1.262 |  14.989 |   16.374 | 
     | U2151/IN2                      |   ^   | n2046           | NOR2X1 | 0.002 |  14.991 |   16.376 | 
     | U2151/OUT                      |   v   | n2041           | NOR2X1 | 1.085 |  16.076 |   17.461 | 
     | U2153/IN1                      |   v   | n2041           | AOI21  | 0.000 |  16.076 |   17.461 | 
     | U2153/OUT                      |   ^   | n705            | AOI21  | 0.779 |  16.854 |   18.240 | 
     | U2155/IN3                      |   ^   | n705            | OAI21  | 0.000 |  16.855 |   18.240 | 
     | U2155/OUT                      |   v   | n2042           | OAI21  | 0.533 |  17.387 |   18.773 | 
     | U2156/IN3                      |   v   | n2042           | OAI21  | 0.000 |  17.387 |   18.773 | 
     | U2156/OUT                      |   ^   | n704            | OAI21  | 0.460 |  17.847 |   19.233 | 
     | u_booth_Adder_datain2_reg_7_/D |   ^   | n704            | DFFRX1 | 0.000 |  17.848 |   19.233 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                  |       |       |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK   |        |       |   0.000 |   -1.385 | 
     | u_booth_Adder_datain2_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.385 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_mul_cntrl/T_reg_reg/CLK 
Endpoint:   u_mul_cntrl/T_reg_reg/D    (^) checked with  leading edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.624
+ Phase Shift                  20.000
= Required Time                19.376
- Arrival Time                 17.963
= Slack Time                    1.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.000 |    1.413 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    1.413 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.005 |   1.005 |    2.418 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   1.005 |    2.418 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.732 |   1.737 |    3.150 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   1.738 |    3.151 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.486 |   2.224 |    3.637 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   2.224 |    3.638 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.282 |   2.506 |    3.919 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   2.506 |    3.919 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.285 |   2.792 |    4.205 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   2.792 |    4.206 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.487 |   3.279 |    4.693 | 
     | U1950/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   3.281 |    4.694 | 
     | U1950/OUT                          |   v   | Booth_dataout[13]              | NOR2X1  | 0.892 |   4.173 |    5.586 | 
     | FE_OFC679_Booth_dataout_13_/IN     |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   4.174 |    5.588 | 
     | FE_OFC679_Booth_dataout_13_/OUT    |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.833 |   5.007 |    6.420 | 
     | u_mul_cntrl/U69/IN                 |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   5.009 |    6.423 | 
     | u_mul_cntrl/U69/OUT                |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   5.212 |    6.625 | 
     | u_mul_cntrl/U384/IN1               |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   5.212 |    6.625 | 
     | u_mul_cntrl/U384/OUT               |   v   | u_mul_cntrl/n410               | NANDX2  | 0.225 |   5.437 |    6.850 | 
     | u_mul_cntrl/U383/IN                |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   5.437 |    6.850 | 
     | u_mul_cntrl/U383/OUT               |   ^   | u_mul_cntrl/n178               | INVX4   | 0.335 |   5.772 |    7.185 | 
     | u_mul_cntrl/U380_dup/IN2           |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   5.773 |    7.186 | 
     | u_mul_cntrl/U380_dup/OUT           |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.310 |   6.083 |    7.496 | 
     | u_mul_cntrl/U379/IN2               |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   6.083 |    7.496 | 
     | u_mul_cntrl/U379/OUT               |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.340 |   6.423 |    7.836 | 
     | u_mul_cntrl/U378/IN                |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   6.423 |    7.836 | 
     | u_mul_cntrl/U378/OUT               |   v   | u_mul_cntrl/n187               | INVX4   | 0.237 |   6.660 |    8.073 | 
     | u_mul_cntrl/U377/IN2               |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   6.660 |    8.074 | 
     | u_mul_cntrl/U377/OUT               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   6.908 |    8.321 | 
     | u_mul_cntrl/U376/IN2               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   6.908 |    8.321 | 
     | u_mul_cntrl/U376/OUT               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |   7.158 |    8.572 | 
     | u_mul_cntrl/U266/IN1               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |   7.159 |    8.572 | 
     | u_mul_cntrl/U266/OUT               |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |   7.466 |    8.879 | 
     | u_mul_cntrl/U374/IN                |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |   7.466 |    8.879 | 
     | u_mul_cntrl/U374/OUT               |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |   7.750 |    9.163 | 
     | u_mul_cntrl/FE_RC_102_0/IN1        |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |   7.750 |    9.164 | 
     | u_mul_cntrl/FE_RC_102_0/OUT        |   ^   | u_mul_cntrl/n222               | NANDX2  | 0.394 |   8.144 |    9.558 | 
     | u_mul_cntrl/U512_dup/IN1           |   ^   | u_mul_cntrl/n222               | NOR2X1  | 0.000 |   8.145 |    9.558 | 
     | u_mul_cntrl/U512_dup/OUT           |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.682 |   8.826 |   10.239 | 
     | u_mul_cntrl/U371/IN2               |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |   8.826 |   10.240 | 
     | u_mul_cntrl/U371/OUT               |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.600 |   9.427 |   10.840 | 
     | u_mul_cntrl/FE_RC_65_0/IN2         |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |   9.427 |   10.840 | 
     | u_mul_cntrl/FE_RC_65_0/OUT         |   v   | u_mul_cntrl/n232               | NAND3X1 | 0.453 |   9.880 |   11.293 | 
     | u_mul_cntrl/U84/IN                 |   v   | u_mul_cntrl/n232               | INVX4   | 0.000 |   9.880 |   11.293 | 
     | u_mul_cntrl/U84/OUT                |   ^   | u_mul_cntrl/n233               | INVX4   | 0.273 |  10.153 |   11.566 | 
     | u_mul_cntrl/U369/IN2               |   ^   | u_mul_cntrl/n233               | NANDX2  | 0.000 |  10.153 |   11.566 | 
     | u_mul_cntrl/U369/OUT               |   v   | u_mul_cntrl/n448               | NANDX2  | 0.356 |  10.508 |   11.922 | 
     | u_mul_cntrl/U342/IN                |   v   | u_mul_cntrl/n448               | INVX4   | 0.001 |  10.509 |   11.923 | 
     | u_mul_cntrl/U342/OUT               |   ^   | u_mul_cntrl/n405               | INVX4   | 0.380 |  10.890 |   12.303 | 
     | u_mul_cntrl/U341/IN2               |   ^   | u_mul_cntrl/n405               | NANDX2  | 0.000 |  10.890 |   12.303 | 
     | u_mul_cntrl/U341/OUT               |   v   | u_mul_cntrl/n395               | NANDX2  | 0.520 |  11.410 |   12.823 | 
     | u_mul_cntrl/U587/IN3               |   v   | u_mul_cntrl/n395               | NAND3X1 | 0.001 |  11.411 |   12.824 | 
     | u_mul_cntrl/U587/OUT               |   ^   | u_mul_cntrl/n375               | NAND3X1 | 0.637 |  12.048 |   13.461 | 
     | u_mul_cntrl/U81/IN                 |   ^   | u_mul_cntrl/n375               | INVX4   | 0.000 |  12.048 |   13.461 | 
     | u_mul_cntrl/U81/OUT                |   v   | u_mul_cntrl/n376               | INVX4   | 0.366 |  12.415 |   13.828 | 
     | u_mul_cntrl/U291/IN2               |   v   | u_mul_cntrl/n376               | NANDX2  | 0.000 |  12.415 |   13.828 | 
     | u_mul_cntrl/U291/OUT               |   ^   | u_mul_cntrl/n754               | NANDX2  | 0.710 |  13.125 |   14.538 | 
     | u_mul_cntrl/U288/IN                |   ^   | u_mul_cntrl/n754               | INVX4   | 0.003 |  13.128 |   14.541 | 
     | u_mul_cntrl/U288/OUT               |   v   | u_mul_cntrl/n652               | INVX4   | 0.440 |  13.568 |   14.981 | 
     | u_mul_cntrl/U768/IN1               |   v   | u_mul_cntrl/n652               | NOR2X1  | 0.000 |  13.568 |   14.982 | 
     | u_mul_cntrl/U768/OUT               |   ^   | u_mul_cntrl/n758               | NOR2X1  | 0.313 |  13.881 |   15.294 | 
     | u_mul_cntrl/U401/IN                |   ^   | u_mul_cntrl/n758               | BUF8X   | 0.000 |  13.881 |   15.294 | 
     | u_mul_cntrl/U401/OUT               |   ^   | u_mul_cntrl/n114               | BUF8X   | 0.582 |  14.463 |   15.877 | 
     | u_mul_cntrl/U803/IN4               |   ^   | u_mul_cntrl/n114               | AOI22   | 0.001 |  14.465 |   15.878 | 
     | u_mul_cntrl/U803/OUT               |   v   | u_mul_cntrl/n691               | AOI22   | 0.394 |  14.859 |   16.272 | 
     | u_mul_cntrl/U283/IN2               |   v   | u_mul_cntrl/n691               | NANDX2  | 0.000 |  14.859 |   16.272 | 
     | u_mul_cntrl/U283/OUT               |   ^   | u_mul_cntrl/n756               | NANDX2  | 0.420 |  15.279 |   16.692 | 
     | u_mul_cntrl/FE_OFC627_n756/IN      |   ^   | u_mul_cntrl/n756               | INVX4   | 0.000 |  15.279 |   16.692 | 
     | u_mul_cntrl/FE_OFC627_n756/OUT     |   v   | u_mul_cntrl/FE_OFN627_n756     | INVX4   | 0.222 |  15.501 |   16.915 | 
     | u_mul_cntrl/FE_OFC628_n756/IN      |   v   | u_mul_cntrl/FE_OFN627_n756     | INVX4   | 0.000 |  15.502 |   16.915 | 
     | u_mul_cntrl/FE_OFC628_n756/OUT     |   ^   | u_mul_cntrl/FE_OFN628_n756     | INVX4   | 0.221 |  15.723 |   17.136 | 
     | u_mul_cntrl/FE_RC_239_0/IN2        |   ^   | u_mul_cntrl/FE_OFN628_n756     | NANDX2  | 0.002 |  15.725 |   17.138 | 
     | u_mul_cntrl/FE_RC_239_0/OUT        |   v   | u_mul_cntrl/FE_RN_181_0        | NANDX2  | 0.208 |  15.932 |   17.345 | 
     | u_mul_cntrl/FE_RC_238_0/IN2        |   v   | u_mul_cntrl/FE_RN_181_0        | NANDX2  | 0.000 |  15.932 |   17.346 | 
     | u_mul_cntrl/FE_RC_238_0/OUT        |   ^   | u_mul_cntrl/n783               | NANDX2  | 0.302 |  16.235 |   17.648 | 
     | u_mul_cntrl/U861/IN2               |   ^   | u_mul_cntrl/n783               | AOI22   | 0.000 |  16.235 |   17.648 | 
     | u_mul_cntrl/U861/OUT               |   v   | u_mul_cntrl/n784               | AOI22   | 0.494 |  16.729 |   18.142 | 
     | u_mul_cntrl/U281/IN2               |   v   | u_mul_cntrl/n784               | NANDX2  | 0.000 |  16.729 |   18.142 | 
     | u_mul_cntrl/U281/OUT               |   ^   | u_mul_cntrl/n857               | NANDX2  | 0.424 |  17.153 |   18.566 | 
     | u_mul_cntrl/U917/IN4               |   ^   | u_mul_cntrl/n857               | AOI22   | 0.000 |  17.153 |   18.567 | 
     | u_mul_cntrl/U917/OUT               |   v   | u_mul_cntrl/n860               | AOI22   | 0.422 |  17.576 |   18.989 | 
     | u_mul_cntrl/U918/IN                |   v   | u_mul_cntrl/n860               | INVX4   | 0.000 |  17.576 |   18.989 | 
     | u_mul_cntrl/U918/OUT               |   ^   | u_mul_cntrl/n124               | INVX4   | 0.387 |  17.963 |   19.376 | 
     | u_mul_cntrl/T_reg_reg/D            |   ^   | u_mul_cntrl/n124               | DFFRX1  | 0.000 |  17.963 |   19.376 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -1.413 | 
     | u_mul_cntrl/T_reg_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.413 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_mul_cntrl/G_reg_reg/CLK 
Endpoint:   u_mul_cntrl/G_reg_reg/D    (^) checked with  leading edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.623
+ Phase Shift                  20.000
= Required Time                19.377
- Arrival Time                 17.887
= Slack Time                    1.489
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.000 |    1.489 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    1.489 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.005 |   1.005 |    2.494 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   1.005 |    2.494 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.732 |   1.736 |    3.226 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   1.738 |    3.227 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.486 |   2.224 |    3.714 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   2.224 |    3.714 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.282 |   2.506 |    3.995 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   2.506 |    3.996 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.285 |   2.792 |    4.281 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   2.792 |    4.282 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.487 |   3.279 |    4.769 | 
     | U1950/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   3.281 |    4.771 | 
     | U1950/OUT                          |   v   | Booth_dataout[13]              | NOR2X1  | 0.892 |   4.173 |    5.662 | 
     | FE_OFC679_Booth_dataout_13_/IN     |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   4.174 |    5.664 | 
     | FE_OFC679_Booth_dataout_13_/OUT    |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.833 |   5.007 |    6.497 | 
     | u_mul_cntrl/U69/IN                 |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   5.009 |    6.499 | 
     | u_mul_cntrl/U69/OUT                |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   5.211 |    6.701 | 
     | u_mul_cntrl/U384/IN1               |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   5.212 |    6.701 | 
     | u_mul_cntrl/U384/OUT               |   v   | u_mul_cntrl/n410               | NANDX2  | 0.225 |   5.437 |    6.926 | 
     | u_mul_cntrl/U383/IN                |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   5.437 |    6.926 | 
     | u_mul_cntrl/U383/OUT               |   ^   | u_mul_cntrl/n178               | INVX4   | 0.335 |   5.772 |    7.261 | 
     | u_mul_cntrl/U380_dup/IN2           |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   5.772 |    7.262 | 
     | u_mul_cntrl/U380_dup/OUT           |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.310 |   6.083 |    7.572 | 
     | u_mul_cntrl/U379/IN2               |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   6.083 |    7.572 | 
     | u_mul_cntrl/U379/OUT               |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.340 |   6.423 |    7.912 | 
     | u_mul_cntrl/U378/IN                |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   6.423 |    7.912 | 
     | u_mul_cntrl/U378/OUT               |   v   | u_mul_cntrl/n187               | INVX4   | 0.237 |   6.660 |    8.149 | 
     | u_mul_cntrl/U377/IN2               |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   6.660 |    8.150 | 
     | u_mul_cntrl/U377/OUT               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   6.908 |    8.397 | 
     | u_mul_cntrl/U376/IN2               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   6.908 |    8.397 | 
     | u_mul_cntrl/U376/OUT               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |   7.158 |    8.648 | 
     | u_mul_cntrl/U266/IN1               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |   7.158 |    8.648 | 
     | u_mul_cntrl/U266/OUT               |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |   7.465 |    8.955 | 
     | u_mul_cntrl/U374/IN                |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |   7.466 |    8.955 | 
     | u_mul_cntrl/U374/OUT               |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |   7.750 |    9.239 | 
     | u_mul_cntrl/U229/IN2               |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |   7.750 |    9.240 | 
     | u_mul_cntrl/U229/OUT               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.314 |   8.064 |    9.554 | 
     | u_mul_cntrl/U228/IN1               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.000 |   8.064 |    9.554 | 
     | u_mul_cntrl/U228/OUT               |   v   | u_mul_cntrl/n314               | NANDX2  | 0.308 |   8.372 |    9.862 | 
     | u_mul_cntrl/U512_dup/IN2           |   v   | u_mul_cntrl/n314               | NOR2X1  | 0.000 |   8.373 |    9.862 | 
     | u_mul_cntrl/U512_dup/OUT           |   ^   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.361 |   8.733 |   10.223 | 
     | u_mul_cntrl/U371/IN2               |   ^   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |   8.733 |   10.223 | 
     | u_mul_cntrl/U371/OUT               |   v   | u_mul_cntrl/n441               | NANDX2  | 0.390 |   9.124 |   10.613 | 
     | u_mul_cntrl/FE_RC_65_0/IN2         |   v   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |   9.124 |   10.614 | 
     | u_mul_cntrl/FE_RC_65_0/OUT         |   ^   | u_mul_cntrl/n232               | NAND3X1 | 0.639 |   9.763 |   11.253 | 
     | u_mul_cntrl/U84/IN                 |   ^   | u_mul_cntrl/n232               | INVX4   | 0.000 |   9.764 |   11.253 | 
     | u_mul_cntrl/U84/OUT                |   v   | u_mul_cntrl/n233               | INVX4   | 0.349 |  10.113 |   11.602 | 
     | u_mul_cntrl/U369/IN2               |   v   | u_mul_cntrl/n233               | NANDX2  | 0.000 |  10.113 |   11.602 | 
     | u_mul_cntrl/U369/OUT               |   ^   | u_mul_cntrl/n448               | NANDX2  | 0.476 |  10.589 |   12.079 | 
     | u_mul_cntrl/U342/IN                |   ^   | u_mul_cntrl/n448               | INVX4   | 0.001 |  10.590 |   12.080 | 
     | u_mul_cntrl/U342/OUT               |   v   | u_mul_cntrl/n405               | INVX4   | 0.400 |  10.990 |   12.480 | 
     | u_mul_cntrl/U341/IN2               |   v   | u_mul_cntrl/n405               | NANDX2  | 0.000 |  10.991 |   12.480 | 
     | u_mul_cntrl/U341/OUT               |   ^   | u_mul_cntrl/n395               | NANDX2  | 0.659 |  11.649 |   13.138 | 
     | u_mul_cntrl/U587/IN3               |   ^   | u_mul_cntrl/n395               | NAND3X1 | 0.001 |  11.650 |   13.139 | 
     | u_mul_cntrl/U587/OUT               |   v   | u_mul_cntrl/n375               | NAND3X1 | 0.526 |  12.176 |   13.666 | 
     | u_mul_cntrl/U81/IN                 |   v   | u_mul_cntrl/n375               | INVX4   | 0.000 |  12.177 |   13.666 | 
     | u_mul_cntrl/U81/OUT                |   ^   | u_mul_cntrl/n376               | INVX4   | 0.327 |  12.504 |   13.993 | 
     | u_mul_cntrl/U291/IN2               |   ^   | u_mul_cntrl/n376               | NANDX2  | 0.000 |  12.504 |   13.993 | 
     | u_mul_cntrl/U291/OUT               |   v   | u_mul_cntrl/n754               | NANDX2  | 0.550 |  13.054 |   14.543 | 
     | u_mul_cntrl/U288/IN                |   v   | u_mul_cntrl/n754               | INVX4   | 0.003 |  13.057 |   14.547 | 
     | u_mul_cntrl/U288/OUT               |   ^   | u_mul_cntrl/n652               | INVX4   | 0.394 |  13.452 |   14.941 | 
     | u_mul_cntrl/U287/IN1               |   ^   | u_mul_cntrl/n652               | NANDX2  | 0.000 |  13.452 |   14.941 | 
     | u_mul_cntrl/U287/OUT               |   v   | u_mul_cntrl/n683               | NANDX2  | 0.263 |  13.715 |   15.205 | 
     | u_mul_cntrl/U286/IN                |   v   | u_mul_cntrl/n683               | INVX4   | 0.000 |  13.715 |   15.205 | 
     | u_mul_cntrl/U286/OUT               |   ^   | u_mul_cntrl/n717               | INVX4   | 0.495 |  14.210 |   15.699 | 
     | u_mul_cntrl/U817/IN2               |   ^   | u_mul_cntrl/n717               | AOI22   | 0.001 |  14.211 |   15.700 | 
     | u_mul_cntrl/U817/OUT               |   v   | u_mul_cntrl/n710               | AOI22   | 0.593 |  14.804 |   16.293 | 
     | u_mul_cntrl/U818/IN3               |   v   | u_mul_cntrl/n710               | OAI21   | 0.000 |  14.804 |   16.294 | 
     | u_mul_cntrl/U818/OUT               |   ^   | u_mul_cntrl/n788               | OAI21   | 0.473 |  15.277 |   16.767 | 
     | u_mul_cntrl/FE_OFC680_n788/IN      |   ^   | u_mul_cntrl/n788               | INVX4   | 0.000 |  15.278 |   16.767 | 
     | u_mul_cntrl/FE_OFC680_n788/OUT     |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.304 |  15.582 |   17.072 | 
     | u_mul_cntrl/FE_OFC681_n788/IN      |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.000 |  15.582 |   17.072 | 
     | u_mul_cntrl/FE_OFC681_n788/OUT     |   ^   | u_mul_cntrl/FE_OFN681_n788     | INVX4   | 0.264 |  15.846 |   17.335 | 
     | u_mul_cntrl/FE_RC_245_0/IN2        |   ^   | u_mul_cntrl/FE_OFN681_n788     | NANDX2  | 0.001 |  15.847 |   17.336 | 
     | u_mul_cntrl/FE_RC_245_0/OUT        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.202 |  16.049 |   17.539 | 
     | u_mul_cntrl/FE_RC_242_0/IN1        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.000 |  16.049 |   17.539 | 
     | u_mul_cntrl/FE_RC_242_0/OUT        |   ^   | u_mul_cntrl/n791               | NANDX2  | 0.229 |  16.279 |   17.768 | 
     | u_mul_cntrl/FE_RC_304_0/IN4        |   ^   | u_mul_cntrl/n791               | AOI22   | 0.000 |  16.279 |   17.768 | 
     | u_mul_cntrl/FE_RC_304_0/OUT        |   v   | u_mul_cntrl/n792               | AOI22   | 0.336 |  16.615 |   18.104 | 
     | u_mul_cntrl/U284/IN2               |   v   | u_mul_cntrl/n792               | NANDX2  | 0.000 |  16.615 |   18.104 | 
     | u_mul_cntrl/U284/OUT               |   ^   | u_mul_cntrl/n855               | NANDX2  | 0.454 |  17.068 |   18.558 | 
     | u_mul_cntrl/U915/IN4               |   ^   | u_mul_cntrl/n855               | AOI22   | 0.000 |  17.069 |   18.558 | 
     | u_mul_cntrl/U915/OUT               |   v   | u_mul_cntrl/n856               | AOI22   | 0.433 |  17.502 |   18.991 | 
     | u_mul_cntrl/U916/IN                |   v   | u_mul_cntrl/n856               | INVX4   | 0.000 |  17.502 |   18.991 | 
     | u_mul_cntrl/U916/OUT               |   ^   | u_mul_cntrl/n125               | INVX4   | 0.385 |  17.887 |   19.377 | 
     | u_mul_cntrl/G_reg_reg/D            |   ^   | u_mul_cntrl/n125               | DFFRX1  | 0.000 |  17.887 |   19.377 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -1.489 | 
     | u_mul_cntrl/G_reg_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.489 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_3_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         1.058
+ Phase Shift                  20.000
= Required Time                18.942
- Arrival Time                 17.438
= Slack Time                    1.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.000 |    1.504 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                                   | DFFRX1  | 0.000 |   0.000 |    1.504 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.391 |   1.391 |    2.895 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   1.391 |    2.896 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.800 |   2.192 |    3.696 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   2.192 |    3.696 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.313 |   2.505 |    4.009 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   2.505 |    4.010 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.414 |   2.919 |    4.423 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   2.921 |    4.425 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.268 |   3.188 |    4.693 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   3.189 |    4.693 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.425 |   3.613 |    5.117 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   3.614 |    5.118 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.307 |   3.921 |    5.425 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   3.921 |    5.425 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.336 |   4.257 |    5.761 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   4.258 |    5.762 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.326 |   4.583 |    6.087 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   4.584 |    6.088 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   4.939 |    6.444 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   4.940 |    6.444 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.224 |   5.164 |    6.668 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   5.164 |    6.668 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.386 |   5.550 |    7.054 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   5.550 |    7.055 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.298 |   5.848 |    7.352 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   5.848 |    7.352 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.372 |   6.220 |    7.725 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   6.221 |    7.725 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   6.551 |    8.056 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   6.552 |    8.056 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   6.794 |    8.298 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   6.794 |    8.298 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   7.099 |    8.603 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   7.100 |    8.604 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |   7.616 |    9.120 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.001 |   7.617 |    9.121 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.381 |   7.998 |    9.502 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |   7.998 |    9.502 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.390 |   8.388 |    9.892 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |   8.388 |    9.892 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.373 |   8.761 |   10.265 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |   8.761 |   10.265 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.575 |   9.336 |   10.841 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |   9.337 |   10.841 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |   9.841 |   11.345 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |   9.841 |   11.345 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636                    | NANDX2  | 0.538 |  10.379 |   11.884 | 
     | u_adder_cntrl/U807/IN2                      |   ^   | u_adder_cntrl/n636                    | OAI21   | 0.001 |  10.380 |   11.885 | 
     | u_adder_cntrl/U807/OUT                      |   v   | u_adder_cntrl/n589                    | OAI21   | 0.535 |  10.915 |   12.419 | 
     | u_adder_cntrl/U521/IN2                      |   v   | u_adder_cntrl/n589                    | NANDX2  | 0.000 |  10.915 |   12.419 | 
     | u_adder_cntrl/U521/OUT                      |   ^   | u_adder_cntrl/n619                    | NANDX2  | 0.555 |  11.470 |   12.975 | 
     | u_adder_cntrl/U821_dup/IN1                  |   ^   | u_adder_cntrl/n619                    | NAND3X1 | 0.001 |  11.471 |   12.975 | 
     | u_adder_cntrl/U821_dup/OUT                  |   v   | u_adder_cntrl/FE_RN_2                 | NAND3X1 | 0.455 |  11.926 |   13.430 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U33/IN1   |   v   | u_adder_cntrl/FE_RN_2                 | NANDX2  | 0.000 |  11.927 |   13.431 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U33/OUT   |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n33 | NANDX2  | 0.393 |  12.320 |   13.824 | 
     | u_adder_cntrl/FE_RC_136_0/IN3               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n33 | OAI21   | 0.000 |  12.320 |   13.824 | 
     | u_adder_cntrl/FE_RC_136_0/OUT               |   v   | u_adder_cntrl/FE_RN_96_0              | OAI21   | 0.408 |  12.728 |   14.232 | 
     | u_adder_cntrl/FE_RC_137_0/IN                |   v   | u_adder_cntrl/FE_RN_96_0              | INVX4   | 0.000 |  12.728 |   14.233 | 
     | u_adder_cntrl/FE_RC_137_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | INVX4   | 0.364 |  13.092 |   14.597 | 
     | u_adder_cntrl/FE_RC_72_0/IN3                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | AOI22   | 0.000 |  13.093 |   14.597 | 
     | u_adder_cntrl/FE_RC_72_0/OUT                |   v   | u_adder_cntrl/n175                    | AOI22   | 0.386 |  13.479 |   14.983 | 
     | u_adder_cntrl/U179/IN                       |   v   | u_adder_cntrl/n175                    | INVX4   | 0.000 |  13.479 |   14.984 | 
     | u_adder_cntrl/U179/OUT                      |   ^   | u_adder_cntrl/n176                    | INVX4   | 0.400 |  13.879 |   15.383 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/CIN   |   ^   | u_adder_cntrl/n176                    | FULLADD | 0.000 |  13.879 |   15.384 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/COUT  |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | FULLADD | 0.933 |  14.812 |   16.316 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  14.812 |   16.316 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.335 |  15.147 |   16.651 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  15.147 |   16.651 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.436 |  15.583 |   17.087 | 
     | u_adder_cntrl/FE_RC_24_0/IN2                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.001 |  15.584 |   17.088 | 
     | u_adder_cntrl/FE_RC_24_0/OUT                |   v   | u_adder_cntrl/FE_RN_20_0              | NANDX2  | 0.255 |  15.839 |   17.343 | 
     | u_adder_cntrl/FE_RC_23_0/IN3                |   v   | u_adder_cntrl/FE_RN_20_0              | OAI21   | 0.000 |  15.839 |   17.344 | 
     | u_adder_cntrl/FE_RC_23_0/OUT                |   ^   | u_adder_cntrl/C493_DATA2_3            | OAI21   | 0.285 |  16.124 |   17.629 | 
     | u_adder_cntrl/U188/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_3            | NAND2X1 | 0.000 |  16.125 |   17.629 | 
     | u_adder_cntrl/U188/OUT                      |   v   | u_adder_cntrl/n625                    | NAND2X1 | 0.380 |  16.505 |   18.009 | 
     | u_adder_cntrl/U826/IN3                      |   v   | u_adder_cntrl/n625                    | NAND3X1 | 0.000 |  16.505 |   18.009 | 
     | u_adder_cntrl/U826/OUT                      |   ^   | u_adder_cntrl/n1159                   | NAND3X1 | 0.931 |  17.436 |   18.940 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/D   |   ^   | u_adder_cntrl/n1159                   | DFFRX1  | 0.002 |  17.438 |   18.942 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                             |       |       |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK   |        |       |   0.000 |   -1.504 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.504 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_mul_cntrl/StateMC_reg_1_/CLK 
Endpoint:   u_mul_cntrl/StateMC_reg_1_/D (^) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_7_/Q        (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.816
+ Phase Shift                  20.000
= Required Time                19.184
- Arrival Time                 17.556
= Slack Time                    1.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    1.629 | 
     | MulCntrl_Op1_reg_7_/CLK                            |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    1.629 | 
     | MulCntrl_Op1_reg_7_/Q                              |   v   | MulCntrl_Op1[7]                                 | DFFRX1  | 1.135 |   1.135 |    2.764 | 
     | U1788/IN                                           |   v   | MulCntrl_Op1[7]                                 | BUF8X   | 0.000 |   1.136 |    2.764 | 
     | U1788/OUT                                          |   v   | n1733                                           | BUF8X   | 0.837 |   1.972 |    3.601 | 
     | u_mul_cntrl/U650/IN2                               |   v   | n1733                                           | NOR2X1  | 0.005 |   1.978 |    3.607 | 
     | u_mul_cntrl/U650/OUT                               |   ^   | u_mul_cntrl/n531                                | NOR2X1  | 0.366 |   2.344 |    3.973 | 
     | u_mul_cntrl/U651/IN3                               |   ^   | u_mul_cntrl/n531                                | NAND3X1 | 0.000 |   2.344 |    3.973 | 
     | u_mul_cntrl/U651/OUT                               |   v   | u_mul_cntrl/n534                                | NAND3X1 | 0.310 |   2.654 |    4.283 | 
     | u_mul_cntrl/U482/IN2                               |   v   | u_mul_cntrl/n534                                | NOR2X1  | 0.000 |   2.655 |    4.283 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.717 |   3.372 |    5.001 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   3.373 |    5.002 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.531 |   3.904 |    5.533 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   3.904 |    5.533 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.664 |   4.568 |    6.196 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   4.569 |    6.197 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.498 |   5.067 |    6.696 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.067 |    6.696 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.730 |   5.797 |    7.426 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   5.797 |    7.426 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.568 |   6.366 |    7.994 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   6.366 |    7.995 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.288 |   6.654 |    8.282 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   6.654 |    8.282 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.315 |   6.969 |    8.598 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   6.969 |    8.598 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.318 |   7.287 |    8.916 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.287 |    8.916 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.292 |   7.579 |    9.207 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   7.579 |    9.208 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.640 |   8.219 |    9.848 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.219 |    9.848 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.523 |   8.742 |   10.371 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   8.743 |   10.372 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.673 |   9.416 |   11.045 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.416 |   11.045 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.532 |   9.948 |   11.577 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |   9.949 |   11.578 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.708 |  10.657 |   12.285 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  10.657 |   12.286 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.550 |  11.207 |   12.835 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.207 |   12.836 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.118 |  12.325 |   13.954 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.326 |   13.954 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.192 |  13.518 |   15.147 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.518 |   15.147 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.429 |  13.947 |   15.576 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  13.947 |   15.576 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.415 |  14.363 |   15.992 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.363 |   15.992 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.330 |  14.693 |   16.322 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.693 |   16.322 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.546 |  15.239 |   16.868 | 
     | u_mul_cntrl/U485/IN1                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI21   | 0.001 |  15.240 |   16.869 | 
     | u_mul_cntrl/U485/OUT                               |   v   | u_mul_cntrl/n545                                | AOI21   | 0.534 |  15.774 |   17.403 | 
     | u_mul_cntrl/U404/IN                                |   v   | u_mul_cntrl/n545                                | INVX1   | 0.000 |  15.774 |   17.403 | 
     | u_mul_cntrl/U404/OUT                               |   ^   | u_mul_cntrl/n550                                | INVX1   | 0.477 |  16.252 |   17.880 | 
     | u_mul_cntrl/U667/IN2                               |   ^   | u_mul_cntrl/n550                                | NOR2X1  | 0.000 |  16.252 |   17.880 | 
     | u_mul_cntrl/U667/OUT                               |   v   | u_mul_cntrl/n552                                | NOR2X1  | 0.549 |  16.801 |   18.430 | 
     | u_mul_cntrl/U668/IN1                               |   v   | u_mul_cntrl/n552                                | AOI21   | 0.000 |  16.801 |   18.430 | 
     | u_mul_cntrl/U668/OUT                               |   ^   | u_mul_cntrl/N89                                 | AOI21   | 0.754 |  17.555 |   19.183 | 
     | u_mul_cntrl/StateMC_reg_1_/D                       |   ^   | u_mul_cntrl/N89                                 | DFFRX1  | 0.001 |  17.556 |   19.184 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                |       |       |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK   |        |       |   0.000 |   -1.629 | 
     | u_mul_cntrl/StateMC_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.629 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_mul_cntrl/exc_reg_reg_2_/CLK 
Endpoint:   u_mul_cntrl/exc_reg_reg_2_/D (v) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.536
+ Phase Shift                  20.000
= Required Time                19.464
- Arrival Time                 17.739
= Slack Time                    1.725
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    1.725 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    1.725 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.682 |   0.682 |    2.407 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   0.682 |    2.407 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.887 |   1.568 |    3.293 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.001 |   1.570 |    3.295 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.645 |   2.214 |    3.939 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   2.214 |    3.939 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.488 |   2.702 |    4.427 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   2.702 |    4.427 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.301 |   4.003 |    5.728 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   4.004 |    5.729 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.773 |   4.777 |    6.502 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   4.777 |    6.502 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.578 |   5.355 |    7.080 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   5.356 |    7.081 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.453 |   5.809 |    7.534 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.809 |    7.534 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.616 |   6.425 |    8.150 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   6.425 |    8.150 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.610 |   7.036 |    8.761 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   7.036 |    8.761 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.203 |   7.239 |    8.964 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   7.240 |    8.965 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.377 |   7.617 |    9.342 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   7.617 |    9.342 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.246 |   7.863 |    9.588 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.863 |    9.588 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.350 |   8.212 |    9.937 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   8.213 |    9.938 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.594 |   8.806 |   10.531 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.806 |   10.531 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.572 |   9.379 |   11.104 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   9.380 |   11.105 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.590 |   9.970 |   11.695 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.970 |   11.695 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.576 |  10.546 |   12.271 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  10.546 |   12.271 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.614 |  11.160 |   12.885 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  11.160 |   12.885 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.588 |  11.748 |   13.473 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.749 |   13.474 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.914 |  12.662 |   14.387 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.662 |   14.387 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.939 |  13.601 |   15.326 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.601 |   15.326 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.657 |  14.259 |   15.984 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  14.259 |   15.984 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.342 |  14.601 |   16.326 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.601 |   16.326 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.379 |  14.980 |   16.705 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.980 |   16.705 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  15.536 |   17.261 | 
     | u_mul_cntrl/U570/IN2                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | OAI21   | 0.002 |  15.537 |   17.262 | 
     | u_mul_cntrl/U570/OUT                               |   ^   | u_mul_cntrl/n343                                | OAI21   | 0.533 |  16.070 |   17.796 | 
     | u_mul_cntrl/U571/IN4                               |   ^   | u_mul_cntrl/n343                                | AOI22   | 0.001 |  16.072 |   17.797 | 
     | u_mul_cntrl/U571/OUT                               |   v   | u_mul_cntrl/n591                                | AOI22   | 0.436 |  16.508 |   18.233 | 
     | u_mul_cntrl/U735/IN1                               |   v   | u_mul_cntrl/n591                                | NAND3X1 | 0.000 |  16.508 |   18.233 | 
     | u_mul_cntrl/U735/OUT                               |   ^   | u_mul_cntrl/n592                                | NAND3X1 | 0.601 |  17.109 |   18.834 | 
     | u_mul_cntrl/U736/IN2                               |   ^   | u_mul_cntrl/n592                                | OAI21   | 0.000 |  17.109 |   18.834 | 
     | u_mul_cntrl/U736/OUT                               |   v   | u_mul_cntrl/n667                                | OAI21   | 0.629 |  17.738 |   19.463 | 
     | u_mul_cntrl/exc_reg_reg_2_/D                       |   v   | u_mul_cntrl/n667                                | DFFRX1  | 0.000 |  17.739 |   19.464 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                |       |       |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK   |        |       |   0.000 |   -1.725 | 
     | u_mul_cntrl/exc_reg_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.725 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_adder_cntrl/R_reg_reg/CLK 
Endpoint:   u_adder_cntrl/R_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q   (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.750
+ Phase Shift                  20.000
= Required Time                19.250
- Arrival Time                 17.467
= Slack Time                    1.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                               |   ^   | CLK                           |         |       |   0.000 |    1.782 | 
     | AdderCntrl_Op2_reg_8_/CLK         |   ^   | CLK                           | DFFRX1  | 0.000 |   0.000 |    1.782 | 
     | AdderCntrl_Op2_reg_8_/Q           |   v   | AdderCntrl_Op2[8]             | DFFRX1  | 1.277 |   1.277 |    3.059 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN    |   v   | AdderCntrl_Op2[8]             | INVX4   | 0.000 |   1.277 |    3.059 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT   |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX4   | 0.563 |   1.840 |    3.622 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN    |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX8   | 0.000 |   1.840 |    3.623 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT   |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX8   | 0.800 |   2.640 |    4.422 | 
     | u_adder_cntrl/U594/IN             |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX4   | 0.009 |   2.649 |    4.431 | 
     | u_adder_cntrl/U594/OUT            |   ^   | u_adder_cntrl/n935            | INVX4   | 0.492 |   3.140 |    4.923 | 
     | u_adder_cntrl/U879/IN2            |   ^   | u_adder_cntrl/n935            | NOR2X1  | 0.000 |   3.140 |    4.923 | 
     | u_adder_cntrl/U879/OUT            |   v   | u_adder_cntrl/n773            | NOR2X1  | 0.784 |   3.925 |    5.707 | 
     | u_adder_cntrl/U884/IN2            |   v   | u_adder_cntrl/n773            | OAI21   | 0.000 |   3.925 |    5.707 | 
     | u_adder_cntrl/U884/OUT            |   ^   | u_adder_cntrl/n762            | OAI21   | 0.695 |   4.620 |    6.402 | 
     | u_adder_cntrl/FE_OFC630_n762/IN   |   ^   | u_adder_cntrl/n762            | INVX4   | 0.000 |   4.620 |    6.403 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT  |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX4   | 0.356 |   4.976 |    6.759 | 
     | u_adder_cntrl/FE_OFC631_n762/IN   |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX8   | 0.000 |   4.977 |    6.759 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT  |   ^   | u_adder_cntrl/FE_OFN631_n762  | INVX8   | 0.611 |   5.587 |    7.370 | 
     | u_adder_cntrl/U889/IN4            |   ^   | u_adder_cntrl/FE_OFN631_n762  | AOI22   | 0.002 |   5.590 |    7.372 | 
     | u_adder_cntrl/U889/OUT            |   v   | u_adder_cntrl/n839            | AOI22   | 0.566 |   6.156 |    7.938 | 
     | u_adder_cntrl/FE_OFC632_n839/IN   |   v   | u_adder_cntrl/n839            | INVX4   | 0.000 |   6.156 |    7.938 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT  |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX4   | 0.412 |   6.568 |    8.350 | 
     | u_adder_cntrl/FE_OFC633_n839/IN   |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX8   | 0.000 |   6.568 |    8.351 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT  |   v   | u_adder_cntrl/FE_OFN633_n839  | INVX8   | 0.673 |   7.242 |    9.024 | 
     | u_adder_cntrl/U890/IN             |   v   | u_adder_cntrl/FE_OFN633_n839  | INVX8   | 0.005 |   7.247 |    9.029 | 
     | u_adder_cntrl/U890/OUT            |   ^   | u_adder_cntrl/n766            | INVX8   | 0.773 |   8.020 |    9.802 | 
     | u_adder_cntrl/U896/IN1            |   ^   | u_adder_cntrl/n766            | MUX2X1  | 0.003 |   8.023 |    9.806 | 
     | u_adder_cntrl/U896/OUT            |   ^   | u_adder_cntrl/n913            | MUX2X1  | 0.514 |   8.538 |   10.320 | 
     | u_adder_cntrl/FE_OFC634_n913/IN   |   ^   | u_adder_cntrl/n913            | INVX4   | 0.000 |   8.538 |   10.320 | 
     | u_adder_cntrl/FE_OFC634_n913/OUT  |   v   | u_adder_cntrl/FE_OFN634_n913  | INVX4   | 0.557 |   9.095 |   10.877 | 
     | u_adder_cntrl/FE_OFC635_n913/IN   |   v   | u_adder_cntrl/FE_OFN634_n913  | INVX4   | 0.000 |   9.095 |   10.878 | 
     | u_adder_cntrl/FE_OFC635_n913/OUT  |   ^   | u_adder_cntrl/FE_OFN635_n913  | INVX4   | 0.259 |   9.354 |   11.136 | 
     | u_adder_cntrl/U1060/IN3           |   ^   | u_adder_cntrl/FE_OFN635_n913  | AOI21   | 0.000 |   9.354 |   11.136 | 
     | u_adder_cntrl/U1060/OUT           |   v   | u_adder_cntrl/n914            | AOI21   | 0.418 |   9.772 |   11.554 | 
     | u_adder_cntrl/U1061/IN3           |   v   | u_adder_cntrl/n914            | OAI21   | 0.000 |   9.772 |   11.555 | 
     | u_adder_cntrl/U1061/OUT           |   ^   | u_adder_cntrl/n917            | OAI21   | 0.443 |  10.215 |   11.998 | 
     | u_adder_cntrl/U1062/IN3           |   ^   | u_adder_cntrl/n917            | AOI21   | 0.001 |  10.217 |   11.999 | 
     | u_adder_cntrl/U1062/OUT           |   v   | u_adder_cntrl/n918            | AOI21   | 0.613 |  10.830 |   12.612 | 
     | u_adder_cntrl/U1063/IN3           |   v   | u_adder_cntrl/n918            | OAI21   | 0.000 |  10.830 |   12.612 | 
     | u_adder_cntrl/U1063/OUT           |   ^   | u_adder_cntrl/n921            | OAI21   | 0.365 |  11.194 |   12.977 | 
     | u_adder_cntrl/U1064/IN3           |   ^   | u_adder_cntrl/n921            | AOI21   | 0.000 |  11.194 |   12.977 | 
     | u_adder_cntrl/U1064/OUT           |   v   | u_adder_cntrl/n922            | AOI21   | 0.547 |  11.742 |   13.524 | 
     | u_adder_cntrl/U1065/IN3           |   v   | u_adder_cntrl/n922            | OAI21   | 0.000 |  11.742 |   13.524 | 
     | u_adder_cntrl/U1065/OUT           |   ^   | u_adder_cntrl/n925            | OAI21   | 0.368 |  12.110 |   13.892 | 
     | u_adder_cntrl/U1066/IN3           |   ^   | u_adder_cntrl/n925            | AOI21   | 0.000 |  12.110 |   13.892 | 
     | u_adder_cntrl/U1066/OUT           |   v   | u_adder_cntrl/n926            | AOI21   | 0.521 |  12.631 |   14.413 | 
     | u_adder_cntrl/U1067/IN3           |   v   | u_adder_cntrl/n926            | OAI21   | 0.000 |  12.631 |   14.413 | 
     | u_adder_cntrl/U1067/OUT           |   ^   | u_adder_cntrl/n994            | OAI21   | 0.569 |  13.200 |   14.982 | 
     | u_adder_cntrl/U1092/IN2           |   ^   | u_adder_cntrl/n994            | NOR2X1  | 0.002 |  13.202 |   14.984 | 
     | u_adder_cntrl/U1092/OUT           |   v   | u_adder_cntrl/n1067           | NOR2X1  | 0.749 |  13.951 |   15.733 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN  |   v   | u_adder_cntrl/n1067           | BUF8X   | 0.000 |  13.951 |   15.733 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT |   v   | u_adder_cntrl/FE_OFN605_n1067 | BUF8X   | 0.620 |  14.570 |   16.353 | 
     | u_adder_cntrl/U446/IN2            |   v   | u_adder_cntrl/FE_OFN605_n1067 | NANDX2  | 0.001 |  14.572 |   16.354 | 
     | u_adder_cntrl/U446/OUT            |   ^   | u_adder_cntrl/n1047           | NANDX2  | 0.289 |  14.861 |   16.643 | 
     | u_adder_cntrl/U211/IN             |   ^   | u_adder_cntrl/n1047           | INVX1   | 0.000 |  14.861 |   16.643 | 
     | u_adder_cntrl/U211/OUT            |   v   | u_adder_cntrl/n1072           | INVX1   | 0.722 |  15.583 |   17.365 | 
     | u_adder_cntrl/U128/IN1            |   v   | u_adder_cntrl/n1072           | NOR2X1  | 0.000 |  15.583 |   17.366 | 
     | u_adder_cntrl/U128/OUT            |   ^   | u_adder_cntrl/n130            | NOR2X1  | 0.447 |  16.030 |   17.813 | 
     | u_adder_cntrl/U168/IN1            |   ^   | u_adder_cntrl/n130            | AOI22   | 0.000 |  16.030 |   17.813 | 
     | u_adder_cntrl/U168/OUT            |   v   | u_adder_cntrl/n170            | AOI22   | 0.649 |  16.679 |   18.461 | 
     | u_adder_cntrl/U171/IN1            |   v   | u_adder_cntrl/n170            | NAND2X1 | 0.001 |  16.680 |   18.462 | 
     | u_adder_cntrl/U171/OUT            |   ^   | u_adder_cntrl/n1132           | NAND2X1 | 0.787 |  17.467 |   19.249 | 
     | u_adder_cntrl/R_reg_reg/D         |   ^   | u_adder_cntrl/n1132           | DFFRX1  | 0.000 |  17.467 |   19.250 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                             |       |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK   |        |       |   0.000 |   -1.782 | 
     | u_adder_cntrl/R_reg_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.782 | 
     +-----------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_adder_24b_Z_reg_7_/CLK 
Endpoint:   u_adder_24b_Z_reg_7_/D            (^) checked with  leading edge of 
'CLK'
Beginpoint: u_Adder_interconnect_S_req_reg/QB (^) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.752
+ Phase Shift                  20.000
= Required Time                19.248
- Arrival Time                 17.392
= Slack Time                    1.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                       |         |       |   0.000 |    1.856 | 
     | u_Adder_interconnect_S_req_reg/CLK |   ^   | CLK                       | DFFRX1  | 0.000 |   0.000 |    1.856 | 
     | u_Adder_interconnect_S_req_reg/QB  |   ^   | n802                      | DFFRX1  | 1.457 |   1.457 |    3.313 | 
     | U1963/IN2                          |   ^   | n802                      | NOR2X1  | 0.000 |   1.457 |    3.313 | 
     | U1963/OUT                          |   v   | n1887                     | NOR2X1  | 0.946 |   2.403 |    4.259 | 
     | FE_OFC95_n1783/IN                  |   v   | n1887                     | BUF4X   | 0.001 |   2.404 |    4.259 | 
     | FE_OFC95_n1783/OUT                 |   v   | FE_OFN95_n1783            | BUF4X   | 1.279 |   3.682 |    5.538 | 
     | U1965/IN1                          |   v   | FE_OFN95_n1783            | AOI22   | 0.002 |   3.685 |    5.540 | 
     | U1965/OUT                          |   ^   | n1869                     | AOI22   | 0.671 |   4.356 |    6.211 | 
     | FE_OFC640_n1869/IN                 |   ^   | n1869                     | INVX4   | 0.000 |   4.356 |    6.211 | 
     | FE_OFC640_n1869/OUT                |   v   | FE_OFN640_n1869           | INVX4   | 0.354 |   4.710 |    6.566 | 
     | FE_OFC641_n1869/IN                 |   v   | FE_OFN640_n1869           | INVX8   | 0.001 |   4.711 |    6.566 | 
     | FE_OFC641_n1869/OUT                |   ^   | FE_OFN641_n1869           | INVX8   | 0.599 |   5.310 |    7.165 | 
     | U1794/IN1                          |   ^   | FE_OFN641_n1869           | NOR2X1  | 0.002 |   5.312 |    7.167 | 
     | U1794/OUT                          |   v   | add_x_176_n13             | NOR2X1  | 0.628 |   5.940 |    7.795 | 
     | FE_OCPC1044_add_x_176_n13/IN       |   v   | add_x_176_n13             | BUF4X   | 0.000 |   5.940 |    7.795 | 
     | FE_OCPC1044_add_x_176_n13/OUT      |   v   | FE_OCPN1044_add_x_176_n13 | BUF4X   | 0.557 |   6.496 |    8.352 | 
     | add_x_176_U9/CIN                   |   v   | FE_OCPN1044_add_x_176_n13 | FULLADD | 0.001 |   6.497 |    8.353 | 
     | add_x_176_U9/COUT                  |   v   | add_x_176_n12             | FULLADD | 1.242 |   7.739 |    9.595 | 
     | add_x_176_U8/CIN                   |   v   | add_x_176_n12             | FULLADD | 0.001 |   7.741 |    9.596 | 
     | add_x_176_U8/COUT                  |   v   | add_x_176_n11             | FULLADD | 1.466 |   9.207 |   11.062 | 
     | add_x_176_U7/CIN                   |   v   | add_x_176_n11             | FULLADD | 0.000 |   9.207 |   11.063 | 
     | add_x_176_U7/COUT                  |   v   | add_x_176_n10             | FULLADD | 1.438 |  10.645 |   12.500 | 
     | add_x_176_U6/CIN                   |   v   | add_x_176_n10             | FULLADD | 0.001 |  10.645 |   12.501 | 
     | add_x_176_U6/COUT                  |   v   | add_x_176_n9              | FULLADD | 1.568 |  12.213 |   14.069 | 
     | add_x_176_U5/CIN                   |   v   | add_x_176_n9              | FULLADD | 0.001 |  12.214 |   14.070 | 
     | add_x_176_U5/COUT                  |   v   | add_x_176_n8              | FULLADD | 1.505 |  13.719 |   15.574 | 
     | add_x_176_U4/CIN                   |   v   | add_x_176_n8              | FULLADD | 0.000 |  13.719 |   15.575 | 
     | add_x_176_U4/COUT                  |   v   | add_x_176_n7              | FULLADD | 1.448 |  15.167 |   17.023 | 
     | add_x_176_U3/CIN                   |   v   | add_x_176_n7              | FULLADD | 0.000 |  15.168 |   17.023 | 
     | add_x_176_U3/SUM                   |   ^   | u_adder_24b_N129          | FULLADD | 1.230 |  16.398 |   18.253 | 
     | U2187/IN4                          |   ^   | u_adder_24b_N129          | AOI22   | 0.000 |  16.398 |   18.253 | 
     | U2187/OUT                          |   v   | n2089                     | AOI22   | 0.334 |  16.732 |   18.588 | 
     | U2188/IN                           |   v   | n2089                     | INVX1   | 0.000 |  16.732 |   18.588 | 
     | U2188/OUT                          |   ^   | n599                      | INVX1   | 0.660 |  17.392 |   19.248 | 
     | u_adder_24b_Z_reg_7_/D             |   ^   | n599                      | DFFRX1  | 0.000 |  17.392 |   19.248 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -1.856 | 
     | u_adder_24b_Z_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.856 | 
     +--------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_mul_cntrl/exc_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/exc_reg_reg_0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.774
+ Phase Shift                  20.000
= Required Time                19.226
- Arrival Time                 17.063
= Slack Time                    2.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.000 |    2.163 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK                                             | DFFRX1  | 0.000 |   0.000 |    2.163 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.682 |   0.682 |    2.844 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   0.682 |    2.844 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.887 |   1.568 |    3.731 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.001 |   1.570 |    3.732 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.645 |   2.214 |    4.377 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   2.214 |    4.377 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.488 |   2.702 |    4.865 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   2.702 |    4.865 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.301 |   4.003 |    6.166 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   4.004 |    6.167 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.773 |   4.777 |    6.939 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   4.777 |    6.940 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.578 |   5.355 |    7.518 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   5.356 |    7.519 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.453 |   5.809 |    7.971 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   5.809 |    7.972 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.616 |   6.425 |    8.588 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   6.425 |    8.588 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.610 |   7.036 |    9.198 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   7.036 |    9.199 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.203 |   7.239 |    9.402 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   7.240 |    9.402 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.377 |   7.617 |    9.779 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   7.617 |    9.780 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.246 |   7.863 |   10.025 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |   7.863 |   10.026 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.350 |   8.212 |   10.375 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |   8.213 |   10.375 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.594 |   8.806 |   10.969 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |   8.806 |   10.969 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.572 |   9.379 |   11.541 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |   9.380 |   11.542 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.590 |   9.970 |   12.133 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |   9.970 |   12.133 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.576 |  10.546 |   12.708 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  10.546 |   12.709 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.614 |  11.160 |   13.323 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  11.160 |   13.323 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.588 |  11.748 |   13.911 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  11.749 |   13.911 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.914 |  12.662 |   14.825 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  12.662 |   14.825 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.939 |  13.601 |   15.764 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  13.601 |   15.764 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.657 |  14.259 |   16.421 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  14.259 |   16.421 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.342 |  14.601 |   16.764 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  14.601 |   16.764 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.379 |  14.980 |   17.143 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  14.980 |   17.143 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  15.536 |   17.699 | 
     | u_mul_cntrl/U573/IN2                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | OAI21   | 0.002 |  15.537 |   17.700 | 
     | u_mul_cntrl/U573/OUT                               |   ^   | u_mul_cntrl/n348                                | OAI21   | 0.393 |  15.930 |   18.093 | 
     | u_mul_cntrl/U574/IN1                               |   ^   | u_mul_cntrl/n348                                | AOI21   | 0.000 |  15.930 |   18.093 | 
     | u_mul_cntrl/U574/OUT                               |   v   | u_mul_cntrl/n617                                | AOI21   | 0.492 |  16.422 |   18.585 | 
     | u_mul_cntrl/U748/IN1                               |   v   | u_mul_cntrl/n617                                | AOI21   | 0.000 |  16.422 |   18.585 | 
     | u_mul_cntrl/U748/OUT                               |   ^   | u_mul_cntrl/n882                                | AOI21   | 0.641 |  17.063 |   19.226 | 
     | u_mul_cntrl/exc_reg_reg_0_/D                       |   ^   | u_mul_cntrl/n882                                | DFFRX1  | 0.000 |  17.063 |   19.226 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                |       |       |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK   |        |       |   0.000 |   -2.163 | 
     | u_mul_cntrl/exc_reg_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.163 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.872
+ Phase Shift                  20.000
= Required Time                19.128
- Arrival Time                 16.958
= Slack Time                    2.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.000 |    2.170 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                                   | DFFRX1  | 0.000 |   0.000 |    2.170 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.391 |   1.391 |    3.561 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   1.391 |    3.562 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.800 |   2.192 |    4.362 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   2.192 |    4.363 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.313 |   2.505 |    4.676 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   2.505 |    4.676 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.414 |   2.919 |    5.090 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   2.921 |    5.091 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.268 |   3.188 |    5.359 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   3.189 |    5.359 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.425 |   3.613 |    5.784 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   3.614 |    5.784 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.307 |   3.921 |    6.092 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   3.921 |    6.092 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.336 |   4.257 |    6.428 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   4.258 |    6.428 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.326 |   4.583 |    6.754 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   4.584 |    6.754 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   4.939 |    7.110 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   4.940 |    7.110 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.224 |   5.164 |    7.334 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   5.164 |    7.334 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.386 |   5.550 |    7.720 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   5.550 |    7.721 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.298 |   5.848 |    8.018 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   5.848 |    8.018 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.372 |   6.220 |    8.391 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   6.221 |    8.391 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   6.551 |    8.722 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   6.552 |    8.722 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   6.794 |    8.964 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   6.794 |    8.964 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   7.099 |    9.270 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   7.100 |    9.270 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |   7.616 |    9.786 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.001 |   7.617 |    9.787 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.381 |   7.998 |   10.168 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |   7.998 |   10.168 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.390 |   8.388 |   10.558 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |   8.388 |   10.559 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.373 |   8.761 |   10.931 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |   8.761 |   10.931 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.575 |   9.336 |   11.507 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |   9.337 |   11.507 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |   9.841 |   12.011 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |   9.841 |   12.012 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636                    | NANDX2  | 0.538 |  10.379 |   12.550 | 
     | u_adder_cntrl/U807/IN2                      |   ^   | u_adder_cntrl/n636                    | OAI21   | 0.001 |  10.380 |   12.551 | 
     | u_adder_cntrl/U807/OUT                      |   v   | u_adder_cntrl/n589                    | OAI21   | 0.535 |  10.915 |   13.085 | 
     | u_adder_cntrl/U521/IN2                      |   v   | u_adder_cntrl/n589                    | NANDX2  | 0.000 |  10.915 |   13.086 | 
     | u_adder_cntrl/U521/OUT                      |   ^   | u_adder_cntrl/n619                    | NANDX2  | 0.555 |  11.470 |   13.641 | 
     | u_adder_cntrl/U821_dup/IN1                  |   ^   | u_adder_cntrl/n619                    | NAND3X1 | 0.001 |  11.471 |   13.642 | 
     | u_adder_cntrl/U821_dup/OUT                  |   v   | u_adder_cntrl/FE_RN_2                 | NAND3X1 | 0.455 |  11.926 |   14.097 | 
     | u_adder_cntrl/FE_RC_136_0/IN1               |   v   | u_adder_cntrl/FE_RN_2                 | OAI21   | 0.000 |  11.927 |   14.097 | 
     | u_adder_cntrl/FE_RC_136_0/OUT               |   ^   | u_adder_cntrl/FE_RN_96_0              | OAI21   | 0.492 |  12.419 |   14.589 | 
     | u_adder_cntrl/FE_RC_137_0/IN                |   ^   | u_adder_cntrl/FE_RN_96_0              | INVX4   | 0.000 |  12.419 |   14.589 | 
     | u_adder_cntrl/FE_RC_137_0/OUT               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | INVX4   | 0.326 |  12.745 |   14.916 | 
     | u_adder_cntrl/FE_RC_72_0/IN3                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n34 | AOI22   | 0.000 |  12.746 |   14.916 | 
     | u_adder_cntrl/FE_RC_72_0/OUT                |   ^   | u_adder_cntrl/n175                    | AOI22   | 0.399 |  13.145 |   15.315 | 
     | u_adder_cntrl/U179/IN                       |   ^   | u_adder_cntrl/n175                    | INVX4   | 0.000 |  13.145 |   15.315 | 
     | u_adder_cntrl/U179/OUT                      |   v   | u_adder_cntrl/n176                    | INVX4   | 0.332 |  13.477 |   15.648 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/CIN   |   v   | u_adder_cntrl/n176                    | FULLADD | 0.000 |  13.477 |   15.648 | 
     | u_adder_cntrl/DP_OP_1074_157_5430_U14/COUT  |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | FULLADD | 1.140 |  14.618 |   16.788 | 
     | u_adder_cntrl/FE_OCPC865_n187/IN            |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | BUF4X   | 0.000 |  14.618 |   16.788 | 
     | u_adder_cntrl/FE_OCPC865_n187/OUT           |   v   | u_adder_cntrl/FE_OCPN865_n187         | BUF4X   | 0.698 |  15.316 |   17.486 | 
     | u_adder_cntrl/FE_RC_42_0/IN                 |   v   | u_adder_cntrl/FE_OCPN865_n187         | INVX4   | 0.000 |  15.316 |   17.486 | 
     | u_adder_cntrl/FE_RC_42_0/OUT                |   ^   | u_adder_cntrl/FE_RN_30_0              | INVX4   | 0.155 |  15.471 |   17.641 | 
     | u_adder_cntrl/FE_RC_41_0/IN2                |   ^   | u_adder_cntrl/FE_RN_30_0              | NANDX2  | 0.000 |  15.471 |   17.641 | 
     | u_adder_cntrl/FE_RC_41_0/OUT                |   v   | u_adder_cntrl/FE_RN_31_0              | NANDX2  | 0.159 |  15.630 |   17.801 | 
     | u_adder_cntrl/FE_RC_37_0/IN1                |   v   | u_adder_cntrl/FE_RN_31_0              | NANDX2  | 0.000 |  15.630 |   17.801 | 
     | u_adder_cntrl/FE_RC_37_0/OUT                |   ^   | u_adder_cntrl/C493_DATA2_2            | NANDX2  | 0.405 |  16.036 |   18.206 | 
     | u_adder_cntrl/U189/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_2            | NANDX2  | 0.001 |  16.037 |   18.207 | 
     | u_adder_cntrl/U189/OUT                      |   v   | u_adder_cntrl/n540                    | NANDX2  | 0.276 |  16.313 |   18.484 | 
     | u_adder_cntrl/U783/IN3                      |   v   | u_adder_cntrl/n540                    | NAND3X1 | 0.000 |  16.314 |   18.484 | 
     | u_adder_cntrl/U783/OUT                      |   ^   | u_adder_cntrl/n1158                   | NAND3X1 | 0.643 |  16.957 |   19.127 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/D   |   ^   | u_adder_cntrl/n1158                   | DFFRX1  | 0.001 |  16.958 |   19.128 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                             |       |       |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK   |        |       |   0.000 |   -2.170 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.170 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_adder_cntrl/Final_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Final_Mantissa_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.773
+ Phase Shift                  20.000
= Required Time                19.227
- Arrival Time                 17.031
= Slack Time                    2.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                           |         |       |   0.000 |    2.196 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                           | DFFRX1  | 0.000 |   0.000 |    2.196 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192            | DFFRX1  | 1.391 |   1.391 |    3.586 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192            | NANDX2  | 0.000 |   1.391 |    3.587 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174            | NANDX2  | 0.800 |   2.192 |    4.387 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174            | INVX4   | 0.000 |   2.192 |    4.388 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362            | INVX4   | 0.313 |   2.505 |    4.701 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362            | NANDX2  | 0.000 |   2.505 |    4.701 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285            | NANDX2  | 0.414 |   2.919 |    5.115 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285            | INVX4   | 0.001 |   2.921 |    5.116 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275            | INVX4   | 0.268 |   3.188 |    5.384 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275            | NANDX2  | 0.000 |   3.188 |    5.384 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288            | NANDX2  | 0.425 |   3.613 |    5.809 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288            | INVX4   | 0.001 |   3.614 |    5.810 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276            | INVX4   | 0.307 |   3.921 |    6.117 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276            | NANDX2  | 0.000 |   3.921 |    6.117 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289            | NANDX2  | 0.336 |   4.257 |    6.453 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289            | INVX4   | 0.000 |   4.258 |    6.453 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278            | INVX4   | 0.326 |   4.583 |    6.779 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278            | NANDX2  | 0.000 |   4.584 |    6.779 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244            | NANDX2  | 0.356 |   4.939 |    7.135 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244            | INVX4   | 0.000 |   4.940 |    7.135 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292            | INVX4   | 0.224 |   5.164 |    7.359 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292            | NANDX2  | 0.000 |   5.164 |    7.359 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294            | NANDX2  | 0.386 |   5.550 |    7.746 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294            | INVX4   | 0.000 |   5.550 |    7.746 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279            | INVX4   | 0.298 |   5.848 |    8.043 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279            | NANDX2  | 0.000 |   5.848 |    8.044 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4         | NANDX2  | 0.372 |   6.220 |    8.416 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4         | INVX4   | 0.001 |   6.221 |    8.416 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280            | INVX4   | 0.330 |   6.551 |    8.747 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280            | NANDX2  | 0.000 |   6.552 |    8.747 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.242 |   6.794 |    8.989 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.000 |   6.794 |    8.989 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301            | NANDX2  | 0.305 |   7.099 |    9.295 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301            | NANDX2  | 0.000 |   7.099 |    9.295 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724            | NANDX2  | 0.516 |   7.616 |    9.812 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724            | INVX4   | 0.001 |   7.616 |    9.812 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457            | INVX4   | 0.381 |   7.997 |   10.193 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457            | NANDX2  | 0.000 |   7.998 |   10.193 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446            | NANDX2  | 0.390 |   8.388 |   10.583 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446            | INVX4   | 0.000 |   8.388 |   10.584 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313            | INVX4   | 0.373 |   8.761 |   10.956 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313            | NAND3X1 | 0.000 |   8.761 |   10.957 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0      | NAND3X1 | 0.575 |   9.336 |   11.532 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0      | INVX4   | 0.000 |   9.337 |   11.532 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334            | INVX4   | 0.504 |   9.841 |   12.036 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334            | NANDX2  | 0.000 |   9.841 |   12.037 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636            | NANDX2  | 0.538 |  10.379 |   12.575 | 
     | u_adder_cntrl/FE_OCPC773_n636/IN            |   ^   | u_adder_cntrl/n636            | BUF4X   | 0.001 |  10.380 |   12.576 | 
     | u_adder_cntrl/FE_OCPC773_n636/OUT           |   ^   | u_adder_cntrl/FE_OCPN773_n636 | BUF4X   | 0.688 |  11.067 |   13.263 | 
     | u_adder_cntrl/U661/IN3                      |   ^   | u_adder_cntrl/FE_OCPN773_n636 | NAND3X1 | 0.000 |  11.068 |   13.264 | 
     | u_adder_cntrl/U661/OUT                      |   v   | u_adder_cntrl/n315            | NAND3X1 | 0.286 |  11.354 |   13.549 | 
     | u_adder_cntrl/U201/IN                       |   v   | u_adder_cntrl/n315            | INVX1   | 0.000 |  11.354 |   13.549 | 
     | u_adder_cntrl/U201/OUT                      |   ^   | u_adder_cntrl/n316            | INVX1   | 0.436 |  11.790 |   13.986 | 
     | u_adder_cntrl/U504/IN2                      |   ^   | u_adder_cntrl/n316            | NANDX2  | 0.000 |  11.791 |   13.986 | 
     | u_adder_cntrl/U504/OUT                      |   v   | u_adder_cntrl/n365            | NANDX2  | 0.406 |  12.197 |   14.392 | 
     | u_adder_cntrl/U666/IN                       |   v   | u_adder_cntrl/n365            | INVX4   | 0.000 |  12.197 |   14.393 | 
     | u_adder_cntrl/U666/OUT                      |   ^   | u_adder_cntrl/n727            | INVX4   | 0.419 |  12.616 |   14.811 | 
     | u_adder_cntrl/U500/IN2                      |   ^   | u_adder_cntrl/n727            | NANDX2  | 0.001 |  12.617 |   14.812 | 
     | u_adder_cntrl/U500/OUT                      |   v   | u_adder_cntrl/n473            | NANDX2  | 0.430 |  13.047 |   15.243 | 
     | u_adder_cntrl/U667/IN                       |   v   | u_adder_cntrl/n473            | INVX4   | 0.001 |  13.048 |   15.243 | 
     | u_adder_cntrl/U667/OUT                      |   ^   | u_adder_cntrl/n751            | INVX4   | 0.572 |  13.620 |   15.816 | 
     | u_adder_cntrl/U842/IN1                      |   ^   | u_adder_cntrl/n751            | AOI22   | 0.002 |  13.622 |   15.818 | 
     | u_adder_cntrl/U842/OUT                      |   v   | u_adder_cntrl/n1083           | AOI22   | 0.605 |  14.227 |   16.423 | 
     | u_adder_cntrl/U474/IN1                      |   v   | u_adder_cntrl/n1083           | NANDX2  | 0.000 |  14.227 |   16.423 | 
     | u_adder_cntrl/U474/OUT                      |   ^   | u_adder_cntrl/n1084           | NANDX2  | 0.445 |  14.672 |   16.868 | 
     | u_adder_cntrl/U24/IN                        |   ^   | u_adder_cntrl/n1084           | INVX1   | 0.000 |  14.672 |   16.868 | 
     | u_adder_cntrl/U24/OUT                       |   v   | u_adder_cntrl/n17             | INVX1   | 0.431 |  15.104 |   17.299 | 
     | u_adder_cntrl/U33/IN2                       |   v   | u_adder_cntrl/n17             | OAI21   | 0.000 |  15.104 |   17.300 | 
     | u_adder_cntrl/U33/OUT                       |   ^   | u_adder_cntrl/n26             | OAI21   | 0.407 |  15.510 |   17.706 | 
     | u_adder_cntrl/U34/IN3                       |   ^   | u_adder_cntrl/n26             | AOI21   | 0.000 |  15.511 |   17.706 | 
     | u_adder_cntrl/U34/OUT                       |   v   | u_adder_cntrl/n27             | AOI21   | 0.776 |  16.287 |   18.482 | 
     | u_adder_cntrl/U36/IN2                       |   v   | u_adder_cntrl/n27             | OAI21   | 0.001 |  16.288 |   18.483 | 
     | u_adder_cntrl/U36/OUT                       |   ^   | u_adder_cntrl/n1129           | OAI21   | 0.743 |  17.031 |   19.227 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_5_/D   |   ^   | u_adder_cntrl/n1129           | DFFRX1  | 0.000 |  17.031 |   19.227 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                             |       |       |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK   |        |       |   0.000 |   -2.196 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.196 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_adder_cntrl/exc_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/exc_reg_reg_1_/D            (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.754
+ Phase Shift                  20.000
= Required Time                19.246
- Arrival Time                 16.938
= Slack Time                    2.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                           |         |       |   0.000 |    2.308 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                           | DFFRX1  | 0.000 |   0.000 |    2.308 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192            | DFFRX1  | 1.391 |   1.391 |    3.699 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192            | NANDX2  | 0.000 |   1.391 |    3.699 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174            | NANDX2  | 0.800 |   2.192 |    4.500 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174            | INVX4   | 0.000 |   2.192 |    4.500 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362            | INVX4   | 0.313 |   2.505 |    4.813 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362            | NANDX2  | 0.000 |   2.505 |    4.813 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285            | NANDX2  | 0.414 |   2.919 |    5.227 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285            | INVX4   | 0.001 |   2.921 |    5.228 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275            | INVX4   | 0.268 |   3.188 |    5.496 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275            | NANDX2  | 0.000 |   3.188 |    5.496 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288            | NANDX2  | 0.425 |   3.613 |    5.921 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288            | INVX4   | 0.001 |   3.614 |    5.922 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276            | INVX4   | 0.307 |   3.921 |    6.229 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276            | NANDX2  | 0.000 |   3.921 |    6.229 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289            | NANDX2  | 0.336 |   4.257 |    6.565 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289            | INVX4   | 0.000 |   4.258 |    6.565 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278            | INVX4   | 0.326 |   4.583 |    6.891 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278            | NANDX2  | 0.000 |   4.584 |    6.891 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244            | NANDX2  | 0.356 |   4.939 |    7.247 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244            | INVX4   | 0.000 |   4.940 |    7.247 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292            | INVX4   | 0.224 |   5.164 |    7.471 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292            | NANDX2  | 0.000 |   5.164 |    7.471 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294            | NANDX2  | 0.386 |   5.550 |    7.858 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294            | INVX4   | 0.000 |   5.550 |    7.858 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279            | INVX4   | 0.298 |   5.848 |    8.156 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279            | NANDX2  | 0.000 |   5.848 |    8.156 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4         | NANDX2  | 0.372 |   6.220 |    8.528 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4         | INVX4   | 0.001 |   6.221 |    8.529 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280            | INVX4   | 0.330 |   6.551 |    8.859 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280            | NANDX2  | 0.000 |   6.552 |    8.859 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.242 |   6.794 |    9.101 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.000 |   6.794 |    9.102 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301            | NANDX2  | 0.305 |   7.099 |    9.407 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301            | NANDX2  | 0.000 |   7.099 |    9.407 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724            | NANDX2  | 0.516 |   7.616 |    9.924 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724            | INVX4   | 0.001 |   7.616 |    9.924 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457            | INVX4   | 0.381 |   7.997 |   10.305 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457            | NANDX2  | 0.000 |   7.998 |   10.306 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446            | NANDX2  | 0.390 |   8.388 |   10.695 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446            | INVX4   | 0.000 |   8.388 |   10.696 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313            | INVX4   | 0.373 |   8.761 |   11.068 | 
     | u_adder_cntrl/U549_dup1/IN2                 |   v   | u_adder_cntrl/n313            | NANDX2  | 0.001 |   8.762 |   11.069 | 
     | u_adder_cntrl/U549_dup1/OUT                 |   ^   | u_adder_cntrl/FE_RN_7         | NANDX2  | 0.351 |   9.112 |   11.420 | 
     | u_adder_cntrl/U205/IN                       |   ^   | u_adder_cntrl/FE_RN_7         | INVX4   | 0.000 |   9.113 |   11.420 | 
     | u_adder_cntrl/U205/OUT                      |   v   | u_adder_cntrl/n697            | INVX4   | 0.307 |   9.420 |   11.727 | 
     | u_adder_cntrl/U529/IN2                      |   v   | u_adder_cntrl/n697            | NANDX2  | 0.001 |   9.420 |   11.728 | 
     | u_adder_cntrl/U529/OUT                      |   ^   | u_adder_cntrl/n708            | NANDX2  | 0.578 |   9.999 |   12.306 | 
     | u_adder_cntrl/FE_OCPC824_n708/IN            |   ^   | u_adder_cntrl/n708            | BUF4X   | 0.002 |  10.000 |   12.308 | 
     | u_adder_cntrl/FE_OCPC824_n708/OUT           |   ^   | u_adder_cntrl/FE_OCPN824_n708 | BUF4X   | 0.654 |  10.655 |   12.962 | 
     | u_adder_cntrl/U95/IN1                       |   ^   | u_adder_cntrl/FE_OCPN824_n708 | NOR2X1  | 0.000 |  10.655 |   12.962 | 
     | u_adder_cntrl/U95/OUT                       |   v   | u_adder_cntrl/n84             | NOR2X1  | 0.480 |  11.135 |   13.443 | 
     | u_adder_cntrl/U96/IN3                       |   v   | u_adder_cntrl/n84             | AOI21   | 0.000 |  11.135 |   13.443 | 
     | u_adder_cntrl/U96/OUT                       |   ^   | u_adder_cntrl/n85             | AOI21   | 0.393 |  11.528 |   13.836 | 
     | u_adder_cntrl/U97/IN2                       |   ^   | u_adder_cntrl/n85             | NAND2X1 | 0.000 |  11.528 |   13.836 | 
     | u_adder_cntrl/U97/OUT                       |   v   | u_adder_cntrl/n86             | NAND2X1 | 0.331 |  11.859 |   14.166 | 
     | u_adder_cntrl/U98/IN3                       |   v   | u_adder_cntrl/n86             | AOI21   | 0.000 |  11.859 |   14.166 | 
     | u_adder_cntrl/U98/OUT                       |   ^   | u_adder_cntrl/n87             | AOI21   | 0.358 |  12.217 |   14.525 | 
     | u_adder_cntrl/U99/IN3                       |   ^   | u_adder_cntrl/n87             | OAI21   | 0.000 |  12.217 |   14.525 | 
     | u_adder_cntrl/U99/OUT                       |   v   | u_adder_cntrl/n88             | OAI21   | 0.373 |  12.591 |   14.898 | 
     | u_adder_cntrl/U103/IN1                      |   v   | u_adder_cntrl/n88             | NOR2X1  | 0.000 |  12.591 |   14.898 | 
     | u_adder_cntrl/U103/OUT                      |   ^   | u_adder_cntrl/n677            | NOR2X1  | 0.511 |  13.102 |   15.410 | 
     | u_adder_cntrl/U833/IN1                      |   ^   | u_adder_cntrl/n677            | AOI21   | 0.000 |  13.103 |   15.410 | 
     | u_adder_cntrl/U833/OUT                      |   v   | u_adder_cntrl/n796            | AOI21   | 0.664 |  13.767 |   16.074 | 
     | u_adder_cntrl/U931/IN1                      |   v   | u_adder_cntrl/n796            | AOI21   | 0.000 |  13.767 |   16.075 | 
     | u_adder_cntrl/U931/OUT                      |   ^   | u_adder_cntrl/n795            | AOI21   | 0.492 |  14.259 |   16.567 | 
     | u_adder_cntrl/U932/IN2                      |   ^   | u_adder_cntrl/n795            | NOR2X1  | 0.000 |  14.259 |   16.567 | 
     | u_adder_cntrl/U932/OUT                      |   v   | u_adder_cntrl/n852            | NOR2X1  | 0.483 |  14.742 |   17.050 | 
     | u_adder_cntrl/FE_OFC937_n852/IN             |   v   | u_adder_cntrl/n852            | INVX1   | 0.000 |  14.743 |   17.050 | 
     | u_adder_cntrl/FE_OFC937_n852/OUT            |   ^   | u_adder_cntrl/FE_OFN937_n852  | INVX1   | 0.707 |  15.449 |   17.757 | 
     | u_adder_cntrl/FE_OFC938_n852/IN             |   ^   | u_adder_cntrl/FE_OFN937_n852  | INVX8   | 0.000 |  15.450 |   17.757 | 
     | u_adder_cntrl/FE_OFC938_n852/OUT            |   v   | u_adder_cntrl/FE_OFN938_n852  | INVX8   | 0.779 |  16.229 |   18.536 | 
     | u_adder_cntrl/U1002/IN1                     |   v   | u_adder_cntrl/FE_OFN938_n852  | OAI21   | 0.002 |  16.231 |   18.538 | 
     | u_adder_cntrl/U1002/OUT                     |   ^   | u_adder_cntrl/n1155           | OAI21   | 0.707 |  16.938 |   19.245 | 
     | u_adder_cntrl/exc_reg_reg_1_/D              |   ^   | u_adder_cntrl/n1155           | DFFRX1  | 0.000 |  16.938 |   19.246 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                  |       |       |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK   |        |       |   0.000 |   -2.308 | 
     | u_adder_cntrl/exc_reg_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.308 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_booth_Adder_datain2_reg_8_/CLK 
Endpoint:   u_booth_Adder_datain2_reg_8_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_M_reg_reg_0_/QB        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.826
+ Phase Shift                  20.000
= Required Time                19.174
- Arrival Time                 16.855
= Slack Time                    2.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                                |       |                 |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-----------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK             |        |       |   0.000 |    2.319 | 
     | u_booth_M_reg_reg_0_/CLK       |   ^   | CLK             | DFFRX1 | 0.000 |   0.000 |    2.319 | 
     | u_booth_M_reg_reg_0_/QB        |   v   | n1737           | DFFRX1 | 1.420 |   1.420 |    3.739 | 
     | U2146/IN1                      |   v   | n1737           | NANDX2 | 0.000 |   1.420 |    3.739 | 
     | U2146/OUT                      |   ^   | n2062           | NANDX2 | 0.801 |   2.221 |    4.540 | 
     | U2147/IN2                      |   ^   | n2062           | NOR2X1 | 0.000 |   2.221 |    4.541 | 
     | U2147/OUT                      |   v   | n2057           | NOR2X1 | 0.500 |   2.721 |    5.041 | 
     | FE_OFC946_n2057/IN             |   v   | n2057           | INVX1  | 0.000 |   2.721 |    5.041 | 
     | FE_OFC946_n2057/OUT            |   ^   | FE_OFN946_n2057 | INVX1  | 0.473 |   3.194 |    5.513 | 
     | FE_OFC947_n2057/IN             |   ^   | FE_OFN946_n2057 | INVX4  | 0.000 |   3.194 |    5.513 | 
     | FE_OFC947_n2057/OUT            |   v   | FE_OFN947_n2057 | INVX4  | 1.112 |   4.306 |    6.625 | 
     | FE_OFC657_n2057/IN             |   v   | FE_OFN947_n2057 | BUF4X  | 0.002 |   4.307 |    6.627 | 
     | FE_OFC657_n2057/OUT            |   v   | FE_OFN657_n2057 | BUF4X  | 0.804 |   5.111 |    7.431 | 
     | U1777/IN                       |   v   | FE_OFN657_n2057 | INVX4  | 0.000 |   5.112 |    7.431 | 
     | U1777/OUT                      |   ^   | n2058           | INVX4  | 0.987 |   6.098 |    8.417 | 
     | U2148/IN1                      |   ^   | n2058           | NOR2X1 | 0.005 |   6.103 |    8.423 | 
     | U2148/OUT                      |   v   | n2053           | NOR2X1 | 1.155 |   7.259 |    9.578 | 
     | U1758/IN                       |   v   | n2053           | INVX4  | 0.000 |   7.259 |    9.578 | 
     | U1758/OUT                      |   ^   | n2054           | INVX4  | 1.281 |   8.540 |   10.859 | 
     | U2149/IN2                      |   ^   | n2054           | NOR2X1 | 0.002 |   8.542 |   10.861 | 
     | U2149/OUT                      |   v   | n2049           | NOR2X1 | 0.877 |   9.419 |   11.738 | 
     | FE_OFC942_n2049/IN             |   v   | n2049           | INVX1  | 0.000 |   9.419 |   11.738 | 
     | FE_OFC942_n2049/OUT            |   ^   | FE_OFN942_n2049 | INVX1  | 0.529 |   9.948 |   12.268 | 
     | FE_OFC943_n2049/IN             |   ^   | FE_OFN942_n2049 | INVX4  | 0.000 |   9.949 |   12.268 | 
     | FE_OFC943_n2049/OUT            |   v   | FE_OFN943_n2049 | INVX4  | 1.168 |  11.116 |   13.436 | 
     | U1711/IN                       |   v   | FE_OFN943_n2049 | INVX4  | 0.004 |  11.120 |   13.439 | 
     | U1711/OUT                      |   ^   | n2050           | INVX4  | 1.453 |  12.574 |   14.893 | 
     | U2150/IN1                      |   ^   | n2050           | NOR2X1 | 0.002 |  12.575 |   14.895 | 
     | U2150/OUT                      |   v   | n2045           | NOR2X1 | 1.151 |  13.726 |   16.045 | 
     | U1674/IN                       |   v   | n2045           | INVX4  | 0.000 |  13.726 |   16.046 | 
     | U1674/OUT                      |   ^   | n2046           | INVX4  | 1.262 |  14.989 |   17.308 | 
     | U2151/IN2                      |   ^   | n2046           | NOR2X1 | 0.002 |  14.991 |   17.310 | 
     | U2151/OUT                      |   v   | n2041           | NOR2X1 | 1.085 |  16.076 |   18.395 | 
     | U2153/IN1                      |   v   | n2041           | AOI21  | 0.000 |  16.076 |   18.395 | 
     | U2153/OUT                      |   ^   | n705            | AOI21  | 0.779 |  16.854 |   19.173 | 
     | u_booth_Adder_datain2_reg_8_/D |   ^   | n705            | DFFRX1 | 0.000 |  16.855 |   19.174 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                  |       |       |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK   |        |       |   0.000 |   -2.319 | 
     | u_booth_Adder_datain2_reg_8_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.319 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_adder_cntrl/Final_Mantissa_reg_reg_9_/CLK 
Endpoint:   u_adder_cntrl/Final_Mantissa_reg_reg_9_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.776
+ Phase Shift                  20.000
= Required Time                19.224
- Arrival Time                 16.835
= Slack Time                    2.389
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                           |         |       |   0.000 |    2.389 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK                           | DFFRX1  | 0.000 |   0.000 |    2.389 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192            | DFFRX1  | 1.391 |   1.391 |    3.780 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192            | NANDX2  | 0.000 |   1.391 |    3.780 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174            | NANDX2  | 0.800 |   2.192 |    4.581 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174            | INVX4   | 0.000 |   2.192 |    4.581 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362            | INVX4   | 0.313 |   2.505 |    4.894 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362            | NANDX2  | 0.000 |   2.505 |    4.894 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285            | NANDX2  | 0.414 |   2.919 |    5.308 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285            | INVX4   | 0.001 |   2.921 |    5.309 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275            | INVX4   | 0.268 |   3.188 |    5.577 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275            | NANDX2  | 0.000 |   3.188 |    5.577 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288            | NANDX2  | 0.425 |   3.613 |    6.002 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288            | INVX4   | 0.001 |   3.614 |    6.003 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276            | INVX4   | 0.307 |   3.921 |    6.310 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276            | NANDX2  | 0.000 |   3.921 |    6.310 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289            | NANDX2  | 0.336 |   4.257 |    6.646 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289            | INVX4   | 0.000 |   4.258 |    6.646 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278            | INVX4   | 0.326 |   4.583 |    6.972 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278            | NANDX2  | 0.000 |   4.584 |    6.972 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244            | NANDX2  | 0.356 |   4.939 |    7.328 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244            | INVX4   | 0.000 |   4.940 |    7.328 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292            | INVX4   | 0.224 |   5.164 |    7.552 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292            | NANDX2  | 0.000 |   5.164 |    7.553 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294            | NANDX2  | 0.386 |   5.550 |    7.939 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294            | INVX4   | 0.000 |   5.550 |    7.939 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279            | INVX4   | 0.298 |   5.848 |    8.237 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279            | NANDX2  | 0.000 |   5.848 |    8.237 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4         | NANDX2  | 0.372 |   6.220 |    8.609 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4         | INVX4   | 0.001 |   6.221 |    8.610 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280            | INVX4   | 0.330 |   6.551 |    8.940 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280            | NANDX2  | 0.000 |   6.552 |    8.940 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.242 |   6.794 |    9.183 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.000 |   6.794 |    9.183 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301            | NANDX2  | 0.305 |   7.099 |    9.488 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301            | NANDX2  | 0.000 |   7.099 |    9.488 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724            | NANDX2  | 0.516 |   7.616 |   10.005 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724            | INVX4   | 0.001 |   7.616 |   10.005 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457            | INVX4   | 0.381 |   7.997 |   10.386 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457            | NANDX2  | 0.000 |   7.998 |   10.387 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446            | NANDX2  | 0.390 |   8.388 |   10.776 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446            | INVX4   | 0.000 |   8.388 |   10.777 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313            | INVX4   | 0.373 |   8.761 |   11.149 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313            | NAND3X1 | 0.000 |   8.761 |   11.150 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0      | NAND3X1 | 0.575 |   9.336 |   11.725 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0      | INVX4   | 0.000 |   9.337 |   11.726 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334            | INVX4   | 0.504 |   9.841 |   12.230 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334            | NANDX2  | 0.000 |   9.841 |   12.230 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636            | NANDX2  | 0.538 |  10.379 |   12.768 | 
     | u_adder_cntrl/FE_OCPC773_n636/IN            |   ^   | u_adder_cntrl/n636            | BUF4X   | 0.001 |  10.380 |   12.769 | 
     | u_adder_cntrl/FE_OCPC773_n636/OUT           |   ^   | u_adder_cntrl/FE_OCPN773_n636 | BUF4X   | 0.688 |  11.068 |   13.456 | 
     | u_adder_cntrl/U661/IN3                      |   ^   | u_adder_cntrl/FE_OCPN773_n636 | NAND3X1 | 0.000 |  11.068 |   13.457 | 
     | u_adder_cntrl/U661/OUT                      |   v   | u_adder_cntrl/n315            | NAND3X1 | 0.286 |  11.354 |   13.743 | 
     | u_adder_cntrl/U201/IN                       |   v   | u_adder_cntrl/n315            | INVX1   | 0.000 |  11.354 |   13.743 | 
     | u_adder_cntrl/U201/OUT                      |   ^   | u_adder_cntrl/n316            | INVX1   | 0.436 |  11.790 |   14.179 | 
     | u_adder_cntrl/U504/IN2                      |   ^   | u_adder_cntrl/n316            | NANDX2  | 0.000 |  11.791 |   14.180 | 
     | u_adder_cntrl/U504/OUT                      |   v   | u_adder_cntrl/n365            | NANDX2  | 0.406 |  12.197 |   14.586 | 
     | u_adder_cntrl/U666/IN                       |   v   | u_adder_cntrl/n365            | INVX4   | 0.000 |  12.197 |   14.586 | 
     | u_adder_cntrl/U666/OUT                      |   ^   | u_adder_cntrl/n727            | INVX4   | 0.419 |  12.616 |   15.005 | 
     | u_adder_cntrl/U500/IN2                      |   ^   | u_adder_cntrl/n727            | NANDX2  | 0.001 |  12.617 |   15.006 | 
     | u_adder_cntrl/U500/OUT                      |   v   | u_adder_cntrl/n473            | NANDX2  | 0.430 |  13.047 |   15.436 | 
     | u_adder_cntrl/U667/IN                       |   v   | u_adder_cntrl/n473            | INVX4   | 0.001 |  13.048 |   15.437 | 
     | u_adder_cntrl/U667/OUT                      |   ^   | u_adder_cntrl/n751            | INVX4   | 0.572 |  13.620 |   16.009 | 
     | u_adder_cntrl/U842/IN1                      |   ^   | u_adder_cntrl/n751            | AOI22   | 0.002 |  13.622 |   16.011 | 
     | u_adder_cntrl/U842/OUT                      |   v   | u_adder_cntrl/n1083           | AOI22   | 0.605 |  14.227 |   16.616 | 
     | u_adder_cntrl/U474/IN1                      |   v   | u_adder_cntrl/n1083           | NANDX2  | 0.000 |  14.227 |   16.616 | 
     | u_adder_cntrl/U474/OUT                      |   ^   | u_adder_cntrl/n1084           | NANDX2  | 0.445 |  14.672 |   17.061 | 
     | u_adder_cntrl/U119/IN1                      |   ^   | u_adder_cntrl/n1084           | NAND2X1 | 0.000 |  14.673 |   17.061 | 
     | u_adder_cntrl/U119/OUT                      |   v   | u_adder_cntrl/n117            | NAND2X1 | 0.275 |  14.947 |   17.336 | 
     | u_adder_cntrl/U120/IN3                      |   v   | u_adder_cntrl/n117            | NAND3X1 | 0.000 |  14.947 |   17.336 | 
     | u_adder_cntrl/U120/OUT                      |   ^   | u_adder_cntrl/n122            | NAND3X1 | 0.415 |  15.362 |   17.751 | 
     | u_adder_cntrl/U122/IN1                      |   ^   | u_adder_cntrl/n122            | NOR2X1  | 0.000 |  15.362 |   17.751 | 
     | u_adder_cntrl/U122/OUT                      |   v   | u_adder_cntrl/n124            | NOR2X1  | 0.770 |  16.132 |   18.521 | 
     | u_adder_cntrl/U127/IN2                      |   v   | u_adder_cntrl/n124            | OAI21   | 0.000 |  16.132 |   18.521 | 
     | u_adder_cntrl/U127/OUT                      |   ^   | u_adder_cntrl/n1125           | OAI21   | 0.702 |  16.835 |   19.223 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_9_/D   |   ^   | u_adder_cntrl/n1125           | DFFRX1  | 0.000 |  16.835 |   19.224 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                             |       |       |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK   |        |       |   0.000 |   -2.389 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_9_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.389 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_mul_cntrl/Debug_valid_reg_reg/CLK 
Endpoint:   u_mul_cntrl/Debug_valid_reg_reg/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.639
+ Phase Shift                  20.000
= Required Time                19.361
- Arrival Time                 16.739
= Slack Time                    2.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.000 |    2.622 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK                            | DFFRX1  | 0.000 |   0.000 |    2.622 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.005 |   1.005 |    3.627 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   1.005 |    3.627 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.732 |   1.737 |    4.358 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   1.738 |    4.360 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.486 |   2.224 |    4.846 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   2.224 |    4.846 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.282 |   2.506 |    5.128 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   2.506 |    5.128 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.285 |   2.792 |    5.414 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   2.792 |    5.414 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.487 |   3.279 |    5.901 | 
     | U1950/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   3.281 |    5.903 | 
     | U1950/OUT                          |   v   | Booth_dataout[13]              | NOR2X1  | 0.892 |   4.173 |    6.795 | 
     | FE_OFC679_Booth_dataout_13_/IN     |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   4.174 |    6.796 | 
     | FE_OFC679_Booth_dataout_13_/OUT    |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.833 |   5.007 |    7.629 | 
     | u_mul_cntrl/U69/IN                 |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   5.009 |    7.631 | 
     | u_mul_cntrl/U69/OUT                |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   5.212 |    7.833 | 
     | u_mul_cntrl/U384/IN1               |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   5.212 |    7.834 | 
     | u_mul_cntrl/U384/OUT               |   v   | u_mul_cntrl/n410               | NANDX2  | 0.225 |   5.437 |    8.059 | 
     | u_mul_cntrl/U383/IN                |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   5.437 |    8.059 | 
     | u_mul_cntrl/U383/OUT               |   ^   | u_mul_cntrl/n178               | INVX4   | 0.335 |   5.772 |    8.394 | 
     | u_mul_cntrl/U380_dup/IN2           |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   5.773 |    8.394 | 
     | u_mul_cntrl/U380_dup/OUT           |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.310 |   6.083 |    8.705 | 
     | u_mul_cntrl/U379/IN2               |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   6.083 |    8.705 | 
     | u_mul_cntrl/U379/OUT               |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.340 |   6.423 |    9.045 | 
     | u_mul_cntrl/U378/IN                |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   6.423 |    9.045 | 
     | u_mul_cntrl/U378/OUT               |   v   | u_mul_cntrl/n187               | INVX4   | 0.237 |   6.660 |    9.282 | 
     | u_mul_cntrl/U377/IN2               |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   6.660 |    9.282 | 
     | u_mul_cntrl/U377/OUT               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   6.908 |    9.530 | 
     | u_mul_cntrl/U376/IN2               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   6.908 |    9.530 | 
     | u_mul_cntrl/U376/OUT               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |   7.158 |    9.780 | 
     | u_mul_cntrl/U266/IN1               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |   7.158 |    9.780 | 
     | u_mul_cntrl/U266/OUT               |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |   7.465 |   10.087 | 
     | u_mul_cntrl/U374/IN                |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |   7.466 |   10.088 | 
     | u_mul_cntrl/U374/OUT               |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |   7.750 |   10.372 | 
     | u_mul_cntrl/FE_RC_102_0/IN1        |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |   7.750 |   10.372 | 
     | u_mul_cntrl/FE_RC_102_0/OUT        |   ^   | u_mul_cntrl/n222               | NANDX2  | 0.394 |   8.144 |   10.766 | 
     | u_mul_cntrl/U512_dup/IN1           |   ^   | u_mul_cntrl/n222               | NOR2X1  | 0.000 |   8.145 |   10.767 | 
     | u_mul_cntrl/U512_dup/OUT           |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.682 |   8.826 |   11.448 | 
     | u_mul_cntrl/U371/IN2               |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |   8.826 |   11.448 | 
     | u_mul_cntrl/U371/OUT               |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.600 |   9.427 |   12.049 | 
     | u_mul_cntrl/FE_RC_65_0/IN2         |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |   9.427 |   12.049 | 
     | u_mul_cntrl/FE_RC_65_0/OUT         |   v   | u_mul_cntrl/n232               | NAND3X1 | 0.453 |   9.880 |   12.502 | 
     | u_mul_cntrl/U84/IN                 |   v   | u_mul_cntrl/n232               | INVX4   | 0.000 |   9.880 |   12.502 | 
     | u_mul_cntrl/U84/OUT                |   ^   | u_mul_cntrl/n233               | INVX4   | 0.273 |  10.153 |   12.775 | 
     | u_mul_cntrl/U369/IN2               |   ^   | u_mul_cntrl/n233               | NANDX2  | 0.000 |  10.153 |   12.775 | 
     | u_mul_cntrl/U369/OUT               |   v   | u_mul_cntrl/n448               | NANDX2  | 0.356 |  10.508 |   13.130 | 
     | u_mul_cntrl/U29/IN3                |   v   | u_mul_cntrl/n448               | NAND3X1 | 0.001 |  10.509 |   13.131 | 
     | u_mul_cntrl/U29/OUT                |   ^   | u_mul_cntrl/n464               | NAND3X1 | 0.903 |  11.412 |   14.034 | 
     | u_mul_cntrl/U556/IN2               |   ^   | u_mul_cntrl/n464               | NOR2X1  | 0.001 |  11.413 |   14.035 | 
     | u_mul_cntrl/U556/OUT               |   v   | u_mul_cntrl/n433               | NOR2X1  | 1.106 |  12.518 |   15.140 | 
     | u_mul_cntrl/U394/IN                |   v   | u_mul_cntrl/n433               | INVX1   | 0.000 |  12.519 |   15.140 | 
     | u_mul_cntrl/U394/OUT               |   ^   | u_mul_cntrl/n434               | INVX1   | 0.871 |  13.389 |   16.011 | 
     | u_mul_cntrl/U252/IN2               |   ^   | u_mul_cntrl/n434               | NANDX2  | 0.000 |  13.390 |   16.012 | 
     | u_mul_cntrl/U252/OUT               |   v   | u_mul_cntrl/n480               | NANDX2  | 0.396 |  13.785 |   16.407 | 
     | u_mul_cntrl/U626/IN3               |   v   | u_mul_cntrl/n480               | OAI21   | 0.000 |  13.786 |   16.408 | 
     | u_mul_cntrl/U626/OUT               |   ^   | u_mul_cntrl/n487               | OAI21   | 0.383 |  14.169 |   16.791 | 
     | u_mul_cntrl/U627/IN1               |   ^   | u_mul_cntrl/n487               | AOI21   | 0.001 |  14.170 |   16.792 | 
     | u_mul_cntrl/U627/OUT               |   v   | u_mul_cntrl/n488               | AOI21   | 0.771 |  14.941 |   17.563 | 
     | u_mul_cntrl/U628/IN2               |   v   | u_mul_cntrl/n488               | NOR2X1  | 0.001 |  14.942 |   17.564 | 
     | u_mul_cntrl/U628/OUT               |   ^   | u_mul_cntrl/n96                | NOR2X1  | 0.930 |  15.872 |   18.494 | 
     | u_mul_cntrl/FE_OFC1020_n96/IN      |   ^   | u_mul_cntrl/n96                | BUF4X   | 0.002 |  15.874 |   18.496 | 
     | u_mul_cntrl/FE_OFC1020_n96/OUT     |   ^   | u_mul_cntrl/FE_OFN1020_n96     | BUF4X   | 0.862 |  16.736 |   19.358 | 
     | u_mul_cntrl/Debug_valid_reg_reg/D  |   ^   | u_mul_cntrl/FE_OFN1020_n96     | DFFRX1  | 0.002 |  16.739 |   19.361 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                     |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                 |   ^   | CLK   |        |       |   0.000 |   -2.622 | 
     | u_mul_cntrl/Debug_valid_reg_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.622 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op1_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.529
+ Phase Shift                  20.000
= Required Time                19.471
- Arrival Time                 16.796
= Slack Time                    2.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                               |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                           |        |       |   0.000 |    2.675 | 
     | AdderCntrl_Op1_reg_8_/CLK               |   ^   | CLK                           | DFFRX1 | 0.000 |   0.000 |    2.675 | 
     | AdderCntrl_Op1_reg_8_/Q                 |   v   | AdderCntrl_Op1[8]             | DFFRX1 | 1.256 |   1.256 |    3.931 | 
     | FE_OFC695_AdderCntrl_Op1_8_/IN          |   v   | AdderCntrl_Op1[8]             | INVX4  | 0.000 |   1.256 |    3.931 | 
     | FE_OFC695_AdderCntrl_Op1_8_/OUT         |   ^   | FE_OFN695_AdderCntrl_Op1_8_   | INVX4  | 0.554 |   1.811 |    4.486 | 
     | FE_OFC696_AdderCntrl_Op1_8_/IN          |   ^   | FE_OFN695_AdderCntrl_Op1_8_   | INVX8  | 0.000 |   1.811 |    4.486 | 
     | FE_OFC696_AdderCntrl_Op1_8_/OUT         |   v   | FE_OFN696_AdderCntrl_Op1_8_   | INVX8  | 0.773 |   2.584 |    5.259 | 
     | u_adder_cntrl/U879/IN1                  |   v   | FE_OFN696_AdderCntrl_Op1_8_   | NOR2X1 | 0.005 |   2.589 |    5.264 | 
     | u_adder_cntrl/U879/OUT                  |   ^   | u_adder_cntrl/n773            | NOR2X1 | 0.675 |   3.265 |    5.940 | 
     | u_adder_cntrl/U904/IN3                  |   ^   | u_adder_cntrl/n773            | AOI21  | 0.000 |   3.265 |    5.940 | 
     | u_adder_cntrl/U904/OUT                  |   v   | u_adder_cntrl/n779            | AOI21  | 0.960 |   4.225 |    6.900 | 
     | u_adder_cntrl/U907/IN2                  |   v   | u_adder_cntrl/n779            | OAI21  | 0.000 |   4.225 |    6.900 | 
     | u_adder_cntrl/U907/OUT                  |   ^   | u_adder_cntrl/n879            | OAI21  | 0.813 |   5.038 |    7.713 | 
     | u_adder_cntrl/U1034/IN2                 |   ^   | u_adder_cntrl/n879            | AOI21  | 0.001 |   5.039 |    7.714 | 
     | u_adder_cntrl/U1034/OUT                 |   v   | u_adder_cntrl/n895            | AOI21  | 0.819 |   5.858 |    8.533 | 
     | u_adder_cntrl/U1035/IN2                 |   v   | u_adder_cntrl/n895            | OAI21  | 0.001 |   5.859 |    8.534 | 
     | u_adder_cntrl/U1035/OUT                 |   ^   | u_adder_cntrl/n900            | OAI21  | 0.931 |   6.790 |    9.465 | 
     | u_adder_cntrl/U1036/IN4                 |   ^   | u_adder_cntrl/n900            | AOI22  | 0.000 |   6.790 |    9.465 | 
     | u_adder_cntrl/U1036/OUT                 |   v   | u_adder_cntrl/n888            | AOI22  | 0.656 |   7.447 |   10.122 | 
     | u_adder_cntrl/FE_OFC620_n888/IN         |   v   | u_adder_cntrl/n888            | INVX4  | 0.000 |   7.447 |   10.122 | 
     | u_adder_cntrl/FE_OFC620_n888/OUT        |   ^   | u_adder_cntrl/FE_OFN620_n888  | INVX4  | 0.451 |   7.899 |   10.574 | 
     | u_adder_cntrl/FE_OFC621_n888/IN         |   ^   | u_adder_cntrl/FE_OFN620_n888  | INVX8  | 0.001 |   7.899 |   10.574 | 
     | u_adder_cntrl/FE_OFC621_n888/OUT        |   v   | u_adder_cntrl/FE_OFN621_n888  | INVX8  | 0.632 |   8.531 |   11.206 | 
     | u_adder_cntrl/U1039/IN2                 |   v   | u_adder_cntrl/FE_OFN621_n888  | MUX2X1 | 0.006 |   8.537 |   11.212 | 
     | u_adder_cntrl/U1039/OUT                 |   v   | u_adder_cntrl/n889            | MUX2X1 | 0.459 |   8.996 |   11.671 | 
     | u_adder_cntrl/U329/IN1                  |   v   | u_adder_cntrl/n889            | NANDX2 | 0.000 |   8.996 |   11.671 | 
     | u_adder_cntrl/U329/OUT                  |   ^   | u_adder_cntrl/n890            | NANDX2 | 0.516 |   9.512 |   12.187 | 
     | u_adder_cntrl/FE_OFC985_n890/IN         |   ^   | u_adder_cntrl/n890            | BUF8X  | 0.000 |   9.512 |   12.187 | 
     | u_adder_cntrl/FE_OFC985_n890/OUT        |   ^   | u_adder_cntrl/FE_OFN985_n890  | BUF8X  | 0.812 |  10.324 |   12.999 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | u_adder_cntrl/FE_OFN985_n890  | MUX2X1 | 0.004 |  10.329 |   13.004 | 
     | u_adder_cntrl/U1040/OUT                 |   ^   | u_adder_cntrl/n897            | MUX2X1 | 0.503 |  10.832 |   13.507 | 
     | u_adder_cntrl/U1044/IN1                 |   ^   | u_adder_cntrl/n897            | NOR2X1 | 0.001 |  10.832 |   13.507 | 
     | u_adder_cntrl/U1044/OUT                 |   v   | u_adder_cntrl/n898            | NOR2X1 | 0.735 |  11.568 |   14.243 | 
     | u_adder_cntrl/U1045/IN3                 |   v   | u_adder_cntrl/n898            | OAI21  | 0.000 |  11.568 |   14.243 | 
     | u_adder_cntrl/U1045/OUT                 |   ^   | u_adder_cntrl/n899            | OAI21  | 0.371 |  11.939 |   14.614 | 
     | u_adder_cntrl/U1046/IN3                 |   ^   | u_adder_cntrl/n899            | AOI21  | 0.000 |  11.939 |   14.614 | 
     | u_adder_cntrl/U1046/OUT                 |   v   | u_adder_cntrl/n946            | AOI21  | 0.709 |  12.648 |   15.323 | 
     | u_adder_cntrl/FE_OFC614_n946/IN         |   v   | u_adder_cntrl/n946            | BUF4X  | 0.000 |  12.649 |   15.324 | 
     | u_adder_cntrl/FE_OFC614_n946/OUT        |   v   | u_adder_cntrl/FE_OFN614_n946  | BUF4X  | 0.762 |  13.411 |   16.086 | 
     | u_adder_cntrl/U457/IN2                  |   v   | u_adder_cntrl/FE_OFN614_n946  | NANDX2 | 0.003 |  13.414 |   16.089 | 
     | u_adder_cntrl/U457/OUT                  |   ^   | u_adder_cntrl/n1065           | NANDX2 | 0.549 |  13.962 |   16.637 | 
     | u_adder_cntrl/U451/IN                   |   ^   | u_adder_cntrl/n1065           | INVX4  | 0.001 |  13.963 |   16.638 | 
     | u_adder_cntrl/U451/OUT                  |   v   | u_adder_cntrl/n1075           | INVX4  | 0.339 |  14.303 |   16.978 | 
     | u_adder_cntrl/U450/IN1                  |   v   | u_adder_cntrl/n1075           | NANDX2 | 0.000 |  14.303 |   16.978 | 
     | u_adder_cntrl/U450/OUT                  |   ^   | u_adder_cntrl/n950            | NANDX2 | 0.388 |  14.691 |   17.366 | 
     | u_adder_cntrl/U1098/IN2                 |   ^   | u_adder_cntrl/n950            | NOR2X1 | 0.000 |  14.691 |   17.366 | 
     | u_adder_cntrl/U1098/OUT                 |   v   | u_adder_cntrl/n1044           | NOR2X1 | 0.439 |  15.130 |   17.805 | 
     | u_adder_cntrl/FE_OFC713_n1044/IN        |   v   | u_adder_cntrl/n1044           | BUF4X  | 0.000 |  15.130 |   17.805 | 
     | u_adder_cntrl/FE_OFC713_n1044/OUT       |   v   | u_adder_cntrl/FE_OFN713_n1044 | BUF4X  | 0.653 |  15.783 |   18.458 | 
     | u_adder_cntrl/U1151/IN3                 |   v   | u_adder_cntrl/FE_OFN713_n1044 | AOI21  | 0.000 |  15.783 |   18.458 | 
     | u_adder_cntrl/U1151/OUT                 |   ^   | u_adder_cntrl/n1045           | AOI21  | 0.385 |  16.168 |   18.843 | 
     | u_adder_cntrl/U1152/IN3                 |   ^   | u_adder_cntrl/n1045           | OAI21  | 0.000 |  16.169 |   18.844 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n1136           | OAI21  | 0.627 |  16.795 |   19.471 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1136           | DFFRX1 | 0.000 |  16.796 |   19.471 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -2.675 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.675 | 
     +-------------------------------------------------------------------------------------------------+ 

