{
  "Top": "guitar_effects",
  "RtlTop": "guitar_effects",
  "RtlPrefix": "",
  "RtlSubPrefix": "guitar_effects_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "INPUT": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<16>, 2, 5, 6>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "INPUT_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OUTPUT": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<16>, 2, 5, 6>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "OUTPUT_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "control": {
      "index": "2",
      "direction": "in",
      "srcType": "char&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "control",
          "usage": "data",
          "direction": "in"
        }]
    },
    "distortion_threshold": {
      "index": "3",
      "direction": "in",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "distortion_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "distortion_clip_factor": {
      "index": "4",
      "direction": "in",
      "srcType": "float&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "distortion_clip_factor",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compression_min_threshold": {
      "index": "5",
      "direction": "in",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "compression_min_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compression_max_threshold": {
      "index": "6",
      "direction": "in",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "compression_max_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compression_zero_threshold": {
      "index": "7",
      "direction": "in",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "compression_zero_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "delay_mult": {
      "index": "8",
      "direction": "in",
      "srcType": "float&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "delay_mult",
          "usage": "data",
          "direction": "in"
        }]
    },
    "delay_samples": {
      "index": "9",
      "direction": "in",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "delay_samples",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/du.kad\/Desktop\/EECE4632FinalProject\/guitar_effects_cpp",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "guitar_effects"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "guitar_effects",
    "Version": "1.0",
    "DisplayName": "Guitar_effects",
    "Revision": "2113488249",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_guitar_effects_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/guitar_effects.cpp"],
    "Vhdl": [
      "impl\/vhdl\/guitar_effects_compression.vhd",
      "impl\/vhdl\/guitar_effects_compression_buffer_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/guitar_effects_control_r_s_axi.vhd",
      "impl\/vhdl\/guitar_effects_delay_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/guitar_effects_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/guitar_effects_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/guitar_effects_guitar_effects_Pipeline_2.vhd",
      "impl\/vhdl\/guitar_effects_regslice_both.vhd",
      "impl\/vhdl\/guitar_effects_sdiv_16ns_16s_16_20_seq_1.vhd",
      "impl\/vhdl\/guitar_effects_sitofp_32s_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/guitar_effects_srem_17ns_17ns_17_21_seq_1.vhd",
      "impl\/vhdl\/guitar_effects.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/guitar_effects_compression.v",
      "impl\/verilog\/guitar_effects_compression_buffer_RAM_AUTO_0R0W.dat",
      "impl\/verilog\/guitar_effects_compression_buffer_RAM_AUTO_0R0W.v",
      "impl\/verilog\/guitar_effects_control_r_s_axi.v",
      "impl\/verilog\/guitar_effects_delay_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/guitar_effects_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/guitar_effects_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/guitar_effects_guitar_effects_Pipeline_2.v",
      "impl\/verilog\/guitar_effects_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/guitar_effects_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/guitar_effects_regslice_both.v",
      "impl\/verilog\/guitar_effects_sdiv_16ns_16s_16_20_seq_1.v",
      "impl\/verilog\/guitar_effects_sitofp_32s_32_6_no_dsp_1.v",
      "impl\/verilog\/guitar_effects_srem_17ns_17ns_17_21_seq_1.v",
      "impl\/verilog\/guitar_effects.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/guitar_effects_v1_0\/data\/guitar_effects.mdd",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/data\/guitar_effects.tcl",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects.c",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects.h",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects_hw.h",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects_linux.c",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/guitar_effects_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/guitar_effects_sitofp_32s_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/guitar_effects.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "guitar_effects_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name guitar_effects_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "guitar_effects_sitofp_32s_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name guitar_effects_sitofp_32s_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "control",
          "access": "W",
          "description": "Data signal of control",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "control",
              "access": "W",
              "description": "Bit 7 to 0 of control"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "distortion_threshold",
          "access": "W",
          "description": "Data signal of distortion_threshold",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "distortion_threshold",
              "access": "W",
              "description": "Bit 15 to 0 of distortion_threshold"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "distortion_clip_factor",
          "access": "W",
          "description": "Data signal of distortion_clip_factor",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "distortion_clip_factor",
              "access": "W",
              "description": "Bit 31 to 0 of distortion_clip_factor"
            }]
        },
        {
          "offset": "0x28",
          "name": "compression_min_threshold",
          "access": "W",
          "description": "Data signal of compression_min_threshold",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "compression_min_threshold",
              "access": "W",
              "description": "Bit 15 to 0 of compression_min_threshold"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "compression_max_threshold",
          "access": "W",
          "description": "Data signal of compression_max_threshold",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "compression_max_threshold",
              "access": "W",
              "description": "Bit 15 to 0 of compression_max_threshold"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "compression_zero_threshold",
          "access": "W",
          "description": "Data signal of compression_zero_threshold",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "compression_zero_threshold",
              "access": "W",
              "description": "Bit 15 to 0 of compression_zero_threshold"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "delay_mult",
          "access": "W",
          "description": "Data signal of delay_mult",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "delay_mult",
              "access": "W",
              "description": "Bit 31 to 0 of delay_mult"
            }]
        },
        {
          "offset": "0x48",
          "name": "delay_samples",
          "access": "W",
          "description": "Data signal of delay_samples",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "delay_samples",
              "access": "W",
              "description": "Bit 31 to 0 of delay_samples"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "control"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "distortion_threshold"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "distortion_clip_factor"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "compression_min_threshold"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "compression_max_threshold"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "compression_zero_threshold"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "delay_mult"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "delay_samples"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control_r:INPUT_r:OUTPUT_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "INPUT_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "INPUT_r_",
      "ports": [
        "INPUT_r_TDATA",
        "INPUT_r_TDEST",
        "INPUT_r_TID",
        "INPUT_r_TKEEP",
        "INPUT_r_TLAST",
        "INPUT_r_TREADY",
        "INPUT_r_TSTRB",
        "INPUT_r_TUSER",
        "INPUT_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "INPUT"
        }]
    },
    "OUTPUT_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "OUTPUT_r_",
      "ports": [
        "OUTPUT_r_TDATA",
        "OUTPUT_r_TDEST",
        "OUTPUT_r_TID",
        "OUTPUT_r_TKEEP",
        "OUTPUT_r_TLAST",
        "OUTPUT_r_TREADY",
        "OUTPUT_r_TSTRB",
        "OUTPUT_r_TUSER",
        "OUTPUT_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "OUTPUT"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "INPUT_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_r_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "INPUT_r_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "INPUT_r_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "INPUT_r_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "INPUT_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_r_TID": {
      "dir": "in",
      "width": "5"
    },
    "OUTPUT_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "OUTPUT_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "OUTPUT_r_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "OUTPUT_r_TKEEP": {
      "dir": "out",
      "width": "2"
    },
    "OUTPUT_r_TSTRB": {
      "dir": "out",
      "width": "2"
    },
    "OUTPUT_r_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "OUTPUT_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_r_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "guitar_effects",
      "Instances": [
        {
          "ModuleName": "guitar_effects_Pipeline_2",
          "InstanceName": "grp_guitar_effects_Pipeline_2_fu_296"
        },
        {
          "ModuleName": "compression",
          "InstanceName": "grp_compression_fu_301"
        }
      ]
    },
    "Info": {
      "guitar_effects_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compression": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "guitar_effects": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "guitar_effects_Pipeline_2": {
        "Latency": {
          "LatencyBest": "44102",
          "LatencyAvg": "44102",
          "LatencyWorst": "44102",
          "PipelineII": "44102",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.683"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "44100",
            "Latency": "44100",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compression": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "16",
          "LatencyWorst": "32",
          "PipelineIIMin": "1",
          "PipelineIIMax": "32",
          "PipelineII": "1 ~ 32",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.413"
        },
        "Area": {
          "FF": "557",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1488",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "guitar_effects": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "73",
            "PipelineDepth": "5 ~ 73"
          }],
        "Area": {
          "BRAM_18K": "65",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "23",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "2086",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "4883",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-27 15:09:10 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
