\hypertarget{struct_core_debug___type}{}\section{Referencia de la Estructura Core\+Debug\+\_\+\+Type}
\label{struct_core_debug___type}\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}


Structure type to access the Core Debug Register (Core\+Debug).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_core_debug___type_a39bc5e68dc6071187fbe2348891eabfa}{D\+H\+C\+SR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_core_debug___type_a7b49cb58573da77cc8a83a1b21262180}{D\+C\+R\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_core_debug___type_a5bcffe99d1d5471d5e5befbc6272ebf0}{D\+C\+R\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_core_debug___type_a6cdfc0a6ce3e988cc02c2d6e8107d193}{D\+E\+M\+CR}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Structure type to access the Core Debug Register (Core\+Debug). 

Definición en la línea 1132 del archivo core\+\_\+cm3.\+h.



\subsection{Documentación de los campos}
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+C\+R\+DR@{D\+C\+R\+DR}}
\index{D\+C\+R\+DR@{D\+C\+R\+DR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+R\+DR}{DCRDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+R\+DR}\hypertarget{struct_core_debug___type_a5bcffe99d1d5471d5e5befbc6272ebf0}{}\label{struct_core_debug___type_a5bcffe99d1d5471d5e5befbc6272ebf0}
Offset\+: 0x008 (R/W) Debug Core Register Data Register 

Definición en la línea 1136 del archivo core\+\_\+cm3.\+h.

\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+C\+R\+SR@{D\+C\+R\+SR}}
\index{D\+C\+R\+SR@{D\+C\+R\+SR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+R\+SR}{DCRSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t D\+C\+R\+SR}\hypertarget{struct_core_debug___type_a7b49cb58573da77cc8a83a1b21262180}{}\label{struct_core_debug___type_a7b49cb58573da77cc8a83a1b21262180}
Offset\+: 0x004 ( /W) Debug Core Register Selector Register 

Definición en la línea 1135 del archivo core\+\_\+cm3.\+h.

\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+E\+M\+CR@{D\+E\+M\+CR}}
\index{D\+E\+M\+CR@{D\+E\+M\+CR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+E\+M\+CR}{DEMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+E\+M\+CR}\hypertarget{struct_core_debug___type_a6cdfc0a6ce3e988cc02c2d6e8107d193}{}\label{struct_core_debug___type_a6cdfc0a6ce3e988cc02c2d6e8107d193}
Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register 

Definición en la línea 1137 del archivo core\+\_\+cm3.\+h.

\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+H\+C\+SR@{D\+H\+C\+SR}}
\index{D\+H\+C\+SR@{D\+H\+C\+SR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+H\+C\+SR}{DHCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+C\+SR}\hypertarget{struct_core_debug___type_a39bc5e68dc6071187fbe2348891eabfa}{}\label{struct_core_debug___type_a39bc5e68dc6071187fbe2348891eabfa}
Offset\+: 0x000 (R/W) Debug Halting Control and Status Register 

Definición en la línea 1134 del archivo core\+\_\+cm3.\+h.



La documentación para esta estructura fue generada a partir de los siguientes ficheros\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
