[INF:CM0023] Creating log file ../../../../build/regression/YosysOldUsb/slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] rtl/usb_phy.v:77:1: Compile module "work@usb_phy".

[INF:CP0303] rtl/usb_rx_phy.v:79:1: Compile module "work@usb_rx_phy".

[INF:CP0303] rtl/usb_tx_phy.v:77:1: Compile module "work@usb_tx_phy".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] rtl/usb_phy.v:80:3: Implicit port type (wire) for "txdp",
there are 8 more instances of this message.

[NTE:CP0309] rtl/usb_rx_phy.v:85:4: Implicit port type (wire) for "RxValid_o",
there are 4 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] rtl/usb_phy.v:77:1: Top level module "work@usb_phy".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                63
assignment                                           165
begin                                                 26
bit_select                                             8
case_item                                             26
case_stmt                                              4
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             314
cont_assign                                           15
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         63
function                                               9
if_else                                               56
if_stmt                                               40
include_file_info                                      3
int_typespec                                          37
int_var                                                4
io_decl                                               11
logic_net                                            230
logic_typespec                                       162
logic_var                                              1
module                                                12
operation                                            231
package                                                2
param_assign                                          28
parameter                                             28
part_select                                            2
port                                                  80
range                                                 75
ref_obj                                              658
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysOldUsb/slpp_all/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/usb_phy/rtl/usb_phy.v    | ${SURELOG_DIR}/build/regression/YosysOldUsb/roundtrip/usb_phy_000.v    | 76 | 183 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/usb_phy/rtl/usb_rx_phy.v | ${SURELOG_DIR}/build/regression/YosysOldUsb/roundtrip/usb_rx_phy_000.v | 115 | 451 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/usb_phy/rtl/usb_tx_phy.v | ${SURELOG_DIR}/build/regression/YosysOldUsb/roundtrip/usb_tx_phy_000.v | 168 | 464 | 

