

================================================================
== Vitis HLS Report for 'prep'
================================================================
* Date:           Mon May  2 01:13:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.136 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_382_1   |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_274_1  |        ?|        ?|         ?|          -|          -|     16|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 22 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 20 8 
8 --> 9 14 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 7 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_assign_2_loc = alloca i64 1"   --->   Operation 23 'alloca' 'x_assign_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%y_assign_loc = alloca i64 1"   --->   Operation 24 'alloca' 'y_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%z_assign_loc = alloca i64 1"   --->   Operation 25 'alloca' 'z_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add172345_i_loc = alloca i64 1"   --->   Operation 26 'alloca' 'add172345_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_assign_3_loc = alloca i64 1"   --->   Operation 27 'alloca' 'x_assign_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%y_assign_1_loc = alloca i64 1"   --->   Operation 28 'alloca' 'y_assign_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%z_assign_1_loc = alloca i64 1"   --->   Operation 29 'alloca' 'z_assign_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add186789_i_loc = alloca i64 1"   --->   Operation 30 'alloca' 'add186789_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%val_loc = alloca i64 1"   --->   Operation 31 'alloca' 'val_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%splitBlock = alloca i64 1" [ECE418FinalProject/fullCode.c:272]   --->   Operation 32 'alloca' 'splitBlock' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 33> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%messageBlocks = alloca i64 1" [ECE418FinalProject/fullCode.c:373]   --->   Operation 33 'alloca' 'messageBlocks' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%messageSchedule = alloca i64 1" [ECE418FinalProject/fullCode.c:383]   --->   Operation 34 'alloca' 'messageSchedule' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%blocksUsed = call i25 @padv4, i5 %messageBlocks, i5 %message5binary, i5 %messageLengthInBinary2" [ECE418FinalProject/fullCode.c:378]   --->   Operation 35 'call' 'blocksUsed' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 36 [1/2] (0.00ns)   --->   "%blocksUsed = call i25 @padv4, i5 %messageBlocks, i5 %message5binary, i5 %messageLengthInBinary2" [ECE418FinalProject/fullCode.c:378]   --->   Operation 36 'call' 'blocksUsed' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (2.41ns)   --->   "%icmp_ln382 = icmp_sgt  i25 %blocksUsed, i25 0" [ECE418FinalProject/fullCode.c:382]   --->   Operation 37 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 2.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void %._crit_edge, void %.lr.ph" [ECE418FinalProject/fullCode.c:382]   --->   Operation 38 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 39 'alloca' 'j' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 40 'alloca' 'empty' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32 1"   --->   Operation 41 'alloca' 'empty_32' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_33' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32 1"   --->   Operation 43 'alloca' 'empty_34' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 44 'alloca' 'empty_35' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 45 'alloca' 'empty_36' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 46 'alloca' 'empty_37' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 47 'alloca' 'empty_38' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln314 = trunc i25 %blocksUsed" [ECE418FinalProject/fullCode.c:314]   --->   Operation 48 'trunc' 'trunc_ln314' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.15ns)   --->   "%hash_load = load i32 0" [ECE418FinalProject/fullCode.c:314]   --->   Operation 49 'load' 'hash_load' <Predicate = (icmp_ln382)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 50 [2/2] (2.15ns)   --->   "%hash_load_1 = load i32 1" [ECE418FinalProject/fullCode.c:315]   --->   Operation 50 'load' 'hash_load_1' <Predicate = (icmp_ln382)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/1] (1.61ns)   --->   "%store_ln382 = store i24 0, i24 %j" [ECE418FinalProject/fullCode.c:382]   --->   Operation 51 'store' 'store_ln382' <Predicate = (icmp_ln382)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 3.76>
ST_3 : Operation 52 [1/2] (2.15ns)   --->   "%hash_load = load i32 0" [ECE418FinalProject/fullCode.c:314]   --->   Operation 52 'load' 'hash_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/2] (2.15ns)   --->   "%hash_load_1 = load i32 1" [ECE418FinalProject/fullCode.c:315]   --->   Operation 53 'load' 'hash_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 54 [2/2] (2.15ns)   --->   "%hash_load_2 = load i32 2" [ECE418FinalProject/fullCode.c:316]   --->   Operation 54 'load' 'hash_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 55 [2/2] (2.15ns)   --->   "%hash_load_3 = load i32 3" [ECE418FinalProject/fullCode.c:317]   --->   Operation 55 'load' 'hash_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln382 = store i32 %hash_load_1, i32 %empty_32" [ECE418FinalProject/fullCode.c:382]   --->   Operation 56 'store' 'store_ln382' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln382 = store i32 %hash_load, i32 %empty" [ECE418FinalProject/fullCode.c:382]   --->   Operation 57 'store' 'store_ln382' <Predicate = true> <Delay = 1.61>

State 4 <SV = 3> <Delay = 3.76>
ST_4 : Operation 58 [1/2] (2.15ns)   --->   "%hash_load_2 = load i32 2" [ECE418FinalProject/fullCode.c:316]   --->   Operation 58 'load' 'hash_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 59 [1/2] (2.15ns)   --->   "%hash_load_3 = load i32 3" [ECE418FinalProject/fullCode.c:317]   --->   Operation 59 'load' 'hash_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 60 [2/2] (2.15ns)   --->   "%hash_load_4 = load i32 4" [ECE418FinalProject/fullCode.c:318]   --->   Operation 60 'load' 'hash_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 61 [2/2] (2.15ns)   --->   "%hash_load_5 = load i32 5" [ECE418FinalProject/fullCode.c:319]   --->   Operation 61 'load' 'hash_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 62 [1/1] (1.61ns)   --->   "%store_ln382 = store i32 %hash_load_3, i32 %empty_34" [ECE418FinalProject/fullCode.c:382]   --->   Operation 62 'store' 'store_ln382' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 63 [1/1] (1.61ns)   --->   "%store_ln382 = store i32 %hash_load_2, i32 %empty_33" [ECE418FinalProject/fullCode.c:382]   --->   Operation 63 'store' 'store_ln382' <Predicate = true> <Delay = 1.61>

State 5 <SV = 4> <Delay = 3.76>
ST_5 : Operation 64 [1/2] (2.15ns)   --->   "%hash_load_4 = load i32 4" [ECE418FinalProject/fullCode.c:318]   --->   Operation 64 'load' 'hash_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 65 [1/2] (2.15ns)   --->   "%hash_load_5 = load i32 5" [ECE418FinalProject/fullCode.c:319]   --->   Operation 65 'load' 'hash_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 66 [2/2] (2.15ns)   --->   "%hash_load_6 = load i32 6" [ECE418FinalProject/fullCode.c:320]   --->   Operation 66 'load' 'hash_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 67 [2/2] (2.15ns)   --->   "%hash_load_7 = load i32 7" [ECE418FinalProject/fullCode.c:321]   --->   Operation 67 'load' 'hash_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 68 [1/1] (1.61ns)   --->   "%store_ln382 = store i32 %hash_load_5, i32 %empty_36" [ECE418FinalProject/fullCode.c:382]   --->   Operation 68 'store' 'store_ln382' <Predicate = true> <Delay = 1.61>
ST_5 : Operation 69 [1/1] (1.61ns)   --->   "%store_ln382 = store i32 %hash_load_4, i32 %empty_35" [ECE418FinalProject/fullCode.c:382]   --->   Operation 69 'store' 'store_ln382' <Predicate = true> <Delay = 1.61>

State 6 <SV = 5> <Delay = 3.76>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%splitBlock_addr = getelementptr i5 %splitBlock, i64 0, i64 32"   --->   Operation 70 'getelementptr' 'splitBlock_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (2.15ns)   --->   "%hash_load_6 = load i32 6" [ECE418FinalProject/fullCode.c:320]   --->   Operation 71 'load' 'hash_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 72 [1/2] (2.15ns)   --->   "%hash_load_7 = load i32 7" [ECE418FinalProject/fullCode.c:321]   --->   Operation 72 'load' 'hash_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 73 [1/1] (1.61ns)   --->   "%store_ln382 = store i32 %hash_load_7, i32 %empty_38" [ECE418FinalProject/fullCode.c:382]   --->   Operation 73 'store' 'store_ln382' <Predicate = true> <Delay = 1.61>
ST_6 : Operation 74 [1/1] (1.61ns)   --->   "%store_ln382 = store i32 %hash_load_6, i32 %empty_37" [ECE418FinalProject/fullCode.c:382]   --->   Operation 74 'store' 'store_ln382' <Predicate = true> <Delay = 1.61>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln382 = br void" [ECE418FinalProject/fullCode.c:382]   --->   Operation 75 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.56>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%j_2 = load i24 %j" [ECE418FinalProject/fullCode.c:276]   --->   Operation 76 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.40ns)   --->   "%icmp_ln382_1 = icmp_eq  i24 %j_2, i24 %trunc_ln314" [ECE418FinalProject/fullCode.c:382]   --->   Operation 77 'icmp' 'icmp_ln382_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 78 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.42ns)   --->   "%add_ln382 = add i24 %j_2, i24 1" [ECE418FinalProject/fullCode.c:382]   --->   Operation 79 'add' 'add_ln382' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %icmp_ln382_1, void %.split10, void %._crit_edge.loopexit" [ECE418FinalProject/fullCode.c:382]   --->   Operation 80 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i24 %j_2" [ECE418FinalProject/fullCode.c:276]   --->   Operation 81 'trunc' 'trunc_ln276' <Predicate = (!icmp_ln382_1)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln276_1 = trunc i24 %j_2" [ECE418FinalProject/fullCode.c:276]   --->   Operation 82 'trunc' 'trunc_ln276_1' <Predicate = (!icmp_ln382_1)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %trunc_ln276_1, i9 0" [ECE418FinalProject/fullCode.c:276]   --->   Operation 83 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln382_1)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (2.18ns)   --->   "%add_ln276_1 = add i17 %tmp_cast, i17 %trunc_ln276" [ECE418FinalProject/fullCode.c:276]   --->   Operation 84 'add' 'add_ln276_1' <Predicate = (!icmp_ln382_1)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln382 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [ECE418FinalProject/fullCode.c:382]   --->   Operation 85 'specloopname' 'specloopname_ln382' <Predicate = (!icmp_ln382_1)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.61ns)   --->   "%br_ln274 = br void" [ECE418FinalProject/fullCode.c:274]   --->   Operation 86 'br' 'br_ln274' <Predicate = (!icmp_ln382_1)> <Delay = 1.61>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_load44 = load i32 %empty" [ECE418FinalProject/fullCode.c:314]   --->   Operation 87 'load' 'p_load44' <Predicate = (icmp_ln382_1)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%p_load42 = load i32 %empty_32" [ECE418FinalProject/fullCode.c:315]   --->   Operation 88 'load' 'p_load42' <Predicate = (icmp_ln382_1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (2.15ns)   --->   "%store_ln314 = store i32 %p_load44, i32 0" [ECE418FinalProject/fullCode.c:314]   --->   Operation 89 'store' 'store_ln314' <Predicate = (icmp_ln382_1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 90 [1/1] (2.15ns)   --->   "%store_ln315 = store i32 %p_load42, i32 1" [ECE418FinalProject/fullCode.c:315]   --->   Operation 90 'store' 'store_ln315' <Predicate = (icmp_ln382_1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 3.56>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln274, void %.split2, i5 0, void %.split10" [ECE418FinalProject/fullCode.c:274]   --->   Operation 91 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.44ns)   --->   "%icmp_ln274 = icmp_eq  i5 %i, i5 16" [ECE418FinalProject/fullCode.c:274]   --->   Operation 92 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 93 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.86ns)   --->   "%add_ln274 = add i5 %i, i5 1" [ECE418FinalProject/fullCode.c:274]   --->   Operation 94 'add' 'add_ln274' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln274, void %.split2, void %.preheader10.preheader" [ECE418FinalProject/fullCode.c:274]   --->   Operation 95 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty_41 = trunc i5 %i" [ECE418FinalProject/fullCode.c:274]   --->   Operation 96 'trunc' 'empty_41' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_41, i5 0" [ECE418FinalProject/fullCode.c:274]   --->   Operation 97 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (2.11ns)   --->   "%call_ln274 = call void @prep_Pipeline_VITIS_LOOP_275_2, i9 %tmp_2, i17 %add_ln276_1, i5 %messageBlocks, i5 %splitBlock" [ECE418FinalProject/fullCode.c:274]   --->   Operation 98 'call' 'call_ln274' <Predicate = (!icmp_ln274)> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln0 = call void @prep_Pipeline_VITIS_LOOP_285_3, i32 %messageSchedule"   --->   Operation 99 'call' 'call_ln0' <Predicate = (icmp_ln274)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 100 [1/1] (1.61ns)   --->   "%store_ln382 = store i24 %add_ln382, i24 %j" [ECE418FinalProject/fullCode.c:382]   --->   Operation 100 'store' 'store_ln382' <Predicate = (icmp_ln274)> <Delay = 1.61>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln274 = call void @prep_Pipeline_VITIS_LOOP_275_2, i9 %tmp_2, i17 %add_ln276_1, i5 %messageBlocks, i5 %splitBlock" [ECE418FinalProject/fullCode.c:274]   --->   Operation 101 'call' 'call_ln274' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 102 [1/1] (2.15ns)   --->   "%store_ln279 = store i5 0, i6 %splitBlock_addr" [ECE418FinalProject/fullCode.c:279]   --->   Operation 102 'store' 'store_ln279' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 33> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @prep_Pipeline_VITIS_LOOP_243_1, i5 %splitBlock, i32 %val_loc"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.60>
ST_12 : Operation 104 [1/2] (3.60ns)   --->   "%call_ln0 = call void @prep_Pipeline_VITIS_LOOP_243_1, i5 %splitBlock, i32 %val_loc"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 3.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i5 %i" [ECE418FinalProject/fullCode.c:274]   --->   Operation 105 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [ECE418FinalProject/fullCode.c:270]   --->   Operation 106 'specloopname' 'specloopname_ln270' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%val_loc_load = load i32 %val_loc"   --->   Operation 107 'load' 'val_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%messageSchedule_addr = getelementptr i32 %messageSchedule, i64 0, i64 %zext_ln274" [ECE418FinalProject/fullCode.c:281]   --->   Operation 108 'getelementptr' 'messageSchedule_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln281 = store i32 %val_loc_load, i6 %messageSchedule_addr" [ECE418FinalProject/fullCode.c:281]   --->   Operation 109 'store' 'store_ln281' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln0 = call void @prep_Pipeline_VITIS_LOOP_285_3, i32 %messageSchedule"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 9> <Delay = 0.00>
ST_15 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @prep_Pipeline_VITIS_LOOP_292_4, i32 %messageSchedule"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 10> <Delay = 0.00>
ST_16 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @prep_Pipeline_VITIS_LOOP_292_4, i32 %messageSchedule"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 11> <Delay = 1.61>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%p_load43 = load i32 %empty" [ECE418FinalProject/fullCode.c:393]   --->   Operation 114 'load' 'p_load43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%p_load41 = load i32 %empty_32" [ECE418FinalProject/fullCode.c:394]   --->   Operation 115 'load' 'p_load41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%p_load39 = load i32 %empty_33" [ECE418FinalProject/fullCode.c:395]   --->   Operation 116 'load' 'p_load39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%p_load37 = load i32 %empty_34" [ECE418FinalProject/fullCode.c:396]   --->   Operation 117 'load' 'p_load37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%p_load35 = load i32 %empty_35" [ECE418FinalProject/fullCode.c:397]   --->   Operation 118 'load' 'p_load35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%p_load33 = load i32 %empty_36" [ECE418FinalProject/fullCode.c:398]   --->   Operation 119 'load' 'p_load33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%p_load31 = load i32 %empty_37" [ECE418FinalProject/fullCode.c:399]   --->   Operation 120 'load' 'p_load31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_38" [ECE418FinalProject/fullCode.c:400]   --->   Operation 121 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [2/2] (1.61ns)   --->   "%call_ln396 = call void @prep_Pipeline_VITIS_LOOP_334_1, i32 %p_load37, i32 %p_load39, i32 %p_load41, i32 %p_load43, i32 %p_load, i32 %p_load31, i32 %p_load33, i32 %p_load35, i32 %messageSchedule, i32 %add186789_i_loc, i32 %z_assign_1_loc, i32 %y_assign_1_loc, i32 %x_assign_3_loc, i32 %add172345_i_loc, i32 %z_assign_loc, i32 %y_assign_loc, i32 %x_assign_2_loc, i32 %constants" [ECE418FinalProject/fullCode.c:396]   --->   Operation 122 'call' 'call_ln396' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 12> <Delay = 0.00>
ST_18 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln396 = call void @prep_Pipeline_VITIS_LOOP_334_1, i32 %p_load37, i32 %p_load39, i32 %p_load41, i32 %p_load43, i32 %p_load, i32 %p_load31, i32 %p_load33, i32 %p_load35, i32 %messageSchedule, i32 %add186789_i_loc, i32 %z_assign_1_loc, i32 %y_assign_1_loc, i32 %x_assign_3_loc, i32 %add172345_i_loc, i32 %z_assign_loc, i32 %y_assign_loc, i32 %x_assign_2_loc, i32 %constants" [ECE418FinalProject/fullCode.c:396]   --->   Operation 123 'call' 'call_ln396' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 13> <Delay = 4.31>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%add186789_i_loc_load = load i32 %add186789_i_loc"   --->   Operation 124 'load' 'add186789_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%z_assign_1_loc_load = load i32 %z_assign_1_loc"   --->   Operation 125 'load' 'z_assign_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%y_assign_1_loc_load = load i32 %y_assign_1_loc"   --->   Operation 126 'load' 'y_assign_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%x_assign_3_loc_load = load i32 %x_assign_3_loc"   --->   Operation 127 'load' 'x_assign_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%add172345_i_loc_load = load i32 %add172345_i_loc"   --->   Operation 128 'load' 'add172345_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%z_assign_loc_load = load i32 %z_assign_loc"   --->   Operation 129 'load' 'z_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%y_assign_loc_load = load i32 %y_assign_loc"   --->   Operation 130 'load' 'y_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%x_assign_2_loc_load = load i32 %x_assign_2_loc"   --->   Operation 131 'load' 'x_assign_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (2.70ns)   --->   "%add_ln393 = add i32 %x_assign_3_loc_load, i32 %p_load43" [ECE418FinalProject/fullCode.c:393]   --->   Operation 132 'add' 'add_ln393' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (2.70ns)   --->   "%add_ln394 = add i32 %y_assign_1_loc_load, i32 %p_load41" [ECE418FinalProject/fullCode.c:394]   --->   Operation 133 'add' 'add_ln394' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [1/1] (2.70ns)   --->   "%add_ln395 = add i32 %z_assign_1_loc_load, i32 %p_load39" [ECE418FinalProject/fullCode.c:395]   --->   Operation 134 'add' 'add_ln395' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [1/1] (2.70ns)   --->   "%add_ln396 = add i32 %add186789_i_loc_load, i32 %p_load37" [ECE418FinalProject/fullCode.c:396]   --->   Operation 135 'add' 'add_ln396' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (2.70ns)   --->   "%add_ln397 = add i32 %x_assign_2_loc_load, i32 %p_load35" [ECE418FinalProject/fullCode.c:397]   --->   Operation 136 'add' 'add_ln397' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (2.70ns)   --->   "%add_ln398 = add i32 %y_assign_loc_load, i32 %p_load33" [ECE418FinalProject/fullCode.c:398]   --->   Operation 137 'add' 'add_ln398' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/1] (2.70ns)   --->   "%add_ln399 = add i32 %z_assign_loc_load, i32 %p_load31" [ECE418FinalProject/fullCode.c:399]   --->   Operation 138 'add' 'add_ln399' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (2.70ns)   --->   "%add_ln400 = add i32 %add172345_i_loc_load, i32 %p_load" [ECE418FinalProject/fullCode.c:400]   --->   Operation 139 'add' 'add_ln400' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 140 [1/1] (1.61ns)   --->   "%store_ln400 = store i32 %add_ln400, i32 %empty_38" [ECE418FinalProject/fullCode.c:400]   --->   Operation 140 'store' 'store_ln400' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 141 [1/1] (1.61ns)   --->   "%store_ln399 = store i32 %add_ln399, i32 %empty_37" [ECE418FinalProject/fullCode.c:399]   --->   Operation 141 'store' 'store_ln399' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 142 [1/1] (1.61ns)   --->   "%store_ln398 = store i32 %add_ln398, i32 %empty_36" [ECE418FinalProject/fullCode.c:398]   --->   Operation 142 'store' 'store_ln398' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 143 [1/1] (1.61ns)   --->   "%store_ln397 = store i32 %add_ln397, i32 %empty_35" [ECE418FinalProject/fullCode.c:397]   --->   Operation 143 'store' 'store_ln397' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 144 [1/1] (1.61ns)   --->   "%store_ln396 = store i32 %add_ln396, i32 %empty_34" [ECE418FinalProject/fullCode.c:396]   --->   Operation 144 'store' 'store_ln396' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 145 [1/1] (1.61ns)   --->   "%store_ln395 = store i32 %add_ln395, i32 %empty_33" [ECE418FinalProject/fullCode.c:395]   --->   Operation 145 'store' 'store_ln395' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 146 [1/1] (1.61ns)   --->   "%store_ln394 = store i32 %add_ln394, i32 %empty_32" [ECE418FinalProject/fullCode.c:394]   --->   Operation 146 'store' 'store_ln394' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 147 [1/1] (1.61ns)   --->   "%store_ln393 = store i32 %add_ln393, i32 %empty" [ECE418FinalProject/fullCode.c:393]   --->   Operation 147 'store' 'store_ln393' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 148 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 2.15>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%p_load40 = load i32 %empty_33" [ECE418FinalProject/fullCode.c:316]   --->   Operation 149 'load' 'p_load40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%p_load38 = load i32 %empty_34" [ECE418FinalProject/fullCode.c:317]   --->   Operation 150 'load' 'p_load38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (2.15ns)   --->   "%store_ln316 = store i32 %p_load40, i32 2" [ECE418FinalProject/fullCode.c:316]   --->   Operation 151 'store' 'store_ln316' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 152 [1/1] (2.15ns)   --->   "%store_ln317 = store i32 %p_load38, i32 3" [ECE418FinalProject/fullCode.c:317]   --->   Operation 152 'store' 'store_ln317' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 21 <SV = 8> <Delay = 2.15>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%p_load36 = load i32 %empty_35" [ECE418FinalProject/fullCode.c:318]   --->   Operation 153 'load' 'p_load36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%p_load34 = load i32 %empty_36" [ECE418FinalProject/fullCode.c:319]   --->   Operation 154 'load' 'p_load34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (2.15ns)   --->   "%store_ln318 = store i32 %p_load36, i32 4" [ECE418FinalProject/fullCode.c:318]   --->   Operation 155 'store' 'store_ln318' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_21 : Operation 156 [1/1] (2.15ns)   --->   "%store_ln319 = store i32 %p_load34, i32 5" [ECE418FinalProject/fullCode.c:319]   --->   Operation 156 'store' 'store_ln319' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 22 <SV = 9> <Delay = 2.15>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%p_load32 = load i32 %empty_37" [ECE418FinalProject/fullCode.c:320]   --->   Operation 157 'load' 'p_load32' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%p_load30 = load i32 %empty_38" [ECE418FinalProject/fullCode.c:321]   --->   Operation 158 'load' 'p_load30' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (2.15ns)   --->   "%store_ln320 = store i32 %p_load32, i32 6" [ECE418FinalProject/fullCode.c:320]   --->   Operation 159 'store' 'store_ln320' <Predicate = (icmp_ln382)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_22 : Operation 160 [1/1] (2.15ns)   --->   "%store_ln321 = store i32 %p_load30, i32 7" [ECE418FinalProject/fullCode.c:321]   --->   Operation 160 'store' 'store_ln321' <Predicate = (icmp_ln382)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln408 = br void %._crit_edge" [ECE418FinalProject/fullCode.c:408]   --->   Operation 161 'br' 'br_ln408' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln408 = ret" [ECE418FinalProject/fullCode.c:408]   --->   Operation 162 'ret' 'ret_ln408' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 4.02ns
The critical path consists of the following:
	'call' operation ('blocksUsed', ECE418FinalProject/fullCode.c:378) to 'padv4' [16]  (0 ns)
	'icmp' operation ('icmp_ln382', ECE418FinalProject/fullCode.c:382) [17]  (2.41 ns)
	blocking operation 1.61 ns on control path)

 <State 3>: 3.76ns
The critical path consists of the following:
	'load' operation ('hash_load_1', ECE418FinalProject/fullCode.c:315) on array 'hash' [32]  (2.15 ns)
	'store' operation ('store_ln382', ECE418FinalProject/fullCode.c:382) of variable 'hash_load_1', ECE418FinalProject/fullCode.c:315 on local variable 'empty_32' [45]  (1.61 ns)

 <State 4>: 3.76ns
The critical path consists of the following:
	'load' operation ('hash_load_3', ECE418FinalProject/fullCode.c:317) on array 'hash' [34]  (2.15 ns)
	'store' operation ('store_ln382', ECE418FinalProject/fullCode.c:382) of variable 'hash_load_3', ECE418FinalProject/fullCode.c:317 on local variable 'empty_34' [43]  (1.61 ns)

 <State 5>: 3.76ns
The critical path consists of the following:
	'load' operation ('hash_load_5', ECE418FinalProject/fullCode.c:319) on array 'hash' [36]  (2.15 ns)
	'store' operation ('store_ln382', ECE418FinalProject/fullCode.c:382) of variable 'hash_load_5', ECE418FinalProject/fullCode.c:319 on local variable 'empty_36' [41]  (1.61 ns)

 <State 6>: 3.76ns
The critical path consists of the following:
	'load' operation ('hash_load_7', ECE418FinalProject/fullCode.c:321) on array 'hash' [38]  (2.15 ns)
	'store' operation ('store_ln382', ECE418FinalProject/fullCode.c:382) of variable 'hash_load_7', ECE418FinalProject/fullCode.c:321 on local variable 'empty_38' [39]  (1.61 ns)

 <State 7>: 4.56ns
The critical path consists of the following:
	'load' operation ('j', ECE418FinalProject/fullCode.c:276) on local variable 'j' [50]  (0 ns)
	'add' operation ('add_ln382', ECE418FinalProject/fullCode.c:382) [53]  (2.42 ns)
	blocking operation 2.14 ns on control path)

 <State 8>: 3.57ns
The critical path consists of the following:
	'phi' operation ('i', ECE418FinalProject/fullCode.c:274) with incoming values : ('add_ln274', ECE418FinalProject/fullCode.c:274) [63]  (0 ns)
	'call' operation ('call_ln274', ECE418FinalProject/fullCode.c:274) to 'prep_Pipeline_VITIS_LOOP_275_2' [73]  (2.12 ns)
	blocking operation 1.45 ns on control path)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln279', ECE418FinalProject/fullCode.c:279) of constant 0 on array 'splitBlock', ECE418FinalProject/fullCode.c:272 [74]  (2.15 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 3.6ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'prep_Pipeline_VITIS_LOOP_243_1' [75]  (3.6 ns)

 <State 13>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('messageSchedule_addr', ECE418FinalProject/fullCode.c:281) [77]  (0 ns)
	'store' operation ('store_ln281', ECE418FinalProject/fullCode.c:281) of variable 'val_loc_load' on array 'messageSchedule', ECE418FinalProject/fullCode.c:383 [78]  (3.26 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 1.61ns
The critical path consists of the following:
	'load' operation ('p_load43', ECE418FinalProject/fullCode.c:393) on local variable 'empty' [81]  (0 ns)
	'call' operation ('call_ln396', ECE418FinalProject/fullCode.c:396) to 'prep_Pipeline_VITIS_LOOP_334_1' [91]  (1.61 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 4.31ns
The critical path consists of the following:
	'load' operation ('add172345_i_loc_load') on local variable 'add172345_i_loc' [96]  (0 ns)
	'add' operation ('add_ln400', ECE418FinalProject/fullCode.c:400) [107]  (2.7 ns)
	'store' operation ('store_ln400', ECE418FinalProject/fullCode.c:400) of variable 'add_ln400', ECE418FinalProject/fullCode.c:400 on local variable 'empty_38' [108]  (1.61 ns)

 <State 20>: 2.15ns
The critical path consists of the following:
	'load' operation ('p_load40', ECE418FinalProject/fullCode.c:316) on local variable 'empty_33' [121]  (0 ns)
	'store' operation ('store_ln316', ECE418FinalProject/fullCode.c:316) of variable 'p_load40', ECE418FinalProject/fullCode.c:316 on array 'hash' [129]  (2.15 ns)

 <State 21>: 2.15ns
The critical path consists of the following:
	'load' operation ('p_load36', ECE418FinalProject/fullCode.c:318) on local variable 'empty_35' [123]  (0 ns)
	'store' operation ('store_ln318', ECE418FinalProject/fullCode.c:318) of variable 'p_load36', ECE418FinalProject/fullCode.c:318 on array 'hash' [131]  (2.15 ns)

 <State 22>: 2.15ns
The critical path consists of the following:
	'load' operation ('p_load32', ECE418FinalProject/fullCode.c:320) on local variable 'empty_37' [125]  (0 ns)
	'store' operation ('store_ln320', ECE418FinalProject/fullCode.c:320) of variable 'p_load32', ECE418FinalProject/fullCode.c:320 on array 'hash' [133]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
