<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:198:20:198:34:@W:CD604:@XP_MSG">rcb.vhd(198)</a><!@TM:0> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:64:11:64:21:@W:CD638:@XP_MSG">rcb.vhd(64)</a><!@TM:0> | Signal vram_waddr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:29:4:29:11:@W:CG296:@XP_MSG">ram_fsm.vhd(29)</a><!@TM:0> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:33:26:33:30:@W:CG290:@XP_MSG">ram_fsm.vhd(33)</a><!@TM:0> | Referenced variable data is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:57:11:57:23:@W:CL169:@XP_MSG">rcb.vhd(57)</a><!@TM:0> | Pruning register prev_dbb_bus.rcb_cmd(2 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:57:11:57:23:@W:CL169:@XP_MSG">rcb.vhd(57)</a><!@TM:0> | Pruning register prev_dbb_bus.startcmd  </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:57:11:57:23:@W:CL271:@XP_MSG">rcb.vhd(57)</a><!@TM:0> | Pruning bits 1 to 0 of prev_dbb_bus.X(5 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:57:11:57:23:@W:CL271:@XP_MSG">rcb.vhd(57)</a><!@TM:0> | Pruning bits 1 to 0 of prev_dbb_bus.Y(5 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:75:11:75:21:@W:CL111:@XP_MSG">rcb.vhd(75)</a><!@TM:0> | All reachable assignments to one_vector(0) assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:75:11:75:21:@W:CL111:@XP_MSG">rcb.vhd(75)</a><!@TM:0> | All reachable assignments to one_vector(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:75:11:75:21:@W:CL111:@XP_MSG">rcb.vhd(75)</a><!@TM:0> | All reachable assignments to one_vector(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:75:11:75:21:@W:CL111:@XP_MSG">rcb.vhd(75)</a><!@TM:0> | All reachable assignments to one_vector(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:75:11:75:21:@W:CL111:@XP_MSG">rcb.vhd(75)</a><!@TM:0> | All reachable assignments to one_vector(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:75:11:75:21:@W:CL111:@XP_MSG">rcb.vhd(75)</a><!@TM:0> | All reachable assignments to one_vector(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:75:11:75:21:@W:CL111:@XP_MSG">rcb.vhd(75)</a><!@TM:0> | All reachable assignments to one_vector(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:75:11:75:21:@W:CL111:@XP_MSG">rcb.vhd(75)</a><!@TM:0> | All reachable assignments to one_vector(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:61:31:61:41:@W:CL279:@XP_MSG">rcb.vhd(61)</a><!@TM:0> | Pruning register bits 0 to 1 of prev_state(0 to 7)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:61:31:61:41:@W:CL260:@XP_MSG">rcb.vhd(61)</a><!@TM:0> | Pruning register bit 5 of prev_state(0 to 7)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:61:31:61:41:@W:CL260:@XP_MSG">rcb.vhd(61)</a><!@TM:0> | Pruning register bit 7 of prev_state(0 to 7)  </font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:123:8:123:12:@W:CL238:@XP_MSG">rcb.vhd(123)</a><!@TM:0> | Latch state_transition.assert_sig2 enable evaluates to constant 0, optimized</font>


</pre></samp></body></html>
