xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../EN525.742_Project_4.srcs/sources_1/ip/ila_0/hdl/verilog"
xpm_fifo.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../EN525.742_Project_4.srcs/sources_1/ip/ila_0/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../EN525.742_Project_4.srcs/sources_1/ip/ila_0/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../EN525.742_Project_4.srcs/sources_1/ip/ila_0/hdl/verilog"
ila_0.vhd,vhdl,xil_defaultlib,../../../../EN525.742_Project_4.srcs/sources_1/ip/ila_0/sim/ila_0.vhd,incdir="../../../../EN525.742_Project_4.srcs/sources_1/ip/ila_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
