0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0010: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x002e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0033: mov_imm:
	regs[5] = 0xa0cfcebb, opcode= 0x02
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0049: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x005a: mov_imm:
	regs[5] = 0x2b21ad8f, opcode= 0x02
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0064: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0069: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x006c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0072: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0078: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x007b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x007e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0084: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x008a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x008d: mov_imm:
	regs[5] = 0x23f39e1e, opcode= 0x02
0x0093: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x009c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x00c0: mov_imm:
	regs[5] = 0xf3850c54, opcode= 0x02
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x00cc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00d2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00d8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x00dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00e1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x00e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0102: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0105: mov_imm:
	regs[5] = 0xabceafa5, opcode= 0x02
0x010b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x010e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0120: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x012c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x012f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0138: mov_imm:
	regs[5] = 0x7129828e, opcode= 0x02
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0147: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0150: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0156: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x015c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0160: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0165: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x016c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0174: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0180: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0183: mov_imm:
	regs[5] = 0xa1c3336a, opcode= 0x02
0x018a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x018f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0192: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0196: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x019b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x019e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x01a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x01a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x01a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01bf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01c8: mov_imm:
	regs[5] = 0xbc5a87dd, opcode= 0x02
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01d7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x01da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01e6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x01e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x01f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x01f8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01fe: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0202: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0207: mov_imm:
	regs[5] = 0x3496845c, opcode= 0x02
0x020d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0210: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0213: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0216: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x021c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x021f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0225: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0228: mov_imm:
	regs[5] = 0x283538e2, opcode= 0x02
0x022e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0231: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x023a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0240: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x024c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x024f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0258: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x025b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x025e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0261: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0264: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0268: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x026d: mov_imm:
	regs[5] = 0x285845eb, opcode= 0x02
0x0273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0276: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x027f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0288: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x028b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0297: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x029a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x029d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x02a0: mov_imm:
	regs[5] = 0xa13b7e5e, opcode= 0x02
0x02a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02af: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x02b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02be: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02c7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x02dc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02e2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02eb: mov_imm:
	regs[5] = 0xd2e895c1, opcode= 0x02
0x02f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02f4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x02f7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x02fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0300: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x030c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x030f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0312: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x031b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x031e: mov_imm:
	regs[5] = 0x7526cf19, opcode= 0x02
0x0324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0327: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x032a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0331: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0336: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x033c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x033f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0342: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0346: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x034b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x034e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x035a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x035e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0363: mov_imm:
	regs[5] = 0xb8912c7c, opcode= 0x02
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x036f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0372: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0375: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0379: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x037e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0381: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0384: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0387: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x038a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x038d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0390: mov_imm:
	regs[5] = 0x9357af7b, opcode= 0x02
0x0396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0399: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x039c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03a2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03a8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x03ab: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x03ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x03b4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03c0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03c9: mov_imm:
	regs[5] = 0xa163d120, opcode= 0x02
0x03cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03d8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x03db: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x03de: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x03e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x03e7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03f3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x03f6: mov_imm:
	regs[5] = 0xad48ad7c, opcode= 0x02
0x03fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03ff: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0402: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0408: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x040e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0411: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0414: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0417: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x041a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x041d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0426: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0429: mov_imm:
	regs[5] = 0x54db5eb8, opcode= 0x02
0x042f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0432: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0435: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x043e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0441: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0444: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0448: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x044d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0450: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0459: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x045c: mov_imm:
	regs[5] = 0x6a17d009, opcode= 0x02
0x0463: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0468: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x046b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x046e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0474: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x047a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x047d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0480: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0483: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x048c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x048f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0498: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x049b: mov_imm:
	regs[5] = 0xdf3f3f3f, opcode= 0x02
0x04a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04a4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x04a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x04aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x04ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x04b3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04bf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x04c2: mov_imm:
	regs[5] = 0x2b4808a2, opcode= 0x02
0x04c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04cb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04e0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x04e3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x04e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x04f2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04f8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x04fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0501: mov_imm:
	regs[5] = 0x7f1b308e, opcode= 0x02
0x0507: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x050a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x050d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0510: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x051c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x051f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0522: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0525: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0528: mov_imm:
	regs[5] = 0xb3025f39, opcode= 0x02
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0534: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0537: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x053a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0541: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0546: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x054c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x054f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0552: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0556: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x055b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x055e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0567: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x056a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x056d: mov_imm:
	regs[5] = 0x3217d2bb, opcode= 0x02
0x0573: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0576: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0579: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x057c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x057f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0586: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x058b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x058e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0591: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0594: mov_imm:
	regs[5] = 0x97c1cd00, opcode= 0x02
0x059a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x059e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x05a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05ac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05b2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05b8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x05bb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x05be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x05c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05ca: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05d6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x05d9: mov_imm:
	regs[5] = 0x31481583, opcode= 0x02
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05e8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x05eb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x05ee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x05fd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0603: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0606: mov_imm:
	regs[5] = 0x3ef27e7f, opcode= 0x02
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0615: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0618: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0624: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0630: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0633: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x063c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x063f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0642: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0645: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0648: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x064b: mov_imm:
	regs[5] = 0x727d3ca, opcode= 0x02
0x0652: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0657: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x065a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x065d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0660: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0663: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0666: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0669: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0675: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0679: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x067e: mov_imm:
	regs[5] = 0x2a2a75e9, opcode= 0x02
0x0684: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0688: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x068d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0690: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0696: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x069c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06a5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x06a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x06ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x06ae: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06b4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x06b7: mov_imm:
	regs[5] = 0xc07f5f59, opcode= 0x02
0x06bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06c6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x06c9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x06cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06d2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x06d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x06d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x06db: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06e7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x06ea: mov_imm:
	regs[5] = 0x79eb198f, opcode= 0x02
0x06f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06f3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0702: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0708: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x070b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x070e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0712: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0717: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x071b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0720: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0729: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x072c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x072f: mov_imm:
	regs[5] = 0x3f0f0d49, opcode= 0x02
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x073b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x073e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0741: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0744: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0747: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0750: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0753: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0756: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0759: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x075c: mov_imm:
	regs[5] = 0xd9ba1c62, opcode= 0x02
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0768: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x076c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0771: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0774: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x077a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0780: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0783: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0786: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x078f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0792: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0795: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0798: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x079b: mov_imm:
	regs[5] = 0xad4d1465, opcode= 0x02
0x07a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07a4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x07a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x07aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x07ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x07ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07bf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07c5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x07c8: mov_imm:
	regs[5] = 0x89e7ce95, opcode= 0x02
0x07cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07dd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x07e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07ec: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x07ef: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x07f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x07f8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0804: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0807: mov_imm:
	regs[5] = 0xad2d8106, opcode= 0x02
0x080d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0810: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0813: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0816: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0819: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x081c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x081f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0822: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0825: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0829: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x082e: mov_imm:
	regs[5] = 0x9d3d4f38, opcode= 0x02
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x083a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0843: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x084c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0852: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0858: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x085b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x085e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0861: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0864: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0867: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x086a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0873: mov_imm:
	regs[5] = 0xc75fbd94, opcode= 0x02
0x0879: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x087c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0880: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0885: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0888: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x088b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x088e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0891: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0894: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0897: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08a0: mov_imm:
	regs[5] = 0xd8383612, opcode= 0x02
0x08a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08a9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x08ac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08b2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08b8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x08bb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x08be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x08c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x08c4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08ca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x08ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08d3: mov_imm:
	regs[5] = 0xcdd2c3d6, opcode= 0x02
0x08d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08dc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x08df: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x08e2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x08ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x08f1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08f7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0900: mov_imm:
	regs[5] = 0xc1979046, opcode= 0x02
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x090c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0915: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0918: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x091f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0924: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x092a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x092d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0930: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0939: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0942: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0945: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x094e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0952: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0957: mov_imm:
	regs[5] = 0x210986fb, opcode= 0x02
0x095d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0966: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0969: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x096c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x096f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0972: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0975: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0978: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x097b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x097e: mov_imm:
	regs[5] = 0x20cc5e1c, opcode= 0x02
0x0984: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0987: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x098a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0990: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0996: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0999: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x09a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x09a8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09b4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x09b7: mov_imm:
	regs[5] = 0x1b4f6bc, opcode= 0x02
0x09be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09c6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x09ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09cf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09d8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x09db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ed: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09f3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x09f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09fc: mov_imm:
	regs[5] = 0x28e56c30, opcode= 0x02
0x0a02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a05: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0a08: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a0e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a1a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a1d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a26: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a2a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a32: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a3b: mov_imm:
	regs[5] = 0xd2edaf28, opcode= 0x02
0x0a41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a44: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0a47: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a4a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a56: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a59: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a65: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0a69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a6e: mov_imm:
	regs[5] = 0xc7d5cde0, opcode= 0x02
0x0a74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a7d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a86: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a8c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a92: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a95: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0aa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0aa4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0aa7: mov_imm:
	regs[5] = 0xb9e82642, opcode= 0x02
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ab3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ab6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0ab9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0ac5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ac8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0acb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ace: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ad1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ada: mov_imm:
	regs[5] = 0xb4b24f78, opcode= 0x02
0x0ae0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ae4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ae9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0aec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0af2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0af8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0afb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0aff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b0b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b10: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b16: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0b19: mov_imm:
	regs[5] = 0x257e20cf, opcode= 0x02
0x0b1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b22: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0b26: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b2b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b2e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b37: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b3d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0b40: mov_imm:
	regs[5] = 0xc672a37c, opcode= 0x02
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b4f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0b52: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b58: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b5e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0b61: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b70: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b76: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b7f: mov_imm:
	regs[5] = 0xde266123, opcode= 0x02
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b8e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b97: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b9a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ba6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ba9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0baf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bb8: mov_imm:
	regs[5] = 0x1092dd6, opcode= 0x02
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bcd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0bd0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bd6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bdc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0bdf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0be2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0be5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0be8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bf1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bf4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0bf7: mov_imm:
	regs[5] = 0xab3ad9bb, opcode= 0x02
0x0bfe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c06: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0c09: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c0c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c1b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c21: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0c24: mov_imm:
	regs[5] = 0xf4bcb730, opcode= 0x02
0x0c2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c2d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c36: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c3c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c4b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c5a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c60: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0c63: mov_imm:
	regs[5] = 0x98e3b06a, opcode= 0x02
0x0c69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c6c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0c6f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c72: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c7b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c81: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0c84: mov_imm:
	regs[5] = 0x130b2e86, opcode= 0x02
0x0c8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c93: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c9c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ca2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cae: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0cb1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0cb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0cc0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cd2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0cd6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cdb: mov_imm:
	regs[5] = 0x7b69ff19, opcode= 0x02
0x0ce1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ce4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0ce7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0cea: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cf3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0cf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0cfa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cff: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d0b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d14: mov_imm:
	regs[5] = 0x59298d98, opcode= 0x02
0x0d1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d23: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0d26: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d2c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d32: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0d35: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d44: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d56: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0d59: mov_imm:
	regs[5] = 0xfa132ee1, opcode= 0x02
0x0d5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d62: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0d65: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0d68: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0d6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d77: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d7d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0d81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d86: mov_imm:
	regs[5] = 0xdb2007ae, opcode= 0x02
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d95: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0d99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d9e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0da4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0daa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0dad: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0db6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0db9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dc2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0dc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0dc8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0dcb: mov_imm:
	regs[5] = 0x97d52207, opcode= 0x02
0x0dd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dda: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0de3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0de6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0def: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0df2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0df5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dfe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e07: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e10: mov_imm:
	regs[5] = 0x720b80cc, opcode= 0x02
0x0e17: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e1f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0e22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e28: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e2e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e31: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0e34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e40: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e44: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e4c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0e4f: mov_imm:
	regs[5] = 0x16f9928, opcode= 0x02
0x0e55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e58: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0e5b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e64: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e6d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e73: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0e76: mov_imm:
	regs[5] = 0x7ec77a32, opcode= 0x02
0x0e7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e7f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0e82: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e88: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e8e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e92: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e97: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0e9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ea0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ea3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ea6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0ea9: mov_imm:
	regs[5] = 0xc7cf7099, opcode= 0x02
0x0eaf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0eb2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0eb5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0eb8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0ebb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ebe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ec4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ec7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0eca: mov_imm:
	regs[5] = 0x75682e30, opcode= 0x02
0x0ed0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ed4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ed9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0edc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ee2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ef7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f12: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f16: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f24: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0f27: mov_imm:
	regs[5] = 0xfc0e295b, opcode= 0x02
0x0f2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f36: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0f39: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f3c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0f40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f4b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f52: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f57: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0f5a: mov_imm:
	regs[5] = 0xf45379c7, opcode= 0x02
0x0f60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f63: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0f66: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f6c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f72: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f75: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f8a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f96: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0f99: mov_imm:
	regs[5] = 0x6f46418, opcode= 0x02
0x0f9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fa2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0fa5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0fa9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0fb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0fb5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fc3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fcf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fd8: mov_imm:
	regs[5] = 0x3ac5480f, opcode= 0x02
0x0fde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fe1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0fe4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ff0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ff4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ff9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ffc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0fff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1002: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1005: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1009: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x100e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1011: mov_imm:
	regs[5] = 0x6a1983f3, opcode= 0x02
0x1017: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x101a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x101e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1023: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1026: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1029: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x102d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1032: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1036: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x103b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x103e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1041: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1044: mov_imm:
	regs[5] = 0x66c08dbc, opcode= 0x02
0x104b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1050: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1053: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1056: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x105c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1068: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x106b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x106e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1071: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1074: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1077: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1080: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1083: mov_imm:
	regs[5] = 0x3d68f58b, opcode= 0x02
0x108a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x108f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1092: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1095: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x109e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x10a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x10a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x10a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10ad: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x10b0: mov_imm:
	regs[5] = 0xaf1731e0, opcode= 0x02
0x10b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10b9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x10bc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10c2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10ce: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x10d1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x10dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x10e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10ec: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x10ef: mov_imm:
	regs[5] = 0x37549351, opcode= 0x02
0x10f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10f8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x10fb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x10fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1101: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x110a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x110d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1110: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1113: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x111c: mov_imm:
	regs[5] = 0x5e3b01ea, opcode= 0x02
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1128: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1131: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1134: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x113a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1140: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1149: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x114c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x114f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1152: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1155: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1159: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x115e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1161: mov_imm:
	regs[5] = 0xf7dc754f, opcode= 0x02
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x116d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1170: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1179: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x117c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x117f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1182: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1185: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1188: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x118b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1194: mov_imm:
	regs[5] = 0xc7951bcc, opcode= 0x02
0x119a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x119d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x11a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11a6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11ac: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x11af: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x11b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x11b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11be: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11c4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x11c7: mov_imm:
	regs[5] = 0x2f7ac367, opcode= 0x02
0x11cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11d6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x11d9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x11dc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x11e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11f1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11fd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1200: mov_imm:
	regs[5] = 0x87ae331a, opcode= 0x02
0x1206: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1209: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x120c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1212: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1218: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x121b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x121e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1222: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1227: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x122a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x122d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1230: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1233: mov_imm:
	regs[5] = 0x23e67b44, opcode= 0x02
0x1239: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x123c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1240: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1245: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1248: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1251: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1254: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1257: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1260: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1263: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x126c: mov_imm:
	regs[5] = 0x7e229efe, opcode= 0x02
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1278: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x127b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x127e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x128a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1290: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1299: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x129c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x12a8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12ae: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x12b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12b7: mov_imm:
	regs[5] = 0x6275d7ee, opcode= 0x02
0x12bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12c6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x12c9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x12cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x12cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x12d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x12d5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12db: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x12de: mov_imm:
	regs[5] = 0x38ee693e, opcode= 0x02
0x12e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12e7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x12ea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12fc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1300: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1305: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1308: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x130b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x130e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1311: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1314: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1317: mov_imm:
	regs[5] = 0x4650e25c, opcode= 0x02
0x131e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1323: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1326: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1329: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x132d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1332: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x133b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x133f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1344: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x134d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1350: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x135c: mov_imm:
	regs[5] = 0xb112a8e4, opcode= 0x02
0x1362: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x136b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x136e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1374: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x137a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x137e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1383: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1386: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1389: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1392: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1395: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1398: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13a1: mov_imm:
	regs[5] = 0x5f2ba217, opcode= 0x02
0x13a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13aa: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x13ad: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x13b0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x13b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x13b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x13b9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13bf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x13c2: mov_imm:
	regs[5] = 0x36a60ea4, opcode= 0x02
0x13c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13d1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x13d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13e0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x13e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x13ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x13ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x13f2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13f8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x13fb: mov_imm:
	regs[5] = 0x8bf38e17, opcode= 0x02
0x1401: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1404: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1410: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1413: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1417: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x141c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x141f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1428: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1431: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1434: mov_imm:
	regs[5] = 0x16a5e4e4, opcode= 0x02
0x143a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x143d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1440: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1446: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x144c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x144f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1452: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x145b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x145e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1461: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1465: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x146a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x146d: mov_imm:
	regs[5] = 0x61e14f92, opcode= 0x02
0x1473: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1476: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x147f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1482: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1485: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1488: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x148b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1494: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x149d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x14a0: mov_imm:
	regs[5] = 0x5533909a, opcode= 0x02
0x14a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14a9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x14ac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14be: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x14c1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x14c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14ca: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14dc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x14df: mov_imm:
	regs[5] = 0x624edd6a, opcode= 0x02
0x14e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14ee: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x14f1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x14f4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x14f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14fd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1500: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1503: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1506: mov_imm:
	regs[5] = 0x58bb41c4, opcode= 0x02
0x150d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1512: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1515: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1519: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x151e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x152a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1536: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x153a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x153f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1542: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1545: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1548: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x154b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x154e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1551: mov_imm:
	regs[5] = 0x353a77c7, opcode= 0x02
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x155d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1560: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1563: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1566: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1569: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1572: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1575: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1579: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x157e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1581: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1585: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x158a: mov_imm:
	regs[5] = 0x12e8a9d7, opcode= 0x02
0x1590: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1593: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1596: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x159c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15a2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ab: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15ba: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15c6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x15c9: mov_imm:
	regs[5] = 0xff9a10d0, opcode= 0x02
0x15cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15d2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x15d5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x15d8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x15db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15e1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15f3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x15f6: mov_imm:
	regs[5] = 0xe561e05c, opcode= 0x02
0x15fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15ff: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1602: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1608: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x160e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1611: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1614: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1617: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x161a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x161d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1626: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1629: mov_imm:
	regs[5] = 0xc4002cca, opcode= 0x02
0x162f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1632: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1635: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1638: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x163b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x163e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1641: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x164a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1653: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1656: mov_imm:
	regs[5] = 0xe64f105f, opcode= 0x02
0x165c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x165f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1662: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1668: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x166e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1671: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1674: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x167d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1680: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1689: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x168c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x168f: mov_imm:
	regs[5] = 0x6ae3eb96, opcode= 0x02
0x1695: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x169e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x16a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x16aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16bf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16cb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x16ce: mov_imm:
	regs[5] = 0x9a25261a, opcode= 0x02
0x16d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16d7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x16da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16ec: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x16ef: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1701: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x170a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x170d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1710: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1713: mov_imm:
	regs[5] = 0x5786a49f, opcode= 0x02
0x1719: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x171c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1725: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x172e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1731: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1734: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x173d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1740: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1743: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1746: mov_imm:
	regs[5] = 0xd506dea2, opcode= 0x02
0x174c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x174f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1753: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1758: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x175e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1764: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1767: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1770: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1774: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1779: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x177c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x177f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1788: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1791: mov_imm:
	regs[5] = 0x568ce809, opcode= 0x02
0x1797: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x179b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17a0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x17a6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x17aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17bb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17c7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x17cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17d0: mov_imm:
	regs[5] = 0x52387f2, opcode= 0x02
0x17d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17d9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17ee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x17f1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x17f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x17fa: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1800: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1803: mov_imm:
	regs[5] = 0xfc5a6f00, opcode= 0x02
0x1809: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1812: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1815: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1819: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x181e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1821: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1824: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1827: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x182a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x182e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1833: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1836: mov_imm:
	regs[5] = 0x8dcf9b53, opcode= 0x02
0x183c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1845: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1848: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x184e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1854: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x185d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1860: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1863: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1866: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1869: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x186c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x186f: mov_imm:
	regs[5] = 0x973f7328, opcode= 0x02
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x187b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x187e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1882: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1887: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x188a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1893: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1896: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1899: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18a5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x18a8: mov_imm:
	regs[5] = 0xb8cd8903, opcode= 0x02
0x18af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18b7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18c0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18cc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x18cf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x18d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x18d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18de: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ea: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x18ed: mov_imm:
	regs[5] = 0xad882f24, opcode= 0x02
0x18f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18f6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x18f9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1902: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1905: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1908: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x190c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1911: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1914: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1917: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x191a: mov_imm:
	regs[5] = 0xef750306, opcode= 0x02
0x1920: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1923: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1926: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x192c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1932: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1935: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1938: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x193b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x193f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1947: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x194a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x194d: mov_imm:
	regs[5] = 0x1f1af708, opcode= 0x02
0x1953: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1956: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x195a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x195f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1962: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1965: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1969: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x196e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1977: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x197a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x197d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1980: mov_imm:
	regs[5] = 0xca0f2eb1, opcode= 0x02
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x198c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x198f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1992: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1998: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x199e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x19a1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x19b6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19c2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x19c5: mov_imm:
	regs[5] = 0x7e11b6, opcode= 0x02
0x19cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19ce: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19d7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x19da: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x19de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x19e9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19ef: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x19f2: mov_imm:
	regs[5] = 0x861d6e69, opcode= 0x02
0x19f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a01: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1a04: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a0a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a10: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a19: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a20: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a28: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a2f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a34: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1a37: mov_imm:
	regs[5] = 0x19eda8d3, opcode= 0x02
0x1a3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a46: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a4f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1a52: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1a55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a61: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a67: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1a6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a70: mov_imm:
	regs[5] = 0x5d7034ea, opcode= 0x02
0x1a76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a79: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1a7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a82: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a88: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a8e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a91: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a9a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1aa0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1aa4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aa9: mov_imm:
	regs[5] = 0xb551e6d9, opcode= 0x02
0x1aaf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ab2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1ab6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1abb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1abe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ac7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ad0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ad9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1adc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1adf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1ae2: mov_imm:
	regs[5] = 0xeaa6cd47, opcode= 0x02
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1af2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1af7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1afa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b06: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b0c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b0f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b1e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b30: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1b33: mov_imm:
	regs[5] = 0xab275d72, opcode= 0x02
0x1b39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b3c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1b3f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b42: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b4b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b57: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1b5a: mov_imm:
	regs[5] = 0xa8fb5210, opcode= 0x02
0x1b60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b64: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b69: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1b6c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b72: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b78: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b7b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b7f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b90: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b9c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1b9f: mov_imm:
	regs[5] = 0x22bfc17, opcode= 0x02
0x1ba5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ba8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1bab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1bae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1bb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bc3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1bc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bc9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1bcc: mov_imm:
	regs[5] = 0x2f86dfd5, opcode= 0x02
0x1bd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bd5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1bd8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bde: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1be4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1be7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1bea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1bed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1bf0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bf9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c02: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1c05: mov_imm:
	regs[5] = 0x19e7448b, opcode= 0x02
0x1c0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c0e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1c11: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1c14: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1c17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c23: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c2a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c2f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c38: mov_imm:
	regs[5] = 0xa716e0d9, opcode= 0x02
0x1c3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c41: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1c44: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c4a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c50: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c53: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c62: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c6e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1c72: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c77: mov_imm:
	regs[5] = 0x104b52a3, opcode= 0x02
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c86: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1c8a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c8f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1c92: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1c95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c9b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ca1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1ca4: mov_imm:
	regs[5] = 0xc24dd6ef, opcode= 0x02
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cb3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1cb6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cc2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cc8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1ccb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1cce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1cd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1cd4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ce0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ce4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ce9: mov_imm:
	regs[5] = 0x479b2918, opcode= 0x02
0x1cf0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cf5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cf8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1cfc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d01: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d04: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d0d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d13: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1d16: mov_imm:
	regs[5] = 0xbecaffd0, opcode= 0x02
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d25: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1d28: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d2e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d35: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d3a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1d3d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1d40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d4d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d52: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d58: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d61: mov_imm:
	regs[5] = 0x4eb56e46, opcode= 0x02
0x1d67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d70: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1d73: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d91: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d97: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1da0: mov_imm:
	regs[5] = 0xd33398eb, opcode= 0x02
0x1da7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1db5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1db8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1dbe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1dc4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1dc7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1dca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1dd6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1dd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ddc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ddf: mov_imm:
	regs[5] = 0x9f293d5c, opcode= 0x02
0x1de6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1deb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1dee: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1df7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1dfa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e0f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e1b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1e1e: mov_imm:
	regs[5] = 0x1485a74a, opcode= 0x02
0x1e24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e27: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1e2a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e30: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e36: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e39: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e48: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e4c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e5a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1e5d: mov_imm:
	regs[5] = 0xeb42e1c1, opcode= 0x02
0x1e64: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e6c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1e6f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1e73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e78: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1e7c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e87: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e8d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1e90: mov_imm:
	regs[5] = 0x1f35440, opcode= 0x02
0x1e96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e99: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ea2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ea8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1eae: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1eb2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eb7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ec0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ec4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ec9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ed2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ed6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1edb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ede: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ee1: mov_imm:
	regs[5] = 0xf1876782, opcode= 0x02
0x1ee7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1eea: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1eee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ef3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1efc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1eff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f05: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f11: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1f15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f1a: mov_imm:
	regs[5] = 0x2c0e188, opcode= 0x02
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f2a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f2f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1f32: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f38: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f3f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f44: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1f47: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1f4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f50: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f56: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1f59: mov_imm:
	regs[5] = 0x27fc9906, opcode= 0x02
0x1f5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f62: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1f65: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f6e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f7d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f83: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f8c: mov_imm:
	regs[5] = 0x71bbd6e7, opcode= 0x02
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f9b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1f9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fa4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fb0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1fb6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1fb9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1fbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1fbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1fc2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1fc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fc8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1fcc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fd1: mov_imm:
	regs[5] = 0x83d47ef0, opcode= 0x02
0x1fd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fdb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fe0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1fe3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fec: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1fef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ff2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1ff5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ffe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2001: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x200a: mov_imm:
	regs[5] = 0x2b6e2382, opcode= 0x02
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2016: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2019: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x201c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2022: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2028: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x202b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x202e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2032: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2037: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x203a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x203d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2040: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2043: mov_imm:
	regs[5] = 0x89a1ed36, opcode= 0x02
0x2049: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x204c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x204f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2052: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2055: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2058: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x205b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2064: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2067: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x206a: mov_imm:
	regs[5] = 0x74479a28, opcode= 0x02
0x2070: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2073: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2076: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x207c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2088: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x208c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2091: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2095: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x209a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x209d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x20a0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20ac: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20b5: mov_imm:
	regs[5] = 0xebec1a78, opcode= 0x02
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20c4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x20c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x20d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x20d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x20da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20df: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20e5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x20e8: mov_imm:
	regs[5] = 0x5787c396, opcode= 0x02
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20f7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x20fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2100: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2106: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x210a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x210f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2112: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2116: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x211b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2124: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2127: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x212a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2133: mov_imm:
	regs[5] = 0x6990306e, opcode= 0x02
0x213a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x213f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2148: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x214b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x214e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2151: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2154: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2157: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x215b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2160: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2169: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x216c: mov_imm:
	regs[5] = 0xe438a908, opcode= 0x02
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2178: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x217b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x217e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2184: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x218a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x218d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2190: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2193: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2196: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2199: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21a2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x21a5: mov_imm:
	regs[5] = 0xf8d24ce, opcode= 0x02
0x21ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21ae: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x21b1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x21b4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x21c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x21c9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21d5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x21d8: mov_imm:
	regs[5] = 0x49f6cf32, opcode= 0x02
0x21de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21e1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x21e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21ea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21f0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x21f9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x21fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x21ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2202: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2205: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2208: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x220c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2211: mov_imm:
	regs[5] = 0x91bd1589, opcode= 0x02
0x2217: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x221a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x221e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2223: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2226: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2229: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x222c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2235: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x223e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2241: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2245: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x224a: mov_imm:
	regs[5] = 0x7733972a, opcode= 0x02
0x2250: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2253: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2256: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x225c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2262: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2265: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x226e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2271: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2274: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x227d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2280: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2284: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2289: mov_imm:
	regs[5] = 0x8e06e3fa, opcode= 0x02
0x228f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2292: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2295: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2298: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x22a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22b3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x22b6: mov_imm:
	regs[5] = 0x1ba3acd7, opcode= 0x02
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22c5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x22c8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22ce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x22d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x22da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x22dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22ec: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x22ef: mov_imm:
	regs[5] = 0x692aeb31, opcode= 0x02
0x22f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22f8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x22fb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x22fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2301: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x230a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x230e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2313: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2316: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2319: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x231c: mov_imm:
	regs[5] = 0x639724ec, opcode= 0x02
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2328: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x232b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x232e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2334: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x233a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x233e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2343: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x234c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x234f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2352: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2355: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2358: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x235b: mov_imm:
	regs[5] = 0x7684e34a, opcode= 0x02
0x2361: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2364: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2367: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x236a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x236d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2370: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2373: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2376: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x237a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x237f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2382: mov_imm:
	regs[5] = 0xa21d1d22, opcode= 0x02
0x2388: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x238b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x238e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2394: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x239a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x239d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x23a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23b2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23b8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x23bb: mov_imm:
	regs[5] = 0x5f50cb4e, opcode= 0x02
0x23c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23c4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23cd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x23d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x23d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x23d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x23d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23e5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x23e8: mov_imm:
	regs[5] = 0x97c8833a, opcode= 0x02
0x23ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23f2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23f7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x23fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2400: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2406: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x240f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2418: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x241b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x241e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2421: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2424: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2427: mov_imm:
	regs[5] = 0xb274ba4d, opcode= 0x02
0x242d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2436: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x243a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x243f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2442: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2445: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x244e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2451: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2454: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2457: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x245a: mov_imm:
	regs[5] = 0x628c0798, opcode= 0x02
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2466: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2469: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x246c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2472: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2478: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2481: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2484: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2487: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2490: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2493: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2496: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x249f: mov_imm:
	regs[5] = 0xab9f170, opcode= 0x02
0x24a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24a8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x24ab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x24ae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x24b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x24b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x24bd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24c9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x24cc: mov_imm:
	regs[5] = 0x1d154881, opcode= 0x02
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24db: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x24de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24ea: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x24ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24f3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x24f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x24f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x24fc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2505: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2508: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x250c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2511: mov_imm:
	regs[5] = 0xb6ec7510, opcode= 0x02
0x2517: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x251a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x251e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2523: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x252c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2530: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2535: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2538: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x253b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x253e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2542: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2547: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2550: mov_imm:
	regs[5] = 0x1fadfb4b, opcode= 0x02
0x2556: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2559: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x255c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2562: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2568: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x256b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x256e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2571: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x257a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x257d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2580: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2583: mov_imm:
	regs[5] = 0xa00ba9d5, opcode= 0x02
0x2589: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x258c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x258f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2592: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x259b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x25a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25bf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x25c2: mov_imm:
	regs[5] = 0x79b3b024, opcode= 0x02
0x25c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25d1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x25d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25e6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x25e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x25ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x25ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x25f2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25f8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x25fb: mov_imm:
	regs[5] = 0xbfcc389f, opcode= 0x02
0x2601: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2604: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2607: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x260a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x260d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2610: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2613: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2617: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x261c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x261f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2622: mov_imm:
	regs[5] = 0x8c175840, opcode= 0x02
0x2628: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x262b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x262e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2634: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2640: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2643: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2646: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2649: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x264c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x264f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2652: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2656: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x265b: mov_imm:
	regs[5] = 0x5b2b5e15, opcode= 0x02
0x2661: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2664: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2667: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x266a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x266d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2670: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2673: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x267c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2680: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2685: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2688: mov_imm:
	regs[5] = 0xad741e4e, opcode= 0x02
0x268e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2691: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2694: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x269a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26a0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x26a3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x26af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x26b2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26b8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x26bb: mov_imm:
	regs[5] = 0xd0531fa6, opcode= 0x02
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26ca: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x26cd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x26d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x26d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x26d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x26d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26e5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x26e8: mov_imm:
	regs[5] = 0xeae151b1, opcode= 0x02
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26f7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x26fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2700: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x270c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x270f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2718: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x271b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x271e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2721: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x272a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x272d: mov_imm:
	regs[5] = 0xcc1834c9, opcode= 0x02
0x2733: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2736: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2739: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x273c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2745: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2748: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x274b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2754: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2757: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x275b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2760: mov_imm:
	regs[5] = 0x6c894656, opcode= 0x02
0x2766: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2769: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x276c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2772: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x277e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2781: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2785: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x278a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2793: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2796: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2799: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x279c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27a5: mov_imm:
	regs[5] = 0x6558a4be, opcode= 0x02
0x27ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27ae: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x27b1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x27b4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x27c9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27d5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x27d8: mov_imm:
	regs[5] = 0x6a8952f, opcode= 0x02
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ed: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x27f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27fc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2800: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2805: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2808: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x280b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x280f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2814: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2817: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2820: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2823: mov_imm:
	regs[5] = 0xc458dae1, opcode= 0x02
0x2829: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x282c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x282f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2832: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2835: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2838: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x283b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x283e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2841: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2844: mov_imm:
	regs[5] = 0xda340d66, opcode= 0x02
0x284a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x284d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2850: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2856: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x285c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x285f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2862: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2865: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2868: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2871: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2874: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2877: mov_imm:
	regs[5] = 0xebb4ef56, opcode= 0x02
0x287d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2881: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2886: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2889: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x288c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x288f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2892: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2895: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2898: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x289c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28a1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x28a4: mov_imm:
	regs[5] = 0x4243cddc, opcode= 0x02
0x28aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28b3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x28b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28c2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x28c5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x28c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x28cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x28ce: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28d4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x28d7: mov_imm:
	regs[5] = 0xf150391f, opcode= 0x02
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28e6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x28e9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x28ec: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2901: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2904: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2908: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x290d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2910: mov_imm:
	regs[5] = 0xca1dd6d4, opcode= 0x02
0x2916: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2919: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x291c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2922: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2928: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x292c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2931: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2934: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2937: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x293a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x293d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2940: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2949: mov_imm:
	regs[5] = 0x1eba7178, opcode= 0x02
0x294f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2952: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x295b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x295e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2961: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2964: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2967: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x296a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x296e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2973: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2976: mov_imm:
	regs[5] = 0xa18fb96b, opcode= 0x02
0x297c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x297f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2982: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2988: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x298e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2991: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2994: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2997: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29a0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29a6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x29a9: mov_imm:
	regs[5] = 0xbe0b7ed1, opcode= 0x02
0x29af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29b8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x29bb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x29be: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x29c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29c7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29d3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x29d6: mov_imm:
	regs[5] = 0x8bf9d22f, opcode= 0x02
0x29dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29df: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x29e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29ee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x29f1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x29f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29fa: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a00: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2a03: mov_imm:
	regs[5] = 0x2818648, opcode= 0x02
0x2a09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a0c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2a0f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a18: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2a1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a27: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a33: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2a36: mov_imm:
	regs[5] = 0x91d75f3b, opcode= 0x02
0x2a3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a3f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a48: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a4e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a54: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a57: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a60: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a66: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a6f: mov_imm:
	regs[5] = 0x3a38ab14, opcode= 0x02
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a7e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2a82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a87: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2a8a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a99: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aab: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ab4: mov_imm:
	regs[5] = 0x4c867d88, opcode= 0x02
0x2aba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2abd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ac6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2acc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ad2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2adb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2ade: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ae2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ae7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2aeb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2af0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2af3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2afc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2aff: mov_imm:
	regs[5] = 0x28132bfe, opcode= 0x02
0x2b05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b08: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2b0b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b0e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b1d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b23: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2b26: mov_imm:
	regs[5] = 0xf05a1090, opcode= 0x02
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b35: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2b38: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b3e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b44: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2b47: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2b4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b5c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b62: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2b65: mov_imm:
	regs[5] = 0xe9f73e7, opcode= 0x02
0x2b6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b74: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b7d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b80: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b89: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b8d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b95: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2b98: mov_imm:
	regs[5] = 0xfc66febd, opcode= 0x02
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ba4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ba7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2baa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bb0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bbc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2bbf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2bc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2bc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bce: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2bd1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bda: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2bdd: mov_imm:
	regs[5] = 0x9191400a, opcode= 0x02
0x2be3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2be6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2bf2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2bf5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2bf8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2bfb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2bfe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c07: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2c0b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c10: mov_imm:
	regs[5] = 0xd01c9522, opcode= 0x02
0x2c16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c19: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2c1c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c22: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c28: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c31: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c40: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c46: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2c49: mov_imm:
	regs[5] = 0xd8b96140, opcode= 0x02
0x2c4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c52: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2c55: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2c58: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2c5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c61: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c6d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2c70: mov_imm:
	regs[5] = 0xd2d6e253, opcode= 0x02
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c7f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2c82: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c88: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c94: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c97: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ca0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ca4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ca9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2cad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cb2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2cb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cb9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cbe: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2cc1: mov_imm:
	regs[5] = 0xa30d66bb, opcode= 0x02
0x2cc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cca: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2ccd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2cd0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2cd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2cd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2cda: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cdf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ce2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ce5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ce8: mov_imm:
	regs[5] = 0x37b6b25f, opcode= 0x02
0x2cee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cf1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2cf4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2cfa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d06: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d09: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d18: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2d21: mov_imm:
	regs[5] = 0x4accc3d9, opcode= 0x02
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d36: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2d39: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d42: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d4c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d51: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d57: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2d5a: mov_imm:
	regs[5] = 0xcf50e4f7, opcode= 0x02
0x2d60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d63: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2d67: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d6c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d72: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d7e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d87: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d90: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d96: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2d9a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d9f: mov_imm:
	regs[5] = 0x4b3c86ad, opcode= 0x02
0x2da5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2da8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2dab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2dae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2db7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2dba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2dbe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dc3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2dc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2dc9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2dcc: mov_imm:
	regs[5] = 0xf712ffad, opcode= 0x02
0x2dd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dd5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dde: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2df0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2df3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2df6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2df9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2dfc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2dff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e08: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2e0b: mov_imm:
	regs[5] = 0x3a075291, opcode= 0x02
0x2e12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e1a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2e1d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e26: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2e29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e2f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e35: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2e38: mov_imm:
	regs[5] = 0xa3b205f7, opcode= 0x02
0x2e3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e42: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e47: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2e4a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e50: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e56: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e59: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e62: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e66: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e6e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2e71: mov_imm:
	regs[5] = 0xfdd837c0, opcode= 0x02
0x2e77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e80: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2e83: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2e86: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2e89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e9b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ea4: mov_imm:
	regs[5] = 0x19c3555d, opcode= 0x02
0x2eab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2eb3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2eb6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ebc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ec2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ec5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2ec8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ecb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ece: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ed1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ed4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2ed7: mov_imm:
	regs[5] = 0x96f7cde2, opcode= 0x02
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ee3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eec: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2eef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ef2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ef5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ef8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2efb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f07: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2f0a: mov_imm:
	regs[5] = 0x129a209a, opcode= 0x02
0x2f10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f13: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2f16: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f22: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f2e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2f31: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2f34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f40: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f46: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2f49: mov_imm:
	regs[5] = 0xe07ff3a3, opcode= 0x02
0x2f4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f52: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2f56: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f5b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f64: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f68: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f7f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f85: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2f88: mov_imm:
	regs[5] = 0x2ec27d63, opcode= 0x02
0x2f8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f91: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f9a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fa0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fa6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2fa9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2fac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2fb0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2fb8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fc4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2fc7: mov_imm:
	regs[5] = 0x6dce54b3, opcode= 0x02
0x2fcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fd6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2fd9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2fdc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2fdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2feb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2fee: mov_imm:
	regs[5] = 0x2154c111, opcode= 0x02
0x2ff4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ff7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2ffa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3001: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x300c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x300f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x301e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x302a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x302d: mov_imm:
	regs[5] = 0x4626b4d3, opcode= 0x02
0x3033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3036: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3039: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3042: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3046: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x304b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x304e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3051: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3057: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x305a: mov_imm:
	regs[5] = 0xb5e2f055, opcode= 0x02
0x3060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3064: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3069: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x306c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3072: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3078: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x307b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x307e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3084: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x308a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x308d: mov_imm:
	regs[5] = 0xca7a7a5c, opcode= 0x02
0x3093: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3096: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3099: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x309c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x309f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30a5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30ab: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x30ae: mov_imm:
	regs[5] = 0x573f937b, opcode= 0x02
0x30b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30b7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30c0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30cc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x30cf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x30d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30d8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30de: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x30e1: mov_imm:
	regs[5] = 0xb147424a, opcode= 0x02
0x30e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30ea: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x30ed: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30f6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x30f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30ff: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3108: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x310b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x310e: mov_imm:
	regs[5] = 0x43ebad0a, opcode= 0x02
0x3114: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3117: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x311a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3120: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x312c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x312f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3132: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3135: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3138: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x313b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x313e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3141: mov_imm:
	regs[5] = 0xfb6c672e, opcode= 0x02
0x3147: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x314a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x314d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3151: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3156: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x315a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x315f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3162: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3165: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3168: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x316c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3171: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3174: mov_imm:
	regs[5] = 0x23fd9e8c, opcode= 0x02
0x317a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x317d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3180: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3186: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x318c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x318f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3192: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3195: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3198: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x319b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x319e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x31a1: mov_imm:
	regs[5] = 0x4a29e95e, opcode= 0x02
0x31a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31aa: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x31ad: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x31b0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x31b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x31b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x31b9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31bf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x31c2: mov_imm:
	regs[5] = 0x19ef438a, opcode= 0x02
0x31c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31d1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x31d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31e0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x31e3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x31e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31f8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3204: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3207: mov_imm:
	regs[5] = 0xef65f5b0, opcode= 0x02
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3213: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x321c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x321f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3228: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x322b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3234: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3237: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x323a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3243: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3246: mov_imm:
	regs[5] = 0x348321ae, opcode= 0x02
0x324c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3252: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x325e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3264: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x326d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3270: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3273: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3276: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x327a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x327f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3282: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3285: mov_imm:
	regs[5] = 0x4dc650c0, opcode= 0x02
0x328b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3294: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3297: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32a0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x32a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x32b5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32c1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x32c4: mov_imm:
	regs[5] = 0xfb83a75, opcode= 0x02
0x32ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32cd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32e2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x32e5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x32f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x32f4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3300: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3303: mov_imm:
	regs[5] = 0x13ec7488, opcode= 0x02
0x3309: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x330c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x330f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3312: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x331b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x331e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3321: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3324: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3327: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3330: mov_imm:
	regs[5] = 0x23ae1213, opcode= 0x02
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x333c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3340: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3345: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x334e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3354: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x335a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x335d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3360: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3363: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x336c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x336f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3378: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x337b: mov_imm:
	regs[5] = 0xe1ffa848, opcode= 0x02
0x3381: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3384: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3387: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x338a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x338e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3393: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x339c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x339f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33ab: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x33ae: mov_imm:
	regs[5] = 0xf538b28c, opcode= 0x02
0x33b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33b7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33c0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33cc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x33cf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x33d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x33d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x33de: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33e4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x33e7: mov_imm:
	regs[5] = 0xa75e3bbc, opcode= 0x02
0x33ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33f6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x33f9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x33fc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x33ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3402: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3405: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3408: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x340b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x340e: mov_imm:
	regs[5] = 0x4ed7cd1a, opcode= 0x02
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x341a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x341e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3423: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3426: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3432: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3438: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3441: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3444: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x344d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3456: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3459: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x345c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x345f: mov_imm:
	regs[5] = 0x95fb4387, opcode= 0x02
0x3465: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3468: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x346b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x346e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3477: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3480: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3483: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3486: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3489: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x348c: mov_imm:
	regs[5] = 0xf518a36, opcode= 0x02
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3498: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x349b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34b6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34bf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x34c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x34c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34c8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34ce: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x34d1: mov_imm:
	regs[5] = 0x96e1beb3, opcode= 0x02
0x34d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34e0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x34e3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x34e6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x34e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34f5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3501: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3504: mov_imm:
	regs[5] = 0xa5bb1a46, opcode= 0x02
0x350a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x350d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3510: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x351c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3522: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x352b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x352e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3537: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3540: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x354c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x354f: mov_imm:
	regs[5] = 0x5c869492, opcode= 0x02
0x3555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x355e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3561: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3564: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x356a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x356d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3573: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3576: mov_imm:
	regs[5] = 0x7a49f665, opcode= 0x02
0x357c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3585: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3588: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x358e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3594: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x359d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x35b2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35be: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x35c1: mov_imm:
	regs[5] = 0xa34abd4c, opcode= 0x02
0x35c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35ca: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x35cd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x35d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x35d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x35d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35df: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x35e2: mov_imm:
	regs[5] = 0x254a8ae8, opcode= 0x02
0x35e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35f1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3600: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3606: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x360a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x360f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3618: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x361b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x361e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3621: mov_imm:
	regs[5] = 0xc271d9e6, opcode= 0x02
0x3627: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x362a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x362d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3630: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3639: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3645: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3651: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3654: mov_imm:
	regs[5] = 0x712df3da, opcode= 0x02
0x365a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x365d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3660: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3666: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3672: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3675: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3679: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x367e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3681: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x368a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x368d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3690: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3694: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3699: mov_imm:
	regs[5] = 0xcf9dc27e, opcode= 0x02
0x369f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36a2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x36a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36ab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36b4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x36b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x36c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x36c3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36c9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x36cc: mov_imm:
	regs[5] = 0x62dfbee0, opcode= 0x02
0x36d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36db: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36f0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x36f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36f9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x36fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x36ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3708: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x370c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3711: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3714: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3717: mov_imm:
	regs[5] = 0xb8edf359, opcode= 0x02
0x371d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3720: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3723: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3726: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3729: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x372c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x372f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3732: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3736: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x373b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x373e: mov_imm:
	regs[5] = 0xb9b6a0d3, opcode= 0x02
0x3744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3748: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x374d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3751: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3756: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x375c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3762: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3766: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x376b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x376e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3771: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3774: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3778: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x377d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3781: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3786: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x378a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x378f: mov_imm:
	regs[5] = 0x77943104, opcode= 0x02
0x3795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3798: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x379b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x379e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x37a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x37a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x37ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x37b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x37b3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x37b6: mov_imm:
	regs[5] = 0x3549e938, opcode= 0x02
0x37bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x37c5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x37c8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x37ce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x37d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x37d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x37da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x37de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x37e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x37ec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x37ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x37f2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x37f5: mov_imm:
	regs[5] = 0x3aed8634, opcode= 0x02
0x37fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x37fe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3801: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3804: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3807: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x380b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3810: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3814: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3819: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x381d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3822: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3825: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3828: mov_imm:
	regs[5] = 0x94fc4673, opcode= 0x02
0x382e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3831: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3834: mov_imm:
	regs[30] = 0x35d02ac1, opcode= 0x02
0x383a: mov_imm:
	regs[31] = 0xfcd976d0, opcode= 0x02
0x3840: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x3844: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3849: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
