Line 12: Bad keyword initial
Line 14: begin without always/case
End of file /u/d/r/dresser/private/552/project/demo1/verilog/extend_16bit_tb.v. Hash = -295802168
