time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
2,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
2,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
4,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
4,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
5,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, None]","[None, None]"
5,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
7,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
7,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
9,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
9,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]","[None, None]"
9,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
9,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
10,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,['1'],[],"['2', None]","[None, None]"
10,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
11,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
11,1 finished all bursts,finished,1,CPU1,['2'],[],"[None, None]","[None, None]"
11,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, None]"
13,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","[None, None]"
13,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, None]"
15,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","[None, None]"
15,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, None]"
16,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]","[None, None]"
16,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","[None, None]"
17,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '3']","[None, None]"
17,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"[None, '3']","['2', None]"
18,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"[None, None]","['2', None]"
18,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['2', None]"
20,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","['2', None]"
20,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['2', None]"
22,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","['2', None]"
22,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['2', None]"
23,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, None]","['2', None]"
23,3 dispatched to IO1,dispatch_io,3,IO1,[],[],"[None, None]","['2', '3']"
29,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],[],"[None, None]","[None, '3']"
29,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, '3']"
31,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","[None, '3']"
31,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, '3']"
32,4 added to ready queue,enqueue,4,,['4'],[],"['2', None]","[None, '3']"
32,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['2', '4']","[None, '3']"
33,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '4']","[None, '3']"
33,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '4']","[None, '3']"
34,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['2', None]","[None, '3']"
34,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['2', '4']","[None, '3']"
35,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '4']","[None, '3']"
35,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '4']","[None, '3']"
36,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['2', None]","[None, '3']"
36,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['2', '4']","[None, '3']"
37,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '4']","[None, '3']"
37,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"[None, '4']","['2', '3']"
38,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"[None, None]","['2', '3']"
38,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', None]","['2', '3']"
39,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],[],"['4', None]","['2', None]"
39,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['2', None]"
40,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '3']","['2', None]"
40,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', '3']","['2', None]"
41,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],[],"[None, '3']","['2', None]"
41,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '3']",[],"[None, None]","['2', None]"
41,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', None]","['2', None]"
41,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['2', None]"
42,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,['3'],[],"['4', None]","['2', None]"
42,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['2', None]"
43,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '3']","['2', None]"
43,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', '3']","['2', None]"
44,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['4', None]","['2', None]"
44,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['2', None]"
45,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],['4'],"[None, '3']","['2', None]"
45,4 dispatched to IO1,dispatch_io,4,IO1,[],[],"[None, '3']","['2', '4']"
46,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"[None, None]","['2', '4']"
46,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['2', '4']"
47,5 added to ready queue,enqueue,5,,['5'],[],"['3', None]","['2', '4']"
47,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],[],"['3', '5']","['2', '4']"
48,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '5']","['2', '4']"
48,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', '5']","['2', '4']"
49,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],[],"['3', None]","['2', '4']"
49,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],[],"['3', '5']","['2', '4']"
50,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, '5']","['2', '4']"
51,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],['3'],"[None, None]","['2', '4']"
51,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['3'],"['5', None]","['2', '4']"
53,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['3'],"[None, None]","['2', '4']"
53,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['3'],"['5', None]","['2', '4']"
55,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['3'],"[None, None]","['2', '4']"
55,2 finished I/O → ready queue,io_to_ready,2,IO0,"['5', '2']",['3'],"[None, None]","[None, '4']"
55,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['2'],['3'],"['5', None]","[None, '4']"
55,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['3'],"['5', '2']","[None, '4']"
55,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['5', '2']","['3', '4']"
56,6 added to ready queue,enqueue,6,,['6'],[],"['5', '2']","['3', '4']"
56,4 finished I/O → ready queue,io_to_ready,4,IO1,"['6', '4']",[],"['5', '2']","['3', None]"
57,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['6', '4', '5']",[],"[None, '2']","['3', None]"
57,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '4', '5', '2']",[],"[None, None]","['3', None]"
57,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '5', '2']",[],"['6', None]","['3', None]"
57,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '2']",[],"['6', '4']","['3', None]"
58,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['5', '2']",['6'],"[None, '4']","['3', None]"
58,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['2'],['6'],"['5', '4']","['3', None]"
58,6 dispatched to IO1,dispatch_io,6,IO1,['2'],[],"['5', '4']","['3', '6']"
59,7 added to ready queue,enqueue,7,,"['2', '7']",[],"['5', '4']","['3', '6']"
59,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '7', '4']",[],"['5', None]","['3', '6']"
59,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['7', '4']",[],"['5', '2']","['3', '6']"
60,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '4', '5']",[],"[None, '2']","['3', '6']"
60,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['7', '4', '5']",['2'],"[None, None]","['3', '6']"
60,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '5']",['2'],"['7', None]","['3', '6']"
60,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['5'],['2'],"['7', '4']","['3', '6']"
62,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '7']",['2'],"[None, '4']","['3', '6']"
62,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '7', '4']",['2'],"[None, None]","['3', '6']"
62,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '4']",['2'],"['5', None]","['3', '6']"
62,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['4'],['2'],"['5', '7']","['3', '6']"
63,8 added to ready queue,enqueue,8,,"['4', '8']",['2'],"['5', '7']","['3', '6']"
63,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['4', '8']","['2', '7']","['5', None]","['3', '6']"
63,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['8'],"['2', '7']","['5', '4']","['3', '6']"
64,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '5']","['2', '7']","[None, '4']","['3', '6']"
64,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['8', '5']","['2', '7', '4']","[None, None]","['3', '6']"
64,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['5'],"['2', '7', '4']","['8', None]","['3', '6']"
64,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['2', '7', '4']","['8', '5']","['3', '6']"
66,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['2', '7', '4']","[None, '5']","['3', '6']"
66,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '5']","['2', '7', '4']","[None, None]","['3', '6']"
66,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['5'],"['2', '7', '4']","['8', None]","['3', '6']"
66,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['2', '7', '4']","['8', '5']","['3', '6']"
67,5 finished CPU → wait queue,cpu_to_io,5,CPU1,[],"['2', '7', '4', '5']","['8', None]","['3', '6']"
67,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['2', '7', '4', '5']","['8', None]","[None, '6']"
67,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['2', '7', '4', '5']","['8', '3']","[None, '6']"
67,2 dispatched to IO0,dispatch_io,2,IO0,[],"['7', '4', '5']","['8', '3']","['2', '6']"
68,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['7', '4', '5']","[None, '3']","['2', '6']"
68,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['7', '4', '5']","['8', '3']","['2', '6']"
69,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['7', '4', '5', '8']","[None, '3']","['2', '6']"
69,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['7', '4', '5', '8']","[None, None]","['2', '6']"
69,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '5', '8']","['3', None]","['2', '6']"
70,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['7', '4', '5', '8']","[None, None]","['2', '6']"
70,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '5', '8']","['3', None]","['2', '6']"
72,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '4', '5', '8']","[None, None]","['2', '6']"
72,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '5', '8']","['3', None]","['2', '6']"
74,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '4', '5', '8']","[None, None]","['2', '6']"
74,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '5', '8']","['3', None]","['2', '6']"
75,6 finished I/O → ready queue,io_to_ready,6,IO1,['6'],"['7', '4', '5', '8']","['3', None]","['2', None]"
75,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '4', '5', '8']","['3', '6']","['2', None]"
75,7 dispatched to IO1,dispatch_io,7,IO1,[],"['4', '5', '8']","['3', '6']","['2', '7']"
76,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['4', '5', '8']","[None, '6']","['2', '7']"
76,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '5', '8']","['3', '6']","['2', '7']"
77,9 added to ready queue,enqueue,9,,['9'],"['4', '5', '8']","['3', '6']","['2', '7']"
77,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['9', '3']","['4', '5', '8']","[None, '6']","['2', '7']"
77,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '3', '6']","['4', '5', '8']","[None, None]","['2', '7']"
77,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '6']","['4', '5', '8']","['9', None]","['2', '7']"
77,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['6'],"['4', '5', '8']","['9', '3']","['2', '7']"
79,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '9']","['4', '5', '8']","[None, '3']","['2', '7']"
79,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '9', '3']","['4', '5', '8']","[None, None]","['2', '7']"
79,7 finished I/O → ready queue,io_to_ready,7,IO1,"['6', '9', '3', '7']","['4', '5', '8']","[None, None]","['2', None]"
79,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '3', '7']","['4', '5', '8']","['6', None]","['2', None]"
79,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '7']","['4', '5', '8']","['6', '9']","['2', None]"
79,4 dispatched to IO1,dispatch_io,4,IO1,"['3', '7']","['5', '8']","['6', '9']","['2', '4']"
81,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '7', '6']","['5', '8']","[None, '9']","['2', '4']"
81,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '7', '6', '9']","['5', '8']","[None, None]","['2', '4']"
81,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['7', '6', '9']","['5', '8']","['3', None]","['2', '4']"
81,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '9']","['5', '8']","['3', '7']","['2', '4']"
83,3 finished all bursts,finished,3,CPU0,"['6', '9']","['5', '8']","[None, '7']","['2', '4']"
83,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '9', '7']","['5', '8']","[None, None]","['2', '4']"
83,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '7']","['5', '8']","['6', None]","['2', '4']"
83,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['7'],"['5', '8']","['6', '9']","['2', '4']"
85,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '6']","['5', '8']","[None, '9']","['2', '4']"
85,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '6', '9']","['5', '8']","[None, None]","['2', '4']"
85,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '9']","['5', '8']","['7', None]","['2', '4']"
85,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['9'],"['5', '8']","['7', '6']","['2', '4']"
86,7 finished CPU → wait queue,cpu_to_io,7,CPU0,['9'],"['5', '8', '7']","[None, '6']","['2', '4']"
86,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['5', '8', '7']","['9', '6']","['2', '4']"
87,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['5', '8', '7']","['9', None]","['2', '4']"
87,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['5', '8', '7']","['9', '6']","['2', '4']"
88,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['5', '8', '7', '9']","[None, '6']","['2', '4']"
88,6 finished CPU → wait queue,cpu_to_io,6,CPU1,[],"['5', '8', '7', '9', '6']","[None, None]","['2', '4']"
95,10 added to ready queue,enqueue,10,,['10'],"['5', '8', '7', '9', '6']","[None, None]","['2', '4']"
95,11 added to ready queue,enqueue,11,,"['10', '11']","['5', '8', '7', '9', '6']","[None, None]","['2', '4']"
95,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['11'],"['5', '8', '7', '9', '6']","['10', None]","['2', '4']"
95,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['5', '8', '7', '9', '6']","['10', '11']","['2', '4']"
96,4 finished I/O → ready queue,io_to_ready,4,IO1,['4'],"['5', '8', '7', '9', '6']","['10', '11']","['2', None]"
96,5 dispatched to IO1,dispatch_io,5,IO1,['4'],"['8', '7', '9', '6']","['10', '11']","['2', '5']"
97,12 added to ready queue,enqueue,12,,"['4', '12']","['8', '7', '9', '6']","['10', '11']","['2', '5']"
97,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '12', '10']","['8', '7', '9', '6']","[None, '11']","['2', '5']"
97,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['4', '12', '10', '11']","['8', '7', '9', '6']","[None, None]","['2', '5']"
97,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '10', '11']","['8', '7', '9', '6']","['4', None]","['2', '5']"
97,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '11']","['8', '7', '9', '6']","['4', '12']","['2', '5']"
98,13 added to ready queue,enqueue,13,,"['10', '11', '13']","['8', '7', '9', '6']","['4', '12']","['2', '5']"
99,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '11', '13', '4']","['8', '7', '9', '6']","[None, '12']","['2', '5']"
99,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['10', '11', '13', '4', '12']","['8', '7', '9', '6']","[None, None]","['2', '5']"
99,2 finished I/O → ready queue,io_to_ready,2,IO0,"['10', '11', '13', '4', '12', '2']","['8', '7', '9', '6']","[None, None]","[None, '5']"
99,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '13', '4', '12', '2']","['8', '7', '9', '6']","['10', None]","[None, '5']"
99,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['13', '4', '12', '2']","['8', '7', '9', '6']","['10', '11']","[None, '5']"
99,8 dispatched to IO0,dispatch_io,8,IO0,"['13', '4', '12', '2']","['7', '9', '6']","['10', '11']","['8', '5']"
101,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['13', '4', '12', '2', '10']","['7', '9', '6']","[None, '11']","['8', '5']"
101,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['13', '4', '12', '2', '10', '11']","['7', '9', '6']","[None, None]","['8', '5']"
101,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['4', '12', '2', '10', '11']","['7', '9', '6']","['13', None]","['8', '5']"
101,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['12', '2', '10', '11']","['7', '9', '6']","['13', '4']","['8', '5']"
102,14 added to ready queue,enqueue,14,,"['12', '2', '10', '11', '14']","['7', '9', '6']","['13', '4']","['8', '5']"
103,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '2', '10', '11', '14', '13']","['7', '9', '6']","[None, '4']","['8', '5']"
103,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['12', '2', '10', '11', '14', '13', '4']","['7', '9', '6']","[None, None]","['8', '5']"
103,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '10', '11', '14', '13', '4']","['7', '9', '6']","['12', None]","['8', '5']"
103,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '11', '14', '13', '4']","['7', '9', '6']","['12', '2']","['8', '5']"
105,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['10', '11', '14', '13', '4', '12']","['7', '9', '6']","[None, '2']","['8', '5']"
105,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '11', '14', '13', '4', '12', '2']","['7', '9', '6']","[None, None]","['8', '5']"
105,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '14', '13', '4', '12', '2']","['7', '9', '6']","['10', None]","['8', '5']"
105,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '13', '4', '12', '2']","['7', '9', '6']","['10', '11']","['8', '5']"
107,15 added to ready queue,enqueue,15,,"['14', '13', '4', '12', '2', '15']","['7', '9', '6']","['10', '11']","['8', '5']"
107,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['14', '13', '4', '12', '2', '15']","['7', '9', '6', '10']","[None, '11']","['8', '5']"
107,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['14', '13', '4', '12', '2', '15', '11']","['7', '9', '6', '10']","[None, None]","['8', '5']"
107,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '4', '12', '2', '15', '11']","['7', '9', '6', '10']","['14', None]","['8', '5']"
107,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '12', '2', '15', '11']","['7', '9', '6', '10']","['14', '13']","['8', '5']"
109,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['4', '12', '2', '15', '11', '14']","['7', '9', '6', '10']","[None, '13']","['8', '5']"
109,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '12', '2', '15', '11', '14', '13']","['7', '9', '6', '10']","[None, None]","['8', '5']"
109,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '2', '15', '11', '14', '13']","['7', '9', '6', '10']","['4', None]","['8', '5']"
109,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '15', '11', '14', '13']","['7', '9', '6', '10']","['4', '12']","['8', '5']"
111,16 added to ready queue,enqueue,16,,"['2', '15', '11', '14', '13', '16']","['7', '9', '6', '10']","['4', '12']","['8', '5']"
111,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['2', '15', '11', '14', '13', '16']","['7', '9', '6', '10', '4']","[None, '12']","['8', '5']"
111,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '15', '11', '14', '13', '16', '12']","['7', '9', '6', '10', '4']","[None, None]","['8', '5']"
111,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '11', '14', '13', '16', '12']","['7', '9', '6', '10', '4']","['2', None]","['8', '5']"
111,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['11', '14', '13', '16', '12']","['7', '9', '6', '10', '4']","['2', '15']","['8', '5']"
113,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['11', '14', '13', '16', '12', '2']","['7', '9', '6', '10', '4']","[None, '15']","['8', '5']"
113,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['11', '14', '13', '16', '12', '2', '15']","['7', '9', '6', '10', '4']","[None, None]","['8', '5']"
113,8 finished I/O → ready queue,io_to_ready,8,IO0,"['11', '14', '13', '16', '12', '2', '15', '8']","['7', '9', '6', '10', '4']","[None, None]","[None, '5']"
113,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['14', '13', '16', '12', '2', '15', '8']","['7', '9', '6', '10', '4']","['11', None]","[None, '5']"
113,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '16', '12', '2', '15', '8']","['7', '9', '6', '10', '4']","['11', '14']","[None, '5']"
113,7 dispatched to IO0,dispatch_io,7,IO0,"['13', '16', '12', '2', '15', '8']","['9', '6', '10', '4']","['11', '14']","['7', '5']"
114,7 finished I/O → ready queue,io_to_ready,7,IO0,"['13', '16', '12', '2', '15', '8', '7']","['9', '6', '10', '4']","['11', '14']","[None, '5']"
114,9 dispatched to IO0,dispatch_io,9,IO0,"['13', '16', '12', '2', '15', '8', '7']","['6', '10', '4']","['11', '14']","['9', '5']"
115,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['13', '16', '12', '2', '15', '8', '7', '11']","['6', '10', '4']","[None, '14']","['9', '5']"
115,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '16', '12', '2', '15', '8', '7', '11', '14']","['6', '10', '4']","[None, None]","['9', '5']"
115,5 finished I/O → ready queue,io_to_ready,5,IO1,"['13', '16', '12', '2', '15', '8', '7', '11', '14', '5']","['6', '10', '4']","[None, None]","['9', None]"
115,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['16', '12', '2', '15', '8', '7', '11', '14', '5']","['6', '10', '4']","['13', None]","['9', None]"
115,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['12', '2', '15', '8', '7', '11', '14', '5']","['6', '10', '4']","['13', '16']","['9', None]"
115,6 dispatched to IO1,dispatch_io,6,IO1,"['12', '2', '15', '8', '7', '11', '14', '5']","['10', '4']","['13', '16']","['9', '6']"
117,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '2', '15', '8', '7', '11', '14', '5', '13']","['10', '4']","[None, '16']","['9', '6']"
117,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['12', '2', '15', '8', '7', '11', '14', '5', '13', '16']","['10', '4']","[None, None]","['9', '6']"
117,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '15', '8', '7', '11', '14', '5', '13', '16']","['10', '4']","['12', None]","['9', '6']"
117,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '8', '7', '11', '14', '5', '13', '16']","['10', '4']","['12', '2']","['9', '6']"
119,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['15', '8', '7', '11', '14', '5', '13', '16']","['10', '4', '12']","[None, '2']","['9', '6']"
119,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '8', '7', '11', '14', '5', '13', '16', '2']","['10', '4', '12']","[None, None]","['9', '6']"
119,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '7', '11', '14', '5', '13', '16', '2']","['10', '4', '12']","['15', None]","['9', '6']"
119,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '11', '14', '5', '13', '16', '2']","['10', '4', '12']","['15', '8']","['9', '6']"
121,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['7', '11', '14', '5', '13', '16', '2', '15']","['10', '4', '12']","[None, '8']","['9', '6']"
121,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '11', '14', '5', '13', '16', '2', '15', '8']","['10', '4', '12']","[None, None]","['9', '6']"
121,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['11', '14', '5', '13', '16', '2', '15', '8']","['10', '4', '12']","['7', None]","['9', '6']"
121,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '5', '13', '16', '2', '15', '8']","['10', '4', '12']","['7', '11']","['9', '6']"
122,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['14', '5', '13', '16', '2', '15', '8', '11']","['10', '4', '12']","['7', None]","['9', '6']"
122,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['5', '13', '16', '2', '15', '8', '11']","['10', '4', '12']","['7', '14']","['9', '6']"
123,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '13', '16', '2', '15', '8', '11', '7']","['10', '4', '12']","[None, '14']","['9', '6']"
123,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['13', '16', '2', '15', '8', '11', '7']","['10', '4', '12']","['5', '14']","['9', '6']"
124,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['13', '16', '2', '15', '8', '11', '7', '14']","['10', '4', '12']","['5', None]","['9', '6']"
124,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['16', '2', '15', '8', '11', '7', '14']","['10', '4', '12']","['5', '13']","['9', '6']"
125,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['16', '2', '15', '8', '11', '7', '14', '5']","['10', '4', '12']","[None, '13']","['9', '6']"
125,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['2', '15', '8', '11', '7', '14', '5']","['10', '4', '12']","['16', '13']","['9', '6']"
126,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['2', '15', '8', '11', '7', '14', '5', '13']","['10', '4', '12']","['16', None]","['9', '6']"
126,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '8', '11', '7', '14', '5', '13']","['10', '4', '12']","['16', '2']","['9', '6']"
127,17 added to ready queue,enqueue,17,,"['15', '8', '11', '7', '14', '5', '13', '17']","['10', '4', '12']","['16', '2']","['9', '6']"
127,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['15', '8', '11', '7', '14', '5', '13', '17', '16']","['10', '4', '12']","[None, '2']","['9', '6']"
127,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '11', '7', '14', '5', '13', '17', '16']","['10', '4', '12']","['15', '2']","['9', '6']"
128,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['8', '11', '7', '14', '5', '13', '17', '16', '15']","['10', '4', '12']","[None, '2']","['9', '6']"
128,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '11', '7', '14', '5', '13', '17', '16', '15', '2']","['10', '4', '12']","[None, None]","['9', '6']"
128,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '7', '14', '5', '13', '17', '16', '15', '2']","['10', '4', '12']","['8', None]","['9', '6']"
128,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '14', '5', '13', '17', '16', '15', '2']","['10', '4', '12']","['8', '11']","['9', '6']"
130,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['7', '14', '5', '13', '17', '16', '15', '2']","['10', '4', '12', '8']","[None, '11']","['9', '6']"
130,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['7', '14', '5', '13', '17', '16', '15', '2', '11']","['10', '4', '12', '8']","[None, None]","['9', '6']"
130,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['14', '5', '13', '17', '16', '15', '2', '11']","['10', '4', '12', '8']","['7', None]","['9', '6']"
130,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['5', '13', '17', '16', '15', '2', '11']","['10', '4', '12', '8']","['7', '14']","['9', '6']"
132,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['5', '13', '17', '16', '15', '2', '11']","['10', '4', '12', '8', '7']","[None, '14']","['9', '6']"
132,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['5', '13', '17', '16', '15', '2', '11', '14']","['10', '4', '12', '8', '7']","[None, None]","['9', '6']"
132,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['13', '17', '16', '15', '2', '11', '14']","['10', '4', '12', '8', '7']","['5', None]","['9', '6']"
132,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '16', '15', '2', '11', '14']","['10', '4', '12', '8', '7']","['5', '13']","['9', '6']"
133,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['17', '16', '15', '2', '11', '14']","['10', '4', '12', '8', '7', '13']","['5', None]","['9', '6']"
133,9 finished I/O → ready queue,io_to_ready,9,IO0,"['17', '16', '15', '2', '11', '14', '9']","['10', '4', '12', '8', '7', '13']","['5', None]","[None, '6']"
133,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['16', '15', '2', '11', '14', '9']","['10', '4', '12', '8', '7', '13']","['5', '17']","[None, '6']"
133,10 dispatched to IO0,dispatch_io,10,IO0,"['16', '15', '2', '11', '14', '9']","['4', '12', '8', '7', '13']","['5', '17']","['10', '6']"
134,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['16', '15', '2', '11', '14', '9', '5']","['4', '12', '8', '7', '13']","[None, '17']","['10', '6']"
134,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '2', '11', '14', '9', '5']","['4', '12', '8', '7', '13']","['16', '17']","['10', '6']"
135,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['15', '2', '11', '14', '9', '5', '16']","['4', '12', '8', '7', '13']","[None, '17']","['10', '6']"
135,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '2', '11', '14', '9', '5', '16', '17']","['4', '12', '8', '7', '13']","[None, None]","['10', '6']"
135,6 finished I/O → ready queue,io_to_ready,6,IO1,"['15', '2', '11', '14', '9', '5', '16', '17', '6']","['4', '12', '8', '7', '13']","[None, None]","['10', None]"
135,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '11', '14', '9', '5', '16', '17', '6']","['4', '12', '8', '7', '13']","['15', None]","['10', None]"
135,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['11', '14', '9', '5', '16', '17', '6']","['4', '12', '8', '7', '13']","['15', '2']","['10', None]"
135,4 dispatched to IO1,dispatch_io,4,IO1,"['11', '14', '9', '5', '16', '17', '6']","['12', '8', '7', '13']","['15', '2']","['10', '4']"
137,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['11', '14', '9', '5', '16', '17', '6', '15']","['12', '8', '7', '13']","[None, '2']","['10', '4']"
137,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['11', '14', '9', '5', '16', '17', '6', '15', '2']","['12', '8', '7', '13']","[None, None]","['10', '4']"
137,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['14', '9', '5', '16', '17', '6', '15', '2']","['12', '8', '7', '13']","['11', None]","['10', '4']"
137,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['9', '5', '16', '17', '6', '15', '2']","['12', '8', '7', '13']","['11', '14']","['10', '4']"
138,18 added to ready queue,enqueue,18,,"['9', '5', '16', '17', '6', '15', '2', '18']","['12', '8', '7', '13']","['11', '14']","['10', '4']"
139,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['9', '5', '16', '17', '6', '15', '2', '18']","['12', '8', '7', '13', '11']","[None, '14']","['10', '4']"
139,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['9', '5', '16', '17', '6', '15', '2', '18', '14']","['12', '8', '7', '13', '11']","[None, None]","['10', '4']"
139,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '16', '17', '6', '15', '2', '18', '14']","['12', '8', '7', '13', '11']","['9', None]","['10', '4']"
139,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['16', '17', '6', '15', '2', '18', '14']","['12', '8', '7', '13', '11']","['9', '5']","['10', '4']"
141,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '17', '6', '15', '2', '18', '14', '9']","['12', '8', '7', '13', '11']","[None, '5']","['10', '4']"
141,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['16', '17', '6', '15', '2', '18', '14', '9', '5']","['12', '8', '7', '13', '11']","[None, None]","['10', '4']"
141,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '6', '15', '2', '18', '14', '9', '5']","['12', '8', '7', '13', '11']","['16', None]","['10', '4']"
141,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '15', '2', '18', '14', '9', '5']","['12', '8', '7', '13', '11']","['16', '17']","['10', '4']"
143,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['6', '15', '2', '18', '14', '9', '5', '16']","['12', '8', '7', '13', '11']","[None, '17']","['10', '4']"
143,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['6', '15', '2', '18', '14', '9', '5', '16', '17']","['12', '8', '7', '13', '11']","[None, None]","['10', '4']"
143,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['15', '2', '18', '14', '9', '5', '16', '17']","['12', '8', '7', '13', '11']","['6', None]","['10', '4']"
143,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '18', '14', '9', '5', '16', '17']","['12', '8', '7', '13', '11']","['6', '15']","['10', '4']"
145,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '18', '14', '9', '5', '16', '17', '6']","['12', '8', '7', '13', '11']","[None, '15']","['10', '4']"
145,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['2', '18', '14', '9', '5', '16', '17', '6']","['12', '8', '7', '13', '11', '15']","[None, None]","['10', '4']"
145,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['18', '14', '9', '5', '16', '17', '6']","['12', '8', '7', '13', '11', '15']","['2', None]","['10', '4']"
145,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['14', '9', '5', '16', '17', '6']","['12', '8', '7', '13', '11', '15']","['2', '18']","['10', '4']"
147,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['14', '9', '5', '16', '17', '6', '2']","['12', '8', '7', '13', '11', '15']","[None, '18']","['10', '4']"
147,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['14', '9', '5', '16', '17', '6', '2', '18']","['12', '8', '7', '13', '11', '15']","[None, None]","['10', '4']"
147,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '5', '16', '17', '6', '2', '18']","['12', '8', '7', '13', '11', '15']","['14', None]","['10', '4']"
147,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '16', '17', '6', '2', '18']","['12', '8', '7', '13', '11', '15']","['14', '9']","['10', '4']"
149,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['5', '16', '17', '6', '2', '18']","['12', '8', '7', '13', '11', '15', '14']","[None, '9']","['10', '4']"
149,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '16', '17', '6', '2', '18', '9']","['12', '8', '7', '13', '11', '15', '14']","[None, None]","['10', '4']"
149,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['16', '17', '6', '2', '18', '9']","['12', '8', '7', '13', '11', '15', '14']","['5', None]","['10', '4']"
149,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '6', '2', '18', '9']","['12', '8', '7', '13', '11', '15', '14']","['5', '16']","['10', '4']"
151,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['17', '6', '2', '18', '9', '5']","['12', '8', '7', '13', '11', '15', '14']","[None, '16']","['10', '4']"
151,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['17', '6', '2', '18', '9', '5', '16']","['12', '8', '7', '13', '11', '15', '14']","[None, None]","['10', '4']"
151,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '2', '18', '9', '5', '16']","['12', '8', '7', '13', '11', '15', '14']","['17', None]","['10', '4']"
151,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['2', '18', '9', '5', '16']","['12', '8', '7', '13', '11', '15', '14']","['17', '6']","['10', '4']"
152,10 finished I/O → ready queue,io_to_ready,10,IO0,"['2', '18', '9', '5', '16', '10']","['12', '8', '7', '13', '11', '15', '14']","['17', '6']","[None, '4']"
152,4 finished I/O → ready queue,io_to_ready,4,IO1,"['2', '18', '9', '5', '16', '10', '4']","['12', '8', '7', '13', '11', '15', '14']","['17', '6']","[None, None]"
152,12 dispatched to IO0,dispatch_io,12,IO0,"['2', '18', '9', '5', '16', '10', '4']","['8', '7', '13', '11', '15', '14']","['17', '6']","['12', None]"
152,8 dispatched to IO1,dispatch_io,8,IO1,"['2', '18', '9', '5', '16', '10', '4']","['7', '13', '11', '15', '14']","['17', '6']","['12', '8']"
153,19 added to ready queue,enqueue,19,,"['2', '18', '9', '5', '16', '10', '4', '19']","['7', '13', '11', '15', '14']","['17', '6']","['12', '8']"
153,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '18', '9', '5', '16', '10', '4', '19', '17']","['7', '13', '11', '15', '14']","[None, '6']","['12', '8']"
153,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['2', '18', '9', '5', '16', '10', '4', '19', '17', '6']","['7', '13', '11', '15', '14']","[None, None]","['12', '8']"
153,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['18', '9', '5', '16', '10', '4', '19', '17', '6']","['7', '13', '11', '15', '14']","['2', None]","['12', '8']"
153,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['9', '5', '16', '10', '4', '19', '17', '6']","['7', '13', '11', '15', '14']","['2', '18']","['12', '8']"
155,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['9', '5', '16', '10', '4', '19', '17', '6']","['7', '13', '11', '15', '14', '2']","[None, '18']","['12', '8']"
155,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['9', '5', '16', '10', '4', '19', '17', '6', '18']","['7', '13', '11', '15', '14', '2']","[None, None]","['12', '8']"
155,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '16', '10', '4', '19', '17', '6', '18']","['7', '13', '11', '15', '14', '2']","['9', None]","['12', '8']"
155,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['16', '10', '4', '19', '17', '6', '18']","['7', '13', '11', '15', '14', '2']","['9', '5']","['12', '8']"
157,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '10', '4', '19', '17', '6', '18', '9']","['7', '13', '11', '15', '14', '2']","[None, '5']","['12', '8']"
157,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['16', '10', '4', '19', '17', '6', '18', '9', '5']","['7', '13', '11', '15', '14', '2']","[None, None]","['12', '8']"
157,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '4', '19', '17', '6', '18', '9', '5']","['7', '13', '11', '15', '14', '2']","['16', None]","['12', '8']"
157,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['4', '19', '17', '6', '18', '9', '5']","['7', '13', '11', '15', '14', '2']","['16', '10']","['12', '8']"
158,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['4', '19', '17', '6', '18', '9', '5']","['7', '13', '11', '15', '14', '2', '16']","[None, '10']","['12', '8']"
158,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['19', '17', '6', '18', '9', '5']","['7', '13', '11', '15', '14', '2', '16']","['4', '10']","['12', '8']"
159,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '17', '6', '18', '9', '5', '10']","['7', '13', '11', '15', '14', '2', '16']","['4', None]","['12', '8']"
159,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '6', '18', '9', '5', '10']","['7', '13', '11', '15', '14', '2', '16']","['4', '19']","['12', '8']"
160,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['17', '6', '18', '9', '5', '10', '4']","['7', '13', '11', '15', '14', '2', '16']","[None, '19']","['12', '8']"
160,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '18', '9', '5', '10', '4']","['7', '13', '11', '15', '14', '2', '16']","['17', '19']","['12', '8']"
161,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['6', '18', '9', '5', '10', '4', '17']","['7', '13', '11', '15', '14', '2', '16']","[None, '19']","['12', '8']"
161,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['6', '18', '9', '5', '10', '4', '17', '19']","['7', '13', '11', '15', '14', '2', '16']","[None, None]","['12', '8']"
161,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['18', '9', '5', '10', '4', '17', '19']","['7', '13', '11', '15', '14', '2', '16']","['6', None]","['12', '8']"
161,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['9', '5', '10', '4', '17', '19']","['7', '13', '11', '15', '14', '2', '16']","['6', '18']","['12', '8']"
163,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '5', '10', '4', '17', '19', '6']","['7', '13', '11', '15', '14', '2', '16']","[None, '18']","['12', '8']"
163,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['9', '5', '10', '4', '17', '19', '6', '18']","['7', '13', '11', '15', '14', '2', '16']","[None, None]","['12', '8']"
163,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '10', '4', '17', '19', '6', '18']","['7', '13', '11', '15', '14', '2', '16']","['9', None]","['12', '8']"
163,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '4', '17', '19', '6', '18']","['7', '13', '11', '15', '14', '2', '16']","['9', '5']","['12', '8']"
164,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['10', '4', '17', '19', '6', '18', '5']","['7', '13', '11', '15', '14', '2', '16']","['9', None]","['12', '8']"
164,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['4', '17', '19', '6', '18', '5']","['7', '13', '11', '15', '14', '2', '16']","['9', '10']","['12', '8']"
165,20 added to ready queue,enqueue,20,,"['4', '17', '19', '6', '18', '5', '20']","['7', '13', '11', '15', '14', '2', '16']","['9', '10']","['12', '8']"
165,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['4', '17', '19', '6', '18', '5', '20']","['7', '13', '11', '15', '14', '2', '16', '9']","[None, '10']","['12', '8']"
165,8 finished I/O → ready queue,io_to_ready,8,IO1,"['4', '17', '19', '6', '18', '5', '20', '8']","['7', '13', '11', '15', '14', '2', '16', '9']","[None, '10']","['12', None]"
165,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['17', '19', '6', '18', '5', '20', '8']","['7', '13', '11', '15', '14', '2', '16', '9']","['4', '10']","['12', None]"
165,7 dispatched to IO1,dispatch_io,7,IO1,"['17', '19', '6', '18', '5', '20', '8']","['13', '11', '15', '14', '2', '16', '9']","['4', '10']","['12', '7']"
166,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['17', '19', '6', '18', '5', '20', '8']","['13', '11', '15', '14', '2', '16', '9', '4']","[None, '10']","['12', '7']"
166,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['17', '19', '6', '18', '5', '20', '8', '10']","['13', '11', '15', '14', '2', '16', '9', '4']","[None, None]","['12', '7']"
166,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['19', '6', '18', '5', '20', '8', '10']","['13', '11', '15', '14', '2', '16', '9', '4']","['17', None]","['12', '7']"
166,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['6', '18', '5', '20', '8', '10']","['13', '11', '15', '14', '2', '16', '9', '4']","['17', '19']","['12', '7']"
167,7 finished I/O → ready queue,io_to_ready,7,IO1,"['6', '18', '5', '20', '8', '10', '7']","['13', '11', '15', '14', '2', '16', '9', '4']","['17', '19']","['12', None]"
167,13 dispatched to IO1,dispatch_io,13,IO1,"['6', '18', '5', '20', '8', '10', '7']","['11', '15', '14', '2', '16', '9', '4']","['17', '19']","['12', '13']"
168,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '18', '5', '20', '8', '10', '7', '17']","['11', '15', '14', '2', '16', '9', '4']","[None, '19']","['12', '13']"
168,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['6', '18', '5', '20', '8', '10', '7', '17', '19']","['11', '15', '14', '2', '16', '9', '4']","[None, None]","['12', '13']"
168,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['18', '5', '20', '8', '10', '7', '17', '19']","['11', '15', '14', '2', '16', '9', '4']","['6', None]","['12', '13']"
168,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['5', '20', '8', '10', '7', '17', '19']","['11', '15', '14', '2', '16', '9', '4']","['6', '18']","['12', '13']"
169,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['5', '20', '8', '10', '7', '17', '19']","['11', '15', '14', '2', '16', '9', '4', '6']","[None, '18']","['12', '13']"
169,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['5', '20', '8', '10', '7', '17', '19', '18']","['11', '15', '14', '2', '16', '9', '4', '6']","[None, None]","['12', '13']"
169,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['20', '8', '10', '7', '17', '19', '18']","['11', '15', '14', '2', '16', '9', '4', '6']","['5', None]","['12', '13']"
169,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '10', '7', '17', '19', '18']","['11', '15', '14', '2', '16', '9', '4', '6']","['5', '20']","['12', '13']"
171,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '10', '7', '17', '19', '18', '5']","['11', '15', '14', '2', '16', '9', '4', '6']","[None, '20']","['12', '13']"
171,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '10', '7', '17', '19', '18', '5', '20']","['11', '15', '14', '2', '16', '9', '4', '6']","[None, None]","['12', '13']"
171,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '7', '17', '19', '18', '5', '20']","['11', '15', '14', '2', '16', '9', '4', '6']","['8', None]","['12', '13']"
171,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '17', '19', '18', '5', '20']","['11', '15', '14', '2', '16', '9', '4', '6']","['8', '10']","['12', '13']"
173,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['7', '17', '19', '18', '5', '20']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","[None, '10']","['12', '13']"
173,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['7', '17', '19', '18', '5', '20', '10']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","[None, None]","['12', '13']"
173,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['17', '19', '18', '5', '20', '10']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['7', None]","['12', '13']"
173,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '18', '5', '20', '10']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['7', '17']","['12', '13']"
175,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['19', '18', '5', '20', '10', '7']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","[None, '17']","['12', '13']"
175,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['19', '18', '5', '20', '10', '7', '17']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","[None, None]","['12', '13']"
175,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '5', '20', '10', '7', '17']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['19', None]","['12', '13']"
175,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['5', '20', '10', '7', '17']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['19', '18']","['12', '13']"
177,21 added to ready queue,enqueue,21,,"['5', '20', '10', '7', '17', '21']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['19', '18']","['12', '13']"
177,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['5', '20', '10', '7', '17', '21', '19']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","[None, '18']","['12', '13']"
177,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['5', '20', '10', '7', '17', '21', '19', '18']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","[None, None]","['12', '13']"
177,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['20', '10', '7', '17', '21', '19', '18']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['5', None]","['12', '13']"
177,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['10', '7', '17', '21', '19', '18']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['5', '20']","['12', '13']"
179,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '7', '17', '21', '19', '18', '5']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","[None, '20']","['12', '13']"
179,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '7', '17', '21', '19', '18', '5', '20']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","[None, None]","['12', '13']"
179,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '17', '21', '19', '18', '5', '20']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['10', None]","['12', '13']"
179,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['17', '21', '19', '18', '5', '20']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['10', '7']","['12', '13']"
180,12 finished I/O → ready queue,io_to_ready,12,IO0,"['17', '21', '19', '18', '5', '20', '12']","['11', '15', '14', '2', '16', '9', '4', '6', '8']","['10', '7']","[None, '13']"
180,11 dispatched to IO0,dispatch_io,11,IO0,"['17', '21', '19', '18', '5', '20', '12']","['15', '14', '2', '16', '9', '4', '6', '8']","['10', '7']","['11', '13']"
181,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['17', '21', '19', '18', '5', '20', '12', '10']","['15', '14', '2', '16', '9', '4', '6', '8']","[None, '7']","['11', '13']"
181,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['17', '21', '19', '18', '5', '20', '12', '10']","['15', '14', '2', '16', '9', '4', '6', '8', '7']","[None, None]","['11', '13']"
181,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '19', '18', '5', '20', '12', '10']","['15', '14', '2', '16', '9', '4', '6', '8', '7']","['17', None]","['11', '13']"
181,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '18', '5', '20', '12', '10']","['15', '14', '2', '16', '9', '4', '6', '8', '7']","['17', '21']","['11', '13']"
183,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['19', '18', '5', '20', '12', '10', '17']","['15', '14', '2', '16', '9', '4', '6', '8', '7']","[None, '21']","['11', '13']"
183,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['19', '18', '5', '20', '12', '10', '17', '21']","['15', '14', '2', '16', '9', '4', '6', '8', '7']","[None, None]","['11', '13']"
183,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '5', '20', '12', '10', '17', '21']","['15', '14', '2', '16', '9', '4', '6', '8', '7']","['19', None]","['11', '13']"
183,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['5', '20', '12', '10', '17', '21']","['15', '14', '2', '16', '9', '4', '6', '8', '7']","['19', '18']","['11', '13']"
185,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['5', '20', '12', '10', '17', '21']","['15', '14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, '18']","['11', '13']"
185,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['5', '20', '12', '10', '17', '21', '18']","['15', '14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, None]","['11', '13']"
185,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['20', '12', '10', '17', '21', '18']","['15', '14', '2', '16', '9', '4', '6', '8', '7', '19']","['5', None]","['11', '13']"
185,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '10', '17', '21', '18']","['15', '14', '2', '16', '9', '4', '6', '8', '7', '19']","['5', '20']","['11', '13']"
187,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['12', '10', '17', '21', '18', '5']","['15', '14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, '20']","['11', '13']"
187,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['12', '10', '17', '21', '18', '5', '20']","['15', '14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, None]","['11', '13']"
187,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '17', '21', '18', '5', '20']","['15', '14', '2', '16', '9', '4', '6', '8', '7', '19']","['12', None]","['11', '13']"
187,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['17', '21', '18', '5', '20']","['15', '14', '2', '16', '9', '4', '6', '8', '7', '19']","['12', '10']","['11', '13']"
188,13 finished I/O → ready queue,io_to_ready,13,IO1,"['17', '21', '18', '5', '20', '13']","['15', '14', '2', '16', '9', '4', '6', '8', '7', '19']","['12', '10']","['11', None]"
188,15 dispatched to IO1,dispatch_io,15,IO1,"['17', '21', '18', '5', '20', '13']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['12', '10']","['11', '15']"
189,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['17', '21', '18', '5', '20', '13', '12']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, '10']","['11', '15']"
189,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['17', '21', '18', '5', '20', '13', '12', '10']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, None]","['11', '15']"
189,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '18', '5', '20', '13', '12', '10']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['17', None]","['11', '15']"
189,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['18', '5', '20', '13', '12', '10']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['17', '21']","['11', '15']"
191,22 added to ready queue,enqueue,22,,"['18', '5', '20', '13', '12', '10', '22']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['17', '21']","['11', '15']"
191,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '5', '20', '13', '12', '10', '22', '17']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, '21']","['11', '15']"
191,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '5', '20', '13', '12', '10', '22', '17', '21']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, None]","['11', '15']"
191,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['5', '20', '13', '12', '10', '22', '17', '21']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['18', None]","['11', '15']"
191,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['20', '13', '12', '10', '22', '17', '21']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['18', '5']","['11', '15']"
193,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '13', '12', '10', '22', '17', '21', '18']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, '5']","['11', '15']"
193,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['20', '13', '12', '10', '22', '17', '21', '18', '5']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, None]","['11', '15']"
193,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['13', '12', '10', '22', '17', '21', '18', '5']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['20', None]","['11', '15']"
193,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '10', '22', '17', '21', '18', '5']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['20', '13']","['11', '15']"
195,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['12', '10', '22', '17', '21', '18', '5', '20']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, '13']","['11', '15']"
195,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '10', '22', '17', '21', '18', '5', '20', '13']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, None]","['11', '15']"
195,11 finished I/O → ready queue,io_to_ready,11,IO0,"['12', '10', '22', '17', '21', '18', '5', '20', '13', '11']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","[None, None]","[None, '15']"
195,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '22', '17', '21', '18', '5', '20', '13', '11']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['12', None]","[None, '15']"
195,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['22', '17', '21', '18', '5', '20', '13', '11']","['14', '2', '16', '9', '4', '6', '8', '7', '19']","['12', '10']","[None, '15']"
195,14 dispatched to IO0,dispatch_io,14,IO0,"['22', '17', '21', '18', '5', '20', '13', '11']","['2', '16', '9', '4', '6', '8', '7', '19']","['12', '10']","['14', '15']"
196,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['22', '17', '21', '18', '5', '20', '13', '11']","['2', '16', '9', '4', '6', '8', '7', '19', '10']","['12', None]","['14', '15']"
196,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['17', '21', '18', '5', '20', '13', '11']","['2', '16', '9', '4', '6', '8', '7', '19', '10']","['12', '22']","['14', '15']"
197,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['17', '21', '18', '5', '20', '13', '11', '12']","['2', '16', '9', '4', '6', '8', '7', '19', '10']","[None, '22']","['14', '15']"
197,15 finished I/O → ready queue,io_to_ready,15,IO1,"['17', '21', '18', '5', '20', '13', '11', '12', '15']","['2', '16', '9', '4', '6', '8', '7', '19', '10']","[None, '22']","['14', None]"
197,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '18', '5', '20', '13', '11', '12', '15']","['2', '16', '9', '4', '6', '8', '7', '19', '10']","['17', '22']","['14', None]"
197,2 dispatched to IO1,dispatch_io,2,IO1,"['21', '18', '5', '20', '13', '11', '12', '15']","['16', '9', '4', '6', '8', '7', '19', '10']","['17', '22']","['14', '2']"
198,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['21', '18', '5', '20', '13', '11', '12', '15', '22']","['16', '9', '4', '6', '8', '7', '19', '10']","['17', None]","['14', '2']"
198,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['18', '5', '20', '13', '11', '12', '15', '22']","['16', '9', '4', '6', '8', '7', '19', '10']","['17', '21']","['14', '2']"
199,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '5', '20', '13', '11', '12', '15', '22', '17']","['16', '9', '4', '6', '8', '7', '19', '10']","[None, '21']","['14', '2']"
199,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['18', '5', '20', '13', '11', '12', '15', '22', '17', '21']","['16', '9', '4', '6', '8', '7', '19', '10']","[None, None]","['14', '2']"
199,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['5', '20', '13', '11', '12', '15', '22', '17', '21']","['16', '9', '4', '6', '8', '7', '19', '10']","['18', None]","['14', '2']"
199,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['20', '13', '11', '12', '15', '22', '17', '21']","['16', '9', '4', '6', '8', '7', '19', '10']","['18', '5']","['14', '2']"
200,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['20', '13', '11', '12', '15', '22', '17', '21']","['16', '9', '4', '6', '8', '7', '19', '10', '18']","[None, '5']","['14', '2']"
200,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['20', '13', '11', '12', '15', '22', '17', '21']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","[None, None]","['14', '2']"
200,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['13', '11', '12', '15', '22', '17', '21']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","['20', None]","['14', '2']"
200,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '12', '15', '22', '17', '21']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","['20', '13']","['14', '2']"
202,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['11', '12', '15', '22', '17', '21', '20']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","[None, '13']","['14', '2']"
202,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '12', '15', '22', '17', '21', '20', '13']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","[None, None]","['14', '2']"
202,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '15', '22', '17', '21', '20', '13']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","['11', None]","['14', '2']"
202,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '22', '17', '21', '20', '13']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","['11', '12']","['14', '2']"
204,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '22', '17', '21', '20', '13', '11']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","[None, '12']","['14', '2']"
204,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '22', '17', '21', '20', '13', '11', '12']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","[None, None]","['14', '2']"
204,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['22', '17', '21', '20', '13', '11', '12']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","['15', None]","['14', '2']"
204,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['17', '21', '20', '13', '11', '12']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5']","['15', '22']","['14', '2']"
205,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['17', '21', '20', '13', '11', '12']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['15', None]","['14', '2']"
205,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['21', '20', '13', '11', '12']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['15', '17']","['14', '2']"
206,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '20', '13', '11', '12', '15']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","[None, '17']","['14', '2']"
206,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['20', '13', '11', '12', '15']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['21', '17']","['14', '2']"
207,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '13', '11', '12', '15', '17']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['21', None]","['14', '2']"
207,14 finished I/O → ready queue,io_to_ready,14,IO0,"['20', '13', '11', '12', '15', '17', '14']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['21', None]","[None, '2']"
207,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '11', '12', '15', '17', '14']","['16', '9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['21', '20']","[None, '2']"
207,16 dispatched to IO0,dispatch_io,16,IO0,"['13', '11', '12', '15', '17', '14']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['21', '20']","['16', '2']"
208,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['13', '11', '12', '15', '17', '14', '21']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","[None, '20']","['16', '2']"
208,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '12', '15', '17', '14', '21']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['13', '20']","['16', '2']"
209,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['11', '12', '15', '17', '14', '21', '20']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['13', None]","['16', '2']"
209,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '15', '17', '14', '21', '20']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['13', '11']","['16', '2']"
210,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '15', '17', '14', '21', '20', '13']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","[None, '11']","['16', '2']"
210,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '17', '14', '21', '20', '13']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['12', '11']","['16', '2']"
211,23 added to ready queue,enqueue,23,,"['15', '17', '14', '21', '20', '13', '23']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['12', '11']","['16', '2']"
211,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['15', '17', '14', '21', '20', '13', '23', '11']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['12', None]","['16', '2']"
211,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['17', '14', '21', '20', '13', '23', '11']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","['12', '15']","['16', '2']"
212,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['17', '14', '21', '20', '13', '23', '11', '12']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22']","[None, '15']","['16', '2']"
212,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['17', '14', '21', '20', '13', '23', '11', '12']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","[None, None]","['16', '2']"
212,16 finished I/O → ready queue,io_to_ready,16,IO0,"['17', '14', '21', '20', '13', '23', '11', '12', '16']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","[None, None]","[None, '2']"
212,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '21', '20', '13', '23', '11', '12', '16']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","['17', None]","[None, '2']"
212,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['21', '20', '13', '23', '11', '12', '16']","['9', '4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","['17', '14']","[None, '2']"
212,9 dispatched to IO0,dispatch_io,9,IO0,"['21', '20', '13', '23', '11', '12', '16']","['4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","['17', '14']","['9', '2']"
213,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['21', '20', '13', '23', '11', '12', '16', '17']","['4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","[None, '14']","['9', '2']"
213,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['20', '13', '23', '11', '12', '16', '17']","['4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","['21', '14']","['9', '2']"
214,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['20', '13', '23', '11', '12', '16', '17', '14']","['4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","['21', None]","['9', '2']"
214,2 finished I/O → ready queue,io_to_ready,2,IO1,"['20', '13', '23', '11', '12', '16', '17', '14', '2']","['4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","['21', None]","['9', None]"
214,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '23', '11', '12', '16', '17', '14', '2']","['4', '6', '8', '7', '19', '10', '18', '5', '22', '15']","['21', '20']","['9', None]"
214,4 dispatched to IO1,dispatch_io,4,IO1,"['13', '23', '11', '12', '16', '17', '14', '2']","['6', '8', '7', '19', '10', '18', '5', '22', '15']","['21', '20']","['9', '4']"
215,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['13', '23', '11', '12', '16', '17', '14', '2', '21']","['6', '8', '7', '19', '10', '18', '5', '22', '15']","[None, '20']","['9', '4']"
215,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '11', '12', '16', '17', '14', '2', '21']","['6', '8', '7', '19', '10', '18', '5', '22', '15']","['13', '20']","['9', '4']"
216,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['23', '11', '12', '16', '17', '14', '2', '21', '13']","['6', '8', '7', '19', '10', '18', '5', '22', '15']","[None, '20']","['9', '4']"
216,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['23', '11', '12', '16', '17', '14', '2', '21', '13', '20']","['6', '8', '7', '19', '10', '18', '5', '22', '15']","[None, None]","['9', '4']"
216,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '12', '16', '17', '14', '2', '21', '13', '20']","['6', '8', '7', '19', '10', '18', '5', '22', '15']","['23', None]","['9', '4']"
216,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '16', '17', '14', '2', '21', '13', '20']","['6', '8', '7', '19', '10', '18', '5', '22', '15']","['23', '11']","['9', '4']"
218,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '16', '17', '14', '2', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15']","[None, '11']","['9', '4']"
218,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['12', '16', '17', '14', '2', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11']","[None, None]","['9', '4']"
218,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '17', '14', '2', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11']","['12', None]","['9', '4']"
218,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '14', '2', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11']","['12', '16']","['9', '4']"
219,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['17', '14', '2', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16']","['12', None]","['9', '4']"
219,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '2', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16']","['12', '17']","['9', '4']"
220,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['14', '2', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","[None, '17']","['9', '4']"
220,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['2', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['14', '17']","['9', '4']"
221,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['2', '21', '13', '20', '23', '17']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['14', None]","['9', '4']"
221,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['21', '13', '20', '23', '17']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['14', '2']","['9', '4']"
222,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['21', '13', '20', '23', '17', '14']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","[None, '2']","['9', '4']"
222,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['13', '20', '23', '17', '14']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['21', '2']","['9', '4']"
223,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '20', '23', '17', '14', '2']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['21', None]","['9', '4']"
223,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '23', '17', '14', '2']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['21', '13']","['9', '4']"
224,24 added to ready queue,enqueue,24,,"['20', '23', '17', '14', '2', '24']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['21', '13']","['9', '4']"
224,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['20', '23', '17', '14', '2', '24', '21']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","[None, '13']","['9', '4']"
224,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['23', '17', '14', '2', '24', '21']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['20', '13']","['9', '4']"
225,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '17', '14', '2', '24', '21', '13']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['20', None]","['9', '4']"
225,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['17', '14', '2', '24', '21', '13']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['20', '23']","['9', '4']"
226,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '14', '2', '24', '21', '13', '20']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","[None, '23']","['9', '4']"
226,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '2', '24', '21', '13', '20']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['17', '23']","['9', '4']"
227,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['14', '2', '24', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['17', None]","['9', '4']"
227,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['2', '24', '21', '13', '20', '23']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['17', '14']","['9', '4']"
228,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '24', '21', '13', '20', '23', '17']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","[None, '14']","['9', '4']"
228,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['24', '21', '13', '20', '23', '17']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['2', '14']","['9', '4']"
229,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '21', '13', '20', '23', '17', '14']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['2', None]","['9', '4']"
229,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['21', '13', '20', '23', '17', '14']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['2', '24']","['9', '4']"
230,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['21', '13', '20', '23', '17', '14', '2']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","[None, '24']","['9', '4']"
230,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['13', '20', '23', '17', '14', '2']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12']","['21', '24']","['9', '4']"
231,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['13', '20', '23', '17', '14', '2']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","[None, '24']","['9', '4']"
231,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '20', '23', '17', '14', '2', '24']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","[None, None]","['9', '4']"
231,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '23', '17', '14', '2', '24']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","['13', None]","['9', '4']"
231,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['23', '17', '14', '2', '24']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","['13', '20']","['9', '4']"
232,9 finished I/O → ready queue,io_to_ready,9,IO0,"['23', '17', '14', '2', '24', '9']","['6', '8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","['13', '20']","[None, '4']"
232,6 dispatched to IO0,dispatch_io,6,IO0,"['23', '17', '14', '2', '24', '9']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","['13', '20']","['6', '4']"
233,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['23', '17', '14', '2', '24', '9', '13']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","[None, '20']","['6', '4']"
233,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['23', '17', '14', '2', '24', '9', '13', '20']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","[None, None]","['6', '4']"
233,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['17', '14', '2', '24', '9', '13', '20']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","['23', None]","['6', '4']"
233,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '2', '24', '9', '13', '20']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21']","['23', '17']","['6', '4']"
234,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['14', '2', '24', '9', '13', '20']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","[None, '17']","['6', '4']"
234,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['2', '24', '9', '13', '20']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['14', '17']","['6', '4']"
235,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['2', '24', '9', '13', '20', '17']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['14', None]","['6', '4']"
235,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['24', '9', '13', '20', '17']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['14', '2']","['6', '4']"
236,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '9', '13', '20', '17', '14']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","[None, '2']","['6', '4']"
236,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['9', '13', '20', '17', '14']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['24', '2']","['6', '4']"
237,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '13', '20', '17', '14', '2']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['24', None]","['6', '4']"
237,4 finished I/O → ready queue,io_to_ready,4,IO1,"['9', '13', '20', '17', '14', '2', '4']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['24', None]","['6', None]"
237,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '20', '17', '14', '2', '4']","['8', '7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['24', '9']","['6', None]"
237,8 dispatched to IO1,dispatch_io,8,IO1,"['13', '20', '17', '14', '2', '4']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['24', '9']","['6', '8']"
238,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '20', '17', '14', '2', '4', '24']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","[None, '9']","['6', '8']"
238,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '17', '14', '2', '4', '24']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['13', '9']","['6', '8']"
239,25 added to ready queue,enqueue,25,,"['20', '17', '14', '2', '4', '24', '25']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['13', '9']","['6', '8']"
239,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['20', '17', '14', '2', '4', '24', '25', '9']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['13', None]","['6', '8']"
239,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['17', '14', '2', '4', '24', '25', '9']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['13', '20']","['6', '8']"
240,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['17', '14', '2', '4', '24', '25', '9', '13']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","[None, '20']","['6', '8']"
240,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '2', '4', '24', '25', '9', '13']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['17', '20']","['6', '8']"
241,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['14', '2', '4', '24', '25', '9', '13', '20']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['17', None]","['6', '8']"
241,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['2', '4', '24', '25', '9', '13', '20']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['17', '14']","['6', '8']"
242,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '4', '24', '25', '9', '13', '20', '17']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","[None, '14']","['6', '8']"
242,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '24', '25', '9', '13', '20', '17']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['2', '14']","['6', '8']"
243,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['4', '24', '25', '9', '13', '20', '17', '14']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['2', None]","['6', '8']"
243,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['24', '25', '9', '13', '20', '17', '14']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23']","['2', '4']","['6', '8']"
244,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['24', '25', '9', '13', '20', '17', '14']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2']","[None, '4']","['6', '8']"
244,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '9', '13', '20', '17', '14']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2']","['24', '4']","['6', '8']"
245,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['25', '9', '13', '20', '17', '14', '4']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2']","['24', None]","['6', '8']"
245,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['9', '13', '20', '17', '14', '4']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2']","['24', '25']","['6', '8']"
246,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['9', '13', '20', '17', '14', '4', '24']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2']","[None, '25']","['6', '8']"
246,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['13', '20', '17', '14', '4', '24']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2']","['9', '25']","['6', '8']"
247,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['13', '20', '17', '14', '4', '24']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25']","['9', None]","['6', '8']"
247,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '17', '14', '4', '24']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25']","['9', '13']","['6', '8']"
248,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['20', '17', '14', '4', '24', '9']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25']","[None, '13']","['6', '8']"
248,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '14', '4', '24', '9']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25']","['20', '13']","['6', '8']"
249,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '14', '4', '24', '9', '13']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25']","['20', None]","['6', '8']"
249,8 finished I/O → ready queue,io_to_ready,8,IO1,"['17', '14', '4', '24', '9', '13', '8']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25']","['20', None]","['6', None]"
249,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '4', '24', '9', '13', '8']","['7', '19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25']","['20', '17']","['6', None]"
249,7 dispatched to IO1,dispatch_io,7,IO1,"['14', '4', '24', '9', '13', '8']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25']","['20', '17']","['6', '7']"
250,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['14', '4', '24', '9', '13', '8']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20']","[None, '17']","['6', '7']"
250,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '24', '9', '13', '8']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20']","['14', '17']","['6', '7']"
251,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['4', '24', '9', '13', '8']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17']","['14', None]","['6', '7']"
251,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['24', '9', '13', '8']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17']","['14', '4']","['6', '7']"
252,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '9', '13', '8', '14']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17']","[None, '4']","['6', '7']"
252,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['9', '13', '8', '14']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17']","['24', '4']","['6', '7']"
253,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '13', '8', '14', '4']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17']","['24', None]","['6', '7']"
253,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '8', '14', '4']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17']","['24', '9']","['6', '7']"
254,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['13', '8', '14', '4']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24']","[None, '9']","['6', '7']"
254,7 finished I/O → ready queue,io_to_ready,7,IO1,"['13', '8', '14', '4', '7']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24']","[None, '9']","['6', None]"
254,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '14', '4', '7']","['19', '10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24']","['13', '9']","['6', None]"
254,19 dispatched to IO1,dispatch_io,19,IO1,"['8', '14', '4', '7']","['10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24']","['13', '9']","['6', '19']"
255,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['8', '14', '4', '7']","['10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9']","['13', None]","['6', '19']"
255,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['14', '4', '7']","['10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9']","['13', '8']","['6', '19']"
256,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '4', '7', '13']","['10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9']","[None, '8']","['6', '19']"
256,6 finished I/O → ready queue,io_to_ready,6,IO0,"['14', '4', '7', '13', '6']","['10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9']","[None, '8']","[None, '19']"
256,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '7', '13', '6']","['10', '18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9']","['14', '8']","[None, '19']"
256,10 dispatched to IO0,dispatch_io,10,IO0,"['4', '7', '13', '6']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9']","['14', '8']","['10', '19']"
257,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['4', '7', '13', '6']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, '8']","['10', '19']"
257,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '7', '13', '6', '8']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, None]","['10', '19']"
257,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '13', '6', '8']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['4', None]","['10', '19']"
257,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '6', '8']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['4', '7']","['10', '19']"
259,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['13', '6', '8', '4']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, '7']","['10', '19']"
259,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '6', '8', '4', '7']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, None]","['10', '19']"
259,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '8', '4', '7']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['13', None]","['10', '19']"
259,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '4', '7']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['13', '6']","['10', '19']"
261,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['8', '4', '7', '13']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, '6']","['10', '19']"
261,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '4', '7', '13', '6']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, None]","['10', '19']"
261,19 finished I/O → ready queue,io_to_ready,19,IO1,"['8', '4', '7', '13', '6', '19']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, None]","['10', None]"
261,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '7', '13', '6', '19']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['8', None]","['10', None]"
261,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '13', '6', '19']","['18', '5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['8', '4']","['10', None]"
261,18 dispatched to IO1,dispatch_io,18,IO1,"['7', '13', '6', '19']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['8', '4']","['10', '18']"
263,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '13', '6', '19', '8']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, '4']","['10', '18']"
263,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '13', '6', '19', '8', '4']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, None]","['10', '18']"
263,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '6', '19', '8', '4']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['7', None]","['10', '18']"
263,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '19', '8', '4']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['7', '13']","['10', '18']"
264,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['6', '19', '8', '4', '7']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","[None, '13']","['10', '18']"
264,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['19', '8', '4', '7']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14']","['6', '13']","['10', '18']"
265,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['19', '8', '4', '7']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['6', None]","['10', '18']"
265,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['8', '4', '7']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['6', '19']","['10', '18']"
266,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '4', '7', '6']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","[None, '19']","['10', '18']"
266,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '7', '6']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['8', '19']","['10', '18']"
267,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['4', '7', '6', '19']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['8', None]","['10', '18']"
267,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '6', '19']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['8', '4']","['10', '18']"
268,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '6', '19', '8']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","[None, '4']","['10', '18']"
268,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '19', '8']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['7', '4']","['10', '18']"
269,4 finished all bursts,finished,4,CPU1,"['6', '19', '8']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['7', None]","['10', '18']"
269,10 finished I/O → ready queue,io_to_ready,10,IO0,"['6', '19', '8', '10']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['7', None]","[None, '18']"
269,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['19', '8', '10']","['5', '22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['7', '6']","[None, '18']"
269,5 dispatched to IO0,dispatch_io,5,IO0,"['19', '8', '10']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['7', '6']","['5', '18']"
270,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['19', '8', '10', '7']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","[None, '6']","['5', '18']"
270,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '10', '7']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['19', '6']","['5', '18']"
271,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '10', '7', '6']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['19', None]","['5', '18']"
271,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '7', '6']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['19', '8']","['5', '18']"
272,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['10', '7', '6', '19']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","[None, '8']","['5', '18']"
272,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['10', '7', '6', '19', '8']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","[None, None]","['5', '18']"
272,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '6', '19', '8']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['10', None]","['5', '18']"
272,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '19', '8']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13']","['10', '7']","['5', '18']"
273,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['6', '19', '8']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","['10', None]","['5', '18']"
273,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['19', '8']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","['10', '6']","['5', '18']"
274,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '8', '10']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","[None, '6']","['5', '18']"
274,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '10']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","['19', '6']","['5', '18']"
275,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['8', '10', '19']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","[None, '6']","['5', '18']"
275,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['8', '10', '19', '6']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","[None, None]","['5', '18']"
275,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '19', '6']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","['8', None]","['5', '18']"
275,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '6']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","['8', '10']","['5', '18']"
277,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['19', '6', '8']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","[None, '10']","['5', '18']"
277,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '6', '8', '10']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","[None, None]","['5', '18']"
277,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['6', '8', '10']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","['19', None]","['5', '18']"
277,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '10']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7']","['19', '6']","['5', '18']"
279,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['8', '10']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19']","[None, '6']","['5', '18']"
279,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '10', '6']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19']","[None, None]","['5', '18']"
279,18 finished I/O → ready queue,io_to_ready,18,IO1,"['8', '10', '6', '18']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19']","[None, None]","['5', None]"
279,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '6', '18']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19']","['8', None]","['5', None]"
279,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '18']","['22', '15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19']","['8', '10']","['5', None]"
279,22 dispatched to IO1,dispatch_io,22,IO1,"['6', '18']","['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19']","['8', '10']","['5', '22']"
280,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['6', '18']","['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10']","['8', None]","['5', '22']"
280,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['18'],"['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10']","['8', '6']","['5', '22']"
281,8 finished CPU → wait queue,cpu_to_io,8,CPU0,['18'],"['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","[None, '6']","['5', '22']"
281,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', '6']","['5', '22']"
282,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', None]","['5', '22']"
282,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', '6']","['5', '22']"
283,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","[None, '6']","['5', '22']"
283,5 finished I/O → ready queue,io_to_ready,5,IO0,"['18', '5']","['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","[None, '6']","[None, '22']"
283,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['5'],"['15', '11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', '6']","[None, '22']"
283,15 dispatched to IO0,dispatch_io,15,IO0,['5'],"['11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', '6']","['15', '22']"
284,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '6']","['11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', None]","['15', '22']"
284,22 finished I/O → ready queue,io_to_ready,22,IO1,"['5', '6', '22']","['11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', None]","['15', None]"
284,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '22']","['11', '16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', '5']","['15', None]"
284,11 dispatched to IO1,dispatch_io,11,IO1,"['6', '22']","['16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', '5']","['15', '11']"
285,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['6', '22', '18']","['16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","[None, '5']","['15', '11']"
285,15 finished I/O → ready queue,io_to_ready,15,IO0,"['6', '22', '18', '15']","['16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","[None, '5']","[None, '11']"
285,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['22', '18', '15']","['16', '12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['6', '5']","[None, '11']"
285,16 dispatched to IO0,dispatch_io,16,IO0,"['22', '18', '15']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['6', '5']","['16', '11']"
286,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['22', '18', '15', '5']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['6', None]","['16', '11']"
286,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['18', '15', '5']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['6', '22']","['16', '11']"
287,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['18', '15', '5', '6']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","[None, '22']","['16', '11']"
287,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '5', '6']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', '22']","['16', '11']"
288,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '5', '6', '22']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', None]","['16', '11']"
288,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '6', '22']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['18', '15']","['16', '11']"
289,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['5', '6', '22', '18']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","[None, '15']","['16', '11']"
289,16 finished I/O → ready queue,io_to_ready,16,IO0,"['5', '6', '22', '18', '16']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","[None, '15']","[None, '11']"
289,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '22', '18', '16']","['12', '21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['5', '15']","[None, '11']"
289,12 dispatched to IO0,dispatch_io,12,IO0,"['6', '22', '18', '16']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8']","['5', '15']","['12', '11']"
290,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['6', '22', '18', '16']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15']","['5', None]","['12', '11']"
290,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['22', '18', '16']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15']","['5', '6']","['12', '11']"
291,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['22', '18', '16', '5']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15']","[None, '6']","['12', '11']"
291,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['22', '18', '16', '5', '6']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15']","[None, None]","['12', '11']"
291,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '16', '5', '6']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15']","['22', None]","['12', '11']"
291,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['16', '5', '6']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15']","['22', '18']","['12', '11']"
292,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['16', '5', '6', '22']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15']","[None, '18']","['12', '11']"
292,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '6', '22']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15']","['16', '18']","['12', '11']"
293,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['5', '6', '22']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['16', None]","['12', '11']"
293,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '22']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['16', '5']","['12', '11']"
294,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['6', '22', '16']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","[None, '5']","['12', '11']"
294,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['22', '16']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['6', '5']","['12', '11']"
295,6 finished all bursts,finished,6,CPU0,"['22', '16']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","[None, '5']","['12', '11']"
295,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['22', '16', '5']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","[None, None]","['12', '11']"
295,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '5']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['22', None]","['12', '11']"
295,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['5'],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['22', '16']","['12', '11']"
296,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['5', '16']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['22', None]","['12', '11']"
296,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['16'],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['22', '5']","['12', '11']"
297,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['16', '22']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","[None, '5']","['12', '11']"
297,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['22'],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['16', '5']","['12', '11']"
298,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['22', '5']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['16', None]","['12', '11']"
298,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['5'],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","['16', '22']","['12', '11']"
299,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['5', '16']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18']","[None, '22']","['12', '11']"
299,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['5', '16']","['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22']","[None, None]","['12', '11']"
299,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['16'],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22']","['5', None]","['12', '11']"
299,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22']","['5', '16']","['12', '11']"
301,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22']","[None, '16']","['12', '11']"
301,16 finished CPU → wait queue,cpu_to_io,16,CPU1,['5'],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, None]","['12', '11']"
301,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', None]","['12', '11']"
302,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', None]","[None, '11']"
302,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['21', '23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '12']","[None, '11']"
302,21 dispatched to IO0,dispatch_io,21,IO0,[],"['23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '12']","['21', '11']"
303,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '12']","['21', '11']"
303,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '12']","['21', '11']"
304,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', None]","['21', '11']"
304,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '12']","['21', '11']"
305,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '12']","['21', '11']"
305,11 finished I/O → ready queue,io_to_ready,11,IO1,"['5', '11']","['23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '12']","['21', None]"
305,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['11'],"['23', '2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '12']","['21', None]"
305,23 dispatched to IO1,dispatch_io,23,IO1,['11'],"['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '12']","['21', '23']"
306,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['11', '5']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '12']","['21', '23']"
306,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '5', '12']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, None]","['21', '23']"
306,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['5', '12']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['11', None]","['21', '23']"
306,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['12'],"['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['11', '5']","['21', '23']"
308,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '11']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '5']","['21', '23']"
308,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['12', '11', '5']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, None]","['21', '23']"
308,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '5']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['12', None]","['21', '23']"
308,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['5'],"['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['12', '11']","['21', '23']"
310,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['5', '12']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '11']","['21', '23']"
310,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['5', '12', '11']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, None]","['21', '23']"
310,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '11']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', None]","['21', '23']"
310,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['11'],"['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '12']","['21', '23']"
312,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['11', '5']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '12']","['21', '23']"
312,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['11', '5', '12']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, None]","['21', '23']"
312,21 finished I/O → ready queue,io_to_ready,21,IO0,"['11', '5', '12', '21']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, None]","[None, '23']"
312,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['5', '12', '21']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['11', None]","[None, '23']"
312,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '21']","['2', '25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['11', '5']","[None, '23']"
312,2 dispatched to IO0,dispatch_io,2,IO0,"['12', '21']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['11', '5']","['2', '23']"
314,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '21', '11']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '5']","['2', '23']"
314,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['12', '21', '11', '5']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, None]","['2', '23']"
314,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '11', '5']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['12', None]","['2', '23']"
314,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['11', '5']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['12', '21']","['2', '23']"
316,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '5', '12']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '21']","['2', '23']"
316,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['11', '5', '12', '21']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, None]","['2', '23']"
316,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['5', '12', '21']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['11', None]","['2', '23']"
316,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '21']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['11', '5']","['2', '23']"
317,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['12', '21', '5']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['11', None]","['2', '23']"
317,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '5']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['11', '12']","['2', '23']"
318,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['21', '5', '11']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '12']","['2', '23']"
318,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '11']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['21', '12']","['2', '23']"
319,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['5', '11', '21']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '12']","['2', '23']"
319,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['5', '11', '21', '12']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, None]","['2', '23']"
319,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['11', '21', '12']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', None]","['2', '23']"
319,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['21', '12']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '11']","['2', '23']"
320,23 finished I/O → ready queue,io_to_ready,23,IO1,"['21', '12', '23']","['25', '20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '11']","['2', None]"
320,25 dispatched to IO1,dispatch_io,25,IO1,"['21', '12', '23']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","['5', '11']","['2', '25']"
321,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['21', '12', '23', '5']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16']","[None, '11']","['2', '25']"
321,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['21', '12', '23', '5']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['2', '25']"
321,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['12', '23', '5']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['21', None]","['2', '25']"
321,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '5']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['21', '12']","['2', '25']"
323,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['23', '5', '21']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '12']","['2', '25']"
323,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '5', '21', '12']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['2', '25']"
323,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '21', '12']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', None]","['2', '25']"
323,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['21', '12']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '5']","['2', '25']"
324,5 finished all bursts,finished,5,CPU1,"['21', '12']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', None]","['2', '25']"
324,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['12'],"['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '21']","['2', '25']"
325,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '23']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '21']","['2', '25']"
325,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['23'],"['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', '21']","['2', '25']"
326,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['23', '21']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', None]","['2', '25']"
326,25 finished I/O → ready queue,io_to_ready,25,IO1,"['23', '21', '25']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', None]","['2', None]"
326,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['21', '25']","['20', '17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', '23']","['2', None]"
326,20 dispatched to IO1,dispatch_io,20,IO1,"['21', '25']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', '23']","['2', '20']"
327,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['21', '25', '12']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '23']","['2', '20']"
327,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '12']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['21', '23']","['2', '20']"
328,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['25', '12', '23']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['21', None]","['2', '20']"
328,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '23']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['21', '25']","['2', '20']"
329,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['12', '23', '21']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '25']","['2', '20']"
329,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['23', '21']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', '25']","['2', '20']"
330,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['23', '21', '12']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '25']","['2', '20']"
330,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['23', '21', '12', '25']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['2', '20']"
330,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '12', '25']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', None]","['2', '20']"
330,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '25']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '21']","['2', '20']"
332,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '25', '23']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '21']","['2', '20']"
332,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['12', '25', '23', '21']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['2', '20']"
332,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['25', '23', '21']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', None]","['2', '20']"
332,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['23', '21']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', '25']","['2', '20']"
333,2 finished I/O → ready queue,io_to_ready,2,IO0,"['23', '21', '2']","['17', '24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', '25']","[None, '20']"
333,17 dispatched to IO0,dispatch_io,17,IO0,"['23', '21', '2']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', '25']","['17', '20']"
334,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['23', '21', '2', '12']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '25']","['17', '20']"
334,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['23', '21', '2', '12', '25']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['17', '20']"
334,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '2', '12', '25']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', None]","['17', '20']"
334,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['2', '12', '25']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '21']","['17', '20']"
336,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['2', '12', '25', '23']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '21']","['17', '20']"
336,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['2', '12', '25', '23', '21']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['17', '20']"
336,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['12', '25', '23', '21']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['2', None]","['17', '20']"
336,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['25', '23', '21']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['2', '12']","['17', '20']"
337,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['25', '23', '21', '2']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '12']","['17', '20']"
337,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['23', '21', '2']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['25', '12']","['17', '20']"
338,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['23', '21', '2', '25']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '12']","['17', '20']"
338,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '21', '2', '25', '12']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['17', '20']"
338,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '2', '25', '12']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', None]","['17', '20']"
338,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['2', '25', '12']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '21']","['17', '20']"
339,20 finished I/O → ready queue,io_to_ready,20,IO1,"['2', '25', '12', '20']","['24', '9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '21']","['17', None]"
339,24 dispatched to IO1,dispatch_io,24,IO1,"['2', '25', '12', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '21']","['17', '24']"
340,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['2', '25', '12', '20', '23']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '21']","['17', '24']"
340,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['2', '25', '12', '20', '23', '21']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['17', '24']"
340,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['25', '12', '20', '23', '21']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['2', None]","['17', '24']"
340,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '20', '23', '21']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['2', '25']","['17', '24']"
342,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['12', '20', '23', '21', '2']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '25']","['17', '24']"
342,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['12', '20', '23', '21', '2', '25']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['17', '24']"
342,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['20', '23', '21', '2', '25']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', None]","['17', '24']"
342,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['23', '21', '2', '25']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['12', '20']","['17', '24']"
344,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['23', '21', '2', '25', '12']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '20']","['17', '24']"
344,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['23', '21', '2', '25', '12', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, None]","['17', '24']"
344,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '2', '25', '12', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', None]","['17', '24']"
344,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['2', '25', '12', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '21']","['17', '24']"
345,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['2', '25', '12', '20', '21']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', None]","['17', '24']"
345,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['25', '12', '20', '21']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '2']","['17', '24']"
346,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['25', '12', '20', '21', '23']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '2']","['17', '24']"
346,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '20', '21', '23']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['25', '2']","['17', '24']"
347,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['12', '20', '21', '23', '2']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['25', None]","['17', '24']"
347,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '21', '23', '2']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['25', '12']","['17', '24']"
348,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['20', '21', '23', '2', '25']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '12']","['17', '24']"
348,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '23', '2', '25']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['20', '12']","['17', '24']"
349,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['21', '23', '2', '25', '12']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['20', None]","['17', '24']"
349,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['23', '2', '25', '12']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['20', '21']","['17', '24']"
350,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '2', '25', '12', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","[None, '21']","['17', '24']"
350,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '25', '12', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11']","['23', '21']","['17', '24']"
351,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['2', '25', '12', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21']","['23', None]","['17', '24']"
351,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['25', '12', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21']","['23', '2']","['17', '24']"
352,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['25', '12', '20', '23']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21']","[None, '2']","['17', '24']"
352,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '20', '23']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21']","['25', '2']","['17', '24']"
353,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['12', '20', '23']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25']","[None, '2']","['17', '24']"
353,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['12', '20', '23', '2']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25']","[None, None]","['17', '24']"
353,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['20', '23', '2']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25']","['12', None]","['17', '24']"
353,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['23', '2']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25']","['12', '20']","['17', '24']"
355,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['23', '2']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, '20']","['17', '24']"
355,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['23', '2', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, None]","['17', '24']"
355,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '20']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['23', None]","['17', '24']"
355,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['20'],"['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['23', '2']","['17', '24']"
356,17 finished I/O → ready queue,io_to_ready,17,IO0,"['20', '17']","['9', '14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['23', '2']","[None, '24']"
356,9 dispatched to IO0,dispatch_io,9,IO0,"['20', '17']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['23', '2']","['9', '24']"
357,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '17', '23']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, '2']","['9', '24']"
357,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['20', '17', '23', '2']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, None]","['9', '24']"
357,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '23', '2']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['20', None]","['9', '24']"
357,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '2']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['20', '17']","['9', '24']"
359,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['23', '2', '20']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, '17']","['9', '24']"
359,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '2', '20', '17']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, None]","['9', '24']"
359,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '20', '17']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['23', None]","['9', '24']"
359,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '17']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['23', '2']","['9', '24']"
361,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '17', '23']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, '2']","['9', '24']"
361,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['20', '17', '23', '2']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, None]","['9', '24']"
361,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '23', '2']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['20', None]","['9', '24']"
361,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '2']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['20', '17']","['9', '24']"
363,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '2', '20']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, '17']","['9', '24']"
363,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '2', '20', '17']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, None]","['9', '24']"
363,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '20', '17']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['23', None]","['9', '24']"
363,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '17']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","['23', '2']","['9', '24']"
365,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['20', '17', '23']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12']","[None, '2']","['9', '24']"
365,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['20', '17', '23']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","[None, None]","['9', '24']"
365,24 finished I/O → ready queue,io_to_ready,24,IO1,"['20', '17', '23', '24']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","[None, None]","['9', None]"
365,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '23', '24']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","['20', None]","['9', None]"
365,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '24']","['14', '13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","['20', '17']","['9', None]"
365,14 dispatched to IO1,dispatch_io,14,IO1,"['23', '24']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","['20', '17']","['9', '14']"
367,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '24', '20']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","[None, '17']","['9', '14']"
367,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '24', '20', '17']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","[None, None]","['9', '14']"
367,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '20', '17']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","['23', None]","['9', '14']"
367,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['20', '17']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","['23', '24']","['9', '14']"
369,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '17', '23']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","[None, '24']","['9', '14']"
369,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '17', '23', '24']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","[None, None]","['9', '14']"
369,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '23', '24']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","['20', None]","['9', '14']"
369,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '24']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","['20', '17']","['9', '14']"
371,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '24', '20']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","[None, '17']","['9', '14']"
371,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['23', '24', '20', '17']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","[None, None]","['9', '14']"
371,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '20', '17']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","['23', None]","['9', '14']"
371,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['20', '17']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","['23', '24']","['9', '14']"
373,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '17', '23']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2']","[None, '24']","['9', '14']"
373,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['20', '17', '23']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24']","[None, None]","['9', '14']"
373,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '23']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24']","['20', None]","['9', '14']"
373,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['23'],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24']","['20', '17']","['9', '14']"
374,20 finished CPU → wait queue,cpu_to_io,20,CPU0,['23'],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","[None, '17']","['9', '14']"
374,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","['23', '17']","['9', '14']"
375,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","['23', None]","['9', '14']"
375,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","['23', '17']","['9', '14']"
376,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","[None, '17']","['9', '14']"
376,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","['23', '17']","['9', '14']"
377,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,['17'],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","['23', None]","['9', '14']"
377,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","['23', '17']","['9', '14']"
378,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","[None, '17']","['9', '14']"
378,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20']","['23', '17']","['9', '14']"
379,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23']","[None, '17']","['9', '14']"
379,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23']","[None, None]","['9', '14']"
379,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23']","['17', None]","['9', '14']"
381,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23']","[None, None]","['9', '14']"
381,9 finished I/O → ready queue,io_to_ready,9,IO0,"['17', '9']","['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23']","[None, None]","[None, '14']"
381,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['9'],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23']","['17', None]","[None, '14']"
381,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['13', '7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23']","['17', '9']","[None, '14']"
381,13 dispatched to IO0,dispatch_io,13,IO0,[],"['7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23']","['17', '9']","['13', '14']"
383,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","[None, '9']","['13', '14']"
383,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","[None, None]","['13', '14']"
383,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","['9', None]","['13', '14']"
384,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","['9', None]","['13', None]"
384,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['7', '19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","['9', '14']","['13', None]"
384,7 dispatched to IO1,dispatch_io,7,IO1,[],"['19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","['9', '14']","['13', '7']"
385,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","[None, '14']","['13', '7']"
385,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","['9', '14']","['13', '7']"
386,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","['9', None]","['13', '7']"
386,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","['9', '14']","['13', '7']"
387,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","[None, '14']","['13', '7']"
387,7 finished I/O → ready queue,io_to_ready,7,IO1,"['9', '7']","['19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","[None, '14']","['13', None]"
387,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['7'],"['19', '10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","['9', '14']","['13', None]"
387,19 dispatched to IO1,dispatch_io,19,IO1,['7'],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17']","['9', '14']","['13', '19']"
388,9 finished CPU → wait queue,cpu_to_io,9,CPU0,['7'],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9']","[None, '14']","['13', '19']"
388,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['7', '14']","['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9']","[None, None]","['13', '19']"
388,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['14'],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9']","['7', None]","['13', '19']"
388,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9']","['7', '14']","['13', '19']"
390,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9']","[None, '14']","['13', '19']"
390,14 finished CPU → wait queue,cpu_to_io,14,CPU1,['7'],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14']","[None, None]","['13', '19']"
390,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14']","['7', None]","['13', '19']"
391,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7']","[None, None]","['13', '19']"
394,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7']","[None, None]","['13', None]"
394,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['10', '8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7']","['19', None]","['13', None]"
394,10 dispatched to IO1,dispatch_io,10,IO1,[],"['8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7']","['19', None]","['13', '10']"
395,19 finished all bursts,finished,19,CPU0,[],"['8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7']","[None, None]","['13', '10']"
406,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7']","[None, None]","[None, '10']"
406,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['8', '15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7']","['13', None]","[None, '10']"
406,8 dispatched to IO0,dispatch_io,8,IO0,[],"['15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7']","['13', None]","['8', '10']"
407,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","[None, None]","['8', '10']"
409,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","[None, None]","['8', None]"
409,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['15', '18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","['10', None]","['8', None]"
409,15 dispatched to IO1,dispatch_io,15,IO1,[],"['18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","['10', None]","['8', '15']"
411,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","[None, None]","['8', '15']"
411,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","['10', None]","['8', '15']"
413,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","[None, None]","['8', '15']"
413,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","['10', None]","['8', '15']"
414,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],"['18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","['10', None]","['8', None]"
414,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['18', '22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","['10', '15']","['8', None]"
414,18 dispatched to IO1,dispatch_io,18,IO1,[],"['22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","['10', '15']","['8', '18']"
415,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","[None, '15']","['8', '18']"
415,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13']","['10', '15']","['8', '18']"
416,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10']","[None, '15']","['8', '18']"
416,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10']","[None, None]","['8', '18']"
416,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10']","['15', None]","['8', '18']"
417,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, None]","['8', '18']"
422,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, None]","[None, '18']"
422,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['22', '16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', None]","[None, '18']"
422,22 dispatched to IO0,dispatch_io,22,IO0,[],"['16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', None]","['22', '18']"
424,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, None]","['22', '18']"
424,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', None]","['22', '18']"
426,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, None]","['22', '18']"
426,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', None]","['22', '18']"
428,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, None]","['22', '18']"
428,22 finished I/O → ready queue,io_to_ready,22,IO0,"['8', '22']","['16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, None]","[None, '18']"
428,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['22'],"['16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', None]","[None, '18']"
428,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['16', '11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', '22']","[None, '18']"
428,16 dispatched to IO0,dispatch_io,16,IO0,[],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', '22']","['16', '18']"
430,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, '22']","['16', '18']"
430,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['8', '22']","['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, None]","['16', '18']"
430,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['22'],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', None]","['16', '18']"
430,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', '22']","['16', '18']"
432,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, '22']","['16', '18']"
432,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['8', '22']","['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","[None, None]","['16', '18']"
432,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['22'],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', None]","['16', '18']"
432,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15']","['8', '22']","['16', '18']"
433,22 finished CPU → wait queue,cpu_to_io,22,CPU1,[],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22']","['8', None]","['16', '18']"
434,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8']","[None, None]","['16', '18']"
435,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8']","[None, None]","[None, '18']"
435,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['11', '21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8']","['16', None]","[None, '18']"
435,11 dispatched to IO0,dispatch_io,11,IO0,[],"['21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8']","['16', None]","['11', '18']"
437,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8']","[None, None]","['11', '18']"
437,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8']","['16', None]","['11', '18']"
438,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","[None, None]","['11', '18']"
438,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","[None, None]","['11', None]"
438,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['21', '25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","['18', None]","['11', None]"
438,21 dispatched to IO1,dispatch_io,21,IO1,[],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","['18', None]","['11', '21']"
440,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","[None, None]","['11', '21']"
440,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","['18', None]","['11', '21']"
442,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","[None, None]","['11', '21']"
442,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","['18', None]","['11', '21']"
444,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","[None, None]","['11', '21']"
444,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16']","['18', None]","['11', '21']"
445,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18']","[None, None]","['11', '21']"
452,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18']","[None, None]","['11', None]"
452,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18']","['21', None]","['11', None]"
452,25 dispatched to IO1,dispatch_io,25,IO1,[],"['12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18']","['21', None]","['11', '25']"
454,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18']","[None, None]","['11', '25']"
454,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18']","['21', None]","['11', '25']"
455,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21']","[None, None]","['11', '25']"
457,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21']","[None, None]","['11', None]"
457,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21']","['25', None]","['11', None]"
457,12 dispatched to IO1,dispatch_io,12,IO1,[],"['2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21']","['25', None]","['11', '12']"
458,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21']","['25', None]","[None, '12']"
458,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['2', '24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21']","['25', '11']","[None, '12']"
458,2 dispatched to IO0,dispatch_io,2,IO0,[],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21']","['25', '11']","['2', '12']"
459,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21']","[None, '11']","['2', '12']"
459,11 finished CPU → wait queue,cpu_to_io,11,CPU1,['25'],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11']","[None, None]","['2', '12']"
459,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11']","['25', None]","['2', '12']"
460,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11']","[None, None]","['2', '12']"
460,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11']","['25', None]","['2', '12']"
462,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11']","[None, None]","['2', '12']"
462,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11']","['25', None]","['2', '12']"
463,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","[None, None]","['2', '12']"
466,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","[None, None]","['2', None]"
466,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', None]","['2', None]"
466,24 dispatched to IO1,dispatch_io,24,IO1,[],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', None]","['2', '24']"
468,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","[None, None]","['2', '24']"
468,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', None]","['2', '24']"
470,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","[None, None]","['2', '24']"
470,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', None]","['2', '24']"
472,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","[None, None]","['2', '24']"
472,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', None]","['2', '24']"
474,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","[None, None]","['2', '24']"
474,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', None]","['2', '24']"
476,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","[None, None]","['2', '24']"
476,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', None]","['2', '24']"
478,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","[None, None]","['2', '24']"
478,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', None]","['2', '24']"
479,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', None]","[None, '24']"
479,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['20', '23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', '2']","[None, '24']"
479,20 dispatched to IO0,dispatch_io,20,IO0,[],"['23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25']","['12', '2']","['20', '24']"
480,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12']","[None, '2']","['20', '24']"
481,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12']","[None, None]","['20', '24']"
481,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12']","['2', None]","['20', '24']"
482,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12']","['2', None]","['20', None]"
482,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12']","['2', '24']","['20', None]"
482,23 dispatched to IO1,dispatch_io,23,IO1,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12']","['2', '24']","['20', '23']"
483,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12']","[None, '24']","['20', '23']"
483,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12']","['2', '24']","['20', '23']"
484,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, '24']","['20', '23']"
484,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['20', '23']"
484,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","['20', '23']"
486,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['20', '23']"
486,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","['20', '23']"
488,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['20', '23']"
488,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","['20', '23']"
490,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['20', '23']"
490,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","['20', '23']"
491,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['20', '23']"
491,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","['20', '23']"
493,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['20', '23']"
493,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","['20', '23']"
495,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['20', '23']"
495,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","['20', '23']"
497,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['20', '23']"
497,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","['20', '23']"
499,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['20', '23']"
499,20 finished I/O → ready queue,io_to_ready,20,IO0,"['24', '20']","['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","[None, '23']"
499,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['20'],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","[None, '23']"
499,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['17', '9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', '20']","[None, '23']"
499,17 dispatched to IO0,dispatch_io,17,IO0,[],"['9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', '20']","['17', '23']"
501,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, '20']","['17', '23']"
501,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['24', '20']","['9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['17', '23']"
501,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['20'],"['9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', None]","['17', '23']"
501,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', '20']","['17', '23']"
502,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['9', '14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', '20']","['17', None]"
502,9 dispatched to IO1,dispatch_io,9,IO1,['23'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['24', '20']","['17', '9']"
503,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['23', '24']","['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, '20']","['17', '9']"
503,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['23', '24', '20']","['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['17', '9']"
503,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '20']","['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['23', None]","['17', '9']"
503,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['20'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['23', '24']","['17', '9']"
505,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '23']","['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, '24']","['17', '9']"
505,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '23', '24']","['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","[None, None]","['17', '9']"
505,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['23', '24']","['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['20', None]","['17', '9']"
505,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['24'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2']","['20', '23']","['17', '9']"
506,20 finished CPU → wait queue,cpu_to_io,20,CPU0,['24'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","[None, '23']","['17', '9']"
506,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', '23']","['17', '9']"
507,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,['23'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', None]","['17', '9']"
507,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', '23']","['17', '9']"
508,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","[None, '23']","['17', '9']"
508,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', '23']","['17', '9']"
509,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', None]","['17', '9']"
509,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', '23']","['17', '9']"
510,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","[None, '23']","['17', '9']"
510,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', '23']","['17', '9']"
511,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","[None, '23']","['17', '9']"
511,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '23']","['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","[None, None]","['17', '9']"
511,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['23'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', None]","['17', '9']"
511,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', '23']","['17', '9']"
513,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","[None, '23']","['17', '9']"
513,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '23']","['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","[None, None]","['17', '9']"
513,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['23'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', None]","['17', '9']"
513,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', '23']","['17', '9']"
515,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","[None, '23']","['17', '9']"
515,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '23']","['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","[None, None]","['17', '9']"
515,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['23'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', None]","['17', '9']"
515,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20']","['24', '23']","['17', '9']"
516,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23']","['24', None]","['17', '9']"
517,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","[None, None]","['17', '9']"
519,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","[None, None]","['17', None]"
519,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['14', '7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', None]","['17', None]"
519,14 dispatched to IO1,dispatch_io,14,IO1,[],"['7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', None]","['17', '14']"
521,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","[None, None]","['17', '14']"
521,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', None]","['17', '14']"
523,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","[None, None]","['17', '14']"
523,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', None]","['17', '14']"
524,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', None]","[None, '14']"
524,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['7', '13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', '17']","[None, '14']"
524,7 dispatched to IO0,dispatch_io,7,IO0,[],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', '17']","['7', '14']"
525,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","[None, '17']","['7', '14']"
525,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', '17']","['7', '14']"
526,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', None]","['7', '14']"
526,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', '17']","['7', '14']"
527,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","[None, '17']","['7', '14']"
527,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24']","['9', '17']","['7', '14']"
528,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9']","[None, '17']","['7', '14']"
528,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9']","[None, None]","['7', '14']"
528,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9']","['17', None]","['7', '14']"
529,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9']","['17', None]","[None, '14']"
529,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['13', '10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9']","['17', '7']","[None, '14']"
529,13 dispatched to IO0,dispatch_io,13,IO0,[],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9']","['17', '7']","['13', '14']"
530,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9']","[None, '7']","['13', '14']"
530,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9']","['17', '7']","['13', '14']"
531,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, '7']","['13', '14']"
531,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['13', '14']"
531,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['7', None]","['13', '14']"
532,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['13', '14']"
532,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['7', None]","['13', '14']"
534,7 finished all bursts,finished,7,CPU0,[],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['13', '14']"
541,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['13', None]"
541,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['10', '15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', None]","['13', None]"
541,10 dispatched to IO1,dispatch_io,10,IO1,[],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', None]","['13', '10']"
543,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['13', '10']"
543,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', None]","['13', '10']"
545,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['13', '10']"
545,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', None]","['13', '10']"
547,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['13', '10']"
547,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', None]","['13', '10']"
549,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['13', '10']"
549,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', None]","['13', '10']"
550,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['13', '10']"
550,13 finished I/O → ready queue,io_to_ready,13,IO0,"['14', '13']","['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","[None, '10']"
550,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['13'],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', None]","[None, '10']"
550,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['15', '22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', '13']","[None, '10']"
550,15 dispatched to IO0,dispatch_io,15,IO0,[],"['22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', '13']","['15', '10']"
552,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, '13']","['15', '10']"
552,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '13']","['22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['15', '10']"
552,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['13'],"['22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', None]","['15', '10']"
552,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', '13']","['15', '10']"
553,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['22', '8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', '13']","[None, '10']"
553,22 dispatched to IO0,dispatch_io,22,IO0,['15'],"['8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['14', '13']","['22', '10']"
554,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '14']","['8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, '13']","['22', '10']"
554,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '14', '13']","['8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['22', '10']"
554,22 finished I/O → ready queue,io_to_ready,22,IO0,"['15', '14', '13', '22']","['8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","[None, '10']"
554,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '13', '22']","['8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['15', None]","[None, '10']"
554,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '22']","['8', '16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['15', '14']","[None, '10']"
554,8 dispatched to IO0,dispatch_io,8,IO0,"['13', '22']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['15', '14']","['8', '10']"
556,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '22', '15']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, '14']","['8', '10']"
556,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '22', '15', '14']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['8', '10']"
556,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['22', '15', '14']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['13', None]","['8', '10']"
556,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['15', '14']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['13', '22']","['8', '10']"
558,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['15', '14', '13']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, '22']","['8', '10']"
558,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '14', '13', '22']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['8', '10']"
558,10 finished I/O → ready queue,io_to_ready,10,IO1,"['15', '14', '13', '22', '10']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, None]","['8', None]"
558,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '13', '22', '10']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['15', None]","['8', None]"
558,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '22', '10']","['16', '18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['15', '14']","['8', None]"
558,16 dispatched to IO1,dispatch_io,16,IO1,"['13', '22', '10']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['15', '14']","['8', '16']"
559,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['13', '22', '10', '14']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['15', None]","['8', '16']"
559,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['22', '10', '14']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['15', '13']","['8', '16']"
560,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['22', '10', '14', '15']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","[None, '13']","['8', '16']"
560,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '14', '15']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17']","['22', '13']","['8', '16']"
561,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['10', '14', '15']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13']","['22', None]","['8', '16']"
561,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '15']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13']","['22', '10']","['8', '16']"
562,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['14', '15']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22']","[None, '10']","['8', '16']"
562,16 finished I/O → ready queue,io_to_ready,16,IO1,"['14', '15', '16']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22']","[None, '10']","['8', None]"
562,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '16']","['18', '21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22']","['14', '10']","['8', None]"
562,18 dispatched to IO1,dispatch_io,18,IO1,"['15', '16']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22']","['14', '10']","['8', '18']"
563,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['15', '16', '10']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22']","['14', None]","['8', '18']"
563,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '10']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22']","['14', '15']","['8', '18']"
564,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['16', '10', '14']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22']","[None, '15']","['8', '18']"
564,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['16', '10', '14']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15']","[None, None]","['8', '18']"
564,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '14']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15']","['16', None]","['8', '18']"
564,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['14'],"['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15']","['16', '10']","['8', '18']"
566,16 finished CPU → wait queue,cpu_to_io,16,CPU0,['14'],"['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, '10']","['8', '18']"
566,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['14', '10']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, None]","['8', '18']"
566,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['10'],"['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['14', None]","['8', '18']"
566,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['14', '10']","['8', '18']"
568,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, '10']","['8', '18']"
568,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['14', '10']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, None]","['8', '18']"
568,8 finished I/O → ready queue,io_to_ready,8,IO0,"['14', '10', '8']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, None]","[None, '18']"
568,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '8']","['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['14', None]","[None, '18']"
568,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['8'],"['21', '11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['14', '10']","[None, '18']"
568,21 dispatched to IO0,dispatch_io,21,IO0,['8'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['14', '10']","['21', '18']"
570,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['8', '14']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, '10']","['21', '18']"
570,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '14', '10']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, None]","['21', '18']"
570,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['14', '10']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['8', None]","['21', '18']"
570,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['10'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['8', '14']","['21', '18']"
572,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '8']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, '14']","['21', '18']"
572,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['10', '8', '14']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, None]","['21', '18']"
572,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '14']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['10', None]","['21', '18']"
572,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['14'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['10', '8']","['21', '18']"
573,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['14', '8']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['10', None]","['21', '18']"
573,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['8'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['10', '14']","['21', '18']"
574,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '10']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, '14']","['21', '18']"
574,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['10'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['8', '14']","['21', '18']"
575,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['10', '14']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['8', None]","['21', '18']"
575,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['14'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['8', '10']","['21', '18']"
576,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['14', '8']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, '10']","['21', '18']"
576,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['8'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['14', '10']","['21', '18']"
577,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '10']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['14', None]","['21', '18']"
577,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['10'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['14', '8']","['21', '18']"
578,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '14']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, '8']","['21', '18']"
578,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['14'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['10', '8']","['21', '18']"
579,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['14', '8']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['10', None]","['21', '18']"
579,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['8'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['10', '14']","['21', '18']"
580,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '10']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, '14']","['21', '18']"
580,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['10'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['8', '14']","['21', '18']"
581,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['10', '14']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['8', None]","['21', '18']"
581,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['14'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['8', '10']","['21', '18']"
582,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['14', '8']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","[None, '10']","['21', '18']"
582,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['8'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16']","['14', '10']","['21', '18']"
583,10 finished CPU → wait queue,cpu_to_io,10,CPU1,['8'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10']","['14', None]","['21', '18']"
583,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10']","['14', '8']","['21', '18']"
584,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10']","[None, '8']","['21', '18']"
584,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10']","['14', '8']","['21', '18']"
585,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10']","[None, '8']","['21', '18']"
585,8 finished CPU → wait queue,cpu_to_io,8,CPU1,['14'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, None]","['21', '18']"
585,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', None]","['21', '18']"
587,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, None]","['21', '18']"
587,18 finished I/O → ready queue,io_to_ready,18,IO1,"['14', '18']","['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, None]","['21', None]"
587,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['18'],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', None]","['21', None]"
587,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['11', '25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', '18']","['21', None]"
587,11 dispatched to IO1,dispatch_io,11,IO1,[],"['25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', '18']","['21', '11']"
588,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['25', '12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', '18']","[None, '11']"
588,25 dispatched to IO0,dispatch_io,25,IO0,['21'],"['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', '18']","['25', '11']"
589,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['21', '14']","['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, '18']","['25', '11']"
589,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['21', '14', '18']","['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, None]","['25', '11']"
589,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '18']","['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['21', None]","['25', '11']"
589,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['18'],"['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['21', '14']","['25', '11']"
591,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['18', '21']","['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, '14']","['25', '11']"
591,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['18', '21', '14']","['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, None]","['25', '11']"
591,25 finished I/O → ready queue,io_to_ready,25,IO0,"['18', '21', '14', '25']","['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, None]","[None, '11']"
591,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['21', '14', '25']","['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['18', None]","[None, '11']"
591,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['14', '25']","['12', '2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['18', '21']","[None, '11']"
591,12 dispatched to IO0,dispatch_io,12,IO0,"['14', '25']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['18', '21']","['12', '11']"
593,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['14', '25', '18']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, '21']","['12', '11']"
593,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['14', '25', '18', '21']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, None]","['12', '11']"
593,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '18', '21']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', None]","['12', '11']"
593,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '21']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', '25']","['12', '11']"
595,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['18', '21', '14']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, '25']","['12', '11']"
595,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '21', '14', '25']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, None]","['12', '11']"
595,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['21', '14', '25']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['18', None]","['12', '11']"
595,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['14', '25']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['18', '21']","['12', '11']"
597,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['14', '25', '18']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, '21']","['12', '11']"
597,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['14', '25', '18', '21']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","[None, None]","['12', '11']"
597,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '18', '21']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', None]","['12', '11']"
597,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '21']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8']","['14', '25']","['12', '11']"
598,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['18', '21']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","[None, '25']","['12', '11']"
598,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['21'],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","['18', '25']","['12', '11']"
599,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['21', '25']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","['18', None]","['12', '11']"
599,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['25'],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","['18', '21']","['12', '11']"
600,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['25', '18']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","[None, '21']","['12', '11']"
600,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['18'],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","['25', '21']","['12', '11']"
601,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '21']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","['25', None]","['12', '11']"
601,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['21'],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","['25', '18']","['12', '11']"
602,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['21', '25']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","[None, '18']","['12', '11']"
602,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['25'],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","['21', '18']","['12', '11']"
603,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['25', '18']","['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","['21', None]","['12', '11']"
603,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['18'],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14']","['21', '25']","['12', '11']"
604,21 finished CPU → wait queue,cpu_to_io,21,CPU0,['18'],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21']","[None, '25']","['12', '11']"
604,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21']","['18', '25']","['12', '11']"
605,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18']","[None, '25']","['12', '11']"
605,25 finished CPU → wait queue,cpu_to_io,25,CPU1,[],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, None]","['12', '11']"
607,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, None]","[None, '11']"
607,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['2', '20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', None]","[None, '11']"
607,2 dispatched to IO0,dispatch_io,2,IO0,[],"['20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', None]","['2', '11']"
609,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, None]","['2', '11']"
609,11 finished I/O → ready queue,io_to_ready,11,IO1,"['12', '11']","['20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, None]","['2', None]"
609,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['11'],"['20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', None]","['2', None]"
609,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['20', '23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', None]"
609,20 dispatched to IO1,dispatch_io,20,IO1,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
611,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, '11']","['2', '20']"
611,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '11']","['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, None]","['2', '20']"
611,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['11'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', None]","['2', '20']"
611,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
613,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, '11']","['2', '20']"
613,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '11']","['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, None]","['2', '20']"
613,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['11'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', None]","['2', '20']"
613,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
614,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, '11']","['2', '20']"
614,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
615,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', None]","['2', '20']"
615,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
616,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, '11']","['2', '20']"
616,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
617,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', None]","['2', '20']"
617,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
618,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, '11']","['2', '20']"
618,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
619,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', None]","['2', '20']"
619,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
620,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","[None, '11']","['2', '20']"
620,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25']","['12', '11']","['2', '20']"
621,11 finished CPU → wait queue,cpu_to_io,11,CPU1,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['12', None]","['2', '20']"
622,12 finished all bursts,finished,12,CPU0,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['2', '20']"
625,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['2', None]"
625,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['23', '24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['20', None]","['2', None]"
625,23 dispatched to IO1,dispatch_io,23,IO1,[],"['24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['20', None]","['2', '23']"
626,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['20', None]","[None, '23']"
626,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['24', '9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['20', '2']","[None, '23']"
626,24 dispatched to IO0,dispatch_io,24,IO0,[],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['20', '2']","['24', '23']"
627,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, '2']","['24', '23']"
627,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['20', '2']","['24', '23']"
628,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['20', None]","['24', '23']"
628,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['20', '2']","['24', '23']"
629,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, '2']","['24', '23']"
629,2 finished all bursts,finished,2,CPU1,['20'],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['24', '23']"
629,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['20', None]","['24', '23']"
631,20 finished all bursts,finished,20,CPU0,[],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['24', '23']"
635,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","[None, '23']"
635,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['24', None]","[None, '23']"
635,9 dispatched to IO0,dispatch_io,9,IO0,[],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['24', None]","['9', '23']"
637,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['9', '23']"
637,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['24', None]","['9', '23']"
639,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['9', '23']"
639,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['24', None]","['9', '23']"
641,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['9', '23']"
641,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['24', None]","['9', '23']"
643,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['9', '23']"
643,23 finished I/O → ready queue,io_to_ready,23,IO1,"['24', '23']","['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['9', None]"
643,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['23'],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['24', None]","['9', None]"
643,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['17', '13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['24', '23']","['9', None]"
643,17 dispatched to IO1,dispatch_io,17,IO1,[],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['24', '23']","['9', '17']"
644,24 finished all bursts,finished,24,CPU0,[],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, '23']","['9', '17']"
645,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['9', '17']"
645,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['23', None]","['9', '17']"
647,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['9', '17']"
647,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['23', None]","['9', '17']"
649,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['9', '17']"
649,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['23', None]","['9', '17']"
651,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","[None, None]","['9', '17']"
651,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11']","['23', None]","['9', '17']"
652,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","['9', '17']"
654,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","['9', None]"
654,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', None]","['9', None]"
654,13 dispatched to IO1,dispatch_io,13,IO1,[],"['22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', None]","['9', '13']"
656,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","['9', '13']"
656,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', None]","['9', '13']"
658,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","['9', '13']"
658,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', None]","['9', '13']"
660,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","['9', '13']"
660,9 finished I/O → ready queue,io_to_ready,9,IO0,"['17', '9']","['22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","[None, '13']"
660,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['9'],"['22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', None]","[None, '13']"
660,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['22', '15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', '9']","[None, '13']"
660,22 dispatched to IO0,dispatch_io,22,IO0,[],"['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', '9']","['22', '13']"
661,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, '9']","['22', '13']"
661,9 finished all bursts,finished,9,CPU1,['17'],"['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","['22', '13']"
661,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', None]","['22', '13']"
663,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","['22', '13']"
663,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', None]","['22', '13']"
665,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","['22', '13']"
665,22 finished I/O → ready queue,io_to_ready,22,IO0,"['17', '22']","['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","[None, '13']"
665,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['22'],"['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', None]","[None, '13']"
665,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['15', '16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', '22']","[None, '13']"
665,15 dispatched to IO0,dispatch_io,15,IO0,[],"['16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', '22']","['15', '13']"
667,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, '22']","['15', '13']"
667,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['17', '22']","['16', '10', '8', '14', '21', '18', '25', '11', '23']","[None, None]","['15', '13']"
667,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['22'],"['16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', None]","['15', '13']"
667,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['16', '10', '8', '14', '21', '18', '25', '11', '23']","['17', '22']","['15', '13']"
668,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['16', '10', '8', '14', '21', '18', '25', '11', '23', '17']","[None, '22']","['15', '13']"
669,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,['22'],"['16', '10', '8', '14', '21', '18', '25', '11', '23', '17']","[None, None]","['15', '13']"
669,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['16', '10', '8', '14', '21', '18', '25', '11', '23', '17']","['22', None]","['15', '13']"
670,22 finished all bursts,finished,22,CPU0,[],"['16', '10', '8', '14', '21', '18', '25', '11', '23', '17']","[None, None]","['15', '13']"
671,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['16', '10', '8', '14', '21', '18', '25', '11', '23', '17']","[None, None]","[None, '13']"
671,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['16', '10', '8', '14', '21', '18', '25', '11', '23', '17']","['15', None]","[None, '13']"
671,16 dispatched to IO0,dispatch_io,16,IO0,[],"['10', '8', '14', '21', '18', '25', '11', '23', '17']","['15', None]","['16', '13']"
673,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['10', '8', '14', '21', '18', '25', '11', '23', '17']","[None, None]","['16', '13']"
673,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['10', '8', '14', '21', '18', '25', '11', '23', '17']","['15', None]","['16', '13']"
674,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['10', '8', '14', '21', '18', '25', '11', '23', '17']","['15', None]","['16', None]"
674,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['10', '8', '14', '21', '18', '25', '11', '23', '17']","['15', '13']","['16', None]"
674,10 dispatched to IO1,dispatch_io,10,IO1,[],"['8', '14', '21', '18', '25', '11', '23', '17']","['15', '13']","['16', '10']"
675,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['8', '14', '21', '18', '25', '11', '23', '17', '15']","[None, '13']","['16', '10']"
676,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['8', '14', '21', '18', '25', '11', '23', '17', '15']","[None, None]","['16', '10']"
676,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['8', '14', '21', '18', '25', '11', '23', '17', '15']","['13', None]","['16', '10']"
678,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['8', '14', '21', '18', '25', '11', '23', '17', '15']","[None, None]","['16', '10']"
678,16 finished I/O → ready queue,io_to_ready,16,IO0,"['13', '16']","['8', '14', '21', '18', '25', '11', '23', '17', '15']","[None, None]","[None, '10']"
678,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['16'],"['8', '14', '21', '18', '25', '11', '23', '17', '15']","['13', None]","[None, '10']"
678,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['8', '14', '21', '18', '25', '11', '23', '17', '15']","['13', '16']","[None, '10']"
678,8 dispatched to IO0,dispatch_io,8,IO0,[],"['14', '21', '18', '25', '11', '23', '17', '15']","['13', '16']","['8', '10']"
680,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['14', '21', '18', '25', '11', '23', '17', '15', '13']","[None, '16']","['8', '10']"
680,16 finished CPU → wait queue,cpu_to_io,16,CPU1,[],"['14', '21', '18', '25', '11', '23', '17', '15', '13', '16']","[None, None]","['8', '10']"
694,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['14', '21', '18', '25', '11', '23', '17', '15', '13', '16']","[None, None]","['8', None]"
694,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['14', '21', '18', '25', '11', '23', '17', '15', '13', '16']","['10', None]","['8', None]"
694,14 dispatched to IO1,dispatch_io,14,IO1,[],"['21', '18', '25', '11', '23', '17', '15', '13', '16']","['10', None]","['8', '14']"
696,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['21', '18', '25', '11', '23', '17', '15', '13', '16']","[None, None]","['8', '14']"
696,8 finished I/O → ready queue,io_to_ready,8,IO0,"['10', '8']","['21', '18', '25', '11', '23', '17', '15', '13', '16']","[None, None]","[None, '14']"
696,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['8'],"['21', '18', '25', '11', '23', '17', '15', '13', '16']","['10', None]","[None, '14']"
696,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['21', '18', '25', '11', '23', '17', '15', '13', '16']","['10', '8']","[None, '14']"
696,21 dispatched to IO0,dispatch_io,21,IO0,[],"['18', '25', '11', '23', '17', '15', '13', '16']","['10', '8']","['21', '14']"
698,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '25', '11', '23', '17', '15', '13', '16']","[None, '8']","['21', '14']"
698,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '8']","['18', '25', '11', '23', '17', '15', '13', '16']","[None, None]","['21', '14']"
698,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['8'],"['18', '25', '11', '23', '17', '15', '13', '16']","['10', None]","['21', '14']"
698,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['18', '25', '11', '23', '17', '15', '13', '16']","['10', '8']","['21', '14']"
700,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '25', '11', '23', '17', '15', '13', '16']","[None, '8']","['21', '14']"
700,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '8']","['18', '25', '11', '23', '17', '15', '13', '16']","[None, None]","['21', '14']"
700,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['8'],"['18', '25', '11', '23', '17', '15', '13', '16']","['10', None]","['21', '14']"
700,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['18', '25', '11', '23', '17', '15', '13', '16']","['10', '8']","['21', '14']"
701,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['18', '25', '11', '23', '17', '15', '13', '16', '10']","[None, '8']","['21', '14']"
702,8 finished all bursts,finished,8,CPU1,[],"['18', '25', '11', '23', '17', '15', '13', '16', '10']","[None, None]","['21', '14']"
710,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['18', '25', '11', '23', '17', '15', '13', '16', '10']","[None, None]","['21', None]"
710,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['18', '25', '11', '23', '17', '15', '13', '16', '10']","['14', None]","['21', None]"
710,18 dispatched to IO1,dispatch_io,18,IO1,[],"['25', '11', '23', '17', '15', '13', '16', '10']","['14', None]","['21', '18']"
711,14 finished all bursts,finished,14,CPU0,[],"['25', '11', '23', '17', '15', '13', '16', '10']","[None, None]","['21', '18']"
712,21 finished all bursts,finished,21,IO0,[],"['25', '11', '23', '17', '15', '13', '16', '10']","[None, None]","[None, '18']"
712,25 dispatched to IO0,dispatch_io,25,IO0,[],"['11', '23', '17', '15', '13', '16', '10']","[None, None]","['25', '18']"
719,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['11', '23', '17', '15', '13', '16', '10']","[None, None]","[None, '18']"
719,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['11', '23', '17', '15', '13', '16', '10']","['25', None]","[None, '18']"
719,11 dispatched to IO0,dispatch_io,11,IO0,[],"['23', '17', '15', '13', '16', '10']","['25', None]","['11', '18']"
721,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['23', '17', '15', '13', '16', '10']","[None, None]","['11', '18']"
721,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['23', '17', '15', '13', '16', '10']","['25', None]","['11', '18']"
723,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['23', '17', '15', '13', '16', '10', '25']","[None, None]","['11', '18']"
729,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['23', '17', '15', '13', '16', '10', '25']","[None, None]","['11', None]"
729,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['23', '17', '15', '13', '16', '10', '25']","['18', None]","['11', None]"
729,23 dispatched to IO1,dispatch_io,23,IO1,[],"['17', '15', '13', '16', '10', '25']","['18', None]","['11', '23']"
731,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '15', '13', '16', '10', '25']","[None, None]","['11', '23']"
731,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '15', '13', '16', '10', '25']","['18', None]","['11', '23']"
733,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '15', '13', '16', '10', '25']","[None, None]","['11', '23']"
733,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '15', '13', '16', '10', '25']","['18', None]","['11', '23']"
735,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '15', '13', '16', '10', '25']","[None, None]","['11', '23']"
735,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '15', '13', '16', '10', '25']","['18', None]","['11', '23']"
737,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['17', '15', '13', '16', '10', '25', '18']","[None, None]","['11', '23']"
738,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['17', '15', '13', '16', '10', '25', '18']","[None, None]","[None, '23']"
738,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['17', '15', '13', '16', '10', '25', '18']","['11', None]","[None, '23']"
738,17 dispatched to IO0,dispatch_io,17,IO0,[],"['15', '13', '16', '10', '25', '18']","['11', None]","['17', '23']"
740,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '13', '16', '10', '25', '18']","[None, None]","['17', '23']"
740,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '13', '16', '10', '25', '18']","['11', None]","['17', '23']"
742,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '13', '16', '10', '25', '18']","[None, None]","['17', '23']"
742,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '13', '16', '10', '25', '18']","['11', None]","['17', '23']"
744,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '13', '16', '10', '25', '18']","[None, None]","['17', '23']"
744,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '13', '16', '10', '25', '18']","['11', None]","['17', '23']"
746,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '13', '16', '10', '25', '18']","[None, None]","['17', '23']"
746,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '13', '16', '10', '25', '18']","['11', None]","['17', '23']"
747,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['15', '13', '16', '10', '25', '18']","[None, None]","['17', '23']"
747,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '13', '16', '10', '25', '18']","['11', None]","['17', '23']"
749,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '13', '16', '10', '25', '18']","[None, None]","['17', '23']"
749,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '13', '16', '10', '25', '18']","['11', None]","['17', '23']"
751,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '13', '16', '10', '25', '18']","[None, None]","['17', '23']"
751,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '13', '16', '10', '25', '18']","['11', None]","['17', '23']"
753,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '13', '16', '10', '25', '18']","[None, None]","['17', '23']"
753,23 finished I/O → ready queue,io_to_ready,23,IO1,"['11', '23']","['15', '13', '16', '10', '25', '18']","[None, None]","['17', None]"
753,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['23'],"['15', '13', '16', '10', '25', '18']","['11', None]","['17', None]"
753,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['15', '13', '16', '10', '25', '18']","['11', '23']","['17', None]"
753,15 dispatched to IO1,dispatch_io,15,IO1,[],"['13', '16', '10', '25', '18']","['11', '23']","['17', '15']"
754,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['13', '16', '10', '25', '18', '11']","[None, '23']","['17', '15']"
755,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['13', '16', '10', '25', '18', '11']","[None, None]","['17', '15']"
755,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '16', '10', '25', '18', '11']","['23', None]","['17', '15']"
756,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['13', '16', '10', '25', '18', '11']","['23', None]","[None, '15']"
756,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['13', '16', '10', '25', '18', '11']","['23', '17']","[None, '15']"
756,13 dispatched to IO0,dispatch_io,13,IO0,[],"['16', '10', '25', '18', '11']","['23', '17']","['13', '15']"
757,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['16', '10', '25', '18', '11']","[None, '17']","['13', '15']"
757,15 finished I/O → ready queue,io_to_ready,15,IO1,"['23', '15']","['16', '10', '25', '18', '11']","[None, '17']","['13', None]"
757,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['15'],"['16', '10', '25', '18', '11']","['23', '17']","['13', None]"
757,16 dispatched to IO1,dispatch_io,16,IO1,['15'],"['10', '25', '18', '11']","['23', '17']","['13', '16']"
758,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '17']","['10', '25', '18', '11']","['23', None]","['13', '16']"
758,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['17'],"['10', '25', '18', '11']","['23', '15']","['13', '16']"
759,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['17', '23']","['10', '25', '18', '11']","[None, '15']","['13', '16']"
759,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['23'],"['10', '25', '18', '11']","['17', '15']","['13', '16']"
760,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['23', '15']","['10', '25', '18', '11']","['17', None]","['13', '16']"
760,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['15'],"['10', '25', '18', '11']","['17', '23']","['13', '16']"
761,17 finished all bursts,finished,17,CPU0,['15'],"['10', '25', '18', '11']","[None, '23']","['13', '16']"
761,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['10', '25', '18', '11']","['15', '23']","['13', '16']"
762,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['10', '25', '18', '11']","['15', None]","['13', '16']"
762,16 finished I/O → ready queue,io_to_ready,16,IO1,"['23', '16']","['10', '25', '18', '11']","['15', None]","['13', None]"
762,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['16'],"['10', '25', '18', '11']","['15', '23']","['13', None]"
762,10 dispatched to IO1,dispatch_io,10,IO1,['16'],"['25', '18', '11']","['15', '23']","['13', '10']"
763,15 finished all bursts,finished,15,CPU0,['16'],"['25', '18', '11']","[None, '23']","['13', '10']"
763,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['25', '18', '11']","['16', '23']","['13', '10']"
764,16 finished all bursts,finished,16,CPU0,[],"['25', '18', '11']","[None, '23']","['13', '10']"
764,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['25', '18', '11']","[None, None]","['13', '10']"
764,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['25', '18', '11']","['23', None]","['13', '10']"
766,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['25', '18', '11']","[None, None]","['13', '10']"
766,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['25', '18', '11']","['23', None]","['13', '10']"
768,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['25', '18', '11']","[None, None]","['13', '10']"
768,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['25', '18', '11']","['23', None]","['13', '10']"
770,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['25', '18', '11', '23']","[None, None]","['13', '10']"
778,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['25', '18', '11', '23']","[None, None]","[None, '10']"
778,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['25', '18', '11', '23']","['13', None]","[None, '10']"
778,25 dispatched to IO0,dispatch_io,25,IO0,[],"['18', '11', '23']","['13', None]","['25', '10']"
780,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['18', '11', '23']","[None, None]","['25', '10']"
780,25 finished I/O → ready queue,io_to_ready,25,IO0,"['13', '25']","['18', '11', '23']","[None, None]","[None, '10']"
780,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['25'],"['18', '11', '23']","['13', None]","[None, '10']"
780,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['18', '11', '23']","['13', '25']","[None, '10']"
780,18 dispatched to IO0,dispatch_io,18,IO0,[],"['11', '23']","['13', '25']","['18', '10']"
782,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['11', '23']","[None, '25']","['18', '10']"
782,25 finished all bursts,finished,25,CPU1,['13'],"['11', '23']","[None, None]","['18', '10']"
782,10 finished I/O → ready queue,io_to_ready,10,IO1,"['13', '10']","['11', '23']","[None, None]","['18', None]"
782,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['10'],"['11', '23']","['13', None]","['18', None]"
782,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['11', '23']","['13', '10']","['18', None]"
782,11 dispatched to IO1,dispatch_io,11,IO1,[],['23'],"['13', '10']","['18', '11']"
784,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],['23'],"[None, '10']","['18', '11']"
784,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['13', '10']",['23'],"[None, None]","['18', '11']"
784,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['10'],['23'],"['13', None]","['18', '11']"
784,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],['23'],"['13', '10']","['18', '11']"
786,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],['23'],"[None, '10']","['18', '11']"
786,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['13', '10']",['23'],"[None, None]","['18', '11']"
786,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['10'],['23'],"['13', None]","['18', '11']"
786,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],['23'],"['13', '10']","['18', '11']"
788,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['23', '13']","[None, '10']","['18', '11']"
788,10 finished all bursts,finished,10,CPU1,[],"['23', '13']","[None, None]","['18', '11']"
802,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['23', '13']","[None, None]","[None, '11']"
802,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['23', '13']","['18', None]","[None, '11']"
802,23 dispatched to IO0,dispatch_io,23,IO0,[],['13'],"['18', None]","['23', '11']"
804,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['13'],"[None, None]","['23', '11']"
804,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['13'],"['18', None]","['23', '11']"
806,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['13'],"[None, None]","['23', '11']"
806,11 finished I/O → ready queue,io_to_ready,11,IO1,"['18', '11']",['13'],"[None, None]","['23', None]"
806,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['11'],['13'],"['18', None]","['23', None]"
806,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],['13'],"['18', '11']","['23', None]"
806,13 dispatched to IO1,dispatch_io,13,IO1,[],[],"['18', '11']","['23', '13']"
808,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],[],"[None, '11']","['23', '13']"
808,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '11']",[],"[None, None]","['23', '13']"
808,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['11'],[],"['18', None]","['23', '13']"
808,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['18', '11']","['23', '13']"
810,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, '11']","['23', '13']"
810,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '11']",[],"[None, None]","['23', '13']"
810,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['11'],[],"['18', None]","['23', '13']"
810,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['18', '11']","['23', '13']"
812,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, '11']","['23', '13']"
812,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '11']",[],"[None, None]","['23', '13']"
812,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['11'],[],"['18', None]","['23', '13']"
812,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['18', '11']","['23', '13']"
813,11 finished CPU → wait queue,cpu_to_io,11,CPU1,[],['11'],"['18', None]","['23', '13']"
814,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['11'],"[None, None]","['23', '13']"
814,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['11'],"['18', None]","['23', '13']"
815,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['11', '18']","[None, None]","['23', '13']"
825,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['11', '18']","[None, None]","[None, '13']"
825,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['11', '18']","['23', None]","[None, '13']"
825,11 dispatched to IO0,dispatch_io,11,IO0,[],['18'],"['23', None]","['11', '13']"
827,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],['18'],"[None, None]","['11', '13']"
827,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],['18'],"['23', None]","['11', '13']"
828,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],['18'],"['23', None]","['11', None]"
828,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],['18'],"['23', '13']","['11', None]"
828,18 dispatched to IO1,dispatch_io,18,IO1,[],[],"['23', '13']","['11', '18']"
829,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, '13']","['11', '18']"
829,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['23', '13']",[],"[None, None]","['11', '18']"
829,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['13'],[],"['23', None]","['11', '18']"
829,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],[],"['23', '13']","['11', '18']"
831,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],[],"[None, '13']","['11', '18']"
831,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '13']",[],"[None, None]","['11', '18']"
831,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['13'],[],"['23', None]","['11', '18']"
831,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],[],"['23', '13']","['11', '18']"
833,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, '13']","['11', '18']"
833,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '13']",[],"[None, None]","['11', '18']"
833,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['13'],[],"['23', None]","['11', '18']"
833,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],[],"['23', '13']","['11', '18']"
834,23 finished all bursts,finished,23,CPU0,[],[],"[None, '13']","['11', '18']"
835,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],[],"[None, None]","['11', '18']"
835,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],[],"['13', None]","['11', '18']"
837,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],[],"[None, None]","['11', '18']"
837,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],[],"['13', None]","['11', '18']"
838,13 finished all bursts,finished,13,CPU0,[],[],"[None, None]","['11', '18']"
846,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],[],"[None, None]","['11', None]"
846,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]","['11', None]"
848,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, None]","['11', None]"
848,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]","['11', None]"
850,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, None]","['11', None]"
850,11 finished I/O → ready queue,io_to_ready,11,IO0,"['18', '11']",[],"[None, None]","[None, None]"
850,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['11'],[],"['18', None]","[None, None]"
850,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['18', '11']","[None, None]"
852,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, '11']","[None, None]"
852,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '11']",[],"[None, None]","[None, None]"
852,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['11'],[],"['18', None]","[None, None]"
852,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['18', '11']","[None, None]"
854,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, '11']","[None, None]"
854,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '11']",[],"[None, None]","[None, None]"
854,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['11'],[],"['18', None]","[None, None]"
854,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],[],"['18', '11']","[None, None]"
856,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],['18'],"[None, '11']","[None, None]"
856,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],['18'],"[None, None]","[None, None]"
856,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],['18'],"['11', None]","[None, None]"
856,18 dispatched to IO0,dispatch_io,18,IO0,[],[],"['11', None]","['18', None]"
857,11 finished all bursts,finished,11,CPU0,[],[],"[None, None]","['18', None]"
876,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],[],"[None, None]","[None, None]"
876,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]","[None, None]"
878,18 finished all bursts,finished,18,CPU0,[],[],"[None, None]","[None, None]"
