//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Mar 13 12:31:35 2014 (1394735495)
// Cuda compilation tools, release 6.0, V6.0.1
//

.version 4.0
.target sm_20
.address_size 64

// _Z17reverse_in_chunksPKfPfii$__cuda_local_var_34372_33_non_const_sharedA has been demoted

.visible .entry _Z17reverse_in_chunksPKfPfii(
	.param .u64 _Z17reverse_in_chunksPKfPfii_param_0,
	.param .u64 _Z17reverse_in_chunksPKfPfii_param_1,
	.param .u32 _Z17reverse_in_chunksPKfPfii_param_2,
	.param .u32 _Z17reverse_in_chunksPKfPfii_param_3
)
{
	.reg .pred 	%p<6>;
	.reg .s32 	%r<40>;
	.reg .f32 	%f<3>;
	.reg .s64 	%rd<31>;
	// demoted variable
	.shared .align 4 .b8 _Z17reverse_in_chunksPKfPfii$__cuda_local_var_34372_33_non_const_sharedA[45056];

	ld.param.u64 	%rd13, [_Z17reverse_in_chunksPKfPfii_param_0];
	ld.param.u64 	%rd14, [_Z17reverse_in_chunksPKfPfii_param_1];
	ld.param.u32 	%r12, [_Z17reverse_in_chunksPKfPfii_param_2];
	ld.param.u32 	%r13, [_Z17reverse_in_chunksPKfPfii_param_3];
	shl.b32 	%r15, %r12, 10;
	mul.wide.s32 	%rd15, %r15, 780903145;
	shr.u64 	%rd16, %rd15, 63;
	cvt.u32.u64	%r16, %rd16;
	shr.s64 	%rd17, %rd15, 43;
	cvt.u32.u64	%r17, %rd17;
	add.s32 	%r1, %r17, %r16;
	mov.u32 	%r35, 0;
	cvta.to.global.u64 	%rd20, %rd13;
	cvta.to.global.u64 	%rd24, %rd14;

BB0_1:
	setp.lt.s32	%p1, %r15, 11264;
	@%p1 bra 	BB0_8;

	mov.u32 	%r36, 0;

BB0_3:
	mov.u32 	%r20, %tid.x;
	mul.wide.s32 	%rd18, %r20, 4;
	mov.u64 	%rd19, _Z17reverse_in_chunksPKfPfii$__cuda_local_var_34372_33_non_const_sharedA;
	add.s64 	%rd27, %rd19, %rd18;
	mov.u32 	%r21, %ctaid.x;
	mul.lo.s32 	%r22, %r21, %r12;
	mad.lo.s32 	%r23, %r22, 1024, %r20;
	mul.lo.s32 	%r24, %r36, 11264;
	add.s32 	%r25, %r23, %r24;
	mul.wide.s32 	%rd21, %r25, 4;
	add.s64 	%rd28, %rd20, %rd21;
	mad.lo.s32 	%r38, %r15, %r21, %r24;
	add.s32 	%r5, %r38, 11264;
	mov.u32 	%r39, %r38;

BB0_4:
	ld.global.f32 	%f1, [%rd28];
	st.shared.f32 	[%rd27], %f1;
	add.s64 	%rd28, %rd28, 4096;
	add.s64 	%rd27, %rd27, 4096;
	add.s32 	%r39, %r39, 1024;
	setp.lt.s32	%p2, %r39, %r5;
	@%p2 bra 	BB0_4;

	mul.wide.s32 	%rd22, %r20, 4;
	add.s64 	%rd29, %rd19, %rd22;
	bar.sync 	0;
	sub.s32 	%r29, %r13, %r20;
	shl.b32 	%r32, %r22, 10;
	sub.s32 	%r33, %r29, %r32;
	mad.lo.s32 	%r34, %r36, -11264, %r33;
	mul.wide.s32 	%rd25, %r34, 4;
	add.s64 	%rd26, %rd24, %rd25;
	add.s64 	%rd30, %rd26, -45056;

BB0_6:
	ld.shared.f32 	%f2, [%rd29];
	st.global.f32 	[%rd30], %f2;
	add.s64 	%rd30, %rd30, -4096;
	add.s64 	%rd29, %rd29, 4096;
	add.s32 	%r38, %r38, 1024;
	setp.lt.s32	%p3, %r38, %r5;
	@%p3 bra 	BB0_6;

	add.s32 	%r36, %r36, 1;
	setp.lt.s32	%p4, %r36, %r1;
	@%p4 bra 	BB0_3;

BB0_8:
	add.s32 	%r35, %r35, 1;
	setp.lt.s32	%p5, %r35, 200;
	@%p5 bra 	BB0_1;

	ret;
}


