{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1380383979217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1380383979217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 23:59:38 2013 " "Processing started: Sat Sep 28 23:59:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1380383979217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1380383979217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C430_Test -c C430_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off C430_Test -c C430_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1380383979217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1380383979764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/ext_io/ext_io.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/ext_io/ext_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT_IO " "Found entity 1: EXT_IO" {  } { { "Src/Module/Ext_IO/EXT_IO.v" "" { Text "E:/C430_Test/Src/Module/Ext_IO/EXT_IO.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979858 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Src/Module/VGA/vga_data.v " "Can't analyze file -- file Src/Module/VGA/vga_data.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1380383979873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/led_sw/led_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/led_sw/led_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_SW " "Found entity 1: LED_SW" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979873 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Src/Module/SPI_Flash/flash_top.v " "Can't analyze file -- file Src/Module/SPI_Flash/flash_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1380383979873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/ps2/ps2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/ps2/ps2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_TOP " "Found entity 1: PS2_TOP" {  } { { "Src/Module/PS2/PS2_TOP.v" "" { Text "E:/C430_Test/Src/Module/PS2/PS2_TOP.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/uart_com/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/uart_com/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "Src/Module/Uart_com/UART_TX.v" "" { Text "E:/C430_Test/Src/Module/Uart_com/UART_TX.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/uart_com/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/uart_com/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TOP " "Found entity 1: UART_TOP" {  } { { "Src/Module/Uart_com/UART_TOP.v" "" { Text "E:/C430_Test/Src/Module/Uart_com/UART_TOP.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/uart_com/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/uart_com/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "Src/Module/Uart_com/UART_RX.v" "" { Text "E:/C430_Test/Src/Module/Uart_com/UART_RX.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/vga/vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/vga/vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "Src/Module/VGA/VGA_TOP.v" "" { Text "E:/C430_Test/Src/Module/VGA/VGA_TOP.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/rtc/ds1302z_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/rtc/ds1302z_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1302Z_TOP " "Found entity 1: DS1302Z_TOP" {  } { { "Src/Module/RTC/DS1302Z_TOP.v" "" { Text "E:/C430_Test/Src/Module/RTC/DS1302Z_TOP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/rtc/ds1302z_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/rtc/ds1302z_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1302_CTL " "Found entity 1: DS1302_CTL" {  } { { "Src/Module/RTC/DS1302Z_CTL.v" "" { Text "E:/C430_Test/Src/Module/RTC/DS1302Z_CTL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/ir/ir_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/ir/ir_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_TOP " "Found entity 1: IR_TOP" {  } { { "Src/Module/IR/IR_TOP.v" "" { Text "E:/C430_Test/Src/Module/IR/IR_TOP.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/seg7_led/seg7_led.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/seg7_led/seg7_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_led " "Found entity 1: seg7_led" {  } { { "Src/Module/seg7_led/seg7_led.v" "" { Text "E:/C430_Test/Src/Module/seg7_led/seg7_led.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979920 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Src/Module/AD_9280/AD_9280.v " "Can't analyze file -- file Src/Module/AD_9280/AD_9280.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1380383979920 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Src/Module/DA_9708/DA_9708.v " "Can't analyze file -- file Src/Module/DA_9708/DA_9708.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1380383979920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/audio_wm/audio_wm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/audio_wm/audio_wm.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_wm " "Found entity 1: audio_wm" {  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/video_saa/video_saa.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/video_saa/video_saa.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_saa " "Found entity 1: video_saa" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/other/dispctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/other/dispctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispctrl " "Found entity 1: dispctrl" {  } { { "Src/Module/Other/dispctrl.v" "" { Text "E:/C430_Test/Src/Module/Other/dispctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/ddr/ddr_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/ddr/ddr_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_top " "Found entity 1: ddr_top" {  } { { "Src/Module/DDR/ddr_top.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/ddr/ddr_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/ddr/ddr_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_rw " "Found entity 1: ddr_rw" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/ddr/ddr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/ddr/ddr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_ctrl " "Found entity 1: ddr_ctrl" {  } { { "Src/Module/DDR/ddr_ctrl.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module/lcd/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module/lcd/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_top " "Found entity 1: LCD_top" {  } { { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979967 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Src/Module/LED/LED_top.v " "Can't analyze file -- file Src/Module/LED/LED_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1380383979983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ext_io EXT_IO Test_top.v(356) " "Verilog HDL Declaration information at Test_top.v(356): object \"ext_io\" differs only in case from object \"EXT_IO\" in the same scope" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1380383979983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_top " "Found entity 1: Test_top" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383979983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383979983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1380383981014 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "PLL2.vhd" "" { Text "E:/C430_Test/PLL2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1380383981014 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.vhd" "" { Text "E:/C430_Test/PLL2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybidir.v 1 1 " "Found 1 design units, including 1 entities, in source file mybidir.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybidir " "Found entity 1: mybidir" {  } { { "mybidir.v" "" { Text "E:/C430_Test/mybidir.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydq.v 2 2 " "Found 2 design units, including 2 entities, in source file mydq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydq_dq_a6o " "Found entity 1: mydq_dq_a6o" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981092 ""} { "Info" "ISGN_ENTITY_NAME" "2 mydq " "Found entity 2: mydq" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ckoutp.v 1 1 " "Found 1 design units, including 1 entities, in source file ckoutp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ckoutp " "Found entity 1: ckoutp" {  } { { "ckoutp.v" "" { Text "E:/C430_Test/ckoutp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file disp_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISP_FIFO " "Found entity 1: DISP_FIFO" {  } { { "DISP_FIFO.v" "" { Text "E:/C430_Test/DISP_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_128w16_64r32.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram_128w16_64r32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_128w16_64r32 " "Found entity 1: dpram_128w16_64r32" {  } { { "dpram_128w16_64r32.v" "" { Text "E:/C430_Test/dpram_128w16_64r32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_64w32_64r32.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram_64w32_64r32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_64w32_64r32 " "Found entity 1: dpram_64w32_64r32" {  } { { "dpram_64w32_64r32.v" "" { Text "E:/C430_Test/dpram_64w32_64r32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_1024w8_1024r8.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram_1024w8_1024r8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1024w8_1024r8 " "Found entity 1: dpram_1024w8_1024r8" {  } { { "dpram_1024w8_1024r8.v" "" { Text "E:/C430_Test/dpram_1024w8_1024r8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll3.v 1 1 " "Found 1 design units, including 1 entities, in source file pll3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL3 " "Found entity 1: PLL3" {  } { { "PLL3.v" "" { Text "E:/C430_Test/PLL3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vfifoclr Test_top.v(498) " "Verilog HDL Implicit Net warning at Test_top.v(498): created implicit net for \"vfifoclr\"" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 498 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1380383981108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lcdtest Test_top.v(682) " "Verilog HDL Implicit Net warning at Test_top.v(682): created implicit net for \"lcdtest\"" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 682 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1380383981108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_top " "Elaborating entity \"Test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1380383981373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 PLL1:PLL1 " "Elaborating entity \"PLL1\" for hierarchy \"PLL1:PLL1\"" {  } { { "Src/Test_top.v" "PLL1" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL1:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL1:PLL1\|altpll:altpll_component\"" {  } { { "PLL1.vhd" "altpll_component" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL1:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL1:PLL1\|altpll:altpll_component\"" {  } { { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383981483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL1:PLL1\|altpll:altpll_component " "Instantiated megafunction \"PLL1:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -2000 " "Parameter \"clk0_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 2 " "Parameter \"clk4_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981483 ""}  } { { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383981483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1_altpll " "Found entity 1: PLL1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1_altpll PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated " "Elaborating entity \"PLL1_altpll\" for hierarchy \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2 PLL2:PLL2 " "Elaborating entity \"PLL2\" for hierarchy \"PLL2:PLL2\"" {  } { { "Src/Test_top.v" "PLL2" { Text "E:/C430_Test/Src/Test_top.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL2:PLL2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL2:PLL2\|altpll:altpll_component\"" {  } { { "PLL2.vhd" "altpll_component" { Text "E:/C430_Test/PLL2.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL2:PLL2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL2:PLL2\|altpll:altpll_component\"" {  } { { "PLL2.vhd" "" { Text "E:/C430_Test/PLL2.vhd" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383981717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL2:PLL2\|altpll:altpll_component " "Instantiated megafunction \"PLL2:PLL2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 8 " "Parameter \"clk1_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1500 " "Parameter \"clk1_phase_shift\" = \"1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 8 " "Parameter \"clk2_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 500 " "Parameter \"clk2_phase_shift\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981717 ""}  } { { "PLL2.vhd" "" { Text "E:/C430_Test/PLL2.vhd" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383981717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_altpll " "Found entity 1: PLL2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_altpll PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated " "Elaborating entity \"PLL2_altpll\" for hierarchy \"PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL3 PLL3:PLL3 " "Elaborating entity \"PLL3\" for hierarchy \"PLL3:PLL3\"" {  } { { "Src/Test_top.v" "PLL3" { Text "E:/C430_Test/Src/Test_top.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL3:PLL3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL3:PLL3\|altpll:altpll_component\"" {  } { { "PLL3.v" "altpll_component" { Text "E:/C430_Test/PLL3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL3:PLL3\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL3:PLL3\|altpll:altpll_component\"" {  } { { "PLL3.v" "" { Text "E:/C430_Test/PLL3.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383981827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL3:PLL3\|altpll:altpll_component " "Instantiated megafunction \"PLL3:PLL3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 16 " "Parameter \"clk1_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL3 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383981827 ""}  } { { "PLL3.v" "" { Text "E:/C430_Test/PLL3.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383981827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll3_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll3_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL3_altpll " "Found entity 1: PLL3_altpll" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383981952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383981952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL3_altpll PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated " "Elaborating entity \"PLL3_altpll\" for hierarchy \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_FIFO DISP_FIFO:dispfifo " "Elaborating entity \"DISP_FIFO\" for hierarchy \"DISP_FIFO:dispfifo\"" {  } { { "Src/Test_top.v" "dispfifo" { Text "E:/C430_Test/Src/Test_top.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383981952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DISP_FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/C430_Test/DISP_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DISP_FIFO.v" "" { Text "E:/C430_Test/DISP_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383982092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383982092 ""}  } { { "DISP_FIFO.v" "" { Text "E:/C430_Test/DISP_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383982092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bol1 " "Found entity 1: dcfifo_bol1" {  } { { "db/dcfifo_bol1.tdf" "" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 50 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bol1 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated " "Elaborating entity \"dcfifo_bol1\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "E:/C430_Test/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bol1.tdf" "rdptr_g_gray2bin" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "E:/C430_Test/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_bol1.tdf" "rdptr_g1p" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "E:/C430_Test/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_bol1.tdf" "wrptr_g1p" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4f11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4f11 " "Found entity 1: altsyncram_4f11" {  } { { "db/altsyncram_4f11.tdf" "" { Text "E:/C430_Test/db/altsyncram_4f11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4f11 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|altsyncram_4f11:fifo_ram " "Elaborating entity \"altsyncram_4f11\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|altsyncram_4f11:fifo_ram\"" {  } { { "db/dcfifo_bol1.tdf" "fifo_ram" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/C430_Test/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_bol1.tdf" "rs_brp" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/C430_Test/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_pe9:rs_bwp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_pe9:rs_bwp\"" {  } { { "db/dcfifo_bol1.tdf" "rs_bwp" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "E:/C430_Test/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_rld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\"" {  } { { "db/dcfifo_bol1.tdf" "rs_dgwp" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/C430_Test/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_te9:dffpipe13 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_te9:dffpipe13\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe13" { Text "E:/C430_Test/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/C430_Test/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_bol1.tdf" "wraclr" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uld " "Found entity 1: alt_synch_pipe_uld" {  } { { "db/alt_synch_pipe_uld.tdf" "" { Text "E:/C430_Test/db/alt_synch_pipe_uld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uld DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_uld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_uld\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\"" {  } { { "db/dcfifo_bol1.tdf" "ws_dgrp" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "E:/C430_Test/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_ue9:dffpipe16 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_ue9:dffpipe16\"" {  } { { "db/alt_synch_pipe_uld.tdf" "dffpipe16" { Text "E:/C430_Test/db/alt_synch_pipe_uld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/C430_Test/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_bol1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/C430_Test/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383982952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383982952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_bol1.tdf" "rdempty_eq_comp1_msb" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383982952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/C430_Test/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383983108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_bol1.tdf" "cntr_b" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 109 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/C430_Test/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383983248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_bol1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 110 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_64w32_64r32 dpram_64w32_64r32:saaout_ram " "Elaborating entity \"dpram_64w32_64r32\" for hierarchy \"dpram_64w32_64r32:saaout_ram\"" {  } { { "Src/Test_top.v" "saaout_ram" { Text "E:/C430_Test/Src/Test_top.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dpram_64w32_64r32:saaout_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dpram_64w32_64r32:saaout_ram\|altsyncram:altsyncram_component\"" {  } { { "dpram_64w32_64r32.v" "altsyncram_component" { Text "E:/C430_Test/dpram_64w32_64r32.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dpram_64w32_64r32:saaout_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dpram_64w32_64r32:saaout_ram\|altsyncram:altsyncram_component\"" {  } { { "dpram_64w32_64r32.v" "" { Text "E:/C430_Test/dpram_64w32_64r32.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383983342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dpram_64w32_64r32:saaout_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dpram_64w32_64r32:saaout_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383983342 ""}  } { { "dpram_64w32_64r32.v" "" { Text "E:/C430_Test/dpram_64w32_64r32.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383983342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5k1 " "Found entity 1: altsyncram_i5k1" {  } { { "db/altsyncram_i5k1.tdf" "" { Text "E:/C430_Test/db/altsyncram_i5k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383983514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5k1 dpram_64w32_64r32:saaout_ram\|altsyncram:altsyncram_component\|altsyncram_i5k1:auto_generated " "Elaborating entity \"altsyncram_i5k1\" for hierarchy \"dpram_64w32_64r32:saaout_ram\|altsyncram:altsyncram_component\|altsyncram_i5k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "niostop.v 27 27 " "Using design file niostop.v, which is not specified as a design file for the current project, but contains definitions for 27 design units and 27 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LAN_spi_control_port_arbitrator " "Found entity 1: LAN_spi_control_port_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAN_CS_s1_arbitrator " "Found entity 2: LAN_CS_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "3 LAN_RSTN_s1_arbitrator " "Found entity 3: LAN_RSTN_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "4 LAN_nINT_s1_arbitrator " "Found entity 4: LAN_nINT_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "5 NET_EN_s1_arbitrator " "Found entity 5: NET_EN_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 1146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "6 NET_TESTDO_s1_arbitrator " "Found entity 6: NET_TESTDO_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 1397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "7 USBSD_RDO_s1_arbitrator " "Found entity 7: USBSD_RDO_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 1668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "8 USBSD_RVLD_s1_arbitrator " "Found entity 8: USBSD_RVLD_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 1939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "9 USBSD_SEL_s1_arbitrator " "Found entity 9: USBSD_SEL_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 2210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "10 USB_EN_s1_arbitrator " "Found entity 10: USB_EN_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 2461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "11 USB_INT_I_s1_arbitrator " "Found entity 11: USB_INT_I_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 2712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "12 USB_SCK_O_s1_arbitrator " "Found entity 12: USB_SCK_O_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 2963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "13 USB_SCS_O_s1_arbitrator " "Found entity 13: USB_SCS_O_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 3234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "14 USB_SDI_O_s1_arbitrator " "Found entity 14: USB_SDI_O_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 3505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "15 USB_SDO_I_s1_arbitrator " "Found entity 15: USB_SDO_I_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_jtag_debug_module_arbitrator " "Found entity 16: cpu_jtag_debug_module_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 4027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_data_master_arbitrator " "Found entity 17: cpu_data_master_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 4468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_instruction_master_arbitrator " "Found entity 18: cpu_instruction_master_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 4963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "19 epcs_epcs_control_port_arbitrator " "Found entity 19: epcs_epcs_control_port_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 5261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "20 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 20: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 5708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "21 pio_led_s1_arbitrator " "Found entity 21: pio_led_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 6017 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "22 rdv_fifo_for_cpu_data_master_to_sdram_s1_module " "Found entity 22: rdv_fifo_for_cpu_data_master_to_sdram_s1_module" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 6288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "23 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module " "Found entity 23: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 6639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "24 sdram_s1_arbitrator " "Found entity 24: sdram_s1_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 6990 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "25 sysid_control_slave_arbitrator " "Found entity 25: sysid_control_slave_arbitrator" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 7505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOSTOP_reset_clk_domain_synch_module " "Found entity 26: NIOSTOP_reset_clk_domain_synch_module" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 7756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOSTOP " "Found entity 27: NIOSTOP" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 7804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSTOP NIOSTOP:NIOSTOP_inst " "Elaborating entity \"NIOSTOP\" for hierarchy \"NIOSTOP:NIOSTOP_inst\"" {  } { { "Src/Test_top.v" "NIOSTOP_inst" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAN_spi_control_port_arbitrator NIOSTOP:NIOSTOP_inst\|LAN_spi_control_port_arbitrator:the_LAN_spi_control_port " "Elaborating entity \"LAN_spi_control_port_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|LAN_spi_control_port_arbitrator:the_LAN_spi_control_port\"" {  } { { "niostop.v" "the_LAN_spi_control_port" { Text "E:/C430_Test/niostop.v" 8278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lan.v 1 1 " "Using design file lan.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LAN " "Found entity 1: LAN" {  } { { "lan.v" "" { Text "E:/C430_Test/lan.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983702 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lan.v(401) " "Verilog HDL or VHDL warning at lan.v(401): conditional expression evaluates to a constant" {  } { { "lan.v" "" { Text "E:/C430_Test/lan.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383983702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAN NIOSTOP:NIOSTOP_inst\|LAN:the_LAN " "Elaborating entity \"LAN\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|LAN:the_LAN\"" {  } { { "niostop.v" "the_LAN" { Text "E:/C430_Test/niostop.v" 8298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAN_CS_s1_arbitrator NIOSTOP:NIOSTOP_inst\|LAN_CS_s1_arbitrator:the_LAN_CS_s1 " "Elaborating entity \"LAN_CS_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|LAN_CS_s1_arbitrator:the_LAN_CS_s1\"" {  } { { "niostop.v" "the_LAN_CS_s1" { Text "E:/C430_Test/niostop.v" 8321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983717 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lan_cs.v 1 1 " "Using design file lan_cs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LAN_CS " "Found entity 1: LAN_CS" {  } { { "lan_cs.v" "" { Text "E:/C430_Test/lan_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAN_CS NIOSTOP:NIOSTOP_inst\|LAN_CS:the_LAN_CS " "Elaborating entity \"LAN_CS\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|LAN_CS:the_LAN_CS\"" {  } { { "niostop.v" "the_LAN_CS" { Text "E:/C430_Test/niostop.v" 8333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAN_RSTN_s1_arbitrator NIOSTOP:NIOSTOP_inst\|LAN_RSTN_s1_arbitrator:the_LAN_RSTN_s1 " "Elaborating entity \"LAN_RSTN_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|LAN_RSTN_s1_arbitrator:the_LAN_RSTN_s1\"" {  } { { "niostop.v" "the_LAN_RSTN_s1" { Text "E:/C430_Test/niostop.v" 8356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983733 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lan_rstn.v 1 1 " "Using design file lan_rstn.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LAN_RSTN " "Found entity 1: LAN_RSTN" {  } { { "lan_rstn.v" "" { Text "E:/C430_Test/lan_rstn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAN_RSTN NIOSTOP:NIOSTOP_inst\|LAN_RSTN:the_LAN_RSTN " "Elaborating entity \"LAN_RSTN\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|LAN_RSTN:the_LAN_RSTN\"" {  } { { "niostop.v" "the_LAN_RSTN" { Text "E:/C430_Test/niostop.v" 8368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAN_nINT_s1_arbitrator NIOSTOP:NIOSTOP_inst\|LAN_nINT_s1_arbitrator:the_LAN_nINT_s1 " "Elaborating entity \"LAN_nINT_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|LAN_nINT_s1_arbitrator:the_LAN_nINT_s1\"" {  } { { "niostop.v" "the_LAN_nINT_s1" { Text "E:/C430_Test/niostop.v" 8391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983764 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lan_nint.v 1 1 " "Using design file lan_nint.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LAN_nINT " "Found entity 1: LAN_nINT" {  } { { "lan_nint.v" "" { Text "E:/C430_Test/lan_nint.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983780 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAN_nINT NIOSTOP:NIOSTOP_inst\|LAN_nINT:the_LAN_nINT " "Elaborating entity \"LAN_nINT\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|LAN_nINT:the_LAN_nINT\"" {  } { { "niostop.v" "the_LAN_nINT" { Text "E:/C430_Test/niostop.v" 8404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NET_EN_s1_arbitrator NIOSTOP:NIOSTOP_inst\|NET_EN_s1_arbitrator:the_NET_EN_s1 " "Elaborating entity \"NET_EN_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|NET_EN_s1_arbitrator:the_NET_EN_s1\"" {  } { { "niostop.v" "the_NET_EN_s1" { Text "E:/C430_Test/niostop.v" 8422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "net_en.v 1 1 " "Using design file net_en.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NET_EN " "Found entity 1: NET_EN" {  } { { "net_en.v" "" { Text "E:/C430_Test/net_en.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NET_EN NIOSTOP:NIOSTOP_inst\|NET_EN:the_NET_EN " "Elaborating entity \"NET_EN\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|NET_EN:the_NET_EN\"" {  } { { "niostop.v" "the_NET_EN" { Text "E:/C430_Test/niostop.v" 8431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NET_TESTDO_s1_arbitrator NIOSTOP:NIOSTOP_inst\|NET_TESTDO_s1_arbitrator:the_NET_TESTDO_s1 " "Elaborating entity \"NET_TESTDO_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|NET_TESTDO_s1_arbitrator:the_NET_TESTDO_s1\"" {  } { { "niostop.v" "the_NET_TESTDO_s1" { Text "E:/C430_Test/niostop.v" 8454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983795 ""}
{ "Warning" "WSGN_SEARCH_FILE" "net_testdo.v 1 1 " "Using design file net_testdo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NET_TESTDO " "Found entity 1: NET_TESTDO" {  } { { "net_testdo.v" "" { Text "E:/C430_Test/net_testdo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983811 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NET_TESTDO NIOSTOP:NIOSTOP_inst\|NET_TESTDO:the_NET_TESTDO " "Elaborating entity \"NET_TESTDO\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|NET_TESTDO:the_NET_TESTDO\"" {  } { { "niostop.v" "the_NET_TESTDO" { Text "E:/C430_Test/niostop.v" 8466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBSD_RDO_s1_arbitrator NIOSTOP:NIOSTOP_inst\|USBSD_RDO_s1_arbitrator:the_USBSD_RDO_s1 " "Elaborating entity \"USBSD_RDO_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USBSD_RDO_s1_arbitrator:the_USBSD_RDO_s1\"" {  } { { "niostop.v" "the_USBSD_RDO_s1" { Text "E:/C430_Test/niostop.v" 8489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usbsd_rdo.v 1 1 " "Using design file usbsd_rdo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USBSD_RDO " "Found entity 1: USBSD_RDO" {  } { { "usbsd_rdo.v" "" { Text "E:/C430_Test/usbsd_rdo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBSD_RDO NIOSTOP:NIOSTOP_inst\|USBSD_RDO:the_USBSD_RDO " "Elaborating entity \"USBSD_RDO\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USBSD_RDO:the_USBSD_RDO\"" {  } { { "niostop.v" "the_USBSD_RDO" { Text "E:/C430_Test/niostop.v" 8501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBSD_RVLD_s1_arbitrator NIOSTOP:NIOSTOP_inst\|USBSD_RVLD_s1_arbitrator:the_USBSD_RVLD_s1 " "Elaborating entity \"USBSD_RVLD_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USBSD_RVLD_s1_arbitrator:the_USBSD_RVLD_s1\"" {  } { { "niostop.v" "the_USBSD_RVLD_s1" { Text "E:/C430_Test/niostop.v" 8524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983827 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usbsd_rvld.v 1 1 " "Using design file usbsd_rvld.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USBSD_RVLD " "Found entity 1: USBSD_RVLD" {  } { { "usbsd_rvld.v" "" { Text "E:/C430_Test/usbsd_rvld.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983842 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBSD_RVLD NIOSTOP:NIOSTOP_inst\|USBSD_RVLD:the_USBSD_RVLD " "Elaborating entity \"USBSD_RVLD\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USBSD_RVLD:the_USBSD_RVLD\"" {  } { { "niostop.v" "the_USBSD_RVLD" { Text "E:/C430_Test/niostop.v" 8536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBSD_SEL_s1_arbitrator NIOSTOP:NIOSTOP_inst\|USBSD_SEL_s1_arbitrator:the_USBSD_SEL_s1 " "Elaborating entity \"USBSD_SEL_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USBSD_SEL_s1_arbitrator:the_USBSD_SEL_s1\"" {  } { { "niostop.v" "the_USBSD_SEL_s1" { Text "E:/C430_Test/niostop.v" 8554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usbsd_sel.v 1 1 " "Using design file usbsd_sel.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USBSD_SEL " "Found entity 1: USBSD_SEL" {  } { { "usbsd_sel.v" "" { Text "E:/C430_Test/usbsd_sel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBSD_SEL NIOSTOP:NIOSTOP_inst\|USBSD_SEL:the_USBSD_SEL " "Elaborating entity \"USBSD_SEL\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USBSD_SEL:the_USBSD_SEL\"" {  } { { "niostop.v" "the_USBSD_SEL" { Text "E:/C430_Test/niostop.v" 8563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_EN_s1_arbitrator NIOSTOP:NIOSTOP_inst\|USB_EN_s1_arbitrator:the_USB_EN_s1 " "Elaborating entity \"USB_EN_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_EN_s1_arbitrator:the_USB_EN_s1\"" {  } { { "niostop.v" "the_USB_EN_s1" { Text "E:/C430_Test/niostop.v" 8581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usb_en.v 1 1 " "Using design file usb_en.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USB_EN " "Found entity 1: USB_EN" {  } { { "usb_en.v" "" { Text "E:/C430_Test/usb_en.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_EN NIOSTOP:NIOSTOP_inst\|USB_EN:the_USB_EN " "Elaborating entity \"USB_EN\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_EN:the_USB_EN\"" {  } { { "niostop.v" "the_USB_EN" { Text "E:/C430_Test/niostop.v" 8590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_INT_I_s1_arbitrator NIOSTOP:NIOSTOP_inst\|USB_INT_I_s1_arbitrator:the_USB_INT_I_s1 " "Elaborating entity \"USB_INT_I_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_INT_I_s1_arbitrator:the_USB_INT_I_s1\"" {  } { { "niostop.v" "the_USB_INT_I_s1" { Text "E:/C430_Test/niostop.v" 8608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usb_int_i.v 1 1 " "Using design file usb_int_i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USB_INT_I " "Found entity 1: USB_INT_I" {  } { { "usb_int_i.v" "" { Text "E:/C430_Test/usb_int_i.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_INT_I NIOSTOP:NIOSTOP_inst\|USB_INT_I:the_USB_INT_I " "Elaborating entity \"USB_INT_I\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_INT_I:the_USB_INT_I\"" {  } { { "niostop.v" "the_USB_INT_I" { Text "E:/C430_Test/niostop.v" 8617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_SCK_O_s1_arbitrator NIOSTOP:NIOSTOP_inst\|USB_SCK_O_s1_arbitrator:the_USB_SCK_O_s1 " "Elaborating entity \"USB_SCK_O_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_SCK_O_s1_arbitrator:the_USB_SCK_O_s1\"" {  } { { "niostop.v" "the_USB_SCK_O_s1" { Text "E:/C430_Test/niostop.v" 8640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usb_sck_o.v 1 1 " "Using design file usb_sck_o.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USB_SCK_O " "Found entity 1: USB_SCK_O" {  } { { "usb_sck_o.v" "" { Text "E:/C430_Test/usb_sck_o.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_SCK_O NIOSTOP:NIOSTOP_inst\|USB_SCK_O:the_USB_SCK_O " "Elaborating entity \"USB_SCK_O\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_SCK_O:the_USB_SCK_O\"" {  } { { "niostop.v" "the_USB_SCK_O" { Text "E:/C430_Test/niostop.v" 8652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_SCS_O_s1_arbitrator NIOSTOP:NIOSTOP_inst\|USB_SCS_O_s1_arbitrator:the_USB_SCS_O_s1 " "Elaborating entity \"USB_SCS_O_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_SCS_O_s1_arbitrator:the_USB_SCS_O_s1\"" {  } { { "niostop.v" "the_USB_SCS_O_s1" { Text "E:/C430_Test/niostop.v" 8675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usb_scs_o.v 1 1 " "Using design file usb_scs_o.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USB_SCS_O " "Found entity 1: USB_SCS_O" {  } { { "usb_scs_o.v" "" { Text "E:/C430_Test/usb_scs_o.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_SCS_O NIOSTOP:NIOSTOP_inst\|USB_SCS_O:the_USB_SCS_O " "Elaborating entity \"USB_SCS_O\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_SCS_O:the_USB_SCS_O\"" {  } { { "niostop.v" "the_USB_SCS_O" { Text "E:/C430_Test/niostop.v" 8687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_SDI_O_s1_arbitrator NIOSTOP:NIOSTOP_inst\|USB_SDI_O_s1_arbitrator:the_USB_SDI_O_s1 " "Elaborating entity \"USB_SDI_O_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_SDI_O_s1_arbitrator:the_USB_SDI_O_s1\"" {  } { { "niostop.v" "the_USB_SDI_O_s1" { Text "E:/C430_Test/niostop.v" 8710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usb_sdi_o.v 1 1 " "Using design file usb_sdi_o.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USB_SDI_O " "Found entity 1: USB_SDI_O" {  } { { "usb_sdi_o.v" "" { Text "E:/C430_Test/usb_sdi_o.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_SDI_O NIOSTOP:NIOSTOP_inst\|USB_SDI_O:the_USB_SDI_O " "Elaborating entity \"USB_SDI_O\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_SDI_O:the_USB_SDI_O\"" {  } { { "niostop.v" "the_USB_SDI_O" { Text "E:/C430_Test/niostop.v" 8722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_SDO_I_s1_arbitrator NIOSTOP:NIOSTOP_inst\|USB_SDO_I_s1_arbitrator:the_USB_SDO_I_s1 " "Elaborating entity \"USB_SDO_I_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_SDO_I_s1_arbitrator:the_USB_SDO_I_s1\"" {  } { { "niostop.v" "the_USB_SDO_I_s1" { Text "E:/C430_Test/niostop.v" 8740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "usb_sdo_i.v 1 1 " "Using design file usb_sdo_i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USB_SDO_I " "Found entity 1: USB_SDO_I" {  } { { "usb_sdo_i.v" "" { Text "E:/C430_Test/usb_sdo_i.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383983952 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383983952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_SDO_I NIOSTOP:NIOSTOP_inst\|USB_SDO_I:the_USB_SDO_I " "Elaborating entity \"USB_SDO_I\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|USB_SDO_I:the_USB_SDO_I\"" {  } { { "niostop.v" "the_USB_SDO_I" { Text "E:/C430_Test/niostop.v" 8749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator NIOSTOP:NIOSTOP_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "niostop.v" "the_cpu_jtag_debug_module" { Text "E:/C430_Test/niostop.v" 8787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator NIOSTOP:NIOSTOP_inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "niostop.v" "the_cpu_data_master" { Text "E:/C430_Test/niostop.v" 8937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator NIOSTOP:NIOSTOP_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "niostop.v" "the_cpu_instruction_master" { Text "E:/C430_Test/niostop.v" 8971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383983967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 25 25 " "Found 25 design units, including 25 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Found entity 1: cpu_ic_data_module" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Found entity 2: cpu_ic_tag_module" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Found entity 3: cpu_bht_module" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_oci_debug " "Found entity 6: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_ociram_lpm_dram_bdp_component_module " "Found entity 7: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_ocimem " "Found entity 8: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_avalon_reg " "Found entity 9: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_break " "Found entity 10: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_xbrk " "Found entity 11: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_dbrk " "Found entity 12: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 1359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_itrace " "Found entity 13: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 1547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_td_mode " "Found entity 14: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 1846 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_dtrace " "Found entity 15: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_compute_tm_count " "Found entity 16: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_fifowp_inc " "Found entity 17: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2078 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifocount_inc " "Found entity 18: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_fifo " "Found entity 19: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_pib " "Found entity 20: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_traceram_lpm_dram_bdp_component_module " "Found entity 21: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_im " "Found entity 22: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_performance_monitors " "Found entity 23: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2965 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_oci " "Found entity 24: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu " "Found entity 25: cpu" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383985389 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1814) " "Verilog HDL or VHDL warning at cpu.v(1814): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383985389 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1816) " "Verilog HDL or VHDL warning at cpu.v(1816): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 1816 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383985389 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1972) " "Verilog HDL or VHDL warning at cpu.v(1972): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383985389 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2891) " "Verilog HDL or VHDL warning at cpu.v(2891): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2891 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383985405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu NIOSTOP:NIOSTOP_inst\|cpu:the_cpu " "Elaborating entity \"cpu\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\"" {  } { { "niostop.v" "the_cpu" { Text "E:/C430_Test/niostop.v" 9000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985436 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "E:/C430_Test/cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985514 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383985514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Elaborating entity \"cpu_test_bench\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "E:/C430_Test/cpu.v" 5541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Elaborating entity \"cpu_ic_data_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.v" "cpu_ic_data" { Text "E:/C430_Test/cpu.v" 6566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/C430_Test/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383985530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985530 ""}  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383985530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/C430_Test/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383985623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.v" "cpu_ic_tag" { Text "E:/C430_Test/cpu.v" 6632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/C430_Test/cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383985639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985639 ""}  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383985639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5g1 " "Found entity 1: altsyncram_k5g1" {  } { { "db/altsyncram_k5g1.tdf" "" { Text "E:/C430_Test/db/altsyncram_k5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383985733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k5g1 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_k5g1:auto_generated " "Elaborating entity \"altsyncram_k5g1\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_k5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Elaborating entity \"cpu_bht_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.v" "cpu_bht" { Text "E:/C430_Test/cpu.v" 6836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/C430_Test/cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383985764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_bht_ram.mif " "Parameter \"init_file\" = \"cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985764 ""}  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383985764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpf1 " "Found entity 1: altsyncram_bpf1" {  } { { "db/altsyncram_bpf1.tdf" "" { Text "E:/C430_Test/db/altsyncram_bpf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383985842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bpf1 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated " "Elaborating entity \"altsyncram_bpf1\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "E:/C430_Test/cpu.v" 6982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/C430_Test/cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383985873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985873 ""}  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383985873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7f1 " "Found entity 1: altsyncram_b7f1" {  } { { "db/altsyncram_b7f1.tdf" "" { Text "E:/C430_Test/db/altsyncram_b7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383985967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383985967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7f1 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated " "Elaborating entity \"altsyncram_b7f1\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "E:/C430_Test/cpu.v" 7003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/C430_Test/cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383985983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383985998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383985998 ""}  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383985998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7f1 " "Found entity 1: altsyncram_c7f1" {  } { { "db/altsyncram_c7f1.tdf" "" { Text "E:/C430_Test/db/altsyncram_c7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383986139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383986139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7f1 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated " "Elaborating entity \"altsyncram_c7f1\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.v 1 1 " "Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.v" "" { Text "E:/C430_Test/cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383986170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383986170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Elaborating entity \"cpu_mult_cell\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.v" "the_cpu_mult_cell" { Text "E:/C430_Test/cpu.v" 8526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborating entity \"altmult_add\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_1" { Text "E:/C430_Test/cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "" { Text "E:/C430_Test/cpu_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383986327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986327 ""}  } { { "cpu_mult_cell.v" "" { Text "E:/C430_Test/cpu_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383986327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "E:/C430_Test/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383986452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383986452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Elaborating entity \"mult_add_mgr2\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "E:/C430_Test/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383986467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383986467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Elaborating entity \"ded_mult_ks81\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "E:/C430_Test/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "E:/C430_Test/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383986483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383986483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "E:/C430_Test/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborating entity \"altmult_add\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_2" { Text "E:/C430_Test/cpu_mult_cell.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "" { Text "E:/C430_Test/cpu_mult_cell.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383986561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986561 ""}  } { { "cpu_mult_cell.v" "" { Text "E:/C430_Test/cpu_mult_cell.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383986561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "E:/C430_Test/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383986686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383986686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Elaborating entity \"mult_add_ogr2\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_oci\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "E:/C430_Test/cpu.v" 8578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "E:/C430_Test/cpu.v" 3192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "E:/C430_Test/cpu.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "E:/C430_Test/cpu.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/C430_Test/cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383986748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986748 ""}  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383986748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "E:/C430_Test/db/altsyncram_f572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383986858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383986858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Elaborating entity \"altsyncram_f572\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "E:/C430_Test/cpu.v" 3232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "E:/C430_Test/cpu.v" 3263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "E:/C430_Test/cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "E:/C430_Test/cpu.v" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "E:/C430_Test/cpu.v" 3354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "E:/C430_Test/cpu.v" 3369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/C430_Test/cpu.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "E:/C430_Test/cpu.v" 3388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "E:/C430_Test/cpu.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "E:/C430_Test/cpu.v" 2303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "E:/C430_Test/cpu.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.v 1 1 " "Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "E:/C430_Test/cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383986905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383986905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "E:/C430_Test/cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "E:/C430_Test/cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "E:/C430_Test/cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "E:/C430_Test/cpu.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/C430_Test/cpu.v" 2790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383986936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383986936 ""}  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383986936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383987045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/C430_Test/cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383987077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "E:/C430_Test/cpu.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987077 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.v 1 1 " "Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "E:/C430_Test/cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383987092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "E:/C430_Test/cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "E:/C430_Test/cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "E:/C430_Test/cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383987123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987123 ""}  } { { "cpu_jtag_debug_module_tck.v" "" { Text "E:/C430_Test/cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383987123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.v 1 1 " "Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "E:/C430_Test/cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383987139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "E:/C430_Test/cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "E:/C430_Test/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/C430_Test/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383987170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""}  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/C430_Test/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383987170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/C430_Test/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1380383987186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_epcs_control_port_arbitrator NIOSTOP:NIOSTOP_inst\|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port " "Elaborating entity \"epcs_epcs_control_port_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port\"" {  } { { "niostop.v" "the_epcs_epcs_control_port" { Text "E:/C430_Test/niostop.v" 9039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "epcs.v 2 2 " "Using design file epcs.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 epcs_sub " "Found entity 1: epcs_sub" {  } { { "epcs.v" "" { Text "E:/C430_Test/epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987202 ""} { "Info" "ISGN_ENTITY_NAME" "2 epcs " "Found entity 2: epcs" {  } { { "epcs.v" "" { Text "E:/C430_Test/epcs.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383987202 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "epcs.v(401) " "Verilog HDL or VHDL warning at epcs.v(401): conditional expression evaluates to a constant" {  } { { "epcs.v" "" { Text "E:/C430_Test/epcs.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383987202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs NIOSTOP:NIOSTOP_inst\|epcs:the_epcs " "Elaborating entity \"epcs\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\"" {  } { { "niostop.v" "the_epcs" { Text "E:/C430_Test/niostop.v" 9059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_sub NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|epcs_sub:the_epcs_sub " "Elaborating entity \"epcs_sub\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|epcs_sub:the_epcs_sub\"" {  } { { "epcs.v" "the_epcs_sub" { Text "E:/C430_Test/epcs.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs.v" "the_boot_copier_rom" { Text "E:/C430_Test/epcs.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs.v" "" { Text "E:/C430_Test/epcs.v" 543 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383987233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_boot_rom_synth.hex " "Parameter \"init_file\" = \"epcs_boot_rom_synth.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987233 ""}  } { { "epcs.v" "" { Text "E:/C430_Test/epcs.v" 543 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383987233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sc31 " "Found entity 1: altsyncram_sc31" {  } { { "db/altsyncram_sc31.tdf" "" { Text "E:/C430_Test/db/altsyncram_sc31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383987342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sc31 NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\|altsyncram_sc31:auto_generated " "Elaborating entity \"altsyncram_sc31\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|epcs:the_epcs\|altsyncram:the_boot_copier_rom\|altsyncram_sc31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator NIOSTOP:NIOSTOP_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "niostop.v" "the_jtag_uart_avalon_jtag_slave" { Text "E:/C430_Test/niostop.v" 9091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987373 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987373 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987373 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987373 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987373 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987373 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987373 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383987373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\"" {  } { { "niostop.v" "the_jtag_uart" { Text "E:/C430_Test/niostop.v" 9107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "E:/C430_Test/jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "E:/C430_Test/jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383987452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383987452 ""}  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383987452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/C430_Test/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383987545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/C430_Test/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383987561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/C430_Test/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/C430_Test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383987592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/C430_Test/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/C430_Test/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383987717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/C430_Test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/C430_Test/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383987811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/C430_Test/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/C430_Test/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383987920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383987920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/C430_Test/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383987920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/C430_Test/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383988030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383988030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/C430_Test/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "E:/C430_Test/jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "E:/C430_Test/jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383988264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988264 ""}  } { { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383988264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led_s1_arbitrator NIOSTOP:NIOSTOP_inst\|pio_led_s1_arbitrator:the_pio_led_s1 " "Elaborating entity \"pio_led_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|pio_led_s1_arbitrator:the_pio_led_s1\"" {  } { { "niostop.v" "the_pio_led_s1" { Text "E:/C430_Test/niostop.v" 9130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988280 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pio_led.v 1 1 " "Using design file pio_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_led " "Found entity 1: pio_led" {  } { { "pio_led.v" "" { Text "E:/C430_Test/pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383988295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383988295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led NIOSTOP:NIOSTOP_inst\|pio_led:the_pio_led " "Elaborating entity \"pio_led\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|pio_led:the_pio_led\"" {  } { { "niostop.v" "the_pio_led" { Text "E:/C430_Test/niostop.v" 9142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator NIOSTOP:NIOSTOP_inst\|sdram_s1_arbitrator:the_sdram_s1 " "Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "niostop.v" "the_sdram_s1" { Text "E:/C430_Test/niostop.v" 9184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sdram_s1_module NIOSTOP:NIOSTOP_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1 " "Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sdram_s1_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\"" {  } { { "niostop.v" "rdv_fifo_for_cpu_data_master_to_sdram_s1" { Text "E:/C430_Test/niostop.v" 7274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module NIOSTOP:NIOSTOP_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1 " "Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\"" {  } { { "niostop.v" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1" { Text "E:/C430_Test/niostop.v" 7312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988311 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sdram.v 2 2 " "Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Found entity 1: sdram_input_efifo_module" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383988327 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Found entity 2: sdram" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383988327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383988327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(316) " "Verilog HDL or VHDL warning at sdram.v(316): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383988327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(326) " "Verilog HDL or VHDL warning at sdram.v(326): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383988327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(336) " "Verilog HDL or VHDL warning at sdram.v(336): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383988327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(680) " "Verilog HDL or VHDL warning at sdram.v(680): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1380383988342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram NIOSTOP:NIOSTOP_inst\|sdram:the_sdram " "Elaborating entity \"sdram\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\"" {  } { { "niostop.v" "the_sdram" { Text "E:/C430_Test/niostop.v" 9208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.v" "the_sdram_input_efifo_module" { Text "E:/C430_Test/sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator NIOSTOP:NIOSTOP_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "niostop.v" "the_sysid_control_slave" { Text "E:/C430_Test/niostop.v" 9226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.v" "" { Text "E:/C430_Test/sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383988389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1380383988389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid NIOSTOP:NIOSTOP_inst\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|sysid:the_sysid\"" {  } { { "niostop.v" "the_sysid" { Text "E:/C430_Test/niostop.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSTOP_reset_clk_domain_synch_module NIOSTOP:NIOSTOP_inst\|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch " "Elaborating entity \"NIOSTOP_reset_clk_domain_synch_module\" for hierarchy \"NIOSTOP:NIOSTOP_inst\|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch\"" {  } { { "niostop.v" "NIOSTOP_reset_clk_domain_synch" { Text "E:/C430_Test/niostop.v" 9243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispctrl dispctrl:dispctrl " "Elaborating entity \"dispctrl\" for hierarchy \"dispctrl:dispctrl\"" {  } { { "Src/Test_top.v" "dispctrl" { Text "E:/C430_Test/Src/Test_top.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adwavedo dispctrl.v(82) " "Verilog HDL or VHDL warning at dispctrl.v(82): object \"adwavedo\" assigned a value but never read" {  } { { "Src/Module/Other/dispctrl.v" "" { Text "E:/C430_Test/Src/Module/Other/dispctrl.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988389 "|Test_top|dispctrl:dispctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test dispctrl.v(63) " "Output port \"test\" at dispctrl.v(63) has no driver" {  } { { "Src/Module/Other/dispctrl.v" "" { Text "E:/C430_Test/Src/Module/Other/dispctrl.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1380383988389 "|Test_top|dispctrl:dispctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_SW LED_SW:LED_SW " "Elaborating entity \"LED_SW\" for hierarchy \"LED_SW:LED_SW\"" {  } { { "Src/Test_top.v" "LED_SW" { Text "E:/C430_Test/Src/Test_top.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn1rsp0 LED_SW.v(157) " "Verilog HDL or VHDL warning at LED_SW.v(157): object \"btn1rsp0\" assigned a value but never read" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn4rsp0 LED_SW.v(160) " "Verilog HDL or VHDL warning at LED_SW.v(160): object \"btn4rsp0\" assigned a value but never read" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn5rsp0 LED_SW.v(161) " "Verilog HDL or VHDL warning at LED_SW.v(161): object \"btn5rsp0\" assigned a value but never read" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brspcnt1 LED_SW.v(164) " "Verilog HDL or VHDL warning at LED_SW.v(164): object \"brspcnt1\" assigned a value but never read" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brspcnt4 LED_SW.v(167) " "Verilog HDL or VHDL warning at LED_SW.v(167): object \"brspcnt4\" assigned a value but never read" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brspcnt5 LED_SW.v(168) " "Verilog HDL or VHDL warning at LED_SW.v(168): object \"brspcnt5\" assigned a value but never read" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn1 LED_SW.v(171) " "Verilog HDL or VHDL warning at LED_SW.v(171): object \"btn1\" assigned a value but never read" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn4 LED_SW.v(174) " "Verilog HDL or VHDL warning at LED_SW.v(174): object \"btn4\" assigned a value but never read" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn5 LED_SW.v(175) " "Verilog HDL or VHDL warning at LED_SW.v(175): object \"btn5\" assigned a value but never read" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "btn1rsp LED_SW.v(595) " "Verilog HDL Always Construct warning at LED_SW.v(595): inferring latch(es) for variable \"btn1rsp\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 595 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "btn4rsp LED_SW.v(595) " "Verilog HDL Always Construct warning at LED_SW.v(595): inferring latch(es) for variable \"btn4rsp\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 595 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "btn5rsp LED_SW.v(595) " "Verilog HDL Always Construct warning at LED_SW.v(595): inferring latch(es) for variable \"btn5rsp\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 595 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1380383988405 "|Test_top|LED_SW:LED_SW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_top LCD_top:LCDt " "Elaborating entity \"LCD_top\" for hierarchy \"LCD_top:LCDt\"" {  } { { "Src/Test_top.v" "LCDt" { Text "E:/C430_Test/Src/Test_top.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dispcoln LCD_top.v(148) " "Verilog HDL or VHDL warning at LCD_top.v(148): object \"dispcoln\" assigned a value but never read" {  } { { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|LCD_top:LCDt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wlast LCD_top.v(150) " "Verilog HDL or VHDL warning at LCD_top.v(150): object \"wlast\" assigned a value but never read" {  } { { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|LCD_top:LCDt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wpixdata LCD_top.v(152) " "Verilog HDL or VHDL warning at LCD_top.v(152): object \"wpixdata\" assigned a value but never read" {  } { { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|LCD_top:LCDt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 LCD_top.v(213) " "Verilog HDL assignment warning at LCD_top.v(213): truncated value with size 18 to match size of target (17)" {  } { { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1380383988436 "|Test_top|LCD_top:LCDt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 LCD_top.v(224) " "Verilog HDL assignment warning at LCD_top.v(224): truncated value with size 18 to match size of target (17)" {  } { { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1380383988436 "|Test_top|LCD_top:LCDt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_saa video_saa:video_saa " "Elaborating entity \"video_saa\" for hierarchy \"video_saa:video_saa\"" {  } { { "Src/Test_top.v" "video_saa" { Text "E:/C430_Test/Src/Test_top.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_init video_saa.v(74) " "Verilog HDL or VHDL warning at video_saa.v(74): object \"i2c_init\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_init1 video_saa.v(75) " "Verilog HDL or VHDL warning at video_saa.v(75): object \"i2c_init1\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_rdata video_saa.v(78) " "Verilog HDL or VHDL warning at video_saa.v(78): object \"i2c_rdata\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vin1d1 video_saa.v(92) " "Verilog HDL or VHDL warning at video_saa.v(92): object \"vin1d1\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vin1d2 video_saa.v(93) " "Verilog HDL or VHDL warning at video_saa.v(93): object \"vin1d2\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vin1d3 video_saa.v(94) " "Verilog HDL or VHDL warning at video_saa.v(94): object \"vin1d3\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vin1d4 video_saa.v(95) " "Verilog HDL or VHDL warning at video_saa.v(95): object \"vin1d4\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch1_syni video_saa.v(102) " "Verilog HDL or VHDL warning at video_saa.v(102): object \"ch1_syni\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch1_sav video_saa.v(103) " "Verilog HDL or VHDL warning at video_saa.v(103): object \"ch1_sav\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch1_odd video_saa.v(104) " "Verilog HDL or VHDL warning at video_saa.v(104): object \"ch1_odd\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch1_fldi video_saa.v(105) " "Verilog HDL or VHDL warning at video_saa.v(105): object \"ch1_fldi\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vin0_wtrowf video_saa.v(118) " "Verilog HDL or VHDL warning at video_saa.v(118): object \"vin0_wtrowf\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vin0_fstd video_saa.v(119) " "Verilog HDL or VHDL warning at video_saa.v(119): object \"vin0_fstd\" assigned a value but never read" {  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988436 "|Test_top|video_saa:video_saa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_wm audio_wm:audio_wm " "Elaborating entity \"audio_wm\" for hierarchy \"audio_wm:audio_wm\"" {  } { { "Src/Test_top.v" "audio_wm" { Text "E:/C430_Test/Src/Test_top.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_init audio_wm.v(57) " "Verilog HDL or VHDL warning at audio_wm.v(57): object \"i2c_init\" assigned a value but never read" {  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988608 "|Test_top|audio_wm:audio_wm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_init1 audio_wm.v(58) " "Verilog HDL or VHDL warning at audio_wm.v(58): object \"i2c_init1\" assigned a value but never read" {  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988608 "|Test_top|audio_wm:audio_wm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_rdata audio_wm.v(61) " "Verilog HDL or VHDL warning at audio_wm.v(61): object \"i2c_rdata\" assigned a value but never read" {  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988608 "|Test_top|audio_wm:audio_wm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_oe audio_wm.v(64) " "Verilog HDL or VHDL warning at audio_wm.v(64): object \"i2c_oe\" assigned a value but never read" {  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988608 "|Test_top|audio_wm:audio_wm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linvld audio_wm.v(438) " "Verilog HDL or VHDL warning at audio_wm.v(438): object \"linvld\" assigned a value but never read" {  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 438 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988608 "|Test_top|audio_wm:audio_wm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rinvld audio_wm.v(546) " "Verilog HDL or VHDL warning at audio_wm.v(546): object \"rinvld\" assigned a value but never read" {  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 546 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988608 "|Test_top|audio_wm:audio_wm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test audio_wm.v(41) " "Output port \"test\" at audio_wm.v(41) has no driver" {  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1380383988608 "|Test_top|audio_wm:audio_wm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_TOP IR_TOP:IR_TOP " "Elaborating entity \"IR_TOP\" for hierarchy \"IR_TOP:IR_TOP\"" {  } { { "Src/Test_top.v" "IR_TOP" { Text "E:/C430_Test/Src/Test_top.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS1302Z_TOP DS1302Z_TOP:RTCt " "Elaborating entity \"DS1302Z_TOP\" for hierarchy \"DS1302Z_TOP:RTCt\"" {  } { { "Src/Test_top.v" "RTCt" { Text "E:/C430_Test/Src/Test_top.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988623 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DS1302Z_TOP.v(445) " "Verilog HDL Case Statement information at DS1302Z_TOP.v(445): all case item expressions in this case statement are onehot" {  } { { "Src/Module/RTC/DS1302Z_TOP.v" "" { Text "E:/C430_Test/Src/Module/RTC/DS1302Z_TOP.v" 445 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1380383988623 "|Test_top|DS1302Z_TOP:RTCt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS1302_CTL DS1302Z_TOP:RTCt\|DS1302_CTL:I_DS1302_CTL " "Elaborating entity \"DS1302_CTL\" for hierarchy \"DS1302Z_TOP:RTCt\|DS1302_CTL:I_DS1302_CTL\"" {  } { { "Src/Module/RTC/DS1302Z_TOP.v" "I_DS1302_CTL" { Text "E:/C430_Test/Src/Module/RTC/DS1302Z_TOP.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_top vga_top:VGAt " "Elaborating entity \"vga_top\" for hierarchy \"vga_top:VGAt\"" {  } { { "Src/Test_top.v" "VGAt" { Text "E:/C430_Test/Src/Test_top.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TOP UART_TOP:UARTt " "Elaborating entity \"UART_TOP\" for hierarchy \"UART_TOP:UARTt\"" {  } { { "Src/Test_top.v" "UARTt" { Text "E:/C430_Test/Src/Test_top.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TOP:UARTt\|UART_TX:I_UART_TX " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TOP:UARTt\|UART_TX:I_UART_TX\"" {  } { { "Src/Module/Uart_com/UART_TOP.v" "I_UART_TX" { Text "E:/C430_Test/Src/Module/Uart_com/UART_TOP.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_TOP:UARTt\|UART_RX:I_UART_RX " "Elaborating entity \"UART_RX\" for hierarchy \"UART_TOP:UARTt\|UART_RX:I_UART_RX\"" {  } { { "Src/Module/Uart_com/UART_TOP.v" "I_UART_RX" { Text "E:/C430_Test/Src/Module/Uart_com/UART_TOP.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_TOP PS2_TOP:PS2t " "Elaborating entity \"PS2_TOP\" for hierarchy \"PS2_TOP:PS2t\"" {  } { { "Src/Test_top.v" "PS2t" { Text "E:/C430_Test/Src/Test_top.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_led seg7_led:seg7_led " "Elaborating entity \"seg7_led\" for hierarchy \"seg7_led:seg7_led\"" {  } { { "Src/Test_top.v" "seg7_led" { Text "E:/C430_Test/Src/Test_top.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmscnt seg7_led.v(89) " "Verilog HDL or VHDL warning at seg7_led.v(89): object \"tmscnt\" assigned a value but never read" {  } { { "Src/Module/seg7_led/seg7_led.v" "" { Text "E:/C430_Test/Src/Module/seg7_led/seg7_led.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988686 "|Test_top|seg7_led:seg7_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 seg7_led.v(280) " "Verilog HDL assignment warning at seg7_led.v(280): truncated value with size 5 to match size of target (4)" {  } { { "Src/Module/seg7_led/seg7_led.v" "" { Text "E:/C430_Test/Src/Module/seg7_led/seg7_led.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1380383988686 "|Test_top|seg7_led:seg7_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 seg7_led.v(288) " "Verilog HDL assignment warning at seg7_led.v(288): truncated value with size 5 to match size of target (4)" {  } { { "Src/Module/seg7_led/seg7_led.v" "" { Text "E:/C430_Test/Src/Module/seg7_led/seg7_led.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1380383988686 "|Test_top|seg7_led:seg7_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT_IO EXT_IO:EXT_IO " "Elaborating entity \"EXT_IO\" for hierarchy \"EXT_IO:EXT_IO\"" {  } { { "Src/Test_top.v" "EXT_IO" { Text "E:/C430_Test/Src/Test_top.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_top ddr_top:ddrtop " "Elaborating entity \"ddr_top\" for hierarchy \"ddr_top:ddrtop\"" {  } { { "Src/Test_top.v" "ddrtop" { Text "E:/C430_Test/Src/Test_top.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988686 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test ddr_top.v(104) " "Output port \"test\" at ddr_top.v(104) has no driver" {  } { { "Src/Module/DDR/ddr_top.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1380383988686 "|Test_top|ddr_top:ddrtop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_rw ddr_top:ddrtop\|ddr_rw:ddr_rw " "Elaborating entity \"ddr_rw\" for hierarchy \"ddr_top:ddrtop\|ddr_rw:ddr_rw\"" {  } { { "Src/Module/DDR/ddr_top.v" "ddr_rw" { Text "E:/C430_Test/Src/Module/DDR/ddr_top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988686 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test ddr_rw.v(59) " "Output port \"test\" at ddr_rw.v(59) has no driver" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1380383988702 "|Test_top|ddr_top:ddrtop|ddr_rw:ddr_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_ctrl ddr_top:ddrtop\|ddr_ctrl:ddrctrl " "Elaborating entity \"ddr_ctrl\" for hierarchy \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\"" {  } { { "Src/Module/DDR/ddr_top.v" "ddrctrl" { Text "E:/C430_Test/Src/Module/DDR/ddr_top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988702 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dqrflg6 ddr_ctrl.v(119) " "Verilog HDL or VHDL warning at ddr_ctrl.v(119): object \"dqrflg6\" assigned a value but never read" {  } { { "Src/Module/DDR/ddr_ctrl.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1380383988717 "|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ddr_ctrl.v(442) " "Verilog HDL Case Statement information at ddr_ctrl.v(442): all case item expressions in this case statement are onehot" {  } { { "Src/Module/DDR/ddr_ctrl.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1380383988717 "|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ddr_ctrl.v(518) " "Verilog HDL Case Statement information at ddr_ctrl.v(518): all case item expressions in this case statement are onehot" {  } { { "Src/Module/DDR/ddr_ctrl.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 518 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1380383988717 "|Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybidir ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0 " "Elaborating entity \"mybidir\" for hierarchy \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0\"" {  } { { "Src/Module/DDR/ddr_ctrl.v" "mybidir0" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0\|altddio_bidir:ALTDDIO_BIDIR_component " "Elaborating entity \"altddio_bidir\" for hierarchy \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0\|altddio_bidir:ALTDDIO_BIDIR_component\"" {  } { { "mybidir.v" "ALTDDIO_BIDIR_component" { Text "E:/C430_Test/mybidir.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0\|altddio_bidir:ALTDDIO_BIDIR_component " "Elaborated megafunction instantiation \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0\|altddio_bidir:ALTDDIO_BIDIR_component\"" {  } { { "mybidir.v" "" { Text "E:/C430_Test/mybidir.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383988780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0\|altddio_bidir:ALTDDIO_BIDIR_component " "Instantiated megafunction \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0\|altddio_bidir:ALTDDIO_BIDIR_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell OFF " "Parameter \"implement_input_in_lcell\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988780 ""}  } { { "mybidir.v" "" { Text "E:/C430_Test/mybidir.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383988780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_a4p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_a4p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_a4p " "Found entity 1: ddio_bidir_a4p" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "E:/C430_Test/db/ddio_bidir_a4p.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383988889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383988889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_a4p ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated " "Elaborating entity \"ddio_bidir_a4p\" for hierarchy \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mybidir:mybidir0\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydq ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0 " "Elaborating entity \"mydq\" for hierarchy \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\"" {  } { { "Src/Module/DDR/ddr_ctrl.v" "mydq0" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydq_dq_a6o ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component " "Elaborating entity \"mydq_dq_a6o\" for hierarchy \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\"" {  } { { "mydq.v" "mydq_dq_a6o_component" { Text "E:/C430_Test/mydq.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ckoutp ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout " "Elaborating entity \"ckoutp\" for hierarchy \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout\"" {  } { { "Src/Module/DDR/ddr_ctrl.v" "ck_pout" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ckoutp.v" "ALTDDIO_OUT_component" { Text "E:/C430_Test/ckoutp.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383988967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ckoutp.v" "" { Text "E:/C430_Test/ckoutp.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380383988967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380383988967 ""}  } { { "ckoutp.v" "" { Text "E:/C430_Test/ckoutp.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380383988967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "E:/C430_Test/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380383989092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380383989092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|ckoutp:ck_pout\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380383989092 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b cpu_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"cpu_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "E:/C430_Test/cpu.v" 2951 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1380383990561 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "E:/C430_Test/cpu.v" 3354 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1380383990577 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/C430_Test/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2790 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 2951 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 3419 0 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8578 0 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 9000 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1380383992342 "|Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1380383992342 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1380383992342 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "video_saa:video_saa\|yuvwa1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"video_saa:video_saa\|yuvwa1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1380384012077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1380384012077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1380384012077 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1380384012077 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "video_saa:video_saa\|signy_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"video_saa:video_saa\|signy_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1380384012077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1380384012077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1380384012077 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1380384012077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1380384012077 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|Add10\"" {  } { { "cpu.v" "Add10" { Text "E:/C430_Test/cpu.v" 7434 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1380384012077 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1380384012077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_saa:video_saa\|altshift_taps:yuvwa1_rtl_0 " "Elaborated megafunction instantiation \"video_saa:video_saa\|altshift_taps:yuvwa1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380384012186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_saa:video_saa\|altshift_taps:yuvwa1_rtl_0 " "Instantiated megafunction \"video_saa:video_saa\|altshift_taps:yuvwa1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384012186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384012186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384012186 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380384012186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0jm " "Found entity 1: shift_taps_0jm" {  } { { "db/shift_taps_0jm.tdf" "" { Text "E:/C430_Test/db/shift_taps_0jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384012311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384012311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0va1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0va1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0va1 " "Found entity 1: altsyncram_0va1" {  } { { "db/altsyncram_0va1.tdf" "" { Text "E:/C430_Test/db/altsyncram_0va1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384012405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384012405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "E:/C430_Test/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384012498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384012498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "E:/C430_Test/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384012608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384012608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8h " "Found entity 1: cntr_s8h" {  } { { "db/cntr_s8h.tdf" "" { Text "E:/C430_Test/db/cntr_s8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384012702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384012702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_saa:video_saa\|altshift_taps:signy_rtl_0 " "Elaborated megafunction instantiation \"video_saa:video_saa\|altshift_taps:signy_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380384012733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_saa:video_saa\|altshift_taps:signy_rtl_0 " "Instantiated megafunction \"video_saa:video_saa\|altshift_taps:signy_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384012733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384012733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384012733 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380384012733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1jm " "Found entity 1: shift_taps_1jm" {  } { { "db/shift_taps_1jm.tdf" "" { Text "E:/C430_Test/db/shift_taps_1jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384012795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384012795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uua1 " "Found entity 1: altsyncram_uua1" {  } { { "db/altsyncram_uua1.tdf" "" { Text "E:/C430_Test/db/altsyncram_uua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384012905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384012905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "E:/C430_Test/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384012967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384012967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "E:/C430_Test/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384013045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384013045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|lpm_add_sub:Add10 " "Elaborated megafunction instantiation \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|lpm_add_sub:Add10\"" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 7434 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1380384013092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|lpm_add_sub:Add10 " "Instantiated megafunction \"NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384013092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384013092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384013092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1380384013092 ""}  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 7434 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1380384013092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/C430_Test/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380384013155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380384013155 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1380384016936 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sdr_udm " "Inserted always-enabled tri-state buffer between \"sdr_udm\" and its non-tri-state driver." {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 203 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1380384017420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sdr_ldm " "Inserted always-enabled tri-state buffer between \"sdr_ldm\" and its non-tri-state driver." {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 204 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1380384017420 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1380384017420 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ddr_udm GND pin " "The pin \"ddr_udm\" is fed by GND" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 187 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1380384017420 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ddr_ldm GND pin " "The pin \"ddr_ldm\" is fed by GND" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 188 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1380384017420 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1 1380384017420 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "epcs.v" "" { Text "E:/C430_Test/epcs.v" 242 -1 0 } } { "epcs.v" "" { Text "E:/C430_Test/epcs.v" 131 -1 0 } } { "Src/Module/DDR/ddr_ctrl.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 64 -1 0 } } { "Src/Module/DDR/ddr_ctrl.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 66 -1 0 } } { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 440 -1 0 } } { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 48 -1 0 } } { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 49 -1 0 } } { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 50 -1 0 } } { "Src/Module/LCD/LCD_top.v" "" { Text "E:/C430_Test/Src/Module/LCD/LCD_top.v" 52 -1 0 } } { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 366 -1 0 } } { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 253 -1 0 } } { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 319 -1 0 } } { "Src/Module/Uart_com/UART_TX.v" "" { Text "E:/C430_Test/Src/Module/Uart_com/UART_TX.v" 26 -1 0 } } { "Src/Module/VGA/VGA_TOP.v" "" { Text "E:/C430_Test/Src/Module/VGA/VGA_TOP.v" 42 -1 0 } } { "Src/Module/VGA/VGA_TOP.v" "" { Text "E:/C430_Test/Src/Module/VGA/VGA_TOP.v" 43 -1 0 } } { "epcs.v" "" { Text "E:/C430_Test/epcs.v" 252 -1 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 6659 -1 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 5582 -1 0 } } { "Src/Module/DDR/ddr_ctrl.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 106 -1 0 } } { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 354 -1 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 4627 -1 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 4336 -1 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 7367 -1 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 6308 -1 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 5079 -1 0 } } { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 304 -1 0 } } { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 561 -1 0 } } { "Src/Module/RTC/DS1302Z_TOP.v" "" { Text "E:/C430_Test/Src/Module/RTC/DS1302Z_TOP.v" 88 -1 0 } } { "Src/Module/RTC/DS1302Z_CTL.v" "" { Text "E:/C430_Test/Src/Module/RTC/DS1302Z_CTL.v" 39 -1 0 } } { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 127 -1 0 } } { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 128 -1 0 } } { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 129 -1 0 } } { "Src/Module/LED_SW/LED_SW.v" "" { Text "E:/C430_Test/Src/Module/LED_SW/LED_SW.v" 130 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 80 -1 0 } } { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 81 -1 0 } } { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 7136 -1 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 5432 -1 0 } } { "db/dcfifo_bol1.tdf" "" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 73 2 0 } } { "db/dcfifo_bol1.tdf" "" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 77 2 0 } } { "Src/Module/Uart_com/UART_TOP.v" "" { Text "E:/C430_Test/Src/Module/Uart_com/UART_TOP.v" 123 -1 0 } } { "Src/Module/Uart_com/UART_RX.v" "" { Text "E:/C430_Test/Src/Module/Uart_com/UART_RX.v" 76 -1 0 } } { "Src/Module/PS2/PS2_TOP.v" "" { Text "E:/C430_Test/Src/Module/PS2/PS2_TOP.v" 114 -1 0 } } { "jtag_uart.v" "" { Text "E:/C430_Test/jtag_uart.v" 606 -1 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 5464 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/C430_Test/db/a_graycounter_2lc.tdf" 32 2 0 } } { "Src/Module/Uart_com/UART_TOP.v" "" { Text "E:/C430_Test/Src/Module/Uart_com/UART_TOP.v" 100 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 8103 -1 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 788 -1 0 } } { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 5423 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/C430_Test/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "E:/C430_Test/db/a_graycounter_577.tdf" 37 2 0 } } { "lan.v" "" { Text "E:/C430_Test/lan.v" 242 -1 0 } } { "lan.v" "" { Text "E:/C430_Test/lan.v" 252 -1 0 } } { "db/shift_taps_0jm.tdf" "" { Text "E:/C430_Test/db/shift_taps_0jm.tdf" 38 2 0 } } { "db/shift_taps_1jm.tdf" "" { Text "E:/C430_Test/db/shift_taps_1jm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1380384018045 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1380384018045 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sdr_udm~synth " "Node \"sdr_udm~synth\"" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1380384027952 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdr_ldm~synth " "Node \"sdr_ldm~synth\"" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 204 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1380384027952 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1380384027952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ddr_csn GND " "Pin \"ddr_csn\" is stuck at GND" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1380384027952 "|Test_top|ddr_csn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdr_cke VCC " "Pin \"sdr_cke\" is stuck at VCC" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1380384027952 "|Test_top|sdr_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rd VCC " "Pin \"lcd_rd\" is stuck at VCC" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1380384027952 "|Test_top|lcd_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_syn GND " "Pin \"vga_syn\" is stuck at GND" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1380384027952 "|Test_top|vga_syn"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_ledh VCC " "Pin \"seg7_ledh\" is stuck at VCC" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1380384027952 "|Test_top|seg7_ledh"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1380384027952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1380384029655 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "127 " "127 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1380384041780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/C430_Test/C430_Test.map.smsg " "Generated suppressed messages file E:/C430_Test/C430_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1380384042530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1380384044561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1380384044561 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1380384045280 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL3.v" "" { Text "E:/C430_Test/PLL3.v" 98 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 484 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1380384045280 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "net_woln " "No output dependent on input pin \"net_woln\"" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1380384046389 "|Test_top|net_woln"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1380384046389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7958 " "Implemented 7958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1380384046389 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1380384046389 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1380384046389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7435 " "Implemented 7435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1380384046389 ""} { "Info" "ICUT_CUT_TM_RAMS" "264 " "Implemented 264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1380384046389 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1380384046389 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1380384046389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1380384046389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1380384046592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 00:00:46 2013 " "Processing ended: Sun Sep 29 00:00:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1380384046592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1380384046592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1380384046592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380384046592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1380384048514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1380384048514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 00:00:48 2013 " "Processing started: Sun Sep 29 00:00:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1380384048514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1380384048514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off C430_Test -c C430_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off C430_Test -c C430_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1380384048514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1380384048795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C430_Test EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"C430_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1380384049030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1380384049123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1380384049123 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] -72.0 degrees -75.0 degrees " "Can't achieve requested value -72.0 degrees for clock output PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter phase shift -- achieved value of -75.0 degrees" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1380384049233 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384049233 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384049233 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] 4 3 0 0 " "Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384049233 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384049233 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1380384049233 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1380384049248 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] 25 8 0 0 " "Implementing clock multiplication of 25, clock division of 8, and phase shift of 0 degrees (0 ps) for PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384049248 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] 25 8 68 1500 " "Implementing clock multiplication of 25, clock division of 8, and phase shift of 68 degrees (1500 ps) for PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384049248 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[2\] 25 8 23 500 " "Implementing clock multiplication of 25, clock division of 8, and phase shift of 23 degrees (500 ps) for PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384049248 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1380384049248 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1380384049248 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] 6 5 0 0 " "Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384049248 ""}  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1380384049248 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1380384049717 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1380384050733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1380384050733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1380384050733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1380384050733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1380384050733 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1380384050733 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_INIT_DONE~ L22 " "Pin ~ALTERA_INIT_DONE~ is reserved at location L22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_INIT_DONE~ } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20247 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1380384050795 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20249 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1380384050795 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1380384050795 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1380384050795 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1380384050827 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1380384051061 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] -72.0 degrees -75.0 degrees " "Can't achieve requested value -72.0 degrees for clock output PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter phase shift -- achieved value of -75.0 degrees" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1380384053561 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384053561 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384053561 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] 4 3 0 0 " "Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384053561 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384053561 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1380384053561 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1380384053577 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] 6 5 0 0 " "Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1380384053577 ""}  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1380384053577 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bol1 " "Entity dcfifo_bol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384056123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1380384056123 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1380384056123 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1380384056217 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40M " "Node: clk_40M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384056311 "|Test_top|clk_40M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384056311 "|Test_top|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "saa_llc " "Node: saa_llc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384056311 "|Test_top|saa_llc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aud_bclk " "Node: aud_bclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384056311 "|Test_top|aud_bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_saa:video_saa\|clk200k " "Node: video_saa:video_saa\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384056311 "|Test_top|video_saa:video_saa|clk200k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_wm:audio_wm\|clk200k " "Node: audio_wm:audio_wm\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384056311 "|Test_top|audio_wm:audio_wm|clk200k"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384056655 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384056655 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384056655 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384056655 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384056655 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384056655 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384056655 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384056655 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384056655 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384056670 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384056670 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384056670 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1380384056670 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1380384056670 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1380384056670 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1380384056670 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1380384056670 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1380384056670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_40M~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_40M~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 163 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_40M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20197 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8214 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8214 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8214 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2) " "Automatically promoted node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8214 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8193 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8193 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8193 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL3:PLL3|altpll:altpll_component|PLL3_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8172 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "saa_llc~input (placed in PIN G22 (CLK5, DIFFCLK_2n)) " "Automatically promoted node saa_llc~input (placed in PIN G22 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 233 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_llc~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20214 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8549 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_saa:video_saa\|clk200k  " "Automatically promoted node video_saa:video_saa\|clk200k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 69 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_saa:video_saa|clk200k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 2583 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_wm:audio_wm\|clk200k  " "Automatically promoted node audio_wm:audio_wm\|clk200k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 52 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_wm:audio_wm|clk200k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 2054 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstn~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rstn~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mem_cas_n " "Destination node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mem_cas_n" {  } { { "Src/Module/DDR/ddr_ctrl.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 65 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mem_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 751 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|reset_n_sources~0 " "Destination node NIOSTOP:NIOSTOP_inst\|reset_n_sources~0" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 8220 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9698 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1380384057905 ""}  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 161 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20194 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSTOP:NIOSTOP_inst\|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch\|data_out  " "Automatically promoted node NIOSTOP:NIOSTOP_inst\|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|active_cs_n~1 " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|active_cs_n~1" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 210 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9823 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|active_rnw~1 " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|active_rnw~1" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 213 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9837 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1 " "Destination node NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 393 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 11697 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[0\] " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[0\]" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 354 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3399 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[2\] " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[2\]" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 354 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3397 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[1\] " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[1\]" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 354 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3398 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0 " "Destination node NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 376 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 14401 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1380384057905 ""}  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 7767 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "NIOSTOP:NIOSTOP_inst\|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch\|data_out" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3216 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_3dc:wraclr\|dffe17a\[0\]  " "Automatically promoted node DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_3dc:wraclr\|dffe17a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|valid_wrreq~0 " "Destination node DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_bol1.tdf" "" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 121 2 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 10879 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/C430_Test/db/dffpipe_3dc.tdf" 33 9 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 7984 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TOP:UARTt\|RST_B_SYNC  " "Automatically promoted node UART_TOP:UARTt\|RST_B_SYNC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "Src/Module/Uart_com/UART_TOP.v" "" { Text "E:/C430_Test/Src/Module/Uart_com/UART_TOP.v" 59 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TOP:UARTt|RST_B_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 1467 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_top:ddrtop\|vfifofrmi  " "Automatically promoted node ddr_top:ddrtop\|vfifofrmi " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[1\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[1\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 986 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[0\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[0\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 987 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|viewfrmfst " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|viewfrmfst" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 85 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|viewfrmfst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 1022 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[2\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[2\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 985 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[3\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[3\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 984 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[4\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[4\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 983 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[5\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[5\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 982 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[6\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[6\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 981 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|vfifoclr~0 " "Destination node ddr_top:ddrtop\|vfifoclr~0" {  } { { "Src/Module/DDR/ddr_top.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_top.v" 99 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|vfifoclr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 12289 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dispctrl:dispctrl\|extfrmi0 " "Destination node dispctrl:dispctrl\|extfrmi0" {  } { { "Src/Module/Other/dispctrl.v" "" { Text "E:/C430_Test/Src/Module/Other/dispctrl.v" 107 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dispctrl:dispctrl|extfrmi0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3197 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1380384057905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1380384057905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1380384057905 ""}  } { { "Src/Module/DDR/ddr_top.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_top.v" 102 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|vfifofrmi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 1118 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_saa:video_saa\|altshift_taps:signy_rtl_0\|shift_taps_1jm:auto_generated\|dffe4  " "Automatically promoted node video_saa:video_saa\|altshift_taps:signy_rtl_0\|shift_taps_1jm:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/shift_taps_1jm.tdf" "" { Text "E:/C430_Test/db/shift_taps_1jm.tdf" 38 2 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9178 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_saa:video_saa\|altshift_taps:yuvwa1_rtl_0\|shift_taps_0jm:auto_generated\|dffe4  " "Automatically promoted node video_saa:video_saa\|altshift_taps:yuvwa1_rtl_0\|shift_taps_0jm:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1380384057905 ""}  } { { "db/shift_taps_0jm.tdf" "" { Text "E:/C430_Test/db/shift_taps_0jm.tdf" 38 2 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9211 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1380384057905 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8244 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8246 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8248 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[0\]~input IOIBUF_X16_Y0_N15 " "Node \"ddr_dq\[0\]~input\" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20154 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[0\] PIN V8 " "Node \"ddr_dq\[0\]\" is constrained to location PIN V8 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[0] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[0\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\] LAB_X7_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8263 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] LAB_X7_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8256 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[1\] LAB_X7_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[1\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8249 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[1\]~input IOIBUF_X7_Y0_N15 " "Node \"ddr_dq\[1\]~input\" is constrained to location IOIBUF_X7_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20155 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[1\] PIN W6 " "Node \"ddr_dq\[1\]\" is constrained to location PIN W6 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[1] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[1\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8264 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8257 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[2\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[2\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8250 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[2\]~input IOIBUF_X16_Y0_N22 " "Node \"ddr_dq\[2\]~input\" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[2]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20156 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[2\] PIN U9 " "Node \"ddr_dq\[2\]\" is constrained to location PIN U9 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[2] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[2\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\] LAB_X14_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8265 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] LAB_X14_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8258 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[3\] LAB_X14_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[3\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8251 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[3\]~input IOIBUF_X14_Y0_N15 " "Node \"ddr_dq\[3\]~input\" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[3]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20157 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[3\] PIN W7 " "Node \"ddr_dq\[3\]\" is constrained to location PIN W7 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[3] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[3\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8266 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8259 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[4\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[4\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8252 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[4\]~input IOIBUF_X16_Y0_N8 " "Node \"ddr_dq\[4\]~input\" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[4]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20158 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[4\] PIN W8 " "Node \"ddr_dq\[4\]\" is constrained to location PIN W8 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[4] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[4\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8267 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8260 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[5\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[5\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8253 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[5\]~input IOIBUF_X9_Y0_N15 " "Node \"ddr_dq\[5\]~input\" is constrained to location IOIBUF_X9_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[5]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20159 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[5\] PIN AA5 " "Node \"ddr_dq\[5\]\" is constrained to location PIN AA5 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[5] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[5\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8268 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8261 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[6\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[6\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8254 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[6\]~input IOIBUF_X9_Y0_N29 " "Node \"ddr_dq\[6\]~input\" is constrained to location IOIBUF_X9_Y0_N29 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[6]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20160 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[6\] PIN AA4 " "Node \"ddr_dq\[6\]\" is constrained to location PIN AA4 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[6] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[6\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 245 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\] LAB_X1_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8269 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] LAB_X1_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8262 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[7\] LAB_X1_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[7\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8255 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[7\]~input IOIBUF_X1_Y0_N22 " "Node \"ddr_dq\[7\]~input\" is constrained to location IOIBUF_X1_Y0_N22 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[7]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20161 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[7\] PIN V5 " "Node \"ddr_dq\[7\]\" is constrained to location PIN V5 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[7] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[7\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 246 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 520 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] LAB_X18_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 521 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[0\] LAB_X18_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 522 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[8\]~input IOIBUF_X18_Y0_N22 " "Node \"ddr_dq\[8\]~input\" is constrained to location IOIBUF_X18_Y0_N22 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[8]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20162 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[8\] PIN AB7 " "Node \"ddr_dq\[8\]\" is constrained to location PIN AB7 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[8] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[8\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 537 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 530 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[1\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[1\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 523 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[9\]~input IOIBUF_X22_Y0_N1 " "Node \"ddr_dq\[9\]~input\" is constrained to location IOIBUF_X22_Y0_N1 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[9]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20163 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[9\] PIN AB8 " "Node \"ddr_dq\[9\]\" is constrained to location PIN AB8 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[9] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[9\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 538 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 531 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[2\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[2\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 524 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[10\]~input IOIBUF_X22_Y0_N8 " "Node \"ddr_dq\[10\]~input\" is constrained to location IOIBUF_X22_Y0_N8 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[10]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20164 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[10\] PIN AA8 " "Node \"ddr_dq\[10\]\" is constrained to location PIN AA8 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[10] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[10\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\] LAB_X27_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\]\" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 539 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] LAB_X27_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]\" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 532 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[3\] LAB_X27_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[3\]\" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 525 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[11\]~input IOIBUF_X27_Y0_N8 " "Node \"ddr_dq\[11\]~input\" is constrained to location IOIBUF_X27_Y0_N8 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[11]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20165 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[11\] PIN AA9 " "Node \"ddr_dq\[11\]\" is constrained to location PIN AA9 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[11] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[11\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 540 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 533 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[4\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 526 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[12\]~input IOIBUF_X34_Y0_N15 " "Node \"ddr_dq\[12\]~input\" is constrained to location IOIBUF_X34_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[12]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20166 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[12\] PIN Y10 " "Node \"ddr_dq\[12\]\" is constrained to location PIN Y10 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[12] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[12\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 541 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 534 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[5\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 527 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[13\]~input IOIBUF_X34_Y0_N22 " "Node \"ddr_dq\[13\]~input\" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[13]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20167 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[13\] PIN W10 " "Node \"ddr_dq\[13\]\" is constrained to location PIN W10 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[13] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[13\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 542 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 535 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[6\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[6\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 528 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[14\]~input IOIBUF_X22_Y0_N15 " "Node \"ddr_dq\[14\]~input\" is constrained to location IOIBUF_X22_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[14]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20168 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[14\] PIN U10 " "Node \"ddr_dq\[14\]\" is constrained to location PIN U10 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[14] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[14\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 543 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 536 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[7\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[7\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 529 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[15\]~input IOIBUF_X34_Y0_N29 " "Node \"ddr_dq\[15\]~input\" is constrained to location IOIBUF_X34_Y0_N29 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[15]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20169 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[15\] PIN V11 " "Node \"ddr_dq\[15\]\" is constrained to location PIN V11 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[15] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[15\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "" 0 -1 1380384058123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1380384061452 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1380384061514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1380384061514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1380384061577 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8246 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8256 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8257 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8258 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8259 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8260 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8261 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8262 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 521 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 530 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 531 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 532 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061670 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 533 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061670 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 534 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061670 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 535 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061670 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 536 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1380384061670 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1380384067467 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1380384067467 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1 1380384067467 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1380384067467 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1380384067530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1380384071405 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "42 EC " "Packed 42 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1380384075155 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1380384075155 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1380384075155 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "90 I/O Output Buffer " "Packed 90 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1380384075155 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "83 " "Created 83 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1380384075155 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1380384075155 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1 1380384075623 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 clk\[0\] sdr_clk~output " "PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdr_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 198 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1380384075623 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 clk\[2\] vga_clk~output " "PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"vga_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 287 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1380384075623 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1 0 " "PLL \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1 driven by PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl which is OUTCLK output port of Clock control block type node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl " "Input port INCLK\[0\] of node \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1\" is driven by PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl which is OUTCLK output port of Clock control block type node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL3.v" "" { Text "E:/C430_Test/PLL3.v" 98 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 484 0 0 } } { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } } { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1380384075639 ""}  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL3.v" "" { Text "E:/C430_Test/PLL3.v" 98 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 484 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1380384075639 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1380384076061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1380384082842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1380384084202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1380384084342 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1380384089420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1380384089420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1380384093889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.48 " "Router is attempting to preserve 0.48 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1 1380384097436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "E:/C430_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1380384104202 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1380384104202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1380384106905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1380384106905 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1380384106905 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1380384106905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1380384107655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1380384110405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1380384110530 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1380384114108 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1380384121952 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data0 3.3-V LVTTL K1 " "Pin epcs_data0 uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { epcs_data0 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "epcs_data0" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 167 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcs_data0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 365 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1 1380384122170 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 Cyclone IV E " "52 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "net_woln 3.3-V LVTTL W21 " "Pin net_woln uses I/O standard 3.3-V LVTTL at W21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { net_woln } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "net_woln" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 265 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { net_woln } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 409 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[0\] 3.3-V LVTTL C10 " "Pin sdr_dq\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[0] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[0\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 270 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[1\] 3.3-V LVTTL A9 " "Pin sdr_dq\[1\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[1] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[1\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 271 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[2\] 3.3-V LVTTL B9 " "Pin sdr_dq\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[2] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[2\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 272 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[3\] 3.3-V LVTTL A8 " "Pin sdr_dq\[3\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[3] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[3\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 273 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[4\] 3.3-V LVTTL B8 " "Pin sdr_dq\[4\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[4] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[4\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 274 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[5\] 3.3-V LVTTL A7 " "Pin sdr_dq\[5\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[5] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[5\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 275 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[6\] 3.3-V LVTTL B7 " "Pin sdr_dq\[6\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[6] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[6\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 276 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[7\] 3.3-V LVTTL A6 " "Pin sdr_dq\[7\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[7] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[7\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 277 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[8\] 3.3-V LVTTL B17 " "Pin sdr_dq\[8\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[8] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[8\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 278 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[9\] 3.3-V LVTTL A17 " "Pin sdr_dq\[9\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[9] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[9\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 279 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[10\] 3.3-V LVTTL A18 " "Pin sdr_dq\[10\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[10] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[10\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 280 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[11\] 3.3-V LVTTL B18 " "Pin sdr_dq\[11\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[11] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[11\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 281 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[12\] 3.3-V LVTTL A19 " "Pin sdr_dq\[12\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[12] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[12\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 282 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[13\] 3.3-V LVTTL B19 " "Pin sdr_dq\[13\] uses I/O standard 3.3-V LVTTL at B19" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[13] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[13\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 283 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[14\] 3.3-V LVTTL A20 " "Pin sdr_dq\[14\] uses I/O standard 3.3-V LVTTL at A20" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[14] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[14\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[15\] 3.3-V LVTTL B20 " "Pin sdr_dq\[15\] uses I/O standard 3.3-V LVTTL at B20" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[15] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[15\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_udm 3.3-V LVTTL A16 " "Pin sdr_udm uses I/O standard 3.3-V LVTTL at A16" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_udm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_udm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 203 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_udm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_ldm 3.3-V LVTTL B6 " "Pin sdr_ldm uses I/O standard 3.3-V LVTTL at B6" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_ldm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_ldm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 204 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_ldm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_sda 3.3-V LVTTL F20 " "Pin saa_sda uses I/O standard 3.3-V LVTTL at F20" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_sda } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_sda" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 231 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 394 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rtc_dat 3.3-V LVTTL G5 " "Pin rtc_dat uses I/O standard 3.3-V LVTTL at G5" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { rtc_dat } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtc_dat" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 306 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtc_dat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 426 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstn 3.3-V LVTTL T2 " "Pin rstn uses I/O standard 3.3-V LVTTL at T2" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { rstn } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "rstn" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 161 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 362 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50M 3.3-V LVTTL T22 " "Pin clk_50M uses I/O standard 3.3-V LVTTL at T22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { clk_50M } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 162 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 363 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_bclk 3.3-V LVTTL P22 " "Pin aud_bclk uses I/O standard 3.3-V LVTTL at P22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { aud_bclk } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 244 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aud_bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 398 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_40M 3.3-V LVTTL G1 " "Pin clk_40M uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { clk_40M } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_40M" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 163 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_40M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 364 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_daclrc 3.3-V LVTTL M21 " "Pin aud_daclrc uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { aud_daclrc } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "aud_daclrc" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 246 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aud_daclrc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 400 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rs_rxd 3.3-V LVTTL R22 " "Pin rs_rxd uses I/O standard 3.3-V LVTTL at R22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { rs_rxd } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "rs_rxd" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 276 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 415 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk 3.3-V LVTTL Y21 " "Pin ps2_clk uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ps2_clk } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 296 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_4 3.3-V LVTTL J8 " "Pin sw_4 uses I/O standard 3.3-V LVTTL at J8" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sw_4 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw_4" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 335 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 443 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_1 3.3-V LVTTL M4 " "Pin sw_1 uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sw_1 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw_1" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 332 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 440 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_2 3.3-V LVTTL K7 " "Pin sw_2 uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sw_2 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw_2" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 333 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 441 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_3 3.3-V LVTTL K8 " "Pin sw_3 uses I/O standard 3.3-V LVTTL at K8" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sw_3 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw_3" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 334 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 442 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_adcdat 3.3-V LVTTL H21 " "Pin aud_adcdat uses I/O standard 3.3-V LVTTL at H21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { aud_adcdat } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "aud_adcdat" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 247 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aud_adcdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 401 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_rgt 3.3-V LVTTL T1 " "Pin btn_rgt uses I/O standard 3.3-V LVTTL at T1" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { btn_rgt } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_rgt" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 340 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_rgt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 444 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_lft 3.3-V LVTTL N7 " "Pin btn_lft uses I/O standard 3.3-V LVTTL at N7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { btn_lft } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_lft" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 341 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_lft } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 445 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_ent 3.3-V LVTTL N6 " "Pin btn_ent uses I/O standard 3.3-V LVTTL at N6" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { btn_ent } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_ent" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 342 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_ent } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 446 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_adclrc 3.3-V LVTTL P21 " "Pin aud_adclrc uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { aud_adclrc } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "aud_adclrc" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 245 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aud_adclrc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 399 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_dat 3.3-V LVTTL AA21 " "Pin ps2_dat uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ps2_dat } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2_dat" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 295 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_dat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 422 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "net_intn 3.3-V LVTTL Y22 " "Pin net_intn uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { net_intn } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "net_intn" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 264 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { net_intn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 408 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_sdo 3.3-V LVTTL T18 " "Pin usb_sdo uses I/O standard 3.3-V LVTTL at T18" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { usb_sdo } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_sdo" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 259 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_sdo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 407 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_intn 3.3-V LVTTL H17 " "Pin usb_intn uses I/O standard 3.3-V LVTTL at H17" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { usb_intn } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_intn" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 254 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_intn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 403 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_llc 3.3-V LVTTL G22 " "Pin saa_llc uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_llc } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_llc" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 233 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_llc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 395 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ir_din 3.3-V LVTTL P7 " "Pin ir_din uses I/O standard 3.3-V LVTTL at P7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ir_din } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_din" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 310 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_din } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 427 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "net_so 3.3-V LVTTL W22 " "Pin net_so uses I/O standard 3.3-V LVTTL at W22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { net_so } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "net_so" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 267 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { net_so } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 410 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[7\] 3.3-V LVTTL F21 " "Pin saa_vpo\[7\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[7] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[7\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[5\] 3.3-V LVTTL E21 " "Pin saa_vpo\[5\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[5] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[5\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[4\] 3.3-V LVTTL D22 " "Pin saa_vpo\[4\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[4] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[4\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[6\] 3.3-V LVTTL E22 " "Pin saa_vpo\[6\] uses I/O standard 3.3-V LVTTL at E22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[6] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[6\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[3\] 3.3-V LVTTL D21 " "Pin saa_vpo\[3\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[3] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[3\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[2\] 3.3-V LVTTL C22 " "Pin saa_vpo\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[2] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[2\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[1\] 3.3-V LVTTL C21 " "Pin saa_vpo\[1\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[1] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[1\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[0\] 3.3-V LVTTL B22 " "Pin saa_vpo\[0\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[0] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[0\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122170 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1380384122170 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data0 3.3-V LVTTL K1 " "Pin epcs_data0 uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { epcs_data0 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "epcs_data0" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 167 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcs_data0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 365 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1380384122186 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1 1380384122186 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr_udm a permanently enabled " "Pin ddr_udm has a permanently enabled output enable" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_udm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_udm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 187 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_udm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 378 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1380384122186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr_ldm a permanently enabled " "Pin ddr_ldm has a permanently enabled output enable" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_ldm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_ldm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 188 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_ldm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1380384122186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_udm a permanently enabled " "Pin sdr_udm has a permanently enabled output enable" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_udm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_udm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 203 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_udm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1380384122186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_ldm a permanently enabled " "Pin sdr_ldm has a permanently enabled output enable" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_ldm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_ldm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 204 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_ldm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1380384122186 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1380384122186 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr_csn GND " "Pin ddr_csn has GND driving its datain port" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_csn } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_csn" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 174 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_csn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 369 6720 7625 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1 1380384122186 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr_udm GND " "Pin ddr_udm has GND driving its datain port" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_udm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_udm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 187 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_udm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 378 6720 7625 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1 1380384122186 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr_ldm GND " "Pin ddr_ldm has GND driving its datain port" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_ldm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_ldm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 188 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_ldm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1 1380384122186 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1 1380384122186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/C430_Test/C430_Test.fit.smsg " "Generated suppressed messages file E:/C430_Test/C430_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1380384124061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1380384128389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 00:02:08 2013 " "Processing ended: Sun Sep 29 00:02:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1380384128389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1380384128389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1380384128389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380384128389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1380384130920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1380384130920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 00:02:10 2013 " "Processing started: Sun Sep 29 00:02:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1380384130920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1380384130920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off C430_Test -c C430_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off C430_Test -c C430_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1380384130920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1380384131092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1380384131092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 00:02:10 2013 " "Processing started: Sun Sep 29 00:02:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1380384131092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1380384131092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta C430_Test -c C430_Test " "Command: quartus_sta C430_Test -c C430_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1380384131092 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1380384131170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1380384131670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1380384131795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1380384131795 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bol1 " "Entity dcfifo_bol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1380384133998 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1380384133998 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1380384133998 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1380384134061 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40M " "Node: clk_40M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384134155 "|Test_top|clk_40M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384134155 "|Test_top|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "saa_llc " "Node: saa_llc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384134155 "|Test_top|saa_llc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aud_bclk " "Node: aud_bclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384134155 "|Test_top|aud_bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_saa:video_saa\|clk200k " "Node: video_saa:video_saa\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384134155 "|Test_top|video_saa:video_saa|clk200k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_wm:audio_wm\|clk200k " "Node: audio_wm:audio_wm\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384134155 "|Test_top|audio_wm:audio_wm|clk200k"}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1380384134592 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384134623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384134623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384134623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384134623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384134623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384134623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384134623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384134623 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384134623 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384134623 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384134623 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384134623 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1380384134623 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1380384134686 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1380384134733 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1380384134780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.314 " "Worst-case setup slack is 45.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.314         0.000 altera_reserved_tck  " "   45.314         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384134811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 altera_reserved_tck  " "    0.451         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384134811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.731 " "Worst-case recovery slack is 47.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.731         0.000 altera_reserved_tck  " "   47.731         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384134827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.153 " "Worst-case removal slack is 1.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153         0.000 altera_reserved_tck  " "    1.153         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384134827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.588 " "Worst-case minimum pulse width slack is 49.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.588         0.000 altera_reserved_tck  " "   49.588         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384134827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384134827 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384135030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384135030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384135030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384135030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.770 ns " "Worst Case Available Settling Time: 196.770 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384135030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384135030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384135030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384135030 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384135030 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1380384135030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1380384135139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1380384135827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 00:02:15 2013 " "Processing ended: Sun Sep 29 00:02:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1380384135827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1380384135827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1380384135827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380384135827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1380384139108 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40M " "Node: clk_40M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384140514 "|Test_top|clk_40M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384140514 "|Test_top|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "saa_llc " "Node: saa_llc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384140514 "|Test_top|saa_llc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aud_bclk " "Node: aud_bclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384140514 "|Test_top|aud_bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_saa:video_saa\|clk200k " "Node: video_saa:video_saa\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384140514 "|Test_top|video_saa:video_saa|clk200k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_wm:audio_wm\|clk200k " "Node: audio_wm:audio_wm\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384140514 "|Test_top|audio_wm:audio_wm|clk200k"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384140545 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384140545 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384140545 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384140545 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384140545 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384140545 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384140545 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384140545 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384140545 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384140561 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384140561 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384140561 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1380384140561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.871 " "Worst-case setup slack is 45.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.871         0.000 altera_reserved_tck  " "   45.871         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384140655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 altera_reserved_tck  " "    0.400         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384140670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.059 " "Worst-case recovery slack is 48.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.059         0.000 altera_reserved_tck  " "   48.059         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384140670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.055 " "Worst-case removal slack is 1.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.055         0.000 altera_reserved_tck  " "    1.055         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384140686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.437 " "Worst-case minimum pulse width slack is 49.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.437         0.000 altera_reserved_tck  " "   49.437         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384140686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384140686 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384140858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384140858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384140858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384140858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.021 ns " "Worst Case Available Settling Time: 197.021 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384140858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384140858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384140858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384140858 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384140858 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1380384140858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40M " "Node: clk_40M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384142873 "|Test_top|clk_40M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384142873 "|Test_top|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "saa_llc " "Node: saa_llc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384142873 "|Test_top|saa_llc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aud_bclk " "Node: aud_bclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384142873 "|Test_top|aud_bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_saa:video_saa\|clk200k " "Node: video_saa:video_saa\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384142873 "|Test_top|video_saa:video_saa|clk200k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_wm:audio_wm\|clk200k " "Node: audio_wm:audio_wm\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1380384142873 "|Test_top|audio_wm:audio_wm|clk200k"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384142936 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384142936 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384142936 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384142936 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384142936 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384142936 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384142936 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384142936 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1380384142936 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384142952 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384142952 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1380384142952 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1380384142952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.246 " "Worst-case setup slack is 48.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.246         0.000 altera_reserved_tck  " "   48.246         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384143123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 altera_reserved_tck  " "    0.184         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384143139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.271 " "Worst-case recovery slack is 49.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.271         0.000 altera_reserved_tck  " "   49.271         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384143155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507         0.000 altera_reserved_tck  " "    0.507         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384143170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.374 " "Worst-case minimum pulse width slack is 49.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.374         0.000 altera_reserved_tck  " "   49.374         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1380384143186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1380384143186 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384143452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384143452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384143452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384143452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.632 ns " "Worst Case Available Settling Time: 198.632 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384143452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384143452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384143452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384143452 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1380384143452 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1380384144780 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1380384144780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 57 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1380384145342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 00:02:25 2013 " "Processing ended: Sun Sep 29 00:02:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1380384145342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1380384145342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1380384145342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380384145342 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1380384146577 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 254 s " "Quartus II Full Compilation was successful. 0 errors, 254 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380384146577 ""}
