// Seed: 3396427498
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output tri id_2,
    input tri1 id_3
);
  assign id_0 = -1;
  assign id_0 = 'b0;
  for (id_5 = id_5; id_3; id_0 = id_5) id_6(-1 & 1);
  assign {-1} = 1;
  supply0 id_7, id_8 = ~1, id_9, id_10;
  assign id_8 = 1;
  always begin : LABEL_0
    id_2 = (id_7);
  end : SymbolIdentifier
  assign id_0 = (id_10);
endmodule
module module_1 (
    inout supply1 id_0,
    output uwire id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4
);
  wire \id_6 ;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_1,
      id_0
  );
  assign modCall_1.type_1 = 0;
  uwire id_7, id_8;
  wire id_9;
  assign id_8 = -1;
  assign id_8 = -1'b0;
  or primCall (id_0, id_2, id_4, id_3, \id_6 );
  assign id_7 = (id_3);
  if (-1) assign id_8 = id_7;
  else wire id_10;
endmodule
