// Seed: 2894503112
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3
);
  wire id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    output tri0 id_4,
    output wor id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wand id_11,
    output wire id_12,
    input wire id_13,
    input tri0 id_14
);
  or (id_4, id_13, id_11, id_3, id_1, id_14, id_2, id_9, id_8, id_7, id_10);
  module_0(
      id_8, id_11, id_4, id_13
  );
  initial begin
    id_4 = 1;
  end
endmodule
