INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sim_1/new/test_bench_for_complete_system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench_for_complete_system'
