// Seed: 2893272250
module module_0 (
    input wand id_0,
    output wire id_1,
    output uwire id_2,
    input wor id_3,
    output wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    input tri0 void id_9,
    output tri0 id_10,
    output supply1 id_11,
    input wor id_12,
    input wire id_13,
    input wand id_14,
    input wand id_15,
    output tri id_16,
    input wand id_17
);
  wire id_19;
  assign module_1.id_20 = 0;
endmodule
program module_1 (
    output logic id_0,
    output uwire id_1,
    inout tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    input wand id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    output wand id_13,
    id_33,
    output tri0 id_14,
    output tri0 id_15,
    input tri1 id_16,
    input wand id_17,
    input wire id_18,
    output uwire id_19,
    output uwire id_20,
    output wand id_21,
    input supply1 id_22,
    output supply1 id_23,
    input tri id_24,
    input uwire id_25,
    input tri0 id_26,
    input wire id_27,
    input tri1 id_28,
    input uwire id_29,
    input tri1 id_30,
    output supply0 id_31
);
  always id_0 <= -1;
  module_0 modCall_1 (
      id_4,
      id_31,
      id_21,
      id_27,
      id_13,
      id_10,
      id_19,
      id_26,
      id_26,
      id_11,
      id_31,
      id_31,
      id_27,
      id_11,
      id_28,
      id_24,
      id_15,
      id_18
  );
  wire id_34;
  assign id_2 = -1'b0;
  assign id_2 = -1;
endmodule
