

================================================================
== Vitis HLS Report for 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2'
================================================================
* Date:           Sat Mar  9 22:24:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_mm2_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8221|     8221|  0.164 ms|  0.164 ms|  8221|  8221|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1_VITIS_LOOP_55_2  |     8219|     8219|        60|         32|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2552|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     732|    -|
|Register         |        -|     -|    3810|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    3810|    3284|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln53_10_fu_950_p2              |         +|   0|  0|  70|          63|           4|
    |add_ln53_11_fu_969_p2              |         +|   0|  0|  70|          63|           4|
    |add_ln53_12_fu_988_p2              |         +|   0|  0|  70|          63|           4|
    |add_ln53_13_fu_1007_p2             |         +|   0|  0|  70|          63|           4|
    |add_ln53_14_fu_1026_p2             |         +|   0|  0|  70|          63|           4|
    |add_ln53_15_fu_1041_p2             |         +|   0|  0|  70|          63|           4|
    |add_ln53_16_fu_725_p2              |         +|   0|  0|  13|           5|           1|
    |add_ln53_1_fu_806_p2               |         +|   0|  0|  70|          63|           1|
    |add_ln53_2_fu_822_p2               |         +|   0|  0|  70|          63|           2|
    |add_ln53_3_fu_837_p2               |         +|   0|  0|  70|          63|           2|
    |add_ln53_4_fu_852_p2               |         +|   0|  0|  70|          63|           3|
    |add_ln53_5_fu_867_p2               |         +|   0|  0|  70|          63|           3|
    |add_ln53_6_fu_882_p2               |         +|   0|  0|  70|          63|           3|
    |add_ln53_7_fu_897_p2               |         +|   0|  0|  70|          63|           3|
    |add_ln53_8_fu_912_p2               |         +|   0|  0|  70|          63|           4|
    |add_ln53_9_fu_931_p2               |         +|   0|  0|  70|          63|           4|
    |add_ln53_fu_710_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln55_fu_1128_p2                |         +|   0|  0|  13|           5|           1|
    |add_ln57_fu_1081_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln60_10_fu_1516_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln60_11_fu_1558_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln60_12_fu_1594_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln60_13_fu_1630_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln60_14_fu_1666_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln60_15_fu_1698_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln60_1_fu_1156_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln60_2_fu_1198_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln60_3_fu_1234_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln60_4_fu_1276_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln60_5_fu_1318_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln60_6_fu_1354_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln60_7_fu_1390_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln60_8_fu_1432_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln60_9_fu_1474_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln60_fu_1103_p2                |         +|   0|  0|  71|          64|          64|
    |empty_35_fu_688_p2                 |         +|   0|  0|  71|          64|          64|
    |p_mid169_fu_747_p2                 |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_704_p2                |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln55_fu_719_p2                |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |        or|   0|  0|   2|           1|           1|
    |select_ln53_1_fu_753_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln53_2_fu_775_p3            |    select|   0|  0|  62|           1|          62|
    |select_ln53_fu_1060_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|2552|        2178|        1334|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  156|         33|    1|         33|
    |ap_done_int                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_2                  |    9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |    9|          2|    5|         10|
    |gmem_blk_n_AR                         |    9|          2|    1|          2|
    |gmem_blk_n_R                          |    9|          2|    1|          2|
    |grp_fu_569_p0                         |   13|          3|   32|         96|
    |grp_fu_569_p1                         |   57|         14|   32|        448|
    |grp_fu_574_p0                         |  156|         33|   32|       1056|
    |grp_fu_574_p1                         |   86|         18|   32|        576|
    |i_fu_146                              |    9|          2|    5|         10|
    |indvar_flatten_fu_150                 |    9|          2|    9|         18|
    |j_fu_142                              |    9|          2|    5|         10|
    |m_axi_gmem_ARADDR                     |  156|         33|   64|       2112|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  732|        158|  237|       4409|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln57_reg_2037                |   8|   0|    8|          0|
    |add_ln57_reg_2037_pp0_iter1_reg  |   8|   0|    8|          0|
    |ap_CS_fsm                        |  32|   0|   32|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |gmem_addr_10_read_reg_2289       |  32|   0|   32|          0|
    |gmem_addr_10_reg_2146            |  64|   0|   64|          0|
    |gmem_addr_11_read_reg_1984       |  32|   0|   32|          0|
    |gmem_addr_11_reg_1886            |  64|   0|   64|          0|
    |gmem_addr_12_read_reg_2305       |  32|   0|   32|          0|
    |gmem_addr_12_reg_2172            |  64|   0|   64|          0|
    |gmem_addr_13_read_reg_2000       |  32|   0|   32|          0|
    |gmem_addr_13_reg_1892            |  64|   0|   64|          0|
    |gmem_addr_14_read_reg_2321       |  32|   0|   32|          0|
    |gmem_addr_14_reg_2188            |  64|   0|   64|          0|
    |gmem_addr_15_read_reg_2022       |  32|   0|   32|          0|
    |gmem_addr_15_reg_1898            |  64|   0|   64|          0|
    |gmem_addr_16_read_reg_2343       |  32|   0|   32|          0|
    |gmem_addr_16_reg_2209            |  64|   0|   64|          0|
    |gmem_addr_17_read_reg_2070       |  32|   0|   32|          0|
    |gmem_addr_17_reg_1925            |  64|   0|   64|          0|
    |gmem_addr_18_read_reg_2353       |  32|   0|   32|          0|
    |gmem_addr_18_reg_2225            |  64|   0|   64|          0|
    |gmem_addr_19_read_reg_2093       |  32|   0|   32|          0|
    |gmem_addr_19_reg_1941            |  64|   0|   64|          0|
    |gmem_addr_1_read_reg_1904        |  32|   0|   32|          0|
    |gmem_addr_20_read_reg_2363       |  32|   0|   32|          0|
    |gmem_addr_20_reg_2246            |  64|   0|   64|          0|
    |gmem_addr_21_read_reg_2120       |  32|   0|   32|          0|
    |gmem_addr_21_reg_1957            |  64|   0|   64|          0|
    |gmem_addr_22_read_reg_2373       |  32|   0|   32|          0|
    |gmem_addr_22_reg_2262            |  64|   0|   64|          0|
    |gmem_addr_23_read_reg_2136       |  32|   0|   32|          0|
    |gmem_addr_23_reg_1973            |  64|   0|   64|          0|
    |gmem_addr_24_read_reg_2383       |  32|   0|   32|          0|
    |gmem_addr_24_reg_2278            |  64|   0|   64|          0|
    |gmem_addr_25_read_reg_2162       |  32|   0|   32|          0|
    |gmem_addr_25_reg_1989            |  64|   0|   64|          0|
    |gmem_addr_26_read_reg_2393       |  32|   0|   32|          0|
    |gmem_addr_26_reg_2294            |  64|   0|   64|          0|
    |gmem_addr_27_read_reg_2183       |  32|   0|   32|          0|
    |gmem_addr_27_reg_2005            |  64|   0|   64|          0|
    |gmem_addr_28_read_reg_2403       |  32|   0|   32|          0|
    |gmem_addr_28_reg_2310            |  64|   0|   64|          0|
    |gmem_addr_29_read_reg_2204       |  32|   0|   32|          0|
    |gmem_addr_29_reg_2011            |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_2220        |  32|   0|   32|          0|
    |gmem_addr_2_reg_2054             |  64|   0|   64|          0|
    |gmem_addr_30_read_reg_2413       |  32|   0|   32|          0|
    |gmem_addr_30_reg_2326            |  64|   0|   64|          0|
    |gmem_addr_31_read_reg_2423       |  32|   0|   32|          0|
    |gmem_addr_31_reg_2332            |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_1920        |  32|   0|   32|          0|
    |gmem_addr_3_reg_1862             |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_2241        |  32|   0|   32|          0|
    |gmem_addr_4_reg_2082             |  64|   0|   64|          0|
    |gmem_addr_5_read_reg_1936        |  32|   0|   32|          0|
    |gmem_addr_5_reg_1868             |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_2257        |  32|   0|   32|          0|
    |gmem_addr_6_reg_2104             |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_1952        |  32|   0|   32|          0|
    |gmem_addr_7_reg_1874             |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_2273        |  32|   0|   32|          0|
    |gmem_addr_8_reg_2125             |  64|   0|   64|          0|
    |gmem_addr_9_read_reg_1968        |  32|   0|   32|          0|
    |gmem_addr_9_reg_1880             |  64|   0|   64|          0|
    |gmem_addr_read_reg_2032          |  32|   0|   32|          0|
    |gmem_addr_reg_1909               |  64|   0|   64|          0|
    |i_fu_146                         |   5|   0|    5|          0|
    |icmp_ln53_reg_1813               |   1|   0|    1|          0|
    |icmp_ln55_reg_1822               |   1|   0|    1|          0|
    |indvar_flatten_fu_150            |   9|   0|    9|          0|
    |j_fu_142                         |   5|   0|    5|          0|
    |j_load_reg_1817                  |   5|   0|    5|          0|
    |mul1_10_mid2_reg_2152            |  32|   0|   32|          0|
    |mul1_12_mid2_reg_2194            |  32|   0|   32|          0|
    |mul1_14_mid2_reg_2231            |  32|   0|   32|          0|
    |mul1_7_mid2_reg_2060             |  32|   0|   32|          0|
    |mul1_9_mid2_reg_2110             |  32|   0|   32|          0|
    |mul2_14_reg_2433                 |  32|   0|   32|          0|
    |reg_578                          |  32|   0|   32|          0|
    |reg_585                          |  32|   0|   32|          0|
    |reg_591                          |  32|   0|   32|          0|
    |reg_597                          |  32|   0|   32|          0|
    |reg_603                          |  32|   0|   32|          0|
    |reg_609                          |  32|   0|   32|          0|
    |reg_615                          |  32|   0|   32|          0|
    |reg_621                          |  32|   0|   32|          0|
    |reg_627                          |  32|   0|   32|          0|
    |reg_633                          |  32|   0|   32|          0|
    |reg_639                          |  32|   0|   32|          0|
    |reg_645                          |  32|   0|   32|          0|
    |select_ln53_2_reg_1832           |  62|   0|   62|          0|
    |sext_ln53_16_reg_1844            |  63|   0|   63|          0|
    |trunc_ln53_reg_1827              |   4|   0|    4|          0|
    |trunc_ln60_reg_2042              |   4|   0|    4|          0|
    |zext_ln60_1_cast_reg_2075        |   4|   0|    7|          3|
    |zext_ln60_2_cast_reg_2098        |   4|   0|    8|          4|
    |zext_ln60_4_cast_reg_2141        |   4|   0|    9|          5|
    |zext_ln60_5_cast_reg_2167        |   4|   0|    9|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |3810|   0| 3827|         17|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|grp_fu_159_p_din0    |  out|   32|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|grp_fu_159_p_din1    |  out|   32|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|grp_fu_159_p_opcode  |  out|    2|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|grp_fu_159_p_dout0   |   in|   32|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|grp_fu_159_p_ce      |  out|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|grp_fu_163_p_din0    |  out|   32|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|grp_fu_163_p_din1    |  out|   32|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|grp_fu_163_p_dout0   |   in|   32|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|grp_fu_163_p_ce      |  out|    1|  ap_ctrl_hs|  mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|A                    |   in|   64|     ap_none|                                             A|        scalar|
|alpha                |   in|   32|     ap_none|                                         alpha|        scalar|
|tmp_address0         |  out|    8|   ap_memory|                                           tmp|         array|
|tmp_ce0              |  out|    1|   ap_memory|                                           tmp|         array|
|tmp_we0              |  out|    1|   ap_memory|                                           tmp|         array|
|tmp_d0               |  out|   32|   ap_memory|                                           tmp|         array|
|B                    |   in|   64|     ap_none|                                             B|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

