/*
 * Copyright (c) 2020 Trunexa Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 3
 * as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; If not, see <http://www.gnu.org/licenses/>.
 */

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include "imx6ul-pinfunc.h"

/ {
	model = "TRUX-iMX6UL-D01-SOM Board based on Freescale i.MX6UL/ULL";
	compatible = "trux,ul_truxd01_som", "trux,ull_truxd01_som", "fsl,imx6ul", "fsl,imx6ull";
      
	aliases {
                ethernet0 = &fec2;
                ethernet1 = &fec1;
	};

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;
		status = "okay";
	};

	pxp_v4l2 {
		compatible = "fsl,imx6ul-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

        unused_gpios: unused_gpios {
                compatible = "trux,unused-gpios";
                status = "okay";
        };

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_can_3v3: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "can-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		reg_sd1_vmmc: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "VSD_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_0p0v: 0p0v {
			compatible = "regulator-fixed";
			regulator-name = "0P0V";
			regulator-min-microvolt = <0000000>;
			regulator-max-microvolt = <0000000>;
			regulator-always-on;
		};
	};

	/*sound {
		compatible = "fsl,imx-audio-sgtl5000";
		model = "sgtl5000-audio";
		ssi-controller = <&sai2>;
		audio-codec = <&codec>;
		gpr = <&gpr>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT",
			"LINE_IN", "Line In Jack";
	};*/
	
	sound {
                compatible = "fsl,imx-audio-wm8960";
                model = "wm8960-audio";
                ssi-controller = <&sai2>;
                audio-codec = <&codec>;
                gpr = <&gpr>;
                audio-routing =
                        "MIC_IN", "Mic Jack",
                        "Mic Jack", "Mic Bias",
                        "Headphone Jack", "HP_OUT",
                        "LINE_IN", "Line In Jack";
        };

};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&csi {
	status = "okay";

	port {
		csi1_ep: endpoint {
			remote-endpoint = <&ov7725_ep>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@4 {
			compatible = "micrel,kz8081";
			reg = <4>;
		};

		ethphy1: ethernet-phy@2 {
			compatible = "micrel,kz8081";
			reg = <2>;
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
        trx-en-gpio = <&gpio5 1 GPIO_ACTIVE_LOW>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&unused_gpios {
        gpios = <&gpio5 0 0  &gpio5 3 0 &gpio5 7 0   &gpio5 8 0 >;
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

/* STMPE811 touch screen controller */
       stmpe811@41 {
               compatible = "st,stmpe811";
               #address-cells = <1>;
               #size-cells = <0>;
               reg = <0x41>;
               /*interrupts = <2 2>;
               interrupt-parent = <&gpio5>;*/
	       interrupts = <18 2>;
               interrupt-parent = <&gpio1>;
               interrupt-controller;
               id = <0>;
               blocks = <0x5>;
               irq-trigger = <0x1>;
               stmpe_touchscreen {
                       compatible = "st,stmpe-ts";
                       reg = <0>;
                       /* 3.25 MHz ADC clock speed */
                       st,adc-freq = <3>;
                       /* 8 sample average control */
                       st,ave-ctrl = <2>;
                       /* 7 length fractional part in z */
                       st,fraction-z = <7>;
                       /*
                        * 50 mA typical 80 mA max touchscreen drivers
                        * current limit value
                        */
                       st,i-drive = <0>;
                       /* 12-bit ADC */
                       st,mod-12b = <1>;
                       /* internal ADC reference */
                       st,ref-sel = <0>;
                       /* ADC converstion time: 80 clocks */
                       st,sample-time = <4>;
                       /* 1 ms panel driver settling time */
                       st,settling = <3>;
                       /* 5 ms touch detect interrupt delay */
                       st,touch-det-delay = <4>;
               };
       };

		/*codec: sgtl5000@0a {
			compatible = "fsl,sgtl5000";
			reg = <0x0a>;
			clocks = <&clks IMX6UL_CLK_OSC>; 
			VDDA-supply = <&reg_2p5v>;
			VDDIO-supply = <&reg_3p3v>;
			VDDD-supply = <&reg_0p0v>;
		};*/
		codec: wm8960@1a {
                        compatible = "fsl,sgtl5000";
                        reg = <0x1a>;
                        clocks = <&clks IMX6UL_CLK_OSC>; 
                        VDDA-supply = <&reg_2p5v>;
                        VDDIO-supply = <&reg_3p3v>;
                        VDDD-supply = <&reg_0p0v>;
                };
	
	ov5640: ov5640@3c {
		compatible = "ovti,ov5640";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi1>;
		clocks = <&clks IMX6UL_CLK_CSI>;
		clock-names = "csi_mclk";
		pwn-gpios = <&gpio1 18 GPIO_ACTIVE_LOW>;
		rst-gpios = <&gpio3 4 GPIO_ACTIVE_LOW>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		status = "okay";
		port {
			ov5640_ep: endpoint {
				remote-endpoint = <&csi1_ep>;
			};
		};
	};
	ov7725: ov7725@21 {
                compatible = "ovti,ov7725";
                reg = <0x21>;
        	pinctrl-names = "default";
        	pinctrl-0 = <&pinctrl_csi1>;
	        clocks = <&clks IMX6UL_CLK_CSI>;
	        clock-names = "csi_mclk";
	        csi_id = <0>;
	        mclk = <24000000>;
	        mclk_source = <0>;
                status = "okay";
                port {
                        ov7725_ep: endpoint {
                                remote-endpoint = <&csi1_ep>;
                        };
                };
        };
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00      0x80000000
                                MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03      0x80000000
                                MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07      0x80000000
                                MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08      0x80000000
				MX6UL_PAD_LCD_DATA00__GPIO3_IO05        0x80000000
                                MX6UL_PAD_LCD_DATA01__GPIO3_IO06        0x80000000
                                MX6UL_PAD_LCD_DATA08__GPIO3_IO13        0x80000000
                                MX6UL_PAD_LCD_DATA09__GPIO3_IO14        0x80000000
                                MX6UL_PAD_LCD_DATA16__GPIO3_IO21        0x80000000
                                MX6UL_PAD_LCD_DATA17__GPIO3_IO22        0x80000000
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18   	0x80000000 /*Touch Interrupt*/
			/*	MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02      0x80000000*/ /*Touch Interrupt*/
			>;
		};

		pinctrl_csi1: csi1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__CSI_MCLK		0x1b088
				MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK	0x1b088
				MX6UL_PAD_CSI_VSYNC__CSI_VSYNC		0x1b088
				MX6UL_PAD_CSI_HSYNC__CSI_HSYNC		0x1b088
				MX6UL_PAD_CSI_DATA00__CSI_DATA02	0x1b088
				MX6UL_PAD_CSI_DATA01__CSI_DATA03	0x1b088
				MX6UL_PAD_CSI_DATA02__CSI_DATA04	0x1b088
				MX6UL_PAD_CSI_DATA03__CSI_DATA05	0x1b088
				MX6UL_PAD_CSI_DATA04__CSI_DATA06	0x1b088
				MX6UL_PAD_CSI_DATA05__CSI_DATA07	0x1b088
				MX6UL_PAD_CSI_DATA06__CSI_DATA08	0x1b088
				MX6UL_PAD_CSI_DATA07__CSI_DATA09	0x1b088
			/*	MX6UL_PAD_UART1_CTS_B__GPIO1_IO18   0x80000000*/
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
                               MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05      0x80000000
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x80000000
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
                                MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01      0x80000000
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 0x4001b8b0
				MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 0x4001b8b0
			>;
		};

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79
				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79
				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79
				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79
				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79
				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79
				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79
				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79
				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79
				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79
				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79
				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79
				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x79
				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x79
				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x79
				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x79
				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x79
				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x79
			>;
		};

		pinctrl_lcdif_ctrl: lcdifctrlgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x79
				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79
				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79
				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79
                		MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09  0x80000000
				/* used for lcd reset */
				MX6UL_PAD_LCD_RESET__GPIO3_IO04     0x80000000 	
			>;
		};

                pinctrl_gpmi_nand_1: gpmi-nand-1 {
                        fsl,pins = <
                                MX6UL_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
                                MX6UL_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1
                                MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
                                MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
                                MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
                                MX6UL_PAD_NAND_CE1_B__RAWNAND_CE1_B     0xb0b1
                                MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1
                                MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1
                                MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1
                                MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1
                                MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1
                                MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1
                                MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1
                                MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1
                                MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1
                                MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1
                                MX6UL_PAD_NAND_DQS__RAWNAND_DQS         0xb0b1
                        >;
                };

		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO05__PWM4_OUT   0x110b0
			>;
		};

		pinctrl_qspi: qspigrp {
			fsl,pins = <
				MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      0x70a1
				MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 0x70a1
				MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   0x70a1
				MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   0x70a1
				MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     0x70a1
				MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      0x70a1
			>;
		};

		pinctrl_sai2: sai2grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088
				MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088
				MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x11088
				MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x11088
				MX6UL_PAD_JTAG_TMS__CCM_CLKO1		0x17088 
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
			>;
		};

                pinctrl_uart3: uart3grp {
                        fsl,pins = <
                                MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1
                                MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1
                        >;
                };

		pinctrl_usbotg_1: usbot-sm {
                        fsl,pins = <
                                MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID 0x17059
				MX6UL_PAD_GPIO1_IO01__USB_OTG1_OC    0x17059	
                        >;
                };

                pinctrl_usbhost: usbho-sm {
                        fsl,pins = <
                                MX6UL_PAD_GPIO1_IO03__USB_OTG2_OC 0x17059
                        >;
                };

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19   0x80000000 /* CD */
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19   0x80000000 /* CD */
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19   0x80000000 /* CD */
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
                                MX6UL_PAD_NAND_DATA07__GPIO4_IO09   0x80000000 /* CD */
			>;
		};

		};
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl>;
	display = <&display0>;
	status = "okay";

	display0: display {
		bits-per-pixel = <16>;
		bus-width = <24>;

		display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
			clock-frequency = <9200000>;
			hactive = <480>;
			vactive = <272>;
			hfront-porch = <8>;
			hback-porch = <4>;
			hsync-len = <41>;
			vback-porch = <2>;
			vfront-porch = <4>;
			vsync-len = <10>;

			hsync-active = <0>;
			vsync-active = <0>;
			de-active = <1>;
			pixelclk-active = <0>;
			};
		};
	};
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	clocks = <&clks IMX6UL_CLK_PWM4>,
                <&clks IMX6UL_CLK_PWM4>;
	status = "okay";
};

&pxp {
	status = "okay";
};

&qspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi>;
	status = "disabled";
	ddrsmp=<0>;

	flash0: s25fl129p0@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spansion,s25fl129p0";
		spi-max-frequency = <29000000>;
		spi-nor,ddr-quad-read-dummy = <6>;
		reg = <0>;
	};
};

&gpmi {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_gpmi_nand_1>;
        status = "okay";
        nand-on-flash-bbt;
};

&sai2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai2>;

	assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
			  <&clks IMX6UL_CLK_SAI2>;
	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <0>, <12288000>;

	status = "okay";
};


&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        status = "okay";
};

&uart5 {
        pinctrl-names = "default";
        fsl,uart-has-rtscts;
        status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	pinctrl-0 = <&pinctrl_usbotg_1>;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
        pinctrl-0 = <&pinctrl_usbhost>;
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&reg_sd1_vmmc>;
	status = "okay";
};

&usdhc2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc2>;
        cd-gpios = <&gpio4 9 0>;
        no-1-8-v;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        status = "disabled";
};

