{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574920905338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574920905343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 01:01:45 2019 " "Processing started: Thu Nov 28 01:01:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574920905343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920905343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920905343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574920906139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574920906139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920917556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920917558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920917561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920917564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.v(90) " "Verilog HDL Declaration information at part2.v(90): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574920917669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.v(91) " "Verilog HDL Declaration information at part2.v(91): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574920917669 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(244) " "Verilog HDL information at part2.v(244): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 244 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574920917669 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(270) " "Verilog HDL information at part2.v(270): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 270 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574920917669 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 part2.v(594) " "Verilog HDL Expression warning at part2.v(594): truncated literal to match 5 bits" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 594 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574920917670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.v 15 15 " "Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 15 design units and 15 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "2 LeftScoreCounter " "Found entity 2: LeftScoreCounter" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "3 RightScoreCounter " "Found entity 3: RightScoreCounter" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "4 LeftScoreDetector " "Found entity 4: LeftScoreDetector" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "5 RightScoreDetector " "Found entity 5: RightScoreDetector" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "6 PixelCounter " "Found entity 6: PixelCounter" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapathFSM " "Found entity 7: datapathFSM" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "8 drawBorder " "Found entity 8: drawBorder" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "9 squareFSM " "Found entity 9: squareFSM" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "10 paddleFSM " "Found entity 10: paddleFSM" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "11 XCounter " "Found entity 11: XCounter" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 610 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "12 YCounter " "Found entity 12: YCounter" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "13 TimeCounter " "Found entity 13: TimeCounter" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "14 FrequencyCounter " "Found entity 14: FrequencyCounter" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 738 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""} { "Info" "ISGN_ENTITY_NAME" "15 hex_decoder " "Found entity 15: hex_decoder" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574920917673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pause part2.v(114) " "Verilog HDL Implicit Net warning at part2.v(114): created implicit net for \"pause\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.v(141) " "Verilog HDL Implicit Net warning at part2.v(141): created implicit net for \"lsignal\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rsignal part2.v(148) " "Verilog HDL Implicit Net warning at part2.v(148): created implicit net for \"rsignal\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset part2.v(433) " "Verilog HDL Implicit Net warning at part2.v(433): created implicit net for \"reset\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 433 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574920917677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "part2.v" "VGA" { Text "I:/GitHub/CSC258FinalProject/part2.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920917757 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574920917757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "I:/GitHub/CSC258FinalProject/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920917822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "I:/GitHub/CSC258FinalProject/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920917883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "I:/GitHub/CSC258FinalProject/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "I:/GitHub/CSC258FinalProject/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920917945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920917945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "I:/GitHub/CSC258FinalProject/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920917946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "I:/GitHub/CSC258FinalProject/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920918007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920918007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "I:/GitHub/CSC258FinalProject/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574920918072 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574920918072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "I:/GitHub/CSC258FinalProject/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574920918136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920918136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter TimeCounter:tc " "Elaborating entity \"TimeCounter\" for hierarchy \"TimeCounter:tc\"" {  } { { "part2.v" "tc" { Text "I:/GitHub/CSC258FinalProject/part2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCounter XCounter:xc " "Elaborating entity \"XCounter\" for hierarchy \"XCounter:xc\"" {  } { { "part2.v" "xc" { Text "I:/GitHub/CSC258FinalProject/part2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCounter YCounter:yc " "Elaborating entity \"YCounter\" for hierarchy \"YCounter:yc\"" {  } { { "part2.v" "yc" { Text "I:/GitHub/CSC258FinalProject/part2.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftScoreDetector LeftScoreDetector:lDetect " "Elaborating entity \"LeftScoreDetector\" for hierarchy \"LeftScoreDetector:lDetect\"" {  } { { "part2.v" "lDetect" { Text "I:/GitHub/CSC258FinalProject/part2.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightScoreDetector RightScoreDetector:rDetect " "Elaborating entity \"RightScoreDetector\" for hierarchy \"RightScoreDetector:rDetect\"" {  } { { "part2.v" "rDetect" { Text "I:/GitHub/CSC258FinalProject/part2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftScoreCounter LeftScoreCounter:lScore " "Elaborating entity \"LeftScoreCounter\" for hierarchy \"LeftScoreCounter:lScore\"" {  } { { "part2.v" "lScore" { Text "I:/GitHub/CSC258FinalProject/part2.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightScoreCounter RightScoreCounter:rScore " "Elaborating entity \"RightScoreCounter\" for hierarchy \"RightScoreCounter:rScore\"" {  } { { "part2.v" "rScore" { Text "I:/GitHub/CSC258FinalProject/part2.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathFSM datapathFSM:fsm0 " "Elaborating entity \"datapathFSM\" for hierarchy \"datapathFSM:fsm0\"" {  } { { "part2.v" "fsm0" { Text "I:/GitHub/CSC258FinalProject/part2.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918188 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "part2.v(445) " "Verilog HDL Case Statement information at part2.v(445): all case item expressions in this case statement are onehot" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 445 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574920918193 "|part2|datapathFSM:fsm0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "state part2.v(319) " "Output port \"state\" at part2.v(319) has no driver" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574920918195 "|part2|datapathFSM:fsm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawBorder datapathFSM:fsm0\|drawBorder:m0 " "Elaborating entity \"drawBorder\" for hierarchy \"datapathFSM:fsm0\|drawBorder:m0\"" {  } { { "part2.v" "m0" { Text "I:/GitHub/CSC258FinalProject/part2.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareFSM datapathFSM:fsm0\|squareFSM:m1 " "Elaborating entity \"squareFSM\" for hierarchy \"datapathFSM:fsm0\|squareFSM:m1\"" {  } { { "part2.v" "m1" { Text "I:/GitHub/CSC258FinalProject/part2.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paddleFSM datapathFSM:fsm0\|paddleFSM:m2 " "Elaborating entity \"paddleFSM\" for hierarchy \"datapathFSM:fsm0\|paddleFSM:m2\"" {  } { { "part2.v" "m2" { Text "I:/GitHub/CSC258FinalProject/part2.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hexzero " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hexzero\"" {  } { { "part2.v" "hexzero" { Text "I:/GitHub/CSC258FinalProject/part2.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920918253 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapathFSM:fsm0\|reset " "Net \"datapathFSM:fsm0\|reset\" is missing source, defaulting to GND" {  } { { "part2.v" "reset" { Text "I:/GitHub/CSC258FinalProject/part2.v" 433 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918333 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574920918333 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[6\] " "Net \"yrpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[5\] " "Net \"yrpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[4\] " "Net \"yrpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[3\] " "Net \"yrpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[2\] " "Net \"yrpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[1\] " "Net \"yrpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[0\] " "Net \"yrpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574920918334 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[6\] " "Net \"ylpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[5\] " "Net \"ylpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[4\] " "Net \"ylpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[3\] " "Net \"ylpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[2\] " "Net \"ylpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[1\] " "Net \"ylpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[0\] " "Net \"ylpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[6\] " "Net \"yrpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[5\] " "Net \"yrpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[4\] " "Net \"yrpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[3\] " "Net \"yrpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[2\] " "Net \"yrpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[1\] " "Net \"yrpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[0\] " "Net \"yrpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918334 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574920918334 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[6\] " "Net \"ylpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[5\] " "Net \"ylpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[4\] " "Net \"ylpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[3\] " "Net \"ylpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[2\] " "Net \"ylpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[1\] " "Net \"ylpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[0\] " "Net \"ylpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[6\] " "Net \"yrpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[5\] " "Net \"yrpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[4\] " "Net \"yrpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[3\] " "Net \"yrpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[2\] " "Net \"yrpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[1\] " "Net \"yrpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[0\] " "Net \"yrpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918335 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574920918335 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[6\] " "Net \"ylpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[5\] " "Net \"ylpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[4\] " "Net \"ylpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[3\] " "Net \"ylpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[2\] " "Net \"ylpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[1\] " "Net \"ylpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[0\] " "Net \"ylpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[6\] " "Net \"yrpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[5\] " "Net \"yrpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[4\] " "Net \"yrpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[3\] " "Net \"yrpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[2\] " "Net \"yrpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[1\] " "Net \"yrpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[0\] " "Net \"yrpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574920918336 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[6\] " "Net \"ylpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[5\] " "Net \"ylpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[4\] " "Net \"ylpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[3\] " "Net \"ylpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[2\] " "Net \"ylpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[1\] " "Net \"ylpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[0\] " "Net \"ylpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[6\] " "Net \"yrpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[5\] " "Net \"yrpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[4\] " "Net \"yrpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[3\] " "Net \"yrpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[2\] " "Net \"yrpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[1\] " "Net \"yrpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[0\] " "Net \"yrpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918336 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574920918336 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[6\] " "Net \"ylpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[5\] " "Net \"ylpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[4\] " "Net \"ylpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[3\] " "Net \"ylpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[2\] " "Net \"ylpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[1\] " "Net \"ylpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ylpaddle\[0\] " "Net \"ylpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "ylpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[6\] " "Net \"yrpaddle\[6\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[6\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[5\] " "Net \"yrpaddle\[5\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[5\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[4\] " "Net \"yrpaddle\[4\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[4\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[3\] " "Net \"yrpaddle\[3\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[3\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[2\] " "Net \"yrpaddle\[2\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[2\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[1\] " "Net \"yrpaddle\[1\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[1\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "yrpaddle\[0\] " "Net \"yrpaddle\[0\]\" is missing source, defaulting to GND" {  } { { "part2.v" "yrpaddle\[0\]" { Text "I:/GitHub/CSC258FinalProject/part2.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574920918340 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574920918340 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574920919218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574920919532 "|part2|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574920919532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574920919639 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574920920010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/GitHub/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file I:/GitHub/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920920059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574920920215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574920920215 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1574920920266 ""}  } { { "db/altpll_80u.tdf" "" { Text "I:/GitHub/CSC258FinalProject/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1574920920266 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part2.v" "" { Text "I:/GitHub/CSC258FinalProject/part2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574920920366 "|part2|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574920920366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "519 " "Implemented 519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574920920369 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574920920369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "406 " "Implemented 406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574920920369 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574920920369 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574920920369 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574920920369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574920920369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574920920391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 01:02:00 2019 " "Processing ended: Thu Nov 28 01:02:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574920920391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574920920391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574920920391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574920920391 ""}
