#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b85823fcd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b8582315e0 .scope module, "gan_serial_tb" "gan_serial_tb" 3 3;
 .timescale -9 -12;
v000001b858389e10_0 .net "busy", 0 0, v000001b858383e90_0;  1 drivers
v000001b8583892d0_0 .var "clk", 0 0;
v000001b8583895f0_0 .net "disc_fake_is_real", 0 0, v000001b858382b30_0;  1 drivers
v000001b858389cd0_0 .net/s "disc_fake_score", 15 0, v000001b8583833f0_0;  1 drivers
v000001b858388e70_0 .net "disc_real_is_real", 0 0, v000001b858383df0_0;  1 drivers
v000001b858389410_0 .net/s "disc_real_score", 15 0, v000001b858383490_0;  1 drivers
v000001b8583890f0_0 .net "done", 0 0, v000001b858388150_0;  1 drivers
v000001b858389690_0 .net "frame_ready", 0 0, L_000001b8582b28f0;  1 drivers
v000001b858389190_0 .net "generated_frame_flat", 12543 0, v000001b858386c10_0;  1 drivers
v000001b858388ab0_0 .net "generated_frame_valid", 0 0, v000001b8583865d0_0;  1 drivers
v000001b858389230_0 .var "pixel_bit", 0 0;
v000001b858389370_0 .net "pixel_ready", 0 0, L_000001b858389550;  1 drivers
v000001b858388b50_0 .var "pixel_valid", 0 0;
v000001b858389730_0 .var "rst", 0 0;
v000001b8583894b0_0 .var "start", 0 0;
E_000001b8582b5af0 .event anyedge, v000001b858388150_0;
E_000001b8582b5d30 .event anyedge, v000001b858387bb0_0;
S_000001b85827c4b0 .scope module, "dut" "gan_serial_top" 3 30, 4 10 0, S_000001b8582315e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 1 "frame_ready";
P_000001b85827d590 .param/l "S_DISC_FAKE" 1 4 402, C4<100>;
P_000001b85827d5c8 .param/l "S_DISC_REAL" 1 4 404, C4<110>;
P_000001b85827d600 .param/l "S_DONE" 1 4 405, C4<111>;
P_000001b85827d638 .param/l "S_FAKE_LOAD" 1 4 401, C4<011>;
P_000001b85827d670 .param/l "S_GEN" 1 4 400, C4<010>;
P_000001b85827d6a8 .param/l "S_IDLE" 1 4 398, C4<000>;
P_000001b85827d6e0 .param/l "S_REAL_LOAD" 1 4 403, C4<101>;
P_000001b85827d718 .param/l "S_SEED" 1 4 399, C4<001>;
L_000001b8582b28f0 .functor BUFZ 1, v000001b858380970_0, C4<0>, C4<0>, C4<0>;
v000001b858383e90_0 .var "busy", 0 0;
v000001b8583838f0_0 .var "clear_gen_features_ready", 0 0;
v000001b858383670_0 .net "clk", 0 0, v000001b8583892d0_0;  1 drivers
v000001b858383ad0_0 .net "disc_busy", 0 0, v000001b858325640_0;  1 drivers
v000001b858383b70_0 .net "disc_done", 0 0, v000001b858326b80_0;  1 drivers
v000001b858382b30_0 .var "disc_fake_is_real", 0 0;
v000001b8583833f0_0 .var/s "disc_fake_score", 15 0;
v000001b858382db0_0 .net "disc_real_flag", 0 0, v000001b858325f00_0;  1 drivers
v000001b858383df0_0 .var "disc_real_is_real", 0 0;
v000001b858383490_0 .var/s "disc_real_score", 15 0;
v000001b858382bd0_0 .var "disc_result_is_real", 0 0;
v000001b8583837b0_0 .var "disc_run_is_real", 0 0;
v000001b858383850_0 .net "disc_sample_full", 0 0, L_000001b8582b3990;  1 drivers
v000001b858383990_0 .net "disc_sample_level", 8 0, L_000001b8582b2810;  1 drivers
v000001b858383c10_0 .var "disc_sample_wr_data", 15 0;
v000001b858383f30_0 .var "disc_sample_wr_en", 0 0;
v000001b858383fd0_0 .net "disc_score_empty", 0 0, L_000001b8582b3ae0;  1 drivers
v000001b858383d50_0 .var "disc_score_fetch_active", 0 0;
v000001b8583829f0_0 .net "disc_score_level", 2 0, L_000001b8582b31b0;  1 drivers
v000001b858382a90_0 .net "disc_score_rd_data", 15 0, L_000001b8582b3d80;  1 drivers
v000001b8583871b0_0 .var "disc_score_rd_en", 0 0;
v000001b858387e30_0 .net "disc_score_rd_valid", 0 0, L_000001b8582b3220;  1 drivers
v000001b858386850_0 .var "disc_start_pulse", 0 0;
v000001b858388010_0 .var "disc_stream_active", 0 0;
v000001b8583880b0_0 .var "disc_stream_done", 0 0;
v000001b858387250_0 .var "disc_stream_idx", 8 0;
v000001b8583868f0_0 .var "disc_stream_mode_real", 0 0;
v000001b8583879d0_0 .var "disc_stream_start_fake", 0 0;
v000001b858386990_0 .var "disc_stream_start_real", 0 0;
v000001b858388150_0 .var "done", 0 0;
v000001b858386a30_0 .net "expander_busy", 0 0, v000001b858382810_0;  1 drivers
v000001b858386fd0_0 .net "expander_done", 0 0, v000001b8583808d0_0;  1 drivers
v000001b858386df0_0 .var "expander_job_launched", 0 0;
v000001b8583876b0_0 .var "expander_start_pulse", 0 0;
v000001b858386ad0_0 .net "fake_disc_vec", 4095 0, v000001b8583824f0_0;  1 drivers
v000001b858387ed0_0 .var "frame_buffer", 12543 0;
v000001b858386170_0 .var "frame_consume_pulse", 0 0;
v000001b858387bb0_0 .net "frame_ready", 0 0, L_000001b8582b28f0;  alias, 1 drivers
v000001b858386210_0 .net "frame_sample_done", 0 0, v000001b858327a10_0;  1 drivers
v000001b858386d50_0 .var "frame_sample_start_pulse", 0 0;
v000001b858387750_0 .net "gen_busy", 0 0, v000001b85837cf00_0;  1 drivers
v000001b858386490_0 .net "gen_done", 0 0, v000001b85837c960_0;  1 drivers
v000001b8583883d0_0 .var "gen_feature_collect_active", 0 0;
v000001b858386710_0 .var "gen_feature_collect_idx", 7 0;
v000001b8583877f0_0 .net "gen_feature_empty", 0 0, L_000001b8582b25e0;  1 drivers
v000001b858387070_0 .net "gen_feature_level", 7 0, L_000001b8582b2650;  1 drivers
v000001b8583888d0_0 .net "gen_feature_rd_data", 15 0, L_000001b8582b2f10;  1 drivers
v000001b858386cb0_0 .var "gen_feature_rd_en", 0 0;
v000001b858387570_0 .net "gen_feature_rd_valid", 0 0, L_000001b8582b3140;  1 drivers
v000001b858386670_0 .var "gen_features", 2047 0;
v000001b858387890_0 .var "gen_features_ready", 0 0;
v000001b858387930_0 .net "gen_frame_pixels", 12543 0, v000001b858383a30_0;  1 drivers
v000001b858386f30_0 .net "gen_seed_full", 0 0, L_000001b8582b36f0;  1 drivers
v000001b858387610_0 .net "gen_seed_level", 6 0, L_000001b8582b4100;  1 drivers
v000001b8583867b0_0 .var "gen_seed_wr_data", 15 0;
v000001b858387a70_0 .var "gen_seed_wr_en", 0 0;
v000001b858387110_0 .net "gen_sigmoid_busy", 0 0, v000001b858381410_0;  1 drivers
v000001b858387390_0 .net "gen_sigmoid_done", 0 0, v000001b858381eb0_0;  1 drivers
v000001b8583872f0_0 .net "gen_sigmoid_features", 2047 0, v000001b858381e10_0;  1 drivers
v000001b858386530_0 .var "gen_sigmoid_ready", 0 0;
v000001b858386b70_0 .var "gen_sigmoid_start_pulse", 0 0;
v000001b858387430_0 .var "gen_start_pulse", 0 0;
v000001b858386c10_0 .var "generated_frame_flat", 12543 0;
v000001b8583865d0_0 .var "generated_frame_valid", 0 0;
v000001b8583862b0_0 .net "loader_frame_flat", 12543 0, v000001b85837fac0_0;  1 drivers
v000001b8583874d0_0 .net "loader_frame_valid", 0 0, v000001b858380970_0;  1 drivers
v000001b858386e90_0 .var "pending_disc_flag", 0 0;
v000001b8583881f0_0 .net "pixel_bit", 0 0, v000001b858389230_0;  1 drivers
v000001b858387b10_0 .net "pixel_bit_ready", 0 0, L_000001b858389550;  alias, 1 drivers
v000001b858387c50_0 .net "pixel_bit_valid", 0 0, v000001b858388b50_0;  1 drivers
v000001b858388290_0 .var "real_stream_start_sent", 0 0;
v000001b858387cf0_0 .net "rst", 0 0, v000001b858389730_0;  1 drivers
v000001b858388330_0 .net "sampled_real_vec", 4095 0, v000001b858327ab0_0;  1 drivers
v000001b858387d90_0 .var "sampled_real_vec_ready", 0 0;
v000001b8583885b0_0 .net "seed_bank_flat", 1023 0, v000001b858382630_0;  1 drivers
v000001b858387f70_0 .net "seed_ready", 0 0, v000001b858380a10_0;  1 drivers
v000001b858388470_0 .var "seed_start_pulse", 0 0;
v000001b858388830_0 .var "seed_stream_active", 0 0;
v000001b858388510_0 .var "seed_stream_done", 0 0;
v000001b858388650_0 .var "seed_stream_idx", 6 0;
v000001b8583886f0_0 .var "sigmoid_run_active", 0 0;
v000001b858388790_0 .net "start", 0 0, v000001b8583894b0_0;  1 drivers
v000001b858386350_0 .var "state", 2 0;
v000001b8583863f0_0 .net "upsampler_busy", 0 0, v000001b858383710_0;  1 drivers
v000001b858389050_0 .net "upsampler_done", 0 0, v000001b858382d10_0;  1 drivers
v000001b858389ff0_0 .var "upsampler_job_launched", 0 0;
v000001b858388f10_0 .var "upsampler_start_pulse", 0 0;
S_000001b85827d760 .scope module, "u_discriminator" "discriminator_pipeline" 4 305, 5 9 0, S_000001b85827c4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_000001b8580fe970 .param/l "FIN" 1 5 35, C4<110>;
P_000001b8580fe9a8 .param/l "IDLE" 1 5 29, C4<000>;
P_000001b8580fe9e0 .param/l "L1" 1 5 31, C4<010>;
P_000001b8580fea18 .param/l "L2" 1 5 32, C4<011>;
P_000001b8580fea50 .param/l "L3" 1 5 33, C4<100>;
P_000001b8580fea88 .param/l "LOAD" 1 5 30, C4<001>;
P_000001b8580feac0 .param/l "OUTPUT" 1 5 34, C4<101>;
P_000001b8580feaf8 .param/l "SAMPLE_COUNT" 1 5 27, +C4<00000000000000000000000100000000>;
L_000001b8582b3990 .functor BUFZ 1, v000001b858371500_0, C4<0>, C4<0>, C4<0>;
L_000001b8582b2810 .functor BUFZ 9, v000001b858370a60_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001b8582b3d80 .functor BUFZ 16, v000001b858326860_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001b8582b3220 .functor BUFZ 1, v000001b858326900_0, C4<0>, C4<0>, C4<0>;
L_000001b8582b3ae0 .functor BUFZ 1, v000001b8583258c0_0, C4<0>, C4<0>, C4<0>;
L_000001b8582b31b0 .functor BUFZ 3, v000001b8583264a0_0, C4<000>, C4<000>, C4<000>;
v000001b858325640_0 .var "busy", 0 0;
v000001b858326040_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858325f00_0 .var "disc_real_flag", 0 0;
v000001b858326b80_0 .var "done", 0 0;
v000001b858326360_0 .net "l1_done", 0 0, v000001b85828fac0_0;  1 drivers
v000001b858326400_0 .net "l1_out", 2047 0, v000001b858291000_0;  1 drivers
v000001b858326180_0 .net "l2_done", 0 0, v000001b85824cc40_0;  1 drivers
v000001b858326220_0 .net "l2_out", 511 0, v000001b85824d820_0;  1 drivers
v000001b858326540_0 .net "l3_decision", 0 0, v000001b858370880_0;  1 drivers
v000001b858326a40_0 .net "l3_done", 0 0, v000001b858370100_0;  1 drivers
v000001b8583262c0_0 .net/s "l3_score", 15 0, v000001b8583711e0_0;  1 drivers
v000001b858327300_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b858326680_0 .var "sample_buffer", 4095 0;
v000001b858326d60_0 .net "sample_fifo_empty", 0 0, v000001b858370420_0;  1 drivers
v000001b8583274e0_0 .net "sample_fifo_full", 0 0, v000001b858371500_0;  1 drivers
v000001b858326e00_0 .net "sample_fifo_level_int", 8 0, v000001b858370a60_0;  1 drivers
v000001b858325960_0 .net "sample_fifo_rd_data", 15 0, v000001b858370600_0;  1 drivers
v000001b858326f40_0 .var "sample_fifo_rd_en", 0 0;
v000001b858326720_0 .net "sample_fifo_rd_valid", 0 0, v000001b858370ce0_0;  1 drivers
v000001b858326fe0_0 .net "sample_full", 0 0, L_000001b8582b3990;  alias, 1 drivers
v000001b858325a00_0 .net "sample_level", 8 0, L_000001b8582b2810;  alias, 1 drivers
v000001b858327080_0 .var "sample_load_idx", 8 0;
v000001b858327120_0 .net "sample_wr_data", 15 0, v000001b858383c10_0;  1 drivers
v000001b8583273a0_0 .net "sample_wr_en", 0 0, v000001b858383f30_0;  1 drivers
v000001b8583271c0_0 .net "score_empty", 0 0, L_000001b8582b3ae0;  alias, 1 drivers
v000001b858327260_0 .net "score_fifo_empty", 0 0, v000001b8583258c0_0;  1 drivers
v000001b858325aa0_0 .net "score_fifo_full", 0 0, v000001b858325d20_0;  1 drivers
v000001b858325b40_0 .net "score_fifo_level_int", 2 0, v000001b8583264a0_0;  1 drivers
v000001b858325be0_0 .net "score_fifo_rd_data", 15 0, v000001b858326860_0;  1 drivers
v000001b8583278d0_0 .net "score_fifo_rd_valid", 0 0, v000001b858326900_0;  1 drivers
v000001b8583287d0_0 .var "score_fifo_wr_data", 15 0;
v000001b8583284b0_0 .var "score_fifo_wr_en", 0 0;
v000001b858328870_0 .net "score_level", 2 0, L_000001b8582b31b0;  alias, 1 drivers
v000001b858328550_0 .net "score_rd_data", 15 0, L_000001b8582b3d80;  alias, 1 drivers
v000001b858328d70_0 .net "score_rd_en", 0 0, v000001b8583871b0_0;  1 drivers
v000001b858329270_0 .net "score_rd_valid", 0 0, L_000001b8582b3220;  alias, 1 drivers
v000001b858328050_0 .net "start", 0 0, v000001b858386850_0;  1 drivers
v000001b858329090_0 .var "start_l1", 0 0;
v000001b858327bf0_0 .var "start_l2", 0 0;
v000001b858327970_0 .var "start_l3", 0 0;
v000001b858328910_0 .var "state", 2 0;
S_000001b8580feb40 .scope module, "u_l1" "layer1_discriminator" 5 109, 6 1 0, S_000001b85827d760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001b858291820_0 .net *"_ivl_0", 31 0, L_000001b8583e3aa0;  1 drivers
v000001b858291460_0 .net *"_ivl_11", 31 0, L_000001b8583e3b40;  1 drivers
L_000001b85838aa70 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b85828fd40_0 .net/2u *"_ivl_12", 31 0, L_000001b85838aa70;  1 drivers
v000001b85828fb60_0 .net *"_ivl_14", 31 0, L_000001b8583e4220;  1 drivers
v000001b85828fc00_0 .net *"_ivl_16", 33 0, L_000001b8583e45e0;  1 drivers
L_000001b85838aab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b858290ba0_0 .net *"_ivl_19", 1 0, L_000001b85838aab8;  1 drivers
L_000001b85838ab00 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001b858291140_0 .net/2s *"_ivl_20", 33 0, L_000001b85838ab00;  1 drivers
v000001b858290380_0 .net/s *"_ivl_22", 33 0, L_000001b8583e4680;  1 drivers
v000001b8582902e0_0 .net/s *"_ivl_26", 31 0, L_000001b8583e47c0;  1 drivers
v000001b858290f60_0 .net *"_ivl_28", 15 0, L_000001b8583e21a0;  1 drivers
L_000001b85838a998 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b8582915a0_0 .net *"_ivl_3", 22 0, L_000001b85838a998;  1 drivers
v000001b858290d80_0 .net *"_ivl_30", 31 0, L_000001b8583e22e0;  1 drivers
L_000001b85838ab48 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85828fe80_0 .net *"_ivl_33", 23 0, L_000001b85838ab48;  1 drivers
L_000001b85838ab90 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001b8582909c0_0 .net/2u *"_ivl_34", 31 0, L_000001b85838ab90;  1 drivers
v000001b8582904c0_0 .net *"_ivl_37", 31 0, L_000001b8583e2600;  1 drivers
v000001b858290ce0_0 .net *"_ivl_38", 31 0, L_000001b8583e2740;  1 drivers
L_000001b85838a9e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b858291780_0 .net/2u *"_ivl_4", 31 0, L_000001b85838a9e0;  1 drivers
L_000001b85838abd8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85828fde0_0 .net *"_ivl_41", 22 0, L_000001b85838abd8;  1 drivers
v000001b8582907e0_0 .net *"_ivl_42", 31 0, L_000001b8583e27e0;  1 drivers
v000001b85828ff20_0 .net/s *"_ivl_44", 31 0, L_000001b8583e2b00;  1 drivers
v000001b8582918c0_0 .net *"_ivl_6", 31 0, L_000001b8583e36e0;  1 drivers
L_000001b85838aa28 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001b858290ec0_0 .net/2u *"_ivl_8", 31 0, L_000001b85838aa28;  1 drivers
v000001b858290e20_0 .var/s "accumulator", 31 0;
v000001b85828fa20_0 .var/s "bias_shifted", 31 0;
v000001b858290c40_0 .var "busy", 0 0;
v000001b85828fca0_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858291640_0 .net/s "current_input", 15 0, L_000001b8583e4720;  1 drivers
v000001b85828ffc0_0 .net/s "current_product", 31 0, L_000001b8583e53a0;  1 drivers
v000001b85828fac0_0 .var "done", 0 0;
v000001b858290060_0 .net/s "flat_input_flat", 4095 0, v000001b858326680_0;  1 drivers
v000001b858291000_0 .var/s "flat_output_flat", 2047 0;
v000001b858290100_0 .var "input_idx", 8 0;
v000001b858290560 .array/s "layer1_disc_bias", 127 0, 15 0;
v000001b8582901a0 .array/s "layer1_disc_weights", 32767 0, 15 0;
v000001b858290240_0 .var "neuron_idx", 7 0;
v000001b8582911e0_0 .net/s "next_acc", 31 0, L_000001b8583e59e0;  1 drivers
v000001b858291500_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b8582916e0_0 .net "start", 0 0, v000001b858329090_0;  1 drivers
E_000001b8582b5db0 .event posedge, v000001b858291500_0, v000001b85828fca0_0;
L_000001b8583e3aa0 .concat [ 9 23 0 0], v000001b858290100_0, L_000001b85838a998;
L_000001b8583e36e0 .arith/sum 32, L_000001b8583e3aa0, L_000001b85838a9e0;
L_000001b8583e3b40 .arith/mult 32, L_000001b8583e36e0, L_000001b85838aa28;
L_000001b8583e4220 .arith/sub 32, L_000001b8583e3b40, L_000001b85838aa70;
L_000001b8583e45e0 .concat [ 32 2 0 0], L_000001b8583e4220, L_000001b85838aab8;
L_000001b8583e4680 .arith/sub 34, L_000001b8583e45e0, L_000001b85838ab00;
L_000001b8583e4720 .part/v.s v000001b858326680_0, L_000001b8583e4680, 16;
L_000001b8583e47c0 .extend/s 32, L_000001b8583e4720;
L_000001b8583e21a0 .array/port v000001b8582901a0, L_000001b8583e27e0;
L_000001b8583e22e0 .concat [ 8 24 0 0], v000001b858290240_0, L_000001b85838ab48;
L_000001b8583e2600 .arith/mult 32, L_000001b8583e22e0, L_000001b85838ab90;
L_000001b8583e2740 .concat [ 9 23 0 0], v000001b858290100_0, L_000001b85838abd8;
L_000001b8583e27e0 .arith/sum 32, L_000001b8583e2600, L_000001b8583e2740;
L_000001b8583e2b00 .extend/s 32, L_000001b8583e21a0;
L_000001b8583e53a0 .arith/mult 32, L_000001b8583e47c0, L_000001b8583e2b00;
L_000001b8583e59e0 .arith/sum 32, v000001b858290e20_0, L_000001b8583e53a0;
S_000001b8582f2bc0 .scope module, "u_l2" "layer2_discriminator" 5 118, 7 1 0, S_000001b85827d760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001b858290880_0 .net *"_ivl_0", 31 0, L_000001b8583e5440;  1 drivers
v000001b858290600_0 .net *"_ivl_11", 31 0, L_000001b8583e5f80;  1 drivers
L_000001b85838acf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b858290740_0 .net/2u *"_ivl_12", 31 0, L_000001b85838acf8;  1 drivers
v000001b858290420_0 .net *"_ivl_14", 31 0, L_000001b8583e58a0;  1 drivers
v000001b858291320_0 .net *"_ivl_16", 33 0, L_000001b8583e5a80;  1 drivers
L_000001b85838ad40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b8582906a0_0 .net *"_ivl_19", 1 0, L_000001b85838ad40;  1 drivers
L_000001b85838ad88 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001b8582913c0_0 .net/2s *"_ivl_20", 33 0, L_000001b85838ad88;  1 drivers
v000001b858290920_0 .net/s *"_ivl_22", 33 0, L_000001b8583e5940;  1 drivers
v000001b858290a60_0 .net/s *"_ivl_26", 31 0, L_000001b8583e5120;  1 drivers
v000001b85826f480_0 .net *"_ivl_28", 15 0, L_000001b8583e5800;  1 drivers
L_000001b85838ac20 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85826f520_0 .net *"_ivl_3", 23 0, L_000001b85838ac20;  1 drivers
v000001b85826e9e0_0 .net *"_ivl_30", 31 0, L_000001b8583e54e0;  1 drivers
L_000001b85838add0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85826e1c0_0 .net *"_ivl_33", 25 0, L_000001b85838add0;  1 drivers
L_000001b85838ae18 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v000001b85826dae0_0 .net/2u *"_ivl_34", 31 0, L_000001b85838ae18;  1 drivers
v000001b85826db80_0 .net *"_ivl_37", 31 0, L_000001b8583e56c0;  1 drivers
v000001b85826e080_0 .net *"_ivl_38", 31 0, L_000001b8583e5580;  1 drivers
L_000001b85838ac68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b85826e3a0_0 .net/2u *"_ivl_4", 31 0, L_000001b85838ac68;  1 drivers
L_000001b85838ae60 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85826dc20_0 .net *"_ivl_41", 23 0, L_000001b85838ae60;  1 drivers
v000001b85826e120_0 .net *"_ivl_42", 31 0, L_000001b8583e5d00;  1 drivers
v000001b85826dcc0_0 .net/s *"_ivl_44", 31 0, L_000001b8583e49a0;  1 drivers
v000001b85826dea0_0 .net *"_ivl_6", 31 0, L_000001b8583e4f40;  1 drivers
L_000001b85838acb0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001b85826df40_0 .net/2u *"_ivl_8", 31 0, L_000001b85838acb0;  1 drivers
v000001b85826e260_0 .var/s "accumulator", 31 0;
v000001b85824d1e0_0 .var/s "bias_shifted", 31 0;
v000001b85824ddc0_0 .var "busy", 0 0;
v000001b85824d640_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b85824c9c0_0 .net/s "current_input", 15 0, L_000001b8583e5080;  1 drivers
v000001b85824d780_0 .net/s "current_product", 31 0, L_000001b8583e4fe0;  1 drivers
v000001b85824cc40_0 .var "done", 0 0;
v000001b85824d6e0_0 .net/s "flat_input_flat", 2047 0, v000001b858291000_0;  alias, 1 drivers
v000001b85824d820_0 .var/s "flat_output_flat", 511 0;
v000001b85824bfc0_0 .var "input_idx", 7 0;
v000001b85824c560 .array/s "layer2_disc_bias", 31 0, 15 0;
v000001b858225c70 .array/s "layer2_disc_weights", 4095 0, 15 0;
v000001b858226170_0 .var "neuron_idx", 5 0;
v000001b858226210_0 .net/s "next_acc", 31 0, L_000001b8583e5c60;  1 drivers
v000001b858225db0_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b8582263f0_0 .net "start", 0 0, v000001b858327bf0_0;  1 drivers
L_000001b8583e5440 .concat [ 8 24 0 0], v000001b85824bfc0_0, L_000001b85838ac20;
L_000001b8583e4f40 .arith/sum 32, L_000001b8583e5440, L_000001b85838ac68;
L_000001b8583e5f80 .arith/mult 32, L_000001b8583e4f40, L_000001b85838acb0;
L_000001b8583e58a0 .arith/sub 32, L_000001b8583e5f80, L_000001b85838acf8;
L_000001b8583e5a80 .concat [ 32 2 0 0], L_000001b8583e58a0, L_000001b85838ad40;
L_000001b8583e5940 .arith/sub 34, L_000001b8583e5a80, L_000001b85838ad88;
L_000001b8583e5080 .part/v.s v000001b858291000_0, L_000001b8583e5940, 16;
L_000001b8583e5120 .extend/s 32, L_000001b8583e5080;
L_000001b8583e5800 .array/port v000001b858225c70, L_000001b8583e5d00;
L_000001b8583e54e0 .concat [ 6 26 0 0], v000001b858226170_0, L_000001b85838add0;
L_000001b8583e56c0 .arith/mult 32, L_000001b8583e54e0, L_000001b85838ae18;
L_000001b8583e5580 .concat [ 8 24 0 0], v000001b85824bfc0_0, L_000001b85838ae60;
L_000001b8583e5d00 .arith/sum 32, L_000001b8583e56c0, L_000001b8583e5580;
L_000001b8583e49a0 .extend/s 32, L_000001b8583e5800;
L_000001b8583e4fe0 .arith/mult 32, L_000001b8583e5120, L_000001b8583e49a0;
L_000001b8583e5c60 .arith/sum 32, v000001b85826e260_0, L_000001b8583e4fe0;
S_000001b8580eea70 .scope module, "u_l3" "layer3_discriminator" 5 127, 8 1 0, S_000001b85827d760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v000001b8583707e0 .array/s "b", 0 0, 15 0;
v000001b858371d20_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858370880_0 .var "decision_real", 0 0;
v000001b858370100_0 .var "done", 0 0;
v000001b858370ba0_0 .net/s "flat_input_flat", 511 0, v000001b85824d820_0;  alias, 1 drivers
v000001b8583704c0_0 .net "mac_done", 0 0, v000001b858371aa0_0;  1 drivers
v000001b858371140_0 .net/s "mac_result", 15 0, v000001b858371000_0;  1 drivers
v000001b858371a00_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b8583711e0_0 .var/s "score_out", 15 0;
v000001b858371dc0_0 .net "start", 0 0, v000001b858327970_0;  1 drivers
v000001b8583701a0 .array/s "w", 31 0, 15 0;
v000001b8583715a0_0 .net/s "weights_flat", 511 0, L_000001b8583e4ea0;  1 drivers
v000001b8583701a0_0 .array/port v000001b8583701a0, 0;
v000001b8583701a0_1 .array/port v000001b8583701a0, 1;
v000001b8583701a0_2 .array/port v000001b8583701a0, 2;
v000001b8583701a0_3 .array/port v000001b8583701a0, 3;
LS_000001b8583e4ea0_0_0 .concat [ 16 16 16 16], v000001b8583701a0_0, v000001b8583701a0_1, v000001b8583701a0_2, v000001b8583701a0_3;
v000001b8583701a0_4 .array/port v000001b8583701a0, 4;
v000001b8583701a0_5 .array/port v000001b8583701a0, 5;
v000001b8583701a0_6 .array/port v000001b8583701a0, 6;
v000001b8583701a0_7 .array/port v000001b8583701a0, 7;
LS_000001b8583e4ea0_0_4 .concat [ 16 16 16 16], v000001b8583701a0_4, v000001b8583701a0_5, v000001b8583701a0_6, v000001b8583701a0_7;
v000001b8583701a0_8 .array/port v000001b8583701a0, 8;
v000001b8583701a0_9 .array/port v000001b8583701a0, 9;
v000001b8583701a0_10 .array/port v000001b8583701a0, 10;
v000001b8583701a0_11 .array/port v000001b8583701a0, 11;
LS_000001b8583e4ea0_0_8 .concat [ 16 16 16 16], v000001b8583701a0_8, v000001b8583701a0_9, v000001b8583701a0_10, v000001b8583701a0_11;
v000001b8583701a0_12 .array/port v000001b8583701a0, 12;
v000001b8583701a0_13 .array/port v000001b8583701a0, 13;
v000001b8583701a0_14 .array/port v000001b8583701a0, 14;
v000001b8583701a0_15 .array/port v000001b8583701a0, 15;
LS_000001b8583e4ea0_0_12 .concat [ 16 16 16 16], v000001b8583701a0_12, v000001b8583701a0_13, v000001b8583701a0_14, v000001b8583701a0_15;
v000001b8583701a0_16 .array/port v000001b8583701a0, 16;
v000001b8583701a0_17 .array/port v000001b8583701a0, 17;
v000001b8583701a0_18 .array/port v000001b8583701a0, 18;
v000001b8583701a0_19 .array/port v000001b8583701a0, 19;
LS_000001b8583e4ea0_0_16 .concat [ 16 16 16 16], v000001b8583701a0_16, v000001b8583701a0_17, v000001b8583701a0_18, v000001b8583701a0_19;
v000001b8583701a0_20 .array/port v000001b8583701a0, 20;
v000001b8583701a0_21 .array/port v000001b8583701a0, 21;
v000001b8583701a0_22 .array/port v000001b8583701a0, 22;
v000001b8583701a0_23 .array/port v000001b8583701a0, 23;
LS_000001b8583e4ea0_0_20 .concat [ 16 16 16 16], v000001b8583701a0_20, v000001b8583701a0_21, v000001b8583701a0_22, v000001b8583701a0_23;
v000001b8583701a0_24 .array/port v000001b8583701a0, 24;
v000001b8583701a0_25 .array/port v000001b8583701a0, 25;
v000001b8583701a0_26 .array/port v000001b8583701a0, 26;
v000001b8583701a0_27 .array/port v000001b8583701a0, 27;
LS_000001b8583e4ea0_0_24 .concat [ 16 16 16 16], v000001b8583701a0_24, v000001b8583701a0_25, v000001b8583701a0_26, v000001b8583701a0_27;
v000001b8583701a0_28 .array/port v000001b8583701a0, 28;
v000001b8583701a0_29 .array/port v000001b8583701a0, 29;
v000001b8583701a0_30 .array/port v000001b8583701a0, 30;
v000001b8583701a0_31 .array/port v000001b8583701a0, 31;
LS_000001b8583e4ea0_0_28 .concat [ 16 16 16 16], v000001b8583701a0_28, v000001b8583701a0_29, v000001b8583701a0_30, v000001b8583701a0_31;
LS_000001b8583e4ea0_1_0 .concat [ 64 64 64 64], LS_000001b8583e4ea0_0_0, LS_000001b8583e4ea0_0_4, LS_000001b8583e4ea0_0_8, LS_000001b8583e4ea0_0_12;
LS_000001b8583e4ea0_1_4 .concat [ 64 64 64 64], LS_000001b8583e4ea0_0_16, LS_000001b8583e4ea0_0_20, LS_000001b8583e4ea0_0_24, LS_000001b8583e4ea0_0_28;
L_000001b8583e4ea0 .concat [ 256 256 0 0], LS_000001b8583e4ea0_1_0, LS_000001b8583e4ea0_1_4;
S_000001b8580dd750 .scope module, "mac_unit" "pipelined_mac" 8 49, 9 1 0, S_000001b8580eea70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v000001b8582258b0_0 .net/s "a_flat", 511 0, v000001b85824d820_0;  alias, 1 drivers
v000001b858225590_0 .net/s "b_flat", 511 0, L_000001b8583e4ea0;  alias, 1 drivers
v000001b8583707e0_0 .array/port v000001b8583707e0, 0;
v000001b858370380_0 .net/s "bias", 15 0, v000001b8583707e0_0;  1 drivers
v000001b858370b00_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858371fa0_0 .var "d0", 0 0;
v000001b858370920_0 .var "d1", 0 0;
v000001b858371640_0 .var "d2", 0 0;
v000001b858371460_0 .var "d3", 0 0;
v000001b858370740_0 .var "d4", 0 0;
v000001b858370ec0_0 .var "d5", 0 0;
v000001b8583716e0_0 .var "d6", 0 0;
v000001b858371aa0_0 .var "done", 0 0;
v000001b8583702e0 .array/s "p", 31 0, 31 0;
v000001b858371280 .array/s "ra", 31 0, 15 0;
v000001b858371be0 .array/s "rb", 31 0, 15 0;
v000001b858371000_0 .var/s "result", 15 0;
v000001b858371f00_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b8583710a0 .array/s "s1", 15 0, 31 0;
v000001b8583706a0 .array/s "s2", 7 0, 31 0;
v000001b858371b40 .array/s "s3", 3 0, 31 0;
v000001b858371780 .array/s "s4", 1 0, 31 0;
v000001b858371c80_0 .net "start", 0 0, v000001b858327970_0;  alias, 1 drivers
v000001b858371320_0 .var/s "total_sum", 31 0;
S_000001b8580dd8e0 .scope module, "u_sample_fifo" "sync_fifo" 5 79, 10 6 0, S_000001b85827d760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_000001b8581334d0 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000001000>;
P_000001b858133508 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_000001b858133540 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000000100000000>;
L_000001b8582b3df0 .functor AND 1, v000001b858383f30_0, L_000001b8583e4040, C4<1>, C4<1>;
L_000001b8582b3450 .functor AND 1, v000001b858326f40_0, L_000001b8583e4540, C4<1>, C4<1>;
v000001b858370f60_0 .net *"_ivl_1", 0 0, L_000001b8583e4040;  1 drivers
v000001b858371e60_0 .net *"_ivl_5", 0 0, L_000001b8583e4540;  1 drivers
v000001b858370e20_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858370240_0 .var "count", 8 0;
v000001b8583713c0_0 .var "count_next", 8 0;
v000001b858370420_0 .var "empty", 0 0;
v000001b858371500_0 .var "full", 0 0;
v000001b858370a60_0 .var "level", 8 0;
v000001b858370560 .array "mem", 255 0, 15 0;
v000001b858370600_0 .var "rd_data", 15 0;
v000001b858370c40_0 .net "rd_do", 0 0, L_000001b8582b3450;  1 drivers
v000001b8583709c0_0 .net "rd_en", 0 0, v000001b858326f40_0;  1 drivers
v000001b858371820_0 .var "rd_ptr", 7 0;
v000001b858370ce0_0 .var "rd_valid", 0 0;
v000001b858370d80_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b8583718c0_0 .net "wr_data", 15 0, v000001b858383c10_0;  alias, 1 drivers
v000001b858371960_0 .net "wr_do", 0 0, L_000001b8582b3df0;  1 drivers
v000001b8583256e0_0 .net "wr_en", 0 0, v000001b858383f30_0;  alias, 1 drivers
v000001b8583269a0_0 .var "wr_ptr", 7 0;
E_000001b8582b64f0 .event anyedge, v000001b858370240_0, v000001b858371960_0, v000001b858370c40_0;
L_000001b8583e4040 .reduce/nor v000001b858371500_0;
L_000001b8583e4540 .reduce/nor v000001b858370420_0;
S_000001b85808f2c0 .scope module, "u_score_fifo" "sync_fifo" 5 96, 10 6 0, S_000001b85827d760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_000001b858132d40 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000000010>;
P_000001b858132d78 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_000001b858132db0 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000000000000100>;
L_000001b8582b3bc0 .functor AND 1, v000001b8583284b0_0, L_000001b8583e3a00, C4<1>, C4<1>;
L_000001b8582b3610 .functor AND 1, v000001b8583871b0_0, L_000001b8583e3640, C4<1>, C4<1>;
v000001b858325dc0_0 .net *"_ivl_1", 0 0, L_000001b8583e3a00;  1 drivers
v000001b858325780_0 .net *"_ivl_5", 0 0, L_000001b8583e3640;  1 drivers
v000001b858326c20_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858325820_0 .var "count", 2 0;
v000001b8583265e0_0 .var "count_next", 2 0;
v000001b8583258c0_0 .var "empty", 0 0;
v000001b858325d20_0 .var "full", 0 0;
v000001b8583264a0_0 .var "level", 2 0;
v000001b8583267c0 .array "mem", 3 0, 15 0;
v000001b858326860_0 .var "rd_data", 15 0;
v000001b858326ae0_0 .net "rd_do", 0 0, L_000001b8582b3610;  1 drivers
v000001b8583260e0_0 .net "rd_en", 0 0, v000001b8583871b0_0;  alias, 1 drivers
v000001b858326ea0_0 .var "rd_ptr", 1 0;
v000001b858326900_0 .var "rd_valid", 0 0;
v000001b858325e60_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b858325fa0_0 .net "wr_data", 15 0, v000001b8583287d0_0;  1 drivers
v000001b858325c80_0 .net "wr_do", 0 0, L_000001b8582b3bc0;  1 drivers
v000001b858327440_0 .net "wr_en", 0 0, v000001b8583284b0_0;  1 drivers
v000001b858326cc0_0 .var "wr_ptr", 1 0;
E_000001b8582b6670 .event anyedge, v000001b858325820_0, v000001b858325c80_0, v000001b858326ae0_0;
L_000001b8583e3a00 .reduce/nor v000001b858325d20_0;
L_000001b8583e3640 .reduce/nor v000001b8583258c0_0;
S_000001b8580b3d50 .scope module, "u_frame_sampler" "frame_sampler" 4 61, 11 11 0, S_000001b85827c4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "frame_flat";
    .port_info 4 /OUTPUT 4096 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001b85826ace0 .param/l "BASE_STEP" 1 11 33, +C4<00000000000000000000000000000011>;
P_000001b85826ad18 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000000010000>;
P_000001b85826ad50 .param/l "INPUT_COUNT" 0 11 12, +C4<00000000000000000000001100010000>;
P_000001b85826ad88 .param/l "OUTPUT_COUNT" 0 11 13, +C4<00000000000000000000000100000000>;
P_000001b85826adc0 .param/l "STEP_REM" 1 11 34, +C4<00000000000000000000000000010000>;
v000001b8583289b0_0 .var "active", 0 0;
v000001b858327c90_0 .var "busy", 0 0;
v000001b858329450_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858327a10_0 .var "done", 0 0;
v000001b8583280f0_0 .net "frame_flat", 12543 0, v000001b858387ed0_0;  1 drivers
v000001b858327b50_0 .var/i "out_idx", 31 0;
v000001b8583294f0_0 .var/i "rem_accum", 31 0;
v000001b858328af0_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b858327ab0_0 .var "sampled_flat", 4095 0;
v000001b858327650_0 .var/i "src_index", 31 0;
v000001b8583285f0_0 .net "start", 0 0, v000001b858386d50_0;  1 drivers
v000001b858328a50_0 .var/i "tmp_rem", 31 0;
v000001b8583291d0_0 .var/i "tmp_src", 31 0;
S_000001b8580b3ee0 .scope module, "u_generator" "generator_pipeline" 4 110, 12 10 0, S_000001b85827c4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "seed_wr_en";
    .port_info 4 /INPUT 16 "seed_wr_data";
    .port_info 5 /OUTPUT 1 "seed_full";
    .port_info 6 /OUTPUT 7 "seed_level";
    .port_info 7 /INPUT 1 "feature_rd_en";
    .port_info 8 /OUTPUT 16 "feature_rd_data";
    .port_info 9 /OUTPUT 1 "feature_rd_valid";
    .port_info 10 /OUTPUT 1 "feature_empty";
    .port_info 11 /OUTPUT 8 "feature_level";
    .port_info 12 /OUTPUT 1 "busy";
    .port_info 13 /OUTPUT 1 "done";
P_000001b8580c7f10 .param/l "FEATURE_COUNT" 1 12 28, +C4<00000000000000000000000010000000>;
P_000001b8580c7f48 .param/l "FIN" 1 12 36, C4<110>;
P_000001b8580c7f80 .param/l "IDLE" 1 12 30, C4<000>;
P_000001b8580c7fb8 .param/l "L1" 1 12 32, C4<010>;
P_000001b8580c7ff0 .param/l "L2" 1 12 33, C4<011>;
P_000001b8580c8028 .param/l "L3" 1 12 34, C4<100>;
P_000001b8580c8060 .param/l "LOAD" 1 12 31, C4<001>;
P_000001b8580c8098 .param/l "OUTPUT" 1 12 35, C4<101>;
P_000001b8580c80d0 .param/l "SEED_COUNT" 1 12 27, +C4<00000000000000000000000001000000>;
L_000001b8582b36f0 .functor BUFZ 1, v000001b85837d860_0, C4<0>, C4<0>, C4<0>;
L_000001b8582b4100 .functor BUFZ 7, v000001b85837db80_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001b8582b2f10 .functor BUFZ 16, v000001b858328230_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001b8582b3140 .functor BUFZ 1, v000001b858327790_0, C4<0>, C4<0>, C4<0>;
L_000001b8582b25e0 .functor BUFZ 1, v000001b858328b90_0, C4<0>, C4<0>, C4<0>;
L_000001b8582b2650 .functor BUFZ 8, v000001b858328690_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b85837cf00_0 .var "busy", 0 0;
v000001b85837d9a0_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b85837c960_0 .var "done", 0 0;
v000001b85837e800_0 .net "feature_empty", 0 0, L_000001b8582b25e0;  alias, 1 drivers
v000001b85837c5a0_0 .net "feature_fifo_empty", 0 0, v000001b858328b90_0;  1 drivers
v000001b85837d2c0_0 .net "feature_fifo_full", 0 0, v000001b858327f10_0;  1 drivers
v000001b85837dd60_0 .net "feature_fifo_level_int", 7 0, v000001b858328690_0;  1 drivers
v000001b85837d180_0 .net "feature_fifo_rd_data", 15 0, v000001b858328230_0;  1 drivers
v000001b85837e4e0_0 .net "feature_fifo_rd_valid", 0 0, v000001b858327790_0;  1 drivers
v000001b85837d0e0_0 .var "feature_fifo_wr_data", 15 0;
v000001b85837c140_0 .var "feature_fifo_wr_en", 0 0;
v000001b85837ce60_0 .net "feature_level", 7 0, L_000001b8582b2650;  alias, 1 drivers
v000001b85837d680_0 .net "feature_rd_data", 15 0, L_000001b8582b2f10;  alias, 1 drivers
v000001b85837e580_0 .net "feature_rd_en", 0 0, v000001b858386cb0_0;  1 drivers
v000001b85837c6e0_0 .net "feature_rd_valid", 0 0, L_000001b8582b3140;  alias, 1 drivers
v000001b85837d7c0_0 .var "feature_store_idx", 7 0;
v000001b85837d040_0 .net "layer1_done", 0 0, v000001b85837b5c0_0;  1 drivers
v000001b85837e8a0_0 .net "layer1_out", 4095 0, v000001b85837a120_0;  1 drivers
v000001b85837d220_0 .net "layer2_done", 0 0, v000001b858329a20_0;  1 drivers
v000001b85837d540_0 .net "layer2_out", 4095 0, v000001b85832a1a0_0;  1 drivers
v000001b85837e620_0 .net "layer3_done", 0 0, v000001b85832aec0_0;  1 drivers
v000001b85837dea0_0 .net "layer3_out", 2047 0, v000001b85837dae0_0;  1 drivers
v000001b85837e080_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b85837e6c0_0 .var "seed_buffer", 1023 0;
v000001b85837e120_0 .net "seed_fifo_empty", 0 0, v000001b85837de00_0;  1 drivers
v000001b85837c280_0 .net "seed_fifo_full", 0 0, v000001b85837d860_0;  1 drivers
v000001b85837e1c0_0 .net "seed_fifo_level_int", 6 0, v000001b85837db80_0;  1 drivers
v000001b85837e260_0 .net "seed_fifo_rd_data", 15 0, v000001b85837e3a0_0;  1 drivers
v000001b85837d4a0_0 .var "seed_fifo_rd_en", 0 0;
v000001b85837e760_0 .net "seed_fifo_rd_valid", 0 0, v000001b85837dfe0_0;  1 drivers
v000001b85837c460_0 .net "seed_full", 0 0, L_000001b8582b36f0;  alias, 1 drivers
v000001b85837ca00_0 .net "seed_level", 6 0, L_000001b8582b4100;  alias, 1 drivers
v000001b85837c1e0_0 .var "seed_load_idx", 6 0;
v000001b85837c3c0_0 .net "seed_wr_data", 15 0, v000001b8583867b0_0;  1 drivers
v000001b85837c500_0 .net "seed_wr_en", 0 0, v000001b858387a70_0;  1 drivers
v000001b85837c780_0 .net "start", 0 0, v000001b858387430_0;  1 drivers
v000001b85837cbe0_0 .var "start_l1", 0 0;
v000001b85837fb60_0 .var "start_l2", 0 0;
v000001b85837fc00_0 .var "start_l3", 0 0;
v000001b85837f340_0 .var "state", 2 0;
S_000001b8580c8110 .scope module, "u_feature_fifo" "sync_fifo" 12 101, 10 6 0, S_000001b8580b3ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "level";
P_000001b858133370 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000000111>;
P_000001b8581333a8 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_000001b8581333e0 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000000010000000>;
L_000001b8582b34c0 .functor AND 1, v000001b85837c140_0, L_000001b8583899b0, C4<1>, C4<1>;
L_000001b8582b2730 .functor AND 1, v000001b858386cb0_0, L_000001b858389a50, C4<1>, C4<1>;
v000001b858327d30_0 .net *"_ivl_1", 0 0, L_000001b8583899b0;  1 drivers
v000001b858327dd0_0 .net *"_ivl_5", 0 0, L_000001b858389a50;  1 drivers
v000001b858327e70_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b8583276f0_0 .var "count", 7 0;
v000001b858327fb0_0 .var "count_next", 7 0;
v000001b858328b90_0 .var "empty", 0 0;
v000001b858327f10_0 .var "full", 0 0;
v000001b858328690_0 .var "level", 7 0;
v000001b858328e10 .array "mem", 127 0, 15 0;
v000001b858328230_0 .var "rd_data", 15 0;
v000001b858328c30_0 .net "rd_do", 0 0, L_000001b8582b2730;  1 drivers
v000001b858329310_0 .net "rd_en", 0 0, v000001b858386cb0_0;  alias, 1 drivers
v000001b858328730_0 .var "rd_ptr", 6 0;
v000001b858327790_0 .var "rd_valid", 0 0;
v000001b858328ff0_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b858328cd0_0 .net "wr_data", 15 0, v000001b85837d0e0_0;  1 drivers
v000001b8583293b0_0 .net "wr_do", 0 0, L_000001b8582b34c0;  1 drivers
v000001b858327830_0 .net "wr_en", 0 0, v000001b85837c140_0;  1 drivers
v000001b858328eb0_0 .var "wr_ptr", 6 0;
E_000001b8582b5ab0 .event anyedge, v000001b8583276f0_0, v000001b8583293b0_0, v000001b858328c30_0;
L_000001b8583899b0 .reduce/nor v000001b858327f10_0;
L_000001b858389a50 .reduce/nor v000001b858328b90_0;
S_000001b85814c100 .scope module, "u_l1" "layer1_generator" 12 114, 13 1 0, S_000001b8580b3ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001b858328f50_0 .net *"_ivl_0", 31 0, L_000001b858389af0;  1 drivers
v000001b858328410_0 .net *"_ivl_11", 31 0, L_000001b858389c30;  1 drivers
L_000001b85838a290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b858329130_0 .net/2u *"_ivl_12", 31 0, L_000001b85838a290;  1 drivers
v000001b858328190_0 .net *"_ivl_14", 31 0, L_000001b858388970;  1 drivers
v000001b8583282d0_0 .net *"_ivl_16", 33 0, L_000001b858388a10;  1 drivers
L_000001b85838a2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b858328370_0 .net *"_ivl_19", 1 0, L_000001b85838a2d8;  1 drivers
L_000001b85838a320 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001b85837b2a0_0 .net/2s *"_ivl_20", 33 0, L_000001b85838a320;  1 drivers
v000001b85837a3a0_0 .net/s *"_ivl_22", 33 0, L_000001b858388dd0;  1 drivers
v000001b85837b340_0 .net/s *"_ivl_26", 31 0, L_000001b8583e30a0;  1 drivers
v000001b85837be80_0 .net *"_ivl_28", 15 0, L_000001b8583e3d20;  1 drivers
L_000001b85838a1b8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85837aee0_0 .net *"_ivl_3", 24 0, L_000001b85838a1b8;  1 drivers
v000001b85837a8a0_0 .net *"_ivl_30", 31 0, L_000001b8583e2ce0;  1 drivers
L_000001b85838a368 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85837b840_0 .net *"_ivl_33", 22 0, L_000001b85838a368;  1 drivers
L_000001b85838a3b0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001b85837a300_0 .net/2u *"_ivl_34", 31 0, L_000001b85838a3b0;  1 drivers
v000001b85837bca0_0 .net *"_ivl_37", 31 0, L_000001b8583e3c80;  1 drivers
v000001b85837b660_0 .net *"_ivl_38", 31 0, L_000001b8583e2e20;  1 drivers
L_000001b85838a200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b85837bd40_0 .net/2u *"_ivl_4", 31 0, L_000001b85838a200;  1 drivers
L_000001b85838a3f8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85837a440_0 .net *"_ivl_41", 24 0, L_000001b85838a3f8;  1 drivers
v000001b85837a4e0_0 .net *"_ivl_42", 31 0, L_000001b8583e3000;  1 drivers
v000001b85837ada0_0 .net/s *"_ivl_44", 31 0, L_000001b8583e3280;  1 drivers
v000001b85837a6c0_0 .net *"_ivl_6", 31 0, L_000001b858389b90;  1 drivers
L_000001b85838a248 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001b85837bde0_0 .net/2u *"_ivl_8", 31 0, L_000001b85838a248;  1 drivers
v000001b85837ba20_0 .var/s "accumulator", 31 0;
v000001b85837a580_0 .var/s "bias_shifted", 31 0;
v000001b85837af80_0 .var "busy", 0 0;
v000001b85837b520_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b85837a620_0 .net/s "current_input", 15 0, L_000001b8583e3780;  1 drivers
v000001b85837bfc0_0 .net/s "current_product", 31 0, L_000001b8583e4860;  1 drivers
v000001b85837b5c0_0 .var "done", 0 0;
v000001b85837ad00_0 .net/s "flat_input_flat", 1023 0, v000001b85837e6c0_0;  1 drivers
v000001b85837a120_0 .var/s "flat_output_flat", 4095 0;
v000001b85837b0c0_0 .var "input_idx", 6 0;
v000001b85837a760 .array/s "layer1_gen_bias", 255 0, 15 0;
v000001b85837bf20 .array/s "layer1_gen_weights", 16383 0, 15 0;
v000001b85837a800_0 .var "neuron_idx", 8 0;
v000001b85837b3e0_0 .net/s "next_acc", 31 0, L_000001b8583e2920;  1 drivers
v000001b85837a1c0_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b85837a260_0 .net "start", 0 0, v000001b85837cbe0_0;  1 drivers
L_000001b858389af0 .concat [ 7 25 0 0], v000001b85837b0c0_0, L_000001b85838a1b8;
L_000001b858389b90 .arith/sum 32, L_000001b858389af0, L_000001b85838a200;
L_000001b858389c30 .arith/mult 32, L_000001b858389b90, L_000001b85838a248;
L_000001b858388970 .arith/sub 32, L_000001b858389c30, L_000001b85838a290;
L_000001b858388a10 .concat [ 32 2 0 0], L_000001b858388970, L_000001b85838a2d8;
L_000001b858388dd0 .arith/sub 34, L_000001b858388a10, L_000001b85838a320;
L_000001b8583e3780 .part/v.s v000001b85837e6c0_0, L_000001b858388dd0, 16;
L_000001b8583e30a0 .extend/s 32, L_000001b8583e3780;
L_000001b8583e3d20 .array/port v000001b85837bf20, L_000001b8583e3000;
L_000001b8583e2ce0 .concat [ 9 23 0 0], v000001b85837a800_0, L_000001b85838a368;
L_000001b8583e3c80 .arith/mult 32, L_000001b8583e2ce0, L_000001b85838a3b0;
L_000001b8583e2e20 .concat [ 7 25 0 0], v000001b85837b0c0_0, L_000001b85838a3f8;
L_000001b8583e3000 .arith/sum 32, L_000001b8583e3c80, L_000001b8583e2e20;
L_000001b8583e3280 .extend/s 32, L_000001b8583e3d20;
L_000001b8583e4860 .arith/mult 32, L_000001b8583e30a0, L_000001b8583e3280;
L_000001b8583e2920 .arith/sum 32, v000001b85837ba20_0, L_000001b8583e4860;
S_000001b85812e270 .scope module, "u_l2" "layer2_generator" 12 123, 14 1 0, S_000001b8580b3ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001b85837b980_0 .net *"_ivl_0", 31 0, L_000001b8583e4360;  1 drivers
v000001b85837b160_0 .net *"_ivl_11", 31 0, L_000001b8583e3140;  1 drivers
L_000001b85838a518 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b85837ae40_0 .net/2u *"_ivl_12", 31 0, L_000001b85838a518;  1 drivers
v000001b85837ab20_0 .net *"_ivl_14", 31 0, L_000001b8583e31e0;  1 drivers
v000001b85837b020_0 .net *"_ivl_16", 33 0, L_000001b8583e2c40;  1 drivers
L_000001b85838a560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b85837bb60_0 .net *"_ivl_19", 1 0, L_000001b85838a560;  1 drivers
L_000001b85838a5a8 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001b85837b200_0 .net/2s *"_ivl_20", 33 0, L_000001b85838a5a8;  1 drivers
v000001b85837abc0_0 .net/s *"_ivl_22", 33 0, L_000001b8583e3fa0;  1 drivers
v000001b85837b480_0 .net/s *"_ivl_26", 31 0, L_000001b8583e24c0;  1 drivers
v000001b85837a940_0 .net *"_ivl_28", 15 0, L_000001b8583e4400;  1 drivers
L_000001b85838a440 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85837b700_0 .net *"_ivl_3", 22 0, L_000001b85838a440;  1 drivers
v000001b85837bc00_0 .net *"_ivl_30", 31 0, L_000001b8583e3be0;  1 drivers
L_000001b85838a5f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85837b8e0_0 .net *"_ivl_33", 22 0, L_000001b85838a5f0;  1 drivers
L_000001b85838a638 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001b85837a9e0_0 .net/2u *"_ivl_34", 31 0, L_000001b85838a638;  1 drivers
v000001b85837b7a0_0 .net *"_ivl_37", 31 0, L_000001b8583e2380;  1 drivers
v000001b85837aa80_0 .net *"_ivl_38", 31 0, L_000001b8583e3320;  1 drivers
L_000001b85838a488 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b85837bac0_0 .net/2u *"_ivl_4", 31 0, L_000001b85838a488;  1 drivers
L_000001b85838a680 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85837ac60_0 .net *"_ivl_41", 22 0, L_000001b85838a680;  1 drivers
v000001b858329f20_0 .net *"_ivl_42", 31 0, L_000001b8583e26a0;  1 drivers
v000001b85832a100_0 .net/s *"_ivl_44", 31 0, L_000001b8583e3820;  1 drivers
v000001b85832ac40_0 .net *"_ivl_6", 31 0, L_000001b8583e40e0;  1 drivers
L_000001b85838a4d0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001b8583297a0_0 .net/2u *"_ivl_8", 31 0, L_000001b85838a4d0;  1 drivers
v000001b85832a2e0_0 .var/s "accumulator", 31 0;
v000001b8583298e0_0 .var/s "bias_shifted", 31 0;
v000001b85832b1e0_0 .var "busy", 0 0;
v000001b85832b280_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858329b60_0 .net/s "current_input", 15 0, L_000001b8583e38c0;  1 drivers
v000001b858329980_0 .net/s "current_product", 31 0, L_000001b8583e2240;  1 drivers
v000001b858329a20_0 .var "done", 0 0;
v000001b85832a600_0 .net/s "flat_input_flat", 4095 0, v000001b85837a120_0;  alias, 1 drivers
v000001b85832a1a0_0 .var/s "flat_output_flat", 4095 0;
v000001b85832a920_0 .var "input_idx", 8 0;
v000001b85832b3c0 .array/s "layer2_gen_bias", 255 0, 15 0;
v000001b85832b460 .array/s "layer2_gen_weights", 65535 0, 15 0;
v000001b858329ac0_0 .var "neuron_idx", 8 0;
v000001b85832a420_0 .net/s "next_acc", 31 0, L_000001b8583e2880;  1 drivers
v000001b858329c00_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b85832ace0_0 .net "start", 0 0, v000001b85837fb60_0;  1 drivers
L_000001b8583e4360 .concat [ 9 23 0 0], v000001b85832a920_0, L_000001b85838a440;
L_000001b8583e40e0 .arith/sum 32, L_000001b8583e4360, L_000001b85838a488;
L_000001b8583e3140 .arith/mult 32, L_000001b8583e40e0, L_000001b85838a4d0;
L_000001b8583e31e0 .arith/sub 32, L_000001b8583e3140, L_000001b85838a518;
L_000001b8583e2c40 .concat [ 32 2 0 0], L_000001b8583e31e0, L_000001b85838a560;
L_000001b8583e3fa0 .arith/sub 34, L_000001b8583e2c40, L_000001b85838a5a8;
L_000001b8583e38c0 .part/v.s v000001b85837a120_0, L_000001b8583e3fa0, 16;
L_000001b8583e24c0 .extend/s 32, L_000001b8583e38c0;
L_000001b8583e4400 .array/port v000001b85832b460, L_000001b8583e26a0;
L_000001b8583e3be0 .concat [ 9 23 0 0], v000001b858329ac0_0, L_000001b85838a5f0;
L_000001b8583e2380 .arith/mult 32, L_000001b8583e3be0, L_000001b85838a638;
L_000001b8583e3320 .concat [ 9 23 0 0], v000001b85832a920_0, L_000001b85838a680;
L_000001b8583e26a0 .arith/sum 32, L_000001b8583e2380, L_000001b8583e3320;
L_000001b8583e3820 .extend/s 32, L_000001b8583e4400;
L_000001b8583e2240 .arith/mult 32, L_000001b8583e24c0, L_000001b8583e3820;
L_000001b8583e2880 .arith/sum 32, v000001b85832a2e0_0, L_000001b8583e2240;
S_000001b85812dbd0 .scope module, "u_l3" "layer3_generator" 12 132, 15 1 0, S_000001b8580b3ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001b858329fc0_0 .net *"_ivl_0", 31 0, L_000001b8583e2ba0;  1 drivers
v000001b858329840_0 .net *"_ivl_11", 31 0, L_000001b8583e33c0;  1 drivers
L_000001b85838a7a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b858329ca0_0 .net/2u *"_ivl_12", 31 0, L_000001b85838a7a0;  1 drivers
v000001b85832b320_0 .net *"_ivl_14", 31 0, L_000001b8583e2420;  1 drivers
v000001b858329660_0 .net *"_ivl_16", 33 0, L_000001b8583e3e60;  1 drivers
L_000001b85838a7e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b85832a060_0 .net *"_ivl_19", 1 0, L_000001b85838a7e8;  1 drivers
L_000001b85838a830 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001b85832a240_0 .net/2s *"_ivl_20", 33 0, L_000001b85838a830;  1 drivers
v000001b858329700_0 .net/s *"_ivl_22", 33 0, L_000001b8583e4900;  1 drivers
v000001b85832ad80_0 .net/s *"_ivl_26", 31 0, L_000001b8583e2ec0;  1 drivers
v000001b85832a4c0_0 .net *"_ivl_28", 15 0, L_000001b8583e3f00;  1 drivers
L_000001b85838a6c8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b858329de0_0 .net *"_ivl_3", 22 0, L_000001b85838a6c8;  1 drivers
v000001b858329d40_0 .net *"_ivl_30", 31 0, L_000001b8583e2560;  1 drivers
L_000001b85838a878 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85832aa60_0 .net *"_ivl_33", 23 0, L_000001b85838a878;  1 drivers
L_000001b85838a8c0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001b85832a740_0 .net/2u *"_ivl_34", 31 0, L_000001b85838a8c0;  1 drivers
v000001b85832a380_0 .net *"_ivl_37", 31 0, L_000001b8583e2d80;  1 drivers
v000001b85832ae20_0 .net *"_ivl_38", 31 0, L_000001b8583e42c0;  1 drivers
L_000001b85838a710 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b85832a560_0 .net/2u *"_ivl_4", 31 0, L_000001b85838a710;  1 drivers
L_000001b85838a908 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85832b0a0_0 .net *"_ivl_41", 22 0, L_000001b85838a908;  1 drivers
v000001b85832b500_0 .net *"_ivl_42", 31 0, L_000001b8583e44a0;  1 drivers
v000001b85832a6a0_0 .net/s *"_ivl_44", 31 0, L_000001b8583e3500;  1 drivers
v000001b858329e80_0 .net *"_ivl_6", 31 0, L_000001b8583e3dc0;  1 drivers
L_000001b85838a758 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001b85832af60_0 .net/2u *"_ivl_8", 31 0, L_000001b85838a758;  1 drivers
v000001b85832b140_0 .var/s "accumulator", 31 0;
v000001b85832a7e0_0 .var/s "bias_shifted", 31 0;
v000001b85832a880_0 .var "busy", 0 0;
v000001b85832a9c0_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b85832ab00_0 .net/s "current_input", 15 0, L_000001b8583e29c0;  1 drivers
v000001b85832aba0_0 .net/s "current_product", 31 0, L_000001b8583e2f60;  1 drivers
v000001b85832aec0_0 .var "done", 0 0;
v000001b85832b000_0 .net/s "flat_input_flat", 4095 0, v000001b85832a1a0_0;  alias, 1 drivers
v000001b85837dae0_0 .var/s "flat_output_flat", 2047 0;
v000001b85837dcc0_0 .var "input_idx", 8 0;
v000001b85837d400 .array/s "layer3_gen_bias", 127 0, 15 0;
v000001b85837caa0 .array/s "layer3_gen_weights", 32767 0, 15 0;
v000001b85837da40_0 .var "neuron_idx", 7 0;
v000001b85837cb40_0 .net/s "next_acc", 31 0, L_000001b8583e3460;  1 drivers
v000001b85837dc20_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b85837c820_0 .net "start", 0 0, v000001b85837fc00_0;  1 drivers
L_000001b8583e2ba0 .concat [ 9 23 0 0], v000001b85837dcc0_0, L_000001b85838a6c8;
L_000001b8583e3dc0 .arith/sum 32, L_000001b8583e2ba0, L_000001b85838a710;
L_000001b8583e33c0 .arith/mult 32, L_000001b8583e3dc0, L_000001b85838a758;
L_000001b8583e2420 .arith/sub 32, L_000001b8583e33c0, L_000001b85838a7a0;
L_000001b8583e3e60 .concat [ 32 2 0 0], L_000001b8583e2420, L_000001b85838a7e8;
L_000001b8583e4900 .arith/sub 34, L_000001b8583e3e60, L_000001b85838a830;
L_000001b8583e29c0 .part/v.s v000001b85832a1a0_0, L_000001b8583e4900, 16;
L_000001b8583e2ec0 .extend/s 32, L_000001b8583e29c0;
L_000001b8583e3f00 .array/port v000001b85837caa0, L_000001b8583e44a0;
L_000001b8583e2560 .concat [ 8 24 0 0], v000001b85837da40_0, L_000001b85838a878;
L_000001b8583e2d80 .arith/mult 32, L_000001b8583e2560, L_000001b85838a8c0;
L_000001b8583e42c0 .concat [ 9 23 0 0], v000001b85837dcc0_0, L_000001b85838a908;
L_000001b8583e44a0 .arith/sum 32, L_000001b8583e2d80, L_000001b8583e42c0;
L_000001b8583e3500 .extend/s 32, L_000001b8583e3f00;
L_000001b8583e2f60 .arith/mult 32, L_000001b8583e2ec0, L_000001b8583e3500;
L_000001b8583e3460 .arith/sum 32, v000001b85832b140_0, L_000001b8583e2f60;
S_000001b858127320 .scope module, "u_seed_fifo" "sync_fifo" 12 84, 10 6 0, S_000001b8580b3ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 7 "level";
P_000001b858132ea0 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000000110>;
P_000001b858132ed8 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_000001b858132f10 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000000001000000>;
L_000001b8582b3060 .functor AND 1, v000001b858387a70_0, L_000001b858388bf0, C4<1>, C4<1>;
L_000001b8582b26c0 .functor AND 1, v000001b85837d4a0_0, L_000001b858389f50, C4<1>, C4<1>;
v000001b85837c8c0_0 .net *"_ivl_1", 0 0, L_000001b858388bf0;  1 drivers
v000001b85837d5e0_0 .net *"_ivl_5", 0 0, L_000001b858389f50;  1 drivers
v000001b85837e300_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b85837d900_0 .var "count", 6 0;
v000001b85837df40_0 .var "count_next", 6 0;
v000001b85837de00_0 .var "empty", 0 0;
v000001b85837d860_0 .var "full", 0 0;
v000001b85837db80_0 .var "level", 6 0;
v000001b85837cfa0 .array "mem", 63 0, 15 0;
v000001b85837e3a0_0 .var "rd_data", 15 0;
v000001b85837cc80_0 .net "rd_do", 0 0, L_000001b8582b26c0;  1 drivers
v000001b85837d360_0 .net "rd_en", 0 0, v000001b85837d4a0_0;  1 drivers
v000001b85837d720_0 .var "rd_ptr", 5 0;
v000001b85837dfe0_0 .var "rd_valid", 0 0;
v000001b85837c320_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b85837cd20_0 .net "wr_data", 15 0, v000001b8583867b0_0;  alias, 1 drivers
v000001b85837cdc0_0 .net "wr_do", 0 0, L_000001b8582b3060;  1 drivers
v000001b85837c640_0 .net "wr_en", 0 0, v000001b858387a70_0;  alias, 1 drivers
v000001b85837e440_0 .var "wr_ptr", 5 0;
E_000001b8582b66b0 .event anyedge, v000001b85837d900_0, v000001b85837cdc0_0, v000001b85837cc80_0;
L_000001b858388bf0 .reduce/nor v000001b85837d860_0;
L_000001b858389f50 .reduce/nor v000001b85837de00_0;
S_000001b8582d7280 .scope module, "u_loader" "pixel_serial_loader" 4 40, 16 14 0, S_000001b85827c4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "frame_consume";
    .port_info 6 /OUTPUT 1 "frame_valid";
    .port_info 7 /OUTPUT 12544 "frame_flat";
P_000001b858126690 .param/l "COLLECT" 1 16 98, C4<00>;
P_000001b8581266c8 .param/l "DATA_WIDTH" 0 16 16, +C4<00000000000000000000000000010000>;
P_000001b858126700 .param/l "FIFO_ADDR_W" 0 16 19, +C4<00000000000000000000000000001010>;
P_000001b858126738 .param/l "FIFO_DEPTH" 0 16 18, +C4<00000000000000000000010000000000>;
P_000001b858126770 .param/l "FRAME_SLOT_W" 0 16 20, +C4<00000000000000000000000000000100>;
P_000001b8581267a8 .param/l "LOAD_CAP" 1 16 100, C4<10>;
P_000001b8581267e0 .param/l "LOAD_REQ" 1 16 99, C4<01>;
P_000001b858126818 .param/l "PIXEL_COUNT" 0 16 15, +C4<00000000000000000000001100010000>;
P_000001b858126850 .param/l "PIXEL_SCALE" 0 16 17, +C4<00000000000000000000000000001000>;
P_000001b858126888 .param/l "READY" 1 16 101, C4<11>;
L_000001b8582b3370 .functor AND 1, v000001b858388b50_0, L_000001b858389550, C4<1>, C4<1>;
L_000001b85838a128 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v000001b85837fa20_0 .net/2u *"_ivl_4", 15 0, L_000001b85838a128;  1 drivers
L_000001b85838a170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b85837ea80_0 .net/2u *"_ivl_6", 15 0, L_000001b85838a170;  1 drivers
v000001b85837ed00_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b85837f8e0_0 .net "fifo_din", 15 0, L_000001b8583897d0;  1 drivers
v000001b85837ffc0_0 .net "fifo_empty", 0 0, v000001b85837eda0_0;  1 drivers
v000001b85837f700_0 .net "fifo_full", 0 0, v000001b85837eee0_0;  1 drivers
v000001b85837e940_0 .net "fifo_level", 10 0, v000001b85837ebc0_0;  1 drivers
v000001b85837f200_0 .net "fifo_rd_data", 15 0, v000001b85837ef80_0;  1 drivers
v000001b85837f2a0_0 .net "fifo_rd_en", 0 0, v000001b85837f980_0;  1 drivers
v000001b85837f980_0 .var "fifo_rd_en_r", 0 0;
v000001b85837e9e0_0 .net "fifo_rd_valid", 0 0, v000001b85837fde0_0;  1 drivers
v000001b85837f3e0_0 .net "frame_consume", 0 0, v000001b858386170_0;  1 drivers
v000001b85837f480_0 .var "frame_dequeue_flag", 0 0;
v000001b85837fac0_0 .var "frame_flat", 12543 0;
v000001b85837f5c0_0 .var "frame_slots", 4 0;
v000001b858380970_0 .var "frame_valid", 0 0;
v000001b8583828b0_0 .var "load_idx", 15 0;
v000001b858380510_0 .net "pixel_accept", 0 0, L_000001b8582b3370;  1 drivers
v000001b858381a50_0 .net "pixel_bit", 0 0, v000001b858389230_0;  alias, 1 drivers
v000001b858380150_0 .net "pixel_bit_ready", 0 0, L_000001b858389550;  alias, 1 drivers
v000001b858380d30_0 .net "pixel_bit_valid", 0 0, v000001b858388b50_0;  alias, 1 drivers
v000001b858381690_0 .var "pixel_count", 15 0;
v000001b8583826d0_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b8583823b0_0 .var "state", 1 0;
L_000001b858389550 .reduce/nor v000001b85837eee0_0;
L_000001b8583897d0 .functor MUXZ 16, L_000001b85838a170, L_000001b85838a128, v000001b858389230_0, C4<>;
S_000001b8582d75a0 .scope module, "u_pixel_fifo" "sync_fifo" 16 53, 10 6 0, S_000001b8582d7280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 11 "level";
P_000001b858133580 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000001010>;
P_000001b8581335b8 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_000001b8581335f0 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000010000000000>;
L_000001b8582b3d10 .functor AND 1, L_000001b8582b3370, L_000001b858389870, C4<1>, C4<1>;
L_000001b8582b3920 .functor AND 1, v000001b85837f980_0, L_000001b858389910, C4<1>, C4<1>;
v000001b85837f520_0 .net *"_ivl_1", 0 0, L_000001b858389870;  1 drivers
v000001b85837fca0_0 .net *"_ivl_5", 0 0, L_000001b858389910;  1 drivers
v000001b85837ee40_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b85837ec60_0 .var "count", 10 0;
v000001b85837fd40_0 .var "count_next", 10 0;
v000001b85837eda0_0 .var "empty", 0 0;
v000001b85837eee0_0 .var "full", 0 0;
v000001b85837ebc0_0 .var "level", 10 0;
v000001b85837f160 .array "mem", 1023 0, 15 0;
v000001b85837ef80_0 .var "rd_data", 15 0;
v000001b85837f660_0 .net "rd_do", 0 0, L_000001b8582b3920;  1 drivers
v000001b85837f020_0 .net "rd_en", 0 0, v000001b85837f980_0;  alias, 1 drivers
v000001b85837f0c0_0 .var "rd_ptr", 9 0;
v000001b85837fde0_0 .var "rd_valid", 0 0;
v000001b85837fe80_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b85837ff20_0 .net "wr_data", 15 0, L_000001b8583897d0;  alias, 1 drivers
v000001b85837f7a0_0 .net "wr_do", 0 0, L_000001b8582b3d10;  1 drivers
v000001b85837f840_0 .net "wr_en", 0 0, L_000001b8582b3370;  alias, 1 drivers
v000001b85837eb20_0 .var "wr_ptr", 9 0;
E_000001b8582b5cf0 .event anyedge, v000001b85837ec60_0, v000001b85837f7a0_0, v000001b85837f660_0;
L_000001b858389870 .reduce/nor v000001b85837eee0_0;
L_000001b858389910 .reduce/nor v000001b85837eda0_0;
S_000001b8582d70f0 .scope module, "u_seed_bank" "seed_lfsr_bank" 4 89, 17 10 0, S_000001b85827c4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1024 "seed_flat";
    .port_info 4 /OUTPUT 1 "done";
P_000001b858133630 .param/l "DATA_WIDTH" 0 17 12, +C4<00000000000000000000000000010000>;
P_000001b858133668 .param/l "INDEX_WIDTH" 1 17 31, +C4<00000000000000000000000000000110>;
P_000001b8581336a0 .param/l "SEED_COUNT" 0 17 11, +C4<00000000000000000000000001000000>;
L_000001b8582b2e30 .functor XOR 1, L_000001b858388d30, L_000001b858389d70, C4<0>, C4<0>;
L_000001b8582b2ea0 .functor XOR 1, L_000001b8582b2e30, L_000001b858388c90, C4<0>, C4<0>;
L_000001b8582b33e0 .functor XOR 1, L_000001b8582b2ea0, L_000001b858389eb0, C4<0>, C4<0>;
v000001b8583806f0_0 .net *"_ivl_1", 0 0, L_000001b858388d30;  1 drivers
v000001b8583801f0_0 .net *"_ivl_11", 0 0, L_000001b858389eb0;  1 drivers
v000001b8583805b0_0 .net *"_ivl_3", 0 0, L_000001b858389d70;  1 drivers
v000001b858381c30_0 .net *"_ivl_4", 0 0, L_000001b8582b2e30;  1 drivers
v000001b858380830_0 .net *"_ivl_7", 0 0, L_000001b858388c90;  1 drivers
v000001b858381870_0 .net *"_ivl_8", 0 0, L_000001b8582b2ea0;  1 drivers
v000001b858380dd0_0 .var "busy", 0 0;
v000001b858380e70_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858380a10_0 .var "done", 0 0;
v000001b858382770_0 .net "feedback", 0 0, L_000001b8582b33e0;  1 drivers
v000001b858381d70_0 .var "lfsr", 15 0;
v000001b8583814b0_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b858381cd0_0 .var "sample_idx", 6 0;
v000001b858382630_0 .var "seed_flat", 1023 0;
v000001b858380bf0_0 .net "start", 0 0, v000001b858388470_0;  1 drivers
L_000001b858388d30 .part v000001b858381d70_0, 15, 1;
L_000001b858389d70 .part v000001b858381d70_0, 13, 1;
L_000001b858388c90 .part v000001b858381d70_0, 12, 1;
L_000001b858389eb0 .part v000001b858381d70_0, 10, 1;
S_000001b8582d7be0 .scope function.vec4.u32, "calc_width" "calc_width" 17 21, 17 21 0, S_000001b8582d70f0;
 .timescale -9 -12;
; Variable calc_width is vec4 return value of scope S_000001b8582d7be0
v000001b858381730_0 .var/i "i", 31 0;
v000001b858380c90_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_seed_bank.calc_width ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000001b858380c90_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b858381730_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001b858381730_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load calc_width (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000001b858381730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001b858381730_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001b8582d7d70 .scope module, "u_vector_expander" "vector_expander" 4 181, 18 11 0, S_000001b85827c4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 4096 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001b85826a3e0 .param/l "DATA_WIDTH" 0 18 14, +C4<00000000000000000000000000010000>;
P_000001b85826a418 .param/l "INPUT_COUNT" 0 18 12, +C4<00000000000000000000000010000000>;
P_000001b85826a450 .param/l "IN_IDX_WIDTH" 1 18 43, +C4<00000000000000000000000000000111>;
P_000001b85826a488 .param/l "OUTPUT_COUNT" 0 18 13, +C4<00000000000000000000000100000000>;
P_000001b85826a4c0 .param/l "OUT_IDX_WIDTH" 1 18 42, +C4<00000000000000000000000000001000>;
v000001b858382810_0 .var "busy", 0 0;
v000001b858381550_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b8583808d0_0 .var "done", 0 0;
v000001b8583815f0_0 .var "input_buffer", 2047 0;
v000001b858382310_0 .var/i "lut_idx", 31 0;
v000001b8583803d0_0 .var "out_idx", 7 0;
v000001b858380790_0 .var "processing", 0 0;
v000001b858380f10_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b858380fb0 .array "src_index_lut", 255 0, 6 0;
v000001b858381050_0 .net "start", 0 0, v000001b8583876b0_0;  1 drivers
v000001b8583810f0_0 .net "vector_in", 2047 0, v000001b858381e10_0;  alias, 1 drivers
v000001b8583824f0_0 .var "vector_out", 4095 0;
S_000001b8582d7a50 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 18 32, 18 32 0, S_000001b8582d7d70;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001b8582d7a50
v000001b8583817d0_0 .var/i "i", 31 0;
v000001b858381230_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_vector_expander.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b858381230_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b8583817d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001b8583817d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b8583817d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001b8583817d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001b8582d7730 .scope module, "u_vector_sigmoid" "vector_sigmoid" 4 142, 19 12 0, S_000001b85827c4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "data_in";
    .port_info 4 /OUTPUT 2048 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001b8580c82a0 .param/l "DATA_WIDTH" 0 19 14, +C4<00000000000000000000000000010000>;
P_000001b8580c82d8 .param/l "ELEMENT_COUNT" 0 19 13, +C4<00000000000000000000000010000000>;
P_000001b8580c8310 .param/l "INDEX_WIDTH" 1 19 43, +C4<00000000000000000000000000000111>;
P_000001b8580c8348 .param/l "Q_FRAC" 0 19 15, +C4<00000000000000000000000000001000>;
v000001b858381410_0 .var "busy", 0 0;
v000001b8583819b0_0 .var "capture_idx", 7 0;
v000001b858382590_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858381af0_0 .net "data_in", 2047 0, v000001b858386670_0;  1 drivers
v000001b858381e10_0 .var "data_out", 2047 0;
v000001b858381eb0_0 .var "done", 0 0;
v000001b858381f50_0 .var "feed_idx", 7 0;
v000001b858381ff0_0 .var "feed_pending", 0 0;
v000001b858382450_0 .var "processing", 0 0;
v000001b858382090_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b858382130_0 .var/s "sigmoid_in", 15 0;
v000001b8583821d0_0 .net/s "sigmoid_out", 15 0, v000001b858381370_0;  1 drivers
v000001b858383170_0 .var "stage_valid", 0 0;
v000001b858382ef0_0 .net "start", 0 0, v000001b858386b70_0;  1 drivers
S_000001b8582d7410 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 19 33, 19 33 0, S_000001b8582d7730;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001b8582d7410
v000001b858380290_0 .var/i "i", 31 0;
v000001b858380330_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_vector_sigmoid.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b858380330_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b858380290_0, 0, 32;
T_2.4 ;
    %load/vec4 v000001b858380290_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b858380290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001b858380290_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001b8582d78c0 .scope module, "shared_sigmoid" "sigmoid_approx" 19 57, 20 10 0, S_000001b8582d7730;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_000001b85826b4c0 .param/l "DATA_WIDTH" 0 20 11, +C4<00000000000000000000000000010000>;
P_000001b85826b4f8 .param/l "HALF_Q" 1 20 20, +C4<0000000010000000>;
P_000001b85826b530 .param/l "ONE_Q" 1 20 19, +C4<0000000100000000>;
P_000001b85826b568 .param/l "Q_FRAC" 0 20 12, +C4<00000000000000000000000000001000>;
P_000001b85826b5a0 .param/l "SAT_LIMIT" 0 20 13, +C4<00000000000000000000010000000000>;
v000001b858381190_0 .net/s *"_ivl_0", 17 0, L_000001b8583e35a0;  1 drivers
v000001b858380b50_0 .net *"_ivl_4", 15 0, L_000001b8583e3960;  1 drivers
L_000001b85838a950 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v000001b858380470_0 .net/2s *"_ivl_6", 17 0, L_000001b85838a950;  1 drivers
v000001b8583812d0_0 .net/s "approx", 17 0, L_000001b8583e4180;  1 drivers
v000001b858381b90_0 .net/s "data_in", 15 0, v000001b858382130_0;  1 drivers
v000001b858381370_0 .var/s "data_out", 15 0;
v000001b858382270_0 .net/s "scaled", 17 0, L_000001b8583e2a60;  1 drivers
E_000001b8582b6170 .event anyedge, v000001b858381b90_0, v000001b8583812d0_0;
L_000001b8583e35a0 .extend/s 18, v000001b858382130_0;
L_000001b8583e3960 .part L_000001b8583e35a0, 2, 16;
L_000001b8583e2a60 .extend/s 18, L_000001b8583e3960;
L_000001b8583e4180 .arith/sum 18, L_000001b85838a950, L_000001b8583e2a60;
S_000001b8582d7f00 .scope module, "u_vector_upsampler" "vector_upsampler" 4 195, 21 13 0, S_000001b85827c4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 12544 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001b85826c6c0 .param/l "DATA_WIDTH" 0 21 16, +C4<00000000000000000000000000010000>;
P_000001b85826c6f8 .param/l "INPUT_COUNT" 0 21 14, +C4<00000000000000000000000010000000>;
P_000001b85826c730 .param/l "IN_IDX_WIDTH" 1 21 45, +C4<00000000000000000000000000000111>;
P_000001b85826c768 .param/l "OUTPUT_COUNT" 0 21 15, +C4<00000000000000000000001100010000>;
P_000001b85826c7a0 .param/l "OUT_IDX_WIDTH" 1 21 44, +C4<00000000000000000000000000001010>;
v000001b858383710_0 .var "busy", 0 0;
v000001b858382e50_0 .net "clk", 0 0, v000001b8583892d0_0;  alias, 1 drivers
v000001b858382d10_0 .var "done", 0 0;
v000001b858383210_0 .var "input_buffer", 2047 0;
v000001b858383030_0 .var/i "lut_idx", 31 0;
v000001b858383350_0 .var "out_idx", 9 0;
v000001b8583830d0_0 .var "processing", 0 0;
v000001b858383530_0 .net "rst", 0 0, v000001b858389730_0;  alias, 1 drivers
v000001b858383cb0 .array "src_index_lut", 783 0, 6 0;
v000001b8583835d0_0 .net "start", 0 0, v000001b858388f10_0;  1 drivers
v000001b8583832b0_0 .net "vector_in", 2047 0, v000001b858381e10_0;  alias, 1 drivers
v000001b858383a30_0 .var "vector_out", 12543 0;
S_000001b858385be0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 21 34, 21 34 0, S_000001b8582d7f00;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001b858385be0
v000001b858382f90_0 .var/i "i", 31 0;
v000001b858382c70_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_vector_upsampler.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b858382c70_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b858382f90_0, 0, 32;
T_3.6 ;
    %load/vec4 v000001b858382f90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b858382f90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001b858382f90_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001b858385280 .scope task, "send_frame_pattern" "send_frame_pattern" 3 76, 3 76 0, S_000001b8582315e0;
 .timescale -9 -12;
v000001b858388fb0_0 .var/i "idx", 31 0;
E_000001b8582b61b0 .event posedge, v000001b85828fca0_0;
TD_gan_serial_tb.send_frame_pattern ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b858388fb0_0, 0, 32;
T_4.8 ;
    %load/vec4 v000001b858388fb0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001b858388fb0_0;
    %pushi/vec4 7, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v000001b858389230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b858388b50_0, 0, 1;
    %wait E_000001b8582b61b0;
T_4.12 ;
    %load/vec4 v000001b858389370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.13, 8;
    %wait E_000001b8582b61b0;
    %jmp T_4.12;
T_4.13 ;
    %load/vec4 v000001b858388fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b858388fb0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b858388b50_0, 0, 1;
    %end;
    .scope S_000001b8582d75a0;
T_5 ;
    %end;
    .thread T_5;
    .scope S_000001b8582d75a0;
T_6 ;
    %wait E_000001b8582b5cf0;
    %load/vec4 v000001b85837ec60_0;
    %store/vec4 v000001b85837fd40_0, 0, 11;
    %load/vec4 v000001b85837f7a0_0;
    %load/vec4 v000001b85837f660_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v000001b85837ec60_0;
    %store/vec4 v000001b85837fd40_0, 0, 11;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v000001b85837ec60_0;
    %addi 1, 0, 11;
    %store/vec4 v000001b85837fd40_0, 0, 11;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v000001b85837ec60_0;
    %subi 1, 0, 11;
    %store/vec4 v000001b85837fd40_0, 0, 11;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b8582d75a0;
T_7 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b85837fe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b85837ef80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837fde0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b85837eb20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b85837f0c0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001b85837ec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837eee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837eda0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001b85837ebc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837fde0_0, 0;
    %load/vec4 v000001b85837f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b85837ff20_0;
    %load/vec4 v000001b85837eb20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b85837f160, 0, 4;
    %load/vec4 v000001b85837eb20_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b85837eb20_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001b85837eb20_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001b85837eb20_0, 0;
T_7.5 ;
T_7.2 ;
    %load/vec4 v000001b85837f660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v000001b85837f0c0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b85837f160, 4;
    %assign/vec4 v000001b85837ef80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837fde0_0, 0;
    %load/vec4 v000001b85837f0c0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b85837f0c0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001b85837f0c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001b85837f0c0_0, 0;
T_7.9 ;
T_7.6 ;
    %load/vec4 v000001b85837fd40_0;
    %assign/vec4 v000001b85837ec60_0, 0;
    %load/vec4 v000001b85837fd40_0;
    %assign/vec4 v000001b85837ebc0_0, 0;
    %load/vec4 v000001b85837fd40_0;
    %pad/u 32;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b85837eee0_0, 0;
    %load/vec4 v000001b85837fd40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b85837eda0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b8582d7280;
T_8 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b8583826d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b858381690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b85837f5c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b858380510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001b858381690_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b858381690_0, 0;
    %load/vec4 v000001b85837f5c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001b85837f5c0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001b858381690_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001b858381690_0, 0;
T_8.5 ;
T_8.2 ;
    %load/vec4 v000001b85837f480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.8, 9;
    %load/vec4 v000001b85837f5c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v000001b85837f5c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v000001b85837f5c0_0, 0;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b8582d7280;
T_9 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b8583826d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b8583823b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b8583828b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858380970_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001b85837fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837f480_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837f980_0, 0;
    %load/vec4 v000001b8583823b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b8583823b0_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858380970_0, 0;
    %load/vec4 v000001b85837f5c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b8583823b0_0, 0;
T_9.8 ;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v000001b85837ffc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837f980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b8583823b0_0, 0;
T_9.10 ;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v000001b85837e9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v000001b85837f200_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b8583828b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b85837fac0_0, 4, 5;
    %load/vec4 v000001b8583828b0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b8583823b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858380970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b8583828b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837f480_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v000001b8583828b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001b8583828b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b8583823b0_0, 0;
T_9.15 ;
T_9.12 ;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v000001b85837f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858380970_0, 0;
    %load/vec4 v000001b85837f5c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.19, 8;
T_9.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.19, 8;
 ; End of false expr.
    %blend;
T_9.19;
    %assign/vec4 v000001b8583823b0_0, 0;
T_9.16 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b8580b3d50;
T_10 ;
    %end;
    .thread T_10;
    .scope S_000001b8580b3d50;
T_11 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858328af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583289b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b858327b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b858327650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b8583294f0_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001b858327ab0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327a10_0, 0;
    %load/vec4 v000001b8583285f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v000001b8583289b0_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583289b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858327c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b858327b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b858327650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b8583294f0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001b8583289b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v000001b8583280f0_0;
    %load/vec4 v000001b858327650_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b858327b50_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b858327ab0_0, 4, 5;
    %load/vec4 v000001b858327b50_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_11.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583289b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858327a10_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v000001b858327b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b858327b50_0, 0;
    %load/vec4 v000001b8583294f0_0;
    %addi 16, 0, 32;
    %store/vec4 v000001b858328a50_0, 0, 32;
    %load/vec4 v000001b858327650_0;
    %addi 3, 0, 32;
    %store/vec4 v000001b8583291d0_0, 0, 32;
    %load/vec4 v000001b858328a50_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.9, 5;
    %load/vec4 v000001b858328a50_0;
    %subi 256, 0, 32;
    %store/vec4 v000001b858328a50_0, 0, 32;
    %load/vec4 v000001b8583291d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b8583291d0_0, 0, 32;
T_11.9 ;
    %load/vec4 v000001b8583291d0_0;
    %cmpi/s 784, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.11, 5;
    %pushi/vec4 783, 0, 32;
    %store/vec4 v000001b8583291d0_0, 0, 32;
T_11.11 ;
    %load/vec4 v000001b858328a50_0;
    %assign/vec4 v000001b8583294f0_0, 0;
    %load/vec4 v000001b8583291d0_0;
    %assign/vec4 v000001b858327650_0, 0;
T_11.8 ;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327c90_0, 0;
T_11.6 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b8582d70f0;
T_12 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b8583814b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000001b858381d70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b858381cd0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000001b858382630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858380dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858380a10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858380a10_0, 0;
    %load/vec4 v000001b858380bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v000001b858380dd0_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858380dd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b858381cd0_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000001b858381d70_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001b858380dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v000001b858381d70_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b858381cd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b858382630_0, 4, 5;
    %load/vec4 v000001b858381d70_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001b858382770_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b858381d70_0, 0;
    %load/vec4 v000001b858381cd0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_12.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858380dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858380a10_0, 0;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v000001b858381cd0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b858381cd0_0, 0;
T_12.8 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b858127320;
T_13 ;
    %end;
    .thread T_13;
    .scope S_000001b858127320;
T_14 ;
    %wait E_000001b8582b66b0;
    %load/vec4 v000001b85837d900_0;
    %store/vec4 v000001b85837df40_0, 0, 7;
    %load/vec4 v000001b85837cdc0_0;
    %load/vec4 v000001b85837cc80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v000001b85837d900_0;
    %store/vec4 v000001b85837df40_0, 0, 7;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v000001b85837d900_0;
    %addi 1, 0, 7;
    %store/vec4 v000001b85837df40_0, 0, 7;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v000001b85837d900_0;
    %subi 1, 0, 7;
    %store/vec4 v000001b85837df40_0, 0, 7;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b858127320;
T_15 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b85837c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b85837e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837dfe0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b85837e440_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b85837d720_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b85837d900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837d860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837de00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b85837db80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837dfe0_0, 0;
    %load/vec4 v000001b85837cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001b85837cd20_0;
    %load/vec4 v000001b85837e440_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b85837cfa0, 0, 4;
    %load/vec4 v000001b85837e440_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b85837e440_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v000001b85837e440_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001b85837e440_0, 0;
T_15.5 ;
T_15.2 ;
    %load/vec4 v000001b85837cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v000001b85837d720_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001b85837cfa0, 4;
    %assign/vec4 v000001b85837e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837dfe0_0, 0;
    %load/vec4 v000001b85837d720_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b85837d720_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v000001b85837d720_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001b85837d720_0, 0;
T_15.9 ;
T_15.6 ;
    %load/vec4 v000001b85837df40_0;
    %assign/vec4 v000001b85837d900_0, 0;
    %load/vec4 v000001b85837df40_0;
    %assign/vec4 v000001b85837db80_0, 0;
    %load/vec4 v000001b85837df40_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b85837d860_0, 0;
    %load/vec4 v000001b85837df40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b85837de00_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b8580c8110;
T_16 ;
    %end;
    .thread T_16;
    .scope S_000001b8580c8110;
T_17 ;
    %wait E_000001b8582b5ab0;
    %load/vec4 v000001b8583276f0_0;
    %store/vec4 v000001b858327fb0_0, 0, 8;
    %load/vec4 v000001b8583293b0_0;
    %load/vec4 v000001b858328c30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %load/vec4 v000001b8583276f0_0;
    %store/vec4 v000001b858327fb0_0, 0, 8;
    %jmp T_17.3;
T_17.0 ;
    %load/vec4 v000001b8583276f0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001b858327fb0_0, 0, 8;
    %jmp T_17.3;
T_17.1 ;
    %load/vec4 v000001b8583276f0_0;
    %subi 1, 0, 8;
    %store/vec4 v000001b858327fb0_0, 0, 8;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001b8580c8110;
T_18 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858328ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b858328230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327790_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b858328eb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b858328730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b8583276f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858328b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b858328690_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327790_0, 0;
    %load/vec4 v000001b8583293b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001b858328cd0_0;
    %load/vec4 v000001b858328eb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858328e10, 0, 4;
    %load/vec4 v000001b858328eb0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b858328eb0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v000001b858328eb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b858328eb0_0, 0;
T_18.5 ;
T_18.2 ;
    %load/vec4 v000001b858328c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v000001b858328730_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000001b858328e10, 4;
    %assign/vec4 v000001b858328230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858327790_0, 0;
    %load/vec4 v000001b858328730_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b858328730_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v000001b858328730_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b858328730_0, 0;
T_18.9 ;
T_18.6 ;
    %load/vec4 v000001b858327fb0_0;
    %assign/vec4 v000001b8583276f0_0, 0;
    %load/vec4 v000001b858327fb0_0;
    %assign/vec4 v000001b858328690_0, 0;
    %load/vec4 v000001b858327fb0_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b858327f10_0, 0;
    %load/vec4 v000001b858327fb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b858328b90_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001b85814c100;
T_19 ;
    %vpi_call/w 13 21 "$readmemh", "src/layers/hex_data/layer1_gen_weights.hex", v000001b85837bf20 {0 0 0};
    %vpi_call/w 13 22 "$readmemh", "src/layers/hex_data/layer1_gen_bias.hex", v000001b85837a760 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001b85814c100;
T_20 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b85837a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b85837a800_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b85837b0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b85837ba20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b85837a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837af80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837b5c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b85837a260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v000001b85837af80_0;
    %nor/r;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b85837a800_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b85837b0c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b85837a760, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85837a580_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b85837a760, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85837ba20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837af80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837b5c0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000001b85837af80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v000001b85837b3e0_0;
    %assign/vec4 v000001b85837ba20_0, 0;
    %load/vec4 v000001b85837b0c0_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_20.7, 4;
    %load/vec4 v000001b85837b3e0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b85837a800_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b85837a120_0, 4, 5;
    %load/vec4 v000001b85837a800_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_20.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837af80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837b5c0_0, 0;
    %jmp T_20.10;
T_20.9 ;
    %load/vec4 v000001b85837a800_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b85837a800_0, 0;
    %load/vec4 v000001b85837a800_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b85837a760, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85837a580_0, 0;
    %load/vec4 v000001b85837a800_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b85837a760, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85837ba20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b85837b0c0_0, 0;
T_20.10 ;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v000001b85837b0c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b85837b0c0_0, 0;
T_20.8 ;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v000001b85837b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837b5c0_0, 0;
T_20.11 ;
T_20.6 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b85812e270;
T_21 ;
    %vpi_call/w 14 21 "$readmemh", "src/layers/hex_data/Generator_Layer2_Weights_All.hex", v000001b85832b460 {0 0 0};
    %vpi_call/w 14 22 "$readmemh", "src/layers/hex_data/Generator_Layer2_Biases_All.hex", v000001b85832b3c0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_000001b85812e270;
T_22 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858329c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858329ac0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b85832a920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b85832a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b8583298e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85832b1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858329a20_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001b85832ace0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v000001b85832b1e0_0;
    %nor/r;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858329ac0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b85832a920_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b85832b3c0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b8583298e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b85832b3c0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85832a2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85832b1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858329a20_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001b85832b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v000001b85832a420_0;
    %assign/vec4 v000001b85832a2e0_0, 0;
    %load/vec4 v000001b85832a920_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_22.7, 4;
    %load/vec4 v000001b85832a420_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b858329ac0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b85832a1a0_0, 4, 5;
    %load/vec4 v000001b858329ac0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85832b1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858329a20_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v000001b858329ac0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b858329ac0_0, 0;
    %load/vec4 v000001b858329ac0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b85832b3c0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b8583298e0_0, 0;
    %load/vec4 v000001b858329ac0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b85832b3c0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85832a2e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b85832a920_0, 0;
T_22.10 ;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v000001b85832a920_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b85832a920_0, 0;
T_22.8 ;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v000001b858329a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858329a20_0, 0;
T_22.11 ;
T_22.6 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001b85812dbd0;
T_23 ;
    %vpi_call/w 15 21 "$readmemh", "src/layers/hex_data/Generator_Layer3_Weights_All.hex", v000001b85837caa0 {0 0 0};
    %vpi_call/w 15 22 "$readmemh", "src/layers/hex_data/Generator_Layer3_Biases_All.hex", v000001b85837d400 {0 0 0};
    %end;
    .thread T_23;
    .scope S_000001b85812dbd0;
T_24 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b85837dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b85837da40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b85837dcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b85832b140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b85832a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85832a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85832aec0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001b85837c820_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.4, 9;
    %load/vec4 v000001b85832a880_0;
    %nor/r;
    %and;
T_24.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b85837da40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b85837dcc0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b85837d400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85832a7e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b85837d400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85832b140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85832a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85832aec0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001b85832a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %load/vec4 v000001b85837cb40_0;
    %assign/vec4 v000001b85832b140_0, 0;
    %load/vec4 v000001b85837dcc0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_24.7, 4;
    %load/vec4 v000001b85837cb40_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b85837da40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b85837dae0_0, 4, 5;
    %load/vec4 v000001b85837da40_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_24.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85832a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85832aec0_0, 0;
    %jmp T_24.10;
T_24.9 ;
    %load/vec4 v000001b85837da40_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b85837da40_0, 0;
    %load/vec4 v000001b85837da40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b85837d400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85832a7e0_0, 0;
    %load/vec4 v000001b85837da40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b85837d400, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85832b140_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b85837dcc0_0, 0;
T_24.10 ;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v000001b85837dcc0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b85837dcc0_0, 0;
T_24.8 ;
    %jmp T_24.6;
T_24.5 ;
    %load/vec4 v000001b85832aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85832aec0_0, 0;
T_24.11 ;
T_24.6 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001b8580b3ee0;
T_25 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b85837e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b85837f340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837fc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837c960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837c140_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b85837c1e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b85837d7c0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000001b85837e6c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837fc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837c140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837c960_0, 0;
    %load/vec4 v000001b85837f340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b85837f340_0, 0;
    %jmp T_25.10;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %load/vec4 v000001b85837c780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.14, 10;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v000001b85837e1c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.13, 9;
    %load/vec4 v000001b85837c5a0_0;
    %and;
T_25.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b85837c1e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001b85837f340_0, 0;
T_25.11 ;
    %jmp T_25.10;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %load/vec4 v000001b85837e120_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.17, 9;
    %load/vec4 v000001b85837c1e0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837d4a0_0, 0;
T_25.15 ;
    %load/vec4 v000001b85837e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %load/vec4 v000001b85837e260_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b85837c1e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b85837e6c0_0, 4, 5;
    %load/vec4 v000001b85837c1e0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_25.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837cbe0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001b85837f340_0, 0;
    %jmp T_25.21;
T_25.20 ;
    %load/vec4 v000001b85837c1e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b85837c1e0_0, 0;
T_25.21 ;
T_25.18 ;
    %jmp T_25.10;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %load/vec4 v000001b85837d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837fb60_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b85837f340_0, 0;
T_25.22 ;
    %jmp T_25.10;
T_25.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %load/vec4 v000001b85837d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837fc00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b85837f340_0, 0;
T_25.24 ;
    %jmp T_25.10;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %load/vec4 v000001b85837e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.26, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b85837d7c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001b85837f340_0, 0;
T_25.26 ;
    %jmp T_25.10;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %load/vec4 v000001b85837d2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837c140_0, 0;
    %load/vec4 v000001b85837dea0_0;
    %load/vec4 v000001b85837d7c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b85837d0e0_0, 0;
    %load/vec4 v000001b85837d7c0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_25.30, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001b85837f340_0, 0;
    %jmp T_25.31;
T_25.30 ;
    %load/vec4 v000001b85837d7c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b85837d7c0_0, 0;
T_25.31 ;
T_25.28 ;
    %jmp T_25.10;
T_25.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85837cf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85837c960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b85837f340_0, 0;
    %jmp T_25.10;
T_25.10 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001b8582d78c0;
T_26 ;
    %wait E_000001b8582b6170;
    %load/vec4 v000001b858381b90_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001b858381370_0, 0, 16;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001b858381b90_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b858381370_0, 0, 16;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v000001b8583812d0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_26.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b858381370_0, 0, 16;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v000001b8583812d0_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001b858381370_0, 0, 16;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v000001b8583812d0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001b858381370_0, 0, 16;
T_26.7 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001b8582d7730;
T_27 ;
    %end;
    .thread T_27;
    .scope S_000001b8582d7730;
T_28 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858382090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858381410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858381eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858382450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858381ff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b858381f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b8583819b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b858382130_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b858381e10_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858381eb0_0, 0;
    %load/vec4 v000001b858382ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v000001b858382450_0;
    %nor/r;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858382450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858381410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b8583819b0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001b858381f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858381ff0_0, 0;
    %load/vec4 v000001b858381af0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001b858382130_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v000001b858382450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.5, 8;
    %load/vec4 v000001b858383170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %load/vec4 v000001b8583821d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b8583819b0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001b858381e10_0, 4, 5;
    %load/vec4 v000001b8583819b0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_28.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858382450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858381410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858381eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383170_0, 0;
    %jmp T_28.10;
T_28.9 ;
    %load/vec4 v000001b8583819b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b8583819b0_0, 0;
T_28.10 ;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383170_0, 0;
T_28.8 ;
    %load/vec4 v000001b858381ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.13, 9;
    %load/vec4 v000001b858383170_0;
    %and;
T_28.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %load/vec4 v000001b858381af0_0;
    %load/vec4 v000001b858381f50_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v000001b858382130_0, 0;
    %load/vec4 v000001b858381f50_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_28.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858381ff0_0, 0;
    %jmp T_28.15;
T_28.14 ;
    %load/vec4 v000001b858381f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b858381f50_0, 0;
T_28.15 ;
T_28.11 ;
    %jmp T_28.6;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858381410_0, 0;
T_28.6 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001b8582d7d70;
T_29 ;
    %end;
    .thread T_29;
    .scope S_000001b8582d7d70;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b858382310_0, 0, 32;
T_30.0 ;
    %load/vec4 v000001b858382310_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_30.1, 5;
    %load/vec4 v000001b858382310_0;
    %muli 128, 0, 32;
    %pushi/vec4 256, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000001b858382310_0;
    %store/vec4a v000001b858380fb0, 4, 0;
    %load/vec4 v000001b858382310_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b858382310_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .thread T_30;
    .scope S_000001b8582d7d70;
T_31 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858380f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001b8583824f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858382810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583808d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858380790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b8583803d0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b8583815f0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583808d0_0, 0;
    %load/vec4 v000001b858381050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v000001b858380790_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858380790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858382810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b8583803d0_0, 0;
    %load/vec4 v000001b8583810f0_0;
    %assign/vec4 v000001b8583815f0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v000001b858380790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v000001b8583815f0_0;
    %load/vec4 v000001b8583803d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001b858380fb0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b8583803d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b8583824f0_0, 4, 5;
    %load/vec4 v000001b8583803d0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_31.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858380790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858382810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583808d0_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v000001b8583803d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b8583803d0_0, 0;
T_31.8 ;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858382810_0, 0;
T_31.6 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001b8582d7f00;
T_32 ;
    %end;
    .thread T_32;
    .scope S_000001b8582d7f00;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b858383030_0, 0, 32;
T_33.0 ;
    %load/vec4 v000001b858383030_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v000001b858383030_0;
    %muli 128, 0, 32;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000001b858383030_0;
    %store/vec4a v000001b858383cb0, 4, 0;
    %load/vec4 v000001b858383030_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b858383030_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_000001b8582d7f00;
T_34 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858383530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001b858383a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858382d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583830d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b858383350_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b858383210_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858382d10_0, 0;
    %load/vec4 v000001b8583835d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.4, 9;
    %load/vec4 v000001b8583830d0_0;
    %nor/r;
    %and;
T_34.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583830d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383710_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b858383350_0, 0;
    %load/vec4 v000001b8583832b0_0;
    %assign/vec4 v000001b858383210_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v000001b8583830d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.5, 8;
    %load/vec4 v000001b858383210_0;
    %load/vec4 v000001b858383350_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001b858383cb0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b858383350_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b858383a30_0, 4, 5;
    %load/vec4 v000001b858383350_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_34.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583830d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858382d10_0, 0;
    %jmp T_34.8;
T_34.7 ;
    %load/vec4 v000001b858383350_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001b858383350_0, 0;
T_34.8 ;
    %jmp T_34.6;
T_34.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383710_0, 0;
T_34.6 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001b8580dd8e0;
T_35 ;
    %end;
    .thread T_35;
    .scope S_000001b8580dd8e0;
T_36 ;
    %wait E_000001b8582b64f0;
    %load/vec4 v000001b858370240_0;
    %store/vec4 v000001b8583713c0_0, 0, 9;
    %load/vec4 v000001b858371960_0;
    %load/vec4 v000001b858370c40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %load/vec4 v000001b858370240_0;
    %store/vec4 v000001b8583713c0_0, 0, 9;
    %jmp T_36.3;
T_36.0 ;
    %load/vec4 v000001b858370240_0;
    %addi 1, 0, 9;
    %store/vec4 v000001b8583713c0_0, 0, 9;
    %jmp T_36.3;
T_36.1 ;
    %load/vec4 v000001b858370240_0;
    %subi 1, 0, 9;
    %store/vec4 v000001b8583713c0_0, 0, 9;
    %jmp T_36.3;
T_36.3 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001b8580dd8e0;
T_37 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858370d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b858370600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858370ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b8583269a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b858371820_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858370240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858371500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858370420_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858370a60_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858370ce0_0, 0;
    %load/vec4 v000001b858371960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000001b8583718c0_0;
    %load/vec4 v000001b8583269a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858370560, 0, 4;
    %load/vec4 v000001b8583269a0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b8583269a0_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v000001b8583269a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b8583269a0_0, 0;
T_37.5 ;
T_37.2 ;
    %load/vec4 v000001b858370c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v000001b858371820_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001b858370560, 4;
    %assign/vec4 v000001b858370600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858370ce0_0, 0;
    %load/vec4 v000001b858371820_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b858371820_0, 0;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v000001b858371820_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b858371820_0, 0;
T_37.9 ;
T_37.6 ;
    %load/vec4 v000001b8583713c0_0;
    %assign/vec4 v000001b858370240_0, 0;
    %load/vec4 v000001b8583713c0_0;
    %assign/vec4 v000001b858370a60_0, 0;
    %load/vec4 v000001b8583713c0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b858371500_0, 0;
    %load/vec4 v000001b8583713c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b858370420_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001b85808f2c0;
T_38 ;
    %end;
    .thread T_38;
    .scope S_000001b85808f2c0;
T_39 ;
    %wait E_000001b8582b6670;
    %load/vec4 v000001b858325820_0;
    %store/vec4 v000001b8583265e0_0, 0, 3;
    %load/vec4 v000001b858325c80_0;
    %load/vec4 v000001b858326ae0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %load/vec4 v000001b858325820_0;
    %store/vec4 v000001b8583265e0_0, 0, 3;
    %jmp T_39.3;
T_39.0 ;
    %load/vec4 v000001b858325820_0;
    %addi 1, 0, 3;
    %store/vec4 v000001b8583265e0_0, 0, 3;
    %jmp T_39.3;
T_39.1 ;
    %load/vec4 v000001b858325820_0;
    %subi 1, 0, 3;
    %store/vec4 v000001b8583265e0_0, 0, 3;
    %jmp T_39.3;
T_39.3 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001b85808f2c0;
T_40 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858325e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b858326860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858326900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b858326cc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b858326ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b858325820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858325d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583258c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b8583264a0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858326900_0, 0;
    %load/vec4 v000001b858325c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v000001b858325fa0_0;
    %load/vec4 v000001b858326cc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583267c0, 0, 4;
    %load/vec4 v000001b858326cc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b858326cc0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v000001b858326cc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001b858326cc0_0, 0;
T_40.5 ;
T_40.2 ;
    %load/vec4 v000001b858326ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v000001b858326ea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001b8583267c0, 4;
    %assign/vec4 v000001b858326860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858326900_0, 0;
    %load/vec4 v000001b858326ea0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b858326ea0_0, 0;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v000001b858326ea0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001b858326ea0_0, 0;
T_40.9 ;
T_40.6 ;
    %load/vec4 v000001b8583265e0_0;
    %assign/vec4 v000001b858325820_0, 0;
    %load/vec4 v000001b8583265e0_0;
    %assign/vec4 v000001b8583264a0_0, 0;
    %load/vec4 v000001b8583265e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b858325d20_0, 0;
    %load/vec4 v000001b8583265e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b8583258c0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001b8580feb40;
T_41 ;
    %vpi_call/w 6 21 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v000001b8582901a0 {0 0 0};
    %vpi_call/w 6 22 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v000001b858290560 {0 0 0};
    %end;
    .thread T_41;
    .scope S_000001b8580feb40;
T_42 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858291500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b858290240_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858290100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b858290e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b85828fa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858290c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85828fac0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001b8582916e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.4, 9;
    %load/vec4 v000001b858290c40_0;
    %nor/r;
    %and;
T_42.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b858290240_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858290100_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858290560, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85828fa20_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858290560, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b858290e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858290c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85828fac0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v000001b858290c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.5, 8;
    %load/vec4 v000001b8582911e0_0;
    %assign/vec4 v000001b858290e20_0, 0;
    %load/vec4 v000001b858290100_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_42.7, 4;
    %load/vec4 v000001b8582911e0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b858290240_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b858291000_0, 4, 5;
    %load/vec4 v000001b858290240_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_42.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858290c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85828fac0_0, 0;
    %jmp T_42.10;
T_42.9 ;
    %load/vec4 v000001b858290240_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b858290240_0, 0;
    %load/vec4 v000001b858290240_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b858290560, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85828fa20_0, 0;
    %load/vec4 v000001b858290240_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b858290560, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b858290e20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858290100_0, 0;
T_42.10 ;
    %jmp T_42.8;
T_42.7 ;
    %load/vec4 v000001b858290100_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b858290100_0, 0;
T_42.8 ;
    %jmp T_42.6;
T_42.5 ;
    %load/vec4 v000001b85828fac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85828fac0_0, 0;
T_42.11 ;
T_42.6 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001b8582f2bc0;
T_43 ;
    %vpi_call/w 7 21 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v000001b858225c70 {0 0 0};
    %vpi_call/w 7 22 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v000001b85824c560 {0 0 0};
    %end;
    .thread T_43;
    .scope S_000001b8582f2bc0;
T_44 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858225db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b858226170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b85824bfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b85826e260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b85824d1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85824ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85824cc40_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001b8582263f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.4, 9;
    %load/vec4 v000001b85824ddc0_0;
    %nor/r;
    %and;
T_44.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b858226170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b85824bfc0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b85824c560, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85824d1e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b85824c560, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85826e260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85824ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85824cc40_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v000001b85824ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.5, 8;
    %load/vec4 v000001b858226210_0;
    %assign/vec4 v000001b85826e260_0, 0;
    %load/vec4 v000001b85824bfc0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_44.7, 4;
    %load/vec4 v000001b858226210_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b858226170_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b85824d820_0, 4, 5;
    %load/vec4 v000001b858226170_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_44.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85824ddc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b85824cc40_0, 0;
    %jmp T_44.10;
T_44.9 ;
    %load/vec4 v000001b858226170_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001b858226170_0, 0;
    %load/vec4 v000001b858226170_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b85824c560, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85824d1e0_0, 0;
    %load/vec4 v000001b858226170_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b85824c560, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b85826e260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b85824bfc0_0, 0;
T_44.10 ;
    %jmp T_44.8;
T_44.7 ;
    %load/vec4 v000001b85824bfc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b85824bfc0_0, 0;
T_44.8 ;
    %jmp T_44.6;
T_44.5 ;
    %load/vec4 v000001b85824cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b85824cc40_0, 0;
T_44.11 ;
T_44.6 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001b8580dd750;
T_45 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858371f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858371fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858370920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858371640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858371460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858370740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858370ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583716e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858371aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b858371000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b858371320_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001b858371c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
    %load/vec4 v000001b8582258b0_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371280, 0, 4;
    %load/vec4 v000001b858225590_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371be0, 0, 4;
T_45.2 ;
    %load/vec4 v000001b858371c80_0;
    %assign/vec4 v000001b858371fa0_0, 0;
    %load/vec4 v000001b858371fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371280, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371be0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583702e0, 0, 4;
T_45.4 ;
    %load/vec4 v000001b858371fa0_0;
    %assign/vec4 v000001b858370920_0, 0;
    %load/vec4 v000001b858370920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583702e0, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583710a0, 0, 4;
T_45.6 ;
    %load/vec4 v000001b858370920_0;
    %assign/vec4 v000001b858371640_0, 0;
    %load/vec4 v000001b858371640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583706a0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583706a0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583706a0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583706a0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583706a0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583706a0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583706a0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583710a0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b8583706a0, 0, 4;
T_45.8 ;
    %load/vec4 v000001b858371640_0;
    %assign/vec4 v000001b858371460_0, 0;
    %load/vec4 v000001b858371460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583706a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583706a0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371b40, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583706a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583706a0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371b40, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583706a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583706a0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371b40, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583706a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b8583706a0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371b40, 0, 4;
T_45.10 ;
    %load/vec4 v000001b858371460_0;
    %assign/vec4 v000001b858370740_0, 0;
    %load/vec4 v000001b858370740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371b40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371b40, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371780, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371b40, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371b40, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b858371780, 0, 4;
T_45.12 ;
    %load/vec4 v000001b858370740_0;
    %assign/vec4 v000001b858370ec0_0, 0;
    %load/vec4 v000001b858370ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371780, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b858371780, 4;
    %add;
    %load/vec4 v000001b858370380_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000001b858371320_0, 0;
T_45.14 ;
    %load/vec4 v000001b858370ec0_0;
    %assign/vec4 v000001b8583716e0_0, 0;
    %load/vec4 v000001b8583716e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.16, 8;
    %load/vec4 v000001b858371320_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v000001b858371000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858371aa0_0, 0;
    %jmp T_45.17;
T_45.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858371aa0_0, 0;
T_45.17 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000001b8580eea70;
T_46 ;
    %vpi_call/w 8 22 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v000001b8583701a0 {0 0 0};
    %vpi_call/w 8 23 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v000001b8583707e0 {0 0 0};
    %end;
    .thread T_46;
    .scope S_000001b8580eea70;
T_47 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858371a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b8583711e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858370880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858370100_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001b8583704c0_0;
    %assign/vec4 v000001b858370100_0, 0;
    %load/vec4 v000001b8583704c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001b858371140_0;
    %assign/vec4 v000001b8583711e0_0, 0;
    %load/vec4 v000001b858371140_0;
    %cmpi/s 0, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_47.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858370880_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858370880_0, 0;
T_47.5 ;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001b85827d760;
T_48 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858327300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b858328910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858329090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858325f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858326b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858326f40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858327080_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001b858326680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583284b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b8583287d0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858329090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858327970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858326f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583284b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858326b80_0, 0;
    %load/vec4 v000001b858328910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b858328910_0, 0;
    %jmp T_48.10;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %load/vec4 v000001b858328050_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_48.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000001b858326e00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_48.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.13, 9;
    %load/vec4 v000001b858325aa0_0;
    %nor/r;
    %and;
T_48.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858327080_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001b858328910_0, 0;
T_48.11 ;
    %jmp T_48.10;
T_48.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %load/vec4 v000001b858326d60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.17, 9;
    %load/vec4 v000001b858327080_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_48.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858326f40_0, 0;
T_48.15 ;
    %load/vec4 v000001b858326720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.18, 8;
    %load/vec4 v000001b858325960_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b858327080_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b858326680_0, 4, 5;
    %load/vec4 v000001b858327080_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_48.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858329090_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001b858328910_0, 0;
    %jmp T_48.21;
T_48.20 ;
    %load/vec4 v000001b858327080_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b858327080_0, 0;
T_48.21 ;
T_48.18 ;
    %jmp T_48.10;
T_48.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %load/vec4 v000001b858326360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858327bf0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b858328910_0, 0;
T_48.22 ;
    %jmp T_48.10;
T_48.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %load/vec4 v000001b858326180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858327970_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b858328910_0, 0;
T_48.24 ;
    %jmp T_48.10;
T_48.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %load/vec4 v000001b858326a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.26, 8;
    %load/vec4 v000001b858326540_0;
    %assign/vec4 v000001b858325f00_0, 0;
    %load/vec4 v000001b8583262c0_0;
    %assign/vec4 v000001b8583287d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001b858328910_0, 0;
T_48.26 ;
    %jmp T_48.10;
T_48.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %load/vec4 v000001b858325aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583284b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001b858328910_0, 0;
T_48.28 ;
    %jmp T_48.10;
T_48.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858325640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858326b80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b858328910_0, 0;
    %jmp T_48.10;
T_48.10 ;
    %pop/vec4 1;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001b85827c4b0;
T_49 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858387cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858387d90_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000001b858386d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858387d90_0, 0;
T_49.2 ;
    %load/vec4 v000001b858386210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858387d90_0, 0;
T_49.4 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001b85827c4b0;
T_50 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858387cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583886f0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386b70_0, 0;
    %load/vec4 v000001b858387890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.4, 9;
    %load/vec4 v000001b8583886f0_0;
    %nor/r;
    %and;
T_50.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000001b858387110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858386b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583886f0_0, 0;
T_50.5 ;
T_50.2 ;
    %load/vec4 v000001b858387390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858386530_0, 0;
T_50.7 ;
    %load/vec4 v000001b8583838f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583886f0_0, 0;
T_50.9 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001b85827c4b0;
T_51 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858387cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858387a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b8583867b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388510_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b858388650_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858387a70_0, 0;
    %load/vec4 v000001b858387f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858388830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388510_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b858388650_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v000001b858388830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v000001b858386f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858387a70_0, 0;
    %load/vec4 v000001b8583885b0_0;
    %load/vec4 v000001b858388650_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b8583867b0_0, 0;
    %load/vec4 v000001b858388650_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_51.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858388510_0, 0;
    %jmp T_51.9;
T_51.8 ;
    %load/vec4 v000001b858388650_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b858388650_0, 0;
T_51.9 ;
T_51.6 ;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v000001b858387430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388510_0, 0;
T_51.10 ;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001b85827c4b0;
T_52 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858387cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583883d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b858386710_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b858386670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858387890_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386cb0_0, 0;
    %load/vec4 v000001b858386490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583883d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b858386710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858387890_0, 0;
T_52.2 ;
    %load/vec4 v000001b8583883d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.6, 9;
    %load/vec4 v000001b8583877f0_0;
    %nor/r;
    %and;
T_52.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858386cb0_0, 0;
T_52.4 ;
    %load/vec4 v000001b858387570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.7, 8;
    %load/vec4 v000001b8583888d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b858386710_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b858386670_0, 4, 5;
    %load/vec4 v000001b858386710_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_52.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583883d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858387890_0, 0;
    %jmp T_52.10;
T_52.9 ;
    %load/vec4 v000001b858386710_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b858386710_0, 0;
T_52.10 ;
T_52.7 ;
    %load/vec4 v000001b8583838f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858387890_0, 0;
T_52.11 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001b85827c4b0;
T_53 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858387cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383f30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b858383c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583868f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858387250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583880b0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383f30_0, 0;
    %load/vec4 v000001b8583879d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858388010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583868f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858387250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583880b0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v000001b858386990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858388010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583868f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b858387250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583880b0_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v000001b858388010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v000001b858383850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383f30_0, 0;
    %load/vec4 v000001b8583868f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %load/vec4 v000001b858388330_0;
    %load/vec4 v000001b858387250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %load/vec4 v000001b858386ad0_0;
    %load/vec4 v000001b858387250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %assign/vec4 v000001b858383c10_0, 0;
    %load/vec4 v000001b858387250_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_53.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583880b0_0, 0;
    %jmp T_53.13;
T_53.12 ;
    %load/vec4 v000001b858387250_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b858387250_0, 0;
T_53.13 ;
T_53.8 ;
    %jmp T_53.7;
T_53.6 ;
    %load/vec4 v000001b8583880b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.16, 9;
    %load/vec4 v000001b858386850_0;
    %and;
T_53.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583880b0_0, 0;
T_53.14 ;
T_53.7 ;
T_53.5 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001b85827c4b0;
T_54 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858387cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583871b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858382bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386e90_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583871b0_0, 0;
    %load/vec4 v000001b858383b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001b858382db0_0;
    %assign/vec4 v000001b858386e90_0, 0;
    %load/vec4 v000001b8583837b0_0;
    %assign/vec4 v000001b858382bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383d50_0, 0;
T_54.2 ;
    %load/vec4 v000001b858383d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.6, 9;
    %load/vec4 v000001b858383fd0_0;
    %nor/r;
    %and;
T_54.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583871b0_0, 0;
T_54.4 ;
    %load/vec4 v000001b858387e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.7, 8;
    %load/vec4 v000001b858382bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.9, 8;
    %load/vec4 v000001b858382a90_0;
    %assign/vec4 v000001b858383490_0, 0;
    %load/vec4 v000001b858386e90_0;
    %assign/vec4 v000001b858383df0_0, 0;
    %jmp T_54.10;
T_54.9 ;
    %load/vec4 v000001b858382a90_0;
    %assign/vec4 v000001b8583833f0_0, 0;
    %load/vec4 v000001b858386e90_0;
    %assign/vec4 v000001b858382b30_0, 0;
T_54.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383d50_0, 0;
T_54.7 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001b85827c4b0;
T_55 ;
    %wait E_000001b8582b5db0;
    %load/vec4 v000001b858387cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001b858387ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858387430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583837b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b8583833f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b858383490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858382b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383df0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001b858386c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583865d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583838f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583879d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583876b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858389ff0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858387430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583838f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583879d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583876b0_0, 0;
    %load/vec4 v000001b858389050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000001b858387930_0;
    %assign/vec4 v000001b858386c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583865d0_0, 0;
T_55.2 ;
    %load/vec4 v000001b8583838f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858386df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858389ff0_0, 0;
T_55.4 ;
    %load/vec4 v000001b858386350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_55.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_55.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_55.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
    %jmp T_55.15;
T_55.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %load/vec4 v000001b858388790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.18, 9;
    %load/vec4 v000001b8583874d0_0;
    %and;
T_55.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %load/vec4 v000001b8583862b0_0;
    %assign/vec4 v000001b858387ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858386170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583865d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858388470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858386d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388290_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
T_55.16 ;
    %jmp T_55.15;
T_55.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %load/vec4 v000001b858388510_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_55.22, 10;
    %pushi/vec4 64, 0, 7;
    %load/vec4 v000001b858387610_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_55.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.21, 9;
    %load/vec4 v000001b8583877f0_0;
    %and;
T_55.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858387430_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
T_55.19 ;
    %jmp T_55.15;
T_55.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %load/vec4 v000001b858386530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.23, 8;
    %load/vec4 v000001b858386df0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.27, 9;
    %load/vec4 v000001b858386a30_0;
    %nor/r;
    %and;
T_55.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583876b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858386df0_0, 0;
T_55.25 ;
    %load/vec4 v000001b858389ff0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.30, 9;
    %load/vec4 v000001b8583863f0_0;
    %nor/r;
    %and;
T_55.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858388f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858389ff0_0, 0;
T_55.28 ;
    %load/vec4 v000001b858386fd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.33, 9;
    %load/vec4 v000001b858389050_0;
    %and;
T_55.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583879d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583838f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
T_55.31 ;
T_55.23 ;
    %jmp T_55.15;
T_55.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %load/vec4 v000001b8583880b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.36, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000001b858383990_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_55.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858386850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b8583837b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
T_55.34 ;
    %jmp T_55.15;
T_55.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %load/vec4 v000001b858383b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858388290_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
T_55.37 ;
    %jmp T_55.15;
T_55.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %load/vec4 v000001b858388290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.41, 9;
    %load/vec4 v000001b858387d90_0;
    %and;
T_55.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858386990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858388290_0, 0;
T_55.39 ;
    %load/vec4 v000001b858388290_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_55.45, 10;
    %load/vec4 v000001b8583880b0_0;
    %and;
T_55.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.44, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000001b858383990_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_55.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858386850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b8583837b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
T_55.42 ;
    %jmp T_55.15;
T_55.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %load/vec4 v000001b858383b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.46, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
T_55.46 ;
    %jmp T_55.15;
T_55.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b858383e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b858388150_0, 0;
    %load/vec4 v000001b858388790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.48, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b858386350_0, 0;
T_55.48 ;
    %jmp T_55.15;
T_55.15 ;
    %pop/vec4 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001b8582315e0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8583892d0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_000001b8582315e0;
T_57 ;
    %delay 5000, 0;
    %load/vec4 v000001b8583892d0_0;
    %inv;
    %store/vec4 v000001b8583892d0_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_000001b8582315e0;
T_58 ;
    %vpi_call/w 3 26 "$dumpfile", "vcd/gan_serial_tb.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b8582315e0 {0 0 0};
    %end;
    .thread T_58;
    .scope S_000001b8582315e0;
T_59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b858389730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8583894b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b858389230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b858388b50_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_59.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_59.1, 5;
    %jmp/1 T_59.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b8582b61b0;
    %jmp T_59.0;
T_59.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b858389730_0, 0, 1;
    %fork TD_gan_serial_tb.send_frame_pattern, S_000001b858385280;
    %join;
T_59.2 ;
    %load/vec4 v000001b858389690_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_59.3, 6;
    %wait E_000001b8582b5d30;
    %jmp T_59.2;
T_59.3 ;
    %wait E_000001b8582b61b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8583894b0_0, 0, 1;
T_59.4 ;
    %load/vec4 v000001b8583890f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_59.5, 6;
    %wait E_000001b8582b5af0;
    %jmp T_59.4;
T_59.5 ;
    %pushi/vec4 4, 0, 32;
T_59.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_59.7, 5;
    %jmp/1 T_59.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b8582b61b0;
    %jmp T_59.6;
T_59.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8583894b0_0, 0, 1;
    %vpi_call/w 3 67 "$display", "\012=== GAN Serial Test Complete ===" {0 0 0};
    %vpi_call/w 3 68 "$display", "D(G(z)) score = %0d | real? %0b", v000001b858389cd0_0, v000001b8583895f0_0 {0 0 0};
    %vpi_call/w 3 69 "$display", "D(x)    score = %0d | real? %0b", v000001b858389410_0, v000001b858388e70_0 {0 0 0};
    %vpi_call/w 3 70 "$display", "Generated frame valid: %0b", v000001b858388ab0_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "tb\gan_serial_tb.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\top\gan_serial_top.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\discriminator\discriminator_pipeline.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer1_discriminator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer2_discriminator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer3_discriminator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\pipelined_mac.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\fifo\sync_fifo.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\frame_sampler.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\generator\generator_pipeline.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer1_generator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer2_generator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer3_generator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\pixel_serial_loader.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\generator\seed_lfsr_bank.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\vector_expander.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\vector_sigmoid.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\sigmoid_approx.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\vector_upsampler.v";
