
USB_Audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004518  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  080046f8  080046f8  000056f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a78  08004a78  000061d0  2**0
                  CONTENTS
  4 .ARM          00000008  08004a78  08004a78  00005a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a80  08004a80  000061d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a80  08004a80  00005a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a84  08004a84  00005a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d0  20000000  08004a88  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  200001d0  08004c58  000061d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08004c58  00006340  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000061d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002ea1  00000000  00000000  00006200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000b33  00000000  00000000  000090a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000258  00000000  00000000  00009bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000019c  00000000  00000000  00009e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ace9  00000000  00000000  00009fcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003f48  00000000  00000000  00024cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091cda  00000000  00000000  00028bfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba8d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001754  00000000  00000000  000ba91c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000bc070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d0 	.word	0x200001d0
 80001fc:	00000000 	.word	0x00000000
 8000200:	080046e0 	.word	0x080046e0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d4 	.word	0x200001d4
 800021c:	080046e0 	.word	0x080046e0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  return 1;
 8000eec:	2301      	movs	r3, #1
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <_kill>:

int _kill(int pid, int sig)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f02:	f001 fd1d 	bl	8002940 <__errno>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2216      	movs	r2, #22
 8000f0a:	601a      	str	r2, [r3, #0]
  return -1;
 8000f0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <_exit>:

void _exit (int status)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f20:	f04f 31ff 	mov.w	r1, #4294967295
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff ffe7 	bl	8000ef8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f2a:	bf00      	nop
 8000f2c:	e7fd      	b.n	8000f2a <_exit+0x12>

08000f2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b086      	sub	sp, #24
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	60f8      	str	r0, [r7, #12]
 8000f36:	60b9      	str	r1, [r7, #8]
 8000f38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	e00a      	b.n	8000f56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f40:	f3af 8000 	nop.w
 8000f44:	4601      	mov	r1, r0
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	1c5a      	adds	r2, r3, #1
 8000f4a:	60ba      	str	r2, [r7, #8]
 8000f4c:	b2ca      	uxtb	r2, r1
 8000f4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	3301      	adds	r3, #1
 8000f54:	617b      	str	r3, [r7, #20]
 8000f56:	697a      	ldr	r2, [r7, #20]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	dbf0      	blt.n	8000f40 <_read+0x12>
  }

  return len;
 8000f5e:	687b      	ldr	r3, [r7, #4]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3718      	adds	r7, #24
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	e009      	b.n	8000f8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	1c5a      	adds	r2, r3, #1
 8000f7e:	60ba      	str	r2, [r7, #8]
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	617b      	str	r3, [r7, #20]
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	dbf1      	blt.n	8000f7a <_write+0x12>
  }
  return len;
 8000f96:	687b      	ldr	r3, [r7, #4]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3718      	adds	r7, #24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <_close>:

int _close(int file)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fa8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fc8:	605a      	str	r2, [r3, #4]
  return 0;
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <_isatty>:

int _isatty(int file)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fe0:	2301      	movs	r3, #1
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b085      	sub	sp, #20
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	60f8      	str	r0, [r7, #12]
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ffa:	2300      	movs	r3, #0
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001010:	4a14      	ldr	r2, [pc, #80]	@ (8001064 <_sbrk+0x5c>)
 8001012:	4b15      	ldr	r3, [pc, #84]	@ (8001068 <_sbrk+0x60>)
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800101c:	4b13      	ldr	r3, [pc, #76]	@ (800106c <_sbrk+0x64>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d102      	bne.n	800102a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001024:	4b11      	ldr	r3, [pc, #68]	@ (800106c <_sbrk+0x64>)
 8001026:	4a12      	ldr	r2, [pc, #72]	@ (8001070 <_sbrk+0x68>)
 8001028:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800102a:	4b10      	ldr	r3, [pc, #64]	@ (800106c <_sbrk+0x64>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	429a      	cmp	r2, r3
 8001036:	d207      	bcs.n	8001048 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001038:	f001 fc82 	bl	8002940 <__errno>
 800103c:	4603      	mov	r3, r0
 800103e:	220c      	movs	r2, #12
 8001040:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
 8001046:	e009      	b.n	800105c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001048:	4b08      	ldr	r3, [pc, #32]	@ (800106c <_sbrk+0x64>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800104e:	4b07      	ldr	r3, [pc, #28]	@ (800106c <_sbrk+0x64>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	4a05      	ldr	r2, [pc, #20]	@ (800106c <_sbrk+0x64>)
 8001058:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800105a:	68fb      	ldr	r3, [r7, #12]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20040000 	.word	0x20040000
 8001068:	00000400 	.word	0x00000400
 800106c:	200001ec 	.word	0x200001ec
 8001070:	20000340 	.word	0x20000340

08001074 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <SystemInit+0x28>)
 800107a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800107e:	4a07      	ldr	r2, [pc, #28]	@ (800109c <SystemInit+0x28>)
 8001080:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001084:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8001088:	4b04      	ldr	r3, [pc, #16]	@ (800109c <SystemInit+0x28>)
 800108a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800108e:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001090:	bf00      	nop
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	e000ed00 	.word	0xe000ed00

080010a0 <Clock_Setup_OSC>:
 */

#include "clock_config.h"

Error_HandleTypeDef Clock_Setup_OSC(OSC_ConfigSetTypeDef *osc_config)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	uint32_t TickStart;
	if(osc_config == NULL)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <Clock_Setup_OSC+0x12>
	{
		return STATE_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e0fa      	b.n	80012a8 <Clock_Setup_OSC+0x208>
	}

	/* ---------------------HSE Configuration--------------------- */
	if((osc_config->OSC_TYPE & OSC_TYPE_HSE) == OSC_TYPE_HSE)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f000 8083 	beq.w	80011c6 <Clock_Setup_OSC+0x126>
	{
		if((RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_HSE || ((RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL && (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC_HSE) == RCC_PLLCFGR_PLLSRC_HSE))
 80010c0:	4b7c      	ldr	r3, [pc, #496]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	f003 030c 	and.w	r3, r3, #12
 80010c8:	2b04      	cmp	r3, #4
 80010ca:	d00c      	beq.n	80010e6 <Clock_Setup_OSC+0x46>
 80010cc:	4b79      	ldr	r3, [pc, #484]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	f003 030c 	and.w	r3, r3, #12
 80010d4:	2b08      	cmp	r3, #8
 80010d6:	d112      	bne.n	80010fe <Clock_Setup_OSC+0x5e>
 80010d8:	4b76      	ldr	r3, [pc, #472]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80010e4:	d10b      	bne.n	80010fe <Clock_Setup_OSC+0x5e>
		{
			if((RCC->CR & RCC_CR_HSERDY) != RESET && (osc_config->HSE_SET.HSE_STATE) == HSE_OFF)
 80010e6:	4b73      	ldr	r3, [pc, #460]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d068      	beq.n	80011c4 <Clock_Setup_OSC+0x124>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	7f1b      	ldrb	r3, [r3, #28]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d164      	bne.n	80011c4 <Clock_Setup_OSC+0x124>
			{
				return STATE_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e0d4      	b.n	80012a8 <Clock_Setup_OSC+0x208>
			}
		}
		else
		{
			HSE_CONFIG(osc_config->HSE_SET.HSE_STATE);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	7f1b      	ldrb	r3, [r3, #28]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d10c      	bne.n	8001120 <Clock_Setup_OSC+0x80>
 8001106:	4b6b      	ldr	r3, [pc, #428]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a6a      	ldr	r2, [pc, #424]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 800110c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001110:	6013      	str	r3, [r2, #0]
 8001112:	4b68      	ldr	r3, [pc, #416]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a67      	ldr	r2, [pc, #412]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001118:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800111c:	6013      	str	r3, [r2, #0]
 800111e:	e027      	b.n	8001170 <Clock_Setup_OSC+0xd0>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	7f1b      	ldrb	r3, [r3, #28]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d106      	bne.n	8001136 <Clock_Setup_OSC+0x96>
 8001128:	4b62      	ldr	r3, [pc, #392]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a61      	ldr	r2, [pc, #388]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 800112e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	e01c      	b.n	8001170 <Clock_Setup_OSC+0xd0>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	7f1b      	ldrb	r3, [r3, #28]
 800113a:	2b02      	cmp	r3, #2
 800113c:	d10c      	bne.n	8001158 <Clock_Setup_OSC+0xb8>
 800113e:	4b5d      	ldr	r3, [pc, #372]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a5c      	ldr	r2, [pc, #368]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001144:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001148:	6013      	str	r3, [r2, #0]
 800114a:	4b5a      	ldr	r3, [pc, #360]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a59      	ldr	r2, [pc, #356]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001154:	6013      	str	r3, [r2, #0]
 8001156:	e00b      	b.n	8001170 <Clock_Setup_OSC+0xd0>
 8001158:	4b56      	ldr	r3, [pc, #344]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a55      	ldr	r2, [pc, #340]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 800115e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001162:	6013      	str	r3, [r2, #0]
 8001164:	4b53      	ldr	r3, [pc, #332]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a52      	ldr	r2, [pc, #328]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 800116a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800116e:	6013      	str	r3, [r2, #0]
			if(osc_config->HSE_SET.HSE_STATE == HSE_ON)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	7f1b      	ldrb	r3, [r3, #28]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d112      	bne.n	800119e <Clock_Setup_OSC+0xfe>
			{
				TickStart = uwTick;
 8001178:	4b4f      	ldr	r3, [pc, #316]	@ (80012b8 <Clock_Setup_OSC+0x218>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	60fb      	str	r3, [r7, #12]

				while((RCC->CR & RCC_CR_HSERDY) == RESET)
 800117e:	e007      	b.n	8001190 <Clock_Setup_OSC+0xf0>
				{
					if((uwTick - TickStart) > HSE_TIMEOUT_VALUE)
 8001180:	4b4d      	ldr	r3, [pc, #308]	@ (80012b8 <Clock_Setup_OSC+0x218>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b64      	cmp	r3, #100	@ 0x64
 800118a:	d901      	bls.n	8001190 <Clock_Setup_OSC+0xf0>
					{
						return STATE_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e08b      	b.n	80012a8 <Clock_Setup_OSC+0x208>
				while((RCC->CR & RCC_CR_HSERDY) == RESET)
 8001190:	4b48      	ldr	r3, [pc, #288]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d0f1      	beq.n	8001180 <Clock_Setup_OSC+0xe0>
 800119c:	e013      	b.n	80011c6 <Clock_Setup_OSC+0x126>
					}
				}
			}
			else
			{
				TickStart = uwTick;
 800119e:	4b46      	ldr	r3, [pc, #280]	@ (80012b8 <Clock_Setup_OSC+0x218>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	60fb      	str	r3, [r7, #12]

				while((RCC->CR & RCC_CR_HSERDY) == RESET)
 80011a4:	e007      	b.n	80011b6 <Clock_Setup_OSC+0x116>
				{
					if((uwTick - TickStart) > HSE_TIMEOUT_VALUE)
 80011a6:	4b44      	ldr	r3, [pc, #272]	@ (80012b8 <Clock_Setup_OSC+0x218>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	2b64      	cmp	r3, #100	@ 0x64
 80011b0:	d901      	bls.n	80011b6 <Clock_Setup_OSC+0x116>
					{
						return STATE_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e078      	b.n	80012a8 <Clock_Setup_OSC+0x208>
				while((RCC->CR & RCC_CR_HSERDY) == RESET)
 80011b6:	4b3f      	ldr	r3, [pc, #252]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d0f1      	beq.n	80011a6 <Clock_Setup_OSC+0x106>
 80011c2:	e000      	b.n	80011c6 <Clock_Setup_OSC+0x126>
			if((RCC->CR & RCC_CR_HSERDY) != RESET && (osc_config->HSE_SET.HSE_STATE) == HSE_OFF)
 80011c4:	bf00      	nop
			}
		}
	}

	/* ---------------------HSI Configuration--------------------- */
	if((osc_config->OSC_TYPE & OSC_TYPE_HSE) == OSC_TYPE_HSE)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d069      	beq.n	80012a6 <Clock_Setup_OSC+0x206>
	{
		if((RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_HSI || ((RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL && (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI))
 80011d2:	4b38      	ldr	r3, [pc, #224]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	f003 030c 	and.w	r3, r3, #12
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d00b      	beq.n	80011f6 <Clock_Setup_OSC+0x156>
 80011de:	4b35      	ldr	r3, [pc, #212]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	f003 030c 	and.w	r3, r3, #12
 80011e6:	2b08      	cmp	r3, #8
 80011e8:	d11d      	bne.n	8001226 <Clock_Setup_OSC+0x186>
 80011ea:	4b32      	ldr	r3, [pc, #200]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d117      	bne.n	8001226 <Clock_Setup_OSC+0x186>
		{
			if((RCC->CR & RCC_CR_HSIRDY) != RESET && (osc_config->HSI_SET.HSI_STATE) == HSI_OFF)
 80011f6:	4b2f      	ldr	r3, [pc, #188]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d006      	beq.n	8001210 <Clock_Setup_OSC+0x170>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001208:	2b00      	cmp	r3, #0
 800120a:	d101      	bne.n	8001210 <Clock_Setup_OSC+0x170>
			{
				return STATE_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e04b      	b.n	80012a8 <Clock_Setup_OSC+0x208>
			}
			else
			{
				RCC_HSI_CALIBRATION_ADJUST(osc_config->HSI_SET.HSI_CAL);
 8001210:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a1b      	ldr	r3, [r3, #32]
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	4925      	ldr	r1, [pc, #148]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001220:	4313      	orrs	r3, r2
 8001222:	600b      	str	r3, [r1, #0]
			if((RCC->CR & RCC_CR_HSIRDY) != RESET && (osc_config->HSI_SET.HSI_STATE) == HSI_OFF)
 8001224:	e03f      	b.n	80012a6 <Clock_Setup_OSC+0x206>
			}
		}
		else
		{
			if(osc_config->HSI_SET.HSI_STATE == HSI_ON)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800122c:	2b01      	cmp	r3, #1
 800122e:	d122      	bne.n	8001276 <Clock_Setup_OSC+0x1d6>
			{
				HSI_ENABLE();
 8001230:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a1f      	ldr	r2, [pc, #124]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001236:	f043 0301 	orr.w	r3, r3, #1
 800123a:	6013      	str	r3, [r2, #0]
				TickStart = uwTick;
 800123c:	4b1e      	ldr	r3, [pc, #120]	@ (80012b8 <Clock_Setup_OSC+0x218>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	60fb      	str	r3, [r7, #12]

				while((RCC->CR & RCC_CR_HSIRDY) == RESET)
 8001242:	e007      	b.n	8001254 <Clock_Setup_OSC+0x1b4>
				{
					if((uwTick - TickStart) > HSI_TIMEOUT_VALUE)
 8001244:	4b1c      	ldr	r3, [pc, #112]	@ (80012b8 <Clock_Setup_OSC+0x218>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d901      	bls.n	8001254 <Clock_Setup_OSC+0x1b4>
					{
						return STATE_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e029      	b.n	80012a8 <Clock_Setup_OSC+0x208>
				while((RCC->CR & RCC_CR_HSIRDY) == RESET)
 8001254:	4b17      	ldr	r3, [pc, #92]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d0f1      	beq.n	8001244 <Clock_Setup_OSC+0x1a4>
					}
				}
				RCC_HSI_CALIBRATION_ADJUST(osc_config->HSI_SET.HSI_CAL);
 8001260:	4b14      	ldr	r3, [pc, #80]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a1b      	ldr	r3, [r3, #32]
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	4911      	ldr	r1, [pc, #68]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001270:	4313      	orrs	r3, r2
 8001272:	600b      	str	r3, [r1, #0]
 8001274:	e017      	b.n	80012a6 <Clock_Setup_OSC+0x206>
			}
			else
			{
				HSI_DISEBLE();
 8001276:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a0e      	ldr	r2, [pc, #56]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 800127c:	f023 0301 	bic.w	r3, r3, #1
 8001280:	6013      	str	r3, [r2, #0]
				TickStart = uwTick;
 8001282:	4b0d      	ldr	r3, [pc, #52]	@ (80012b8 <Clock_Setup_OSC+0x218>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	60fb      	str	r3, [r7, #12]
				while((RCC->CR & RCC_CR_HSIRDY) == RESET)
 8001288:	e007      	b.n	800129a <Clock_Setup_OSC+0x1fa>
				{
					if((uwTick - TickStart) > HSI_TIMEOUT_VALUE)
 800128a:	4b0b      	ldr	r3, [pc, #44]	@ (80012b8 <Clock_Setup_OSC+0x218>)
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	2b02      	cmp	r3, #2
 8001294:	d901      	bls.n	800129a <Clock_Setup_OSC+0x1fa>
					{
						return STATE_TIMEOUT;
 8001296:	2303      	movs	r3, #3
 8001298:	e006      	b.n	80012a8 <Clock_Setup_OSC+0x208>
				while((RCC->CR & RCC_CR_HSIRDY) == RESET)
 800129a:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <Clock_Setup_OSC+0x214>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d0f1      	beq.n	800128a <Clock_Setup_OSC+0x1ea>
					}
				}
			}
		}
	}
	return STATE_OK;
 80012a6:	2300      	movs	r3, #0
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	40023800 	.word	0x40023800
 80012b8:	200001f0 	.word	0x200001f0

080012bc <Clock_Setup_Clock>:

Error_HandleTypeDef Clock_Setup_Clock(Clock_ConfigTypeDef *clock_config)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	uint32_t TickStart;

	if(clock_config == NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <Clock_Setup_Clock+0x12>
	{
		return STATE_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e0d3      	b.n	8001476 <Clock_Setup_Clock+0x1ba>
	}

	if(clock_config->FLatency > FLASH_GET_LATENCY())
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	695a      	ldr	r2, [r3, #20]
 80012d2:	4b6b      	ldr	r3, [pc, #428]	@ (8001480 <Clock_Setup_Clock+0x1c4>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 030f 	and.w	r3, r3, #15
 80012da:	429a      	cmp	r2, r3
 80012dc:	d912      	bls.n	8001304 <Clock_Setup_Clock+0x48>
	{
		FLASH_SET_LATENCY(clock_config->FLatency);
 80012de:	4b68      	ldr	r3, [pc, #416]	@ (8001480 <Clock_Setup_Clock+0x1c4>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f023 020f 	bic.w	r2, r3, #15
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	4965      	ldr	r1, [pc, #404]	@ (8001480 <Clock_Setup_Clock+0x1c4>)
 80012ec:	4313      	orrs	r3, r2
 80012ee:	600b      	str	r3, [r1, #0]

		if(FLASH_GET_LATENCY() != clock_config->FLatency)
 80012f0:	4b63      	ldr	r3, [pc, #396]	@ (8001480 <Clock_Setup_Clock+0x1c4>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 020f 	and.w	r2, r3, #15
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d001      	beq.n	8001304 <Clock_Setup_Clock+0x48>
		{
			return STATE_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e0b8      	b.n	8001476 <Clock_Setup_Clock+0x1ba>
		}
	}

	if((clock_config->CLOCK_TYPE & RCC_CLK_TYPE_HCLK) == RCC_CLK_TYPE_HCLK)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	2b00      	cmp	r3, #0
 800130e:	d020      	beq.n	8001352 <Clock_Setup_Clock+0x96>
	{
		if((clock_config->CLOCK_TYPE & RCC_CLK_TYPE_PCLK1) == RCC_CLK_TYPE_PCLK1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0304 	and.w	r3, r3, #4
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <Clock_Setup_Clock+0x6c>
		{
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800131c:	4b59      	ldr	r3, [pc, #356]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4a58      	ldr	r2, [pc, #352]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001322:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001326:	6093      	str	r3, [r2, #8]
		}
		if((clock_config->CLOCK_TYPE & RCC_CLK_TYPE_PCLK2) == RCC_CLK_TYPE_PCLK2)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0308 	and.w	r3, r3, #8
 8001330:	2b00      	cmp	r3, #0
 8001332:	d005      	beq.n	8001340 <Clock_Setup_Clock+0x84>
		{
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001334:	4b53      	ldr	r3, [pc, #332]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	4a52      	ldr	r2, [pc, #328]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 800133a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800133e:	6093      	str	r3, [r2, #8]
		}

		MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, clock_config->AHBCLK_DIV);
 8001340:	4b50      	ldr	r3, [pc, #320]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	494d      	ldr	r1, [pc, #308]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 800134e:	4313      	orrs	r3, r2
 8001350:	608b      	str	r3, [r1, #8]
	}

	if((clock_config->CLOCK_TYPE & RCC_CLK_TYPE_SYSCLK) == RCC_CLK_TYPE_SYSCLK)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	2b00      	cmp	r3, #0
 800135c:	d043      	beq.n	80013e6 <Clock_Setup_Clock+0x12a>
	{
		if((clock_config->SYSCLK_SOURCE) == RCC_SYSCLKSOURCE_HSE)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d107      	bne.n	8001376 <Clock_Setup_Clock+0xba>
		{
			if((RCC->CR & RCC_CR_HSERDY) == RESET)
 8001366:	4b47      	ldr	r3, [pc, #284]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d115      	bne.n	800139e <Clock_Setup_Clock+0xe2>
			{
				return STATE_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e07f      	b.n	8001476 <Clock_Setup_Clock+0x1ba>
			}
		}
		else if((clock_config->SYSCLK_SOURCE) == RCC_SYSCLKSOURCE_PLLCLK)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b02      	cmp	r3, #2
 800137c:	d107      	bne.n	800138e <Clock_Setup_Clock+0xd2>
		{
			if((RCC->CR & RCC_CR_PLLRDY) == RESET)
 800137e:	4b41      	ldr	r3, [pc, #260]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d109      	bne.n	800139e <Clock_Setup_Clock+0xe2>
			{
				return STATE_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e073      	b.n	8001476 <Clock_Setup_Clock+0x1ba>
			}
		}
		else
		{
			if((RCC->CR & RCC_CR_HSIRDY) == RESET)
 800138e:	4b3d      	ldr	r3, [pc, #244]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <Clock_Setup_Clock+0xe2>
			{
				return STATE_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e06b      	b.n	8001476 <Clock_Setup_Clock+0x1ba>
			}
		}

		MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (clock_config->SYSCLK_SOURCE));
 800139e:	4b39      	ldr	r3, [pc, #228]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f023 0203 	bic.w	r2, r3, #3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	4936      	ldr	r1, [pc, #216]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 80013ac:	4313      	orrs	r3, r2
 80013ae:	608b      	str	r3, [r1, #8]

		TickStart = uwTick;
 80013b0:	4b35      	ldr	r3, [pc, #212]	@ (8001488 <Clock_Setup_Clock+0x1cc>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	60fb      	str	r3, [r7, #12]

		while((RCC->CFGR) & RCC_CFGR_SWS == (clock_config->SYSCLK_SOURCE) << RCC_CFGR_SWS_Pos)
 80013b6:	e009      	b.n	80013cc <Clock_Setup_Clock+0x110>
		{
			if((uwTick - TickStart) > CLK_SW_TIMEOUT_VALUE)
 80013b8:	4b33      	ldr	r3, [pc, #204]	@ (8001488 <Clock_Setup_Clock+0x1cc>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d901      	bls.n	80013cc <Clock_Setup_Clock+0x110>
			{
				return STATE_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e054      	b.n	8001476 <Clock_Setup_Clock+0x1ba>
		while((RCC->CFGR) & RCC_CFGR_SWS == (clock_config->SYSCLK_SOURCE) << RCC_CFGR_SWS_Pos)
 80013cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	6852      	ldr	r2, [r2, #4]
 80013d4:	0092      	lsls	r2, r2, #2
 80013d6:	2a0c      	cmp	r2, #12
 80013d8:	bf0c      	ite	eq
 80013da:	2201      	moveq	r2, #1
 80013dc:	2200      	movne	r2, #0
 80013de:	b2d2      	uxtb	r2, r2
 80013e0:	4013      	ands	r3, r2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1e8      	bne.n	80013b8 <Clock_Setup_Clock+0xfc>
			}
		}
	}

	if(clock_config->FLatency < FLASH_GET_LATENCY())
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	695a      	ldr	r2, [r3, #20]
 80013ea:	4b25      	ldr	r3, [pc, #148]	@ (8001480 <Clock_Setup_Clock+0x1c4>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 030f 	and.w	r3, r3, #15
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d212      	bcs.n	800141c <Clock_Setup_Clock+0x160>
	{
		FLASH_SET_LATENCY(clock_config->FLatency);
 80013f6:	4b22      	ldr	r3, [pc, #136]	@ (8001480 <Clock_Setup_Clock+0x1c4>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f023 020f 	bic.w	r2, r3, #15
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	491f      	ldr	r1, [pc, #124]	@ (8001480 <Clock_Setup_Clock+0x1c4>)
 8001404:	4313      	orrs	r3, r2
 8001406:	600b      	str	r3, [r1, #0]

		if(FLASH_GET_LATENCY() != clock_config->FLatency)
 8001408:	4b1d      	ldr	r3, [pc, #116]	@ (8001480 <Clock_Setup_Clock+0x1c4>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 020f 	and.w	r2, r3, #15
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	695b      	ldr	r3, [r3, #20]
 8001414:	429a      	cmp	r2, r3
 8001416:	d001      	beq.n	800141c <Clock_Setup_Clock+0x160>
		{
			return STATE_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e02c      	b.n	8001476 <Clock_Setup_Clock+0x1ba>
		}
	}

	if((clock_config->CLOCK_TYPE & RCC_CLK_TYPE_PCLK1) == RCC_CLK_TYPE_PCLK1)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	2b00      	cmp	r3, #0
 8001426:	d008      	beq.n	800143a <Clock_Setup_Clock+0x17e>
	{
	    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, clock_config->APB1CLK_DIV);
 8001428:	4b16      	ldr	r3, [pc, #88]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	4913      	ldr	r1, [pc, #76]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001436:	4313      	orrs	r3, r2
 8001438:	608b      	str	r3, [r1, #8]
	}
	if((clock_config->CLOCK_TYPE & RCC_CLK_TYPE_PCLK2) == RCC_CLK_TYPE_PCLK2)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	2b00      	cmp	r3, #0
 8001444:	d008      	beq.n	8001458 <Clock_Setup_Clock+0x19c>
	{
	    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, clock_config->APB2CLK_DIV);
 8001446:	4b0f      	ldr	r3, [pc, #60]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	691b      	ldr	r3, [r3, #16]
 8001452:	490c      	ldr	r1, [pc, #48]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001454:	4313      	orrs	r3, r2
 8001456:	608b      	str	r3, [r1, #8]
	}

	SystemCoreClock = Get_SysClock_Freq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001458:	f000 f81c 	bl	8001494 <Get_SysClock_Freq>
 800145c:	4602      	mov	r2, r0
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <Clock_Setup_Clock+0x1c8>)
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	091b      	lsrs	r3, r3, #4
 8001464:	f003 030f 	and.w	r3, r3, #15
 8001468:	4908      	ldr	r1, [pc, #32]	@ (800148c <Clock_Setup_Clock+0x1d0>)
 800146a:	5ccb      	ldrb	r3, [r1, r3]
 800146c:	fa22 f303 	lsr.w	r3, r2, r3
 8001470:	4a07      	ldr	r2, [pc, #28]	@ (8001490 <Clock_Setup_Clock+0x1d4>)
 8001472:	6013      	str	r3, [r2, #0]

	return STATE_OK;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40023c00 	.word	0x40023c00
 8001484:	40023800 	.word	0x40023800
 8001488:	200001f0 	.word	0x200001f0
 800148c:	080046f8 	.word	0x080046f8
 8001490:	20000000 	.word	0x20000000

08001494 <Get_SysClock_Freq>:

uint32_t Get_SysClock_Freq(void)
{
 8001494:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001498:	b090      	sub	sp, #64	@ 0x40
 800149a:	af00      	add	r7, sp, #0
	uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	637b      	str	r3, [r7, #52]	@ 0x34
 80014a0:	2300      	movs	r3, #0
 80014a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80014a4:	2300      	movs	r3, #0
 80014a6:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t sysclock_freq = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	63bb      	str	r3, [r7, #56]	@ 0x38
	switch (RCC->CFGR & RCC_CFGR_SWS)
 80014ac:	4b5b      	ldr	r3, [pc, #364]	@ (800161c <Get_SysClock_Freq+0x188>)
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	f003 030c 	and.w	r3, r3, #12
 80014b4:	2b08      	cmp	r3, #8
 80014b6:	d00d      	beq.n	80014d4 <Get_SysClock_Freq+0x40>
 80014b8:	2b08      	cmp	r3, #8
 80014ba:	f200 80a1 	bhi.w	8001600 <Get_SysClock_Freq+0x16c>
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d002      	beq.n	80014c8 <Get_SysClock_Freq+0x34>
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	d003      	beq.n	80014ce <Get_SysClock_Freq+0x3a>
 80014c6:	e09b      	b.n	8001600 <Get_SysClock_Freq+0x16c>
	{
	case RCC_SYSCLKSOURCE_STATUS_HSI:
		sysclock_freq = HSI_VALUE;
 80014c8:	4b55      	ldr	r3, [pc, #340]	@ (8001620 <Get_SysClock_Freq+0x18c>)
 80014ca:	63bb      	str	r3, [r7, #56]	@ 0x38
		break;
 80014cc:	e09b      	b.n	8001606 <Get_SysClock_Freq+0x172>
	case RCC_SYSCLKSOURCE_STATUS_HSE:
		sysclock_freq = HSE_VALUE;
 80014ce:	4b55      	ldr	r3, [pc, #340]	@ (8001624 <Get_SysClock_Freq+0x190>)
 80014d0:	63bb      	str	r3, [r7, #56]	@ 0x38
		break;
 80014d2:	e098      	b.n	8001606 <Get_SysClock_Freq+0x172>
	case RCC_SYSCLKSOURCE_STATUS_PLLCLK:
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014d4:	4b51      	ldr	r3, [pc, #324]	@ (800161c <Get_SysClock_Freq+0x188>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80014dc:	637b      	str	r3, [r7, #52]	@ 0x34
		if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) != RCC_PLLCFGR_PLLSRC_HSI)
 80014de:	4b4f      	ldr	r3, [pc, #316]	@ (800161c <Get_SysClock_Freq+0x188>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d028      	beq.n	800153c <Get_SysClock_Freq+0xa8>
		{
			pllvco = (uint32_t)((((uint64_t)HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014ea:	4b4c      	ldr	r3, [pc, #304]	@ (800161c <Get_SysClock_Freq+0x188>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	099b      	lsrs	r3, r3, #6
 80014f0:	2200      	movs	r2, #0
 80014f2:	623b      	str	r3, [r7, #32]
 80014f4:	627a      	str	r2, [r7, #36]	@ 0x24
 80014f6:	6a3b      	ldr	r3, [r7, #32]
 80014f8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80014fc:	2100      	movs	r1, #0
 80014fe:	4b49      	ldr	r3, [pc, #292]	@ (8001624 <Get_SysClock_Freq+0x190>)
 8001500:	fb03 f201 	mul.w	r2, r3, r1
 8001504:	2300      	movs	r3, #0
 8001506:	fb00 f303 	mul.w	r3, r0, r3
 800150a:	4413      	add	r3, r2
 800150c:	4a45      	ldr	r2, [pc, #276]	@ (8001624 <Get_SysClock_Freq+0x190>)
 800150e:	fba0 1202 	umull	r1, r2, r0, r2
 8001512:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001514:	460a      	mov	r2, r1
 8001516:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001518:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800151a:	4413      	add	r3, r2
 800151c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800151e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001520:	2200      	movs	r2, #0
 8001522:	61bb      	str	r3, [r7, #24]
 8001524:	61fa      	str	r2, [r7, #28]
 8001526:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800152a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800152e:	f7ff fb63 	bl	8000bf8 <__aeabi_uldivmod>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4613      	mov	r3, r2
 8001538:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800153a:	e053      	b.n	80015e4 <Get_SysClock_Freq+0x150>
		}
		else
		{
			pllvco = (uint32_t)((((uint64_t)HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800153c:	4b37      	ldr	r3, [pc, #220]	@ (800161c <Get_SysClock_Freq+0x188>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	099b      	lsrs	r3, r3, #6
 8001542:	2200      	movs	r2, #0
 8001544:	613b      	str	r3, [r7, #16]
 8001546:	617a      	str	r2, [r7, #20]
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800154e:	f04f 0b00 	mov.w	fp, #0
 8001552:	4652      	mov	r2, sl
 8001554:	465b      	mov	r3, fp
 8001556:	f04f 0000 	mov.w	r0, #0
 800155a:	f04f 0100 	mov.w	r1, #0
 800155e:	0159      	lsls	r1, r3, #5
 8001560:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001564:	0150      	lsls	r0, r2, #5
 8001566:	4602      	mov	r2, r0
 8001568:	460b      	mov	r3, r1
 800156a:	ebb2 080a 	subs.w	r8, r2, sl
 800156e:	eb63 090b 	sbc.w	r9, r3, fp
 8001572:	f04f 0200 	mov.w	r2, #0
 8001576:	f04f 0300 	mov.w	r3, #0
 800157a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800157e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001582:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001586:	ebb2 0408 	subs.w	r4, r2, r8
 800158a:	eb63 0509 	sbc.w	r5, r3, r9
 800158e:	f04f 0200 	mov.w	r2, #0
 8001592:	f04f 0300 	mov.w	r3, #0
 8001596:	00eb      	lsls	r3, r5, #3
 8001598:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800159c:	00e2      	lsls	r2, r4, #3
 800159e:	4614      	mov	r4, r2
 80015a0:	461d      	mov	r5, r3
 80015a2:	eb14 030a 	adds.w	r3, r4, sl
 80015a6:	603b      	str	r3, [r7, #0]
 80015a8:	eb45 030b 	adc.w	r3, r5, fp
 80015ac:	607b      	str	r3, [r7, #4]
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80015ba:	4629      	mov	r1, r5
 80015bc:	028b      	lsls	r3, r1, #10
 80015be:	4621      	mov	r1, r4
 80015c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80015c4:	4621      	mov	r1, r4
 80015c6:	028a      	lsls	r2, r1, #10
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015ce:	2200      	movs	r2, #0
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	60fa      	str	r2, [r7, #12]
 80015d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015d8:	f7ff fb0e 	bl	8000bf8 <__aeabi_uldivmod>
 80015dc:	4602      	mov	r2, r0
 80015de:	460b      	mov	r3, r1
 80015e0:	4613      	mov	r3, r2
 80015e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		}
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80015e4:	4b0d      	ldr	r3, [pc, #52]	@ (800161c <Get_SysClock_Freq+0x188>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	0c1b      	lsrs	r3, r3, #16
 80015ea:	f003 0303 	and.w	r3, r3, #3
 80015ee:	3301      	adds	r3, #1
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	633b      	str	r3, [r7, #48]	@ 0x30

		sysclock_freq = pllvco / pllp;
 80015f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80015f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fc:	63bb      	str	r3, [r7, #56]	@ 0x38
		break;
 80015fe:	e002      	b.n	8001606 <Get_SysClock_Freq+0x172>
	default:
		sysclock_freq = HSI_VALUE;
 8001600:	4b07      	ldr	r3, [pc, #28]	@ (8001620 <Get_SysClock_Freq+0x18c>)
 8001602:	63bb      	str	r3, [r7, #56]	@ 0x38
		break;
 8001604:	bf00      	nop
	}

	Tick_Init(uwTickPrio);
 8001606:	4b08      	ldr	r3, [pc, #32]	@ (8001628 <Get_SysClock_Freq+0x194>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f000 faa8 	bl	8001b60 <Tick_Init>

	return sysclock_freq;
 8001610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001612:	4618      	mov	r0, r3
 8001614:	3740      	adds	r7, #64	@ 0x40
 8001616:	46bd      	mov	sp, r7
 8001618:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800161c:	40023800 	.word	0x40023800
 8001620:	00f42400 	.word	0x00f42400
 8001624:	016e3600 	.word	0x016e3600
 8001628:	20000004 	.word	0x20000004

0800162c <GPIO_Config>:

#define GPIO_NUMBER           ((uint32_t)16U)


void GPIO_Config(GPIO_TypeDef *GPIOx, GPIO_ConfigTypeDef *GPIO_Conf)
{
 800162c:	b480      	push	{r7}
 800162e:	b087      	sub	sp, #28
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
	uint32_t position = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
	uint32_t ioposition = 0x00;
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
	uint32_t iocurrent = 0x00;
 800163e:	2300      	movs	r3, #0
 8001640:	60bb      	str	r3, [r7, #8]
	uint32_t temp = 0x00;
 8001642:	2300      	movs	r3, #0
 8001644:	613b      	str	r3, [r7, #16]

	for(position = 0; position < GPIO_NUMBER; position++)
 8001646:	2300      	movs	r3, #0
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	e163      	b.n	8001914 <GPIO_Config+0x2e8>
	{
		ioposition = ((uint32_t)0x01) << position;
 800164c:	2201      	movs	r2, #1
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	60fb      	str	r3, [r7, #12]

		iocurrent = (uint32_t)(GPIO_Conf->PIN) & ioposition;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	4013      	ands	r3, r2
 800165e:	60bb      	str	r3, [r7, #8]

		if(iocurrent == ioposition)
 8001660:	68ba      	ldr	r2, [r7, #8]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	429a      	cmp	r2, r3
 8001666:	f040 8152 	bne.w	800190e <GPIO_Config+0x2e2>
		{
			if(((GPIO_Conf->MODE & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Conf->MODE & GPIO_MODE) == MODE_AF))
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f003 0303 	and.w	r3, r3, #3
 8001672:	2b01      	cmp	r3, #1
 8001674:	d005      	beq.n	8001682 <GPIO_Config+0x56>
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f003 0303 	and.w	r3, r3, #3
 800167e:	2b02      	cmp	r3, #2
 8001680:	d130      	bne.n	80016e4 <GPIO_Config+0xb8>
			{
				temp = GPIOx->OSPEEDR;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	613b      	str	r3, [r7, #16]
				temp &= ~(GPIO_OSPEEDR_OSPEEDR0 << (position * 2));
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	2203      	movs	r2, #3
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	43db      	mvns	r3, r3
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	4013      	ands	r3, r2
 8001698:	613b      	str	r3, [r7, #16]
				temp |= (GPIO_Conf->SPEED << (position * 2));
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	68da      	ldr	r2, [r3, #12]
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	613b      	str	r3, [r7, #16]
				GPIOx->OSPEEDR = temp;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	609a      	str	r2, [r3, #8]

				temp = GPIOx->OTYPER;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	613b      	str	r3, [r7, #16]
				temp &= ~(GPIO_OTYPER_OT0 << position);
 80016b8:	2201      	movs	r2, #1
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	43db      	mvns	r3, r3
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	4013      	ands	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
				temp |= ((GPIO_Conf->MODE & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	091b      	lsrs	r3, r3, #4
 80016ce:	f003 0201 	and.w	r2, r3, #1
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	693a      	ldr	r2, [r7, #16]
 80016da:	4313      	orrs	r3, r2
 80016dc:	613b      	str	r3, [r7, #16]
				GPIOx->OTYPER = temp;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	605a      	str	r2, [r3, #4]
			}
		    if((GPIO_Conf->MODE & GPIO_MODE) != MODE_ANALOG)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f003 0303 	and.w	r3, r3, #3
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	d017      	beq.n	8001720 <GPIO_Config+0xf4>
		    {
		        temp = GPIOx->PUPDR;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	613b      	str	r3, [r7, #16]
		        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	2203      	movs	r2, #3
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	43db      	mvns	r3, r3
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	4013      	ands	r3, r2
 8001706:	613b      	str	r3, [r7, #16]
		        temp |= ((GPIO_Conf->PULL) << (position * 2));
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	689a      	ldr	r2, [r3, #8]
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	4313      	orrs	r3, r2
 8001718:	613b      	str	r3, [r7, #16]
		        GPIOx->PUPDR = temp;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	60da      	str	r2, [r3, #12]
		    }
		    if ((GPIO_Conf->MODE & GPIO_MODE) == MODE_AF)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f003 0303 	and.w	r3, r3, #3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d123      	bne.n	8001774 <GPIO_Config+0x148>
		    {
		        temp = GPIOx->AFR[position >> 3];
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	08da      	lsrs	r2, r3, #3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3208      	adds	r2, #8
 8001734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001738:	613b      	str	r3, [r7, #16]
		        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	f003 0307 	and.w	r3, r3, #7
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	220f      	movs	r2, #15
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	4013      	ands	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
		        temp |= ((uint32_t)(GPIO_Conf->ALT) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	691a      	ldr	r2, [r3, #16]
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	4313      	orrs	r3, r2
 8001764:	613b      	str	r3, [r7, #16]
		        GPIOx->AFR[position >> 3] = temp;
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	08da      	lsrs	r2, r3, #3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	3208      	adds	r2, #8
 800176e:	6939      	ldr	r1, [r7, #16]
 8001770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		    }
		    temp = GPIOx->MODER;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	613b      	str	r3, [r7, #16]
		    temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	2203      	movs	r2, #3
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	43db      	mvns	r3, r3
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	4013      	ands	r3, r2
 800178a:	613b      	str	r3, [r7, #16]
		    temp |= ((GPIO_Conf->MODE & GPIO_MODE) << (position * 2));
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 0203 	and.w	r2, r3, #3
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	4313      	orrs	r3, r2
 80017a0:	613b      	str	r3, [r7, #16]
		    GPIOx->MODER = temp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	601a      	str	r2, [r3, #0]

		    if((GPIO_Conf->MODE & EXTI_MODE) != 0x00u)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	f000 80ac 	beq.w	800190e <GPIO_Config+0x2e2>
		    {
		    	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);
 80017b6:	4b5d      	ldr	r3, [pc, #372]	@ (800192c <GPIO_Config+0x300>)
 80017b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ba:	4a5c      	ldr	r2, [pc, #368]	@ (800192c <GPIO_Config+0x300>)
 80017bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c0:	6453      	str	r3, [r2, #68]	@ 0x44

		    	temp = SYSCFG->EXTICR[position >> 2];
 80017c2:	4a5b      	ldr	r2, [pc, #364]	@ (8001930 <GPIO_Config+0x304>)
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	089b      	lsrs	r3, r3, #2
 80017c8:	3302      	adds	r3, #2
 80017ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ce:	613b      	str	r3, [r7, #16]
		    	temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	f003 0303 	and.w	r3, r3, #3
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	220f      	movs	r2, #15
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43db      	mvns	r3, r3
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	4013      	ands	r3, r2
 80017e4:	613b      	str	r3, [r7, #16]
		    	temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a52      	ldr	r2, [pc, #328]	@ (8001934 <GPIO_Config+0x308>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d02b      	beq.n	8001846 <GPIO_Config+0x21a>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a51      	ldr	r2, [pc, #324]	@ (8001938 <GPIO_Config+0x30c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d025      	beq.n	8001842 <GPIO_Config+0x216>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a50      	ldr	r2, [pc, #320]	@ (800193c <GPIO_Config+0x310>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d01f      	beq.n	800183e <GPIO_Config+0x212>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a4f      	ldr	r2, [pc, #316]	@ (8001940 <GPIO_Config+0x314>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d019      	beq.n	800183a <GPIO_Config+0x20e>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a4e      	ldr	r2, [pc, #312]	@ (8001944 <GPIO_Config+0x318>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d013      	beq.n	8001836 <GPIO_Config+0x20a>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a4d      	ldr	r2, [pc, #308]	@ (8001948 <GPIO_Config+0x31c>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d00d      	beq.n	8001832 <GPIO_Config+0x206>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a4c      	ldr	r2, [pc, #304]	@ (800194c <GPIO_Config+0x320>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d007      	beq.n	800182e <GPIO_Config+0x202>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a4b      	ldr	r2, [pc, #300]	@ (8001950 <GPIO_Config+0x324>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d101      	bne.n	800182a <GPIO_Config+0x1fe>
 8001826:	2307      	movs	r3, #7
 8001828:	e00e      	b.n	8001848 <GPIO_Config+0x21c>
 800182a:	2308      	movs	r3, #8
 800182c:	e00c      	b.n	8001848 <GPIO_Config+0x21c>
 800182e:	2306      	movs	r3, #6
 8001830:	e00a      	b.n	8001848 <GPIO_Config+0x21c>
 8001832:	2305      	movs	r3, #5
 8001834:	e008      	b.n	8001848 <GPIO_Config+0x21c>
 8001836:	2304      	movs	r3, #4
 8001838:	e006      	b.n	8001848 <GPIO_Config+0x21c>
 800183a:	2303      	movs	r3, #3
 800183c:	e004      	b.n	8001848 <GPIO_Config+0x21c>
 800183e:	2302      	movs	r3, #2
 8001840:	e002      	b.n	8001848 <GPIO_Config+0x21c>
 8001842:	2301      	movs	r3, #1
 8001844:	e000      	b.n	8001848 <GPIO_Config+0x21c>
 8001846:	2300      	movs	r3, #0
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	f002 0203 	and.w	r2, r2, #3
 800184e:	0092      	lsls	r2, r2, #2
 8001850:	4093      	lsls	r3, r2
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	4313      	orrs	r3, r2
 8001856:	613b      	str	r3, [r7, #16]
		    	SYSCFG->EXTICR[position >> 2] = temp;
 8001858:	4935      	ldr	r1, [pc, #212]	@ (8001930 <GPIO_Config+0x304>)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	089b      	lsrs	r3, r3, #2
 800185e:	3302      	adds	r3, #2
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		        temp = EXTI->RTSR;
 8001866:	4b3b      	ldr	r3, [pc, #236]	@ (8001954 <GPIO_Config+0x328>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	613b      	str	r3, [r7, #16]
		        temp &= ~((uint32_t)iocurrent);
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	43db      	mvns	r3, r3
 8001870:	693a      	ldr	r2, [r7, #16]
 8001872:	4013      	ands	r3, r2
 8001874:	613b      	str	r3, [r7, #16]
		        if ((GPIO_Conf->MODE & TRIGGER_RISING) != 0x00u)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d003      	beq.n	800188a <GPIO_Config+0x25e>
		        {
		        	temp |= iocurrent;
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	4313      	orrs	r3, r2
 8001888:	613b      	str	r3, [r7, #16]
		        }
		        EXTI->RTSR = temp;
 800188a:	4a32      	ldr	r2, [pc, #200]	@ (8001954 <GPIO_Config+0x328>)
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	6093      	str	r3, [r2, #8]

		        temp = EXTI->FTSR;
 8001890:	4b30      	ldr	r3, [pc, #192]	@ (8001954 <GPIO_Config+0x328>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	613b      	str	r3, [r7, #16]
		        temp &= ~((uint32_t)iocurrent);
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	43db      	mvns	r3, r3
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	4013      	ands	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
		        if ((GPIO_Conf->MODE & TRIGGER_FALLING) != 0x00u)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d003      	beq.n	80018b4 <GPIO_Config+0x288>
		        {
		        	temp |= iocurrent;
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
		        }
		        EXTI->FTSR = temp;
 80018b4:	4a27      	ldr	r2, [pc, #156]	@ (8001954 <GPIO_Config+0x328>)
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	60d3      	str	r3, [r2, #12]

		        temp = EXTI->EMR;
 80018ba:	4b26      	ldr	r3, [pc, #152]	@ (8001954 <GPIO_Config+0x328>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	613b      	str	r3, [r7, #16]
		        temp &= ~((uint32_t)iocurrent);
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	43db      	mvns	r3, r3
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	4013      	ands	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
		        if ((GPIO_Conf->MODE & EXTI_EVT) != 0x00u)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <GPIO_Config+0x2b2>
		        {
		        	temp |= iocurrent;
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	4313      	orrs	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
		        }
		        EXTI->EMR = temp;
 80018de:	4a1d      	ldr	r2, [pc, #116]	@ (8001954 <GPIO_Config+0x328>)
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	6053      	str	r3, [r2, #4]

		        temp = EXTI->IMR;
 80018e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001954 <GPIO_Config+0x328>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	613b      	str	r3, [r7, #16]
		        temp &= ~((uint32_t)iocurrent);
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	43db      	mvns	r3, r3
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	4013      	ands	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
		        if ((GPIO_Conf->MODE & EXTI_IT) != 0x00u)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d003      	beq.n	8001908 <GPIO_Config+0x2dc>
		        {
		        	temp |= iocurrent;
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	4313      	orrs	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
		        }
		        EXTI->IMR = temp;
 8001908:	4a12      	ldr	r2, [pc, #72]	@ (8001954 <GPIO_Config+0x328>)
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	6013      	str	r3, [r2, #0]
	for(position = 0; position < GPIO_NUMBER; position++)
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	3301      	adds	r3, #1
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	2b0f      	cmp	r3, #15
 8001918:	f67f ae98 	bls.w	800164c <GPIO_Config+0x20>
		    }
		}
	}
}
 800191c:	bf00      	nop
 800191e:	bf00      	nop
 8001920:	371c      	adds	r7, #28
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	40023800 	.word	0x40023800
 8001930:	40013800 	.word	0x40013800
 8001934:	40020000 	.word	0x40020000
 8001938:	40020400 	.word	0x40020400
 800193c:	40020800 	.word	0x40020800
 8001940:	40020c00 	.word	0x40020c00
 8001944:	40021000 	.word	0x40021000
 8001948:	40021400 	.word	0x40021400
 800194c:	40021800 	.word	0x40021800
 8001950:	40021c00 	.word	0x40021c00
 8001954:	40013c00 	.word	0x40013c00

08001958 <NMI_Handler>:
 */

#include "interrupt.h"

void NMI_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
	while(1);
 800195c:	bf00      	nop
 800195e:	e7fd      	b.n	800195c <NMI_Handler+0x4>

08001960 <HardFault_Handler>:
}

void HardFault_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
	while(1);
 8001964:	bf00      	nop
 8001966:	e7fd      	b.n	8001964 <HardFault_Handler+0x4>

08001968 <MemManage_Handler>:
}

void MemManage_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
	while(1);
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <MemManage_Handler+0x4>

08001970 <BusFault_Handler>:
}

void BusFault_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
	while(1);
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <BusFault_Handler+0x4>

08001978 <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
	while(1);
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <UsageFault_Handler+0x4>

08001980 <SVC_Handler>:
}

void SVC_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0

}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0

}
 8001992:	bf00      	nop
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <PendSV_Handler>:

void PendSV_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0

}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
	...

080019ac <SysTick_Handler>:

void SysTick_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
	uwTick += 1U;
 80019b0:	4b04      	ldr	r3, [pc, #16]	@ (80019c4 <SysTick_Handler+0x18>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	3301      	adds	r3, #1
 80019b6:	4a03      	ldr	r2, [pc, #12]	@ (80019c4 <SysTick_Handler+0x18>)
 80019b8:	6013      	str	r3, [r2, #0]
}
 80019ba:	bf00      	nop
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	200001f0 	.word	0x200001f0

080019c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a08 <__NVIC_SetPriorityGrouping+0x40>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019e4:	4013      	ands	r3, r2
 80019e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019f2:	4313      	orrs	r3, r2
 80019f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019f6:	4a04      	ldr	r2, [pc, #16]	@ (8001a08 <__NVIC_SetPriorityGrouping+0x40>)
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	60d3      	str	r3, [r2, #12]
}
 80019fc:	bf00      	nop
 80019fe:	3714      	adds	r7, #20
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	e000ed00 	.word	0xe000ed00
 8001a0c:	05fa0000 	.word	0x05fa0000

08001a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a14:	4b04      	ldr	r3, [pc, #16]	@ (8001a28 <__NVIC_GetPriorityGrouping+0x18>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	f003 0307 	and.w	r3, r3, #7
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	6039      	str	r1, [r7, #0]
 8001a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	db0a      	blt.n	8001a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	490c      	ldr	r1, [pc, #48]	@ (8001a78 <__NVIC_SetPriority+0x4c>)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	0112      	lsls	r2, r2, #4
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	440b      	add	r3, r1
 8001a50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a54:	e00a      	b.n	8001a6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	4908      	ldr	r1, [pc, #32]	@ (8001a7c <__NVIC_SetPriority+0x50>)
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	f003 030f 	and.w	r3, r3, #15
 8001a62:	3b04      	subs	r3, #4
 8001a64:	0112      	lsls	r2, r2, #4
 8001a66:	b2d2      	uxtb	r2, r2
 8001a68:	440b      	add	r3, r1
 8001a6a:	761a      	strb	r2, [r3, #24]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	e000e100 	.word	0xe000e100
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b089      	sub	sp, #36	@ 0x24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	f1c3 0307 	rsb	r3, r3, #7
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	bf28      	it	cs
 8001a9e:	2304      	movcs	r3, #4
 8001aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	3304      	adds	r3, #4
 8001aa6:	2b06      	cmp	r3, #6
 8001aa8:	d902      	bls.n	8001ab0 <NVIC_EncodePriority+0x30>
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	3b03      	subs	r3, #3
 8001aae:	e000      	b.n	8001ab2 <NVIC_EncodePriority+0x32>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	43da      	mvns	r2, r3
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	401a      	ands	r2, r3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad2:	43d9      	mvns	r1, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad8:	4313      	orrs	r3, r2
         );
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3724      	adds	r7, #36	@ 0x24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001af8:	d301      	bcc.n	8001afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001afa:	2301      	movs	r3, #1
 8001afc:	e00f      	b.n	8001b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001afe:	4a0a      	ldr	r2, [pc, #40]	@ (8001b28 <SysTick_Config+0x40>)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3b01      	subs	r3, #1
 8001b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b06:	210f      	movs	r1, #15
 8001b08:	f04f 30ff 	mov.w	r0, #4294967295
 8001b0c:	f7ff ff8e 	bl	8001a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b10:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <SysTick_Config+0x40>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b16:	4b04      	ldr	r3, [pc, #16]	@ (8001b28 <SysTick_Config+0x40>)
 8001b18:	2207      	movs	r2, #7
 8001b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	e000e010 	.word	0xe000e010

08001b2c <System_Config>:

#include "system_config.h"


void System_Config(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
	NVIC_SetPriorityGrouping((uint32_t)TICK_INT_PRIORITY);
 8001b30:	2003      	movs	r0, #3
 8001b32:	f7ff ff49 	bl	80019c8 <__NVIC_SetPriorityGrouping>

	Tick_Init(TICK_INT_PRIORITY);
 8001b36:	2003      	movs	r0, #3
 8001b38:	f000 f812 	bl	8001b60 <Tick_Init>

	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);
 8001b3c:	4b06      	ldr	r3, [pc, #24]	@ (8001b58 <System_Config+0x2c>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b40:	4a05      	ldr	r2, [pc, #20]	@ (8001b58 <System_Config+0x2c>)
 8001b42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b46:	6413      	str	r3, [r2, #64]	@ 0x40
	MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_CR1_VOS);
 8001b48:	4b04      	ldr	r3, [pc, #16]	@ (8001b5c <System_Config+0x30>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a03      	ldr	r2, [pc, #12]	@ (8001b5c <System_Config+0x30>)
 8001b4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b52:	6013      	str	r3, [r2, #0]
}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40007000 	.word	0x40007000

08001b60 <Tick_Init>:

void Tick_Init(uint32_t TickPriority)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
	uint32_t priority_group = 0x00;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]

	priority_group = NVIC_GetPriorityGrouping();
 8001b6c:	f7ff ff50 	bl	8001a10 <__NVIC_GetPriorityGrouping>
 8001b70:	60f8      	str	r0, [r7, #12]
	SysTick_Config(SystemCoreClock / (1000U / 1U));
 8001b72:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb0 <Tick_Init+0x50>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a0f      	ldr	r2, [pc, #60]	@ (8001bb4 <Tick_Init+0x54>)
 8001b78:	fba2 2303 	umull	r2, r3, r2, r3
 8001b7c:	099b      	lsrs	r3, r3, #6
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff ffb2 	bl	8001ae8 <SysTick_Config>

	if(TickPriority < (1U << __NVIC_PRIO_BITS))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b0f      	cmp	r3, #15
 8001b88:	d80d      	bhi.n	8001ba6 <Tick_Init+0x46>
	{
		NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(priority_group, TickPriority, 0));
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	f7ff ff76 	bl	8001a80 <NVIC_EncodePriority>
 8001b94:	4603      	mov	r3, r0
 8001b96:	4619      	mov	r1, r3
 8001b98:	f04f 30ff 	mov.w	r0, #4294967295
 8001b9c:	f7ff ff46 	bl	8001a2c <__NVIC_SetPriority>
		uwTickPrio = TickPriority;
 8001ba0:	4a05      	ldr	r2, [pc, #20]	@ (8001bb8 <Tick_Init+0x58>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6013      	str	r3, [r2, #0]
	}
}
 8001ba6:	bf00      	nop
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000000 	.word	0x20000000
 8001bb4:	10624dd3 	.word	0x10624dd3
 8001bb8:	20000004 	.word	0x20000004

08001bbc <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
	System_Config();
 8001bc0:	f7ff ffb4 	bl	8001b2c <System_Config>

	System_Clock_Config();
 8001bc4:	f000 f804 	bl	8001bd0 <System_Clock_Config>

	GPIO_Init();
 8001bc8:	f000 f89a 	bl	8001d00 <GPIO_Init>

	while(1)
 8001bcc:	bf00      	nop
 8001bce:	e7fd      	b.n	8001bcc <main+0x10>

08001bd0 <System_Clock_Config>:

	}
}

void System_Clock_Config(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b092      	sub	sp, #72	@ 0x48
 8001bd4:	af00      	add	r7, sp, #0
	OSC_ConfigSetTypeDef config = {0};
 8001bd6:	f107 031c 	add.w	r3, r7, #28
 8001bda:	2228      	movs	r2, #40	@ 0x28
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 fe5b 	bl	800289a <memset>
	Clock_ConfigTypeDef clock_config = {0};
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
 8001bee:	60da      	str	r2, [r3, #12]
 8001bf0:	611a      	str	r2, [r3, #16]
 8001bf2:	615a      	str	r2, [r3, #20]
	uint32_t TickStart;

	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);
 8001bf4:	4b3f      	ldr	r3, [pc, #252]	@ (8001cf4 <System_Clock_Config+0x124>)
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8001cf4 <System_Clock_Config+0x124>)
 8001bfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bfe:	6413      	str	r3, [r2, #64]	@ 0x40
	MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_CR1_VOS);
 8001c00:	4b3d      	ldr	r3, [pc, #244]	@ (8001cf8 <System_Clock_Config+0x128>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a3c      	ldr	r2, [pc, #240]	@ (8001cf8 <System_Clock_Config+0x128>)
 8001c06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c0a:	6013      	str	r3, [r2, #0]

	config.OSC_TYPE = OSC_TYPE_HSE;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	61fb      	str	r3, [r7, #28]
	config.HSE_SET.HSE_STATE = HSE_ON;
 8001c10:	2301      	movs	r3, #1
 8001c12:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
	config.HSI_SET.HSI_STATE = HSI_OFF;
 8001c16:	2300      	movs	r3, #0
 8001c18:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
	config.PLL_SET.PLL_STATE = PLL_ON;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	f887 3020 	strb.w	r3, [r7, #32]
	config.PLL_SET.PLLSRC = PLLSRC_HSE;
 8001c22:	2301      	movs	r3, #1
 8001c24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	config.PLL_SET.PLLM = 12;
 8001c28:	230c      	movs	r3, #12
 8001c2a:	627b      	str	r3, [r7, #36]	@ 0x24
	config.PLL_SET.PLLN = 216;
 8001c2c:	23d8      	movs	r3, #216	@ 0xd8
 8001c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
	config.PLL_SET.PLLP = 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
	config.PLL_SET.PLLQ = 9;
 8001c34:	2309      	movs	r3, #9
 8001c36:	633b      	str	r3, [r7, #48]	@ 0x30
	if(Clock_Setup_OSC(&config) != STATE_OK)
 8001c38:	f107 031c 	add.w	r3, r7, #28
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff fa2f 	bl	80010a0 <Clock_Setup_OSC>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <System_Clock_Config+0x7c>
	{
		Error_Handler();
 8001c48:	f000 f89c 	bl	8001d84 <Error_Handler>
	}

	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);
 8001c4c:	4b29      	ldr	r3, [pc, #164]	@ (8001cf4 <System_Clock_Config+0x124>)
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c50:	4a28      	ldr	r2, [pc, #160]	@ (8001cf4 <System_Clock_Config+0x124>)
 8001c52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c56:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR1 |= (uint32_t)PWR_CR1_ODEN;
 8001c58:	4b27      	ldr	r3, [pc, #156]	@ (8001cf8 <System_Clock_Config+0x128>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a26      	ldr	r2, [pc, #152]	@ (8001cf8 <System_Clock_Config+0x128>)
 8001c5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c62:	6013      	str	r3, [r2, #0]

	TickStart = uwTick;
 8001c64:	4b25      	ldr	r3, [pc, #148]	@ (8001cfc <System_Clock_Config+0x12c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	647b      	str	r3, [r7, #68]	@ 0x44
	while(!(PWR->CSR1 & PWR_CSR1_ODRDY))
 8001c6a:	e008      	b.n	8001c7e <System_Clock_Config+0xae>
	{
		if((uwTick - TickStart) > 1000)
 8001c6c:	4b23      	ldr	r3, [pc, #140]	@ (8001cfc <System_Clock_Config+0x12c>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c78:	d901      	bls.n	8001c7e <System_Clock_Config+0xae>
		{
			Error_Handler();
 8001c7a:	f000 f883 	bl	8001d84 <Error_Handler>
	while(!(PWR->CSR1 & PWR_CSR1_ODRDY))
 8001c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf8 <System_Clock_Config+0x128>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d0f0      	beq.n	8001c6c <System_Clock_Config+0x9c>
		}
	}

	PWR->CR1 |= (uint32_t)PWR_CR1_ODSWEN;
 8001c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf8 <System_Clock_Config+0x128>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001cf8 <System_Clock_Config+0x128>)
 8001c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c94:	6013      	str	r3, [r2, #0]

	TickStart = uwTick;
 8001c96:	4b19      	ldr	r3, [pc, #100]	@ (8001cfc <System_Clock_Config+0x12c>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	647b      	str	r3, [r7, #68]	@ 0x44
	while(!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
 8001c9c:	e008      	b.n	8001cb0 <System_Clock_Config+0xe0>
	{
		if((uwTick - TickStart) > 1000)
 8001c9e:	4b17      	ldr	r3, [pc, #92]	@ (8001cfc <System_Clock_Config+0x12c>)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001caa:	d901      	bls.n	8001cb0 <System_Clock_Config+0xe0>
		{
			Error_Handler();
 8001cac:	f000 f86a 	bl	8001d84 <Error_Handler>
	while(!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
 8001cb0:	4b11      	ldr	r3, [pc, #68]	@ (8001cf8 <System_Clock_Config+0x128>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0f0      	beq.n	8001c9e <System_Clock_Config+0xce>
		}
	}

	clock_config.CLOCK_TYPE = RCC_CLK_TYPE_SYSCLK | RCC_CLK_TYPE_HCLK | RCC_CLK_TYPE_PCLK1 | RCC_CLK_TYPE_PCLK2;
 8001cbc:	230f      	movs	r3, #15
 8001cbe:	607b      	str	r3, [r7, #4]
	clock_config.SYSCLK_SOURCE = RCC_SYSCLKSOURCE_PLLCLK;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	60bb      	str	r3, [r7, #8]
	clock_config.AHBCLK_DIV = RCC_SYSCLK_DIV1;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
	clock_config.APB1CLK_DIV = RCC_HCLK_DIV4;
 8001cc8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ccc:	613b      	str	r3, [r7, #16]
	clock_config.APB2CLK_DIV = RCC_HCLK_DIV2;
 8001cce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd2:	617b      	str	r3, [r7, #20]
	clock_config.FLatency = FLASH_ACR_LATENCY_7WS;
 8001cd4:	2307      	movs	r3, #7
 8001cd6:	61bb      	str	r3, [r7, #24]
	if(Clock_Setup_Clock(&clock_config))
 8001cd8:	1d3b      	adds	r3, r7, #4
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff faee 	bl	80012bc <Clock_Setup_Clock>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <System_Clock_Config+0x11a>
	{
		Error_Handler();
 8001ce6:	f000 f84d 	bl	8001d84 <Error_Handler>
	}
}
 8001cea:	bf00      	nop
 8001cec:	3748      	adds	r7, #72	@ 0x48
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40007000 	.word	0x40007000
 8001cfc:	200001f0 	.word	0x200001f0

08001d00 <GPIO_Init>:

static void GPIO_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
	GPIO_ConfigTypeDef config = {0};
 8001d06:	1d3b      	adds	r3, r7, #4
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]

	RCC_GPIOCLK_ENABLE(RCC_AHB1ENR_GPIOAEN);
 8001d14:	4b19      	ldr	r3, [pc, #100]	@ (8001d7c <GPIO_Init+0x7c>)
 8001d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d18:	4a18      	ldr	r2, [pc, #96]	@ (8001d7c <GPIO_Init+0x7c>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC_GPIOCLK_ENABLE(RCC_AHB1ENR_GPIOBEN);
 8001d20:	4b16      	ldr	r3, [pc, #88]	@ (8001d7c <GPIO_Init+0x7c>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d24:	4a15      	ldr	r2, [pc, #84]	@ (8001d7c <GPIO_Init+0x7c>)
 8001d26:	f043 0302 	orr.w	r3, r3, #2
 8001d2a:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC_GPIOCLK_ENABLE(RCC_AHB1ENR_GPIOHEN);
 8001d2c:	4b13      	ldr	r3, [pc, #76]	@ (8001d7c <GPIO_Init+0x7c>)
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d30:	4a12      	ldr	r2, [pc, #72]	@ (8001d7c <GPIO_Init+0x7c>)
 8001d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d36:	6313      	str	r3, [r2, #48]	@ 0x30

	config.PIN = (1 << 8);
 8001d38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d3c:	607b      	str	r3, [r7, #4]
	config.MODE = GPIO_MODE_AF_PP;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	60bb      	str	r3, [r7, #8]
	config.PULL = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	60fb      	str	r3, [r7, #12]
	config.SPEED = GPIO_SPEED_FREQ_LOW;
 8001d46:	2300      	movs	r3, #0
 8001d48:	613b      	str	r3, [r7, #16]
	config.ALT = (uint8_t)0x00;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	617b      	str	r3, [r7, #20]

	GPIO_Config(GPIOA, &config);
 8001d4e:	1d3b      	adds	r3, r7, #4
 8001d50:	4619      	mov	r1, r3
 8001d52:	480b      	ldr	r0, [pc, #44]	@ (8001d80 <GPIO_Init+0x80>)
 8001d54:	f7ff fc6a 	bl	800162c <GPIO_Config>


	config.PIN = (1 << 8);
 8001d58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d5c:	607b      	str	r3, [r7, #4]
	config.MODE = GPIO_MODE_OUTPUT_PP;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	60bb      	str	r3, [r7, #8]
	config.PULL = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
	config.SPEED = GPIO_SPEED_FREQ_LOW;
 8001d66:	2300      	movs	r3, #0
 8001d68:	613b      	str	r3, [r7, #16]

	GPIO_Config(GPIOA, &config);
 8001d6a:	1d3b      	adds	r3, r7, #4
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4804      	ldr	r0, [pc, #16]	@ (8001d80 <GPIO_Init+0x80>)
 8001d70:	f7ff fc5c 	bl	800162c <GPIO_Config>
}
 8001d74:	bf00      	nop
 8001d76:	3718      	adds	r7, #24
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40020000 	.word	0x40020000

08001d84 <Error_Handler>:

void Error_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d88:	b672      	cpsid	i
}
 8001d8a:	bf00      	nop
	__disable_irq();
	while(1);
 8001d8c:	bf00      	nop
 8001d8e:	e7fd      	b.n	8001d8c <Error_Handler+0x8>

08001d90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d90:	480d      	ldr	r0, [pc, #52]	@ (8001dc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d92:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d94:	f7ff f96e 	bl	8001074 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d98:	480c      	ldr	r0, [pc, #48]	@ (8001dcc <LoopForever+0x6>)
  ldr r1, =_edata
 8001d9a:	490d      	ldr	r1, [pc, #52]	@ (8001dd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd4 <LoopForever+0xe>)
  movs r3, #0
 8001d9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da0:	e002      	b.n	8001da8 <LoopCopyDataInit>

08001da2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001da2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001da4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001da6:	3304      	adds	r3, #4

08001da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001daa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dac:	d3f9      	bcc.n	8001da2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dae:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001db0:	4c0a      	ldr	r4, [pc, #40]	@ (8001ddc <LoopForever+0x16>)
  movs r3, #0
 8001db2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001db4:	e001      	b.n	8001dba <LoopFillZerobss>

08001db6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001db6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db8:	3204      	adds	r2, #4

08001dba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dbc:	d3fb      	bcc.n	8001db6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001dbe:	f000 fdc5 	bl	800294c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dc2:	f7ff fefb 	bl	8001bbc <main>

08001dc6 <LoopForever>:

LoopForever:
  b LoopForever
 8001dc6:	e7fe      	b.n	8001dc6 <LoopForever>
  ldr   r0, =_estack
 8001dc8:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001dcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd0:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8001dd4:	08004a88 	.word	0x08004a88
  ldr r2, =_sbss
 8001dd8:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8001ddc:	20000340 	.word	0x20000340

08001de0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001de0:	e7fe      	b.n	8001de0 <ADC_IRQHandler>

08001de2 <__cvt>:
 8001de2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001de6:	ec57 6b10 	vmov	r6, r7, d0
 8001dea:	2f00      	cmp	r7, #0
 8001dec:	460c      	mov	r4, r1
 8001dee:	4619      	mov	r1, r3
 8001df0:	463b      	mov	r3, r7
 8001df2:	bfbb      	ittet	lt
 8001df4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8001df8:	461f      	movlt	r7, r3
 8001dfa:	2300      	movge	r3, #0
 8001dfc:	232d      	movlt	r3, #45	@ 0x2d
 8001dfe:	700b      	strb	r3, [r1, #0]
 8001e00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8001e02:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8001e06:	4691      	mov	r9, r2
 8001e08:	f023 0820 	bic.w	r8, r3, #32
 8001e0c:	bfbc      	itt	lt
 8001e0e:	4632      	movlt	r2, r6
 8001e10:	4616      	movlt	r6, r2
 8001e12:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8001e16:	d005      	beq.n	8001e24 <__cvt+0x42>
 8001e18:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8001e1c:	d100      	bne.n	8001e20 <__cvt+0x3e>
 8001e1e:	3401      	adds	r4, #1
 8001e20:	2102      	movs	r1, #2
 8001e22:	e000      	b.n	8001e26 <__cvt+0x44>
 8001e24:	2103      	movs	r1, #3
 8001e26:	ab03      	add	r3, sp, #12
 8001e28:	9301      	str	r3, [sp, #4]
 8001e2a:	ab02      	add	r3, sp, #8
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	ec47 6b10 	vmov	d0, r6, r7
 8001e32:	4653      	mov	r3, sl
 8001e34:	4622      	mov	r2, r4
 8001e36:	f000 fe3b 	bl	8002ab0 <_dtoa_r>
 8001e3a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8001e3e:	4605      	mov	r5, r0
 8001e40:	d119      	bne.n	8001e76 <__cvt+0x94>
 8001e42:	f019 0f01 	tst.w	r9, #1
 8001e46:	d00e      	beq.n	8001e66 <__cvt+0x84>
 8001e48:	eb00 0904 	add.w	r9, r0, r4
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2300      	movs	r3, #0
 8001e50:	4630      	mov	r0, r6
 8001e52:	4639      	mov	r1, r7
 8001e54:	f7fe fe60 	bl	8000b18 <__aeabi_dcmpeq>
 8001e58:	b108      	cbz	r0, 8001e5e <__cvt+0x7c>
 8001e5a:	f8cd 900c 	str.w	r9, [sp, #12]
 8001e5e:	2230      	movs	r2, #48	@ 0x30
 8001e60:	9b03      	ldr	r3, [sp, #12]
 8001e62:	454b      	cmp	r3, r9
 8001e64:	d31e      	bcc.n	8001ea4 <__cvt+0xc2>
 8001e66:	9b03      	ldr	r3, [sp, #12]
 8001e68:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8001e6a:	1b5b      	subs	r3, r3, r5
 8001e6c:	4628      	mov	r0, r5
 8001e6e:	6013      	str	r3, [r2, #0]
 8001e70:	b004      	add	sp, #16
 8001e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e76:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8001e7a:	eb00 0904 	add.w	r9, r0, r4
 8001e7e:	d1e5      	bne.n	8001e4c <__cvt+0x6a>
 8001e80:	7803      	ldrb	r3, [r0, #0]
 8001e82:	2b30      	cmp	r3, #48	@ 0x30
 8001e84:	d10a      	bne.n	8001e9c <__cvt+0xba>
 8001e86:	2200      	movs	r2, #0
 8001e88:	2300      	movs	r3, #0
 8001e8a:	4630      	mov	r0, r6
 8001e8c:	4639      	mov	r1, r7
 8001e8e:	f7fe fe43 	bl	8000b18 <__aeabi_dcmpeq>
 8001e92:	b918      	cbnz	r0, 8001e9c <__cvt+0xba>
 8001e94:	f1c4 0401 	rsb	r4, r4, #1
 8001e98:	f8ca 4000 	str.w	r4, [sl]
 8001e9c:	f8da 3000 	ldr.w	r3, [sl]
 8001ea0:	4499      	add	r9, r3
 8001ea2:	e7d3      	b.n	8001e4c <__cvt+0x6a>
 8001ea4:	1c59      	adds	r1, r3, #1
 8001ea6:	9103      	str	r1, [sp, #12]
 8001ea8:	701a      	strb	r2, [r3, #0]
 8001eaa:	e7d9      	b.n	8001e60 <__cvt+0x7e>

08001eac <__exponent>:
 8001eac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001eae:	2900      	cmp	r1, #0
 8001eb0:	bfba      	itte	lt
 8001eb2:	4249      	neglt	r1, r1
 8001eb4:	232d      	movlt	r3, #45	@ 0x2d
 8001eb6:	232b      	movge	r3, #43	@ 0x2b
 8001eb8:	2909      	cmp	r1, #9
 8001eba:	7002      	strb	r2, [r0, #0]
 8001ebc:	7043      	strb	r3, [r0, #1]
 8001ebe:	dd29      	ble.n	8001f14 <__exponent+0x68>
 8001ec0:	f10d 0307 	add.w	r3, sp, #7
 8001ec4:	461d      	mov	r5, r3
 8001ec6:	270a      	movs	r7, #10
 8001ec8:	461a      	mov	r2, r3
 8001eca:	fbb1 f6f7 	udiv	r6, r1, r7
 8001ece:	fb07 1416 	mls	r4, r7, r6, r1
 8001ed2:	3430      	adds	r4, #48	@ 0x30
 8001ed4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8001ed8:	460c      	mov	r4, r1
 8001eda:	2c63      	cmp	r4, #99	@ 0x63
 8001edc:	f103 33ff 	add.w	r3, r3, #4294967295
 8001ee0:	4631      	mov	r1, r6
 8001ee2:	dcf1      	bgt.n	8001ec8 <__exponent+0x1c>
 8001ee4:	3130      	adds	r1, #48	@ 0x30
 8001ee6:	1e94      	subs	r4, r2, #2
 8001ee8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8001eec:	1c41      	adds	r1, r0, #1
 8001eee:	4623      	mov	r3, r4
 8001ef0:	42ab      	cmp	r3, r5
 8001ef2:	d30a      	bcc.n	8001f0a <__exponent+0x5e>
 8001ef4:	f10d 0309 	add.w	r3, sp, #9
 8001ef8:	1a9b      	subs	r3, r3, r2
 8001efa:	42ac      	cmp	r4, r5
 8001efc:	bf88      	it	hi
 8001efe:	2300      	movhi	r3, #0
 8001f00:	3302      	adds	r3, #2
 8001f02:	4403      	add	r3, r0
 8001f04:	1a18      	subs	r0, r3, r0
 8001f06:	b003      	add	sp, #12
 8001f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f0a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8001f0e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8001f12:	e7ed      	b.n	8001ef0 <__exponent+0x44>
 8001f14:	2330      	movs	r3, #48	@ 0x30
 8001f16:	3130      	adds	r1, #48	@ 0x30
 8001f18:	7083      	strb	r3, [r0, #2]
 8001f1a:	70c1      	strb	r1, [r0, #3]
 8001f1c:	1d03      	adds	r3, r0, #4
 8001f1e:	e7f1      	b.n	8001f04 <__exponent+0x58>

08001f20 <_printf_float>:
 8001f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f24:	b08d      	sub	sp, #52	@ 0x34
 8001f26:	460c      	mov	r4, r1
 8001f28:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8001f2c:	4616      	mov	r6, r2
 8001f2e:	461f      	mov	r7, r3
 8001f30:	4605      	mov	r5, r0
 8001f32:	f000 fcbb 	bl	80028ac <_localeconv_r>
 8001f36:	6803      	ldr	r3, [r0, #0]
 8001f38:	9304      	str	r3, [sp, #16]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe f9c0 	bl	80002c0 <strlen>
 8001f40:	2300      	movs	r3, #0
 8001f42:	930a      	str	r3, [sp, #40]	@ 0x28
 8001f44:	f8d8 3000 	ldr.w	r3, [r8]
 8001f48:	9005      	str	r0, [sp, #20]
 8001f4a:	3307      	adds	r3, #7
 8001f4c:	f023 0307 	bic.w	r3, r3, #7
 8001f50:	f103 0208 	add.w	r2, r3, #8
 8001f54:	f894 a018 	ldrb.w	sl, [r4, #24]
 8001f58:	f8d4 b000 	ldr.w	fp, [r4]
 8001f5c:	f8c8 2000 	str.w	r2, [r8]
 8001f60:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001f64:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8001f68:	9307      	str	r3, [sp, #28]
 8001f6a:	f8cd 8018 	str.w	r8, [sp, #24]
 8001f6e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8001f72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8001f76:	4b9c      	ldr	r3, [pc, #624]	@ (80021e8 <_printf_float+0x2c8>)
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	f7fe fdfe 	bl	8000b7c <__aeabi_dcmpun>
 8001f80:	bb70      	cbnz	r0, 8001fe0 <_printf_float+0xc0>
 8001f82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8001f86:	4b98      	ldr	r3, [pc, #608]	@ (80021e8 <_printf_float+0x2c8>)
 8001f88:	f04f 32ff 	mov.w	r2, #4294967295
 8001f8c:	f7fe fdd8 	bl	8000b40 <__aeabi_dcmple>
 8001f90:	bb30      	cbnz	r0, 8001fe0 <_printf_float+0xc0>
 8001f92:	2200      	movs	r2, #0
 8001f94:	2300      	movs	r3, #0
 8001f96:	4640      	mov	r0, r8
 8001f98:	4649      	mov	r1, r9
 8001f9a:	f7fe fdc7 	bl	8000b2c <__aeabi_dcmplt>
 8001f9e:	b110      	cbz	r0, 8001fa6 <_printf_float+0x86>
 8001fa0:	232d      	movs	r3, #45	@ 0x2d
 8001fa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001fa6:	4a91      	ldr	r2, [pc, #580]	@ (80021ec <_printf_float+0x2cc>)
 8001fa8:	4b91      	ldr	r3, [pc, #580]	@ (80021f0 <_printf_float+0x2d0>)
 8001faa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8001fae:	bf94      	ite	ls
 8001fb0:	4690      	movls	r8, r2
 8001fb2:	4698      	movhi	r8, r3
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	6123      	str	r3, [r4, #16]
 8001fb8:	f02b 0304 	bic.w	r3, fp, #4
 8001fbc:	6023      	str	r3, [r4, #0]
 8001fbe:	f04f 0900 	mov.w	r9, #0
 8001fc2:	9700      	str	r7, [sp, #0]
 8001fc4:	4633      	mov	r3, r6
 8001fc6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001fc8:	4621      	mov	r1, r4
 8001fca:	4628      	mov	r0, r5
 8001fcc:	f000 f9d2 	bl	8002374 <_printf_common>
 8001fd0:	3001      	adds	r0, #1
 8001fd2:	f040 808d 	bne.w	80020f0 <_printf_float+0x1d0>
 8001fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8001fda:	b00d      	add	sp, #52	@ 0x34
 8001fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fe0:	4642      	mov	r2, r8
 8001fe2:	464b      	mov	r3, r9
 8001fe4:	4640      	mov	r0, r8
 8001fe6:	4649      	mov	r1, r9
 8001fe8:	f7fe fdc8 	bl	8000b7c <__aeabi_dcmpun>
 8001fec:	b140      	cbz	r0, 8002000 <_printf_float+0xe0>
 8001fee:	464b      	mov	r3, r9
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	bfbc      	itt	lt
 8001ff4:	232d      	movlt	r3, #45	@ 0x2d
 8001ff6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8001ffa:	4a7e      	ldr	r2, [pc, #504]	@ (80021f4 <_printf_float+0x2d4>)
 8001ffc:	4b7e      	ldr	r3, [pc, #504]	@ (80021f8 <_printf_float+0x2d8>)
 8001ffe:	e7d4      	b.n	8001faa <_printf_float+0x8a>
 8002000:	6863      	ldr	r3, [r4, #4]
 8002002:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8002006:	9206      	str	r2, [sp, #24]
 8002008:	1c5a      	adds	r2, r3, #1
 800200a:	d13b      	bne.n	8002084 <_printf_float+0x164>
 800200c:	2306      	movs	r3, #6
 800200e:	6063      	str	r3, [r4, #4]
 8002010:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8002014:	2300      	movs	r3, #0
 8002016:	6022      	str	r2, [r4, #0]
 8002018:	9303      	str	r3, [sp, #12]
 800201a:	ab0a      	add	r3, sp, #40	@ 0x28
 800201c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8002020:	ab09      	add	r3, sp, #36	@ 0x24
 8002022:	9300      	str	r3, [sp, #0]
 8002024:	6861      	ldr	r1, [r4, #4]
 8002026:	ec49 8b10 	vmov	d0, r8, r9
 800202a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800202e:	4628      	mov	r0, r5
 8002030:	f7ff fed7 	bl	8001de2 <__cvt>
 8002034:	9b06      	ldr	r3, [sp, #24]
 8002036:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002038:	2b47      	cmp	r3, #71	@ 0x47
 800203a:	4680      	mov	r8, r0
 800203c:	d129      	bne.n	8002092 <_printf_float+0x172>
 800203e:	1cc8      	adds	r0, r1, #3
 8002040:	db02      	blt.n	8002048 <_printf_float+0x128>
 8002042:	6863      	ldr	r3, [r4, #4]
 8002044:	4299      	cmp	r1, r3
 8002046:	dd41      	ble.n	80020cc <_printf_float+0x1ac>
 8002048:	f1aa 0a02 	sub.w	sl, sl, #2
 800204c:	fa5f fa8a 	uxtb.w	sl, sl
 8002050:	3901      	subs	r1, #1
 8002052:	4652      	mov	r2, sl
 8002054:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002058:	9109      	str	r1, [sp, #36]	@ 0x24
 800205a:	f7ff ff27 	bl	8001eac <__exponent>
 800205e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002060:	1813      	adds	r3, r2, r0
 8002062:	2a01      	cmp	r2, #1
 8002064:	4681      	mov	r9, r0
 8002066:	6123      	str	r3, [r4, #16]
 8002068:	dc02      	bgt.n	8002070 <_printf_float+0x150>
 800206a:	6822      	ldr	r2, [r4, #0]
 800206c:	07d2      	lsls	r2, r2, #31
 800206e:	d501      	bpl.n	8002074 <_printf_float+0x154>
 8002070:	3301      	adds	r3, #1
 8002072:	6123      	str	r3, [r4, #16]
 8002074:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0a2      	beq.n	8001fc2 <_printf_float+0xa2>
 800207c:	232d      	movs	r3, #45	@ 0x2d
 800207e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002082:	e79e      	b.n	8001fc2 <_printf_float+0xa2>
 8002084:	9a06      	ldr	r2, [sp, #24]
 8002086:	2a47      	cmp	r2, #71	@ 0x47
 8002088:	d1c2      	bne.n	8002010 <_printf_float+0xf0>
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1c0      	bne.n	8002010 <_printf_float+0xf0>
 800208e:	2301      	movs	r3, #1
 8002090:	e7bd      	b.n	800200e <_printf_float+0xee>
 8002092:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002096:	d9db      	bls.n	8002050 <_printf_float+0x130>
 8002098:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800209c:	d118      	bne.n	80020d0 <_printf_float+0x1b0>
 800209e:	2900      	cmp	r1, #0
 80020a0:	6863      	ldr	r3, [r4, #4]
 80020a2:	dd0b      	ble.n	80020bc <_printf_float+0x19c>
 80020a4:	6121      	str	r1, [r4, #16]
 80020a6:	b913      	cbnz	r3, 80020ae <_printf_float+0x18e>
 80020a8:	6822      	ldr	r2, [r4, #0]
 80020aa:	07d0      	lsls	r0, r2, #31
 80020ac:	d502      	bpl.n	80020b4 <_printf_float+0x194>
 80020ae:	3301      	adds	r3, #1
 80020b0:	440b      	add	r3, r1
 80020b2:	6123      	str	r3, [r4, #16]
 80020b4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80020b6:	f04f 0900 	mov.w	r9, #0
 80020ba:	e7db      	b.n	8002074 <_printf_float+0x154>
 80020bc:	b913      	cbnz	r3, 80020c4 <_printf_float+0x1a4>
 80020be:	6822      	ldr	r2, [r4, #0]
 80020c0:	07d2      	lsls	r2, r2, #31
 80020c2:	d501      	bpl.n	80020c8 <_printf_float+0x1a8>
 80020c4:	3302      	adds	r3, #2
 80020c6:	e7f4      	b.n	80020b2 <_printf_float+0x192>
 80020c8:	2301      	movs	r3, #1
 80020ca:	e7f2      	b.n	80020b2 <_printf_float+0x192>
 80020cc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80020d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80020d2:	4299      	cmp	r1, r3
 80020d4:	db05      	blt.n	80020e2 <_printf_float+0x1c2>
 80020d6:	6823      	ldr	r3, [r4, #0]
 80020d8:	6121      	str	r1, [r4, #16]
 80020da:	07d8      	lsls	r0, r3, #31
 80020dc:	d5ea      	bpl.n	80020b4 <_printf_float+0x194>
 80020de:	1c4b      	adds	r3, r1, #1
 80020e0:	e7e7      	b.n	80020b2 <_printf_float+0x192>
 80020e2:	2900      	cmp	r1, #0
 80020e4:	bfd4      	ite	le
 80020e6:	f1c1 0202 	rsble	r2, r1, #2
 80020ea:	2201      	movgt	r2, #1
 80020ec:	4413      	add	r3, r2
 80020ee:	e7e0      	b.n	80020b2 <_printf_float+0x192>
 80020f0:	6823      	ldr	r3, [r4, #0]
 80020f2:	055a      	lsls	r2, r3, #21
 80020f4:	d407      	bmi.n	8002106 <_printf_float+0x1e6>
 80020f6:	6923      	ldr	r3, [r4, #16]
 80020f8:	4642      	mov	r2, r8
 80020fa:	4631      	mov	r1, r6
 80020fc:	4628      	mov	r0, r5
 80020fe:	47b8      	blx	r7
 8002100:	3001      	adds	r0, #1
 8002102:	d12b      	bne.n	800215c <_printf_float+0x23c>
 8002104:	e767      	b.n	8001fd6 <_printf_float+0xb6>
 8002106:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800210a:	f240 80dd 	bls.w	80022c8 <_printf_float+0x3a8>
 800210e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002112:	2200      	movs	r2, #0
 8002114:	2300      	movs	r3, #0
 8002116:	f7fe fcff 	bl	8000b18 <__aeabi_dcmpeq>
 800211a:	2800      	cmp	r0, #0
 800211c:	d033      	beq.n	8002186 <_printf_float+0x266>
 800211e:	4a37      	ldr	r2, [pc, #220]	@ (80021fc <_printf_float+0x2dc>)
 8002120:	2301      	movs	r3, #1
 8002122:	4631      	mov	r1, r6
 8002124:	4628      	mov	r0, r5
 8002126:	47b8      	blx	r7
 8002128:	3001      	adds	r0, #1
 800212a:	f43f af54 	beq.w	8001fd6 <_printf_float+0xb6>
 800212e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8002132:	4543      	cmp	r3, r8
 8002134:	db02      	blt.n	800213c <_printf_float+0x21c>
 8002136:	6823      	ldr	r3, [r4, #0]
 8002138:	07d8      	lsls	r0, r3, #31
 800213a:	d50f      	bpl.n	800215c <_printf_float+0x23c>
 800213c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002140:	4631      	mov	r1, r6
 8002142:	4628      	mov	r0, r5
 8002144:	47b8      	blx	r7
 8002146:	3001      	adds	r0, #1
 8002148:	f43f af45 	beq.w	8001fd6 <_printf_float+0xb6>
 800214c:	f04f 0900 	mov.w	r9, #0
 8002150:	f108 38ff 	add.w	r8, r8, #4294967295
 8002154:	f104 0a1a 	add.w	sl, r4, #26
 8002158:	45c8      	cmp	r8, r9
 800215a:	dc09      	bgt.n	8002170 <_printf_float+0x250>
 800215c:	6823      	ldr	r3, [r4, #0]
 800215e:	079b      	lsls	r3, r3, #30
 8002160:	f100 8103 	bmi.w	800236a <_printf_float+0x44a>
 8002164:	68e0      	ldr	r0, [r4, #12]
 8002166:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002168:	4298      	cmp	r0, r3
 800216a:	bfb8      	it	lt
 800216c:	4618      	movlt	r0, r3
 800216e:	e734      	b.n	8001fda <_printf_float+0xba>
 8002170:	2301      	movs	r3, #1
 8002172:	4652      	mov	r2, sl
 8002174:	4631      	mov	r1, r6
 8002176:	4628      	mov	r0, r5
 8002178:	47b8      	blx	r7
 800217a:	3001      	adds	r0, #1
 800217c:	f43f af2b 	beq.w	8001fd6 <_printf_float+0xb6>
 8002180:	f109 0901 	add.w	r9, r9, #1
 8002184:	e7e8      	b.n	8002158 <_printf_float+0x238>
 8002186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002188:	2b00      	cmp	r3, #0
 800218a:	dc39      	bgt.n	8002200 <_printf_float+0x2e0>
 800218c:	4a1b      	ldr	r2, [pc, #108]	@ (80021fc <_printf_float+0x2dc>)
 800218e:	2301      	movs	r3, #1
 8002190:	4631      	mov	r1, r6
 8002192:	4628      	mov	r0, r5
 8002194:	47b8      	blx	r7
 8002196:	3001      	adds	r0, #1
 8002198:	f43f af1d 	beq.w	8001fd6 <_printf_float+0xb6>
 800219c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80021a0:	ea59 0303 	orrs.w	r3, r9, r3
 80021a4:	d102      	bne.n	80021ac <_printf_float+0x28c>
 80021a6:	6823      	ldr	r3, [r4, #0]
 80021a8:	07d9      	lsls	r1, r3, #31
 80021aa:	d5d7      	bpl.n	800215c <_printf_float+0x23c>
 80021ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80021b0:	4631      	mov	r1, r6
 80021b2:	4628      	mov	r0, r5
 80021b4:	47b8      	blx	r7
 80021b6:	3001      	adds	r0, #1
 80021b8:	f43f af0d 	beq.w	8001fd6 <_printf_float+0xb6>
 80021bc:	f04f 0a00 	mov.w	sl, #0
 80021c0:	f104 0b1a 	add.w	fp, r4, #26
 80021c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80021c6:	425b      	negs	r3, r3
 80021c8:	4553      	cmp	r3, sl
 80021ca:	dc01      	bgt.n	80021d0 <_printf_float+0x2b0>
 80021cc:	464b      	mov	r3, r9
 80021ce:	e793      	b.n	80020f8 <_printf_float+0x1d8>
 80021d0:	2301      	movs	r3, #1
 80021d2:	465a      	mov	r2, fp
 80021d4:	4631      	mov	r1, r6
 80021d6:	4628      	mov	r0, r5
 80021d8:	47b8      	blx	r7
 80021da:	3001      	adds	r0, #1
 80021dc:	f43f aefb 	beq.w	8001fd6 <_printf_float+0xb6>
 80021e0:	f10a 0a01 	add.w	sl, sl, #1
 80021e4:	e7ee      	b.n	80021c4 <_printf_float+0x2a4>
 80021e6:	bf00      	nop
 80021e8:	7fefffff 	.word	0x7fefffff
 80021ec:	08004708 	.word	0x08004708
 80021f0:	0800470c 	.word	0x0800470c
 80021f4:	08004710 	.word	0x08004710
 80021f8:	08004714 	.word	0x08004714
 80021fc:	08004718 	.word	0x08004718
 8002200:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002202:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002206:	4553      	cmp	r3, sl
 8002208:	bfa8      	it	ge
 800220a:	4653      	movge	r3, sl
 800220c:	2b00      	cmp	r3, #0
 800220e:	4699      	mov	r9, r3
 8002210:	dc36      	bgt.n	8002280 <_printf_float+0x360>
 8002212:	f04f 0b00 	mov.w	fp, #0
 8002216:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800221a:	f104 021a 	add.w	r2, r4, #26
 800221e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002220:	9306      	str	r3, [sp, #24]
 8002222:	eba3 0309 	sub.w	r3, r3, r9
 8002226:	455b      	cmp	r3, fp
 8002228:	dc31      	bgt.n	800228e <_printf_float+0x36e>
 800222a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800222c:	459a      	cmp	sl, r3
 800222e:	dc3a      	bgt.n	80022a6 <_printf_float+0x386>
 8002230:	6823      	ldr	r3, [r4, #0]
 8002232:	07da      	lsls	r2, r3, #31
 8002234:	d437      	bmi.n	80022a6 <_printf_float+0x386>
 8002236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002238:	ebaa 0903 	sub.w	r9, sl, r3
 800223c:	9b06      	ldr	r3, [sp, #24]
 800223e:	ebaa 0303 	sub.w	r3, sl, r3
 8002242:	4599      	cmp	r9, r3
 8002244:	bfa8      	it	ge
 8002246:	4699      	movge	r9, r3
 8002248:	f1b9 0f00 	cmp.w	r9, #0
 800224c:	dc33      	bgt.n	80022b6 <_printf_float+0x396>
 800224e:	f04f 0800 	mov.w	r8, #0
 8002252:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002256:	f104 0b1a 	add.w	fp, r4, #26
 800225a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800225c:	ebaa 0303 	sub.w	r3, sl, r3
 8002260:	eba3 0309 	sub.w	r3, r3, r9
 8002264:	4543      	cmp	r3, r8
 8002266:	f77f af79 	ble.w	800215c <_printf_float+0x23c>
 800226a:	2301      	movs	r3, #1
 800226c:	465a      	mov	r2, fp
 800226e:	4631      	mov	r1, r6
 8002270:	4628      	mov	r0, r5
 8002272:	47b8      	blx	r7
 8002274:	3001      	adds	r0, #1
 8002276:	f43f aeae 	beq.w	8001fd6 <_printf_float+0xb6>
 800227a:	f108 0801 	add.w	r8, r8, #1
 800227e:	e7ec      	b.n	800225a <_printf_float+0x33a>
 8002280:	4642      	mov	r2, r8
 8002282:	4631      	mov	r1, r6
 8002284:	4628      	mov	r0, r5
 8002286:	47b8      	blx	r7
 8002288:	3001      	adds	r0, #1
 800228a:	d1c2      	bne.n	8002212 <_printf_float+0x2f2>
 800228c:	e6a3      	b.n	8001fd6 <_printf_float+0xb6>
 800228e:	2301      	movs	r3, #1
 8002290:	4631      	mov	r1, r6
 8002292:	4628      	mov	r0, r5
 8002294:	9206      	str	r2, [sp, #24]
 8002296:	47b8      	blx	r7
 8002298:	3001      	adds	r0, #1
 800229a:	f43f ae9c 	beq.w	8001fd6 <_printf_float+0xb6>
 800229e:	9a06      	ldr	r2, [sp, #24]
 80022a0:	f10b 0b01 	add.w	fp, fp, #1
 80022a4:	e7bb      	b.n	800221e <_printf_float+0x2fe>
 80022a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80022aa:	4631      	mov	r1, r6
 80022ac:	4628      	mov	r0, r5
 80022ae:	47b8      	blx	r7
 80022b0:	3001      	adds	r0, #1
 80022b2:	d1c0      	bne.n	8002236 <_printf_float+0x316>
 80022b4:	e68f      	b.n	8001fd6 <_printf_float+0xb6>
 80022b6:	9a06      	ldr	r2, [sp, #24]
 80022b8:	464b      	mov	r3, r9
 80022ba:	4442      	add	r2, r8
 80022bc:	4631      	mov	r1, r6
 80022be:	4628      	mov	r0, r5
 80022c0:	47b8      	blx	r7
 80022c2:	3001      	adds	r0, #1
 80022c4:	d1c3      	bne.n	800224e <_printf_float+0x32e>
 80022c6:	e686      	b.n	8001fd6 <_printf_float+0xb6>
 80022c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80022cc:	f1ba 0f01 	cmp.w	sl, #1
 80022d0:	dc01      	bgt.n	80022d6 <_printf_float+0x3b6>
 80022d2:	07db      	lsls	r3, r3, #31
 80022d4:	d536      	bpl.n	8002344 <_printf_float+0x424>
 80022d6:	2301      	movs	r3, #1
 80022d8:	4642      	mov	r2, r8
 80022da:	4631      	mov	r1, r6
 80022dc:	4628      	mov	r0, r5
 80022de:	47b8      	blx	r7
 80022e0:	3001      	adds	r0, #1
 80022e2:	f43f ae78 	beq.w	8001fd6 <_printf_float+0xb6>
 80022e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80022ea:	4631      	mov	r1, r6
 80022ec:	4628      	mov	r0, r5
 80022ee:	47b8      	blx	r7
 80022f0:	3001      	adds	r0, #1
 80022f2:	f43f ae70 	beq.w	8001fd6 <_printf_float+0xb6>
 80022f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80022fa:	2200      	movs	r2, #0
 80022fc:	2300      	movs	r3, #0
 80022fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002302:	f7fe fc09 	bl	8000b18 <__aeabi_dcmpeq>
 8002306:	b9c0      	cbnz	r0, 800233a <_printf_float+0x41a>
 8002308:	4653      	mov	r3, sl
 800230a:	f108 0201 	add.w	r2, r8, #1
 800230e:	4631      	mov	r1, r6
 8002310:	4628      	mov	r0, r5
 8002312:	47b8      	blx	r7
 8002314:	3001      	adds	r0, #1
 8002316:	d10c      	bne.n	8002332 <_printf_float+0x412>
 8002318:	e65d      	b.n	8001fd6 <_printf_float+0xb6>
 800231a:	2301      	movs	r3, #1
 800231c:	465a      	mov	r2, fp
 800231e:	4631      	mov	r1, r6
 8002320:	4628      	mov	r0, r5
 8002322:	47b8      	blx	r7
 8002324:	3001      	adds	r0, #1
 8002326:	f43f ae56 	beq.w	8001fd6 <_printf_float+0xb6>
 800232a:	f108 0801 	add.w	r8, r8, #1
 800232e:	45d0      	cmp	r8, sl
 8002330:	dbf3      	blt.n	800231a <_printf_float+0x3fa>
 8002332:	464b      	mov	r3, r9
 8002334:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002338:	e6df      	b.n	80020fa <_printf_float+0x1da>
 800233a:	f04f 0800 	mov.w	r8, #0
 800233e:	f104 0b1a 	add.w	fp, r4, #26
 8002342:	e7f4      	b.n	800232e <_printf_float+0x40e>
 8002344:	2301      	movs	r3, #1
 8002346:	4642      	mov	r2, r8
 8002348:	e7e1      	b.n	800230e <_printf_float+0x3ee>
 800234a:	2301      	movs	r3, #1
 800234c:	464a      	mov	r2, r9
 800234e:	4631      	mov	r1, r6
 8002350:	4628      	mov	r0, r5
 8002352:	47b8      	blx	r7
 8002354:	3001      	adds	r0, #1
 8002356:	f43f ae3e 	beq.w	8001fd6 <_printf_float+0xb6>
 800235a:	f108 0801 	add.w	r8, r8, #1
 800235e:	68e3      	ldr	r3, [r4, #12]
 8002360:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002362:	1a5b      	subs	r3, r3, r1
 8002364:	4543      	cmp	r3, r8
 8002366:	dcf0      	bgt.n	800234a <_printf_float+0x42a>
 8002368:	e6fc      	b.n	8002164 <_printf_float+0x244>
 800236a:	f04f 0800 	mov.w	r8, #0
 800236e:	f104 0919 	add.w	r9, r4, #25
 8002372:	e7f4      	b.n	800235e <_printf_float+0x43e>

08002374 <_printf_common>:
 8002374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002378:	4616      	mov	r6, r2
 800237a:	4698      	mov	r8, r3
 800237c:	688a      	ldr	r2, [r1, #8]
 800237e:	690b      	ldr	r3, [r1, #16]
 8002380:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002384:	4293      	cmp	r3, r2
 8002386:	bfb8      	it	lt
 8002388:	4613      	movlt	r3, r2
 800238a:	6033      	str	r3, [r6, #0]
 800238c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002390:	4607      	mov	r7, r0
 8002392:	460c      	mov	r4, r1
 8002394:	b10a      	cbz	r2, 800239a <_printf_common+0x26>
 8002396:	3301      	adds	r3, #1
 8002398:	6033      	str	r3, [r6, #0]
 800239a:	6823      	ldr	r3, [r4, #0]
 800239c:	0699      	lsls	r1, r3, #26
 800239e:	bf42      	ittt	mi
 80023a0:	6833      	ldrmi	r3, [r6, #0]
 80023a2:	3302      	addmi	r3, #2
 80023a4:	6033      	strmi	r3, [r6, #0]
 80023a6:	6825      	ldr	r5, [r4, #0]
 80023a8:	f015 0506 	ands.w	r5, r5, #6
 80023ac:	d106      	bne.n	80023bc <_printf_common+0x48>
 80023ae:	f104 0a19 	add.w	sl, r4, #25
 80023b2:	68e3      	ldr	r3, [r4, #12]
 80023b4:	6832      	ldr	r2, [r6, #0]
 80023b6:	1a9b      	subs	r3, r3, r2
 80023b8:	42ab      	cmp	r3, r5
 80023ba:	dc26      	bgt.n	800240a <_printf_common+0x96>
 80023bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80023c0:	6822      	ldr	r2, [r4, #0]
 80023c2:	3b00      	subs	r3, #0
 80023c4:	bf18      	it	ne
 80023c6:	2301      	movne	r3, #1
 80023c8:	0692      	lsls	r2, r2, #26
 80023ca:	d42b      	bmi.n	8002424 <_printf_common+0xb0>
 80023cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80023d0:	4641      	mov	r1, r8
 80023d2:	4638      	mov	r0, r7
 80023d4:	47c8      	blx	r9
 80023d6:	3001      	adds	r0, #1
 80023d8:	d01e      	beq.n	8002418 <_printf_common+0xa4>
 80023da:	6823      	ldr	r3, [r4, #0]
 80023dc:	6922      	ldr	r2, [r4, #16]
 80023de:	f003 0306 	and.w	r3, r3, #6
 80023e2:	2b04      	cmp	r3, #4
 80023e4:	bf02      	ittt	eq
 80023e6:	68e5      	ldreq	r5, [r4, #12]
 80023e8:	6833      	ldreq	r3, [r6, #0]
 80023ea:	1aed      	subeq	r5, r5, r3
 80023ec:	68a3      	ldr	r3, [r4, #8]
 80023ee:	bf0c      	ite	eq
 80023f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80023f4:	2500      	movne	r5, #0
 80023f6:	4293      	cmp	r3, r2
 80023f8:	bfc4      	itt	gt
 80023fa:	1a9b      	subgt	r3, r3, r2
 80023fc:	18ed      	addgt	r5, r5, r3
 80023fe:	2600      	movs	r6, #0
 8002400:	341a      	adds	r4, #26
 8002402:	42b5      	cmp	r5, r6
 8002404:	d11a      	bne.n	800243c <_printf_common+0xc8>
 8002406:	2000      	movs	r0, #0
 8002408:	e008      	b.n	800241c <_printf_common+0xa8>
 800240a:	2301      	movs	r3, #1
 800240c:	4652      	mov	r2, sl
 800240e:	4641      	mov	r1, r8
 8002410:	4638      	mov	r0, r7
 8002412:	47c8      	blx	r9
 8002414:	3001      	adds	r0, #1
 8002416:	d103      	bne.n	8002420 <_printf_common+0xac>
 8002418:	f04f 30ff 	mov.w	r0, #4294967295
 800241c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002420:	3501      	adds	r5, #1
 8002422:	e7c6      	b.n	80023b2 <_printf_common+0x3e>
 8002424:	18e1      	adds	r1, r4, r3
 8002426:	1c5a      	adds	r2, r3, #1
 8002428:	2030      	movs	r0, #48	@ 0x30
 800242a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800242e:	4422      	add	r2, r4
 8002430:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002434:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002438:	3302      	adds	r3, #2
 800243a:	e7c7      	b.n	80023cc <_printf_common+0x58>
 800243c:	2301      	movs	r3, #1
 800243e:	4622      	mov	r2, r4
 8002440:	4641      	mov	r1, r8
 8002442:	4638      	mov	r0, r7
 8002444:	47c8      	blx	r9
 8002446:	3001      	adds	r0, #1
 8002448:	d0e6      	beq.n	8002418 <_printf_common+0xa4>
 800244a:	3601      	adds	r6, #1
 800244c:	e7d9      	b.n	8002402 <_printf_common+0x8e>
	...

08002450 <_printf_i>:
 8002450:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002454:	7e0f      	ldrb	r7, [r1, #24]
 8002456:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002458:	2f78      	cmp	r7, #120	@ 0x78
 800245a:	4691      	mov	r9, r2
 800245c:	4680      	mov	r8, r0
 800245e:	460c      	mov	r4, r1
 8002460:	469a      	mov	sl, r3
 8002462:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002466:	d807      	bhi.n	8002478 <_printf_i+0x28>
 8002468:	2f62      	cmp	r7, #98	@ 0x62
 800246a:	d80a      	bhi.n	8002482 <_printf_i+0x32>
 800246c:	2f00      	cmp	r7, #0
 800246e:	f000 80d2 	beq.w	8002616 <_printf_i+0x1c6>
 8002472:	2f58      	cmp	r7, #88	@ 0x58
 8002474:	f000 80b9 	beq.w	80025ea <_printf_i+0x19a>
 8002478:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800247c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002480:	e03a      	b.n	80024f8 <_printf_i+0xa8>
 8002482:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002486:	2b15      	cmp	r3, #21
 8002488:	d8f6      	bhi.n	8002478 <_printf_i+0x28>
 800248a:	a101      	add	r1, pc, #4	@ (adr r1, 8002490 <_printf_i+0x40>)
 800248c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002490:	080024e9 	.word	0x080024e9
 8002494:	080024fd 	.word	0x080024fd
 8002498:	08002479 	.word	0x08002479
 800249c:	08002479 	.word	0x08002479
 80024a0:	08002479 	.word	0x08002479
 80024a4:	08002479 	.word	0x08002479
 80024a8:	080024fd 	.word	0x080024fd
 80024ac:	08002479 	.word	0x08002479
 80024b0:	08002479 	.word	0x08002479
 80024b4:	08002479 	.word	0x08002479
 80024b8:	08002479 	.word	0x08002479
 80024bc:	080025fd 	.word	0x080025fd
 80024c0:	08002527 	.word	0x08002527
 80024c4:	080025b7 	.word	0x080025b7
 80024c8:	08002479 	.word	0x08002479
 80024cc:	08002479 	.word	0x08002479
 80024d0:	0800261f 	.word	0x0800261f
 80024d4:	08002479 	.word	0x08002479
 80024d8:	08002527 	.word	0x08002527
 80024dc:	08002479 	.word	0x08002479
 80024e0:	08002479 	.word	0x08002479
 80024e4:	080025bf 	.word	0x080025bf
 80024e8:	6833      	ldr	r3, [r6, #0]
 80024ea:	1d1a      	adds	r2, r3, #4
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6032      	str	r2, [r6, #0]
 80024f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80024f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80024f8:	2301      	movs	r3, #1
 80024fa:	e09d      	b.n	8002638 <_printf_i+0x1e8>
 80024fc:	6833      	ldr	r3, [r6, #0]
 80024fe:	6820      	ldr	r0, [r4, #0]
 8002500:	1d19      	adds	r1, r3, #4
 8002502:	6031      	str	r1, [r6, #0]
 8002504:	0606      	lsls	r6, r0, #24
 8002506:	d501      	bpl.n	800250c <_printf_i+0xbc>
 8002508:	681d      	ldr	r5, [r3, #0]
 800250a:	e003      	b.n	8002514 <_printf_i+0xc4>
 800250c:	0645      	lsls	r5, r0, #25
 800250e:	d5fb      	bpl.n	8002508 <_printf_i+0xb8>
 8002510:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002514:	2d00      	cmp	r5, #0
 8002516:	da03      	bge.n	8002520 <_printf_i+0xd0>
 8002518:	232d      	movs	r3, #45	@ 0x2d
 800251a:	426d      	negs	r5, r5
 800251c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002520:	4859      	ldr	r0, [pc, #356]	@ (8002688 <_printf_i+0x238>)
 8002522:	230a      	movs	r3, #10
 8002524:	e011      	b.n	800254a <_printf_i+0xfa>
 8002526:	6821      	ldr	r1, [r4, #0]
 8002528:	6833      	ldr	r3, [r6, #0]
 800252a:	0608      	lsls	r0, r1, #24
 800252c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002530:	d402      	bmi.n	8002538 <_printf_i+0xe8>
 8002532:	0649      	lsls	r1, r1, #25
 8002534:	bf48      	it	mi
 8002536:	b2ad      	uxthmi	r5, r5
 8002538:	2f6f      	cmp	r7, #111	@ 0x6f
 800253a:	4853      	ldr	r0, [pc, #332]	@ (8002688 <_printf_i+0x238>)
 800253c:	6033      	str	r3, [r6, #0]
 800253e:	bf14      	ite	ne
 8002540:	230a      	movne	r3, #10
 8002542:	2308      	moveq	r3, #8
 8002544:	2100      	movs	r1, #0
 8002546:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800254a:	6866      	ldr	r6, [r4, #4]
 800254c:	60a6      	str	r6, [r4, #8]
 800254e:	2e00      	cmp	r6, #0
 8002550:	bfa2      	ittt	ge
 8002552:	6821      	ldrge	r1, [r4, #0]
 8002554:	f021 0104 	bicge.w	r1, r1, #4
 8002558:	6021      	strge	r1, [r4, #0]
 800255a:	b90d      	cbnz	r5, 8002560 <_printf_i+0x110>
 800255c:	2e00      	cmp	r6, #0
 800255e:	d04b      	beq.n	80025f8 <_printf_i+0x1a8>
 8002560:	4616      	mov	r6, r2
 8002562:	fbb5 f1f3 	udiv	r1, r5, r3
 8002566:	fb03 5711 	mls	r7, r3, r1, r5
 800256a:	5dc7      	ldrb	r7, [r0, r7]
 800256c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002570:	462f      	mov	r7, r5
 8002572:	42bb      	cmp	r3, r7
 8002574:	460d      	mov	r5, r1
 8002576:	d9f4      	bls.n	8002562 <_printf_i+0x112>
 8002578:	2b08      	cmp	r3, #8
 800257a:	d10b      	bne.n	8002594 <_printf_i+0x144>
 800257c:	6823      	ldr	r3, [r4, #0]
 800257e:	07df      	lsls	r7, r3, #31
 8002580:	d508      	bpl.n	8002594 <_printf_i+0x144>
 8002582:	6923      	ldr	r3, [r4, #16]
 8002584:	6861      	ldr	r1, [r4, #4]
 8002586:	4299      	cmp	r1, r3
 8002588:	bfde      	ittt	le
 800258a:	2330      	movle	r3, #48	@ 0x30
 800258c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002590:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002594:	1b92      	subs	r2, r2, r6
 8002596:	6122      	str	r2, [r4, #16]
 8002598:	f8cd a000 	str.w	sl, [sp]
 800259c:	464b      	mov	r3, r9
 800259e:	aa03      	add	r2, sp, #12
 80025a0:	4621      	mov	r1, r4
 80025a2:	4640      	mov	r0, r8
 80025a4:	f7ff fee6 	bl	8002374 <_printf_common>
 80025a8:	3001      	adds	r0, #1
 80025aa:	d14a      	bne.n	8002642 <_printf_i+0x1f2>
 80025ac:	f04f 30ff 	mov.w	r0, #4294967295
 80025b0:	b004      	add	sp, #16
 80025b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025b6:	6823      	ldr	r3, [r4, #0]
 80025b8:	f043 0320 	orr.w	r3, r3, #32
 80025bc:	6023      	str	r3, [r4, #0]
 80025be:	4833      	ldr	r0, [pc, #204]	@ (800268c <_printf_i+0x23c>)
 80025c0:	2778      	movs	r7, #120	@ 0x78
 80025c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80025c6:	6823      	ldr	r3, [r4, #0]
 80025c8:	6831      	ldr	r1, [r6, #0]
 80025ca:	061f      	lsls	r7, r3, #24
 80025cc:	f851 5b04 	ldr.w	r5, [r1], #4
 80025d0:	d402      	bmi.n	80025d8 <_printf_i+0x188>
 80025d2:	065f      	lsls	r7, r3, #25
 80025d4:	bf48      	it	mi
 80025d6:	b2ad      	uxthmi	r5, r5
 80025d8:	6031      	str	r1, [r6, #0]
 80025da:	07d9      	lsls	r1, r3, #31
 80025dc:	bf44      	itt	mi
 80025de:	f043 0320 	orrmi.w	r3, r3, #32
 80025e2:	6023      	strmi	r3, [r4, #0]
 80025e4:	b11d      	cbz	r5, 80025ee <_printf_i+0x19e>
 80025e6:	2310      	movs	r3, #16
 80025e8:	e7ac      	b.n	8002544 <_printf_i+0xf4>
 80025ea:	4827      	ldr	r0, [pc, #156]	@ (8002688 <_printf_i+0x238>)
 80025ec:	e7e9      	b.n	80025c2 <_printf_i+0x172>
 80025ee:	6823      	ldr	r3, [r4, #0]
 80025f0:	f023 0320 	bic.w	r3, r3, #32
 80025f4:	6023      	str	r3, [r4, #0]
 80025f6:	e7f6      	b.n	80025e6 <_printf_i+0x196>
 80025f8:	4616      	mov	r6, r2
 80025fa:	e7bd      	b.n	8002578 <_printf_i+0x128>
 80025fc:	6833      	ldr	r3, [r6, #0]
 80025fe:	6825      	ldr	r5, [r4, #0]
 8002600:	6961      	ldr	r1, [r4, #20]
 8002602:	1d18      	adds	r0, r3, #4
 8002604:	6030      	str	r0, [r6, #0]
 8002606:	062e      	lsls	r6, r5, #24
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	d501      	bpl.n	8002610 <_printf_i+0x1c0>
 800260c:	6019      	str	r1, [r3, #0]
 800260e:	e002      	b.n	8002616 <_printf_i+0x1c6>
 8002610:	0668      	lsls	r0, r5, #25
 8002612:	d5fb      	bpl.n	800260c <_printf_i+0x1bc>
 8002614:	8019      	strh	r1, [r3, #0]
 8002616:	2300      	movs	r3, #0
 8002618:	6123      	str	r3, [r4, #16]
 800261a:	4616      	mov	r6, r2
 800261c:	e7bc      	b.n	8002598 <_printf_i+0x148>
 800261e:	6833      	ldr	r3, [r6, #0]
 8002620:	1d1a      	adds	r2, r3, #4
 8002622:	6032      	str	r2, [r6, #0]
 8002624:	681e      	ldr	r6, [r3, #0]
 8002626:	6862      	ldr	r2, [r4, #4]
 8002628:	2100      	movs	r1, #0
 800262a:	4630      	mov	r0, r6
 800262c:	f7fd fdf8 	bl	8000220 <memchr>
 8002630:	b108      	cbz	r0, 8002636 <_printf_i+0x1e6>
 8002632:	1b80      	subs	r0, r0, r6
 8002634:	6060      	str	r0, [r4, #4]
 8002636:	6863      	ldr	r3, [r4, #4]
 8002638:	6123      	str	r3, [r4, #16]
 800263a:	2300      	movs	r3, #0
 800263c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002640:	e7aa      	b.n	8002598 <_printf_i+0x148>
 8002642:	6923      	ldr	r3, [r4, #16]
 8002644:	4632      	mov	r2, r6
 8002646:	4649      	mov	r1, r9
 8002648:	4640      	mov	r0, r8
 800264a:	47d0      	blx	sl
 800264c:	3001      	adds	r0, #1
 800264e:	d0ad      	beq.n	80025ac <_printf_i+0x15c>
 8002650:	6823      	ldr	r3, [r4, #0]
 8002652:	079b      	lsls	r3, r3, #30
 8002654:	d413      	bmi.n	800267e <_printf_i+0x22e>
 8002656:	68e0      	ldr	r0, [r4, #12]
 8002658:	9b03      	ldr	r3, [sp, #12]
 800265a:	4298      	cmp	r0, r3
 800265c:	bfb8      	it	lt
 800265e:	4618      	movlt	r0, r3
 8002660:	e7a6      	b.n	80025b0 <_printf_i+0x160>
 8002662:	2301      	movs	r3, #1
 8002664:	4632      	mov	r2, r6
 8002666:	4649      	mov	r1, r9
 8002668:	4640      	mov	r0, r8
 800266a:	47d0      	blx	sl
 800266c:	3001      	adds	r0, #1
 800266e:	d09d      	beq.n	80025ac <_printf_i+0x15c>
 8002670:	3501      	adds	r5, #1
 8002672:	68e3      	ldr	r3, [r4, #12]
 8002674:	9903      	ldr	r1, [sp, #12]
 8002676:	1a5b      	subs	r3, r3, r1
 8002678:	42ab      	cmp	r3, r5
 800267a:	dcf2      	bgt.n	8002662 <_printf_i+0x212>
 800267c:	e7eb      	b.n	8002656 <_printf_i+0x206>
 800267e:	2500      	movs	r5, #0
 8002680:	f104 0619 	add.w	r6, r4, #25
 8002684:	e7f5      	b.n	8002672 <_printf_i+0x222>
 8002686:	bf00      	nop
 8002688:	0800471a 	.word	0x0800471a
 800268c:	0800472b 	.word	0x0800472b

08002690 <std>:
 8002690:	2300      	movs	r3, #0
 8002692:	b510      	push	{r4, lr}
 8002694:	4604      	mov	r4, r0
 8002696:	e9c0 3300 	strd	r3, r3, [r0]
 800269a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800269e:	6083      	str	r3, [r0, #8]
 80026a0:	8181      	strh	r1, [r0, #12]
 80026a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80026a4:	81c2      	strh	r2, [r0, #14]
 80026a6:	6183      	str	r3, [r0, #24]
 80026a8:	4619      	mov	r1, r3
 80026aa:	2208      	movs	r2, #8
 80026ac:	305c      	adds	r0, #92	@ 0x5c
 80026ae:	f000 f8f4 	bl	800289a <memset>
 80026b2:	4b0d      	ldr	r3, [pc, #52]	@ (80026e8 <std+0x58>)
 80026b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80026b6:	4b0d      	ldr	r3, [pc, #52]	@ (80026ec <std+0x5c>)
 80026b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80026ba:	4b0d      	ldr	r3, [pc, #52]	@ (80026f0 <std+0x60>)
 80026bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80026be:	4b0d      	ldr	r3, [pc, #52]	@ (80026f4 <std+0x64>)
 80026c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80026c2:	4b0d      	ldr	r3, [pc, #52]	@ (80026f8 <std+0x68>)
 80026c4:	6224      	str	r4, [r4, #32]
 80026c6:	429c      	cmp	r4, r3
 80026c8:	d006      	beq.n	80026d8 <std+0x48>
 80026ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80026ce:	4294      	cmp	r4, r2
 80026d0:	d002      	beq.n	80026d8 <std+0x48>
 80026d2:	33d0      	adds	r3, #208	@ 0xd0
 80026d4:	429c      	cmp	r4, r3
 80026d6:	d105      	bne.n	80026e4 <std+0x54>
 80026d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80026dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026e0:	f000 b958 	b.w	8002994 <__retarget_lock_init_recursive>
 80026e4:	bd10      	pop	{r4, pc}
 80026e6:	bf00      	nop
 80026e8:	08002815 	.word	0x08002815
 80026ec:	08002837 	.word	0x08002837
 80026f0:	0800286f 	.word	0x0800286f
 80026f4:	08002893 	.word	0x08002893
 80026f8:	200001f4 	.word	0x200001f4

080026fc <stdio_exit_handler>:
 80026fc:	4a02      	ldr	r2, [pc, #8]	@ (8002708 <stdio_exit_handler+0xc>)
 80026fe:	4903      	ldr	r1, [pc, #12]	@ (800270c <stdio_exit_handler+0x10>)
 8002700:	4803      	ldr	r0, [pc, #12]	@ (8002710 <stdio_exit_handler+0x14>)
 8002702:	f000 b869 	b.w	80027d8 <_fwalk_sglue>
 8002706:	bf00      	nop
 8002708:	20000008 	.word	0x20000008
 800270c:	08004045 	.word	0x08004045
 8002710:	20000018 	.word	0x20000018

08002714 <cleanup_stdio>:
 8002714:	6841      	ldr	r1, [r0, #4]
 8002716:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <cleanup_stdio+0x34>)
 8002718:	4299      	cmp	r1, r3
 800271a:	b510      	push	{r4, lr}
 800271c:	4604      	mov	r4, r0
 800271e:	d001      	beq.n	8002724 <cleanup_stdio+0x10>
 8002720:	f001 fc90 	bl	8004044 <_fflush_r>
 8002724:	68a1      	ldr	r1, [r4, #8]
 8002726:	4b09      	ldr	r3, [pc, #36]	@ (800274c <cleanup_stdio+0x38>)
 8002728:	4299      	cmp	r1, r3
 800272a:	d002      	beq.n	8002732 <cleanup_stdio+0x1e>
 800272c:	4620      	mov	r0, r4
 800272e:	f001 fc89 	bl	8004044 <_fflush_r>
 8002732:	68e1      	ldr	r1, [r4, #12]
 8002734:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <cleanup_stdio+0x3c>)
 8002736:	4299      	cmp	r1, r3
 8002738:	d004      	beq.n	8002744 <cleanup_stdio+0x30>
 800273a:	4620      	mov	r0, r4
 800273c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002740:	f001 bc80 	b.w	8004044 <_fflush_r>
 8002744:	bd10      	pop	{r4, pc}
 8002746:	bf00      	nop
 8002748:	200001f4 	.word	0x200001f4
 800274c:	2000025c 	.word	0x2000025c
 8002750:	200002c4 	.word	0x200002c4

08002754 <global_stdio_init.part.0>:
 8002754:	b510      	push	{r4, lr}
 8002756:	4b0b      	ldr	r3, [pc, #44]	@ (8002784 <global_stdio_init.part.0+0x30>)
 8002758:	4c0b      	ldr	r4, [pc, #44]	@ (8002788 <global_stdio_init.part.0+0x34>)
 800275a:	4a0c      	ldr	r2, [pc, #48]	@ (800278c <global_stdio_init.part.0+0x38>)
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	4620      	mov	r0, r4
 8002760:	2200      	movs	r2, #0
 8002762:	2104      	movs	r1, #4
 8002764:	f7ff ff94 	bl	8002690 <std>
 8002768:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800276c:	2201      	movs	r2, #1
 800276e:	2109      	movs	r1, #9
 8002770:	f7ff ff8e 	bl	8002690 <std>
 8002774:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002778:	2202      	movs	r2, #2
 800277a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800277e:	2112      	movs	r1, #18
 8002780:	f7ff bf86 	b.w	8002690 <std>
 8002784:	2000032c 	.word	0x2000032c
 8002788:	200001f4 	.word	0x200001f4
 800278c:	080026fd 	.word	0x080026fd

08002790 <__sfp_lock_acquire>:
 8002790:	4801      	ldr	r0, [pc, #4]	@ (8002798 <__sfp_lock_acquire+0x8>)
 8002792:	f000 b900 	b.w	8002996 <__retarget_lock_acquire_recursive>
 8002796:	bf00      	nop
 8002798:	20000335 	.word	0x20000335

0800279c <__sfp_lock_release>:
 800279c:	4801      	ldr	r0, [pc, #4]	@ (80027a4 <__sfp_lock_release+0x8>)
 800279e:	f000 b8fb 	b.w	8002998 <__retarget_lock_release_recursive>
 80027a2:	bf00      	nop
 80027a4:	20000335 	.word	0x20000335

080027a8 <__sinit>:
 80027a8:	b510      	push	{r4, lr}
 80027aa:	4604      	mov	r4, r0
 80027ac:	f7ff fff0 	bl	8002790 <__sfp_lock_acquire>
 80027b0:	6a23      	ldr	r3, [r4, #32]
 80027b2:	b11b      	cbz	r3, 80027bc <__sinit+0x14>
 80027b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027b8:	f7ff bff0 	b.w	800279c <__sfp_lock_release>
 80027bc:	4b04      	ldr	r3, [pc, #16]	@ (80027d0 <__sinit+0x28>)
 80027be:	6223      	str	r3, [r4, #32]
 80027c0:	4b04      	ldr	r3, [pc, #16]	@ (80027d4 <__sinit+0x2c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1f5      	bne.n	80027b4 <__sinit+0xc>
 80027c8:	f7ff ffc4 	bl	8002754 <global_stdio_init.part.0>
 80027cc:	e7f2      	b.n	80027b4 <__sinit+0xc>
 80027ce:	bf00      	nop
 80027d0:	08002715 	.word	0x08002715
 80027d4:	2000032c 	.word	0x2000032c

080027d8 <_fwalk_sglue>:
 80027d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027dc:	4607      	mov	r7, r0
 80027de:	4688      	mov	r8, r1
 80027e0:	4614      	mov	r4, r2
 80027e2:	2600      	movs	r6, #0
 80027e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80027e8:	f1b9 0901 	subs.w	r9, r9, #1
 80027ec:	d505      	bpl.n	80027fa <_fwalk_sglue+0x22>
 80027ee:	6824      	ldr	r4, [r4, #0]
 80027f0:	2c00      	cmp	r4, #0
 80027f2:	d1f7      	bne.n	80027e4 <_fwalk_sglue+0xc>
 80027f4:	4630      	mov	r0, r6
 80027f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027fa:	89ab      	ldrh	r3, [r5, #12]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d907      	bls.n	8002810 <_fwalk_sglue+0x38>
 8002800:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002804:	3301      	adds	r3, #1
 8002806:	d003      	beq.n	8002810 <_fwalk_sglue+0x38>
 8002808:	4629      	mov	r1, r5
 800280a:	4638      	mov	r0, r7
 800280c:	47c0      	blx	r8
 800280e:	4306      	orrs	r6, r0
 8002810:	3568      	adds	r5, #104	@ 0x68
 8002812:	e7e9      	b.n	80027e8 <_fwalk_sglue+0x10>

08002814 <__sread>:
 8002814:	b510      	push	{r4, lr}
 8002816:	460c      	mov	r4, r1
 8002818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800281c:	f000 f86c 	bl	80028f8 <_read_r>
 8002820:	2800      	cmp	r0, #0
 8002822:	bfab      	itete	ge
 8002824:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002826:	89a3      	ldrhlt	r3, [r4, #12]
 8002828:	181b      	addge	r3, r3, r0
 800282a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800282e:	bfac      	ite	ge
 8002830:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002832:	81a3      	strhlt	r3, [r4, #12]
 8002834:	bd10      	pop	{r4, pc}

08002836 <__swrite>:
 8002836:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800283a:	461f      	mov	r7, r3
 800283c:	898b      	ldrh	r3, [r1, #12]
 800283e:	05db      	lsls	r3, r3, #23
 8002840:	4605      	mov	r5, r0
 8002842:	460c      	mov	r4, r1
 8002844:	4616      	mov	r6, r2
 8002846:	d505      	bpl.n	8002854 <__swrite+0x1e>
 8002848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800284c:	2302      	movs	r3, #2
 800284e:	2200      	movs	r2, #0
 8002850:	f000 f840 	bl	80028d4 <_lseek_r>
 8002854:	89a3      	ldrh	r3, [r4, #12]
 8002856:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800285a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800285e:	81a3      	strh	r3, [r4, #12]
 8002860:	4632      	mov	r2, r6
 8002862:	463b      	mov	r3, r7
 8002864:	4628      	mov	r0, r5
 8002866:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800286a:	f000 b857 	b.w	800291c <_write_r>

0800286e <__sseek>:
 800286e:	b510      	push	{r4, lr}
 8002870:	460c      	mov	r4, r1
 8002872:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002876:	f000 f82d 	bl	80028d4 <_lseek_r>
 800287a:	1c43      	adds	r3, r0, #1
 800287c:	89a3      	ldrh	r3, [r4, #12]
 800287e:	bf15      	itete	ne
 8002880:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002882:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002886:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800288a:	81a3      	strheq	r3, [r4, #12]
 800288c:	bf18      	it	ne
 800288e:	81a3      	strhne	r3, [r4, #12]
 8002890:	bd10      	pop	{r4, pc}

08002892 <__sclose>:
 8002892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002896:	f000 b80d 	b.w	80028b4 <_close_r>

0800289a <memset>:
 800289a:	4402      	add	r2, r0
 800289c:	4603      	mov	r3, r0
 800289e:	4293      	cmp	r3, r2
 80028a0:	d100      	bne.n	80028a4 <memset+0xa>
 80028a2:	4770      	bx	lr
 80028a4:	f803 1b01 	strb.w	r1, [r3], #1
 80028a8:	e7f9      	b.n	800289e <memset+0x4>
	...

080028ac <_localeconv_r>:
 80028ac:	4800      	ldr	r0, [pc, #0]	@ (80028b0 <_localeconv_r+0x4>)
 80028ae:	4770      	bx	lr
 80028b0:	20000154 	.word	0x20000154

080028b4 <_close_r>:
 80028b4:	b538      	push	{r3, r4, r5, lr}
 80028b6:	4d06      	ldr	r5, [pc, #24]	@ (80028d0 <_close_r+0x1c>)
 80028b8:	2300      	movs	r3, #0
 80028ba:	4604      	mov	r4, r0
 80028bc:	4608      	mov	r0, r1
 80028be:	602b      	str	r3, [r5, #0]
 80028c0:	f7fe fb6e 	bl	8000fa0 <_close>
 80028c4:	1c43      	adds	r3, r0, #1
 80028c6:	d102      	bne.n	80028ce <_close_r+0x1a>
 80028c8:	682b      	ldr	r3, [r5, #0]
 80028ca:	b103      	cbz	r3, 80028ce <_close_r+0x1a>
 80028cc:	6023      	str	r3, [r4, #0]
 80028ce:	bd38      	pop	{r3, r4, r5, pc}
 80028d0:	20000330 	.word	0x20000330

080028d4 <_lseek_r>:
 80028d4:	b538      	push	{r3, r4, r5, lr}
 80028d6:	4d07      	ldr	r5, [pc, #28]	@ (80028f4 <_lseek_r+0x20>)
 80028d8:	4604      	mov	r4, r0
 80028da:	4608      	mov	r0, r1
 80028dc:	4611      	mov	r1, r2
 80028de:	2200      	movs	r2, #0
 80028e0:	602a      	str	r2, [r5, #0]
 80028e2:	461a      	mov	r2, r3
 80028e4:	f7fe fb83 	bl	8000fee <_lseek>
 80028e8:	1c43      	adds	r3, r0, #1
 80028ea:	d102      	bne.n	80028f2 <_lseek_r+0x1e>
 80028ec:	682b      	ldr	r3, [r5, #0]
 80028ee:	b103      	cbz	r3, 80028f2 <_lseek_r+0x1e>
 80028f0:	6023      	str	r3, [r4, #0]
 80028f2:	bd38      	pop	{r3, r4, r5, pc}
 80028f4:	20000330 	.word	0x20000330

080028f8 <_read_r>:
 80028f8:	b538      	push	{r3, r4, r5, lr}
 80028fa:	4d07      	ldr	r5, [pc, #28]	@ (8002918 <_read_r+0x20>)
 80028fc:	4604      	mov	r4, r0
 80028fe:	4608      	mov	r0, r1
 8002900:	4611      	mov	r1, r2
 8002902:	2200      	movs	r2, #0
 8002904:	602a      	str	r2, [r5, #0]
 8002906:	461a      	mov	r2, r3
 8002908:	f7fe fb11 	bl	8000f2e <_read>
 800290c:	1c43      	adds	r3, r0, #1
 800290e:	d102      	bne.n	8002916 <_read_r+0x1e>
 8002910:	682b      	ldr	r3, [r5, #0]
 8002912:	b103      	cbz	r3, 8002916 <_read_r+0x1e>
 8002914:	6023      	str	r3, [r4, #0]
 8002916:	bd38      	pop	{r3, r4, r5, pc}
 8002918:	20000330 	.word	0x20000330

0800291c <_write_r>:
 800291c:	b538      	push	{r3, r4, r5, lr}
 800291e:	4d07      	ldr	r5, [pc, #28]	@ (800293c <_write_r+0x20>)
 8002920:	4604      	mov	r4, r0
 8002922:	4608      	mov	r0, r1
 8002924:	4611      	mov	r1, r2
 8002926:	2200      	movs	r2, #0
 8002928:	602a      	str	r2, [r5, #0]
 800292a:	461a      	mov	r2, r3
 800292c:	f7fe fb1c 	bl	8000f68 <_write>
 8002930:	1c43      	adds	r3, r0, #1
 8002932:	d102      	bne.n	800293a <_write_r+0x1e>
 8002934:	682b      	ldr	r3, [r5, #0]
 8002936:	b103      	cbz	r3, 800293a <_write_r+0x1e>
 8002938:	6023      	str	r3, [r4, #0]
 800293a:	bd38      	pop	{r3, r4, r5, pc}
 800293c:	20000330 	.word	0x20000330

08002940 <__errno>:
 8002940:	4b01      	ldr	r3, [pc, #4]	@ (8002948 <__errno+0x8>)
 8002942:	6818      	ldr	r0, [r3, #0]
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	20000014 	.word	0x20000014

0800294c <__libc_init_array>:
 800294c:	b570      	push	{r4, r5, r6, lr}
 800294e:	4d0d      	ldr	r5, [pc, #52]	@ (8002984 <__libc_init_array+0x38>)
 8002950:	4c0d      	ldr	r4, [pc, #52]	@ (8002988 <__libc_init_array+0x3c>)
 8002952:	1b64      	subs	r4, r4, r5
 8002954:	10a4      	asrs	r4, r4, #2
 8002956:	2600      	movs	r6, #0
 8002958:	42a6      	cmp	r6, r4
 800295a:	d109      	bne.n	8002970 <__libc_init_array+0x24>
 800295c:	4d0b      	ldr	r5, [pc, #44]	@ (800298c <__libc_init_array+0x40>)
 800295e:	4c0c      	ldr	r4, [pc, #48]	@ (8002990 <__libc_init_array+0x44>)
 8002960:	f001 febe 	bl	80046e0 <_init>
 8002964:	1b64      	subs	r4, r4, r5
 8002966:	10a4      	asrs	r4, r4, #2
 8002968:	2600      	movs	r6, #0
 800296a:	42a6      	cmp	r6, r4
 800296c:	d105      	bne.n	800297a <__libc_init_array+0x2e>
 800296e:	bd70      	pop	{r4, r5, r6, pc}
 8002970:	f855 3b04 	ldr.w	r3, [r5], #4
 8002974:	4798      	blx	r3
 8002976:	3601      	adds	r6, #1
 8002978:	e7ee      	b.n	8002958 <__libc_init_array+0xc>
 800297a:	f855 3b04 	ldr.w	r3, [r5], #4
 800297e:	4798      	blx	r3
 8002980:	3601      	adds	r6, #1
 8002982:	e7f2      	b.n	800296a <__libc_init_array+0x1e>
 8002984:	08004a80 	.word	0x08004a80
 8002988:	08004a80 	.word	0x08004a80
 800298c:	08004a80 	.word	0x08004a80
 8002990:	08004a84 	.word	0x08004a84

08002994 <__retarget_lock_init_recursive>:
 8002994:	4770      	bx	lr

08002996 <__retarget_lock_acquire_recursive>:
 8002996:	4770      	bx	lr

08002998 <__retarget_lock_release_recursive>:
 8002998:	4770      	bx	lr

0800299a <quorem>:
 800299a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800299e:	6903      	ldr	r3, [r0, #16]
 80029a0:	690c      	ldr	r4, [r1, #16]
 80029a2:	42a3      	cmp	r3, r4
 80029a4:	4607      	mov	r7, r0
 80029a6:	db7e      	blt.n	8002aa6 <quorem+0x10c>
 80029a8:	3c01      	subs	r4, #1
 80029aa:	f101 0814 	add.w	r8, r1, #20
 80029ae:	00a3      	lsls	r3, r4, #2
 80029b0:	f100 0514 	add.w	r5, r0, #20
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80029ba:	9301      	str	r3, [sp, #4]
 80029bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80029c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80029c4:	3301      	adds	r3, #1
 80029c6:	429a      	cmp	r2, r3
 80029c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80029cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80029d0:	d32e      	bcc.n	8002a30 <quorem+0x96>
 80029d2:	f04f 0a00 	mov.w	sl, #0
 80029d6:	46c4      	mov	ip, r8
 80029d8:	46ae      	mov	lr, r5
 80029da:	46d3      	mov	fp, sl
 80029dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80029e0:	b298      	uxth	r0, r3
 80029e2:	fb06 a000 	mla	r0, r6, r0, sl
 80029e6:	0c02      	lsrs	r2, r0, #16
 80029e8:	0c1b      	lsrs	r3, r3, #16
 80029ea:	fb06 2303 	mla	r3, r6, r3, r2
 80029ee:	f8de 2000 	ldr.w	r2, [lr]
 80029f2:	b280      	uxth	r0, r0
 80029f4:	b292      	uxth	r2, r2
 80029f6:	1a12      	subs	r2, r2, r0
 80029f8:	445a      	add	r2, fp
 80029fa:	f8de 0000 	ldr.w	r0, [lr]
 80029fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8002a08:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002a0c:	b292      	uxth	r2, r2
 8002a0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002a12:	45e1      	cmp	r9, ip
 8002a14:	f84e 2b04 	str.w	r2, [lr], #4
 8002a18:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002a1c:	d2de      	bcs.n	80029dc <quorem+0x42>
 8002a1e:	9b00      	ldr	r3, [sp, #0]
 8002a20:	58eb      	ldr	r3, [r5, r3]
 8002a22:	b92b      	cbnz	r3, 8002a30 <quorem+0x96>
 8002a24:	9b01      	ldr	r3, [sp, #4]
 8002a26:	3b04      	subs	r3, #4
 8002a28:	429d      	cmp	r5, r3
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	d32f      	bcc.n	8002a8e <quorem+0xf4>
 8002a2e:	613c      	str	r4, [r7, #16]
 8002a30:	4638      	mov	r0, r7
 8002a32:	f001 f97b 	bl	8003d2c <__mcmp>
 8002a36:	2800      	cmp	r0, #0
 8002a38:	db25      	blt.n	8002a86 <quorem+0xec>
 8002a3a:	4629      	mov	r1, r5
 8002a3c:	2000      	movs	r0, #0
 8002a3e:	f858 2b04 	ldr.w	r2, [r8], #4
 8002a42:	f8d1 c000 	ldr.w	ip, [r1]
 8002a46:	fa1f fe82 	uxth.w	lr, r2
 8002a4a:	fa1f f38c 	uxth.w	r3, ip
 8002a4e:	eba3 030e 	sub.w	r3, r3, lr
 8002a52:	4403      	add	r3, r0
 8002a54:	0c12      	lsrs	r2, r2, #16
 8002a56:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002a5a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002a64:	45c1      	cmp	r9, r8
 8002a66:	f841 3b04 	str.w	r3, [r1], #4
 8002a6a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002a6e:	d2e6      	bcs.n	8002a3e <quorem+0xa4>
 8002a70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002a74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002a78:	b922      	cbnz	r2, 8002a84 <quorem+0xea>
 8002a7a:	3b04      	subs	r3, #4
 8002a7c:	429d      	cmp	r5, r3
 8002a7e:	461a      	mov	r2, r3
 8002a80:	d30b      	bcc.n	8002a9a <quorem+0x100>
 8002a82:	613c      	str	r4, [r7, #16]
 8002a84:	3601      	adds	r6, #1
 8002a86:	4630      	mov	r0, r6
 8002a88:	b003      	add	sp, #12
 8002a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a8e:	6812      	ldr	r2, [r2, #0]
 8002a90:	3b04      	subs	r3, #4
 8002a92:	2a00      	cmp	r2, #0
 8002a94:	d1cb      	bne.n	8002a2e <quorem+0x94>
 8002a96:	3c01      	subs	r4, #1
 8002a98:	e7c6      	b.n	8002a28 <quorem+0x8e>
 8002a9a:	6812      	ldr	r2, [r2, #0]
 8002a9c:	3b04      	subs	r3, #4
 8002a9e:	2a00      	cmp	r2, #0
 8002aa0:	d1ef      	bne.n	8002a82 <quorem+0xe8>
 8002aa2:	3c01      	subs	r4, #1
 8002aa4:	e7ea      	b.n	8002a7c <quorem+0xe2>
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	e7ee      	b.n	8002a88 <quorem+0xee>
 8002aaa:	0000      	movs	r0, r0
 8002aac:	0000      	movs	r0, r0
	...

08002ab0 <_dtoa_r>:
 8002ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ab4:	69c7      	ldr	r7, [r0, #28]
 8002ab6:	b099      	sub	sp, #100	@ 0x64
 8002ab8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8002abc:	ec55 4b10 	vmov	r4, r5, d0
 8002ac0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8002ac2:	9109      	str	r1, [sp, #36]	@ 0x24
 8002ac4:	4683      	mov	fp, r0
 8002ac6:	920e      	str	r2, [sp, #56]	@ 0x38
 8002ac8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8002aca:	b97f      	cbnz	r7, 8002aec <_dtoa_r+0x3c>
 8002acc:	2010      	movs	r0, #16
 8002ace:	f000 fdfd 	bl	80036cc <malloc>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	f8cb 001c 	str.w	r0, [fp, #28]
 8002ad8:	b920      	cbnz	r0, 8002ae4 <_dtoa_r+0x34>
 8002ada:	4ba7      	ldr	r3, [pc, #668]	@ (8002d78 <_dtoa_r+0x2c8>)
 8002adc:	21ef      	movs	r1, #239	@ 0xef
 8002ade:	48a7      	ldr	r0, [pc, #668]	@ (8002d7c <_dtoa_r+0x2cc>)
 8002ae0:	f001 faf6 	bl	80040d0 <__assert_func>
 8002ae4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8002ae8:	6007      	str	r7, [r0, #0]
 8002aea:	60c7      	str	r7, [r0, #12]
 8002aec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002af0:	6819      	ldr	r1, [r3, #0]
 8002af2:	b159      	cbz	r1, 8002b0c <_dtoa_r+0x5c>
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	604a      	str	r2, [r1, #4]
 8002af8:	2301      	movs	r3, #1
 8002afa:	4093      	lsls	r3, r2
 8002afc:	608b      	str	r3, [r1, #8]
 8002afe:	4658      	mov	r0, fp
 8002b00:	f000 feda 	bl	80038b8 <_Bfree>
 8002b04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	1e2b      	subs	r3, r5, #0
 8002b0e:	bfb9      	ittee	lt
 8002b10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8002b14:	9303      	strlt	r3, [sp, #12]
 8002b16:	2300      	movge	r3, #0
 8002b18:	6033      	strge	r3, [r6, #0]
 8002b1a:	9f03      	ldr	r7, [sp, #12]
 8002b1c:	4b98      	ldr	r3, [pc, #608]	@ (8002d80 <_dtoa_r+0x2d0>)
 8002b1e:	bfbc      	itt	lt
 8002b20:	2201      	movlt	r2, #1
 8002b22:	6032      	strlt	r2, [r6, #0]
 8002b24:	43bb      	bics	r3, r7
 8002b26:	d112      	bne.n	8002b4e <_dtoa_r+0x9e>
 8002b28:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8002b2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002b34:	4323      	orrs	r3, r4
 8002b36:	f000 854d 	beq.w	80035d4 <_dtoa_r+0xb24>
 8002b3a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8002b3c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8002d94 <_dtoa_r+0x2e4>
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	f000 854f 	beq.w	80035e4 <_dtoa_r+0xb34>
 8002b46:	f10a 0303 	add.w	r3, sl, #3
 8002b4a:	f000 bd49 	b.w	80035e0 <_dtoa_r+0xb30>
 8002b4e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002b52:	2200      	movs	r2, #0
 8002b54:	ec51 0b17 	vmov	r0, r1, d7
 8002b58:	2300      	movs	r3, #0
 8002b5a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8002b5e:	f7fd ffdb 	bl	8000b18 <__aeabi_dcmpeq>
 8002b62:	4680      	mov	r8, r0
 8002b64:	b158      	cbz	r0, 8002b7e <_dtoa_r+0xce>
 8002b66:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8002b68:	2301      	movs	r3, #1
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8002b6e:	b113      	cbz	r3, 8002b76 <_dtoa_r+0xc6>
 8002b70:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8002b72:	4b84      	ldr	r3, [pc, #528]	@ (8002d84 <_dtoa_r+0x2d4>)
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8002d98 <_dtoa_r+0x2e8>
 8002b7a:	f000 bd33 	b.w	80035e4 <_dtoa_r+0xb34>
 8002b7e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8002b82:	aa16      	add	r2, sp, #88	@ 0x58
 8002b84:	a917      	add	r1, sp, #92	@ 0x5c
 8002b86:	4658      	mov	r0, fp
 8002b88:	f001 f980 	bl	8003e8c <__d2b>
 8002b8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8002b90:	4681      	mov	r9, r0
 8002b92:	2e00      	cmp	r6, #0
 8002b94:	d077      	beq.n	8002c86 <_dtoa_r+0x1d6>
 8002b96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002b98:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8002b9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ba0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002ba4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8002ba8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002bac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	4b74      	ldr	r3, [pc, #464]	@ (8002d88 <_dtoa_r+0x2d8>)
 8002bb6:	f7fd fb8f 	bl	80002d8 <__aeabi_dsub>
 8002bba:	a369      	add	r3, pc, #420	@ (adr r3, 8002d60 <_dtoa_r+0x2b0>)
 8002bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc0:	f7fd fd42 	bl	8000648 <__aeabi_dmul>
 8002bc4:	a368      	add	r3, pc, #416	@ (adr r3, 8002d68 <_dtoa_r+0x2b8>)
 8002bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bca:	f7fd fb87 	bl	80002dc <__adddf3>
 8002bce:	4604      	mov	r4, r0
 8002bd0:	4630      	mov	r0, r6
 8002bd2:	460d      	mov	r5, r1
 8002bd4:	f7fd fcce 	bl	8000574 <__aeabi_i2d>
 8002bd8:	a365      	add	r3, pc, #404	@ (adr r3, 8002d70 <_dtoa_r+0x2c0>)
 8002bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bde:	f7fd fd33 	bl	8000648 <__aeabi_dmul>
 8002be2:	4602      	mov	r2, r0
 8002be4:	460b      	mov	r3, r1
 8002be6:	4620      	mov	r0, r4
 8002be8:	4629      	mov	r1, r5
 8002bea:	f7fd fb77 	bl	80002dc <__adddf3>
 8002bee:	4604      	mov	r4, r0
 8002bf0:	460d      	mov	r5, r1
 8002bf2:	f7fd ffd9 	bl	8000ba8 <__aeabi_d2iz>
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	4607      	mov	r7, r0
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	4620      	mov	r0, r4
 8002bfe:	4629      	mov	r1, r5
 8002c00:	f7fd ff94 	bl	8000b2c <__aeabi_dcmplt>
 8002c04:	b140      	cbz	r0, 8002c18 <_dtoa_r+0x168>
 8002c06:	4638      	mov	r0, r7
 8002c08:	f7fd fcb4 	bl	8000574 <__aeabi_i2d>
 8002c0c:	4622      	mov	r2, r4
 8002c0e:	462b      	mov	r3, r5
 8002c10:	f7fd ff82 	bl	8000b18 <__aeabi_dcmpeq>
 8002c14:	b900      	cbnz	r0, 8002c18 <_dtoa_r+0x168>
 8002c16:	3f01      	subs	r7, #1
 8002c18:	2f16      	cmp	r7, #22
 8002c1a:	d851      	bhi.n	8002cc0 <_dtoa_r+0x210>
 8002c1c:	4b5b      	ldr	r3, [pc, #364]	@ (8002d8c <_dtoa_r+0x2dc>)
 8002c1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002c2a:	f7fd ff7f 	bl	8000b2c <__aeabi_dcmplt>
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	d048      	beq.n	8002cc4 <_dtoa_r+0x214>
 8002c32:	3f01      	subs	r7, #1
 8002c34:	2300      	movs	r3, #0
 8002c36:	9312      	str	r3, [sp, #72]	@ 0x48
 8002c38:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8002c3a:	1b9b      	subs	r3, r3, r6
 8002c3c:	1e5a      	subs	r2, r3, #1
 8002c3e:	bf44      	itt	mi
 8002c40:	f1c3 0801 	rsbmi	r8, r3, #1
 8002c44:	2300      	movmi	r3, #0
 8002c46:	9208      	str	r2, [sp, #32]
 8002c48:	bf54      	ite	pl
 8002c4a:	f04f 0800 	movpl.w	r8, #0
 8002c4e:	9308      	strmi	r3, [sp, #32]
 8002c50:	2f00      	cmp	r7, #0
 8002c52:	db39      	blt.n	8002cc8 <_dtoa_r+0x218>
 8002c54:	9b08      	ldr	r3, [sp, #32]
 8002c56:	970f      	str	r7, [sp, #60]	@ 0x3c
 8002c58:	443b      	add	r3, r7
 8002c5a:	9308      	str	r3, [sp, #32]
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8002c60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c62:	2b09      	cmp	r3, #9
 8002c64:	d864      	bhi.n	8002d30 <_dtoa_r+0x280>
 8002c66:	2b05      	cmp	r3, #5
 8002c68:	bfc4      	itt	gt
 8002c6a:	3b04      	subgt	r3, #4
 8002c6c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8002c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c70:	f1a3 0302 	sub.w	r3, r3, #2
 8002c74:	bfcc      	ite	gt
 8002c76:	2400      	movgt	r4, #0
 8002c78:	2401      	movle	r4, #1
 8002c7a:	2b03      	cmp	r3, #3
 8002c7c:	d863      	bhi.n	8002d46 <_dtoa_r+0x296>
 8002c7e:	e8df f003 	tbb	[pc, r3]
 8002c82:	372a      	.short	0x372a
 8002c84:	5535      	.short	0x5535
 8002c86:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8002c8a:	441e      	add	r6, r3
 8002c8c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8002c90:	2b20      	cmp	r3, #32
 8002c92:	bfc1      	itttt	gt
 8002c94:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8002c98:	409f      	lslgt	r7, r3
 8002c9a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8002c9e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8002ca2:	bfd6      	itet	le
 8002ca4:	f1c3 0320 	rsble	r3, r3, #32
 8002ca8:	ea47 0003 	orrgt.w	r0, r7, r3
 8002cac:	fa04 f003 	lslle.w	r0, r4, r3
 8002cb0:	f7fd fc50 	bl	8000554 <__aeabi_ui2d>
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8002cba:	3e01      	subs	r6, #1
 8002cbc:	9214      	str	r2, [sp, #80]	@ 0x50
 8002cbe:	e777      	b.n	8002bb0 <_dtoa_r+0x100>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e7b8      	b.n	8002c36 <_dtoa_r+0x186>
 8002cc4:	9012      	str	r0, [sp, #72]	@ 0x48
 8002cc6:	e7b7      	b.n	8002c38 <_dtoa_r+0x188>
 8002cc8:	427b      	negs	r3, r7
 8002cca:	930a      	str	r3, [sp, #40]	@ 0x28
 8002ccc:	2300      	movs	r3, #0
 8002cce:	eba8 0807 	sub.w	r8, r8, r7
 8002cd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8002cd4:	e7c4      	b.n	8002c60 <_dtoa_r+0x1b0>
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002cda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	dc35      	bgt.n	8002d4c <_dtoa_r+0x29c>
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	9307      	str	r3, [sp, #28]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	920e      	str	r2, [sp, #56]	@ 0x38
 8002cea:	e00b      	b.n	8002d04 <_dtoa_r+0x254>
 8002cec:	2301      	movs	r3, #1
 8002cee:	e7f3      	b.n	8002cd8 <_dtoa_r+0x228>
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002cf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002cf6:	18fb      	adds	r3, r7, r3
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	9307      	str	r3, [sp, #28]
 8002d00:	bfb8      	it	lt
 8002d02:	2301      	movlt	r3, #1
 8002d04:	f8db 001c 	ldr.w	r0, [fp, #28]
 8002d08:	2100      	movs	r1, #0
 8002d0a:	2204      	movs	r2, #4
 8002d0c:	f102 0514 	add.w	r5, r2, #20
 8002d10:	429d      	cmp	r5, r3
 8002d12:	d91f      	bls.n	8002d54 <_dtoa_r+0x2a4>
 8002d14:	6041      	str	r1, [r0, #4]
 8002d16:	4658      	mov	r0, fp
 8002d18:	f000 fd8e 	bl	8003838 <_Balloc>
 8002d1c:	4682      	mov	sl, r0
 8002d1e:	2800      	cmp	r0, #0
 8002d20:	d13c      	bne.n	8002d9c <_dtoa_r+0x2ec>
 8002d22:	4b1b      	ldr	r3, [pc, #108]	@ (8002d90 <_dtoa_r+0x2e0>)
 8002d24:	4602      	mov	r2, r0
 8002d26:	f240 11af 	movw	r1, #431	@ 0x1af
 8002d2a:	e6d8      	b.n	8002ade <_dtoa_r+0x2e>
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e7e0      	b.n	8002cf2 <_dtoa_r+0x242>
 8002d30:	2401      	movs	r4, #1
 8002d32:	2300      	movs	r3, #0
 8002d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d36:	940b      	str	r4, [sp, #44]	@ 0x2c
 8002d38:	f04f 33ff 	mov.w	r3, #4294967295
 8002d3c:	9300      	str	r3, [sp, #0]
 8002d3e:	9307      	str	r3, [sp, #28]
 8002d40:	2200      	movs	r2, #0
 8002d42:	2312      	movs	r3, #18
 8002d44:	e7d0      	b.n	8002ce8 <_dtoa_r+0x238>
 8002d46:	2301      	movs	r3, #1
 8002d48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002d4a:	e7f5      	b.n	8002d38 <_dtoa_r+0x288>
 8002d4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	9307      	str	r3, [sp, #28]
 8002d52:	e7d7      	b.n	8002d04 <_dtoa_r+0x254>
 8002d54:	3101      	adds	r1, #1
 8002d56:	0052      	lsls	r2, r2, #1
 8002d58:	e7d8      	b.n	8002d0c <_dtoa_r+0x25c>
 8002d5a:	bf00      	nop
 8002d5c:	f3af 8000 	nop.w
 8002d60:	636f4361 	.word	0x636f4361
 8002d64:	3fd287a7 	.word	0x3fd287a7
 8002d68:	8b60c8b3 	.word	0x8b60c8b3
 8002d6c:	3fc68a28 	.word	0x3fc68a28
 8002d70:	509f79fb 	.word	0x509f79fb
 8002d74:	3fd34413 	.word	0x3fd34413
 8002d78:	08004749 	.word	0x08004749
 8002d7c:	08004760 	.word	0x08004760
 8002d80:	7ff00000 	.word	0x7ff00000
 8002d84:	08004719 	.word	0x08004719
 8002d88:	3ff80000 	.word	0x3ff80000
 8002d8c:	08004858 	.word	0x08004858
 8002d90:	080047b8 	.word	0x080047b8
 8002d94:	08004745 	.word	0x08004745
 8002d98:	08004718 	.word	0x08004718
 8002d9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002da0:	6018      	str	r0, [r3, #0]
 8002da2:	9b07      	ldr	r3, [sp, #28]
 8002da4:	2b0e      	cmp	r3, #14
 8002da6:	f200 80a4 	bhi.w	8002ef2 <_dtoa_r+0x442>
 8002daa:	2c00      	cmp	r4, #0
 8002dac:	f000 80a1 	beq.w	8002ef2 <_dtoa_r+0x442>
 8002db0:	2f00      	cmp	r7, #0
 8002db2:	dd33      	ble.n	8002e1c <_dtoa_r+0x36c>
 8002db4:	4bad      	ldr	r3, [pc, #692]	@ (800306c <_dtoa_r+0x5bc>)
 8002db6:	f007 020f 	and.w	r2, r7, #15
 8002dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002dbe:	ed93 7b00 	vldr	d7, [r3]
 8002dc2:	05f8      	lsls	r0, r7, #23
 8002dc4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002dc8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8002dcc:	d516      	bpl.n	8002dfc <_dtoa_r+0x34c>
 8002dce:	4ba8      	ldr	r3, [pc, #672]	@ (8003070 <_dtoa_r+0x5c0>)
 8002dd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002dd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002dd8:	f7fd fd60 	bl	800089c <__aeabi_ddiv>
 8002ddc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002de0:	f004 040f 	and.w	r4, r4, #15
 8002de4:	2603      	movs	r6, #3
 8002de6:	4da2      	ldr	r5, [pc, #648]	@ (8003070 <_dtoa_r+0x5c0>)
 8002de8:	b954      	cbnz	r4, 8002e00 <_dtoa_r+0x350>
 8002dea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002dee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002df2:	f7fd fd53 	bl	800089c <__aeabi_ddiv>
 8002df6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002dfa:	e028      	b.n	8002e4e <_dtoa_r+0x39e>
 8002dfc:	2602      	movs	r6, #2
 8002dfe:	e7f2      	b.n	8002de6 <_dtoa_r+0x336>
 8002e00:	07e1      	lsls	r1, r4, #31
 8002e02:	d508      	bpl.n	8002e16 <_dtoa_r+0x366>
 8002e04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002e08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002e0c:	f7fd fc1c 	bl	8000648 <__aeabi_dmul>
 8002e10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002e14:	3601      	adds	r6, #1
 8002e16:	1064      	asrs	r4, r4, #1
 8002e18:	3508      	adds	r5, #8
 8002e1a:	e7e5      	b.n	8002de8 <_dtoa_r+0x338>
 8002e1c:	f000 80d2 	beq.w	8002fc4 <_dtoa_r+0x514>
 8002e20:	427c      	negs	r4, r7
 8002e22:	4b92      	ldr	r3, [pc, #584]	@ (800306c <_dtoa_r+0x5bc>)
 8002e24:	4d92      	ldr	r5, [pc, #584]	@ (8003070 <_dtoa_r+0x5c0>)
 8002e26:	f004 020f 	and.w	r2, r4, #15
 8002e2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002e36:	f7fd fc07 	bl	8000648 <__aeabi_dmul>
 8002e3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002e3e:	1124      	asrs	r4, r4, #4
 8002e40:	2300      	movs	r3, #0
 8002e42:	2602      	movs	r6, #2
 8002e44:	2c00      	cmp	r4, #0
 8002e46:	f040 80b2 	bne.w	8002fae <_dtoa_r+0x4fe>
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1d3      	bne.n	8002df6 <_dtoa_r+0x346>
 8002e4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8002e50:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f000 80b7 	beq.w	8002fc8 <_dtoa_r+0x518>
 8002e5a:	4b86      	ldr	r3, [pc, #536]	@ (8003074 <_dtoa_r+0x5c4>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	4620      	mov	r0, r4
 8002e60:	4629      	mov	r1, r5
 8002e62:	f7fd fe63 	bl	8000b2c <__aeabi_dcmplt>
 8002e66:	2800      	cmp	r0, #0
 8002e68:	f000 80ae 	beq.w	8002fc8 <_dtoa_r+0x518>
 8002e6c:	9b07      	ldr	r3, [sp, #28]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 80aa 	beq.w	8002fc8 <_dtoa_r+0x518>
 8002e74:	9b00      	ldr	r3, [sp, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	dd37      	ble.n	8002eea <_dtoa_r+0x43a>
 8002e7a:	1e7b      	subs	r3, r7, #1
 8002e7c:	9304      	str	r3, [sp, #16]
 8002e7e:	4620      	mov	r0, r4
 8002e80:	4b7d      	ldr	r3, [pc, #500]	@ (8003078 <_dtoa_r+0x5c8>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	4629      	mov	r1, r5
 8002e86:	f7fd fbdf 	bl	8000648 <__aeabi_dmul>
 8002e8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002e8e:	9c00      	ldr	r4, [sp, #0]
 8002e90:	3601      	adds	r6, #1
 8002e92:	4630      	mov	r0, r6
 8002e94:	f7fd fb6e 	bl	8000574 <__aeabi_i2d>
 8002e98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002e9c:	f7fd fbd4 	bl	8000648 <__aeabi_dmul>
 8002ea0:	4b76      	ldr	r3, [pc, #472]	@ (800307c <_dtoa_r+0x5cc>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f7fd fa1a 	bl	80002dc <__adddf3>
 8002ea8:	4605      	mov	r5, r0
 8002eaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8002eae:	2c00      	cmp	r4, #0
 8002eb0:	f040 808d 	bne.w	8002fce <_dtoa_r+0x51e>
 8002eb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002eb8:	4b71      	ldr	r3, [pc, #452]	@ (8003080 <_dtoa_r+0x5d0>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f7fd fa0c 	bl	80002d8 <__aeabi_dsub>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002ec8:	462a      	mov	r2, r5
 8002eca:	4633      	mov	r3, r6
 8002ecc:	f7fd fe4c 	bl	8000b68 <__aeabi_dcmpgt>
 8002ed0:	2800      	cmp	r0, #0
 8002ed2:	f040 828b 	bne.w	80033ec <_dtoa_r+0x93c>
 8002ed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002eda:	462a      	mov	r2, r5
 8002edc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8002ee0:	f7fd fe24 	bl	8000b2c <__aeabi_dcmplt>
 8002ee4:	2800      	cmp	r0, #0
 8002ee6:	f040 8128 	bne.w	800313a <_dtoa_r+0x68a>
 8002eea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8002eee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8002ef2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f2c0 815a 	blt.w	80031ae <_dtoa_r+0x6fe>
 8002efa:	2f0e      	cmp	r7, #14
 8002efc:	f300 8157 	bgt.w	80031ae <_dtoa_r+0x6fe>
 8002f00:	4b5a      	ldr	r3, [pc, #360]	@ (800306c <_dtoa_r+0x5bc>)
 8002f02:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002f06:	ed93 7b00 	vldr	d7, [r3]
 8002f0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	ed8d 7b00 	vstr	d7, [sp]
 8002f12:	da03      	bge.n	8002f1c <_dtoa_r+0x46c>
 8002f14:	9b07      	ldr	r3, [sp, #28]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f340 8101 	ble.w	800311e <_dtoa_r+0x66e>
 8002f1c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8002f20:	4656      	mov	r6, sl
 8002f22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002f26:	4620      	mov	r0, r4
 8002f28:	4629      	mov	r1, r5
 8002f2a:	f7fd fcb7 	bl	800089c <__aeabi_ddiv>
 8002f2e:	f7fd fe3b 	bl	8000ba8 <__aeabi_d2iz>
 8002f32:	4680      	mov	r8, r0
 8002f34:	f7fd fb1e 	bl	8000574 <__aeabi_i2d>
 8002f38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002f3c:	f7fd fb84 	bl	8000648 <__aeabi_dmul>
 8002f40:	4602      	mov	r2, r0
 8002f42:	460b      	mov	r3, r1
 8002f44:	4620      	mov	r0, r4
 8002f46:	4629      	mov	r1, r5
 8002f48:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8002f4c:	f7fd f9c4 	bl	80002d8 <__aeabi_dsub>
 8002f50:	f806 4b01 	strb.w	r4, [r6], #1
 8002f54:	9d07      	ldr	r5, [sp, #28]
 8002f56:	eba6 040a 	sub.w	r4, r6, sl
 8002f5a:	42a5      	cmp	r5, r4
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	460b      	mov	r3, r1
 8002f60:	f040 8117 	bne.w	8003192 <_dtoa_r+0x6e2>
 8002f64:	f7fd f9ba 	bl	80002dc <__adddf3>
 8002f68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002f6c:	4604      	mov	r4, r0
 8002f6e:	460d      	mov	r5, r1
 8002f70:	f7fd fdfa 	bl	8000b68 <__aeabi_dcmpgt>
 8002f74:	2800      	cmp	r0, #0
 8002f76:	f040 80f9 	bne.w	800316c <_dtoa_r+0x6bc>
 8002f7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002f7e:	4620      	mov	r0, r4
 8002f80:	4629      	mov	r1, r5
 8002f82:	f7fd fdc9 	bl	8000b18 <__aeabi_dcmpeq>
 8002f86:	b118      	cbz	r0, 8002f90 <_dtoa_r+0x4e0>
 8002f88:	f018 0f01 	tst.w	r8, #1
 8002f8c:	f040 80ee 	bne.w	800316c <_dtoa_r+0x6bc>
 8002f90:	4649      	mov	r1, r9
 8002f92:	4658      	mov	r0, fp
 8002f94:	f000 fc90 	bl	80038b8 <_Bfree>
 8002f98:	2300      	movs	r3, #0
 8002f9a:	7033      	strb	r3, [r6, #0]
 8002f9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8002f9e:	3701      	adds	r7, #1
 8002fa0:	601f      	str	r7, [r3, #0]
 8002fa2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 831d 	beq.w	80035e4 <_dtoa_r+0xb34>
 8002faa:	601e      	str	r6, [r3, #0]
 8002fac:	e31a      	b.n	80035e4 <_dtoa_r+0xb34>
 8002fae:	07e2      	lsls	r2, r4, #31
 8002fb0:	d505      	bpl.n	8002fbe <_dtoa_r+0x50e>
 8002fb2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002fb6:	f7fd fb47 	bl	8000648 <__aeabi_dmul>
 8002fba:	3601      	adds	r6, #1
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	1064      	asrs	r4, r4, #1
 8002fc0:	3508      	adds	r5, #8
 8002fc2:	e73f      	b.n	8002e44 <_dtoa_r+0x394>
 8002fc4:	2602      	movs	r6, #2
 8002fc6:	e742      	b.n	8002e4e <_dtoa_r+0x39e>
 8002fc8:	9c07      	ldr	r4, [sp, #28]
 8002fca:	9704      	str	r7, [sp, #16]
 8002fcc:	e761      	b.n	8002e92 <_dtoa_r+0x3e2>
 8002fce:	4b27      	ldr	r3, [pc, #156]	@ (800306c <_dtoa_r+0x5bc>)
 8002fd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002fd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002fd6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002fda:	4454      	add	r4, sl
 8002fdc:	2900      	cmp	r1, #0
 8002fde:	d053      	beq.n	8003088 <_dtoa_r+0x5d8>
 8002fe0:	4928      	ldr	r1, [pc, #160]	@ (8003084 <_dtoa_r+0x5d4>)
 8002fe2:	2000      	movs	r0, #0
 8002fe4:	f7fd fc5a 	bl	800089c <__aeabi_ddiv>
 8002fe8:	4633      	mov	r3, r6
 8002fea:	462a      	mov	r2, r5
 8002fec:	f7fd f974 	bl	80002d8 <__aeabi_dsub>
 8002ff0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8002ff4:	4656      	mov	r6, sl
 8002ff6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ffa:	f7fd fdd5 	bl	8000ba8 <__aeabi_d2iz>
 8002ffe:	4605      	mov	r5, r0
 8003000:	f7fd fab8 	bl	8000574 <__aeabi_i2d>
 8003004:	4602      	mov	r2, r0
 8003006:	460b      	mov	r3, r1
 8003008:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800300c:	f7fd f964 	bl	80002d8 <__aeabi_dsub>
 8003010:	3530      	adds	r5, #48	@ 0x30
 8003012:	4602      	mov	r2, r0
 8003014:	460b      	mov	r3, r1
 8003016:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800301a:	f806 5b01 	strb.w	r5, [r6], #1
 800301e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003022:	f7fd fd83 	bl	8000b2c <__aeabi_dcmplt>
 8003026:	2800      	cmp	r0, #0
 8003028:	d171      	bne.n	800310e <_dtoa_r+0x65e>
 800302a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800302e:	4911      	ldr	r1, [pc, #68]	@ (8003074 <_dtoa_r+0x5c4>)
 8003030:	2000      	movs	r0, #0
 8003032:	f7fd f951 	bl	80002d8 <__aeabi_dsub>
 8003036:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800303a:	f7fd fd77 	bl	8000b2c <__aeabi_dcmplt>
 800303e:	2800      	cmp	r0, #0
 8003040:	f040 8095 	bne.w	800316e <_dtoa_r+0x6be>
 8003044:	42a6      	cmp	r6, r4
 8003046:	f43f af50 	beq.w	8002eea <_dtoa_r+0x43a>
 800304a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800304e:	4b0a      	ldr	r3, [pc, #40]	@ (8003078 <_dtoa_r+0x5c8>)
 8003050:	2200      	movs	r2, #0
 8003052:	f7fd faf9 	bl	8000648 <__aeabi_dmul>
 8003056:	4b08      	ldr	r3, [pc, #32]	@ (8003078 <_dtoa_r+0x5c8>)
 8003058:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800305c:	2200      	movs	r2, #0
 800305e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003062:	f7fd faf1 	bl	8000648 <__aeabi_dmul>
 8003066:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800306a:	e7c4      	b.n	8002ff6 <_dtoa_r+0x546>
 800306c:	08004858 	.word	0x08004858
 8003070:	08004830 	.word	0x08004830
 8003074:	3ff00000 	.word	0x3ff00000
 8003078:	40240000 	.word	0x40240000
 800307c:	401c0000 	.word	0x401c0000
 8003080:	40140000 	.word	0x40140000
 8003084:	3fe00000 	.word	0x3fe00000
 8003088:	4631      	mov	r1, r6
 800308a:	4628      	mov	r0, r5
 800308c:	f7fd fadc 	bl	8000648 <__aeabi_dmul>
 8003090:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003094:	9415      	str	r4, [sp, #84]	@ 0x54
 8003096:	4656      	mov	r6, sl
 8003098:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800309c:	f7fd fd84 	bl	8000ba8 <__aeabi_d2iz>
 80030a0:	4605      	mov	r5, r0
 80030a2:	f7fd fa67 	bl	8000574 <__aeabi_i2d>
 80030a6:	4602      	mov	r2, r0
 80030a8:	460b      	mov	r3, r1
 80030aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80030ae:	f7fd f913 	bl	80002d8 <__aeabi_dsub>
 80030b2:	3530      	adds	r5, #48	@ 0x30
 80030b4:	f806 5b01 	strb.w	r5, [r6], #1
 80030b8:	4602      	mov	r2, r0
 80030ba:	460b      	mov	r3, r1
 80030bc:	42a6      	cmp	r6, r4
 80030be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80030c2:	f04f 0200 	mov.w	r2, #0
 80030c6:	d124      	bne.n	8003112 <_dtoa_r+0x662>
 80030c8:	4bac      	ldr	r3, [pc, #688]	@ (800337c <_dtoa_r+0x8cc>)
 80030ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80030ce:	f7fd f905 	bl	80002dc <__adddf3>
 80030d2:	4602      	mov	r2, r0
 80030d4:	460b      	mov	r3, r1
 80030d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80030da:	f7fd fd45 	bl	8000b68 <__aeabi_dcmpgt>
 80030de:	2800      	cmp	r0, #0
 80030e0:	d145      	bne.n	800316e <_dtoa_r+0x6be>
 80030e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80030e6:	49a5      	ldr	r1, [pc, #660]	@ (800337c <_dtoa_r+0x8cc>)
 80030e8:	2000      	movs	r0, #0
 80030ea:	f7fd f8f5 	bl	80002d8 <__aeabi_dsub>
 80030ee:	4602      	mov	r2, r0
 80030f0:	460b      	mov	r3, r1
 80030f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80030f6:	f7fd fd19 	bl	8000b2c <__aeabi_dcmplt>
 80030fa:	2800      	cmp	r0, #0
 80030fc:	f43f aef5 	beq.w	8002eea <_dtoa_r+0x43a>
 8003100:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8003102:	1e73      	subs	r3, r6, #1
 8003104:	9315      	str	r3, [sp, #84]	@ 0x54
 8003106:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800310a:	2b30      	cmp	r3, #48	@ 0x30
 800310c:	d0f8      	beq.n	8003100 <_dtoa_r+0x650>
 800310e:	9f04      	ldr	r7, [sp, #16]
 8003110:	e73e      	b.n	8002f90 <_dtoa_r+0x4e0>
 8003112:	4b9b      	ldr	r3, [pc, #620]	@ (8003380 <_dtoa_r+0x8d0>)
 8003114:	f7fd fa98 	bl	8000648 <__aeabi_dmul>
 8003118:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800311c:	e7bc      	b.n	8003098 <_dtoa_r+0x5e8>
 800311e:	d10c      	bne.n	800313a <_dtoa_r+0x68a>
 8003120:	4b98      	ldr	r3, [pc, #608]	@ (8003384 <_dtoa_r+0x8d4>)
 8003122:	2200      	movs	r2, #0
 8003124:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003128:	f7fd fa8e 	bl	8000648 <__aeabi_dmul>
 800312c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003130:	f7fd fd10 	bl	8000b54 <__aeabi_dcmpge>
 8003134:	2800      	cmp	r0, #0
 8003136:	f000 8157 	beq.w	80033e8 <_dtoa_r+0x938>
 800313a:	2400      	movs	r4, #0
 800313c:	4625      	mov	r5, r4
 800313e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003140:	43db      	mvns	r3, r3
 8003142:	9304      	str	r3, [sp, #16]
 8003144:	4656      	mov	r6, sl
 8003146:	2700      	movs	r7, #0
 8003148:	4621      	mov	r1, r4
 800314a:	4658      	mov	r0, fp
 800314c:	f000 fbb4 	bl	80038b8 <_Bfree>
 8003150:	2d00      	cmp	r5, #0
 8003152:	d0dc      	beq.n	800310e <_dtoa_r+0x65e>
 8003154:	b12f      	cbz	r7, 8003162 <_dtoa_r+0x6b2>
 8003156:	42af      	cmp	r7, r5
 8003158:	d003      	beq.n	8003162 <_dtoa_r+0x6b2>
 800315a:	4639      	mov	r1, r7
 800315c:	4658      	mov	r0, fp
 800315e:	f000 fbab 	bl	80038b8 <_Bfree>
 8003162:	4629      	mov	r1, r5
 8003164:	4658      	mov	r0, fp
 8003166:	f000 fba7 	bl	80038b8 <_Bfree>
 800316a:	e7d0      	b.n	800310e <_dtoa_r+0x65e>
 800316c:	9704      	str	r7, [sp, #16]
 800316e:	4633      	mov	r3, r6
 8003170:	461e      	mov	r6, r3
 8003172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003176:	2a39      	cmp	r2, #57	@ 0x39
 8003178:	d107      	bne.n	800318a <_dtoa_r+0x6da>
 800317a:	459a      	cmp	sl, r3
 800317c:	d1f8      	bne.n	8003170 <_dtoa_r+0x6c0>
 800317e:	9a04      	ldr	r2, [sp, #16]
 8003180:	3201      	adds	r2, #1
 8003182:	9204      	str	r2, [sp, #16]
 8003184:	2230      	movs	r2, #48	@ 0x30
 8003186:	f88a 2000 	strb.w	r2, [sl]
 800318a:	781a      	ldrb	r2, [r3, #0]
 800318c:	3201      	adds	r2, #1
 800318e:	701a      	strb	r2, [r3, #0]
 8003190:	e7bd      	b.n	800310e <_dtoa_r+0x65e>
 8003192:	4b7b      	ldr	r3, [pc, #492]	@ (8003380 <_dtoa_r+0x8d0>)
 8003194:	2200      	movs	r2, #0
 8003196:	f7fd fa57 	bl	8000648 <__aeabi_dmul>
 800319a:	2200      	movs	r2, #0
 800319c:	2300      	movs	r3, #0
 800319e:	4604      	mov	r4, r0
 80031a0:	460d      	mov	r5, r1
 80031a2:	f7fd fcb9 	bl	8000b18 <__aeabi_dcmpeq>
 80031a6:	2800      	cmp	r0, #0
 80031a8:	f43f aebb 	beq.w	8002f22 <_dtoa_r+0x472>
 80031ac:	e6f0      	b.n	8002f90 <_dtoa_r+0x4e0>
 80031ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80031b0:	2a00      	cmp	r2, #0
 80031b2:	f000 80db 	beq.w	800336c <_dtoa_r+0x8bc>
 80031b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80031b8:	2a01      	cmp	r2, #1
 80031ba:	f300 80bf 	bgt.w	800333c <_dtoa_r+0x88c>
 80031be:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80031c0:	2a00      	cmp	r2, #0
 80031c2:	f000 80b7 	beq.w	8003334 <_dtoa_r+0x884>
 80031c6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80031ca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80031cc:	4646      	mov	r6, r8
 80031ce:	9a08      	ldr	r2, [sp, #32]
 80031d0:	2101      	movs	r1, #1
 80031d2:	441a      	add	r2, r3
 80031d4:	4658      	mov	r0, fp
 80031d6:	4498      	add	r8, r3
 80031d8:	9208      	str	r2, [sp, #32]
 80031da:	f000 fc21 	bl	8003a20 <__i2b>
 80031de:	4605      	mov	r5, r0
 80031e0:	b15e      	cbz	r6, 80031fa <_dtoa_r+0x74a>
 80031e2:	9b08      	ldr	r3, [sp, #32]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	dd08      	ble.n	80031fa <_dtoa_r+0x74a>
 80031e8:	42b3      	cmp	r3, r6
 80031ea:	9a08      	ldr	r2, [sp, #32]
 80031ec:	bfa8      	it	ge
 80031ee:	4633      	movge	r3, r6
 80031f0:	eba8 0803 	sub.w	r8, r8, r3
 80031f4:	1af6      	subs	r6, r6, r3
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	9308      	str	r3, [sp, #32]
 80031fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80031fc:	b1f3      	cbz	r3, 800323c <_dtoa_r+0x78c>
 80031fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003200:	2b00      	cmp	r3, #0
 8003202:	f000 80b7 	beq.w	8003374 <_dtoa_r+0x8c4>
 8003206:	b18c      	cbz	r4, 800322c <_dtoa_r+0x77c>
 8003208:	4629      	mov	r1, r5
 800320a:	4622      	mov	r2, r4
 800320c:	4658      	mov	r0, fp
 800320e:	f000 fcc7 	bl	8003ba0 <__pow5mult>
 8003212:	464a      	mov	r2, r9
 8003214:	4601      	mov	r1, r0
 8003216:	4605      	mov	r5, r0
 8003218:	4658      	mov	r0, fp
 800321a:	f000 fc17 	bl	8003a4c <__multiply>
 800321e:	4649      	mov	r1, r9
 8003220:	9004      	str	r0, [sp, #16]
 8003222:	4658      	mov	r0, fp
 8003224:	f000 fb48 	bl	80038b8 <_Bfree>
 8003228:	9b04      	ldr	r3, [sp, #16]
 800322a:	4699      	mov	r9, r3
 800322c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800322e:	1b1a      	subs	r2, r3, r4
 8003230:	d004      	beq.n	800323c <_dtoa_r+0x78c>
 8003232:	4649      	mov	r1, r9
 8003234:	4658      	mov	r0, fp
 8003236:	f000 fcb3 	bl	8003ba0 <__pow5mult>
 800323a:	4681      	mov	r9, r0
 800323c:	2101      	movs	r1, #1
 800323e:	4658      	mov	r0, fp
 8003240:	f000 fbee 	bl	8003a20 <__i2b>
 8003244:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003246:	4604      	mov	r4, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	f000 81cf 	beq.w	80035ec <_dtoa_r+0xb3c>
 800324e:	461a      	mov	r2, r3
 8003250:	4601      	mov	r1, r0
 8003252:	4658      	mov	r0, fp
 8003254:	f000 fca4 	bl	8003ba0 <__pow5mult>
 8003258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800325a:	2b01      	cmp	r3, #1
 800325c:	4604      	mov	r4, r0
 800325e:	f300 8095 	bgt.w	800338c <_dtoa_r+0x8dc>
 8003262:	9b02      	ldr	r3, [sp, #8]
 8003264:	2b00      	cmp	r3, #0
 8003266:	f040 8087 	bne.w	8003378 <_dtoa_r+0x8c8>
 800326a:	9b03      	ldr	r3, [sp, #12]
 800326c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003270:	2b00      	cmp	r3, #0
 8003272:	f040 8089 	bne.w	8003388 <_dtoa_r+0x8d8>
 8003276:	9b03      	ldr	r3, [sp, #12]
 8003278:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800327c:	0d1b      	lsrs	r3, r3, #20
 800327e:	051b      	lsls	r3, r3, #20
 8003280:	b12b      	cbz	r3, 800328e <_dtoa_r+0x7de>
 8003282:	9b08      	ldr	r3, [sp, #32]
 8003284:	3301      	adds	r3, #1
 8003286:	9308      	str	r3, [sp, #32]
 8003288:	f108 0801 	add.w	r8, r8, #1
 800328c:	2301      	movs	r3, #1
 800328e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003290:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 81b0 	beq.w	80035f8 <_dtoa_r+0xb48>
 8003298:	6923      	ldr	r3, [r4, #16]
 800329a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800329e:	6918      	ldr	r0, [r3, #16]
 80032a0:	f000 fb72 	bl	8003988 <__hi0bits>
 80032a4:	f1c0 0020 	rsb	r0, r0, #32
 80032a8:	9b08      	ldr	r3, [sp, #32]
 80032aa:	4418      	add	r0, r3
 80032ac:	f010 001f 	ands.w	r0, r0, #31
 80032b0:	d077      	beq.n	80033a2 <_dtoa_r+0x8f2>
 80032b2:	f1c0 0320 	rsb	r3, r0, #32
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	dd6b      	ble.n	8003392 <_dtoa_r+0x8e2>
 80032ba:	9b08      	ldr	r3, [sp, #32]
 80032bc:	f1c0 001c 	rsb	r0, r0, #28
 80032c0:	4403      	add	r3, r0
 80032c2:	4480      	add	r8, r0
 80032c4:	4406      	add	r6, r0
 80032c6:	9308      	str	r3, [sp, #32]
 80032c8:	f1b8 0f00 	cmp.w	r8, #0
 80032cc:	dd05      	ble.n	80032da <_dtoa_r+0x82a>
 80032ce:	4649      	mov	r1, r9
 80032d0:	4642      	mov	r2, r8
 80032d2:	4658      	mov	r0, fp
 80032d4:	f000 fcbe 	bl	8003c54 <__lshift>
 80032d8:	4681      	mov	r9, r0
 80032da:	9b08      	ldr	r3, [sp, #32]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	dd05      	ble.n	80032ec <_dtoa_r+0x83c>
 80032e0:	4621      	mov	r1, r4
 80032e2:	461a      	mov	r2, r3
 80032e4:	4658      	mov	r0, fp
 80032e6:	f000 fcb5 	bl	8003c54 <__lshift>
 80032ea:	4604      	mov	r4, r0
 80032ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d059      	beq.n	80033a6 <_dtoa_r+0x8f6>
 80032f2:	4621      	mov	r1, r4
 80032f4:	4648      	mov	r0, r9
 80032f6:	f000 fd19 	bl	8003d2c <__mcmp>
 80032fa:	2800      	cmp	r0, #0
 80032fc:	da53      	bge.n	80033a6 <_dtoa_r+0x8f6>
 80032fe:	1e7b      	subs	r3, r7, #1
 8003300:	9304      	str	r3, [sp, #16]
 8003302:	4649      	mov	r1, r9
 8003304:	2300      	movs	r3, #0
 8003306:	220a      	movs	r2, #10
 8003308:	4658      	mov	r0, fp
 800330a:	f000 faf7 	bl	80038fc <__multadd>
 800330e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003310:	4681      	mov	r9, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 8172 	beq.w	80035fc <_dtoa_r+0xb4c>
 8003318:	2300      	movs	r3, #0
 800331a:	4629      	mov	r1, r5
 800331c:	220a      	movs	r2, #10
 800331e:	4658      	mov	r0, fp
 8003320:	f000 faec 	bl	80038fc <__multadd>
 8003324:	9b00      	ldr	r3, [sp, #0]
 8003326:	2b00      	cmp	r3, #0
 8003328:	4605      	mov	r5, r0
 800332a:	dc67      	bgt.n	80033fc <_dtoa_r+0x94c>
 800332c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800332e:	2b02      	cmp	r3, #2
 8003330:	dc41      	bgt.n	80033b6 <_dtoa_r+0x906>
 8003332:	e063      	b.n	80033fc <_dtoa_r+0x94c>
 8003334:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8003336:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800333a:	e746      	b.n	80031ca <_dtoa_r+0x71a>
 800333c:	9b07      	ldr	r3, [sp, #28]
 800333e:	1e5c      	subs	r4, r3, #1
 8003340:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003342:	42a3      	cmp	r3, r4
 8003344:	bfbf      	itttt	lt
 8003346:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8003348:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800334a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800334c:	1ae3      	sublt	r3, r4, r3
 800334e:	bfb4      	ite	lt
 8003350:	18d2      	addlt	r2, r2, r3
 8003352:	1b1c      	subge	r4, r3, r4
 8003354:	9b07      	ldr	r3, [sp, #28]
 8003356:	bfbc      	itt	lt
 8003358:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800335a:	2400      	movlt	r4, #0
 800335c:	2b00      	cmp	r3, #0
 800335e:	bfb5      	itete	lt
 8003360:	eba8 0603 	sublt.w	r6, r8, r3
 8003364:	9b07      	ldrge	r3, [sp, #28]
 8003366:	2300      	movlt	r3, #0
 8003368:	4646      	movge	r6, r8
 800336a:	e730      	b.n	80031ce <_dtoa_r+0x71e>
 800336c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800336e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8003370:	4646      	mov	r6, r8
 8003372:	e735      	b.n	80031e0 <_dtoa_r+0x730>
 8003374:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003376:	e75c      	b.n	8003232 <_dtoa_r+0x782>
 8003378:	2300      	movs	r3, #0
 800337a:	e788      	b.n	800328e <_dtoa_r+0x7de>
 800337c:	3fe00000 	.word	0x3fe00000
 8003380:	40240000 	.word	0x40240000
 8003384:	40140000 	.word	0x40140000
 8003388:	9b02      	ldr	r3, [sp, #8]
 800338a:	e780      	b.n	800328e <_dtoa_r+0x7de>
 800338c:	2300      	movs	r3, #0
 800338e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003390:	e782      	b.n	8003298 <_dtoa_r+0x7e8>
 8003392:	d099      	beq.n	80032c8 <_dtoa_r+0x818>
 8003394:	9a08      	ldr	r2, [sp, #32]
 8003396:	331c      	adds	r3, #28
 8003398:	441a      	add	r2, r3
 800339a:	4498      	add	r8, r3
 800339c:	441e      	add	r6, r3
 800339e:	9208      	str	r2, [sp, #32]
 80033a0:	e792      	b.n	80032c8 <_dtoa_r+0x818>
 80033a2:	4603      	mov	r3, r0
 80033a4:	e7f6      	b.n	8003394 <_dtoa_r+0x8e4>
 80033a6:	9b07      	ldr	r3, [sp, #28]
 80033a8:	9704      	str	r7, [sp, #16]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	dc20      	bgt.n	80033f0 <_dtoa_r+0x940>
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	dd1e      	ble.n	80033f4 <_dtoa_r+0x944>
 80033b6:	9b00      	ldr	r3, [sp, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f47f aec0 	bne.w	800313e <_dtoa_r+0x68e>
 80033be:	4621      	mov	r1, r4
 80033c0:	2205      	movs	r2, #5
 80033c2:	4658      	mov	r0, fp
 80033c4:	f000 fa9a 	bl	80038fc <__multadd>
 80033c8:	4601      	mov	r1, r0
 80033ca:	4604      	mov	r4, r0
 80033cc:	4648      	mov	r0, r9
 80033ce:	f000 fcad 	bl	8003d2c <__mcmp>
 80033d2:	2800      	cmp	r0, #0
 80033d4:	f77f aeb3 	ble.w	800313e <_dtoa_r+0x68e>
 80033d8:	4656      	mov	r6, sl
 80033da:	2331      	movs	r3, #49	@ 0x31
 80033dc:	f806 3b01 	strb.w	r3, [r6], #1
 80033e0:	9b04      	ldr	r3, [sp, #16]
 80033e2:	3301      	adds	r3, #1
 80033e4:	9304      	str	r3, [sp, #16]
 80033e6:	e6ae      	b.n	8003146 <_dtoa_r+0x696>
 80033e8:	9c07      	ldr	r4, [sp, #28]
 80033ea:	9704      	str	r7, [sp, #16]
 80033ec:	4625      	mov	r5, r4
 80033ee:	e7f3      	b.n	80033d8 <_dtoa_r+0x928>
 80033f0:	9b07      	ldr	r3, [sp, #28]
 80033f2:	9300      	str	r3, [sp, #0]
 80033f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f000 8104 	beq.w	8003604 <_dtoa_r+0xb54>
 80033fc:	2e00      	cmp	r6, #0
 80033fe:	dd05      	ble.n	800340c <_dtoa_r+0x95c>
 8003400:	4629      	mov	r1, r5
 8003402:	4632      	mov	r2, r6
 8003404:	4658      	mov	r0, fp
 8003406:	f000 fc25 	bl	8003c54 <__lshift>
 800340a:	4605      	mov	r5, r0
 800340c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800340e:	2b00      	cmp	r3, #0
 8003410:	d05a      	beq.n	80034c8 <_dtoa_r+0xa18>
 8003412:	6869      	ldr	r1, [r5, #4]
 8003414:	4658      	mov	r0, fp
 8003416:	f000 fa0f 	bl	8003838 <_Balloc>
 800341a:	4606      	mov	r6, r0
 800341c:	b928      	cbnz	r0, 800342a <_dtoa_r+0x97a>
 800341e:	4b84      	ldr	r3, [pc, #528]	@ (8003630 <_dtoa_r+0xb80>)
 8003420:	4602      	mov	r2, r0
 8003422:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003426:	f7ff bb5a 	b.w	8002ade <_dtoa_r+0x2e>
 800342a:	692a      	ldr	r2, [r5, #16]
 800342c:	3202      	adds	r2, #2
 800342e:	0092      	lsls	r2, r2, #2
 8003430:	f105 010c 	add.w	r1, r5, #12
 8003434:	300c      	adds	r0, #12
 8003436:	f000 fe3d 	bl	80040b4 <memcpy>
 800343a:	2201      	movs	r2, #1
 800343c:	4631      	mov	r1, r6
 800343e:	4658      	mov	r0, fp
 8003440:	f000 fc08 	bl	8003c54 <__lshift>
 8003444:	f10a 0301 	add.w	r3, sl, #1
 8003448:	9307      	str	r3, [sp, #28]
 800344a:	9b00      	ldr	r3, [sp, #0]
 800344c:	4453      	add	r3, sl
 800344e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003450:	9b02      	ldr	r3, [sp, #8]
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	462f      	mov	r7, r5
 8003458:	930a      	str	r3, [sp, #40]	@ 0x28
 800345a:	4605      	mov	r5, r0
 800345c:	9b07      	ldr	r3, [sp, #28]
 800345e:	4621      	mov	r1, r4
 8003460:	3b01      	subs	r3, #1
 8003462:	4648      	mov	r0, r9
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	f7ff fa98 	bl	800299a <quorem>
 800346a:	4639      	mov	r1, r7
 800346c:	9002      	str	r0, [sp, #8]
 800346e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8003472:	4648      	mov	r0, r9
 8003474:	f000 fc5a 	bl	8003d2c <__mcmp>
 8003478:	462a      	mov	r2, r5
 800347a:	9008      	str	r0, [sp, #32]
 800347c:	4621      	mov	r1, r4
 800347e:	4658      	mov	r0, fp
 8003480:	f000 fc70 	bl	8003d64 <__mdiff>
 8003484:	68c2      	ldr	r2, [r0, #12]
 8003486:	4606      	mov	r6, r0
 8003488:	bb02      	cbnz	r2, 80034cc <_dtoa_r+0xa1c>
 800348a:	4601      	mov	r1, r0
 800348c:	4648      	mov	r0, r9
 800348e:	f000 fc4d 	bl	8003d2c <__mcmp>
 8003492:	4602      	mov	r2, r0
 8003494:	4631      	mov	r1, r6
 8003496:	4658      	mov	r0, fp
 8003498:	920e      	str	r2, [sp, #56]	@ 0x38
 800349a:	f000 fa0d 	bl	80038b8 <_Bfree>
 800349e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80034a2:	9e07      	ldr	r6, [sp, #28]
 80034a4:	ea43 0102 	orr.w	r1, r3, r2
 80034a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80034aa:	4319      	orrs	r1, r3
 80034ac:	d110      	bne.n	80034d0 <_dtoa_r+0xa20>
 80034ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80034b2:	d029      	beq.n	8003508 <_dtoa_r+0xa58>
 80034b4:	9b08      	ldr	r3, [sp, #32]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	dd02      	ble.n	80034c0 <_dtoa_r+0xa10>
 80034ba:	9b02      	ldr	r3, [sp, #8]
 80034bc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80034c0:	9b00      	ldr	r3, [sp, #0]
 80034c2:	f883 8000 	strb.w	r8, [r3]
 80034c6:	e63f      	b.n	8003148 <_dtoa_r+0x698>
 80034c8:	4628      	mov	r0, r5
 80034ca:	e7bb      	b.n	8003444 <_dtoa_r+0x994>
 80034cc:	2201      	movs	r2, #1
 80034ce:	e7e1      	b.n	8003494 <_dtoa_r+0x9e4>
 80034d0:	9b08      	ldr	r3, [sp, #32]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	db04      	blt.n	80034e0 <_dtoa_r+0xa30>
 80034d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80034d8:	430b      	orrs	r3, r1
 80034da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80034dc:	430b      	orrs	r3, r1
 80034de:	d120      	bne.n	8003522 <_dtoa_r+0xa72>
 80034e0:	2a00      	cmp	r2, #0
 80034e2:	dded      	ble.n	80034c0 <_dtoa_r+0xa10>
 80034e4:	4649      	mov	r1, r9
 80034e6:	2201      	movs	r2, #1
 80034e8:	4658      	mov	r0, fp
 80034ea:	f000 fbb3 	bl	8003c54 <__lshift>
 80034ee:	4621      	mov	r1, r4
 80034f0:	4681      	mov	r9, r0
 80034f2:	f000 fc1b 	bl	8003d2c <__mcmp>
 80034f6:	2800      	cmp	r0, #0
 80034f8:	dc03      	bgt.n	8003502 <_dtoa_r+0xa52>
 80034fa:	d1e1      	bne.n	80034c0 <_dtoa_r+0xa10>
 80034fc:	f018 0f01 	tst.w	r8, #1
 8003500:	d0de      	beq.n	80034c0 <_dtoa_r+0xa10>
 8003502:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003506:	d1d8      	bne.n	80034ba <_dtoa_r+0xa0a>
 8003508:	9a00      	ldr	r2, [sp, #0]
 800350a:	2339      	movs	r3, #57	@ 0x39
 800350c:	7013      	strb	r3, [r2, #0]
 800350e:	4633      	mov	r3, r6
 8003510:	461e      	mov	r6, r3
 8003512:	3b01      	subs	r3, #1
 8003514:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003518:	2a39      	cmp	r2, #57	@ 0x39
 800351a:	d052      	beq.n	80035c2 <_dtoa_r+0xb12>
 800351c:	3201      	adds	r2, #1
 800351e:	701a      	strb	r2, [r3, #0]
 8003520:	e612      	b.n	8003148 <_dtoa_r+0x698>
 8003522:	2a00      	cmp	r2, #0
 8003524:	dd07      	ble.n	8003536 <_dtoa_r+0xa86>
 8003526:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800352a:	d0ed      	beq.n	8003508 <_dtoa_r+0xa58>
 800352c:	9a00      	ldr	r2, [sp, #0]
 800352e:	f108 0301 	add.w	r3, r8, #1
 8003532:	7013      	strb	r3, [r2, #0]
 8003534:	e608      	b.n	8003148 <_dtoa_r+0x698>
 8003536:	9b07      	ldr	r3, [sp, #28]
 8003538:	9a07      	ldr	r2, [sp, #28]
 800353a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800353e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003540:	4293      	cmp	r3, r2
 8003542:	d028      	beq.n	8003596 <_dtoa_r+0xae6>
 8003544:	4649      	mov	r1, r9
 8003546:	2300      	movs	r3, #0
 8003548:	220a      	movs	r2, #10
 800354a:	4658      	mov	r0, fp
 800354c:	f000 f9d6 	bl	80038fc <__multadd>
 8003550:	42af      	cmp	r7, r5
 8003552:	4681      	mov	r9, r0
 8003554:	f04f 0300 	mov.w	r3, #0
 8003558:	f04f 020a 	mov.w	r2, #10
 800355c:	4639      	mov	r1, r7
 800355e:	4658      	mov	r0, fp
 8003560:	d107      	bne.n	8003572 <_dtoa_r+0xac2>
 8003562:	f000 f9cb 	bl	80038fc <__multadd>
 8003566:	4607      	mov	r7, r0
 8003568:	4605      	mov	r5, r0
 800356a:	9b07      	ldr	r3, [sp, #28]
 800356c:	3301      	adds	r3, #1
 800356e:	9307      	str	r3, [sp, #28]
 8003570:	e774      	b.n	800345c <_dtoa_r+0x9ac>
 8003572:	f000 f9c3 	bl	80038fc <__multadd>
 8003576:	4629      	mov	r1, r5
 8003578:	4607      	mov	r7, r0
 800357a:	2300      	movs	r3, #0
 800357c:	220a      	movs	r2, #10
 800357e:	4658      	mov	r0, fp
 8003580:	f000 f9bc 	bl	80038fc <__multadd>
 8003584:	4605      	mov	r5, r0
 8003586:	e7f0      	b.n	800356a <_dtoa_r+0xaba>
 8003588:	9b00      	ldr	r3, [sp, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	bfcc      	ite	gt
 800358e:	461e      	movgt	r6, r3
 8003590:	2601      	movle	r6, #1
 8003592:	4456      	add	r6, sl
 8003594:	2700      	movs	r7, #0
 8003596:	4649      	mov	r1, r9
 8003598:	2201      	movs	r2, #1
 800359a:	4658      	mov	r0, fp
 800359c:	f000 fb5a 	bl	8003c54 <__lshift>
 80035a0:	4621      	mov	r1, r4
 80035a2:	4681      	mov	r9, r0
 80035a4:	f000 fbc2 	bl	8003d2c <__mcmp>
 80035a8:	2800      	cmp	r0, #0
 80035aa:	dcb0      	bgt.n	800350e <_dtoa_r+0xa5e>
 80035ac:	d102      	bne.n	80035b4 <_dtoa_r+0xb04>
 80035ae:	f018 0f01 	tst.w	r8, #1
 80035b2:	d1ac      	bne.n	800350e <_dtoa_r+0xa5e>
 80035b4:	4633      	mov	r3, r6
 80035b6:	461e      	mov	r6, r3
 80035b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80035bc:	2a30      	cmp	r2, #48	@ 0x30
 80035be:	d0fa      	beq.n	80035b6 <_dtoa_r+0xb06>
 80035c0:	e5c2      	b.n	8003148 <_dtoa_r+0x698>
 80035c2:	459a      	cmp	sl, r3
 80035c4:	d1a4      	bne.n	8003510 <_dtoa_r+0xa60>
 80035c6:	9b04      	ldr	r3, [sp, #16]
 80035c8:	3301      	adds	r3, #1
 80035ca:	9304      	str	r3, [sp, #16]
 80035cc:	2331      	movs	r3, #49	@ 0x31
 80035ce:	f88a 3000 	strb.w	r3, [sl]
 80035d2:	e5b9      	b.n	8003148 <_dtoa_r+0x698>
 80035d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80035d6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8003634 <_dtoa_r+0xb84>
 80035da:	b11b      	cbz	r3, 80035e4 <_dtoa_r+0xb34>
 80035dc:	f10a 0308 	add.w	r3, sl, #8
 80035e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80035e2:	6013      	str	r3, [r2, #0]
 80035e4:	4650      	mov	r0, sl
 80035e6:	b019      	add	sp, #100	@ 0x64
 80035e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	f77f ae37 	ble.w	8003262 <_dtoa_r+0x7b2>
 80035f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80035f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80035f8:	2001      	movs	r0, #1
 80035fa:	e655      	b.n	80032a8 <_dtoa_r+0x7f8>
 80035fc:	9b00      	ldr	r3, [sp, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f77f aed6 	ble.w	80033b0 <_dtoa_r+0x900>
 8003604:	4656      	mov	r6, sl
 8003606:	4621      	mov	r1, r4
 8003608:	4648      	mov	r0, r9
 800360a:	f7ff f9c6 	bl	800299a <quorem>
 800360e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8003612:	f806 8b01 	strb.w	r8, [r6], #1
 8003616:	9b00      	ldr	r3, [sp, #0]
 8003618:	eba6 020a 	sub.w	r2, r6, sl
 800361c:	4293      	cmp	r3, r2
 800361e:	ddb3      	ble.n	8003588 <_dtoa_r+0xad8>
 8003620:	4649      	mov	r1, r9
 8003622:	2300      	movs	r3, #0
 8003624:	220a      	movs	r2, #10
 8003626:	4658      	mov	r0, fp
 8003628:	f000 f968 	bl	80038fc <__multadd>
 800362c:	4681      	mov	r9, r0
 800362e:	e7ea      	b.n	8003606 <_dtoa_r+0xb56>
 8003630:	080047b8 	.word	0x080047b8
 8003634:	0800473c 	.word	0x0800473c

08003638 <_free_r>:
 8003638:	b538      	push	{r3, r4, r5, lr}
 800363a:	4605      	mov	r5, r0
 800363c:	2900      	cmp	r1, #0
 800363e:	d041      	beq.n	80036c4 <_free_r+0x8c>
 8003640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003644:	1f0c      	subs	r4, r1, #4
 8003646:	2b00      	cmp	r3, #0
 8003648:	bfb8      	it	lt
 800364a:	18e4      	addlt	r4, r4, r3
 800364c:	f000 f8e8 	bl	8003820 <__malloc_lock>
 8003650:	4a1d      	ldr	r2, [pc, #116]	@ (80036c8 <_free_r+0x90>)
 8003652:	6813      	ldr	r3, [r2, #0]
 8003654:	b933      	cbnz	r3, 8003664 <_free_r+0x2c>
 8003656:	6063      	str	r3, [r4, #4]
 8003658:	6014      	str	r4, [r2, #0]
 800365a:	4628      	mov	r0, r5
 800365c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003660:	f000 b8e4 	b.w	800382c <__malloc_unlock>
 8003664:	42a3      	cmp	r3, r4
 8003666:	d908      	bls.n	800367a <_free_r+0x42>
 8003668:	6820      	ldr	r0, [r4, #0]
 800366a:	1821      	adds	r1, r4, r0
 800366c:	428b      	cmp	r3, r1
 800366e:	bf01      	itttt	eq
 8003670:	6819      	ldreq	r1, [r3, #0]
 8003672:	685b      	ldreq	r3, [r3, #4]
 8003674:	1809      	addeq	r1, r1, r0
 8003676:	6021      	streq	r1, [r4, #0]
 8003678:	e7ed      	b.n	8003656 <_free_r+0x1e>
 800367a:	461a      	mov	r2, r3
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	b10b      	cbz	r3, 8003684 <_free_r+0x4c>
 8003680:	42a3      	cmp	r3, r4
 8003682:	d9fa      	bls.n	800367a <_free_r+0x42>
 8003684:	6811      	ldr	r1, [r2, #0]
 8003686:	1850      	adds	r0, r2, r1
 8003688:	42a0      	cmp	r0, r4
 800368a:	d10b      	bne.n	80036a4 <_free_r+0x6c>
 800368c:	6820      	ldr	r0, [r4, #0]
 800368e:	4401      	add	r1, r0
 8003690:	1850      	adds	r0, r2, r1
 8003692:	4283      	cmp	r3, r0
 8003694:	6011      	str	r1, [r2, #0]
 8003696:	d1e0      	bne.n	800365a <_free_r+0x22>
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	6053      	str	r3, [r2, #4]
 800369e:	4408      	add	r0, r1
 80036a0:	6010      	str	r0, [r2, #0]
 80036a2:	e7da      	b.n	800365a <_free_r+0x22>
 80036a4:	d902      	bls.n	80036ac <_free_r+0x74>
 80036a6:	230c      	movs	r3, #12
 80036a8:	602b      	str	r3, [r5, #0]
 80036aa:	e7d6      	b.n	800365a <_free_r+0x22>
 80036ac:	6820      	ldr	r0, [r4, #0]
 80036ae:	1821      	adds	r1, r4, r0
 80036b0:	428b      	cmp	r3, r1
 80036b2:	bf04      	itt	eq
 80036b4:	6819      	ldreq	r1, [r3, #0]
 80036b6:	685b      	ldreq	r3, [r3, #4]
 80036b8:	6063      	str	r3, [r4, #4]
 80036ba:	bf04      	itt	eq
 80036bc:	1809      	addeq	r1, r1, r0
 80036be:	6021      	streq	r1, [r4, #0]
 80036c0:	6054      	str	r4, [r2, #4]
 80036c2:	e7ca      	b.n	800365a <_free_r+0x22>
 80036c4:	bd38      	pop	{r3, r4, r5, pc}
 80036c6:	bf00      	nop
 80036c8:	2000033c 	.word	0x2000033c

080036cc <malloc>:
 80036cc:	4b02      	ldr	r3, [pc, #8]	@ (80036d8 <malloc+0xc>)
 80036ce:	4601      	mov	r1, r0
 80036d0:	6818      	ldr	r0, [r3, #0]
 80036d2:	f000 b825 	b.w	8003720 <_malloc_r>
 80036d6:	bf00      	nop
 80036d8:	20000014 	.word	0x20000014

080036dc <sbrk_aligned>:
 80036dc:	b570      	push	{r4, r5, r6, lr}
 80036de:	4e0f      	ldr	r6, [pc, #60]	@ (800371c <sbrk_aligned+0x40>)
 80036e0:	460c      	mov	r4, r1
 80036e2:	6831      	ldr	r1, [r6, #0]
 80036e4:	4605      	mov	r5, r0
 80036e6:	b911      	cbnz	r1, 80036ee <sbrk_aligned+0x12>
 80036e8:	f000 fcd4 	bl	8004094 <_sbrk_r>
 80036ec:	6030      	str	r0, [r6, #0]
 80036ee:	4621      	mov	r1, r4
 80036f0:	4628      	mov	r0, r5
 80036f2:	f000 fccf 	bl	8004094 <_sbrk_r>
 80036f6:	1c43      	adds	r3, r0, #1
 80036f8:	d103      	bne.n	8003702 <sbrk_aligned+0x26>
 80036fa:	f04f 34ff 	mov.w	r4, #4294967295
 80036fe:	4620      	mov	r0, r4
 8003700:	bd70      	pop	{r4, r5, r6, pc}
 8003702:	1cc4      	adds	r4, r0, #3
 8003704:	f024 0403 	bic.w	r4, r4, #3
 8003708:	42a0      	cmp	r0, r4
 800370a:	d0f8      	beq.n	80036fe <sbrk_aligned+0x22>
 800370c:	1a21      	subs	r1, r4, r0
 800370e:	4628      	mov	r0, r5
 8003710:	f000 fcc0 	bl	8004094 <_sbrk_r>
 8003714:	3001      	adds	r0, #1
 8003716:	d1f2      	bne.n	80036fe <sbrk_aligned+0x22>
 8003718:	e7ef      	b.n	80036fa <sbrk_aligned+0x1e>
 800371a:	bf00      	nop
 800371c:	20000338 	.word	0x20000338

08003720 <_malloc_r>:
 8003720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003724:	1ccd      	adds	r5, r1, #3
 8003726:	f025 0503 	bic.w	r5, r5, #3
 800372a:	3508      	adds	r5, #8
 800372c:	2d0c      	cmp	r5, #12
 800372e:	bf38      	it	cc
 8003730:	250c      	movcc	r5, #12
 8003732:	2d00      	cmp	r5, #0
 8003734:	4606      	mov	r6, r0
 8003736:	db01      	blt.n	800373c <_malloc_r+0x1c>
 8003738:	42a9      	cmp	r1, r5
 800373a:	d904      	bls.n	8003746 <_malloc_r+0x26>
 800373c:	230c      	movs	r3, #12
 800373e:	6033      	str	r3, [r6, #0]
 8003740:	2000      	movs	r0, #0
 8003742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003746:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800381c <_malloc_r+0xfc>
 800374a:	f000 f869 	bl	8003820 <__malloc_lock>
 800374e:	f8d8 3000 	ldr.w	r3, [r8]
 8003752:	461c      	mov	r4, r3
 8003754:	bb44      	cbnz	r4, 80037a8 <_malloc_r+0x88>
 8003756:	4629      	mov	r1, r5
 8003758:	4630      	mov	r0, r6
 800375a:	f7ff ffbf 	bl	80036dc <sbrk_aligned>
 800375e:	1c43      	adds	r3, r0, #1
 8003760:	4604      	mov	r4, r0
 8003762:	d158      	bne.n	8003816 <_malloc_r+0xf6>
 8003764:	f8d8 4000 	ldr.w	r4, [r8]
 8003768:	4627      	mov	r7, r4
 800376a:	2f00      	cmp	r7, #0
 800376c:	d143      	bne.n	80037f6 <_malloc_r+0xd6>
 800376e:	2c00      	cmp	r4, #0
 8003770:	d04b      	beq.n	800380a <_malloc_r+0xea>
 8003772:	6823      	ldr	r3, [r4, #0]
 8003774:	4639      	mov	r1, r7
 8003776:	4630      	mov	r0, r6
 8003778:	eb04 0903 	add.w	r9, r4, r3
 800377c:	f000 fc8a 	bl	8004094 <_sbrk_r>
 8003780:	4581      	cmp	r9, r0
 8003782:	d142      	bne.n	800380a <_malloc_r+0xea>
 8003784:	6821      	ldr	r1, [r4, #0]
 8003786:	1a6d      	subs	r5, r5, r1
 8003788:	4629      	mov	r1, r5
 800378a:	4630      	mov	r0, r6
 800378c:	f7ff ffa6 	bl	80036dc <sbrk_aligned>
 8003790:	3001      	adds	r0, #1
 8003792:	d03a      	beq.n	800380a <_malloc_r+0xea>
 8003794:	6823      	ldr	r3, [r4, #0]
 8003796:	442b      	add	r3, r5
 8003798:	6023      	str	r3, [r4, #0]
 800379a:	f8d8 3000 	ldr.w	r3, [r8]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	bb62      	cbnz	r2, 80037fc <_malloc_r+0xdc>
 80037a2:	f8c8 7000 	str.w	r7, [r8]
 80037a6:	e00f      	b.n	80037c8 <_malloc_r+0xa8>
 80037a8:	6822      	ldr	r2, [r4, #0]
 80037aa:	1b52      	subs	r2, r2, r5
 80037ac:	d420      	bmi.n	80037f0 <_malloc_r+0xd0>
 80037ae:	2a0b      	cmp	r2, #11
 80037b0:	d917      	bls.n	80037e2 <_malloc_r+0xc2>
 80037b2:	1961      	adds	r1, r4, r5
 80037b4:	42a3      	cmp	r3, r4
 80037b6:	6025      	str	r5, [r4, #0]
 80037b8:	bf18      	it	ne
 80037ba:	6059      	strne	r1, [r3, #4]
 80037bc:	6863      	ldr	r3, [r4, #4]
 80037be:	bf08      	it	eq
 80037c0:	f8c8 1000 	streq.w	r1, [r8]
 80037c4:	5162      	str	r2, [r4, r5]
 80037c6:	604b      	str	r3, [r1, #4]
 80037c8:	4630      	mov	r0, r6
 80037ca:	f000 f82f 	bl	800382c <__malloc_unlock>
 80037ce:	f104 000b 	add.w	r0, r4, #11
 80037d2:	1d23      	adds	r3, r4, #4
 80037d4:	f020 0007 	bic.w	r0, r0, #7
 80037d8:	1ac2      	subs	r2, r0, r3
 80037da:	bf1c      	itt	ne
 80037dc:	1a1b      	subne	r3, r3, r0
 80037de:	50a3      	strne	r3, [r4, r2]
 80037e0:	e7af      	b.n	8003742 <_malloc_r+0x22>
 80037e2:	6862      	ldr	r2, [r4, #4]
 80037e4:	42a3      	cmp	r3, r4
 80037e6:	bf0c      	ite	eq
 80037e8:	f8c8 2000 	streq.w	r2, [r8]
 80037ec:	605a      	strne	r2, [r3, #4]
 80037ee:	e7eb      	b.n	80037c8 <_malloc_r+0xa8>
 80037f0:	4623      	mov	r3, r4
 80037f2:	6864      	ldr	r4, [r4, #4]
 80037f4:	e7ae      	b.n	8003754 <_malloc_r+0x34>
 80037f6:	463c      	mov	r4, r7
 80037f8:	687f      	ldr	r7, [r7, #4]
 80037fa:	e7b6      	b.n	800376a <_malloc_r+0x4a>
 80037fc:	461a      	mov	r2, r3
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	42a3      	cmp	r3, r4
 8003802:	d1fb      	bne.n	80037fc <_malloc_r+0xdc>
 8003804:	2300      	movs	r3, #0
 8003806:	6053      	str	r3, [r2, #4]
 8003808:	e7de      	b.n	80037c8 <_malloc_r+0xa8>
 800380a:	230c      	movs	r3, #12
 800380c:	6033      	str	r3, [r6, #0]
 800380e:	4630      	mov	r0, r6
 8003810:	f000 f80c 	bl	800382c <__malloc_unlock>
 8003814:	e794      	b.n	8003740 <_malloc_r+0x20>
 8003816:	6005      	str	r5, [r0, #0]
 8003818:	e7d6      	b.n	80037c8 <_malloc_r+0xa8>
 800381a:	bf00      	nop
 800381c:	2000033c 	.word	0x2000033c

08003820 <__malloc_lock>:
 8003820:	4801      	ldr	r0, [pc, #4]	@ (8003828 <__malloc_lock+0x8>)
 8003822:	f7ff b8b8 	b.w	8002996 <__retarget_lock_acquire_recursive>
 8003826:	bf00      	nop
 8003828:	20000334 	.word	0x20000334

0800382c <__malloc_unlock>:
 800382c:	4801      	ldr	r0, [pc, #4]	@ (8003834 <__malloc_unlock+0x8>)
 800382e:	f7ff b8b3 	b.w	8002998 <__retarget_lock_release_recursive>
 8003832:	bf00      	nop
 8003834:	20000334 	.word	0x20000334

08003838 <_Balloc>:
 8003838:	b570      	push	{r4, r5, r6, lr}
 800383a:	69c6      	ldr	r6, [r0, #28]
 800383c:	4604      	mov	r4, r0
 800383e:	460d      	mov	r5, r1
 8003840:	b976      	cbnz	r6, 8003860 <_Balloc+0x28>
 8003842:	2010      	movs	r0, #16
 8003844:	f7ff ff42 	bl	80036cc <malloc>
 8003848:	4602      	mov	r2, r0
 800384a:	61e0      	str	r0, [r4, #28]
 800384c:	b920      	cbnz	r0, 8003858 <_Balloc+0x20>
 800384e:	4b18      	ldr	r3, [pc, #96]	@ (80038b0 <_Balloc+0x78>)
 8003850:	4818      	ldr	r0, [pc, #96]	@ (80038b4 <_Balloc+0x7c>)
 8003852:	216b      	movs	r1, #107	@ 0x6b
 8003854:	f000 fc3c 	bl	80040d0 <__assert_func>
 8003858:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800385c:	6006      	str	r6, [r0, #0]
 800385e:	60c6      	str	r6, [r0, #12]
 8003860:	69e6      	ldr	r6, [r4, #28]
 8003862:	68f3      	ldr	r3, [r6, #12]
 8003864:	b183      	cbz	r3, 8003888 <_Balloc+0x50>
 8003866:	69e3      	ldr	r3, [r4, #28]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800386e:	b9b8      	cbnz	r0, 80038a0 <_Balloc+0x68>
 8003870:	2101      	movs	r1, #1
 8003872:	fa01 f605 	lsl.w	r6, r1, r5
 8003876:	1d72      	adds	r2, r6, #5
 8003878:	0092      	lsls	r2, r2, #2
 800387a:	4620      	mov	r0, r4
 800387c:	f000 fc46 	bl	800410c <_calloc_r>
 8003880:	b160      	cbz	r0, 800389c <_Balloc+0x64>
 8003882:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003886:	e00e      	b.n	80038a6 <_Balloc+0x6e>
 8003888:	2221      	movs	r2, #33	@ 0x21
 800388a:	2104      	movs	r1, #4
 800388c:	4620      	mov	r0, r4
 800388e:	f000 fc3d 	bl	800410c <_calloc_r>
 8003892:	69e3      	ldr	r3, [r4, #28]
 8003894:	60f0      	str	r0, [r6, #12]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d1e4      	bne.n	8003866 <_Balloc+0x2e>
 800389c:	2000      	movs	r0, #0
 800389e:	bd70      	pop	{r4, r5, r6, pc}
 80038a0:	6802      	ldr	r2, [r0, #0]
 80038a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80038a6:	2300      	movs	r3, #0
 80038a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80038ac:	e7f7      	b.n	800389e <_Balloc+0x66>
 80038ae:	bf00      	nop
 80038b0:	08004749 	.word	0x08004749
 80038b4:	080047c9 	.word	0x080047c9

080038b8 <_Bfree>:
 80038b8:	b570      	push	{r4, r5, r6, lr}
 80038ba:	69c6      	ldr	r6, [r0, #28]
 80038bc:	4605      	mov	r5, r0
 80038be:	460c      	mov	r4, r1
 80038c0:	b976      	cbnz	r6, 80038e0 <_Bfree+0x28>
 80038c2:	2010      	movs	r0, #16
 80038c4:	f7ff ff02 	bl	80036cc <malloc>
 80038c8:	4602      	mov	r2, r0
 80038ca:	61e8      	str	r0, [r5, #28]
 80038cc:	b920      	cbnz	r0, 80038d8 <_Bfree+0x20>
 80038ce:	4b09      	ldr	r3, [pc, #36]	@ (80038f4 <_Bfree+0x3c>)
 80038d0:	4809      	ldr	r0, [pc, #36]	@ (80038f8 <_Bfree+0x40>)
 80038d2:	218f      	movs	r1, #143	@ 0x8f
 80038d4:	f000 fbfc 	bl	80040d0 <__assert_func>
 80038d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80038dc:	6006      	str	r6, [r0, #0]
 80038de:	60c6      	str	r6, [r0, #12]
 80038e0:	b13c      	cbz	r4, 80038f2 <_Bfree+0x3a>
 80038e2:	69eb      	ldr	r3, [r5, #28]
 80038e4:	6862      	ldr	r2, [r4, #4]
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80038ec:	6021      	str	r1, [r4, #0]
 80038ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80038f2:	bd70      	pop	{r4, r5, r6, pc}
 80038f4:	08004749 	.word	0x08004749
 80038f8:	080047c9 	.word	0x080047c9

080038fc <__multadd>:
 80038fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003900:	690d      	ldr	r5, [r1, #16]
 8003902:	4607      	mov	r7, r0
 8003904:	460c      	mov	r4, r1
 8003906:	461e      	mov	r6, r3
 8003908:	f101 0c14 	add.w	ip, r1, #20
 800390c:	2000      	movs	r0, #0
 800390e:	f8dc 3000 	ldr.w	r3, [ip]
 8003912:	b299      	uxth	r1, r3
 8003914:	fb02 6101 	mla	r1, r2, r1, r6
 8003918:	0c1e      	lsrs	r6, r3, #16
 800391a:	0c0b      	lsrs	r3, r1, #16
 800391c:	fb02 3306 	mla	r3, r2, r6, r3
 8003920:	b289      	uxth	r1, r1
 8003922:	3001      	adds	r0, #1
 8003924:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003928:	4285      	cmp	r5, r0
 800392a:	f84c 1b04 	str.w	r1, [ip], #4
 800392e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003932:	dcec      	bgt.n	800390e <__multadd+0x12>
 8003934:	b30e      	cbz	r6, 800397a <__multadd+0x7e>
 8003936:	68a3      	ldr	r3, [r4, #8]
 8003938:	42ab      	cmp	r3, r5
 800393a:	dc19      	bgt.n	8003970 <__multadd+0x74>
 800393c:	6861      	ldr	r1, [r4, #4]
 800393e:	4638      	mov	r0, r7
 8003940:	3101      	adds	r1, #1
 8003942:	f7ff ff79 	bl	8003838 <_Balloc>
 8003946:	4680      	mov	r8, r0
 8003948:	b928      	cbnz	r0, 8003956 <__multadd+0x5a>
 800394a:	4602      	mov	r2, r0
 800394c:	4b0c      	ldr	r3, [pc, #48]	@ (8003980 <__multadd+0x84>)
 800394e:	480d      	ldr	r0, [pc, #52]	@ (8003984 <__multadd+0x88>)
 8003950:	21ba      	movs	r1, #186	@ 0xba
 8003952:	f000 fbbd 	bl	80040d0 <__assert_func>
 8003956:	6922      	ldr	r2, [r4, #16]
 8003958:	3202      	adds	r2, #2
 800395a:	f104 010c 	add.w	r1, r4, #12
 800395e:	0092      	lsls	r2, r2, #2
 8003960:	300c      	adds	r0, #12
 8003962:	f000 fba7 	bl	80040b4 <memcpy>
 8003966:	4621      	mov	r1, r4
 8003968:	4638      	mov	r0, r7
 800396a:	f7ff ffa5 	bl	80038b8 <_Bfree>
 800396e:	4644      	mov	r4, r8
 8003970:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003974:	3501      	adds	r5, #1
 8003976:	615e      	str	r6, [r3, #20]
 8003978:	6125      	str	r5, [r4, #16]
 800397a:	4620      	mov	r0, r4
 800397c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003980:	080047b8 	.word	0x080047b8
 8003984:	080047c9 	.word	0x080047c9

08003988 <__hi0bits>:
 8003988:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800398c:	4603      	mov	r3, r0
 800398e:	bf36      	itet	cc
 8003990:	0403      	lslcc	r3, r0, #16
 8003992:	2000      	movcs	r0, #0
 8003994:	2010      	movcc	r0, #16
 8003996:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800399a:	bf3c      	itt	cc
 800399c:	021b      	lslcc	r3, r3, #8
 800399e:	3008      	addcc	r0, #8
 80039a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039a4:	bf3c      	itt	cc
 80039a6:	011b      	lslcc	r3, r3, #4
 80039a8:	3004      	addcc	r0, #4
 80039aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039ae:	bf3c      	itt	cc
 80039b0:	009b      	lslcc	r3, r3, #2
 80039b2:	3002      	addcc	r0, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	db05      	blt.n	80039c4 <__hi0bits+0x3c>
 80039b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80039bc:	f100 0001 	add.w	r0, r0, #1
 80039c0:	bf08      	it	eq
 80039c2:	2020      	moveq	r0, #32
 80039c4:	4770      	bx	lr

080039c6 <__lo0bits>:
 80039c6:	6803      	ldr	r3, [r0, #0]
 80039c8:	4602      	mov	r2, r0
 80039ca:	f013 0007 	ands.w	r0, r3, #7
 80039ce:	d00b      	beq.n	80039e8 <__lo0bits+0x22>
 80039d0:	07d9      	lsls	r1, r3, #31
 80039d2:	d421      	bmi.n	8003a18 <__lo0bits+0x52>
 80039d4:	0798      	lsls	r0, r3, #30
 80039d6:	bf49      	itett	mi
 80039d8:	085b      	lsrmi	r3, r3, #1
 80039da:	089b      	lsrpl	r3, r3, #2
 80039dc:	2001      	movmi	r0, #1
 80039de:	6013      	strmi	r3, [r2, #0]
 80039e0:	bf5c      	itt	pl
 80039e2:	6013      	strpl	r3, [r2, #0]
 80039e4:	2002      	movpl	r0, #2
 80039e6:	4770      	bx	lr
 80039e8:	b299      	uxth	r1, r3
 80039ea:	b909      	cbnz	r1, 80039f0 <__lo0bits+0x2a>
 80039ec:	0c1b      	lsrs	r3, r3, #16
 80039ee:	2010      	movs	r0, #16
 80039f0:	b2d9      	uxtb	r1, r3
 80039f2:	b909      	cbnz	r1, 80039f8 <__lo0bits+0x32>
 80039f4:	3008      	adds	r0, #8
 80039f6:	0a1b      	lsrs	r3, r3, #8
 80039f8:	0719      	lsls	r1, r3, #28
 80039fa:	bf04      	itt	eq
 80039fc:	091b      	lsreq	r3, r3, #4
 80039fe:	3004      	addeq	r0, #4
 8003a00:	0799      	lsls	r1, r3, #30
 8003a02:	bf04      	itt	eq
 8003a04:	089b      	lsreq	r3, r3, #2
 8003a06:	3002      	addeq	r0, #2
 8003a08:	07d9      	lsls	r1, r3, #31
 8003a0a:	d403      	bmi.n	8003a14 <__lo0bits+0x4e>
 8003a0c:	085b      	lsrs	r3, r3, #1
 8003a0e:	f100 0001 	add.w	r0, r0, #1
 8003a12:	d003      	beq.n	8003a1c <__lo0bits+0x56>
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	4770      	bx	lr
 8003a18:	2000      	movs	r0, #0
 8003a1a:	4770      	bx	lr
 8003a1c:	2020      	movs	r0, #32
 8003a1e:	4770      	bx	lr

08003a20 <__i2b>:
 8003a20:	b510      	push	{r4, lr}
 8003a22:	460c      	mov	r4, r1
 8003a24:	2101      	movs	r1, #1
 8003a26:	f7ff ff07 	bl	8003838 <_Balloc>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	b928      	cbnz	r0, 8003a3a <__i2b+0x1a>
 8003a2e:	4b05      	ldr	r3, [pc, #20]	@ (8003a44 <__i2b+0x24>)
 8003a30:	4805      	ldr	r0, [pc, #20]	@ (8003a48 <__i2b+0x28>)
 8003a32:	f240 1145 	movw	r1, #325	@ 0x145
 8003a36:	f000 fb4b 	bl	80040d0 <__assert_func>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	6144      	str	r4, [r0, #20]
 8003a3e:	6103      	str	r3, [r0, #16]
 8003a40:	bd10      	pop	{r4, pc}
 8003a42:	bf00      	nop
 8003a44:	080047b8 	.word	0x080047b8
 8003a48:	080047c9 	.word	0x080047c9

08003a4c <__multiply>:
 8003a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a50:	4614      	mov	r4, r2
 8003a52:	690a      	ldr	r2, [r1, #16]
 8003a54:	6923      	ldr	r3, [r4, #16]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	bfa8      	it	ge
 8003a5a:	4623      	movge	r3, r4
 8003a5c:	460f      	mov	r7, r1
 8003a5e:	bfa4      	itt	ge
 8003a60:	460c      	movge	r4, r1
 8003a62:	461f      	movge	r7, r3
 8003a64:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8003a68:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8003a6c:	68a3      	ldr	r3, [r4, #8]
 8003a6e:	6861      	ldr	r1, [r4, #4]
 8003a70:	eb0a 0609 	add.w	r6, sl, r9
 8003a74:	42b3      	cmp	r3, r6
 8003a76:	b085      	sub	sp, #20
 8003a78:	bfb8      	it	lt
 8003a7a:	3101      	addlt	r1, #1
 8003a7c:	f7ff fedc 	bl	8003838 <_Balloc>
 8003a80:	b930      	cbnz	r0, 8003a90 <__multiply+0x44>
 8003a82:	4602      	mov	r2, r0
 8003a84:	4b44      	ldr	r3, [pc, #272]	@ (8003b98 <__multiply+0x14c>)
 8003a86:	4845      	ldr	r0, [pc, #276]	@ (8003b9c <__multiply+0x150>)
 8003a88:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8003a8c:	f000 fb20 	bl	80040d0 <__assert_func>
 8003a90:	f100 0514 	add.w	r5, r0, #20
 8003a94:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8003a98:	462b      	mov	r3, r5
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	4543      	cmp	r3, r8
 8003a9e:	d321      	bcc.n	8003ae4 <__multiply+0x98>
 8003aa0:	f107 0114 	add.w	r1, r7, #20
 8003aa4:	f104 0214 	add.w	r2, r4, #20
 8003aa8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8003aac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8003ab0:	9302      	str	r3, [sp, #8]
 8003ab2:	1b13      	subs	r3, r2, r4
 8003ab4:	3b15      	subs	r3, #21
 8003ab6:	f023 0303 	bic.w	r3, r3, #3
 8003aba:	3304      	adds	r3, #4
 8003abc:	f104 0715 	add.w	r7, r4, #21
 8003ac0:	42ba      	cmp	r2, r7
 8003ac2:	bf38      	it	cc
 8003ac4:	2304      	movcc	r3, #4
 8003ac6:	9301      	str	r3, [sp, #4]
 8003ac8:	9b02      	ldr	r3, [sp, #8]
 8003aca:	9103      	str	r1, [sp, #12]
 8003acc:	428b      	cmp	r3, r1
 8003ace:	d80c      	bhi.n	8003aea <__multiply+0x9e>
 8003ad0:	2e00      	cmp	r6, #0
 8003ad2:	dd03      	ble.n	8003adc <__multiply+0x90>
 8003ad4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d05b      	beq.n	8003b94 <__multiply+0x148>
 8003adc:	6106      	str	r6, [r0, #16]
 8003ade:	b005      	add	sp, #20
 8003ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ae4:	f843 2b04 	str.w	r2, [r3], #4
 8003ae8:	e7d8      	b.n	8003a9c <__multiply+0x50>
 8003aea:	f8b1 a000 	ldrh.w	sl, [r1]
 8003aee:	f1ba 0f00 	cmp.w	sl, #0
 8003af2:	d024      	beq.n	8003b3e <__multiply+0xf2>
 8003af4:	f104 0e14 	add.w	lr, r4, #20
 8003af8:	46a9      	mov	r9, r5
 8003afa:	f04f 0c00 	mov.w	ip, #0
 8003afe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8003b02:	f8d9 3000 	ldr.w	r3, [r9]
 8003b06:	fa1f fb87 	uxth.w	fp, r7
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	fb0a 330b 	mla	r3, sl, fp, r3
 8003b10:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8003b14:	f8d9 7000 	ldr.w	r7, [r9]
 8003b18:	4463      	add	r3, ip
 8003b1a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8003b1e:	fb0a c70b 	mla	r7, sl, fp, ip
 8003b22:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8003b2c:	4572      	cmp	r2, lr
 8003b2e:	f849 3b04 	str.w	r3, [r9], #4
 8003b32:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8003b36:	d8e2      	bhi.n	8003afe <__multiply+0xb2>
 8003b38:	9b01      	ldr	r3, [sp, #4]
 8003b3a:	f845 c003 	str.w	ip, [r5, r3]
 8003b3e:	9b03      	ldr	r3, [sp, #12]
 8003b40:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8003b44:	3104      	adds	r1, #4
 8003b46:	f1b9 0f00 	cmp.w	r9, #0
 8003b4a:	d021      	beq.n	8003b90 <__multiply+0x144>
 8003b4c:	682b      	ldr	r3, [r5, #0]
 8003b4e:	f104 0c14 	add.w	ip, r4, #20
 8003b52:	46ae      	mov	lr, r5
 8003b54:	f04f 0a00 	mov.w	sl, #0
 8003b58:	f8bc b000 	ldrh.w	fp, [ip]
 8003b5c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8003b60:	fb09 770b 	mla	r7, r9, fp, r7
 8003b64:	4457      	add	r7, sl
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8003b6c:	f84e 3b04 	str.w	r3, [lr], #4
 8003b70:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003b74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003b78:	f8be 3000 	ldrh.w	r3, [lr]
 8003b7c:	fb09 330a 	mla	r3, r9, sl, r3
 8003b80:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8003b84:	4562      	cmp	r2, ip
 8003b86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003b8a:	d8e5      	bhi.n	8003b58 <__multiply+0x10c>
 8003b8c:	9f01      	ldr	r7, [sp, #4]
 8003b8e:	51eb      	str	r3, [r5, r7]
 8003b90:	3504      	adds	r5, #4
 8003b92:	e799      	b.n	8003ac8 <__multiply+0x7c>
 8003b94:	3e01      	subs	r6, #1
 8003b96:	e79b      	b.n	8003ad0 <__multiply+0x84>
 8003b98:	080047b8 	.word	0x080047b8
 8003b9c:	080047c9 	.word	0x080047c9

08003ba0 <__pow5mult>:
 8003ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ba4:	4615      	mov	r5, r2
 8003ba6:	f012 0203 	ands.w	r2, r2, #3
 8003baa:	4607      	mov	r7, r0
 8003bac:	460e      	mov	r6, r1
 8003bae:	d007      	beq.n	8003bc0 <__pow5mult+0x20>
 8003bb0:	4c25      	ldr	r4, [pc, #148]	@ (8003c48 <__pow5mult+0xa8>)
 8003bb2:	3a01      	subs	r2, #1
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003bba:	f7ff fe9f 	bl	80038fc <__multadd>
 8003bbe:	4606      	mov	r6, r0
 8003bc0:	10ad      	asrs	r5, r5, #2
 8003bc2:	d03d      	beq.n	8003c40 <__pow5mult+0xa0>
 8003bc4:	69fc      	ldr	r4, [r7, #28]
 8003bc6:	b97c      	cbnz	r4, 8003be8 <__pow5mult+0x48>
 8003bc8:	2010      	movs	r0, #16
 8003bca:	f7ff fd7f 	bl	80036cc <malloc>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	61f8      	str	r0, [r7, #28]
 8003bd2:	b928      	cbnz	r0, 8003be0 <__pow5mult+0x40>
 8003bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c4c <__pow5mult+0xac>)
 8003bd6:	481e      	ldr	r0, [pc, #120]	@ (8003c50 <__pow5mult+0xb0>)
 8003bd8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8003bdc:	f000 fa78 	bl	80040d0 <__assert_func>
 8003be0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003be4:	6004      	str	r4, [r0, #0]
 8003be6:	60c4      	str	r4, [r0, #12]
 8003be8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8003bec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003bf0:	b94c      	cbnz	r4, 8003c06 <__pow5mult+0x66>
 8003bf2:	f240 2171 	movw	r1, #625	@ 0x271
 8003bf6:	4638      	mov	r0, r7
 8003bf8:	f7ff ff12 	bl	8003a20 <__i2b>
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8003c02:	4604      	mov	r4, r0
 8003c04:	6003      	str	r3, [r0, #0]
 8003c06:	f04f 0900 	mov.w	r9, #0
 8003c0a:	07eb      	lsls	r3, r5, #31
 8003c0c:	d50a      	bpl.n	8003c24 <__pow5mult+0x84>
 8003c0e:	4631      	mov	r1, r6
 8003c10:	4622      	mov	r2, r4
 8003c12:	4638      	mov	r0, r7
 8003c14:	f7ff ff1a 	bl	8003a4c <__multiply>
 8003c18:	4631      	mov	r1, r6
 8003c1a:	4680      	mov	r8, r0
 8003c1c:	4638      	mov	r0, r7
 8003c1e:	f7ff fe4b 	bl	80038b8 <_Bfree>
 8003c22:	4646      	mov	r6, r8
 8003c24:	106d      	asrs	r5, r5, #1
 8003c26:	d00b      	beq.n	8003c40 <__pow5mult+0xa0>
 8003c28:	6820      	ldr	r0, [r4, #0]
 8003c2a:	b938      	cbnz	r0, 8003c3c <__pow5mult+0x9c>
 8003c2c:	4622      	mov	r2, r4
 8003c2e:	4621      	mov	r1, r4
 8003c30:	4638      	mov	r0, r7
 8003c32:	f7ff ff0b 	bl	8003a4c <__multiply>
 8003c36:	6020      	str	r0, [r4, #0]
 8003c38:	f8c0 9000 	str.w	r9, [r0]
 8003c3c:	4604      	mov	r4, r0
 8003c3e:	e7e4      	b.n	8003c0a <__pow5mult+0x6a>
 8003c40:	4630      	mov	r0, r6
 8003c42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c46:	bf00      	nop
 8003c48:	08004824 	.word	0x08004824
 8003c4c:	08004749 	.word	0x08004749
 8003c50:	080047c9 	.word	0x080047c9

08003c54 <__lshift>:
 8003c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c58:	460c      	mov	r4, r1
 8003c5a:	6849      	ldr	r1, [r1, #4]
 8003c5c:	6923      	ldr	r3, [r4, #16]
 8003c5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003c62:	68a3      	ldr	r3, [r4, #8]
 8003c64:	4607      	mov	r7, r0
 8003c66:	4691      	mov	r9, r2
 8003c68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003c6c:	f108 0601 	add.w	r6, r8, #1
 8003c70:	42b3      	cmp	r3, r6
 8003c72:	db0b      	blt.n	8003c8c <__lshift+0x38>
 8003c74:	4638      	mov	r0, r7
 8003c76:	f7ff fddf 	bl	8003838 <_Balloc>
 8003c7a:	4605      	mov	r5, r0
 8003c7c:	b948      	cbnz	r0, 8003c92 <__lshift+0x3e>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	4b28      	ldr	r3, [pc, #160]	@ (8003d24 <__lshift+0xd0>)
 8003c82:	4829      	ldr	r0, [pc, #164]	@ (8003d28 <__lshift+0xd4>)
 8003c84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8003c88:	f000 fa22 	bl	80040d0 <__assert_func>
 8003c8c:	3101      	adds	r1, #1
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	e7ee      	b.n	8003c70 <__lshift+0x1c>
 8003c92:	2300      	movs	r3, #0
 8003c94:	f100 0114 	add.w	r1, r0, #20
 8003c98:	f100 0210 	add.w	r2, r0, #16
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	4553      	cmp	r3, sl
 8003ca0:	db33      	blt.n	8003d0a <__lshift+0xb6>
 8003ca2:	6920      	ldr	r0, [r4, #16]
 8003ca4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003ca8:	f104 0314 	add.w	r3, r4, #20
 8003cac:	f019 091f 	ands.w	r9, r9, #31
 8003cb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003cb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8003cb8:	d02b      	beq.n	8003d12 <__lshift+0xbe>
 8003cba:	f1c9 0e20 	rsb	lr, r9, #32
 8003cbe:	468a      	mov	sl, r1
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	6818      	ldr	r0, [r3, #0]
 8003cc4:	fa00 f009 	lsl.w	r0, r0, r9
 8003cc8:	4310      	orrs	r0, r2
 8003cca:	f84a 0b04 	str.w	r0, [sl], #4
 8003cce:	f853 2b04 	ldr.w	r2, [r3], #4
 8003cd2:	459c      	cmp	ip, r3
 8003cd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8003cd8:	d8f3      	bhi.n	8003cc2 <__lshift+0x6e>
 8003cda:	ebac 0304 	sub.w	r3, ip, r4
 8003cde:	3b15      	subs	r3, #21
 8003ce0:	f023 0303 	bic.w	r3, r3, #3
 8003ce4:	3304      	adds	r3, #4
 8003ce6:	f104 0015 	add.w	r0, r4, #21
 8003cea:	4584      	cmp	ip, r0
 8003cec:	bf38      	it	cc
 8003cee:	2304      	movcc	r3, #4
 8003cf0:	50ca      	str	r2, [r1, r3]
 8003cf2:	b10a      	cbz	r2, 8003cf8 <__lshift+0xa4>
 8003cf4:	f108 0602 	add.w	r6, r8, #2
 8003cf8:	3e01      	subs	r6, #1
 8003cfa:	4638      	mov	r0, r7
 8003cfc:	612e      	str	r6, [r5, #16]
 8003cfe:	4621      	mov	r1, r4
 8003d00:	f7ff fdda 	bl	80038b8 <_Bfree>
 8003d04:	4628      	mov	r0, r5
 8003d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8003d0e:	3301      	adds	r3, #1
 8003d10:	e7c5      	b.n	8003c9e <__lshift+0x4a>
 8003d12:	3904      	subs	r1, #4
 8003d14:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d18:	f841 2f04 	str.w	r2, [r1, #4]!
 8003d1c:	459c      	cmp	ip, r3
 8003d1e:	d8f9      	bhi.n	8003d14 <__lshift+0xc0>
 8003d20:	e7ea      	b.n	8003cf8 <__lshift+0xa4>
 8003d22:	bf00      	nop
 8003d24:	080047b8 	.word	0x080047b8
 8003d28:	080047c9 	.word	0x080047c9

08003d2c <__mcmp>:
 8003d2c:	690a      	ldr	r2, [r1, #16]
 8003d2e:	4603      	mov	r3, r0
 8003d30:	6900      	ldr	r0, [r0, #16]
 8003d32:	1a80      	subs	r0, r0, r2
 8003d34:	b530      	push	{r4, r5, lr}
 8003d36:	d10e      	bne.n	8003d56 <__mcmp+0x2a>
 8003d38:	3314      	adds	r3, #20
 8003d3a:	3114      	adds	r1, #20
 8003d3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8003d40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8003d44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003d48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003d4c:	4295      	cmp	r5, r2
 8003d4e:	d003      	beq.n	8003d58 <__mcmp+0x2c>
 8003d50:	d205      	bcs.n	8003d5e <__mcmp+0x32>
 8003d52:	f04f 30ff 	mov.w	r0, #4294967295
 8003d56:	bd30      	pop	{r4, r5, pc}
 8003d58:	42a3      	cmp	r3, r4
 8003d5a:	d3f3      	bcc.n	8003d44 <__mcmp+0x18>
 8003d5c:	e7fb      	b.n	8003d56 <__mcmp+0x2a>
 8003d5e:	2001      	movs	r0, #1
 8003d60:	e7f9      	b.n	8003d56 <__mcmp+0x2a>
	...

08003d64 <__mdiff>:
 8003d64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d68:	4689      	mov	r9, r1
 8003d6a:	4606      	mov	r6, r0
 8003d6c:	4611      	mov	r1, r2
 8003d6e:	4648      	mov	r0, r9
 8003d70:	4614      	mov	r4, r2
 8003d72:	f7ff ffdb 	bl	8003d2c <__mcmp>
 8003d76:	1e05      	subs	r5, r0, #0
 8003d78:	d112      	bne.n	8003da0 <__mdiff+0x3c>
 8003d7a:	4629      	mov	r1, r5
 8003d7c:	4630      	mov	r0, r6
 8003d7e:	f7ff fd5b 	bl	8003838 <_Balloc>
 8003d82:	4602      	mov	r2, r0
 8003d84:	b928      	cbnz	r0, 8003d92 <__mdiff+0x2e>
 8003d86:	4b3f      	ldr	r3, [pc, #252]	@ (8003e84 <__mdiff+0x120>)
 8003d88:	f240 2137 	movw	r1, #567	@ 0x237
 8003d8c:	483e      	ldr	r0, [pc, #248]	@ (8003e88 <__mdiff+0x124>)
 8003d8e:	f000 f99f 	bl	80040d0 <__assert_func>
 8003d92:	2301      	movs	r3, #1
 8003d94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003d98:	4610      	mov	r0, r2
 8003d9a:	b003      	add	sp, #12
 8003d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003da0:	bfbc      	itt	lt
 8003da2:	464b      	movlt	r3, r9
 8003da4:	46a1      	movlt	r9, r4
 8003da6:	4630      	mov	r0, r6
 8003da8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8003dac:	bfba      	itte	lt
 8003dae:	461c      	movlt	r4, r3
 8003db0:	2501      	movlt	r5, #1
 8003db2:	2500      	movge	r5, #0
 8003db4:	f7ff fd40 	bl	8003838 <_Balloc>
 8003db8:	4602      	mov	r2, r0
 8003dba:	b918      	cbnz	r0, 8003dc4 <__mdiff+0x60>
 8003dbc:	4b31      	ldr	r3, [pc, #196]	@ (8003e84 <__mdiff+0x120>)
 8003dbe:	f240 2145 	movw	r1, #581	@ 0x245
 8003dc2:	e7e3      	b.n	8003d8c <__mdiff+0x28>
 8003dc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8003dc8:	6926      	ldr	r6, [r4, #16]
 8003dca:	60c5      	str	r5, [r0, #12]
 8003dcc:	f109 0310 	add.w	r3, r9, #16
 8003dd0:	f109 0514 	add.w	r5, r9, #20
 8003dd4:	f104 0e14 	add.w	lr, r4, #20
 8003dd8:	f100 0b14 	add.w	fp, r0, #20
 8003ddc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8003de0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8003de4:	9301      	str	r3, [sp, #4]
 8003de6:	46d9      	mov	r9, fp
 8003de8:	f04f 0c00 	mov.w	ip, #0
 8003dec:	9b01      	ldr	r3, [sp, #4]
 8003dee:	f85e 0b04 	ldr.w	r0, [lr], #4
 8003df2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8003df6:	9301      	str	r3, [sp, #4]
 8003df8:	fa1f f38a 	uxth.w	r3, sl
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	b283      	uxth	r3, r0
 8003e00:	1acb      	subs	r3, r1, r3
 8003e02:	0c00      	lsrs	r0, r0, #16
 8003e04:	4463      	add	r3, ip
 8003e06:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8003e0a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003e14:	4576      	cmp	r6, lr
 8003e16:	f849 3b04 	str.w	r3, [r9], #4
 8003e1a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8003e1e:	d8e5      	bhi.n	8003dec <__mdiff+0x88>
 8003e20:	1b33      	subs	r3, r6, r4
 8003e22:	3b15      	subs	r3, #21
 8003e24:	f023 0303 	bic.w	r3, r3, #3
 8003e28:	3415      	adds	r4, #21
 8003e2a:	3304      	adds	r3, #4
 8003e2c:	42a6      	cmp	r6, r4
 8003e2e:	bf38      	it	cc
 8003e30:	2304      	movcc	r3, #4
 8003e32:	441d      	add	r5, r3
 8003e34:	445b      	add	r3, fp
 8003e36:	461e      	mov	r6, r3
 8003e38:	462c      	mov	r4, r5
 8003e3a:	4544      	cmp	r4, r8
 8003e3c:	d30e      	bcc.n	8003e5c <__mdiff+0xf8>
 8003e3e:	f108 0103 	add.w	r1, r8, #3
 8003e42:	1b49      	subs	r1, r1, r5
 8003e44:	f021 0103 	bic.w	r1, r1, #3
 8003e48:	3d03      	subs	r5, #3
 8003e4a:	45a8      	cmp	r8, r5
 8003e4c:	bf38      	it	cc
 8003e4e:	2100      	movcc	r1, #0
 8003e50:	440b      	add	r3, r1
 8003e52:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8003e56:	b191      	cbz	r1, 8003e7e <__mdiff+0x11a>
 8003e58:	6117      	str	r7, [r2, #16]
 8003e5a:	e79d      	b.n	8003d98 <__mdiff+0x34>
 8003e5c:	f854 1b04 	ldr.w	r1, [r4], #4
 8003e60:	46e6      	mov	lr, ip
 8003e62:	0c08      	lsrs	r0, r1, #16
 8003e64:	fa1c fc81 	uxtah	ip, ip, r1
 8003e68:	4471      	add	r1, lr
 8003e6a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8003e6e:	b289      	uxth	r1, r1
 8003e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003e74:	f846 1b04 	str.w	r1, [r6], #4
 8003e78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8003e7c:	e7dd      	b.n	8003e3a <__mdiff+0xd6>
 8003e7e:	3f01      	subs	r7, #1
 8003e80:	e7e7      	b.n	8003e52 <__mdiff+0xee>
 8003e82:	bf00      	nop
 8003e84:	080047b8 	.word	0x080047b8
 8003e88:	080047c9 	.word	0x080047c9

08003e8c <__d2b>:
 8003e8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003e90:	460f      	mov	r7, r1
 8003e92:	2101      	movs	r1, #1
 8003e94:	ec59 8b10 	vmov	r8, r9, d0
 8003e98:	4616      	mov	r6, r2
 8003e9a:	f7ff fccd 	bl	8003838 <_Balloc>
 8003e9e:	4604      	mov	r4, r0
 8003ea0:	b930      	cbnz	r0, 8003eb0 <__d2b+0x24>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	4b23      	ldr	r3, [pc, #140]	@ (8003f34 <__d2b+0xa8>)
 8003ea6:	4824      	ldr	r0, [pc, #144]	@ (8003f38 <__d2b+0xac>)
 8003ea8:	f240 310f 	movw	r1, #783	@ 0x30f
 8003eac:	f000 f910 	bl	80040d0 <__assert_func>
 8003eb0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8003eb4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003eb8:	b10d      	cbz	r5, 8003ebe <__d2b+0x32>
 8003eba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ebe:	9301      	str	r3, [sp, #4]
 8003ec0:	f1b8 0300 	subs.w	r3, r8, #0
 8003ec4:	d023      	beq.n	8003f0e <__d2b+0x82>
 8003ec6:	4668      	mov	r0, sp
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	f7ff fd7c 	bl	80039c6 <__lo0bits>
 8003ece:	e9dd 1200 	ldrd	r1, r2, [sp]
 8003ed2:	b1d0      	cbz	r0, 8003f0a <__d2b+0x7e>
 8003ed4:	f1c0 0320 	rsb	r3, r0, #32
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	430b      	orrs	r3, r1
 8003ede:	40c2      	lsrs	r2, r0
 8003ee0:	6163      	str	r3, [r4, #20]
 8003ee2:	9201      	str	r2, [sp, #4]
 8003ee4:	9b01      	ldr	r3, [sp, #4]
 8003ee6:	61a3      	str	r3, [r4, #24]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	bf0c      	ite	eq
 8003eec:	2201      	moveq	r2, #1
 8003eee:	2202      	movne	r2, #2
 8003ef0:	6122      	str	r2, [r4, #16]
 8003ef2:	b1a5      	cbz	r5, 8003f1e <__d2b+0x92>
 8003ef4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8003ef8:	4405      	add	r5, r0
 8003efa:	603d      	str	r5, [r7, #0]
 8003efc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8003f00:	6030      	str	r0, [r6, #0]
 8003f02:	4620      	mov	r0, r4
 8003f04:	b003      	add	sp, #12
 8003f06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003f0a:	6161      	str	r1, [r4, #20]
 8003f0c:	e7ea      	b.n	8003ee4 <__d2b+0x58>
 8003f0e:	a801      	add	r0, sp, #4
 8003f10:	f7ff fd59 	bl	80039c6 <__lo0bits>
 8003f14:	9b01      	ldr	r3, [sp, #4]
 8003f16:	6163      	str	r3, [r4, #20]
 8003f18:	3020      	adds	r0, #32
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	e7e8      	b.n	8003ef0 <__d2b+0x64>
 8003f1e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8003f22:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8003f26:	6038      	str	r0, [r7, #0]
 8003f28:	6918      	ldr	r0, [r3, #16]
 8003f2a:	f7ff fd2d 	bl	8003988 <__hi0bits>
 8003f2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8003f32:	e7e5      	b.n	8003f00 <__d2b+0x74>
 8003f34:	080047b8 	.word	0x080047b8
 8003f38:	080047c9 	.word	0x080047c9

08003f3c <__sflush_r>:
 8003f3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f44:	0716      	lsls	r6, r2, #28
 8003f46:	4605      	mov	r5, r0
 8003f48:	460c      	mov	r4, r1
 8003f4a:	d454      	bmi.n	8003ff6 <__sflush_r+0xba>
 8003f4c:	684b      	ldr	r3, [r1, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	dc02      	bgt.n	8003f58 <__sflush_r+0x1c>
 8003f52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	dd48      	ble.n	8003fea <__sflush_r+0xae>
 8003f58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003f5a:	2e00      	cmp	r6, #0
 8003f5c:	d045      	beq.n	8003fea <__sflush_r+0xae>
 8003f5e:	2300      	movs	r3, #0
 8003f60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003f64:	682f      	ldr	r7, [r5, #0]
 8003f66:	6a21      	ldr	r1, [r4, #32]
 8003f68:	602b      	str	r3, [r5, #0]
 8003f6a:	d030      	beq.n	8003fce <__sflush_r+0x92>
 8003f6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003f6e:	89a3      	ldrh	r3, [r4, #12]
 8003f70:	0759      	lsls	r1, r3, #29
 8003f72:	d505      	bpl.n	8003f80 <__sflush_r+0x44>
 8003f74:	6863      	ldr	r3, [r4, #4]
 8003f76:	1ad2      	subs	r2, r2, r3
 8003f78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003f7a:	b10b      	cbz	r3, 8003f80 <__sflush_r+0x44>
 8003f7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003f7e:	1ad2      	subs	r2, r2, r3
 8003f80:	2300      	movs	r3, #0
 8003f82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003f84:	6a21      	ldr	r1, [r4, #32]
 8003f86:	4628      	mov	r0, r5
 8003f88:	47b0      	blx	r6
 8003f8a:	1c43      	adds	r3, r0, #1
 8003f8c:	89a3      	ldrh	r3, [r4, #12]
 8003f8e:	d106      	bne.n	8003f9e <__sflush_r+0x62>
 8003f90:	6829      	ldr	r1, [r5, #0]
 8003f92:	291d      	cmp	r1, #29
 8003f94:	d82b      	bhi.n	8003fee <__sflush_r+0xb2>
 8003f96:	4a2a      	ldr	r2, [pc, #168]	@ (8004040 <__sflush_r+0x104>)
 8003f98:	410a      	asrs	r2, r1
 8003f9a:	07d6      	lsls	r6, r2, #31
 8003f9c:	d427      	bmi.n	8003fee <__sflush_r+0xb2>
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	6062      	str	r2, [r4, #4]
 8003fa2:	04d9      	lsls	r1, r3, #19
 8003fa4:	6922      	ldr	r2, [r4, #16]
 8003fa6:	6022      	str	r2, [r4, #0]
 8003fa8:	d504      	bpl.n	8003fb4 <__sflush_r+0x78>
 8003faa:	1c42      	adds	r2, r0, #1
 8003fac:	d101      	bne.n	8003fb2 <__sflush_r+0x76>
 8003fae:	682b      	ldr	r3, [r5, #0]
 8003fb0:	b903      	cbnz	r3, 8003fb4 <__sflush_r+0x78>
 8003fb2:	6560      	str	r0, [r4, #84]	@ 0x54
 8003fb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003fb6:	602f      	str	r7, [r5, #0]
 8003fb8:	b1b9      	cbz	r1, 8003fea <__sflush_r+0xae>
 8003fba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003fbe:	4299      	cmp	r1, r3
 8003fc0:	d002      	beq.n	8003fc8 <__sflush_r+0x8c>
 8003fc2:	4628      	mov	r0, r5
 8003fc4:	f7ff fb38 	bl	8003638 <_free_r>
 8003fc8:	2300      	movs	r3, #0
 8003fca:	6363      	str	r3, [r4, #52]	@ 0x34
 8003fcc:	e00d      	b.n	8003fea <__sflush_r+0xae>
 8003fce:	2301      	movs	r3, #1
 8003fd0:	4628      	mov	r0, r5
 8003fd2:	47b0      	blx	r6
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	1c50      	adds	r0, r2, #1
 8003fd8:	d1c9      	bne.n	8003f6e <__sflush_r+0x32>
 8003fda:	682b      	ldr	r3, [r5, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d0c6      	beq.n	8003f6e <__sflush_r+0x32>
 8003fe0:	2b1d      	cmp	r3, #29
 8003fe2:	d001      	beq.n	8003fe8 <__sflush_r+0xac>
 8003fe4:	2b16      	cmp	r3, #22
 8003fe6:	d11e      	bne.n	8004026 <__sflush_r+0xea>
 8003fe8:	602f      	str	r7, [r5, #0]
 8003fea:	2000      	movs	r0, #0
 8003fec:	e022      	b.n	8004034 <__sflush_r+0xf8>
 8003fee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ff2:	b21b      	sxth	r3, r3
 8003ff4:	e01b      	b.n	800402e <__sflush_r+0xf2>
 8003ff6:	690f      	ldr	r7, [r1, #16]
 8003ff8:	2f00      	cmp	r7, #0
 8003ffa:	d0f6      	beq.n	8003fea <__sflush_r+0xae>
 8003ffc:	0793      	lsls	r3, r2, #30
 8003ffe:	680e      	ldr	r6, [r1, #0]
 8004000:	bf08      	it	eq
 8004002:	694b      	ldreq	r3, [r1, #20]
 8004004:	600f      	str	r7, [r1, #0]
 8004006:	bf18      	it	ne
 8004008:	2300      	movne	r3, #0
 800400a:	eba6 0807 	sub.w	r8, r6, r7
 800400e:	608b      	str	r3, [r1, #8]
 8004010:	f1b8 0f00 	cmp.w	r8, #0
 8004014:	dde9      	ble.n	8003fea <__sflush_r+0xae>
 8004016:	6a21      	ldr	r1, [r4, #32]
 8004018:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800401a:	4643      	mov	r3, r8
 800401c:	463a      	mov	r2, r7
 800401e:	4628      	mov	r0, r5
 8004020:	47b0      	blx	r6
 8004022:	2800      	cmp	r0, #0
 8004024:	dc08      	bgt.n	8004038 <__sflush_r+0xfc>
 8004026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800402a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800402e:	81a3      	strh	r3, [r4, #12]
 8004030:	f04f 30ff 	mov.w	r0, #4294967295
 8004034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004038:	4407      	add	r7, r0
 800403a:	eba8 0800 	sub.w	r8, r8, r0
 800403e:	e7e7      	b.n	8004010 <__sflush_r+0xd4>
 8004040:	dfbffffe 	.word	0xdfbffffe

08004044 <_fflush_r>:
 8004044:	b538      	push	{r3, r4, r5, lr}
 8004046:	690b      	ldr	r3, [r1, #16]
 8004048:	4605      	mov	r5, r0
 800404a:	460c      	mov	r4, r1
 800404c:	b913      	cbnz	r3, 8004054 <_fflush_r+0x10>
 800404e:	2500      	movs	r5, #0
 8004050:	4628      	mov	r0, r5
 8004052:	bd38      	pop	{r3, r4, r5, pc}
 8004054:	b118      	cbz	r0, 800405e <_fflush_r+0x1a>
 8004056:	6a03      	ldr	r3, [r0, #32]
 8004058:	b90b      	cbnz	r3, 800405e <_fflush_r+0x1a>
 800405a:	f7fe fba5 	bl	80027a8 <__sinit>
 800405e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0f3      	beq.n	800404e <_fflush_r+0xa>
 8004066:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004068:	07d0      	lsls	r0, r2, #31
 800406a:	d404      	bmi.n	8004076 <_fflush_r+0x32>
 800406c:	0599      	lsls	r1, r3, #22
 800406e:	d402      	bmi.n	8004076 <_fflush_r+0x32>
 8004070:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004072:	f7fe fc90 	bl	8002996 <__retarget_lock_acquire_recursive>
 8004076:	4628      	mov	r0, r5
 8004078:	4621      	mov	r1, r4
 800407a:	f7ff ff5f 	bl	8003f3c <__sflush_r>
 800407e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004080:	07da      	lsls	r2, r3, #31
 8004082:	4605      	mov	r5, r0
 8004084:	d4e4      	bmi.n	8004050 <_fflush_r+0xc>
 8004086:	89a3      	ldrh	r3, [r4, #12]
 8004088:	059b      	lsls	r3, r3, #22
 800408a:	d4e1      	bmi.n	8004050 <_fflush_r+0xc>
 800408c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800408e:	f7fe fc83 	bl	8002998 <__retarget_lock_release_recursive>
 8004092:	e7dd      	b.n	8004050 <_fflush_r+0xc>

08004094 <_sbrk_r>:
 8004094:	b538      	push	{r3, r4, r5, lr}
 8004096:	4d06      	ldr	r5, [pc, #24]	@ (80040b0 <_sbrk_r+0x1c>)
 8004098:	2300      	movs	r3, #0
 800409a:	4604      	mov	r4, r0
 800409c:	4608      	mov	r0, r1
 800409e:	602b      	str	r3, [r5, #0]
 80040a0:	f7fc ffb2 	bl	8001008 <_sbrk>
 80040a4:	1c43      	adds	r3, r0, #1
 80040a6:	d102      	bne.n	80040ae <_sbrk_r+0x1a>
 80040a8:	682b      	ldr	r3, [r5, #0]
 80040aa:	b103      	cbz	r3, 80040ae <_sbrk_r+0x1a>
 80040ac:	6023      	str	r3, [r4, #0]
 80040ae:	bd38      	pop	{r3, r4, r5, pc}
 80040b0:	20000330 	.word	0x20000330

080040b4 <memcpy>:
 80040b4:	440a      	add	r2, r1
 80040b6:	4291      	cmp	r1, r2
 80040b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80040bc:	d100      	bne.n	80040c0 <memcpy+0xc>
 80040be:	4770      	bx	lr
 80040c0:	b510      	push	{r4, lr}
 80040c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040ca:	4291      	cmp	r1, r2
 80040cc:	d1f9      	bne.n	80040c2 <memcpy+0xe>
 80040ce:	bd10      	pop	{r4, pc}

080040d0 <__assert_func>:
 80040d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80040d2:	4614      	mov	r4, r2
 80040d4:	461a      	mov	r2, r3
 80040d6:	4b09      	ldr	r3, [pc, #36]	@ (80040fc <__assert_func+0x2c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4605      	mov	r5, r0
 80040dc:	68d8      	ldr	r0, [r3, #12]
 80040de:	b954      	cbnz	r4, 80040f6 <__assert_func+0x26>
 80040e0:	4b07      	ldr	r3, [pc, #28]	@ (8004100 <__assert_func+0x30>)
 80040e2:	461c      	mov	r4, r3
 80040e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80040e8:	9100      	str	r1, [sp, #0]
 80040ea:	462b      	mov	r3, r5
 80040ec:	4905      	ldr	r1, [pc, #20]	@ (8004104 <__assert_func+0x34>)
 80040ee:	f000 f841 	bl	8004174 <fiprintf>
 80040f2:	f000 f851 	bl	8004198 <abort>
 80040f6:	4b04      	ldr	r3, [pc, #16]	@ (8004108 <__assert_func+0x38>)
 80040f8:	e7f4      	b.n	80040e4 <__assert_func+0x14>
 80040fa:	bf00      	nop
 80040fc:	20000014 	.word	0x20000014
 8004100:	08004965 	.word	0x08004965
 8004104:	08004937 	.word	0x08004937
 8004108:	0800492a 	.word	0x0800492a

0800410c <_calloc_r>:
 800410c:	b570      	push	{r4, r5, r6, lr}
 800410e:	fba1 5402 	umull	r5, r4, r1, r2
 8004112:	b93c      	cbnz	r4, 8004124 <_calloc_r+0x18>
 8004114:	4629      	mov	r1, r5
 8004116:	f7ff fb03 	bl	8003720 <_malloc_r>
 800411a:	4606      	mov	r6, r0
 800411c:	b928      	cbnz	r0, 800412a <_calloc_r+0x1e>
 800411e:	2600      	movs	r6, #0
 8004120:	4630      	mov	r0, r6
 8004122:	bd70      	pop	{r4, r5, r6, pc}
 8004124:	220c      	movs	r2, #12
 8004126:	6002      	str	r2, [r0, #0]
 8004128:	e7f9      	b.n	800411e <_calloc_r+0x12>
 800412a:	462a      	mov	r2, r5
 800412c:	4621      	mov	r1, r4
 800412e:	f7fe fbb4 	bl	800289a <memset>
 8004132:	e7f5      	b.n	8004120 <_calloc_r+0x14>

08004134 <__ascii_mbtowc>:
 8004134:	b082      	sub	sp, #8
 8004136:	b901      	cbnz	r1, 800413a <__ascii_mbtowc+0x6>
 8004138:	a901      	add	r1, sp, #4
 800413a:	b142      	cbz	r2, 800414e <__ascii_mbtowc+0x1a>
 800413c:	b14b      	cbz	r3, 8004152 <__ascii_mbtowc+0x1e>
 800413e:	7813      	ldrb	r3, [r2, #0]
 8004140:	600b      	str	r3, [r1, #0]
 8004142:	7812      	ldrb	r2, [r2, #0]
 8004144:	1e10      	subs	r0, r2, #0
 8004146:	bf18      	it	ne
 8004148:	2001      	movne	r0, #1
 800414a:	b002      	add	sp, #8
 800414c:	4770      	bx	lr
 800414e:	4610      	mov	r0, r2
 8004150:	e7fb      	b.n	800414a <__ascii_mbtowc+0x16>
 8004152:	f06f 0001 	mvn.w	r0, #1
 8004156:	e7f8      	b.n	800414a <__ascii_mbtowc+0x16>

08004158 <__ascii_wctomb>:
 8004158:	4603      	mov	r3, r0
 800415a:	4608      	mov	r0, r1
 800415c:	b141      	cbz	r1, 8004170 <__ascii_wctomb+0x18>
 800415e:	2aff      	cmp	r2, #255	@ 0xff
 8004160:	d904      	bls.n	800416c <__ascii_wctomb+0x14>
 8004162:	228a      	movs	r2, #138	@ 0x8a
 8004164:	601a      	str	r2, [r3, #0]
 8004166:	f04f 30ff 	mov.w	r0, #4294967295
 800416a:	4770      	bx	lr
 800416c:	700a      	strb	r2, [r1, #0]
 800416e:	2001      	movs	r0, #1
 8004170:	4770      	bx	lr
	...

08004174 <fiprintf>:
 8004174:	b40e      	push	{r1, r2, r3}
 8004176:	b503      	push	{r0, r1, lr}
 8004178:	4601      	mov	r1, r0
 800417a:	ab03      	add	r3, sp, #12
 800417c:	4805      	ldr	r0, [pc, #20]	@ (8004194 <fiprintf+0x20>)
 800417e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004182:	6800      	ldr	r0, [r0, #0]
 8004184:	9301      	str	r3, [sp, #4]
 8004186:	f000 f837 	bl	80041f8 <_vfiprintf_r>
 800418a:	b002      	add	sp, #8
 800418c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004190:	b003      	add	sp, #12
 8004192:	4770      	bx	lr
 8004194:	20000014 	.word	0x20000014

08004198 <abort>:
 8004198:	b508      	push	{r3, lr}
 800419a:	2006      	movs	r0, #6
 800419c:	f000 fa00 	bl	80045a0 <raise>
 80041a0:	2001      	movs	r0, #1
 80041a2:	f7fc feb9 	bl	8000f18 <_exit>

080041a6 <__sfputc_r>:
 80041a6:	6893      	ldr	r3, [r2, #8]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	b410      	push	{r4}
 80041ae:	6093      	str	r3, [r2, #8]
 80041b0:	da08      	bge.n	80041c4 <__sfputc_r+0x1e>
 80041b2:	6994      	ldr	r4, [r2, #24]
 80041b4:	42a3      	cmp	r3, r4
 80041b6:	db01      	blt.n	80041bc <__sfputc_r+0x16>
 80041b8:	290a      	cmp	r1, #10
 80041ba:	d103      	bne.n	80041c4 <__sfputc_r+0x1e>
 80041bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80041c0:	f000 b932 	b.w	8004428 <__swbuf_r>
 80041c4:	6813      	ldr	r3, [r2, #0]
 80041c6:	1c58      	adds	r0, r3, #1
 80041c8:	6010      	str	r0, [r2, #0]
 80041ca:	7019      	strb	r1, [r3, #0]
 80041cc:	4608      	mov	r0, r1
 80041ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <__sfputs_r>:
 80041d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041d6:	4606      	mov	r6, r0
 80041d8:	460f      	mov	r7, r1
 80041da:	4614      	mov	r4, r2
 80041dc:	18d5      	adds	r5, r2, r3
 80041de:	42ac      	cmp	r4, r5
 80041e0:	d101      	bne.n	80041e6 <__sfputs_r+0x12>
 80041e2:	2000      	movs	r0, #0
 80041e4:	e007      	b.n	80041f6 <__sfputs_r+0x22>
 80041e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041ea:	463a      	mov	r2, r7
 80041ec:	4630      	mov	r0, r6
 80041ee:	f7ff ffda 	bl	80041a6 <__sfputc_r>
 80041f2:	1c43      	adds	r3, r0, #1
 80041f4:	d1f3      	bne.n	80041de <__sfputs_r+0xa>
 80041f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080041f8 <_vfiprintf_r>:
 80041f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041fc:	460d      	mov	r5, r1
 80041fe:	b09d      	sub	sp, #116	@ 0x74
 8004200:	4614      	mov	r4, r2
 8004202:	4698      	mov	r8, r3
 8004204:	4606      	mov	r6, r0
 8004206:	b118      	cbz	r0, 8004210 <_vfiprintf_r+0x18>
 8004208:	6a03      	ldr	r3, [r0, #32]
 800420a:	b90b      	cbnz	r3, 8004210 <_vfiprintf_r+0x18>
 800420c:	f7fe facc 	bl	80027a8 <__sinit>
 8004210:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004212:	07d9      	lsls	r1, r3, #31
 8004214:	d405      	bmi.n	8004222 <_vfiprintf_r+0x2a>
 8004216:	89ab      	ldrh	r3, [r5, #12]
 8004218:	059a      	lsls	r2, r3, #22
 800421a:	d402      	bmi.n	8004222 <_vfiprintf_r+0x2a>
 800421c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800421e:	f7fe fbba 	bl	8002996 <__retarget_lock_acquire_recursive>
 8004222:	89ab      	ldrh	r3, [r5, #12]
 8004224:	071b      	lsls	r3, r3, #28
 8004226:	d501      	bpl.n	800422c <_vfiprintf_r+0x34>
 8004228:	692b      	ldr	r3, [r5, #16]
 800422a:	b99b      	cbnz	r3, 8004254 <_vfiprintf_r+0x5c>
 800422c:	4629      	mov	r1, r5
 800422e:	4630      	mov	r0, r6
 8004230:	f000 f938 	bl	80044a4 <__swsetup_r>
 8004234:	b170      	cbz	r0, 8004254 <_vfiprintf_r+0x5c>
 8004236:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004238:	07dc      	lsls	r4, r3, #31
 800423a:	d504      	bpl.n	8004246 <_vfiprintf_r+0x4e>
 800423c:	f04f 30ff 	mov.w	r0, #4294967295
 8004240:	b01d      	add	sp, #116	@ 0x74
 8004242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004246:	89ab      	ldrh	r3, [r5, #12]
 8004248:	0598      	lsls	r0, r3, #22
 800424a:	d4f7      	bmi.n	800423c <_vfiprintf_r+0x44>
 800424c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800424e:	f7fe fba3 	bl	8002998 <__retarget_lock_release_recursive>
 8004252:	e7f3      	b.n	800423c <_vfiprintf_r+0x44>
 8004254:	2300      	movs	r3, #0
 8004256:	9309      	str	r3, [sp, #36]	@ 0x24
 8004258:	2320      	movs	r3, #32
 800425a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800425e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004262:	2330      	movs	r3, #48	@ 0x30
 8004264:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004414 <_vfiprintf_r+0x21c>
 8004268:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800426c:	f04f 0901 	mov.w	r9, #1
 8004270:	4623      	mov	r3, r4
 8004272:	469a      	mov	sl, r3
 8004274:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004278:	b10a      	cbz	r2, 800427e <_vfiprintf_r+0x86>
 800427a:	2a25      	cmp	r2, #37	@ 0x25
 800427c:	d1f9      	bne.n	8004272 <_vfiprintf_r+0x7a>
 800427e:	ebba 0b04 	subs.w	fp, sl, r4
 8004282:	d00b      	beq.n	800429c <_vfiprintf_r+0xa4>
 8004284:	465b      	mov	r3, fp
 8004286:	4622      	mov	r2, r4
 8004288:	4629      	mov	r1, r5
 800428a:	4630      	mov	r0, r6
 800428c:	f7ff ffa2 	bl	80041d4 <__sfputs_r>
 8004290:	3001      	adds	r0, #1
 8004292:	f000 80a7 	beq.w	80043e4 <_vfiprintf_r+0x1ec>
 8004296:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004298:	445a      	add	r2, fp
 800429a:	9209      	str	r2, [sp, #36]	@ 0x24
 800429c:	f89a 3000 	ldrb.w	r3, [sl]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f000 809f 	beq.w	80043e4 <_vfiprintf_r+0x1ec>
 80042a6:	2300      	movs	r3, #0
 80042a8:	f04f 32ff 	mov.w	r2, #4294967295
 80042ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042b0:	f10a 0a01 	add.w	sl, sl, #1
 80042b4:	9304      	str	r3, [sp, #16]
 80042b6:	9307      	str	r3, [sp, #28]
 80042b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80042bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80042be:	4654      	mov	r4, sl
 80042c0:	2205      	movs	r2, #5
 80042c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042c6:	4853      	ldr	r0, [pc, #332]	@ (8004414 <_vfiprintf_r+0x21c>)
 80042c8:	f7fb ffaa 	bl	8000220 <memchr>
 80042cc:	9a04      	ldr	r2, [sp, #16]
 80042ce:	b9d8      	cbnz	r0, 8004308 <_vfiprintf_r+0x110>
 80042d0:	06d1      	lsls	r1, r2, #27
 80042d2:	bf44      	itt	mi
 80042d4:	2320      	movmi	r3, #32
 80042d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042da:	0713      	lsls	r3, r2, #28
 80042dc:	bf44      	itt	mi
 80042de:	232b      	movmi	r3, #43	@ 0x2b
 80042e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042e4:	f89a 3000 	ldrb.w	r3, [sl]
 80042e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80042ea:	d015      	beq.n	8004318 <_vfiprintf_r+0x120>
 80042ec:	9a07      	ldr	r2, [sp, #28]
 80042ee:	4654      	mov	r4, sl
 80042f0:	2000      	movs	r0, #0
 80042f2:	f04f 0c0a 	mov.w	ip, #10
 80042f6:	4621      	mov	r1, r4
 80042f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042fc:	3b30      	subs	r3, #48	@ 0x30
 80042fe:	2b09      	cmp	r3, #9
 8004300:	d94b      	bls.n	800439a <_vfiprintf_r+0x1a2>
 8004302:	b1b0      	cbz	r0, 8004332 <_vfiprintf_r+0x13a>
 8004304:	9207      	str	r2, [sp, #28]
 8004306:	e014      	b.n	8004332 <_vfiprintf_r+0x13a>
 8004308:	eba0 0308 	sub.w	r3, r0, r8
 800430c:	fa09 f303 	lsl.w	r3, r9, r3
 8004310:	4313      	orrs	r3, r2
 8004312:	9304      	str	r3, [sp, #16]
 8004314:	46a2      	mov	sl, r4
 8004316:	e7d2      	b.n	80042be <_vfiprintf_r+0xc6>
 8004318:	9b03      	ldr	r3, [sp, #12]
 800431a:	1d19      	adds	r1, r3, #4
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	9103      	str	r1, [sp, #12]
 8004320:	2b00      	cmp	r3, #0
 8004322:	bfbb      	ittet	lt
 8004324:	425b      	neglt	r3, r3
 8004326:	f042 0202 	orrlt.w	r2, r2, #2
 800432a:	9307      	strge	r3, [sp, #28]
 800432c:	9307      	strlt	r3, [sp, #28]
 800432e:	bfb8      	it	lt
 8004330:	9204      	strlt	r2, [sp, #16]
 8004332:	7823      	ldrb	r3, [r4, #0]
 8004334:	2b2e      	cmp	r3, #46	@ 0x2e
 8004336:	d10a      	bne.n	800434e <_vfiprintf_r+0x156>
 8004338:	7863      	ldrb	r3, [r4, #1]
 800433a:	2b2a      	cmp	r3, #42	@ 0x2a
 800433c:	d132      	bne.n	80043a4 <_vfiprintf_r+0x1ac>
 800433e:	9b03      	ldr	r3, [sp, #12]
 8004340:	1d1a      	adds	r2, r3, #4
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	9203      	str	r2, [sp, #12]
 8004346:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800434a:	3402      	adds	r4, #2
 800434c:	9305      	str	r3, [sp, #20]
 800434e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004424 <_vfiprintf_r+0x22c>
 8004352:	7821      	ldrb	r1, [r4, #0]
 8004354:	2203      	movs	r2, #3
 8004356:	4650      	mov	r0, sl
 8004358:	f7fb ff62 	bl	8000220 <memchr>
 800435c:	b138      	cbz	r0, 800436e <_vfiprintf_r+0x176>
 800435e:	9b04      	ldr	r3, [sp, #16]
 8004360:	eba0 000a 	sub.w	r0, r0, sl
 8004364:	2240      	movs	r2, #64	@ 0x40
 8004366:	4082      	lsls	r2, r0
 8004368:	4313      	orrs	r3, r2
 800436a:	3401      	adds	r4, #1
 800436c:	9304      	str	r3, [sp, #16]
 800436e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004372:	4829      	ldr	r0, [pc, #164]	@ (8004418 <_vfiprintf_r+0x220>)
 8004374:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004378:	2206      	movs	r2, #6
 800437a:	f7fb ff51 	bl	8000220 <memchr>
 800437e:	2800      	cmp	r0, #0
 8004380:	d03f      	beq.n	8004402 <_vfiprintf_r+0x20a>
 8004382:	4b26      	ldr	r3, [pc, #152]	@ (800441c <_vfiprintf_r+0x224>)
 8004384:	bb1b      	cbnz	r3, 80043ce <_vfiprintf_r+0x1d6>
 8004386:	9b03      	ldr	r3, [sp, #12]
 8004388:	3307      	adds	r3, #7
 800438a:	f023 0307 	bic.w	r3, r3, #7
 800438e:	3308      	adds	r3, #8
 8004390:	9303      	str	r3, [sp, #12]
 8004392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004394:	443b      	add	r3, r7
 8004396:	9309      	str	r3, [sp, #36]	@ 0x24
 8004398:	e76a      	b.n	8004270 <_vfiprintf_r+0x78>
 800439a:	fb0c 3202 	mla	r2, ip, r2, r3
 800439e:	460c      	mov	r4, r1
 80043a0:	2001      	movs	r0, #1
 80043a2:	e7a8      	b.n	80042f6 <_vfiprintf_r+0xfe>
 80043a4:	2300      	movs	r3, #0
 80043a6:	3401      	adds	r4, #1
 80043a8:	9305      	str	r3, [sp, #20]
 80043aa:	4619      	mov	r1, r3
 80043ac:	f04f 0c0a 	mov.w	ip, #10
 80043b0:	4620      	mov	r0, r4
 80043b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043b6:	3a30      	subs	r2, #48	@ 0x30
 80043b8:	2a09      	cmp	r2, #9
 80043ba:	d903      	bls.n	80043c4 <_vfiprintf_r+0x1cc>
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d0c6      	beq.n	800434e <_vfiprintf_r+0x156>
 80043c0:	9105      	str	r1, [sp, #20]
 80043c2:	e7c4      	b.n	800434e <_vfiprintf_r+0x156>
 80043c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80043c8:	4604      	mov	r4, r0
 80043ca:	2301      	movs	r3, #1
 80043cc:	e7f0      	b.n	80043b0 <_vfiprintf_r+0x1b8>
 80043ce:	ab03      	add	r3, sp, #12
 80043d0:	9300      	str	r3, [sp, #0]
 80043d2:	462a      	mov	r2, r5
 80043d4:	4b12      	ldr	r3, [pc, #72]	@ (8004420 <_vfiprintf_r+0x228>)
 80043d6:	a904      	add	r1, sp, #16
 80043d8:	4630      	mov	r0, r6
 80043da:	f7fd fda1 	bl	8001f20 <_printf_float>
 80043de:	4607      	mov	r7, r0
 80043e0:	1c78      	adds	r0, r7, #1
 80043e2:	d1d6      	bne.n	8004392 <_vfiprintf_r+0x19a>
 80043e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80043e6:	07d9      	lsls	r1, r3, #31
 80043e8:	d405      	bmi.n	80043f6 <_vfiprintf_r+0x1fe>
 80043ea:	89ab      	ldrh	r3, [r5, #12]
 80043ec:	059a      	lsls	r2, r3, #22
 80043ee:	d402      	bmi.n	80043f6 <_vfiprintf_r+0x1fe>
 80043f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80043f2:	f7fe fad1 	bl	8002998 <__retarget_lock_release_recursive>
 80043f6:	89ab      	ldrh	r3, [r5, #12]
 80043f8:	065b      	lsls	r3, r3, #25
 80043fa:	f53f af1f 	bmi.w	800423c <_vfiprintf_r+0x44>
 80043fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004400:	e71e      	b.n	8004240 <_vfiprintf_r+0x48>
 8004402:	ab03      	add	r3, sp, #12
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	462a      	mov	r2, r5
 8004408:	4b05      	ldr	r3, [pc, #20]	@ (8004420 <_vfiprintf_r+0x228>)
 800440a:	a904      	add	r1, sp, #16
 800440c:	4630      	mov	r0, r6
 800440e:	f7fe f81f 	bl	8002450 <_printf_i>
 8004412:	e7e4      	b.n	80043de <_vfiprintf_r+0x1e6>
 8004414:	08004a67 	.word	0x08004a67
 8004418:	08004a71 	.word	0x08004a71
 800441c:	08001f21 	.word	0x08001f21
 8004420:	080041d5 	.word	0x080041d5
 8004424:	08004a6d 	.word	0x08004a6d

08004428 <__swbuf_r>:
 8004428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800442a:	460e      	mov	r6, r1
 800442c:	4614      	mov	r4, r2
 800442e:	4605      	mov	r5, r0
 8004430:	b118      	cbz	r0, 800443a <__swbuf_r+0x12>
 8004432:	6a03      	ldr	r3, [r0, #32]
 8004434:	b90b      	cbnz	r3, 800443a <__swbuf_r+0x12>
 8004436:	f7fe f9b7 	bl	80027a8 <__sinit>
 800443a:	69a3      	ldr	r3, [r4, #24]
 800443c:	60a3      	str	r3, [r4, #8]
 800443e:	89a3      	ldrh	r3, [r4, #12]
 8004440:	071a      	lsls	r2, r3, #28
 8004442:	d501      	bpl.n	8004448 <__swbuf_r+0x20>
 8004444:	6923      	ldr	r3, [r4, #16]
 8004446:	b943      	cbnz	r3, 800445a <__swbuf_r+0x32>
 8004448:	4621      	mov	r1, r4
 800444a:	4628      	mov	r0, r5
 800444c:	f000 f82a 	bl	80044a4 <__swsetup_r>
 8004450:	b118      	cbz	r0, 800445a <__swbuf_r+0x32>
 8004452:	f04f 37ff 	mov.w	r7, #4294967295
 8004456:	4638      	mov	r0, r7
 8004458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800445a:	6823      	ldr	r3, [r4, #0]
 800445c:	6922      	ldr	r2, [r4, #16]
 800445e:	1a98      	subs	r0, r3, r2
 8004460:	6963      	ldr	r3, [r4, #20]
 8004462:	b2f6      	uxtb	r6, r6
 8004464:	4283      	cmp	r3, r0
 8004466:	4637      	mov	r7, r6
 8004468:	dc05      	bgt.n	8004476 <__swbuf_r+0x4e>
 800446a:	4621      	mov	r1, r4
 800446c:	4628      	mov	r0, r5
 800446e:	f7ff fde9 	bl	8004044 <_fflush_r>
 8004472:	2800      	cmp	r0, #0
 8004474:	d1ed      	bne.n	8004452 <__swbuf_r+0x2a>
 8004476:	68a3      	ldr	r3, [r4, #8]
 8004478:	3b01      	subs	r3, #1
 800447a:	60a3      	str	r3, [r4, #8]
 800447c:	6823      	ldr	r3, [r4, #0]
 800447e:	1c5a      	adds	r2, r3, #1
 8004480:	6022      	str	r2, [r4, #0]
 8004482:	701e      	strb	r6, [r3, #0]
 8004484:	6962      	ldr	r2, [r4, #20]
 8004486:	1c43      	adds	r3, r0, #1
 8004488:	429a      	cmp	r2, r3
 800448a:	d004      	beq.n	8004496 <__swbuf_r+0x6e>
 800448c:	89a3      	ldrh	r3, [r4, #12]
 800448e:	07db      	lsls	r3, r3, #31
 8004490:	d5e1      	bpl.n	8004456 <__swbuf_r+0x2e>
 8004492:	2e0a      	cmp	r6, #10
 8004494:	d1df      	bne.n	8004456 <__swbuf_r+0x2e>
 8004496:	4621      	mov	r1, r4
 8004498:	4628      	mov	r0, r5
 800449a:	f7ff fdd3 	bl	8004044 <_fflush_r>
 800449e:	2800      	cmp	r0, #0
 80044a0:	d0d9      	beq.n	8004456 <__swbuf_r+0x2e>
 80044a2:	e7d6      	b.n	8004452 <__swbuf_r+0x2a>

080044a4 <__swsetup_r>:
 80044a4:	b538      	push	{r3, r4, r5, lr}
 80044a6:	4b29      	ldr	r3, [pc, #164]	@ (800454c <__swsetup_r+0xa8>)
 80044a8:	4605      	mov	r5, r0
 80044aa:	6818      	ldr	r0, [r3, #0]
 80044ac:	460c      	mov	r4, r1
 80044ae:	b118      	cbz	r0, 80044b8 <__swsetup_r+0x14>
 80044b0:	6a03      	ldr	r3, [r0, #32]
 80044b2:	b90b      	cbnz	r3, 80044b8 <__swsetup_r+0x14>
 80044b4:	f7fe f978 	bl	80027a8 <__sinit>
 80044b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044bc:	0719      	lsls	r1, r3, #28
 80044be:	d422      	bmi.n	8004506 <__swsetup_r+0x62>
 80044c0:	06da      	lsls	r2, r3, #27
 80044c2:	d407      	bmi.n	80044d4 <__swsetup_r+0x30>
 80044c4:	2209      	movs	r2, #9
 80044c6:	602a      	str	r2, [r5, #0]
 80044c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044cc:	81a3      	strh	r3, [r4, #12]
 80044ce:	f04f 30ff 	mov.w	r0, #4294967295
 80044d2:	e033      	b.n	800453c <__swsetup_r+0x98>
 80044d4:	0758      	lsls	r0, r3, #29
 80044d6:	d512      	bpl.n	80044fe <__swsetup_r+0x5a>
 80044d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80044da:	b141      	cbz	r1, 80044ee <__swsetup_r+0x4a>
 80044dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80044e0:	4299      	cmp	r1, r3
 80044e2:	d002      	beq.n	80044ea <__swsetup_r+0x46>
 80044e4:	4628      	mov	r0, r5
 80044e6:	f7ff f8a7 	bl	8003638 <_free_r>
 80044ea:	2300      	movs	r3, #0
 80044ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80044ee:	89a3      	ldrh	r3, [r4, #12]
 80044f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80044f4:	81a3      	strh	r3, [r4, #12]
 80044f6:	2300      	movs	r3, #0
 80044f8:	6063      	str	r3, [r4, #4]
 80044fa:	6923      	ldr	r3, [r4, #16]
 80044fc:	6023      	str	r3, [r4, #0]
 80044fe:	89a3      	ldrh	r3, [r4, #12]
 8004500:	f043 0308 	orr.w	r3, r3, #8
 8004504:	81a3      	strh	r3, [r4, #12]
 8004506:	6923      	ldr	r3, [r4, #16]
 8004508:	b94b      	cbnz	r3, 800451e <__swsetup_r+0x7a>
 800450a:	89a3      	ldrh	r3, [r4, #12]
 800450c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004510:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004514:	d003      	beq.n	800451e <__swsetup_r+0x7a>
 8004516:	4621      	mov	r1, r4
 8004518:	4628      	mov	r0, r5
 800451a:	f000 f883 	bl	8004624 <__smakebuf_r>
 800451e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004522:	f013 0201 	ands.w	r2, r3, #1
 8004526:	d00a      	beq.n	800453e <__swsetup_r+0x9a>
 8004528:	2200      	movs	r2, #0
 800452a:	60a2      	str	r2, [r4, #8]
 800452c:	6962      	ldr	r2, [r4, #20]
 800452e:	4252      	negs	r2, r2
 8004530:	61a2      	str	r2, [r4, #24]
 8004532:	6922      	ldr	r2, [r4, #16]
 8004534:	b942      	cbnz	r2, 8004548 <__swsetup_r+0xa4>
 8004536:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800453a:	d1c5      	bne.n	80044c8 <__swsetup_r+0x24>
 800453c:	bd38      	pop	{r3, r4, r5, pc}
 800453e:	0799      	lsls	r1, r3, #30
 8004540:	bf58      	it	pl
 8004542:	6962      	ldrpl	r2, [r4, #20]
 8004544:	60a2      	str	r2, [r4, #8]
 8004546:	e7f4      	b.n	8004532 <__swsetup_r+0x8e>
 8004548:	2000      	movs	r0, #0
 800454a:	e7f7      	b.n	800453c <__swsetup_r+0x98>
 800454c:	20000014 	.word	0x20000014

08004550 <_raise_r>:
 8004550:	291f      	cmp	r1, #31
 8004552:	b538      	push	{r3, r4, r5, lr}
 8004554:	4605      	mov	r5, r0
 8004556:	460c      	mov	r4, r1
 8004558:	d904      	bls.n	8004564 <_raise_r+0x14>
 800455a:	2316      	movs	r3, #22
 800455c:	6003      	str	r3, [r0, #0]
 800455e:	f04f 30ff 	mov.w	r0, #4294967295
 8004562:	bd38      	pop	{r3, r4, r5, pc}
 8004564:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004566:	b112      	cbz	r2, 800456e <_raise_r+0x1e>
 8004568:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800456c:	b94b      	cbnz	r3, 8004582 <_raise_r+0x32>
 800456e:	4628      	mov	r0, r5
 8004570:	f000 f830 	bl	80045d4 <_getpid_r>
 8004574:	4622      	mov	r2, r4
 8004576:	4601      	mov	r1, r0
 8004578:	4628      	mov	r0, r5
 800457a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800457e:	f000 b817 	b.w	80045b0 <_kill_r>
 8004582:	2b01      	cmp	r3, #1
 8004584:	d00a      	beq.n	800459c <_raise_r+0x4c>
 8004586:	1c59      	adds	r1, r3, #1
 8004588:	d103      	bne.n	8004592 <_raise_r+0x42>
 800458a:	2316      	movs	r3, #22
 800458c:	6003      	str	r3, [r0, #0]
 800458e:	2001      	movs	r0, #1
 8004590:	e7e7      	b.n	8004562 <_raise_r+0x12>
 8004592:	2100      	movs	r1, #0
 8004594:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004598:	4620      	mov	r0, r4
 800459a:	4798      	blx	r3
 800459c:	2000      	movs	r0, #0
 800459e:	e7e0      	b.n	8004562 <_raise_r+0x12>

080045a0 <raise>:
 80045a0:	4b02      	ldr	r3, [pc, #8]	@ (80045ac <raise+0xc>)
 80045a2:	4601      	mov	r1, r0
 80045a4:	6818      	ldr	r0, [r3, #0]
 80045a6:	f7ff bfd3 	b.w	8004550 <_raise_r>
 80045aa:	bf00      	nop
 80045ac:	20000014 	.word	0x20000014

080045b0 <_kill_r>:
 80045b0:	b538      	push	{r3, r4, r5, lr}
 80045b2:	4d07      	ldr	r5, [pc, #28]	@ (80045d0 <_kill_r+0x20>)
 80045b4:	2300      	movs	r3, #0
 80045b6:	4604      	mov	r4, r0
 80045b8:	4608      	mov	r0, r1
 80045ba:	4611      	mov	r1, r2
 80045bc:	602b      	str	r3, [r5, #0]
 80045be:	f7fc fc9b 	bl	8000ef8 <_kill>
 80045c2:	1c43      	adds	r3, r0, #1
 80045c4:	d102      	bne.n	80045cc <_kill_r+0x1c>
 80045c6:	682b      	ldr	r3, [r5, #0]
 80045c8:	b103      	cbz	r3, 80045cc <_kill_r+0x1c>
 80045ca:	6023      	str	r3, [r4, #0]
 80045cc:	bd38      	pop	{r3, r4, r5, pc}
 80045ce:	bf00      	nop
 80045d0:	20000330 	.word	0x20000330

080045d4 <_getpid_r>:
 80045d4:	f7fc bc88 	b.w	8000ee8 <_getpid>

080045d8 <__swhatbuf_r>:
 80045d8:	b570      	push	{r4, r5, r6, lr}
 80045da:	460c      	mov	r4, r1
 80045dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045e0:	2900      	cmp	r1, #0
 80045e2:	b096      	sub	sp, #88	@ 0x58
 80045e4:	4615      	mov	r5, r2
 80045e6:	461e      	mov	r6, r3
 80045e8:	da0d      	bge.n	8004606 <__swhatbuf_r+0x2e>
 80045ea:	89a3      	ldrh	r3, [r4, #12]
 80045ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80045f0:	f04f 0100 	mov.w	r1, #0
 80045f4:	bf14      	ite	ne
 80045f6:	2340      	movne	r3, #64	@ 0x40
 80045f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80045fc:	2000      	movs	r0, #0
 80045fe:	6031      	str	r1, [r6, #0]
 8004600:	602b      	str	r3, [r5, #0]
 8004602:	b016      	add	sp, #88	@ 0x58
 8004604:	bd70      	pop	{r4, r5, r6, pc}
 8004606:	466a      	mov	r2, sp
 8004608:	f000 f848 	bl	800469c <_fstat_r>
 800460c:	2800      	cmp	r0, #0
 800460e:	dbec      	blt.n	80045ea <__swhatbuf_r+0x12>
 8004610:	9901      	ldr	r1, [sp, #4]
 8004612:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004616:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800461a:	4259      	negs	r1, r3
 800461c:	4159      	adcs	r1, r3
 800461e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004622:	e7eb      	b.n	80045fc <__swhatbuf_r+0x24>

08004624 <__smakebuf_r>:
 8004624:	898b      	ldrh	r3, [r1, #12]
 8004626:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004628:	079d      	lsls	r5, r3, #30
 800462a:	4606      	mov	r6, r0
 800462c:	460c      	mov	r4, r1
 800462e:	d507      	bpl.n	8004640 <__smakebuf_r+0x1c>
 8004630:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004634:	6023      	str	r3, [r4, #0]
 8004636:	6123      	str	r3, [r4, #16]
 8004638:	2301      	movs	r3, #1
 800463a:	6163      	str	r3, [r4, #20]
 800463c:	b003      	add	sp, #12
 800463e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004640:	ab01      	add	r3, sp, #4
 8004642:	466a      	mov	r2, sp
 8004644:	f7ff ffc8 	bl	80045d8 <__swhatbuf_r>
 8004648:	9f00      	ldr	r7, [sp, #0]
 800464a:	4605      	mov	r5, r0
 800464c:	4639      	mov	r1, r7
 800464e:	4630      	mov	r0, r6
 8004650:	f7ff f866 	bl	8003720 <_malloc_r>
 8004654:	b948      	cbnz	r0, 800466a <__smakebuf_r+0x46>
 8004656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800465a:	059a      	lsls	r2, r3, #22
 800465c:	d4ee      	bmi.n	800463c <__smakebuf_r+0x18>
 800465e:	f023 0303 	bic.w	r3, r3, #3
 8004662:	f043 0302 	orr.w	r3, r3, #2
 8004666:	81a3      	strh	r3, [r4, #12]
 8004668:	e7e2      	b.n	8004630 <__smakebuf_r+0xc>
 800466a:	89a3      	ldrh	r3, [r4, #12]
 800466c:	6020      	str	r0, [r4, #0]
 800466e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004672:	81a3      	strh	r3, [r4, #12]
 8004674:	9b01      	ldr	r3, [sp, #4]
 8004676:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800467a:	b15b      	cbz	r3, 8004694 <__smakebuf_r+0x70>
 800467c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004680:	4630      	mov	r0, r6
 8004682:	f000 f81d 	bl	80046c0 <_isatty_r>
 8004686:	b128      	cbz	r0, 8004694 <__smakebuf_r+0x70>
 8004688:	89a3      	ldrh	r3, [r4, #12]
 800468a:	f023 0303 	bic.w	r3, r3, #3
 800468e:	f043 0301 	orr.w	r3, r3, #1
 8004692:	81a3      	strh	r3, [r4, #12]
 8004694:	89a3      	ldrh	r3, [r4, #12]
 8004696:	431d      	orrs	r5, r3
 8004698:	81a5      	strh	r5, [r4, #12]
 800469a:	e7cf      	b.n	800463c <__smakebuf_r+0x18>

0800469c <_fstat_r>:
 800469c:	b538      	push	{r3, r4, r5, lr}
 800469e:	4d07      	ldr	r5, [pc, #28]	@ (80046bc <_fstat_r+0x20>)
 80046a0:	2300      	movs	r3, #0
 80046a2:	4604      	mov	r4, r0
 80046a4:	4608      	mov	r0, r1
 80046a6:	4611      	mov	r1, r2
 80046a8:	602b      	str	r3, [r5, #0]
 80046aa:	f7fc fc85 	bl	8000fb8 <_fstat>
 80046ae:	1c43      	adds	r3, r0, #1
 80046b0:	d102      	bne.n	80046b8 <_fstat_r+0x1c>
 80046b2:	682b      	ldr	r3, [r5, #0]
 80046b4:	b103      	cbz	r3, 80046b8 <_fstat_r+0x1c>
 80046b6:	6023      	str	r3, [r4, #0]
 80046b8:	bd38      	pop	{r3, r4, r5, pc}
 80046ba:	bf00      	nop
 80046bc:	20000330 	.word	0x20000330

080046c0 <_isatty_r>:
 80046c0:	b538      	push	{r3, r4, r5, lr}
 80046c2:	4d06      	ldr	r5, [pc, #24]	@ (80046dc <_isatty_r+0x1c>)
 80046c4:	2300      	movs	r3, #0
 80046c6:	4604      	mov	r4, r0
 80046c8:	4608      	mov	r0, r1
 80046ca:	602b      	str	r3, [r5, #0]
 80046cc:	f7fc fc84 	bl	8000fd8 <_isatty>
 80046d0:	1c43      	adds	r3, r0, #1
 80046d2:	d102      	bne.n	80046da <_isatty_r+0x1a>
 80046d4:	682b      	ldr	r3, [r5, #0]
 80046d6:	b103      	cbz	r3, 80046da <_isatty_r+0x1a>
 80046d8:	6023      	str	r3, [r4, #0]
 80046da:	bd38      	pop	{r3, r4, r5, pc}
 80046dc:	20000330 	.word	0x20000330

080046e0 <_init>:
 80046e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046e2:	bf00      	nop
 80046e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046e6:	bc08      	pop	{r3}
 80046e8:	469e      	mov	lr, r3
 80046ea:	4770      	bx	lr

080046ec <_fini>:
 80046ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ee:	bf00      	nop
 80046f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046f2:	bc08      	pop	{r3}
 80046f4:	469e      	mov	lr, r3
 80046f6:	4770      	bx	lr
