
GSR_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c688  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  0800c828  0800c828  0001c828  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc74  0800cc74  000202cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc74  0800cc74  0001cc74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc7c  0800cc7c  000202cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc7c  0800cc7c  0001cc7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc80  0800cc80  0001cc80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  0800cc84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e0c  200002cc  0800cf50  000202cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200020d8  0800cf50  000220d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001710f  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ad4  00000000  00000000  0003740b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b0  00000000  00000000  0003aee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001210  00000000  00000000  0003c290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bdde  00000000  00000000  0003d4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a64e  00000000  00000000  0005927e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009acf3  00000000  00000000  000738cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010e5bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006378  00000000  00000000  0010e610  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002cc 	.word	0x200002cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c810 	.word	0x0800c810

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d0 	.word	0x200002d0
 80001dc:	0800c810 	.word	0x0800c810

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f5c:	b5b0      	push	{r4, r5, r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t Mode = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f66:	f000 fe31 	bl	8001bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f6a:	f000 f893 	bl	8001094 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000f6e:	f000 f8f9 	bl	8001164 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f72:	f000 fa2b 	bl	80013cc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f76:	f000 f967 	bl	8001248 <MX_I2C1_Init>
  MX_I2S2_Init();
 8000f7a:	f000 f993 	bl	80012a4 <MX_I2S2_Init>
  MX_I2S3_Init();
 8000f7e:	f000 f9bf 	bl	8001300 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000f82:	f000 f9ed 	bl	8001360 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000f86:	f000 f90d 	bl	80011a4 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 8000f8a:	f008 f80f 	bl	8008fac <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8000f8e:	4837      	ldr	r0, [pc, #220]	; (800106c <main+0x110>)
 8000f90:	f000 fef6 	bl	8001d80 <HAL_ADC_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 8000f94:	2101      	movs	r1, #1
 8000f96:	4836      	ldr	r0, [pc, #216]	; (8001070 <main+0x114>)
 8000f98:	f001 fd02 	bl	80029a0 <HAL_GPIO_ReadPin>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d00e      	beq.n	8000fc0 <main+0x64>
	  {
		  if(Mode)
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d002      	beq.n	8000fae <main+0x52>
		  {Mode = 0;}
 8000fa8:	2300      	movs	r3, #0
 8000faa:	71fb      	strb	r3, [r7, #7]
 8000fac:	e001      	b.n	8000fb2 <main+0x56>
		  else
		  {Mode = 1;}
 8000fae:	2301      	movs	r3, #1
 8000fb0:	71fb      	strb	r3, [r7, #7]
		  HAL_Delay(400);
 8000fb2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000fb6:	f000 fe7b 	bl	8001cb0 <HAL_Delay>
		  uwTick = 0;
 8000fba:	4b2e      	ldr	r3, [pc, #184]	; (8001074 <main+0x118>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
	  }
	  if (Mode)
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d0e6      	beq.n	8000f94 <main+0x38>
	  {
		  if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)  // Oczekiwanie na zakonczenie konwersji
 8000fc6:	210a      	movs	r1, #10
 8000fc8:	4828      	ldr	r0, [pc, #160]	; (800106c <main+0x110>)
 8000fca:	f000 ff8d 	bl	8001ee8 <HAL_ADC_PollForConversion>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d1df      	bne.n	8000f94 <main+0x38>
		  {
			  Resistance = AnalogToResistance(GsrRead);
 8000fd4:	4b28      	ldr	r3, [pc, #160]	; (8001078 <main+0x11c>)
 8000fd6:	881b      	ldrh	r3, [r3, #0]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 fad1 	bl	8001580 <AnalogToResistance>
 8000fde:	eef0 7a40 	vmov.f32	s15, s0
 8000fe2:	4b26      	ldr	r3, [pc, #152]	; (800107c <main+0x120>)
 8000fe4:	edc3 7a00 	vstr	s15, [r3]
			  Time = HAL_GetTick()/1000.0;
 8000fe8:	f000 fe56 	bl	8001c98 <HAL_GetTick>
 8000fec:	4603      	mov	r3, r0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fa90 	bl	8000514 <__aeabi_ui2d>
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	4b21      	ldr	r3, [pc, #132]	; (8001080 <main+0x124>)
 8000ffa:	f7ff fc2f 	bl	800085c <__aeabi_ddiv>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4610      	mov	r0, r2
 8001004:	4619      	mov	r1, r3
 8001006:	f7ff fdd7 	bl	8000bb8 <__aeabi_d2f>
 800100a:	4603      	mov	r3, r0
 800100c:	4a1d      	ldr	r2, [pc, #116]	; (8001084 <main+0x128>)
 800100e:	6013      	str	r3, [r2, #0]
			  GsrRead = HAL_ADC_GetValue(&hadc1);
 8001010:	4816      	ldr	r0, [pc, #88]	; (800106c <main+0x110>)
 8001012:	f000 fff4 	bl	8001ffe <HAL_ADC_GetValue>
 8001016:	4603      	mov	r3, r0
 8001018:	b29a      	uxth	r2, r3
 800101a:	4b17      	ldr	r3, [pc, #92]	; (8001078 <main+0x11c>)
 800101c:	801a      	strh	r2, [r3, #0]
			  UsbLen = sprintf(UsbSend, "%.1f; %.2f\n\r", Time, Resistance);
 800101e:	4b19      	ldr	r3, [pc, #100]	; (8001084 <main+0x128>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fa98 	bl	8000558 <__aeabi_f2d>
 8001028:	4604      	mov	r4, r0
 800102a:	460d      	mov	r5, r1
 800102c:	4b13      	ldr	r3, [pc, #76]	; (800107c <main+0x120>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fa91 	bl	8000558 <__aeabi_f2d>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	e9cd 2300 	strd	r2, r3, [sp]
 800103e:	4622      	mov	r2, r4
 8001040:	462b      	mov	r3, r5
 8001042:	4911      	ldr	r1, [pc, #68]	; (8001088 <main+0x12c>)
 8001044:	4811      	ldr	r0, [pc, #68]	; (800108c <main+0x130>)
 8001046:	f009 f96b 	bl	800a320 <siprintf>
 800104a:	4603      	mov	r3, r0
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b10      	ldr	r3, [pc, #64]	; (8001090 <main+0x134>)
 8001050:	701a      	strb	r2, [r3, #0]
			  CDC_Transmit_FS(UsbSend, UsbLen);
 8001052:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <main+0x134>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	4619      	mov	r1, r3
 8001058:	480c      	ldr	r0, [pc, #48]	; (800108c <main+0x130>)
 800105a:	f008 f865 	bl	8009128 <CDC_Transmit_FS>
			  HAL_ADC_Start(&hadc1);// Rozpoczecie nowej konwersji
 800105e:	4803      	ldr	r0, [pc, #12]	; (800106c <main+0x110>)
 8001060:	f000 fe8e 	bl	8001d80 <HAL_ADC_Start>
			  HAL_Delay(200);
 8001064:	20c8      	movs	r0, #200	; 0xc8
 8001066:	f000 fe23 	bl	8001cb0 <HAL_Delay>
	  if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 800106a:	e793      	b.n	8000f94 <main+0x38>
 800106c:	200002e8 	.word	0x200002e8
 8001070:	40020000 	.word	0x40020000
 8001074:	200004b8 	.word	0x200004b8
 8001078:	200004aa 	.word	0x200004aa
 800107c:	200004ac 	.word	0x200004ac
 8001080:	408f4000 	.word	0x408f4000
 8001084:	200004b0 	.word	0x200004b0
 8001088:	0800c828 	.word	0x0800c828
 800108c:	2000046c 	.word	0x2000046c
 8001090:	200004a8 	.word	0x200004a8

08001094 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b094      	sub	sp, #80	; 0x50
 8001098:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800109a:	f107 0320 	add.w	r3, r7, #32
 800109e:	2230      	movs	r2, #48	; 0x30
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f008 fcca 	bl	8009a3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a8:	f107 030c 	add.w	r3, r7, #12
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	60da      	str	r2, [r3, #12]
 80010b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010b8:	2300      	movs	r3, #0
 80010ba:	60bb      	str	r3, [r7, #8]
 80010bc:	4b27      	ldr	r3, [pc, #156]	; (800115c <SystemClock_Config+0xc8>)
 80010be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c0:	4a26      	ldr	r2, [pc, #152]	; (800115c <SystemClock_Config+0xc8>)
 80010c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010c6:	6413      	str	r3, [r2, #64]	; 0x40
 80010c8:	4b24      	ldr	r3, [pc, #144]	; (800115c <SystemClock_Config+0xc8>)
 80010ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010d4:	2300      	movs	r3, #0
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	4b21      	ldr	r3, [pc, #132]	; (8001160 <SystemClock_Config+0xcc>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a20      	ldr	r2, [pc, #128]	; (8001160 <SystemClock_Config+0xcc>)
 80010de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010e2:	6013      	str	r3, [r2, #0]
 80010e4:	4b1e      	ldr	r3, [pc, #120]	; (8001160 <SystemClock_Config+0xcc>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010f0:	2301      	movs	r3, #1
 80010f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010fa:	2302      	movs	r3, #2
 80010fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001102:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001104:	2304      	movs	r3, #4
 8001106:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001108:	23c0      	movs	r3, #192	; 0xc0
 800110a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800110c:	2304      	movs	r3, #4
 800110e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001110:	2308      	movs	r3, #8
 8001112:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001114:	f107 0320 	add.w	r3, r7, #32
 8001118:	4618      	mov	r0, r3
 800111a:	f003 fcd5 	bl	8004ac8 <HAL_RCC_OscConfig>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001124:	f000 fa4d 	bl	80015c2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001128:	230f      	movs	r3, #15
 800112a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800112c:	2302      	movs	r3, #2
 800112e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001134:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001138:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	2103      	movs	r1, #3
 8001144:	4618      	mov	r0, r3
 8001146:	f003 ff37 	bl	8004fb8 <HAL_RCC_ClockConfig>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001150:	f000 fa37 	bl	80015c2 <Error_Handler>
  }
}
 8001154:	bf00      	nop
 8001156:	3750      	adds	r7, #80	; 0x50
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40023800 	.word	0x40023800
 8001160:	40007000 	.word	0x40007000

08001164 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800116a:	463b      	mov	r3, r7
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]
 8001178:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800117a:	2301      	movs	r3, #1
 800117c:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 800117e:	23c8      	movs	r3, #200	; 0xc8
 8001180:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8001182:	2305      	movs	r3, #5
 8001184:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001186:	2302      	movs	r3, #2
 8001188:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800118a:	463b      	mov	r3, r7
 800118c:	4618      	mov	r0, r3
 800118e:	f004 f91f 	bl	80053d0 <HAL_RCCEx_PeriphCLKConfig>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8001198:	f000 fa13 	bl	80015c2 <Error_Handler>
  }
}
 800119c:	bf00      	nop
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011aa:	463b      	mov	r3, r7
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011b6:	4b21      	ldr	r3, [pc, #132]	; (800123c <MX_ADC1_Init+0x98>)
 80011b8:	4a21      	ldr	r2, [pc, #132]	; (8001240 <MX_ADC1_Init+0x9c>)
 80011ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011bc:	4b1f      	ldr	r3, [pc, #124]	; (800123c <MX_ADC1_Init+0x98>)
 80011be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011c4:	4b1d      	ldr	r3, [pc, #116]	; (800123c <MX_ADC1_Init+0x98>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011ca:	4b1c      	ldr	r3, [pc, #112]	; (800123c <MX_ADC1_Init+0x98>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011d0:	4b1a      	ldr	r3, [pc, #104]	; (800123c <MX_ADC1_Init+0x98>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011d6:	4b19      	ldr	r3, [pc, #100]	; (800123c <MX_ADC1_Init+0x98>)
 80011d8:	2200      	movs	r2, #0
 80011da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011de:	4b17      	ldr	r3, [pc, #92]	; (800123c <MX_ADC1_Init+0x98>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011e4:	4b15      	ldr	r3, [pc, #84]	; (800123c <MX_ADC1_Init+0x98>)
 80011e6:	4a17      	ldr	r2, [pc, #92]	; (8001244 <MX_ADC1_Init+0xa0>)
 80011e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ea:	4b14      	ldr	r3, [pc, #80]	; (800123c <MX_ADC1_Init+0x98>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011f0:	4b12      	ldr	r3, [pc, #72]	; (800123c <MX_ADC1_Init+0x98>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011f6:	4b11      	ldr	r3, [pc, #68]	; (800123c <MX_ADC1_Init+0x98>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011fe:	4b0f      	ldr	r3, [pc, #60]	; (800123c <MX_ADC1_Init+0x98>)
 8001200:	2201      	movs	r2, #1
 8001202:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001204:	480d      	ldr	r0, [pc, #52]	; (800123c <MX_ADC1_Init+0x98>)
 8001206:	f000 fd77 	bl	8001cf8 <HAL_ADC_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001210:	f000 f9d7 	bl	80015c2 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001214:	2301      	movs	r3, #1
 8001216:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001218:	2301      	movs	r3, #1
 800121a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800121c:	2307      	movs	r3, #7
 800121e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001220:	463b      	mov	r3, r7
 8001222:	4619      	mov	r1, r3
 8001224:	4805      	ldr	r0, [pc, #20]	; (800123c <MX_ADC1_Init+0x98>)
 8001226:	f000 fef7 	bl	8002018 <HAL_ADC_ConfigChannel>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001230:	f000 f9c7 	bl	80015c2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001234:	bf00      	nop
 8001236:	3710      	adds	r7, #16
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	200002e8 	.word	0x200002e8
 8001240:	40012000 	.word	0x40012000
 8001244:	0f000001 	.word	0x0f000001

08001248 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800124c:	4b12      	ldr	r3, [pc, #72]	; (8001298 <MX_I2C1_Init+0x50>)
 800124e:	4a13      	ldr	r2, [pc, #76]	; (800129c <MX_I2C1_Init+0x54>)
 8001250:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001252:	4b11      	ldr	r3, [pc, #68]	; (8001298 <MX_I2C1_Init+0x50>)
 8001254:	4a12      	ldr	r2, [pc, #72]	; (80012a0 <MX_I2C1_Init+0x58>)
 8001256:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001258:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <MX_I2C1_Init+0x50>)
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800125e:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <MX_I2C1_Init+0x50>)
 8001260:	2200      	movs	r2, #0
 8001262:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <MX_I2C1_Init+0x50>)
 8001266:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800126a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800126c:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <MX_I2C1_Init+0x50>)
 800126e:	2200      	movs	r2, #0
 8001270:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001272:	4b09      	ldr	r3, [pc, #36]	; (8001298 <MX_I2C1_Init+0x50>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001278:	4b07      	ldr	r3, [pc, #28]	; (8001298 <MX_I2C1_Init+0x50>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <MX_I2C1_Init+0x50>)
 8001280:	2200      	movs	r2, #0
 8001282:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001284:	4804      	ldr	r0, [pc, #16]	; (8001298 <MX_I2C1_Init+0x50>)
 8001286:	f001 fbbd 	bl	8002a04 <HAL_I2C_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001290:	f000 f997 	bl	80015c2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000330 	.word	0x20000330
 800129c:	40005400 	.word	0x40005400
 80012a0:	000186a0 	.word	0x000186a0

080012a4 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80012a8:	4b12      	ldr	r3, [pc, #72]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012aa:	4a13      	ldr	r2, [pc, #76]	; (80012f8 <MX_I2S2_Init+0x54>)
 80012ac:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80012ae:	4b11      	ldr	r3, [pc, #68]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012b4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80012b6:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80012bc:	4b0d      	ldr	r3, [pc, #52]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80012c2:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80012c8:	4b0a      	ldr	r3, [pc, #40]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012ca:	4a0c      	ldr	r2, [pc, #48]	; (80012fc <MX_I2S2_Init+0x58>)
 80012cc:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80012ce:	4b09      	ldr	r3, [pc, #36]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80012d4:	4b07      	ldr	r3, [pc, #28]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80012da:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012dc:	2201      	movs	r2, #1
 80012de:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80012e0:	4804      	ldr	r0, [pc, #16]	; (80012f4 <MX_I2S2_Init+0x50>)
 80012e2:	f001 fcd3 	bl	8002c8c <HAL_I2S_Init>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 80012ec:	f000 f969 	bl	80015c2 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20000384 	.word	0x20000384
 80012f8:	40003800 	.word	0x40003800
 80012fc:	00017700 	.word	0x00017700

08001300 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001304:	4b13      	ldr	r3, [pc, #76]	; (8001354 <MX_I2S3_Init+0x54>)
 8001306:	4a14      	ldr	r2, [pc, #80]	; (8001358 <MX_I2S3_Init+0x58>)
 8001308:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800130a:	4b12      	ldr	r3, [pc, #72]	; (8001354 <MX_I2S3_Init+0x54>)
 800130c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001310:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001312:	4b10      	ldr	r3, [pc, #64]	; (8001354 <MX_I2S3_Init+0x54>)
 8001314:	2200      	movs	r2, #0
 8001316:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001318:	4b0e      	ldr	r3, [pc, #56]	; (8001354 <MX_I2S3_Init+0x54>)
 800131a:	2200      	movs	r2, #0
 800131c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800131e:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <MX_I2S3_Init+0x54>)
 8001320:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001324:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001326:	4b0b      	ldr	r3, [pc, #44]	; (8001354 <MX_I2S3_Init+0x54>)
 8001328:	4a0c      	ldr	r2, [pc, #48]	; (800135c <MX_I2S3_Init+0x5c>)
 800132a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800132c:	4b09      	ldr	r3, [pc, #36]	; (8001354 <MX_I2S3_Init+0x54>)
 800132e:	2200      	movs	r2, #0
 8001330:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001332:	4b08      	ldr	r3, [pc, #32]	; (8001354 <MX_I2S3_Init+0x54>)
 8001334:	2200      	movs	r2, #0
 8001336:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001338:	4b06      	ldr	r3, [pc, #24]	; (8001354 <MX_I2S3_Init+0x54>)
 800133a:	2200      	movs	r2, #0
 800133c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800133e:	4805      	ldr	r0, [pc, #20]	; (8001354 <MX_I2S3_Init+0x54>)
 8001340:	f001 fca4 	bl	8002c8c <HAL_I2S_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800134a:	f000 f93a 	bl	80015c2 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	200003cc 	.word	0x200003cc
 8001358:	40003c00 	.word	0x40003c00
 800135c:	00017700 	.word	0x00017700

08001360 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001364:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001366:	4a18      	ldr	r2, [pc, #96]	; (80013c8 <MX_SPI1_Init+0x68>)
 8001368:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800136a:	4b16      	ldr	r3, [pc, #88]	; (80013c4 <MX_SPI1_Init+0x64>)
 800136c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001370:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001372:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001378:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <MX_SPI1_Init+0x64>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800137e:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001386:	2200      	movs	r2, #0
 8001388:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800138a:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <MX_SPI1_Init+0x64>)
 800138c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001390:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001394:	2200      	movs	r2, #0
 8001396:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001398:	4b0a      	ldr	r3, [pc, #40]	; (80013c4 <MX_SPI1_Init+0x64>)
 800139a:	2200      	movs	r2, #0
 800139c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <MX_SPI1_Init+0x64>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013a4:	4b07      	ldr	r3, [pc, #28]	; (80013c4 <MX_SPI1_Init+0x64>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <MX_SPI1_Init+0x64>)
 80013ac:	220a      	movs	r2, #10
 80013ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013b0:	4804      	ldr	r0, [pc, #16]	; (80013c4 <MX_SPI1_Init+0x64>)
 80013b2:	f004 f95d 	bl	8005670 <HAL_SPI_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013bc:	f000 f901 	bl	80015c2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000414 	.word	0x20000414
 80013c8:	40013000 	.word	0x40013000

080013cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08c      	sub	sp, #48	; 0x30
 80013d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d2:	f107 031c 	add.w	r3, r7, #28
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
 80013e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	61bb      	str	r3, [r7, #24]
 80013e6:	4b61      	ldr	r3, [pc, #388]	; (800156c <MX_GPIO_Init+0x1a0>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a60      	ldr	r2, [pc, #384]	; (800156c <MX_GPIO_Init+0x1a0>)
 80013ec:	f043 0310 	orr.w	r3, r3, #16
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b5e      	ldr	r3, [pc, #376]	; (800156c <MX_GPIO_Init+0x1a0>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0310 	and.w	r3, r3, #16
 80013fa:	61bb      	str	r3, [r7, #24]
 80013fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
 8001402:	4b5a      	ldr	r3, [pc, #360]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a59      	ldr	r2, [pc, #356]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b57      	ldr	r3, [pc, #348]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
 800141e:	4b53      	ldr	r3, [pc, #332]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	4a52      	ldr	r2, [pc, #328]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001428:	6313      	str	r3, [r2, #48]	; 0x30
 800142a:	4b50      	ldr	r3, [pc, #320]	; (800156c <MX_GPIO_Init+0x1a0>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001432:	613b      	str	r3, [r7, #16]
 8001434:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	4b4c      	ldr	r3, [pc, #304]	; (800156c <MX_GPIO_Init+0x1a0>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	4a4b      	ldr	r2, [pc, #300]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6313      	str	r3, [r2, #48]	; 0x30
 8001446:	4b49      	ldr	r3, [pc, #292]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	4b45      	ldr	r3, [pc, #276]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	4a44      	ldr	r2, [pc, #272]	; (800156c <MX_GPIO_Init+0x1a0>)
 800145c:	f043 0302 	orr.w	r3, r3, #2
 8001460:	6313      	str	r3, [r2, #48]	; 0x30
 8001462:	4b42      	ldr	r3, [pc, #264]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	4b3e      	ldr	r3, [pc, #248]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	4a3d      	ldr	r2, [pc, #244]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001478:	f043 0308 	orr.w	r3, r3, #8
 800147c:	6313      	str	r3, [r2, #48]	; 0x30
 800147e:	4b3b      	ldr	r3, [pc, #236]	; (800156c <MX_GPIO_Init+0x1a0>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	2108      	movs	r1, #8
 800148e:	4838      	ldr	r0, [pc, #224]	; (8001570 <MX_GPIO_Init+0x1a4>)
 8001490:	f001 fa9e 	bl	80029d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001494:	2201      	movs	r2, #1
 8001496:	2101      	movs	r1, #1
 8001498:	4836      	ldr	r0, [pc, #216]	; (8001574 <MX_GPIO_Init+0x1a8>)
 800149a:	f001 fa99 	bl	80029d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800149e:	2200      	movs	r2, #0
 80014a0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80014a4:	4834      	ldr	r0, [pc, #208]	; (8001578 <MX_GPIO_Init+0x1ac>)
 80014a6:	f001 fa93 	bl	80029d0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 80014aa:	2304      	movs	r3, #4
 80014ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 80014b6:	f107 031c 	add.w	r3, r7, #28
 80014ba:	4619      	mov	r1, r3
 80014bc:	482c      	ldr	r0, [pc, #176]	; (8001570 <MX_GPIO_Init+0x1a4>)
 80014be:	f001 f8eb 	bl	8002698 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80014c2:	2308      	movs	r3, #8
 80014c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c6:	2301      	movs	r3, #1
 80014c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80014d2:	f107 031c 	add.w	r3, r7, #28
 80014d6:	4619      	mov	r1, r3
 80014d8:	4825      	ldr	r0, [pc, #148]	; (8001570 <MX_GPIO_Init+0x1a4>)
 80014da:	f001 f8dd 	bl	8002698 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 80014de:	2332      	movs	r3, #50	; 0x32
 80014e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80014e2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80014e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014ec:	f107 031c 	add.w	r3, r7, #28
 80014f0:	4619      	mov	r1, r3
 80014f2:	481f      	ldr	r0, [pc, #124]	; (8001570 <MX_GPIO_Init+0x1a4>)
 80014f4:	f001 f8d0 	bl	8002698 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80014f8:	2301      	movs	r3, #1
 80014fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fc:	2301      	movs	r3, #1
 80014fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001500:	2300      	movs	r3, #0
 8001502:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001504:	2300      	movs	r3, #0
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001508:	f107 031c 	add.w	r3, r7, #28
 800150c:	4619      	mov	r1, r3
 800150e:	4819      	ldr	r0, [pc, #100]	; (8001574 <MX_GPIO_Init+0x1a8>)
 8001510:	f001 f8c2 	bl	8002698 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001514:	2301      	movs	r3, #1
 8001516:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001518:	2300      	movs	r3, #0
 800151a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	4619      	mov	r1, r3
 8001526:	4815      	ldr	r0, [pc, #84]	; (800157c <MX_GPIO_Init+0x1b0>)
 8001528:	f001 f8b6 	bl	8002698 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800152c:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001530:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001532:	2301      	movs	r3, #1
 8001534:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153a:	2300      	movs	r3, #0
 800153c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800153e:	f107 031c 	add.w	r3, r7, #28
 8001542:	4619      	mov	r1, r3
 8001544:	480c      	ldr	r0, [pc, #48]	; (8001578 <MX_GPIO_Init+0x1ac>)
 8001546:	f001 f8a7 	bl	8002698 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800154a:	2320      	movs	r3, #32
 800154c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800154e:	2300      	movs	r3, #0
 8001550:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001556:	f107 031c 	add.w	r3, r7, #28
 800155a:	4619      	mov	r1, r3
 800155c:	4806      	ldr	r0, [pc, #24]	; (8001578 <MX_GPIO_Init+0x1ac>)
 800155e:	f001 f89b 	bl	8002698 <HAL_GPIO_Init>

}
 8001562:	bf00      	nop
 8001564:	3730      	adds	r7, #48	; 0x30
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40023800 	.word	0x40023800
 8001570:	40021000 	.word	0x40021000
 8001574:	40020800 	.word	0x40020800
 8001578:	40020c00 	.word	0x40020c00
 800157c:	40020000 	.word	0x40020000

08001580 <AnalogToResistance>:

/* USER CODE BEGIN 4 */
float AnalogToResistance(uint16_t AnalogSingal)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	80fb      	strh	r3, [r7, #6]
	float Resistance = ((4096+2 * AnalogSingal) * 10000)/(2048 - AnalogSingal);
 800158a:	88fb      	ldrh	r3, [r7, #6]
 800158c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001590:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001594:	fb03 f202 	mul.w	r2, r3, r2
 8001598:	88fb      	ldrh	r3, [r7, #6]
 800159a:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800159e:	fb92 f3f3 	sdiv	r3, r2, r3
 80015a2:	ee07 3a90 	vmov	s15, r3
 80015a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015aa:	edc7 7a03 	vstr	s15, [r7, #12]
	return Resistance;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	ee07 3a90 	vmov	s15, r3
}
 80015b4:	eeb0 0a67 	vmov.f32	s0, s15
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015c6:	b672      	cpsid	i
}
 80015c8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015ca:	e7fe      	b.n	80015ca <Error_Handler+0x8>

080015cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	4b10      	ldr	r3, [pc, #64]	; (8001618 <HAL_MspInit+0x4c>)
 80015d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015da:	4a0f      	ldr	r2, [pc, #60]	; (8001618 <HAL_MspInit+0x4c>)
 80015dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015e0:	6453      	str	r3, [r2, #68]	; 0x44
 80015e2:	4b0d      	ldr	r3, [pc, #52]	; (8001618 <HAL_MspInit+0x4c>)
 80015e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	603b      	str	r3, [r7, #0]
 80015f2:	4b09      	ldr	r3, [pc, #36]	; (8001618 <HAL_MspInit+0x4c>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	4a08      	ldr	r2, [pc, #32]	; (8001618 <HAL_MspInit+0x4c>)
 80015f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015fc:	6413      	str	r3, [r2, #64]	; 0x40
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <HAL_MspInit+0x4c>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001606:	603b      	str	r3, [r7, #0]
 8001608:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800160a:	2007      	movs	r0, #7
 800160c:	f001 f802 	bl	8002614 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40023800 	.word	0x40023800

0800161c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08a      	sub	sp, #40	; 0x28
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a17      	ldr	r2, [pc, #92]	; (8001698 <HAL_ADC_MspInit+0x7c>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d127      	bne.n	800168e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	4b16      	ldr	r3, [pc, #88]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001646:	4a15      	ldr	r2, [pc, #84]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800164c:	6453      	str	r3, [r2, #68]	; 0x44
 800164e:	4b13      	ldr	r3, [pc, #76]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	4b0f      	ldr	r3, [pc, #60]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	4a0e      	ldr	r2, [pc, #56]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
 800166a:	4b0c      	ldr	r3, [pc, #48]	; (800169c <HAL_ADC_MspInit+0x80>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001676:	2302      	movs	r3, #2
 8001678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167a:	2303      	movs	r3, #3
 800167c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	4619      	mov	r1, r3
 8001688:	4805      	ldr	r0, [pc, #20]	; (80016a0 <HAL_ADC_MspInit+0x84>)
 800168a:	f001 f805 	bl	8002698 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800168e:	bf00      	nop
 8001690:	3728      	adds	r7, #40	; 0x28
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40012000 	.word	0x40012000
 800169c:	40023800 	.word	0x40023800
 80016a0:	40020000 	.word	0x40020000

080016a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08a      	sub	sp, #40	; 0x28
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a19      	ldr	r2, [pc, #100]	; (8001728 <HAL_I2C_MspInit+0x84>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d12c      	bne.n	8001720 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	613b      	str	r3, [r7, #16]
 80016ca:	4b18      	ldr	r3, [pc, #96]	; (800172c <HAL_I2C_MspInit+0x88>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a17      	ldr	r2, [pc, #92]	; (800172c <HAL_I2C_MspInit+0x88>)
 80016d0:	f043 0302 	orr.w	r3, r3, #2
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <HAL_I2C_MspInit+0x88>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	613b      	str	r3, [r7, #16]
 80016e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80016e2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80016e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e8:	2312      	movs	r3, #18
 80016ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f0:	2300      	movs	r3, #0
 80016f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016f4:	2304      	movs	r3, #4
 80016f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	480c      	ldr	r0, [pc, #48]	; (8001730 <HAL_I2C_MspInit+0x8c>)
 8001700:	f000 ffca 	bl	8002698 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	4b08      	ldr	r3, [pc, #32]	; (800172c <HAL_I2C_MspInit+0x88>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	4a07      	ldr	r2, [pc, #28]	; (800172c <HAL_I2C_MspInit+0x88>)
 800170e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001712:	6413      	str	r3, [r2, #64]	; 0x40
 8001714:	4b05      	ldr	r3, [pc, #20]	; (800172c <HAL_I2C_MspInit+0x88>)
 8001716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001718:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001720:	bf00      	nop
 8001722:	3728      	adds	r7, #40	; 0x28
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40005400 	.word	0x40005400
 800172c:	40023800 	.word	0x40023800
 8001730:	40020400 	.word	0x40020400

08001734 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08e      	sub	sp, #56	; 0x38
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a59      	ldr	r2, [pc, #356]	; (80018b8 <HAL_I2S_MspInit+0x184>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d15b      	bne.n	800180e <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	623b      	str	r3, [r7, #32]
 800175a:	4b58      	ldr	r3, [pc, #352]	; (80018bc <HAL_I2S_MspInit+0x188>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	4a57      	ldr	r2, [pc, #348]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001760:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001764:	6413      	str	r3, [r2, #64]	; 0x40
 8001766:	4b55      	ldr	r3, [pc, #340]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800176e:	623b      	str	r3, [r7, #32]
 8001770:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	61fb      	str	r3, [r7, #28]
 8001776:	4b51      	ldr	r3, [pc, #324]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a50      	ldr	r2, [pc, #320]	; (80018bc <HAL_I2S_MspInit+0x188>)
 800177c:	f043 0304 	orr.w	r3, r3, #4
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b4e      	ldr	r3, [pc, #312]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f003 0304 	and.w	r3, r3, #4
 800178a:	61fb      	str	r3, [r7, #28]
 800178c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	61bb      	str	r3, [r7, #24]
 8001792:	4b4a      	ldr	r3, [pc, #296]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	4a49      	ldr	r2, [pc, #292]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001798:	f043 0302 	orr.w	r3, r3, #2
 800179c:	6313      	str	r3, [r2, #48]	; 0x30
 800179e:	4b47      	ldr	r3, [pc, #284]	; (80018bc <HAL_I2S_MspInit+0x188>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	61bb      	str	r3, [r7, #24]
 80017a8:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017aa:	2304      	movs	r3, #4
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ae:	2302      	movs	r3, #2
 80017b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 80017ba:	2306      	movs	r3, #6
 80017bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c2:	4619      	mov	r1, r3
 80017c4:	483e      	ldr	r0, [pc, #248]	; (80018c0 <HAL_I2S_MspInit+0x18c>)
 80017c6:	f000 ff67 	bl	8002698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80017ca:	2308      	movs	r3, #8
 80017cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ce:	2302      	movs	r3, #2
 80017d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d6:	2300      	movs	r3, #0
 80017d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017da:	2305      	movs	r3, #5
 80017dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e2:	4619      	mov	r1, r3
 80017e4:	4836      	ldr	r0, [pc, #216]	; (80018c0 <HAL_I2S_MspInit+0x18c>)
 80017e6:	f000 ff57 	bl	8002698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80017ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f8:	2300      	movs	r3, #0
 80017fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017fc:	2305      	movs	r3, #5
 80017fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001800:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001804:	4619      	mov	r1, r3
 8001806:	482f      	ldr	r0, [pc, #188]	; (80018c4 <HAL_I2S_MspInit+0x190>)
 8001808:	f000 ff46 	bl	8002698 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800180c:	e04f      	b.n	80018ae <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a2d      	ldr	r2, [pc, #180]	; (80018c8 <HAL_I2S_MspInit+0x194>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d14a      	bne.n	80018ae <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
 800181c:	4b27      	ldr	r3, [pc, #156]	; (80018bc <HAL_I2S_MspInit+0x188>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001820:	4a26      	ldr	r2, [pc, #152]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001822:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001826:	6413      	str	r3, [r2, #64]	; 0x40
 8001828:	4b24      	ldr	r3, [pc, #144]	; (80018bc <HAL_I2S_MspInit+0x188>)
 800182a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001834:	2300      	movs	r3, #0
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	4b20      	ldr	r3, [pc, #128]	; (80018bc <HAL_I2S_MspInit+0x188>)
 800183a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183c:	4a1f      	ldr	r2, [pc, #124]	; (80018bc <HAL_I2S_MspInit+0x188>)
 800183e:	f043 0301 	orr.w	r3, r3, #1
 8001842:	6313      	str	r3, [r2, #48]	; 0x30
 8001844:	4b1d      	ldr	r3, [pc, #116]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001848:	f003 0301 	and.w	r3, r3, #1
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001858:	4a18      	ldr	r2, [pc, #96]	; (80018bc <HAL_I2S_MspInit+0x188>)
 800185a:	f043 0304 	orr.w	r3, r3, #4
 800185e:	6313      	str	r3, [r2, #48]	; 0x30
 8001860:	4b16      	ldr	r3, [pc, #88]	; (80018bc <HAL_I2S_MspInit+0x188>)
 8001862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001864:	f003 0304 	and.w	r3, r3, #4
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800186c:	2310      	movs	r3, #16
 800186e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001870:	2302      	movs	r3, #2
 8001872:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001878:	2300      	movs	r3, #0
 800187a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800187c:	2306      	movs	r3, #6
 800187e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001884:	4619      	mov	r1, r3
 8001886:	4811      	ldr	r0, [pc, #68]	; (80018cc <HAL_I2S_MspInit+0x198>)
 8001888:	f000 ff06 	bl	8002698 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800188c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001892:	2302      	movs	r3, #2
 8001894:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	2300      	movs	r3, #0
 800189c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800189e:	2306      	movs	r3, #6
 80018a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a6:	4619      	mov	r1, r3
 80018a8:	4805      	ldr	r0, [pc, #20]	; (80018c0 <HAL_I2S_MspInit+0x18c>)
 80018aa:	f000 fef5 	bl	8002698 <HAL_GPIO_Init>
}
 80018ae:	bf00      	nop
 80018b0:	3738      	adds	r7, #56	; 0x38
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40003800 	.word	0x40003800
 80018bc:	40023800 	.word	0x40023800
 80018c0:	40020800 	.word	0x40020800
 80018c4:	40020400 	.word	0x40020400
 80018c8:	40003c00 	.word	0x40003c00
 80018cc:	40020000 	.word	0x40020000

080018d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b08a      	sub	sp, #40	; 0x28
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
 80018e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a19      	ldr	r2, [pc, #100]	; (8001954 <HAL_SPI_MspInit+0x84>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d12b      	bne.n	800194a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	613b      	str	r3, [r7, #16]
 80018f6:	4b18      	ldr	r3, [pc, #96]	; (8001958 <HAL_SPI_MspInit+0x88>)
 80018f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fa:	4a17      	ldr	r2, [pc, #92]	; (8001958 <HAL_SPI_MspInit+0x88>)
 80018fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001900:	6453      	str	r3, [r2, #68]	; 0x44
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <HAL_SPI_MspInit+0x88>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001906:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800190a:	613b      	str	r3, [r7, #16]
 800190c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	4b11      	ldr	r3, [pc, #68]	; (8001958 <HAL_SPI_MspInit+0x88>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	4a10      	ldr	r2, [pc, #64]	; (8001958 <HAL_SPI_MspInit+0x88>)
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	6313      	str	r3, [r2, #48]	; 0x30
 800191e:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <HAL_SPI_MspInit+0x88>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800192a:	23e0      	movs	r3, #224	; 0xe0
 800192c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192e:	2302      	movs	r3, #2
 8001930:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001936:	2303      	movs	r3, #3
 8001938:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800193a:	2305      	movs	r3, #5
 800193c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	4619      	mov	r1, r3
 8001944:	4805      	ldr	r0, [pc, #20]	; (800195c <HAL_SPI_MspInit+0x8c>)
 8001946:	f000 fea7 	bl	8002698 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800194a:	bf00      	nop
 800194c:	3728      	adds	r7, #40	; 0x28
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40013000 	.word	0x40013000
 8001958:	40023800 	.word	0x40023800
 800195c:	40020000 	.word	0x40020000

08001960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001964:	e7fe      	b.n	8001964 <NMI_Handler+0x4>

08001966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800196a:	e7fe      	b.n	800196a <HardFault_Handler+0x4>

0800196c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001970:	e7fe      	b.n	8001970 <MemManage_Handler+0x4>

08001972 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001976:	e7fe      	b.n	8001976 <BusFault_Handler+0x4>

08001978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800197c:	e7fe      	b.n	800197c <UsageFault_Handler+0x4>

0800197e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800197e:	b480      	push	{r7}
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ac:	f000 f960 	bl	8001c70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019b0:	bf00      	nop
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80019b8:	4802      	ldr	r0, [pc, #8]	; (80019c4 <OTG_FS_IRQHandler+0x10>)
 80019ba:	f001 ff57 	bl	800386c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	2000199c 	.word	0x2000199c

080019c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
	return 1;
 80019cc:	2301      	movs	r3, #1
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <_kill>:

int _kill(int pid, int sig)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019e2:	f008 f801 	bl	80099e8 <__errno>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2216      	movs	r2, #22
 80019ea:	601a      	str	r2, [r3, #0]
	return -1;
 80019ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <_exit>:

void _exit (int status)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a00:	f04f 31ff 	mov.w	r1, #4294967295
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f7ff ffe7 	bl	80019d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a0a:	e7fe      	b.n	8001a0a <_exit+0x12>

08001a0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	e00a      	b.n	8001a34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a1e:	f3af 8000 	nop.w
 8001a22:	4601      	mov	r1, r0
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	1c5a      	adds	r2, r3, #1
 8001a28:	60ba      	str	r2, [r7, #8]
 8001a2a:	b2ca      	uxtb	r2, r1
 8001a2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	3301      	adds	r3, #1
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	dbf0      	blt.n	8001a1e <_read+0x12>
	}

return len;
 8001a3c:	687b      	ldr	r3, [r7, #4]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e009      	b.n	8001a6c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	1c5a      	adds	r2, r3, #1
 8001a5c:	60ba      	str	r2, [r7, #8]
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	dbf1      	blt.n	8001a58 <_write+0x12>
	}
	return len;
 8001a74:	687b      	ldr	r3, [r7, #4]
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3718      	adds	r7, #24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <_close>:

int _close(int file)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b083      	sub	sp, #12
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
	return -1;
 8001a86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001aa6:	605a      	str	r2, [r3, #4]
	return 0;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <_isatty>:

int _isatty(int file)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b083      	sub	sp, #12
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
	return 1;
 8001abe:	2301      	movs	r3, #1
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
	return 0;
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3714      	adds	r7, #20
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af0:	4a14      	ldr	r2, [pc, #80]	; (8001b44 <_sbrk+0x5c>)
 8001af2:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <_sbrk+0x60>)
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001afc:	4b13      	ldr	r3, [pc, #76]	; (8001b4c <_sbrk+0x64>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d102      	bne.n	8001b0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b04:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <_sbrk+0x64>)
 8001b06:	4a12      	ldr	r2, [pc, #72]	; (8001b50 <_sbrk+0x68>)
 8001b08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b0a:	4b10      	ldr	r3, [pc, #64]	; (8001b4c <_sbrk+0x64>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d207      	bcs.n	8001b28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b18:	f007 ff66 	bl	80099e8 <__errno>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	220c      	movs	r2, #12
 8001b20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b22:	f04f 33ff 	mov.w	r3, #4294967295
 8001b26:	e009      	b.n	8001b3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b28:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <_sbrk+0x64>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b2e:	4b07      	ldr	r3, [pc, #28]	; (8001b4c <_sbrk+0x64>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4413      	add	r3, r2
 8001b36:	4a05      	ldr	r2, [pc, #20]	; (8001b4c <_sbrk+0x64>)
 8001b38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3718      	adds	r7, #24
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20020000 	.word	0x20020000
 8001b48:	00000400 	.word	0x00000400
 8001b4c:	200004b4 	.word	0x200004b4
 8001b50:	200020d8 	.word	0x200020d8

08001b54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b58:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <SystemInit+0x20>)
 8001b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b5e:	4a05      	ldr	r2, [pc, #20]	; (8001b74 <SystemInit+0x20>)
 8001b60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bb0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b7c:	480d      	ldr	r0, [pc, #52]	; (8001bb4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b7e:	490e      	ldr	r1, [pc, #56]	; (8001bb8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b80:	4a0e      	ldr	r2, [pc, #56]	; (8001bbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b84:	e002      	b.n	8001b8c <LoopCopyDataInit>

08001b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b8a:	3304      	adds	r3, #4

08001b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b90:	d3f9      	bcc.n	8001b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b92:	4a0b      	ldr	r2, [pc, #44]	; (8001bc0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b94:	4c0b      	ldr	r4, [pc, #44]	; (8001bc4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b98:	e001      	b.n	8001b9e <LoopFillZerobss>

08001b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b9c:	3204      	adds	r2, #4

08001b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ba0:	d3fb      	bcc.n	8001b9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ba2:	f7ff ffd7 	bl	8001b54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ba6:	f007 ff25 	bl	80099f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001baa:	f7ff f9d7 	bl	8000f5c <main>
  bx  lr    
 8001bae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bb8:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8001bbc:	0800cc84 	.word	0x0800cc84
  ldr r2, =_sbss
 8001bc0:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8001bc4:	200020d8 	.word	0x200020d8

08001bc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bc8:	e7fe      	b.n	8001bc8 <ADC_IRQHandler>
	...

08001bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <HAL_Init+0x40>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	; (8001c0c <HAL_Init+0x40>)
 8001bd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	; (8001c0c <HAL_Init+0x40>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <HAL_Init+0x40>)
 8001be2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001be6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be8:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <HAL_Init+0x40>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a07      	ldr	r2, [pc, #28]	; (8001c0c <HAL_Init+0x40>)
 8001bee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf4:	2003      	movs	r0, #3
 8001bf6:	f000 fd0d 	bl	8002614 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bfa:	2000      	movs	r0, #0
 8001bfc:	f000 f808 	bl	8001c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c00:	f7ff fce4 	bl	80015cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40023c00 	.word	0x40023c00

08001c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c18:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <HAL_InitTick+0x54>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	4b12      	ldr	r3, [pc, #72]	; (8001c68 <HAL_InitTick+0x58>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	4619      	mov	r1, r3
 8001c22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 fd25 	bl	800267e <HAL_SYSTICK_Config>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e00e      	b.n	8001c5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2b0f      	cmp	r3, #15
 8001c42:	d80a      	bhi.n	8001c5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c44:	2200      	movs	r2, #0
 8001c46:	6879      	ldr	r1, [r7, #4]
 8001c48:	f04f 30ff 	mov.w	r0, #4294967295
 8001c4c:	f000 fced 	bl	800262a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c50:	4a06      	ldr	r2, [pc, #24]	; (8001c6c <HAL_InitTick+0x5c>)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
 8001c58:	e000      	b.n	8001c5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000000 	.word	0x20000000
 8001c68:	20000008 	.word	0x20000008
 8001c6c:	20000004 	.word	0x20000004

08001c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c74:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <HAL_IncTick+0x20>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <HAL_IncTick+0x24>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4413      	add	r3, r2
 8001c80:	4a04      	ldr	r2, [pc, #16]	; (8001c94 <HAL_IncTick+0x24>)
 8001c82:	6013      	str	r3, [r2, #0]
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	20000008 	.word	0x20000008
 8001c94:	200004b8 	.word	0x200004b8

08001c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <HAL_GetTick+0x14>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	200004b8 	.word	0x200004b8

08001cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb8:	f7ff ffee 	bl	8001c98 <HAL_GetTick>
 8001cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc8:	d005      	beq.n	8001cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cca:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <HAL_Delay+0x44>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cd6:	bf00      	nop
 8001cd8:	f7ff ffde 	bl	8001c98 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d8f7      	bhi.n	8001cd8 <HAL_Delay+0x28>
  {
  }
}
 8001ce8:	bf00      	nop
 8001cea:	bf00      	nop
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000008 	.word	0x20000008

08001cf8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d00:	2300      	movs	r3, #0
 8001d02:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e033      	b.n	8001d76 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d109      	bne.n	8001d2a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7ff fc80 	bl	800161c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d118      	bne.n	8001d68 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d3e:	f023 0302 	bic.w	r3, r3, #2
 8001d42:	f043 0202 	orr.w	r2, r3, #2
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 fa96 	bl	800227c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	f023 0303 	bic.w	r3, r3, #3
 8001d5e:	f043 0201 	orr.w	r2, r3, #1
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	641a      	str	r2, [r3, #64]	; 0x40
 8001d66:	e001      	b.n	8001d6c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b085      	sub	sp, #20
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d101      	bne.n	8001d9a <HAL_ADC_Start+0x1a>
 8001d96:	2302      	movs	r3, #2
 8001d98:	e097      	b.n	8001eca <HAL_ADC_Start+0x14a>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d018      	beq.n	8001de2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689a      	ldr	r2, [r3, #8]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f042 0201 	orr.w	r2, r2, #1
 8001dbe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dc0:	4b45      	ldr	r3, [pc, #276]	; (8001ed8 <HAL_ADC_Start+0x158>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a45      	ldr	r2, [pc, #276]	; (8001edc <HAL_ADC_Start+0x15c>)
 8001dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dca:	0c9a      	lsrs	r2, r3, #18
 8001dcc:	4613      	mov	r3, r2
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	4413      	add	r3, r2
 8001dd2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001dd4:	e002      	b.n	8001ddc <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1f9      	bne.n	8001dd6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d15f      	bne.n	8001eb0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001df8:	f023 0301 	bic.w	r3, r3, #1
 8001dfc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d007      	beq.n	8001e22 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e1a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e2e:	d106      	bne.n	8001e3e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e34:	f023 0206 	bic.w	r2, r3, #6
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	645a      	str	r2, [r3, #68]	; 0x44
 8001e3c:	e002      	b.n	8001e44 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e4c:	4b24      	ldr	r3, [pc, #144]	; (8001ee0 <HAL_ADC_Start+0x160>)
 8001e4e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001e58:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f003 031f 	and.w	r3, r3, #31
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d10f      	bne.n	8001e86 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d129      	bne.n	8001ec8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	689a      	ldr	r2, [r3, #8]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	e020      	b.n	8001ec8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a16      	ldr	r2, [pc, #88]	; (8001ee4 <HAL_ADC_Start+0x164>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d11b      	bne.n	8001ec8 <HAL_ADC_Start+0x148>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d114      	bne.n	8001ec8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	689a      	ldr	r2, [r3, #8]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	e00b      	b.n	8001ec8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	f043 0210 	orr.w	r2, r3, #16
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec0:	f043 0201 	orr.w	r2, r3, #1
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	20000000 	.word	0x20000000
 8001edc:	431bde83 	.word	0x431bde83
 8001ee0:	40012300 	.word	0x40012300
 8001ee4:	40012000 	.word	0x40012000

08001ee8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f04:	d113      	bne.n	8001f2e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f14:	d10b      	bne.n	8001f2e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	f043 0220 	orr.w	r2, r3, #32
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e063      	b.n	8001ff6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001f2e:	f7ff feb3 	bl	8001c98 <HAL_GetTick>
 8001f32:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f34:	e021      	b.n	8001f7a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f3c:	d01d      	beq.n	8001f7a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d007      	beq.n	8001f54 <HAL_ADC_PollForConversion+0x6c>
 8001f44:	f7ff fea8 	bl	8001c98 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d212      	bcs.n	8001f7a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d00b      	beq.n	8001f7a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	f043 0204 	orr.w	r2, r3, #4
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e03d      	b.n	8001ff6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d1d6      	bne.n	8001f36 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f06f 0212 	mvn.w	r2, #18
 8001f90:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d123      	bne.n	8001ff4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d11f      	bne.n	8001ff4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d006      	beq.n	8001fd0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d111      	bne.n	8001ff4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d105      	bne.n	8001ff4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fec:	f043 0201 	orr.w	r2, r3, #1
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800200c:	4618      	mov	r0, r3
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800202c:	2b01      	cmp	r3, #1
 800202e:	d101      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x1c>
 8002030:	2302      	movs	r3, #2
 8002032:	e113      	b.n	800225c <HAL_ADC_ConfigChannel+0x244>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b09      	cmp	r3, #9
 8002042:	d925      	bls.n	8002090 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	68d9      	ldr	r1, [r3, #12]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	b29b      	uxth	r3, r3
 8002050:	461a      	mov	r2, r3
 8002052:	4613      	mov	r3, r2
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	4413      	add	r3, r2
 8002058:	3b1e      	subs	r3, #30
 800205a:	2207      	movs	r2, #7
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43da      	mvns	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	400a      	ands	r2, r1
 8002068:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68d9      	ldr	r1, [r3, #12]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	b29b      	uxth	r3, r3
 800207a:	4618      	mov	r0, r3
 800207c:	4603      	mov	r3, r0
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	4403      	add	r3, r0
 8002082:	3b1e      	subs	r3, #30
 8002084:	409a      	lsls	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	60da      	str	r2, [r3, #12]
 800208e:	e022      	b.n	80020d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6919      	ldr	r1, [r3, #16]
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	b29b      	uxth	r3, r3
 800209c:	461a      	mov	r2, r3
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	2207      	movs	r2, #7
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43da      	mvns	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	400a      	ands	r2, r1
 80020b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	6919      	ldr	r1, [r3, #16]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	4618      	mov	r0, r3
 80020c6:	4603      	mov	r3, r0
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	4403      	add	r3, r0
 80020cc:	409a      	lsls	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b06      	cmp	r3, #6
 80020dc:	d824      	bhi.n	8002128 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	3b05      	subs	r3, #5
 80020f0:	221f      	movs	r2, #31
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43da      	mvns	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	400a      	ands	r2, r1
 80020fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	b29b      	uxth	r3, r3
 800210c:	4618      	mov	r0, r3
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685a      	ldr	r2, [r3, #4]
 8002112:	4613      	mov	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	3b05      	subs	r3, #5
 800211a:	fa00 f203 	lsl.w	r2, r0, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	430a      	orrs	r2, r1
 8002124:	635a      	str	r2, [r3, #52]	; 0x34
 8002126:	e04c      	b.n	80021c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b0c      	cmp	r3, #12
 800212e:	d824      	bhi.n	800217a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	3b23      	subs	r3, #35	; 0x23
 8002142:	221f      	movs	r2, #31
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	43da      	mvns	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	400a      	ands	r2, r1
 8002150:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	b29b      	uxth	r3, r3
 800215e:	4618      	mov	r0, r3
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	4613      	mov	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	3b23      	subs	r3, #35	; 0x23
 800216c:	fa00 f203 	lsl.w	r2, r0, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	430a      	orrs	r2, r1
 8002176:	631a      	str	r2, [r3, #48]	; 0x30
 8002178:	e023      	b.n	80021c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	3b41      	subs	r3, #65	; 0x41
 800218c:	221f      	movs	r2, #31
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43da      	mvns	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	400a      	ands	r2, r1
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	4618      	mov	r0, r3
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4413      	add	r3, r2
 80021b4:	3b41      	subs	r3, #65	; 0x41
 80021b6:	fa00 f203 	lsl.w	r2, r0, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	430a      	orrs	r2, r1
 80021c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021c2:	4b29      	ldr	r3, [pc, #164]	; (8002268 <HAL_ADC_ConfigChannel+0x250>)
 80021c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a28      	ldr	r2, [pc, #160]	; (800226c <HAL_ADC_ConfigChannel+0x254>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d10f      	bne.n	80021f0 <HAL_ADC_ConfigChannel+0x1d8>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2b12      	cmp	r3, #18
 80021d6:	d10b      	bne.n	80021f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a1d      	ldr	r2, [pc, #116]	; (800226c <HAL_ADC_ConfigChannel+0x254>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d12b      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x23a>
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a1c      	ldr	r2, [pc, #112]	; (8002270 <HAL_ADC_ConfigChannel+0x258>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d003      	beq.n	800220c <HAL_ADC_ConfigChannel+0x1f4>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b11      	cmp	r3, #17
 800220a:	d122      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a11      	ldr	r2, [pc, #68]	; (8002270 <HAL_ADC_ConfigChannel+0x258>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d111      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <HAL_ADC_ConfigChannel+0x25c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a11      	ldr	r2, [pc, #68]	; (8002278 <HAL_ADC_ConfigChannel+0x260>)
 8002234:	fba2 2303 	umull	r2, r3, r2, r3
 8002238:	0c9a      	lsrs	r2, r3, #18
 800223a:	4613      	mov	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002244:	e002      	b.n	800224c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	3b01      	subs	r3, #1
 800224a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1f9      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	40012300 	.word	0x40012300
 800226c:	40012000 	.word	0x40012000
 8002270:	10000012 	.word	0x10000012
 8002274:	20000000 	.word	0x20000000
 8002278:	431bde83 	.word	0x431bde83

0800227c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002284:	4b79      	ldr	r3, [pc, #484]	; (800246c <ADC_Init+0x1f0>)
 8002286:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	431a      	orrs	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6859      	ldr	r1, [r3, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	021a      	lsls	r2, r3, #8
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80022d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6859      	ldr	r1, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689a      	ldr	r2, [r3, #8]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6899      	ldr	r1, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	68da      	ldr	r2, [r3, #12]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230e:	4a58      	ldr	r2, [pc, #352]	; (8002470 <ADC_Init+0x1f4>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d022      	beq.n	800235a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002322:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6899      	ldr	r1, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002344:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6899      	ldr	r1, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	e00f      	b.n	800237a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002368:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002378:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0202 	bic.w	r2, r2, #2
 8002388:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6899      	ldr	r1, [r3, #8]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	7e1b      	ldrb	r3, [r3, #24]
 8002394:	005a      	lsls	r2, r3, #1
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d01b      	beq.n	80023e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6859      	ldr	r1, [r3, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d2:	3b01      	subs	r3, #1
 80023d4:	035a      	lsls	r2, r3, #13
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	e007      	b.n	80023f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	3b01      	subs	r3, #1
 800240c:	051a      	lsls	r2, r3, #20
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002424:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6899      	ldr	r1, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002432:	025a      	lsls	r2, r3, #9
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800244a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6899      	ldr	r1, [r3, #8]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	029a      	lsls	r2, r3, #10
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	430a      	orrs	r2, r1
 800245e:	609a      	str	r2, [r3, #8]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	40012300 	.word	0x40012300
 8002470:	0f000001 	.word	0x0f000001

08002474 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002484:	4b0c      	ldr	r3, [pc, #48]	; (80024b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800248a:	68ba      	ldr	r2, [r7, #8]
 800248c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002490:	4013      	ands	r3, r2
 8002492:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800249c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024a6:	4a04      	ldr	r2, [pc, #16]	; (80024b8 <__NVIC_SetPriorityGrouping+0x44>)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	60d3      	str	r3, [r2, #12]
}
 80024ac:	bf00      	nop
 80024ae:	3714      	adds	r7, #20
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	e000ed00 	.word	0xe000ed00

080024bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024c0:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <__NVIC_GetPriorityGrouping+0x18>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	0a1b      	lsrs	r3, r3, #8
 80024c6:	f003 0307 	and.w	r3, r3, #7
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	db0b      	blt.n	8002502 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ea:	79fb      	ldrb	r3, [r7, #7]
 80024ec:	f003 021f 	and.w	r2, r3, #31
 80024f0:	4907      	ldr	r1, [pc, #28]	; (8002510 <__NVIC_EnableIRQ+0x38>)
 80024f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f6:	095b      	lsrs	r3, r3, #5
 80024f8:	2001      	movs	r0, #1
 80024fa:	fa00 f202 	lsl.w	r2, r0, r2
 80024fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	e000e100 	.word	0xe000e100

08002514 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	6039      	str	r1, [r7, #0]
 800251e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002524:	2b00      	cmp	r3, #0
 8002526:	db0a      	blt.n	800253e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	b2da      	uxtb	r2, r3
 800252c:	490c      	ldr	r1, [pc, #48]	; (8002560 <__NVIC_SetPriority+0x4c>)
 800252e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002532:	0112      	lsls	r2, r2, #4
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	440b      	add	r3, r1
 8002538:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800253c:	e00a      	b.n	8002554 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	b2da      	uxtb	r2, r3
 8002542:	4908      	ldr	r1, [pc, #32]	; (8002564 <__NVIC_SetPriority+0x50>)
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	f003 030f 	and.w	r3, r3, #15
 800254a:	3b04      	subs	r3, #4
 800254c:	0112      	lsls	r2, r2, #4
 800254e:	b2d2      	uxtb	r2, r2
 8002550:	440b      	add	r3, r1
 8002552:	761a      	strb	r2, [r3, #24]
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	e000e100 	.word	0xe000e100
 8002564:	e000ed00 	.word	0xe000ed00

08002568 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002568:	b480      	push	{r7}
 800256a:	b089      	sub	sp, #36	; 0x24
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	f1c3 0307 	rsb	r3, r3, #7
 8002582:	2b04      	cmp	r3, #4
 8002584:	bf28      	it	cs
 8002586:	2304      	movcs	r3, #4
 8002588:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	3304      	adds	r3, #4
 800258e:	2b06      	cmp	r3, #6
 8002590:	d902      	bls.n	8002598 <NVIC_EncodePriority+0x30>
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	3b03      	subs	r3, #3
 8002596:	e000      	b.n	800259a <NVIC_EncodePriority+0x32>
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800259c:	f04f 32ff 	mov.w	r2, #4294967295
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	fa02 f303 	lsl.w	r3, r2, r3
 80025a6:	43da      	mvns	r2, r3
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	401a      	ands	r2, r3
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025b0:	f04f 31ff 	mov.w	r1, #4294967295
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ba:	43d9      	mvns	r1, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c0:	4313      	orrs	r3, r2
         );
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3724      	adds	r7, #36	; 0x24
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
	...

080025d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3b01      	subs	r3, #1
 80025dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025e0:	d301      	bcc.n	80025e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025e2:	2301      	movs	r3, #1
 80025e4:	e00f      	b.n	8002606 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025e6:	4a0a      	ldr	r2, [pc, #40]	; (8002610 <SysTick_Config+0x40>)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3b01      	subs	r3, #1
 80025ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ee:	210f      	movs	r1, #15
 80025f0:	f04f 30ff 	mov.w	r0, #4294967295
 80025f4:	f7ff ff8e 	bl	8002514 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025f8:	4b05      	ldr	r3, [pc, #20]	; (8002610 <SysTick_Config+0x40>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025fe:	4b04      	ldr	r3, [pc, #16]	; (8002610 <SysTick_Config+0x40>)
 8002600:	2207      	movs	r2, #7
 8002602:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	e000e010 	.word	0xe000e010

08002614 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f7ff ff29 	bl	8002474 <__NVIC_SetPriorityGrouping>
}
 8002622:	bf00      	nop
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800262a:	b580      	push	{r7, lr}
 800262c:	b086      	sub	sp, #24
 800262e:	af00      	add	r7, sp, #0
 8002630:	4603      	mov	r3, r0
 8002632:	60b9      	str	r1, [r7, #8]
 8002634:	607a      	str	r2, [r7, #4]
 8002636:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002638:	2300      	movs	r3, #0
 800263a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800263c:	f7ff ff3e 	bl	80024bc <__NVIC_GetPriorityGrouping>
 8002640:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	68b9      	ldr	r1, [r7, #8]
 8002646:	6978      	ldr	r0, [r7, #20]
 8002648:	f7ff ff8e 	bl	8002568 <NVIC_EncodePriority>
 800264c:	4602      	mov	r2, r0
 800264e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002652:	4611      	mov	r1, r2
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff ff5d 	bl	8002514 <__NVIC_SetPriority>
}
 800265a:	bf00      	nop
 800265c:	3718      	adds	r7, #24
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b082      	sub	sp, #8
 8002666:	af00      	add	r7, sp, #0
 8002668:	4603      	mov	r3, r0
 800266a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800266c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff ff31 	bl	80024d8 <__NVIC_EnableIRQ>
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b082      	sub	sp, #8
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7ff ffa2 	bl	80025d0 <SysTick_Config>
 800268c:	4603      	mov	r3, r0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002698:	b480      	push	{r7}
 800269a:	b089      	sub	sp, #36	; 0x24
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026a2:	2300      	movs	r3, #0
 80026a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ae:	2300      	movs	r3, #0
 80026b0:	61fb      	str	r3, [r7, #28]
 80026b2:	e159      	b.n	8002968 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026b4:	2201      	movs	r2, #1
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	4013      	ands	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	f040 8148 	bne.w	8002962 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f003 0303 	and.w	r3, r3, #3
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d005      	beq.n	80026ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d130      	bne.n	800274c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	2203      	movs	r2, #3
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43db      	mvns	r3, r3
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	4013      	ands	r3, r2
 8002700:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	68da      	ldr	r2, [r3, #12]
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	69ba      	ldr	r2, [r7, #24]
 8002710:	4313      	orrs	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002720:	2201      	movs	r2, #1
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	43db      	mvns	r3, r3
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	4013      	ands	r3, r2
 800272e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	091b      	lsrs	r3, r3, #4
 8002736:	f003 0201 	and.w	r2, r3, #1
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	2b03      	cmp	r3, #3
 8002756:	d017      	beq.n	8002788 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	2203      	movs	r2, #3
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	4013      	ands	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	4313      	orrs	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f003 0303 	and.w	r3, r3, #3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d123      	bne.n	80027dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	08da      	lsrs	r2, r3, #3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3208      	adds	r2, #8
 800279c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	f003 0307 	and.w	r3, r3, #7
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	220f      	movs	r2, #15
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	691a      	ldr	r2, [r3, #16]
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	08da      	lsrs	r2, r3, #3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	3208      	adds	r2, #8
 80027d6:	69b9      	ldr	r1, [r7, #24]
 80027d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	2203      	movs	r2, #3
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	4013      	ands	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f003 0203 	and.w	r2, r3, #3
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	69ba      	ldr	r2, [r7, #24]
 8002806:	4313      	orrs	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 80a2 	beq.w	8002962 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	4b57      	ldr	r3, [pc, #348]	; (8002980 <HAL_GPIO_Init+0x2e8>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002826:	4a56      	ldr	r2, [pc, #344]	; (8002980 <HAL_GPIO_Init+0x2e8>)
 8002828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800282c:	6453      	str	r3, [r2, #68]	; 0x44
 800282e:	4b54      	ldr	r3, [pc, #336]	; (8002980 <HAL_GPIO_Init+0x2e8>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800283a:	4a52      	ldr	r2, [pc, #328]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	089b      	lsrs	r3, r3, #2
 8002840:	3302      	adds	r3, #2
 8002842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002846:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	f003 0303 	and.w	r3, r3, #3
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	220f      	movs	r2, #15
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	43db      	mvns	r3, r3
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	4013      	ands	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a49      	ldr	r2, [pc, #292]	; (8002988 <HAL_GPIO_Init+0x2f0>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d019      	beq.n	800289a <HAL_GPIO_Init+0x202>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a48      	ldr	r2, [pc, #288]	; (800298c <HAL_GPIO_Init+0x2f4>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d013      	beq.n	8002896 <HAL_GPIO_Init+0x1fe>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a47      	ldr	r2, [pc, #284]	; (8002990 <HAL_GPIO_Init+0x2f8>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d00d      	beq.n	8002892 <HAL_GPIO_Init+0x1fa>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a46      	ldr	r2, [pc, #280]	; (8002994 <HAL_GPIO_Init+0x2fc>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d007      	beq.n	800288e <HAL_GPIO_Init+0x1f6>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a45      	ldr	r2, [pc, #276]	; (8002998 <HAL_GPIO_Init+0x300>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d101      	bne.n	800288a <HAL_GPIO_Init+0x1f2>
 8002886:	2304      	movs	r3, #4
 8002888:	e008      	b.n	800289c <HAL_GPIO_Init+0x204>
 800288a:	2307      	movs	r3, #7
 800288c:	e006      	b.n	800289c <HAL_GPIO_Init+0x204>
 800288e:	2303      	movs	r3, #3
 8002890:	e004      	b.n	800289c <HAL_GPIO_Init+0x204>
 8002892:	2302      	movs	r3, #2
 8002894:	e002      	b.n	800289c <HAL_GPIO_Init+0x204>
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <HAL_GPIO_Init+0x204>
 800289a:	2300      	movs	r3, #0
 800289c:	69fa      	ldr	r2, [r7, #28]
 800289e:	f002 0203 	and.w	r2, r2, #3
 80028a2:	0092      	lsls	r2, r2, #2
 80028a4:	4093      	lsls	r3, r2
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028ac:	4935      	ldr	r1, [pc, #212]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	089b      	lsrs	r3, r3, #2
 80028b2:	3302      	adds	r3, #2
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028ba:	4b38      	ldr	r3, [pc, #224]	; (800299c <HAL_GPIO_Init+0x304>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	43db      	mvns	r3, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4013      	ands	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d003      	beq.n	80028de <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	4313      	orrs	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028de:	4a2f      	ldr	r2, [pc, #188]	; (800299c <HAL_GPIO_Init+0x304>)
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028e4:	4b2d      	ldr	r3, [pc, #180]	; (800299c <HAL_GPIO_Init+0x304>)
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	43db      	mvns	r3, r3
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4013      	ands	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d003      	beq.n	8002908 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002908:	4a24      	ldr	r2, [pc, #144]	; (800299c <HAL_GPIO_Init+0x304>)
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800290e:	4b23      	ldr	r3, [pc, #140]	; (800299c <HAL_GPIO_Init+0x304>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	43db      	mvns	r3, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4013      	ands	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d003      	beq.n	8002932 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	4313      	orrs	r3, r2
 8002930:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002932:	4a1a      	ldr	r2, [pc, #104]	; (800299c <HAL_GPIO_Init+0x304>)
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002938:	4b18      	ldr	r3, [pc, #96]	; (800299c <HAL_GPIO_Init+0x304>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	43db      	mvns	r3, r3
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	4013      	ands	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d003      	beq.n	800295c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	4313      	orrs	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800295c:	4a0f      	ldr	r2, [pc, #60]	; (800299c <HAL_GPIO_Init+0x304>)
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	3301      	adds	r3, #1
 8002966:	61fb      	str	r3, [r7, #28]
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	2b0f      	cmp	r3, #15
 800296c:	f67f aea2 	bls.w	80026b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002970:	bf00      	nop
 8002972:	bf00      	nop
 8002974:	3724      	adds	r7, #36	; 0x24
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40023800 	.word	0x40023800
 8002984:	40013800 	.word	0x40013800
 8002988:	40020000 	.word	0x40020000
 800298c:	40020400 	.word	0x40020400
 8002990:	40020800 	.word	0x40020800
 8002994:	40020c00 	.word	0x40020c00
 8002998:	40021000 	.word	0x40021000
 800299c:	40013c00 	.word	0x40013c00

080029a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	460b      	mov	r3, r1
 80029aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	691a      	ldr	r2, [r3, #16]
 80029b0:	887b      	ldrh	r3, [r7, #2]
 80029b2:	4013      	ands	r3, r2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d002      	beq.n	80029be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029b8:	2301      	movs	r3, #1
 80029ba:	73fb      	strb	r3, [r7, #15]
 80029bc:	e001      	b.n	80029c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029be:	2300      	movs	r3, #0
 80029c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3714      	adds	r7, #20
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	807b      	strh	r3, [r7, #2]
 80029dc:	4613      	mov	r3, r2
 80029de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029e0:	787b      	ldrb	r3, [r7, #1]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029e6:	887a      	ldrh	r2, [r7, #2]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029ec:	e003      	b.n	80029f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029ee:	887b      	ldrh	r3, [r7, #2]
 80029f0:	041a      	lsls	r2, r3, #16
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	619a      	str	r2, [r3, #24]
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e12b      	b.n	8002c6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d106      	bne.n	8002a30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fe fe3a 	bl	80016a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2224      	movs	r2, #36	; 0x24
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0201 	bic.w	r2, r2, #1
 8002a46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a68:	f002 fc9e 	bl	80053a8 <HAL_RCC_GetPCLK1Freq>
 8002a6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	4a81      	ldr	r2, [pc, #516]	; (8002c78 <HAL_I2C_Init+0x274>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d807      	bhi.n	8002a88 <HAL_I2C_Init+0x84>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4a80      	ldr	r2, [pc, #512]	; (8002c7c <HAL_I2C_Init+0x278>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	bf94      	ite	ls
 8002a80:	2301      	movls	r3, #1
 8002a82:	2300      	movhi	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	e006      	b.n	8002a96 <HAL_I2C_Init+0x92>
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	4a7d      	ldr	r2, [pc, #500]	; (8002c80 <HAL_I2C_Init+0x27c>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	bf94      	ite	ls
 8002a90:	2301      	movls	r3, #1
 8002a92:	2300      	movhi	r3, #0
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e0e7      	b.n	8002c6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	4a78      	ldr	r2, [pc, #480]	; (8002c84 <HAL_I2C_Init+0x280>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	0c9b      	lsrs	r3, r3, #18
 8002aa8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	68ba      	ldr	r2, [r7, #8]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	4a6a      	ldr	r2, [pc, #424]	; (8002c78 <HAL_I2C_Init+0x274>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d802      	bhi.n	8002ad8 <HAL_I2C_Init+0xd4>
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	e009      	b.n	8002aec <HAL_I2C_Init+0xe8>
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ade:	fb02 f303 	mul.w	r3, r2, r3
 8002ae2:	4a69      	ldr	r2, [pc, #420]	; (8002c88 <HAL_I2C_Init+0x284>)
 8002ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae8:	099b      	lsrs	r3, r3, #6
 8002aea:	3301      	adds	r3, #1
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	6812      	ldr	r2, [r2, #0]
 8002af0:	430b      	orrs	r3, r1
 8002af2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002afe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	495c      	ldr	r1, [pc, #368]	; (8002c78 <HAL_I2C_Init+0x274>)
 8002b08:	428b      	cmp	r3, r1
 8002b0a:	d819      	bhi.n	8002b40 <HAL_I2C_Init+0x13c>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	1e59      	subs	r1, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b1a:	1c59      	adds	r1, r3, #1
 8002b1c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b20:	400b      	ands	r3, r1
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00a      	beq.n	8002b3c <HAL_I2C_Init+0x138>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	1e59      	subs	r1, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b34:	3301      	adds	r3, #1
 8002b36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b3a:	e051      	b.n	8002be0 <HAL_I2C_Init+0x1dc>
 8002b3c:	2304      	movs	r3, #4
 8002b3e:	e04f      	b.n	8002be0 <HAL_I2C_Init+0x1dc>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d111      	bne.n	8002b6c <HAL_I2C_Init+0x168>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	1e58      	subs	r0, r3, #1
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6859      	ldr	r1, [r3, #4]
 8002b50:	460b      	mov	r3, r1
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	440b      	add	r3, r1
 8002b56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	bf0c      	ite	eq
 8002b64:	2301      	moveq	r3, #1
 8002b66:	2300      	movne	r3, #0
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	e012      	b.n	8002b92 <HAL_I2C_Init+0x18e>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	1e58      	subs	r0, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6859      	ldr	r1, [r3, #4]
 8002b74:	460b      	mov	r3, r1
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	440b      	add	r3, r1
 8002b7a:	0099      	lsls	r1, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b82:	3301      	adds	r3, #1
 8002b84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	bf0c      	ite	eq
 8002b8c:	2301      	moveq	r3, #1
 8002b8e:	2300      	movne	r3, #0
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <HAL_I2C_Init+0x196>
 8002b96:	2301      	movs	r3, #1
 8002b98:	e022      	b.n	8002be0 <HAL_I2C_Init+0x1dc>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d10e      	bne.n	8002bc0 <HAL_I2C_Init+0x1bc>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	1e58      	subs	r0, r3, #1
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6859      	ldr	r1, [r3, #4]
 8002baa:	460b      	mov	r3, r1
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	440b      	add	r3, r1
 8002bb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bbe:	e00f      	b.n	8002be0 <HAL_I2C_Init+0x1dc>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	1e58      	subs	r0, r3, #1
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6859      	ldr	r1, [r3, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	0099      	lsls	r1, r3, #2
 8002bd0:	440b      	add	r3, r1
 8002bd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bdc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002be0:	6879      	ldr	r1, [r7, #4]
 8002be2:	6809      	ldr	r1, [r1, #0]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	69da      	ldr	r2, [r3, #28]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6911      	ldr	r1, [r2, #16]
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	68d2      	ldr	r2, [r2, #12]
 8002c1a:	4311      	orrs	r1, r2
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6812      	ldr	r2, [r2, #0]
 8002c20:	430b      	orrs	r3, r1
 8002c22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	695a      	ldr	r2, [r3, #20]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2220      	movs	r2, #32
 8002c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3710      	adds	r7, #16
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	000186a0 	.word	0x000186a0
 8002c7c:	001e847f 	.word	0x001e847f
 8002c80:	003d08ff 	.word	0x003d08ff
 8002c84:	431bde83 	.word	0x431bde83
 8002c88:	10624dd3 	.word	0x10624dd3

08002c8c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b088      	sub	sp, #32
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e128      	b.n	8002ef0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d109      	bne.n	8002cbe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a90      	ldr	r2, [pc, #576]	; (8002ef8 <HAL_I2S_Init+0x26c>)
 8002cb6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7fe fd3b 	bl	8001734 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	69db      	ldr	r3, [r3, #28]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	6812      	ldr	r2, [r2, #0]
 8002cd0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002cd4:	f023 030f 	bic.w	r3, r3, #15
 8002cd8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2202      	movs	r2, #2
 8002ce0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d060      	beq.n	8002dac <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d102      	bne.n	8002cf8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002cf2:	2310      	movs	r3, #16
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	e001      	b.n	8002cfc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002cf8:	2320      	movs	r3, #32
 8002cfa:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	d802      	bhi.n	8002d0a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002d0a:	2001      	movs	r0, #1
 8002d0c:	f002 fc50 	bl	80055b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002d10:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d1a:	d125      	bne.n	8002d68 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d010      	beq.n	8002d46 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d2e:	4613      	mov	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	461a      	mov	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d40:	3305      	adds	r3, #5
 8002d42:	613b      	str	r3, [r7, #16]
 8002d44:	e01f      	b.n	8002d86 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d50:	4613      	mov	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	461a      	mov	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d62:	3305      	adds	r3, #5
 8002d64:	613b      	str	r3, [r7, #16]
 8002d66:	e00e      	b.n	8002d86 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d70:	4613      	mov	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	461a      	mov	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d82:	3305      	adds	r3, #5
 8002d84:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	4a5c      	ldr	r2, [pc, #368]	; (8002efc <HAL_I2S_Init+0x270>)
 8002d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8e:	08db      	lsrs	r3, r3, #3
 8002d90:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	085b      	lsrs	r3, r3, #1
 8002da2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	021b      	lsls	r3, r3, #8
 8002da8:	61bb      	str	r3, [r7, #24]
 8002daa:	e003      	b.n	8002db4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002dac:	2302      	movs	r3, #2
 8002dae:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002db0:	2300      	movs	r3, #0
 8002db2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d902      	bls.n	8002dc0 <HAL_I2S_Init+0x134>
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	2bff      	cmp	r3, #255	; 0xff
 8002dbe:	d907      	bls.n	8002dd0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc4:	f043 0210 	orr.w	r2, r3, #16
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e08f      	b.n	8002ef0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691a      	ldr	r2, [r3, #16]
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	ea42 0103 	orr.w	r1, r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	69fa      	ldr	r2, [r7, #28]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002dee:	f023 030f 	bic.w	r3, r3, #15
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6851      	ldr	r1, [r2, #4]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6892      	ldr	r2, [r2, #8]
 8002dfa:	4311      	orrs	r1, r2
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	68d2      	ldr	r2, [r2, #12]
 8002e00:	4311      	orrs	r1, r2
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6992      	ldr	r2, [r2, #24]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	431a      	orrs	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e12:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d161      	bne.n	8002ee0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a38      	ldr	r2, [pc, #224]	; (8002f00 <HAL_I2S_Init+0x274>)
 8002e20:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a37      	ldr	r2, [pc, #220]	; (8002f04 <HAL_I2S_Init+0x278>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d101      	bne.n	8002e30 <HAL_I2S_Init+0x1a4>
 8002e2c:	4b36      	ldr	r3, [pc, #216]	; (8002f08 <HAL_I2S_Init+0x27c>)
 8002e2e:	e001      	b.n	8002e34 <HAL_I2S_Init+0x1a8>
 8002e30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	4932      	ldr	r1, [pc, #200]	; (8002f04 <HAL_I2S_Init+0x278>)
 8002e3c:	428a      	cmp	r2, r1
 8002e3e:	d101      	bne.n	8002e44 <HAL_I2S_Init+0x1b8>
 8002e40:	4a31      	ldr	r2, [pc, #196]	; (8002f08 <HAL_I2S_Init+0x27c>)
 8002e42:	e001      	b.n	8002e48 <HAL_I2S_Init+0x1bc>
 8002e44:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002e48:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002e4c:	f023 030f 	bic.w	r3, r3, #15
 8002e50:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a2b      	ldr	r2, [pc, #172]	; (8002f04 <HAL_I2S_Init+0x278>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d101      	bne.n	8002e60 <HAL_I2S_Init+0x1d4>
 8002e5c:	4b2a      	ldr	r3, [pc, #168]	; (8002f08 <HAL_I2S_Init+0x27c>)
 8002e5e:	e001      	b.n	8002e64 <HAL_I2S_Init+0x1d8>
 8002e60:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e64:	2202      	movs	r2, #2
 8002e66:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a25      	ldr	r2, [pc, #148]	; (8002f04 <HAL_I2S_Init+0x278>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d101      	bne.n	8002e76 <HAL_I2S_Init+0x1ea>
 8002e72:	4b25      	ldr	r3, [pc, #148]	; (8002f08 <HAL_I2S_Init+0x27c>)
 8002e74:	e001      	b.n	8002e7a <HAL_I2S_Init+0x1ee>
 8002e76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e86:	d003      	beq.n	8002e90 <HAL_I2S_Init+0x204>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d103      	bne.n	8002e98 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002e90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	e001      	b.n	8002e9c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	897b      	ldrh	r3, [r7, #10]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ec8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a0d      	ldr	r2, [pc, #52]	; (8002f04 <HAL_I2S_Init+0x278>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d101      	bne.n	8002ed8 <HAL_I2S_Init+0x24c>
 8002ed4:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <HAL_I2S_Init+0x27c>)
 8002ed6:	e001      	b.n	8002edc <HAL_I2S_Init+0x250>
 8002ed8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002edc:	897a      	ldrh	r2, [r7, #10]
 8002ede:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3720      	adds	r7, #32
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	08003003 	.word	0x08003003
 8002efc:	cccccccd 	.word	0xcccccccd
 8002f00:	08003119 	.word	0x08003119
 8002f04:	40003800 	.word	0x40003800
 8002f08:	40003400 	.word	0x40003400

08002f0c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f54:	881a      	ldrh	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	1c9a      	adds	r2, r3, #2
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10e      	bne.n	8002f9c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f8c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff ffb8 	bl	8002f0c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002f9c:	bf00      	nop
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68da      	ldr	r2, [r3, #12]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb6:	b292      	uxth	r2, r2
 8002fb8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbe:	1c9a      	adds	r2, r3, #2
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10e      	bne.n	8002ffa <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002fea:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f7ff ff93 	bl	8002f20 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002ffa:	bf00      	nop
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b086      	sub	sp, #24
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b04      	cmp	r3, #4
 800301c:	d13a      	bne.n	8003094 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f003 0301 	and.w	r3, r3, #1
 8003024:	2b01      	cmp	r3, #1
 8003026:	d109      	bne.n	800303c <I2S_IRQHandler+0x3a>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003032:	2b40      	cmp	r3, #64	; 0x40
 8003034:	d102      	bne.n	800303c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7ff ffb4 	bl	8002fa4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003042:	2b40      	cmp	r3, #64	; 0x40
 8003044:	d126      	bne.n	8003094 <I2S_IRQHandler+0x92>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f003 0320 	and.w	r3, r3, #32
 8003050:	2b20      	cmp	r3, #32
 8003052:	d11f      	bne.n	8003094 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003062:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003064:	2300      	movs	r3, #0
 8003066:	613b      	str	r3, [r7, #16]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	613b      	str	r3, [r7, #16]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	613b      	str	r3, [r7, #16]
 8003078:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003086:	f043 0202 	orr.w	r2, r3, #2
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f7ff ff50 	bl	8002f34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b03      	cmp	r3, #3
 800309e:	d136      	bne.n	800310e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d109      	bne.n	80030be <I2S_IRQHandler+0xbc>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030b4:	2b80      	cmp	r3, #128	; 0x80
 80030b6:	d102      	bne.n	80030be <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff ff45 	bl	8002f48 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	d122      	bne.n	800310e <I2S_IRQHandler+0x10c>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 0320 	and.w	r3, r3, #32
 80030d2:	2b20      	cmp	r3, #32
 80030d4:	d11b      	bne.n	800310e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80030e4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80030e6:	2300      	movs	r3, #0
 80030e8:	60fb      	str	r3, [r7, #12]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	60fb      	str	r3, [r7, #12]
 80030f2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003100:	f043 0204 	orr.w	r2, r3, #4
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7ff ff13 	bl	8002f34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800310e:	bf00      	nop
 8003110:	3718      	adds	r7, #24
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
	...

08003118 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b088      	sub	sp, #32
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a92      	ldr	r2, [pc, #584]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d101      	bne.n	8003136 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003132:	4b92      	ldr	r3, [pc, #584]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003134:	e001      	b.n	800313a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003136:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a8b      	ldr	r2, [pc, #556]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d101      	bne.n	8003154 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003150:	4b8a      	ldr	r3, [pc, #552]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003152:	e001      	b.n	8003158 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003154:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003164:	d004      	beq.n	8003170 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	f040 8099 	bne.w	80032a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b02      	cmp	r3, #2
 8003178:	d107      	bne.n	800318a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003180:	2b00      	cmp	r3, #0
 8003182:	d002      	beq.n	800318a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f000 f925 	bl	80033d4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	2b01      	cmp	r3, #1
 8003192:	d107      	bne.n	80031a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800319a:	2b00      	cmp	r3, #0
 800319c:	d002      	beq.n	80031a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 f9c8 	bl	8003534 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031aa:	2b40      	cmp	r3, #64	; 0x40
 80031ac:	d13a      	bne.n	8003224 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	f003 0320 	and.w	r3, r3, #32
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d035      	beq.n	8003224 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a6e      	ldr	r2, [pc, #440]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d101      	bne.n	80031c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80031c2:	4b6e      	ldr	r3, [pc, #440]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80031c4:	e001      	b.n	80031ca <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80031c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4969      	ldr	r1, [pc, #420]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031d2:	428b      	cmp	r3, r1
 80031d4:	d101      	bne.n	80031da <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80031d6:	4b69      	ldr	r3, [pc, #420]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80031d8:	e001      	b.n	80031de <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80031da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80031e2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80031f2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80031f4:	2300      	movs	r3, #0
 80031f6:	60fb      	str	r3, [r7, #12]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003216:	f043 0202 	orr.w	r2, r3, #2
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7ff fe88 	bl	8002f34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b08      	cmp	r3, #8
 800322c:	f040 80c3 	bne.w	80033b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	f003 0320 	and.w	r3, r3, #32
 8003236:	2b00      	cmp	r3, #0
 8003238:	f000 80bd 	beq.w	80033b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800324a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a49      	ldr	r2, [pc, #292]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d101      	bne.n	800325a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003256:	4b49      	ldr	r3, [pc, #292]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003258:	e001      	b.n	800325e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800325a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4944      	ldr	r1, [pc, #272]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003266:	428b      	cmp	r3, r1
 8003268:	d101      	bne.n	800326e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800326a:	4b44      	ldr	r3, [pc, #272]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800326c:	e001      	b.n	8003272 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800326e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003272:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003276:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003278:	2300      	movs	r3, #0
 800327a:	60bb      	str	r3, [r7, #8]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	60bb      	str	r3, [r7, #8]
 8003284:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003292:	f043 0204 	orr.w	r2, r3, #4
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f7ff fe4a 	bl	8002f34 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80032a0:	e089      	b.n	80033b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d107      	bne.n	80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d002      	beq.n	80032bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 f8be 	bl	8003438 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d107      	bne.n	80032d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d002      	beq.n	80032d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f8fd 	bl	80034d0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032dc:	2b40      	cmp	r3, #64	; 0x40
 80032de:	d12f      	bne.n	8003340 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f003 0320 	and.w	r3, r3, #32
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d02a      	beq.n	8003340 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80032f8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a1e      	ldr	r2, [pc, #120]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d101      	bne.n	8003308 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003304:	4b1d      	ldr	r3, [pc, #116]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003306:	e001      	b.n	800330c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003308:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4919      	ldr	r1, [pc, #100]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003314:	428b      	cmp	r3, r1
 8003316:	d101      	bne.n	800331c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003318:	4b18      	ldr	r3, [pc, #96]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800331a:	e001      	b.n	8003320 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800331c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003320:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003324:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003332:	f043 0202 	orr.w	r2, r3, #2
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff fdfa 	bl	8002f34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b08      	cmp	r3, #8
 8003348:	d136      	bne.n	80033b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	f003 0320 	and.w	r3, r3, #32
 8003350:	2b00      	cmp	r3, #0
 8003352:	d031      	beq.n	80033b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a07      	ldr	r2, [pc, #28]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d101      	bne.n	8003362 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800335e:	4b07      	ldr	r3, [pc, #28]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003360:	e001      	b.n	8003366 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003362:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4902      	ldr	r1, [pc, #8]	; (8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800336e:	428b      	cmp	r3, r1
 8003370:	d106      	bne.n	8003380 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003372:	4b02      	ldr	r3, [pc, #8]	; (800337c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003374:	e006      	b.n	8003384 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003376:	bf00      	nop
 8003378:	40003800 	.word	0x40003800
 800337c:	40003400 	.word	0x40003400
 8003380:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003384:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003388:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003398:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a6:	f043 0204 	orr.w	r2, r3, #4
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7ff fdc0 	bl	8002f34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80033b4:	e000      	b.n	80033b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80033b6:	bf00      	nop
}
 80033b8:	bf00      	nop
 80033ba:	3720      	adds	r7, #32
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	1c99      	adds	r1, r3, #2
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	6251      	str	r1, [r2, #36]	; 0x24
 80033e6:	881a      	ldrh	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	3b01      	subs	r3, #1
 80033f6:	b29a      	uxth	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003400:	b29b      	uxth	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d113      	bne.n	800342e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003414:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800341a:	b29b      	uxth	r3, r3
 800341c:	2b00      	cmp	r3, #0
 800341e:	d106      	bne.n	800342e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f7ff ffc9 	bl	80033c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800342e:	bf00      	nop
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
	...

08003438 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003444:	1c99      	adds	r1, r3, #2
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6251      	str	r1, [r2, #36]	; 0x24
 800344a:	8819      	ldrh	r1, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a1d      	ldr	r2, [pc, #116]	; (80034c8 <I2SEx_TxISR_I2SExt+0x90>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d101      	bne.n	800345a <I2SEx_TxISR_I2SExt+0x22>
 8003456:	4b1d      	ldr	r3, [pc, #116]	; (80034cc <I2SEx_TxISR_I2SExt+0x94>)
 8003458:	e001      	b.n	800345e <I2SEx_TxISR_I2SExt+0x26>
 800345a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800345e:	460a      	mov	r2, r1
 8003460:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003466:	b29b      	uxth	r3, r3
 8003468:	3b01      	subs	r3, #1
 800346a:	b29a      	uxth	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003474:	b29b      	uxth	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	d121      	bne.n	80034be <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a12      	ldr	r2, [pc, #72]	; (80034c8 <I2SEx_TxISR_I2SExt+0x90>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d101      	bne.n	8003488 <I2SEx_TxISR_I2SExt+0x50>
 8003484:	4b11      	ldr	r3, [pc, #68]	; (80034cc <I2SEx_TxISR_I2SExt+0x94>)
 8003486:	e001      	b.n	800348c <I2SEx_TxISR_I2SExt+0x54>
 8003488:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	490d      	ldr	r1, [pc, #52]	; (80034c8 <I2SEx_TxISR_I2SExt+0x90>)
 8003494:	428b      	cmp	r3, r1
 8003496:	d101      	bne.n	800349c <I2SEx_TxISR_I2SExt+0x64>
 8003498:	4b0c      	ldr	r3, [pc, #48]	; (80034cc <I2SEx_TxISR_I2SExt+0x94>)
 800349a:	e001      	b.n	80034a0 <I2SEx_TxISR_I2SExt+0x68>
 800349c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034a0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80034a4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d106      	bne.n	80034be <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f7ff ff81 	bl	80033c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80034be:	bf00      	nop
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40003800 	.word	0x40003800
 80034cc:	40003400 	.word	0x40003400

080034d0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68d8      	ldr	r0, [r3, #12]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e2:	1c99      	adds	r1, r3, #2
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	62d1      	str	r1, [r2, #44]	; 0x2c
 80034e8:	b282      	uxth	r2, r0
 80034ea:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	3b01      	subs	r3, #1
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80034fe:	b29b      	uxth	r3, r3
 8003500:	2b00      	cmp	r3, #0
 8003502:	d113      	bne.n	800352c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003512:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d106      	bne.n	800352c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f7ff ff4a 	bl	80033c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800352c:	bf00      	nop
 800352e:	3708      	adds	r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a20      	ldr	r2, [pc, #128]	; (80035c4 <I2SEx_RxISR_I2SExt+0x90>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d101      	bne.n	800354a <I2SEx_RxISR_I2SExt+0x16>
 8003546:	4b20      	ldr	r3, [pc, #128]	; (80035c8 <I2SEx_RxISR_I2SExt+0x94>)
 8003548:	e001      	b.n	800354e <I2SEx_RxISR_I2SExt+0x1a>
 800354a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800354e:	68d8      	ldr	r0, [r3, #12]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003554:	1c99      	adds	r1, r3, #2
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	62d1      	str	r1, [r2, #44]	; 0x2c
 800355a:	b282      	uxth	r2, r0
 800355c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003562:	b29b      	uxth	r3, r3
 8003564:	3b01      	subs	r3, #1
 8003566:	b29a      	uxth	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003570:	b29b      	uxth	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d121      	bne.n	80035ba <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a12      	ldr	r2, [pc, #72]	; (80035c4 <I2SEx_RxISR_I2SExt+0x90>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d101      	bne.n	8003584 <I2SEx_RxISR_I2SExt+0x50>
 8003580:	4b11      	ldr	r3, [pc, #68]	; (80035c8 <I2SEx_RxISR_I2SExt+0x94>)
 8003582:	e001      	b.n	8003588 <I2SEx_RxISR_I2SExt+0x54>
 8003584:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	490d      	ldr	r1, [pc, #52]	; (80035c4 <I2SEx_RxISR_I2SExt+0x90>)
 8003590:	428b      	cmp	r3, r1
 8003592:	d101      	bne.n	8003598 <I2SEx_RxISR_I2SExt+0x64>
 8003594:	4b0c      	ldr	r3, [pc, #48]	; (80035c8 <I2SEx_RxISR_I2SExt+0x94>)
 8003596:	e001      	b.n	800359c <I2SEx_RxISR_I2SExt+0x68>
 8003598:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800359c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80035a0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d106      	bne.n	80035ba <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f7ff ff03 	bl	80033c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80035ba:	bf00      	nop
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	40003800 	.word	0x40003800
 80035c8:	40003400 	.word	0x40003400

080035cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80035cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035ce:	b08f      	sub	sp, #60	; 0x3c
 80035d0:	af0a      	add	r7, sp, #40	; 0x28
 80035d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e10f      	b.n	80037fe <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d106      	bne.n	80035fe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f005 fedd 	bl	80093b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2203      	movs	r2, #3
 8003602:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800360e:	2b00      	cmp	r3, #0
 8003610:	d102      	bne.n	8003618 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f002 f9c4 	bl	80059aa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	603b      	str	r3, [r7, #0]
 8003628:	687e      	ldr	r6, [r7, #4]
 800362a:	466d      	mov	r5, sp
 800362c:	f106 0410 	add.w	r4, r6, #16
 8003630:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003632:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003634:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003636:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003638:	e894 0003 	ldmia.w	r4, {r0, r1}
 800363c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003640:	1d33      	adds	r3, r6, #4
 8003642:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003644:	6838      	ldr	r0, [r7, #0]
 8003646:	f002 f89c 	bl	8005782 <USB_CoreInit>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2202      	movs	r2, #2
 8003654:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e0d0      	b.n	80037fe <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2100      	movs	r1, #0
 8003662:	4618      	mov	r0, r3
 8003664:	f002 f9b2 	bl	80059cc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003668:	2300      	movs	r3, #0
 800366a:	73fb      	strb	r3, [r7, #15]
 800366c:	e04a      	b.n	8003704 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800366e:	7bfa      	ldrb	r2, [r7, #15]
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	00db      	lsls	r3, r3, #3
 8003676:	4413      	add	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	333d      	adds	r3, #61	; 0x3d
 800367e:	2201      	movs	r2, #1
 8003680:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003682:	7bfa      	ldrb	r2, [r7, #15]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	00db      	lsls	r3, r3, #3
 800368a:	4413      	add	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	333c      	adds	r3, #60	; 0x3c
 8003692:	7bfa      	ldrb	r2, [r7, #15]
 8003694:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003696:	7bfa      	ldrb	r2, [r7, #15]
 8003698:	7bfb      	ldrb	r3, [r7, #15]
 800369a:	b298      	uxth	r0, r3
 800369c:	6879      	ldr	r1, [r7, #4]
 800369e:	4613      	mov	r3, r2
 80036a0:	00db      	lsls	r3, r3, #3
 80036a2:	4413      	add	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	3344      	adds	r3, #68	; 0x44
 80036aa:	4602      	mov	r2, r0
 80036ac:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036ae:	7bfa      	ldrb	r2, [r7, #15]
 80036b0:	6879      	ldr	r1, [r7, #4]
 80036b2:	4613      	mov	r3, r2
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	3340      	adds	r3, #64	; 0x40
 80036be:	2200      	movs	r2, #0
 80036c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036c2:	7bfa      	ldrb	r2, [r7, #15]
 80036c4:	6879      	ldr	r1, [r7, #4]
 80036c6:	4613      	mov	r3, r2
 80036c8:	00db      	lsls	r3, r3, #3
 80036ca:	4413      	add	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	440b      	add	r3, r1
 80036d0:	3348      	adds	r3, #72	; 0x48
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036d6:	7bfa      	ldrb	r2, [r7, #15]
 80036d8:	6879      	ldr	r1, [r7, #4]
 80036da:	4613      	mov	r3, r2
 80036dc:	00db      	lsls	r3, r3, #3
 80036de:	4413      	add	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	334c      	adds	r3, #76	; 0x4c
 80036e6:	2200      	movs	r2, #0
 80036e8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80036ea:	7bfa      	ldrb	r2, [r7, #15]
 80036ec:	6879      	ldr	r1, [r7, #4]
 80036ee:	4613      	mov	r3, r2
 80036f0:	00db      	lsls	r3, r3, #3
 80036f2:	4413      	add	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	440b      	add	r3, r1
 80036f8:	3354      	adds	r3, #84	; 0x54
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036fe:	7bfb      	ldrb	r3, [r7, #15]
 8003700:	3301      	adds	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
 8003704:	7bfa      	ldrb	r2, [r7, #15]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	429a      	cmp	r2, r3
 800370c:	d3af      	bcc.n	800366e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800370e:	2300      	movs	r3, #0
 8003710:	73fb      	strb	r3, [r7, #15]
 8003712:	e044      	b.n	800379e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003714:	7bfa      	ldrb	r2, [r7, #15]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	4613      	mov	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003726:	2200      	movs	r2, #0
 8003728:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800372a:	7bfa      	ldrb	r2, [r7, #15]
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	4613      	mov	r3, r2
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	4413      	add	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	440b      	add	r3, r1
 8003738:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800373c:	7bfa      	ldrb	r2, [r7, #15]
 800373e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003740:	7bfa      	ldrb	r2, [r7, #15]
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	4613      	mov	r3, r2
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	4413      	add	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003752:	2200      	movs	r2, #0
 8003754:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003756:	7bfa      	ldrb	r2, [r7, #15]
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	4613      	mov	r3, r2
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4413      	add	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003768:	2200      	movs	r2, #0
 800376a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800376c:	7bfa      	ldrb	r2, [r7, #15]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	4413      	add	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003782:	7bfa      	ldrb	r2, [r7, #15]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	4413      	add	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	3301      	adds	r3, #1
 800379c:	73fb      	strb	r3, [r7, #15]
 800379e:	7bfa      	ldrb	r2, [r7, #15]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d3b5      	bcc.n	8003714 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	603b      	str	r3, [r7, #0]
 80037ae:	687e      	ldr	r6, [r7, #4]
 80037b0:	466d      	mov	r5, sp
 80037b2:	f106 0410 	add.w	r4, r6, #16
 80037b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80037c2:	e885 0003 	stmia.w	r5, {r0, r1}
 80037c6:	1d33      	adds	r3, r6, #4
 80037c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037ca:	6838      	ldr	r0, [r7, #0]
 80037cc:	f002 f94a 	bl	8005a64 <USB_DevInit>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d005      	beq.n	80037e2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2202      	movs	r2, #2
 80037da:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e00d      	b.n	80037fe <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f003 fa99 	bl	8006d2e <USB_DevDisconnect>

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3714      	adds	r7, #20
 8003802:	46bd      	mov	sp, r7
 8003804:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003806 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b084      	sub	sp, #16
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800381a:	2b01      	cmp	r3, #1
 800381c:	d101      	bne.n	8003822 <HAL_PCD_Start+0x1c>
 800381e:	2302      	movs	r3, #2
 8003820:	e020      	b.n	8003864 <HAL_PCD_Start+0x5e>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382e:	2b01      	cmp	r3, #1
 8003830:	d109      	bne.n	8003846 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003836:	2b01      	cmp	r3, #1
 8003838:	d005      	beq.n	8003846 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800383e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4618      	mov	r0, r3
 800384c:	f002 f89c 	bl	8005988 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4618      	mov	r0, r3
 8003856:	f003 fa49 	bl	8006cec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800386c:	b590      	push	{r4, r7, lr}
 800386e:	b08d      	sub	sp, #52	; 0x34
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800387a:	6a3b      	ldr	r3, [r7, #32]
 800387c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4618      	mov	r0, r3
 8003884:	f003 fb07 	bl	8006e96 <USB_GetMode>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	f040 848a 	bne.w	80041a4 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f003 fa6b 	bl	8006d70 <USB_ReadInterrupts>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	f000 8480 	beq.w	80041a2 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	0a1b      	lsrs	r3, r3, #8
 80038ac:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4618      	mov	r0, r3
 80038bc:	f003 fa58 	bl	8006d70 <USB_ReadInterrupts>
 80038c0:	4603      	mov	r3, r0
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d107      	bne.n	80038da <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	695a      	ldr	r2, [r3, #20]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f002 0202 	and.w	r2, r2, #2
 80038d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4618      	mov	r0, r3
 80038e0:	f003 fa46 	bl	8006d70 <USB_ReadInterrupts>
 80038e4:	4603      	mov	r3, r0
 80038e6:	f003 0310 	and.w	r3, r3, #16
 80038ea:	2b10      	cmp	r3, #16
 80038ec:	d161      	bne.n	80039b2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	699a      	ldr	r2, [r3, #24]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f022 0210 	bic.w	r2, r2, #16
 80038fc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	f003 020f 	and.w	r2, r3, #15
 800390a:	4613      	mov	r3, r2
 800390c:	00db      	lsls	r3, r3, #3
 800390e:	4413      	add	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	4413      	add	r3, r2
 800391a:	3304      	adds	r3, #4
 800391c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	0c5b      	lsrs	r3, r3, #17
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	2b02      	cmp	r3, #2
 8003928:	d124      	bne.n	8003974 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003930:	4013      	ands	r3, r2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d035      	beq.n	80039a2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	091b      	lsrs	r3, r3, #4
 800393e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003940:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003944:	b29b      	uxth	r3, r3
 8003946:	461a      	mov	r2, r3
 8003948:	6a38      	ldr	r0, [r7, #32]
 800394a:	f003 f87d 	bl	8006a48 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	691a      	ldr	r2, [r3, #16]
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	091b      	lsrs	r3, r3, #4
 8003956:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800395a:	441a      	add	r2, r3
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	6a1a      	ldr	r2, [r3, #32]
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	091b      	lsrs	r3, r3, #4
 8003968:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800396c:	441a      	add	r2, r3
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	621a      	str	r2, [r3, #32]
 8003972:	e016      	b.n	80039a2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	0c5b      	lsrs	r3, r3, #17
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	2b06      	cmp	r3, #6
 800397e:	d110      	bne.n	80039a2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003986:	2208      	movs	r2, #8
 8003988:	4619      	mov	r1, r3
 800398a:	6a38      	ldr	r0, [r7, #32]
 800398c:	f003 f85c 	bl	8006a48 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	6a1a      	ldr	r2, [r3, #32]
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	091b      	lsrs	r3, r3, #4
 8003998:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800399c:	441a      	add	r2, r3
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	699a      	ldr	r2, [r3, #24]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f042 0210 	orr.w	r2, r2, #16
 80039b0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f003 f9da 	bl	8006d70 <USB_ReadInterrupts>
 80039bc:	4603      	mov	r3, r0
 80039be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80039c6:	f040 80a7 	bne.w	8003b18 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80039ca:	2300      	movs	r3, #0
 80039cc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f003 f9df 	bl	8006d96 <USB_ReadDevAllOutEpInterrupt>
 80039d8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80039da:	e099      	b.n	8003b10 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80039dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f000 808e 	beq.w	8003b04 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	4611      	mov	r1, r2
 80039f2:	4618      	mov	r0, r3
 80039f4:	f003 fa03 	bl	8006dfe <USB_ReadDevOutEPInterrupt>
 80039f8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00c      	beq.n	8003a1e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a06:	015a      	lsls	r2, r3, #5
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a10:	461a      	mov	r2, r3
 8003a12:	2301      	movs	r3, #1
 8003a14:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003a16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 fec3 	bl	80047a4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	f003 0308 	and.w	r3, r3, #8
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00c      	beq.n	8003a42 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2a:	015a      	lsls	r2, r3, #5
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	4413      	add	r3, r2
 8003a30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a34:	461a      	mov	r2, r3
 8003a36:	2308      	movs	r3, #8
 8003a38:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003a3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 ff99 	bl	8004974 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	f003 0310 	and.w	r3, r3, #16
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d008      	beq.n	8003a5e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4e:	015a      	lsls	r2, r3, #5
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	4413      	add	r3, r2
 8003a54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a58:	461a      	mov	r2, r3
 8003a5a:	2310      	movs	r3, #16
 8003a5c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	f003 0302 	and.w	r3, r3, #2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d030      	beq.n	8003aca <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003a68:	6a3b      	ldr	r3, [r7, #32]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a70:	2b80      	cmp	r3, #128	; 0x80
 8003a72:	d109      	bne.n	8003a88 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	69fa      	ldr	r2, [r7, #28]
 8003a7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a86:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	4413      	add	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	4413      	add	r3, r2
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	78db      	ldrb	r3, [r3, #3]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d108      	bne.n	8003ab8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f005 fd8a 	bl	80095cc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aba:	015a      	lsls	r2, r3, #5
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	4413      	add	r3, r2
 8003ac0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	f003 0320 	and.w	r3, r3, #32
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d008      	beq.n	8003ae6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad6:	015a      	lsls	r2, r3, #5
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	4413      	add	r3, r2
 8003adc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	2320      	movs	r3, #32
 8003ae4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d009      	beq.n	8003b04 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af2:	015a      	lsls	r2, r3, #5
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	4413      	add	r3, r2
 8003af8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003afc:	461a      	mov	r2, r3
 8003afe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b02:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b06:	3301      	adds	r3, #1
 8003b08:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b0c:	085b      	lsrs	r3, r3, #1
 8003b0e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	f47f af62 	bne.w	80039dc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f003 f927 	bl	8006d70 <USB_ReadInterrupts>
 8003b22:	4603      	mov	r3, r0
 8003b24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b28:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b2c:	f040 80db 	bne.w	8003ce6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f003 f948 	bl	8006dca <USB_ReadDevAllInEpInterrupt>
 8003b3a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003b40:	e0cd      	b.n	8003cde <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b44:	f003 0301 	and.w	r3, r3, #1
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f000 80c2 	beq.w	8003cd2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	4611      	mov	r1, r2
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f003 f96e 	bl	8006e3a <USB_ReadDevInEPInterrupt>
 8003b5e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d057      	beq.n	8003c1a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	f003 030f 	and.w	r3, r3, #15
 8003b70:	2201      	movs	r2, #1
 8003b72:	fa02 f303 	lsl.w	r3, r2, r3
 8003b76:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	43db      	mvns	r3, r3
 8003b84:	69f9      	ldr	r1, [r7, #28]
 8003b86:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b90:	015a      	lsls	r2, r3, #5
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	4413      	add	r3, r2
 8003b96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d132      	bne.n	8003c0e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bac:	4613      	mov	r3, r2
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	4413      	add	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	440b      	add	r3, r1
 8003bb6:	334c      	adds	r3, #76	; 0x4c
 8003bb8:	6819      	ldr	r1, [r3, #0]
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	4413      	add	r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4403      	add	r3, r0
 8003bc8:	3348      	adds	r3, #72	; 0x48
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4419      	add	r1, r3
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	4403      	add	r3, r0
 8003bdc:	334c      	adds	r3, #76	; 0x4c
 8003bde:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d113      	bne.n	8003c0e <HAL_PCD_IRQHandler+0x3a2>
 8003be6:	6879      	ldr	r1, [r7, #4]
 8003be8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bea:	4613      	mov	r3, r2
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	4413      	add	r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	440b      	add	r3, r1
 8003bf4:	3354      	adds	r3, #84	; 0x54
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d108      	bne.n	8003c0e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6818      	ldr	r0, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003c06:	461a      	mov	r2, r3
 8003c08:	2101      	movs	r1, #1
 8003c0a:	f003 f975 	bl	8006ef8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	4619      	mov	r1, r3
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f005 fc5e 	bl	80094d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	f003 0308 	and.w	r3, r3, #8
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d008      	beq.n	8003c36 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c26:	015a      	lsls	r2, r3, #5
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c30:	461a      	mov	r2, r3
 8003c32:	2308      	movs	r3, #8
 8003c34:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	f003 0310 	and.w	r3, r3, #16
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d008      	beq.n	8003c52 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c42:	015a      	lsls	r2, r3, #5
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	4413      	add	r3, r2
 8003c48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	2310      	movs	r3, #16
 8003c50:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d008      	beq.n	8003c6e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5e:	015a      	lsls	r2, r3, #5
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	4413      	add	r3, r2
 8003c64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c68:	461a      	mov	r2, r3
 8003c6a:	2340      	movs	r3, #64	; 0x40
 8003c6c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d023      	beq.n	8003cc0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003c78:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c7a:	6a38      	ldr	r0, [r7, #32]
 8003c7c:	f002 f856 	bl	8005d2c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c82:	4613      	mov	r3, r2
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	4413      	add	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	3338      	adds	r3, #56	; 0x38
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	4413      	add	r3, r2
 8003c90:	3304      	adds	r3, #4
 8003c92:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	78db      	ldrb	r3, [r3, #3]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d108      	bne.n	8003cae <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f005 fca1 	bl	80095f0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	015a      	lsls	r2, r3, #5
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cba:	461a      	mov	r2, r3
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003cca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 fcdb 	bl	8004688 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cda:	085b      	lsrs	r3, r3, #1
 8003cdc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f47f af2e 	bne.w	8003b42 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f003 f840 	bl	8006d70 <USB_ReadInterrupts>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003cf6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003cfa:	d122      	bne.n	8003d42 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	69fa      	ldr	r2, [r7, #28]
 8003d06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d0a:	f023 0301 	bic.w	r3, r3, #1
 8003d0e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d108      	bne.n	8003d2c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003d22:	2100      	movs	r1, #0
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 fec3 	bl	8004ab0 <HAL_PCDEx_LPM_Callback>
 8003d2a:	e002      	b.n	8003d32 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f005 fc3f 	bl	80095b0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	695a      	ldr	r2, [r3, #20]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003d40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f003 f812 	bl	8006d70 <USB_ReadInterrupts>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d56:	d112      	bne.n	8003d7e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d102      	bne.n	8003d6e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f005 fbfb 	bl	8009564 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	695a      	ldr	r2, [r3, #20]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003d7c:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f002 fff4 	bl	8006d70 <USB_ReadInterrupts>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d92:	f040 80b7 	bne.w	8003f04 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	69fa      	ldr	r2, [r7, #28]
 8003da0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003da4:	f023 0301 	bic.w	r3, r3, #1
 8003da8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2110      	movs	r1, #16
 8003db0:	4618      	mov	r0, r3
 8003db2:	f001 ffbb 	bl	8005d2c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003db6:	2300      	movs	r3, #0
 8003db8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dba:	e046      	b.n	8003e4a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dbe:	015a      	lsls	r2, r3, #5
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dc8:	461a      	mov	r2, r3
 8003dca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003dce:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dd2:	015a      	lsls	r2, r3, #5
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003de0:	0151      	lsls	r1, r2, #5
 8003de2:	69fa      	ldr	r2, [r7, #28]
 8003de4:	440a      	add	r2, r1
 8003de6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003dea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003dee:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003df2:	015a      	lsls	r2, r3, #5
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	4413      	add	r3, r2
 8003df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003e02:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e06:	015a      	lsls	r2, r3, #5
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e14:	0151      	lsls	r1, r2, #5
 8003e16:	69fa      	ldr	r2, [r7, #28]
 8003e18:	440a      	add	r2, r1
 8003e1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e1e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003e22:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e26:	015a      	lsls	r2, r3, #5
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e34:	0151      	lsls	r1, r2, #5
 8003e36:	69fa      	ldr	r2, [r7, #28]
 8003e38:	440a      	add	r2, r1
 8003e3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003e42:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e46:	3301      	adds	r3, #1
 8003e48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d3b3      	bcc.n	8003dbc <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e5a:	69db      	ldr	r3, [r3, #28]
 8003e5c:	69fa      	ldr	r2, [r7, #28]
 8003e5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e62:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003e66:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d016      	beq.n	8003e9e <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e7a:	69fa      	ldr	r2, [r7, #28]
 8003e7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e80:	f043 030b 	orr.w	r3, r3, #11
 8003e84:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e90:	69fa      	ldr	r2, [r7, #28]
 8003e92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e96:	f043 030b 	orr.w	r3, r3, #11
 8003e9a:	6453      	str	r3, [r2, #68]	; 0x44
 8003e9c:	e015      	b.n	8003eca <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	69fa      	ldr	r2, [r7, #28]
 8003ea8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003eac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003eb0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003eb4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	69fa      	ldr	r2, [r7, #28]
 8003ec0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ec4:	f043 030b 	orr.w	r3, r3, #11
 8003ec8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ed8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003edc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6818      	ldr	r0, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003eee:	461a      	mov	r2, r3
 8003ef0:	f003 f802 	bl	8006ef8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695a      	ldr	r2, [r3, #20]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003f02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f002 ff31 	bl	8006d70 <USB_ReadInterrupts>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f18:	d124      	bne.n	8003f64 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f002 ffc7 	bl	8006eb2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f001 ff7c 	bl	8005e26 <USB_GetDevSpeed>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	461a      	mov	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681c      	ldr	r4, [r3, #0]
 8003f3a:	f001 fa29 	bl	8005390 <HAL_RCC_GetHCLKFreq>
 8003f3e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	461a      	mov	r2, r3
 8003f48:	4620      	mov	r0, r4
 8003f4a:	f001 fc7b 	bl	8005844 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f005 fae9 	bl	8009526 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695a      	ldr	r2, [r3, #20]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003f62:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f002 ff01 	bl	8006d70 <USB_ReadInterrupts>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	f003 0308 	and.w	r3, r3, #8
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d10a      	bne.n	8003f8e <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f005 fac6 	bl	800950a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695a      	ldr	r2, [r3, #20]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f002 0208 	and.w	r2, r2, #8
 8003f8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f002 feec 	bl	8006d70 <USB_ReadInterrupts>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f9e:	2b80      	cmp	r3, #128	; 0x80
 8003fa0:	d122      	bne.n	8003fe8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003fa2:	6a3b      	ldr	r3, [r7, #32]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003faa:	6a3b      	ldr	r3, [r7, #32]
 8003fac:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fae:	2301      	movs	r3, #1
 8003fb0:	627b      	str	r3, [r7, #36]	; 0x24
 8003fb2:	e014      	b.n	8003fde <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fb8:	4613      	mov	r3, r2
 8003fba:	00db      	lsls	r3, r3, #3
 8003fbc:	4413      	add	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d105      	bne.n	8003fd8 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fb27 	bl	8004626 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fda:	3301      	adds	r3, #1
 8003fdc:	627b      	str	r3, [r7, #36]	; 0x24
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d3e5      	bcc.n	8003fb4 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f002 febf 	bl	8006d70 <USB_ReadInterrupts>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ff8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ffc:	d13b      	bne.n	8004076 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ffe:	2301      	movs	r3, #1
 8004000:	627b      	str	r3, [r7, #36]	; 0x24
 8004002:	e02b      	b.n	800405c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004006:	015a      	lsls	r2, r3, #5
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	4413      	add	r3, r2
 800400c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004018:	4613      	mov	r3, r2
 800401a:	00db      	lsls	r3, r3, #3
 800401c:	4413      	add	r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	440b      	add	r3, r1
 8004022:	3340      	adds	r3, #64	; 0x40
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d115      	bne.n	8004056 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800402a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800402c:	2b00      	cmp	r3, #0
 800402e:	da12      	bge.n	8004056 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004030:	6879      	ldr	r1, [r7, #4]
 8004032:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004034:	4613      	mov	r3, r2
 8004036:	00db      	lsls	r3, r3, #3
 8004038:	4413      	add	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	333f      	adds	r3, #63	; 0x3f
 8004040:	2201      	movs	r2, #1
 8004042:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004046:	b2db      	uxtb	r3, r3
 8004048:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800404c:	b2db      	uxtb	r3, r3
 800404e:	4619      	mov	r1, r3
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f000 fae8 	bl	8004626 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004058:	3301      	adds	r3, #1
 800405a:	627b      	str	r3, [r7, #36]	; 0x24
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004062:	429a      	cmp	r2, r3
 8004064:	d3ce      	bcc.n	8004004 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	695a      	ldr	r2, [r3, #20]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004074:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f002 fe78 	bl	8006d70 <USB_ReadInterrupts>
 8004080:	4603      	mov	r3, r0
 8004082:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004086:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800408a:	d155      	bne.n	8004138 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800408c:	2301      	movs	r3, #1
 800408e:	627b      	str	r3, [r7, #36]	; 0x24
 8004090:	e045      	b.n	800411e <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004094:	015a      	lsls	r2, r3, #5
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	4413      	add	r3, r2
 800409a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80040a2:	6879      	ldr	r1, [r7, #4]
 80040a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040a6:	4613      	mov	r3, r2
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	4413      	add	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	440b      	add	r3, r1
 80040b0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d12e      	bne.n	8004118 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80040ba:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80040bc:	2b00      	cmp	r3, #0
 80040be:	da2b      	bge.n	8004118 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80040cc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d121      	bne.n	8004118 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80040d4:	6879      	ldr	r1, [r7, #4]
 80040d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040d8:	4613      	mov	r3, r2
 80040da:	00db      	lsls	r3, r3, #3
 80040dc:	4413      	add	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	440b      	add	r3, r1
 80040e2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80040e6:	2201      	movs	r2, #1
 80040e8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80040f6:	6a3b      	ldr	r3, [r7, #32]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10a      	bne.n	8004118 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	69fa      	ldr	r2, [r7, #28]
 800410c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004110:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004114:	6053      	str	r3, [r2, #4]
            break;
 8004116:	e007      	b.n	8004128 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411a:	3301      	adds	r3, #1
 800411c:	627b      	str	r3, [r7, #36]	; 0x24
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004124:	429a      	cmp	r2, r3
 8004126:	d3b4      	bcc.n	8004092 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	695a      	ldr	r2, [r3, #20]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004136:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4618      	mov	r0, r3
 800413e:	f002 fe17 	bl	8006d70 <USB_ReadInterrupts>
 8004142:	4603      	mov	r3, r0
 8004144:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800414c:	d10a      	bne.n	8004164 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f005 fa60 	bl	8009614 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	695a      	ldr	r2, [r3, #20]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004162:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4618      	mov	r0, r3
 800416a:	f002 fe01 	bl	8006d70 <USB_ReadInterrupts>
 800416e:	4603      	mov	r3, r0
 8004170:	f003 0304 	and.w	r3, r3, #4
 8004174:	2b04      	cmp	r3, #4
 8004176:	d115      	bne.n	80041a4 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	f003 0304 	and.w	r3, r3, #4
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f005 fa50 	bl	8009630 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6859      	ldr	r1, [r3, #4]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	430a      	orrs	r2, r1
 800419e:	605a      	str	r2, [r3, #4]
 80041a0:	e000      	b.n	80041a4 <HAL_PCD_IRQHandler+0x938>
      return;
 80041a2:	bf00      	nop
    }
  }
}
 80041a4:	3734      	adds	r7, #52	; 0x34
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd90      	pop	{r4, r7, pc}

080041aa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b082      	sub	sp, #8
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
 80041b2:	460b      	mov	r3, r1
 80041b4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d101      	bne.n	80041c4 <HAL_PCD_SetAddress+0x1a>
 80041c0:	2302      	movs	r3, #2
 80041c2:	e013      	b.n	80041ec <HAL_PCD_SetAddress+0x42>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	78fa      	ldrb	r2, [r7, #3]
 80041d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	78fa      	ldrb	r2, [r7, #3]
 80041da:	4611      	mov	r1, r2
 80041dc:	4618      	mov	r0, r3
 80041de:	f002 fd5f 	bl	8006ca0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3708      	adds	r7, #8
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	4608      	mov	r0, r1
 80041fe:	4611      	mov	r1, r2
 8004200:	461a      	mov	r2, r3
 8004202:	4603      	mov	r3, r0
 8004204:	70fb      	strb	r3, [r7, #3]
 8004206:	460b      	mov	r3, r1
 8004208:	803b      	strh	r3, [r7, #0]
 800420a:	4613      	mov	r3, r2
 800420c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800420e:	2300      	movs	r3, #0
 8004210:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004212:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004216:	2b00      	cmp	r3, #0
 8004218:	da0f      	bge.n	800423a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800421a:	78fb      	ldrb	r3, [r7, #3]
 800421c:	f003 020f 	and.w	r2, r3, #15
 8004220:	4613      	mov	r3, r2
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	4413      	add	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	3338      	adds	r3, #56	; 0x38
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	4413      	add	r3, r2
 800422e:	3304      	adds	r3, #4
 8004230:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2201      	movs	r2, #1
 8004236:	705a      	strb	r2, [r3, #1]
 8004238:	e00f      	b.n	800425a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800423a:	78fb      	ldrb	r3, [r7, #3]
 800423c:	f003 020f 	and.w	r2, r3, #15
 8004240:	4613      	mov	r3, r2
 8004242:	00db      	lsls	r3, r3, #3
 8004244:	4413      	add	r3, r2
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	4413      	add	r3, r2
 8004250:	3304      	adds	r3, #4
 8004252:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800425a:	78fb      	ldrb	r3, [r7, #3]
 800425c:	f003 030f 	and.w	r3, r3, #15
 8004260:	b2da      	uxtb	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004266:	883a      	ldrh	r2, [r7, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	78ba      	ldrb	r2, [r7, #2]
 8004270:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	785b      	ldrb	r3, [r3, #1]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d004      	beq.n	8004284 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004284:	78bb      	ldrb	r3, [r7, #2]
 8004286:	2b02      	cmp	r3, #2
 8004288:	d102      	bne.n	8004290 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004296:	2b01      	cmp	r3, #1
 8004298:	d101      	bne.n	800429e <HAL_PCD_EP_Open+0xaa>
 800429a:	2302      	movs	r3, #2
 800429c:	e00e      	b.n	80042bc <HAL_PCD_EP_Open+0xc8>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68f9      	ldr	r1, [r7, #12]
 80042ac:	4618      	mov	r0, r3
 80042ae:	f001 fddf 	bl	8005e70 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80042ba:	7afb      	ldrb	r3, [r7, #11]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	460b      	mov	r3, r1
 80042ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80042d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	da0f      	bge.n	80042f8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042d8:	78fb      	ldrb	r3, [r7, #3]
 80042da:	f003 020f 	and.w	r2, r3, #15
 80042de:	4613      	mov	r3, r2
 80042e0:	00db      	lsls	r3, r3, #3
 80042e2:	4413      	add	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	3338      	adds	r3, #56	; 0x38
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	4413      	add	r3, r2
 80042ec:	3304      	adds	r3, #4
 80042ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2201      	movs	r2, #1
 80042f4:	705a      	strb	r2, [r3, #1]
 80042f6:	e00f      	b.n	8004318 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042f8:	78fb      	ldrb	r3, [r7, #3]
 80042fa:	f003 020f 	and.w	r2, r3, #15
 80042fe:	4613      	mov	r3, r2
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	4413      	add	r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	4413      	add	r3, r2
 800430e:	3304      	adds	r3, #4
 8004310:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004318:	78fb      	ldrb	r3, [r7, #3]
 800431a:	f003 030f 	and.w	r3, r3, #15
 800431e:	b2da      	uxtb	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800432a:	2b01      	cmp	r3, #1
 800432c:	d101      	bne.n	8004332 <HAL_PCD_EP_Close+0x6e>
 800432e:	2302      	movs	r3, #2
 8004330:	e00e      	b.n	8004350 <HAL_PCD_EP_Close+0x8c>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68f9      	ldr	r1, [r7, #12]
 8004340:	4618      	mov	r0, r3
 8004342:	f001 fe1d 	bl	8005f80 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3710      	adds	r7, #16
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	607a      	str	r2, [r7, #4]
 8004362:	603b      	str	r3, [r7, #0]
 8004364:	460b      	mov	r3, r1
 8004366:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004368:	7afb      	ldrb	r3, [r7, #11]
 800436a:	f003 020f 	and.w	r2, r3, #15
 800436e:	4613      	mov	r3, r2
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	4413      	add	r3, r2
 800437e:	3304      	adds	r3, #4
 8004380:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	683a      	ldr	r2, [r7, #0]
 800438c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	2200      	movs	r2, #0
 8004392:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	2200      	movs	r2, #0
 8004398:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800439a:	7afb      	ldrb	r3, [r7, #11]
 800439c:	f003 030f 	and.w	r3, r3, #15
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d102      	bne.n	80043b4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80043b4:	7afb      	ldrb	r3, [r7, #11]
 80043b6:	f003 030f 	and.w	r3, r3, #15
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d109      	bne.n	80043d2 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6818      	ldr	r0, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	461a      	mov	r2, r3
 80043ca:	6979      	ldr	r1, [r7, #20]
 80043cc:	f002 f8fc 	bl	80065c8 <USB_EP0StartXfer>
 80043d0:	e008      	b.n	80043e4 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6818      	ldr	r0, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	461a      	mov	r2, r3
 80043de:	6979      	ldr	r1, [r7, #20]
 80043e0:	f001 feaa 	bl	8006138 <USB_EPStartXfer>
  }

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3718      	adds	r7, #24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b083      	sub	sp, #12
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	6078      	str	r0, [r7, #4]
 80043f6:	460b      	mov	r3, r1
 80043f8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80043fa:	78fb      	ldrb	r3, [r7, #3]
 80043fc:	f003 020f 	and.w	r2, r3, #15
 8004400:	6879      	ldr	r1, [r7, #4]
 8004402:	4613      	mov	r3, r2
 8004404:	00db      	lsls	r3, r3, #3
 8004406:	4413      	add	r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	440b      	add	r3, r1
 800440c:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004410:	681b      	ldr	r3, [r3, #0]
}
 8004412:	4618      	mov	r0, r3
 8004414:	370c      	adds	r7, #12
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b086      	sub	sp, #24
 8004422:	af00      	add	r7, sp, #0
 8004424:	60f8      	str	r0, [r7, #12]
 8004426:	607a      	str	r2, [r7, #4]
 8004428:	603b      	str	r3, [r7, #0]
 800442a:	460b      	mov	r3, r1
 800442c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800442e:	7afb      	ldrb	r3, [r7, #11]
 8004430:	f003 020f 	and.w	r2, r3, #15
 8004434:	4613      	mov	r3, r2
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	4413      	add	r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	3338      	adds	r3, #56	; 0x38
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	4413      	add	r3, r2
 8004442:	3304      	adds	r3, #4
 8004444:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	683a      	ldr	r2, [r7, #0]
 8004450:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	2200      	movs	r2, #0
 8004456:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	2201      	movs	r2, #1
 800445c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800445e:	7afb      	ldrb	r3, [r7, #11]
 8004460:	f003 030f 	and.w	r3, r3, #15
 8004464:	b2da      	uxtb	r2, r3
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d102      	bne.n	8004478 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004478:	7afb      	ldrb	r3, [r7, #11]
 800447a:	f003 030f 	and.w	r3, r3, #15
 800447e:	2b00      	cmp	r3, #0
 8004480:	d109      	bne.n	8004496 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6818      	ldr	r0, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	461a      	mov	r2, r3
 800448e:	6979      	ldr	r1, [r7, #20]
 8004490:	f002 f89a 	bl	80065c8 <USB_EP0StartXfer>
 8004494:	e008      	b.n	80044a8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6818      	ldr	r0, [r3, #0]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	461a      	mov	r2, r3
 80044a2:	6979      	ldr	r1, [r7, #20]
 80044a4:	f001 fe48 	bl	8006138 <USB_EPStartXfer>
  }

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3718      	adds	r7, #24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b084      	sub	sp, #16
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
 80044ba:	460b      	mov	r3, r1
 80044bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80044be:	78fb      	ldrb	r3, [r7, #3]
 80044c0:	f003 020f 	and.w	r2, r3, #15
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d901      	bls.n	80044d0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e050      	b.n	8004572 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80044d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	da0f      	bge.n	80044f8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044d8:	78fb      	ldrb	r3, [r7, #3]
 80044da:	f003 020f 	and.w	r2, r3, #15
 80044de:	4613      	mov	r3, r2
 80044e0:	00db      	lsls	r3, r3, #3
 80044e2:	4413      	add	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	3338      	adds	r3, #56	; 0x38
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	4413      	add	r3, r2
 80044ec:	3304      	adds	r3, #4
 80044ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2201      	movs	r2, #1
 80044f4:	705a      	strb	r2, [r3, #1]
 80044f6:	e00d      	b.n	8004514 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80044f8:	78fa      	ldrb	r2, [r7, #3]
 80044fa:	4613      	mov	r3, r2
 80044fc:	00db      	lsls	r3, r3, #3
 80044fe:	4413      	add	r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	4413      	add	r3, r2
 800450a:	3304      	adds	r3, #4
 800450c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2201      	movs	r2, #1
 8004518:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800451a:	78fb      	ldrb	r3, [r7, #3]
 800451c:	f003 030f 	and.w	r3, r3, #15
 8004520:	b2da      	uxtb	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800452c:	2b01      	cmp	r3, #1
 800452e:	d101      	bne.n	8004534 <HAL_PCD_EP_SetStall+0x82>
 8004530:	2302      	movs	r3, #2
 8004532:	e01e      	b.n	8004572 <HAL_PCD_EP_SetStall+0xc0>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68f9      	ldr	r1, [r7, #12]
 8004542:	4618      	mov	r0, r3
 8004544:	f002 fad8 	bl	8006af8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004548:	78fb      	ldrb	r3, [r7, #3]
 800454a:	f003 030f 	and.w	r3, r3, #15
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10a      	bne.n	8004568 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	b2d9      	uxtb	r1, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004562:	461a      	mov	r2, r3
 8004564:	f002 fcc8 	bl	8006ef8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b084      	sub	sp, #16
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
 8004582:	460b      	mov	r3, r1
 8004584:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004586:	78fb      	ldrb	r3, [r7, #3]
 8004588:	f003 020f 	and.w	r2, r3, #15
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	429a      	cmp	r2, r3
 8004592:	d901      	bls.n	8004598 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e042      	b.n	800461e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004598:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800459c:	2b00      	cmp	r3, #0
 800459e:	da0f      	bge.n	80045c0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045a0:	78fb      	ldrb	r3, [r7, #3]
 80045a2:	f003 020f 	and.w	r2, r3, #15
 80045a6:	4613      	mov	r3, r2
 80045a8:	00db      	lsls	r3, r3, #3
 80045aa:	4413      	add	r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	3338      	adds	r3, #56	; 0x38
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	4413      	add	r3, r2
 80045b4:	3304      	adds	r3, #4
 80045b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2201      	movs	r2, #1
 80045bc:	705a      	strb	r2, [r3, #1]
 80045be:	e00f      	b.n	80045e0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045c0:	78fb      	ldrb	r3, [r7, #3]
 80045c2:	f003 020f 	and.w	r2, r3, #15
 80045c6:	4613      	mov	r3, r2
 80045c8:	00db      	lsls	r3, r3, #3
 80045ca:	4413      	add	r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	4413      	add	r3, r2
 80045d6:	3304      	adds	r3, #4
 80045d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045e6:	78fb      	ldrb	r3, [r7, #3]
 80045e8:	f003 030f 	and.w	r3, r3, #15
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d101      	bne.n	8004600 <HAL_PCD_EP_ClrStall+0x86>
 80045fc:	2302      	movs	r3, #2
 80045fe:	e00e      	b.n	800461e <HAL_PCD_EP_ClrStall+0xa4>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68f9      	ldr	r1, [r7, #12]
 800460e:	4618      	mov	r0, r3
 8004610:	f002 fae0 	bl	8006bd4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b084      	sub	sp, #16
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
 800462e:	460b      	mov	r3, r1
 8004630:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004632:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004636:	2b00      	cmp	r3, #0
 8004638:	da0c      	bge.n	8004654 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800463a:	78fb      	ldrb	r3, [r7, #3]
 800463c:	f003 020f 	and.w	r2, r3, #15
 8004640:	4613      	mov	r3, r2
 8004642:	00db      	lsls	r3, r3, #3
 8004644:	4413      	add	r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	3338      	adds	r3, #56	; 0x38
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	4413      	add	r3, r2
 800464e:	3304      	adds	r3, #4
 8004650:	60fb      	str	r3, [r7, #12]
 8004652:	e00c      	b.n	800466e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004654:	78fb      	ldrb	r3, [r7, #3]
 8004656:	f003 020f 	and.w	r2, r3, #15
 800465a:	4613      	mov	r3, r2
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	4413      	add	r3, r2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	4413      	add	r3, r2
 800466a:	3304      	adds	r3, #4
 800466c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68f9      	ldr	r1, [r7, #12]
 8004674:	4618      	mov	r0, r3
 8004676:	f002 f8ff 	bl	8006878 <USB_EPStopXfer>
 800467a:	4603      	mov	r3, r0
 800467c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800467e:	7afb      	ldrb	r3, [r7, #11]
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b08a      	sub	sp, #40	; 0x28
 800468c:	af02      	add	r7, sp, #8
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	4613      	mov	r3, r2
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	3338      	adds	r3, #56	; 0x38
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	4413      	add	r3, r2
 80046ac:	3304      	adds	r3, #4
 80046ae:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6a1a      	ldr	r2, [r3, #32]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	699b      	ldr	r3, [r3, #24]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d901      	bls.n	80046c0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e06c      	b.n	800479a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	699a      	ldr	r2, [r3, #24]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	69fa      	ldr	r2, [r7, #28]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d902      	bls.n	80046dc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	3303      	adds	r3, #3
 80046e0:	089b      	lsrs	r3, r3, #2
 80046e2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80046e4:	e02b      	b.n	800473e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	699a      	ldr	r2, [r3, #24]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	69fa      	ldr	r2, [r7, #28]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d902      	bls.n	8004702 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	3303      	adds	r3, #3
 8004706:	089b      	lsrs	r3, r3, #2
 8004708:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6919      	ldr	r1, [r3, #16]
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	b2da      	uxtb	r2, r3
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800471a:	b2db      	uxtb	r3, r3
 800471c:	9300      	str	r3, [sp, #0]
 800471e:	4603      	mov	r3, r0
 8004720:	6978      	ldr	r0, [r7, #20]
 8004722:	f002 f953 	bl	80069cc <USB_WritePacket>

    ep->xfer_buff  += len;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	691a      	ldr	r2, [r3, #16]
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	441a      	add	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6a1a      	ldr	r2, [r3, #32]
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	441a      	add	r2, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	015a      	lsls	r2, r3, #5
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	4413      	add	r3, r2
 8004746:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	b29b      	uxth	r3, r3
 800474e:	69ba      	ldr	r2, [r7, #24]
 8004750:	429a      	cmp	r2, r3
 8004752:	d809      	bhi.n	8004768 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a1a      	ldr	r2, [r3, #32]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800475c:	429a      	cmp	r2, r3
 800475e:	d203      	bcs.n	8004768 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1be      	bne.n	80046e6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	699a      	ldr	r2, [r3, #24]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	429a      	cmp	r2, r3
 8004772:	d811      	bhi.n	8004798 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	f003 030f 	and.w	r3, r3, #15
 800477a:	2201      	movs	r2, #1
 800477c:	fa02 f303 	lsl.w	r3, r2, r3
 8004780:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004788:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	43db      	mvns	r3, r3
 800478e:	6939      	ldr	r1, [r7, #16]
 8004790:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004794:	4013      	ands	r3, r2
 8004796:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3720      	adds	r7, #32
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b088      	sub	sp, #32
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	333c      	adds	r3, #60	; 0x3c
 80047bc:	3304      	adds	r3, #4
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	015a      	lsls	r2, r3, #5
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	4413      	add	r3, r2
 80047ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d17b      	bne.n	80048d2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	f003 0308 	and.w	r3, r3, #8
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d015      	beq.n	8004810 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	4a61      	ldr	r2, [pc, #388]	; (800496c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	f240 80b9 	bls.w	8004960 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 80b3 	beq.w	8004960 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	015a      	lsls	r2, r3, #5
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	4413      	add	r3, r2
 8004802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004806:	461a      	mov	r2, r3
 8004808:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800480c:	6093      	str	r3, [r2, #8]
 800480e:	e0a7      	b.n	8004960 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	f003 0320 	and.w	r3, r3, #32
 8004816:	2b00      	cmp	r3, #0
 8004818:	d009      	beq.n	800482e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	015a      	lsls	r2, r3, #5
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	4413      	add	r3, r2
 8004822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004826:	461a      	mov	r2, r3
 8004828:	2320      	movs	r3, #32
 800482a:	6093      	str	r3, [r2, #8]
 800482c:	e098      	b.n	8004960 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004834:	2b00      	cmp	r3, #0
 8004836:	f040 8093 	bne.w	8004960 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	4a4b      	ldr	r2, [pc, #300]	; (800496c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d90f      	bls.n	8004862 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00a      	beq.n	8004862 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	015a      	lsls	r2, r3, #5
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	4413      	add	r3, r2
 8004854:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004858:	461a      	mov	r2, r3
 800485a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800485e:	6093      	str	r3, [r2, #8]
 8004860:	e07e      	b.n	8004960 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	4613      	mov	r3, r2
 8004866:	00db      	lsls	r3, r3, #3
 8004868:	4413      	add	r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	4413      	add	r3, r2
 8004874:	3304      	adds	r3, #4
 8004876:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	69da      	ldr	r2, [r3, #28]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	0159      	lsls	r1, r3, #5
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	440b      	add	r3, r1
 8004884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800488e:	1ad2      	subs	r2, r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d114      	bne.n	80048c4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d109      	bne.n	80048b6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6818      	ldr	r0, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80048ac:	461a      	mov	r2, r3
 80048ae:	2101      	movs	r1, #1
 80048b0:	f002 fb22 	bl	8006ef8 <USB_EP0_OutStart>
 80048b4:	e006      	b.n	80048c4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	691a      	ldr	r2, [r3, #16]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	441a      	add	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	4619      	mov	r1, r3
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f004 fde8 	bl	80094a0 <HAL_PCD_DataOutStageCallback>
 80048d0:	e046      	b.n	8004960 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	4a26      	ldr	r2, [pc, #152]	; (8004970 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d124      	bne.n	8004924 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00a      	beq.n	80048fa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	015a      	lsls	r2, r3, #5
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	4413      	add	r3, r2
 80048ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048f0:	461a      	mov	r2, r3
 80048f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048f6:	6093      	str	r3, [r2, #8]
 80048f8:	e032      	b.n	8004960 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	f003 0320 	and.w	r3, r3, #32
 8004900:	2b00      	cmp	r3, #0
 8004902:	d008      	beq.n	8004916 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	015a      	lsls	r2, r3, #5
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	4413      	add	r3, r2
 800490c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004910:	461a      	mov	r2, r3
 8004912:	2320      	movs	r3, #32
 8004914:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	b2db      	uxtb	r3, r3
 800491a:	4619      	mov	r1, r3
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f004 fdbf 	bl	80094a0 <HAL_PCD_DataOutStageCallback>
 8004922:	e01d      	b.n	8004960 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d114      	bne.n	8004954 <PCD_EP_OutXfrComplete_int+0x1b0>
 800492a:	6879      	ldr	r1, [r7, #4]
 800492c:	683a      	ldr	r2, [r7, #0]
 800492e:	4613      	mov	r3, r2
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	4413      	add	r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	440b      	add	r3, r1
 8004938:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d108      	bne.n	8004954 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6818      	ldr	r0, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800494c:	461a      	mov	r2, r3
 800494e:	2100      	movs	r1, #0
 8004950:	f002 fad2 	bl	8006ef8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	b2db      	uxtb	r3, r3
 8004958:	4619      	mov	r1, r3
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f004 fda0 	bl	80094a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3720      	adds	r7, #32
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	4f54300a 	.word	0x4f54300a
 8004970:	4f54310a 	.word	0x4f54310a

08004974 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	333c      	adds	r3, #60	; 0x3c
 800498c:	3304      	adds	r3, #4
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	015a      	lsls	r2, r3, #5
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	4413      	add	r3, r2
 800499a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	4a15      	ldr	r2, [pc, #84]	; (80049fc <PCD_EP_OutSetupPacket_int+0x88>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d90e      	bls.n	80049c8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d009      	beq.n	80049c8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	015a      	lsls	r2, r3, #5
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	4413      	add	r3, r2
 80049bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049c0:	461a      	mov	r2, r3
 80049c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049c6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f004 fd57 	bl	800947c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4a0a      	ldr	r2, [pc, #40]	; (80049fc <PCD_EP_OutSetupPacket_int+0x88>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d90c      	bls.n	80049f0 <PCD_EP_OutSetupPacket_int+0x7c>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d108      	bne.n	80049f0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6818      	ldr	r0, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80049e8:	461a      	mov	r2, r3
 80049ea:	2101      	movs	r1, #1
 80049ec:	f002 fa84 	bl	8006ef8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3718      	adds	r7, #24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	4f54300a 	.word	0x4f54300a

08004a00 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	460b      	mov	r3, r1
 8004a0a:	70fb      	strb	r3, [r7, #3]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a16:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004a18:	78fb      	ldrb	r3, [r7, #3]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d107      	bne.n	8004a2e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004a1e:	883b      	ldrh	r3, [r7, #0]
 8004a20:	0419      	lsls	r1, r3, #16
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	629a      	str	r2, [r3, #40]	; 0x28
 8004a2c:	e028      	b.n	8004a80 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a34:	0c1b      	lsrs	r3, r3, #16
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	4413      	add	r3, r2
 8004a3a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	73fb      	strb	r3, [r7, #15]
 8004a40:	e00d      	b.n	8004a5e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	7bfb      	ldrb	r3, [r7, #15]
 8004a48:	3340      	adds	r3, #64	; 0x40
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	4413      	add	r3, r2
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	0c1b      	lsrs	r3, r3, #16
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	4413      	add	r3, r2
 8004a56:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a58:	7bfb      	ldrb	r3, [r7, #15]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	73fb      	strb	r3, [r7, #15]
 8004a5e:	7bfa      	ldrb	r2, [r7, #15]
 8004a60:	78fb      	ldrb	r3, [r7, #3]
 8004a62:	3b01      	subs	r3, #1
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d3ec      	bcc.n	8004a42 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004a68:	883b      	ldrh	r3, [r7, #0]
 8004a6a:	0418      	lsls	r0, r3, #16
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6819      	ldr	r1, [r3, #0]
 8004a70:	78fb      	ldrb	r3, [r7, #3]
 8004a72:	3b01      	subs	r3, #1
 8004a74:	68ba      	ldr	r2, [r7, #8]
 8004a76:	4302      	orrs	r2, r0
 8004a78:	3340      	adds	r3, #64	; 0x40
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	440b      	add	r3, r1
 8004a7e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3714      	adds	r7, #20
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr

08004a8e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b083      	sub	sp, #12
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
 8004a96:	460b      	mov	r3, r1
 8004a98:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	887a      	ldrh	r2, [r7, #2]
 8004aa0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004aa2:	2300      	movs	r3, #0
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	460b      	mov	r3, r1
 8004aba:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e267      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d075      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ae6:	4b88      	ldr	r3, [pc, #544]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	d00c      	beq.n	8004b0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004af2:	4b85      	ldr	r3, [pc, #532]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004afa:	2b08      	cmp	r3, #8
 8004afc:	d112      	bne.n	8004b24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004afe:	4b82      	ldr	r3, [pc, #520]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b0a:	d10b      	bne.n	8004b24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b0c:	4b7e      	ldr	r3, [pc, #504]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d05b      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x108>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d157      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e242      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b2c:	d106      	bne.n	8004b3c <HAL_RCC_OscConfig+0x74>
 8004b2e:	4b76      	ldr	r3, [pc, #472]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a75      	ldr	r2, [pc, #468]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b38:	6013      	str	r3, [r2, #0]
 8004b3a:	e01d      	b.n	8004b78 <HAL_RCC_OscConfig+0xb0>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b44:	d10c      	bne.n	8004b60 <HAL_RCC_OscConfig+0x98>
 8004b46:	4b70      	ldr	r3, [pc, #448]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a6f      	ldr	r2, [pc, #444]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b50:	6013      	str	r3, [r2, #0]
 8004b52:	4b6d      	ldr	r3, [pc, #436]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a6c      	ldr	r2, [pc, #432]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	e00b      	b.n	8004b78 <HAL_RCC_OscConfig+0xb0>
 8004b60:	4b69      	ldr	r3, [pc, #420]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a68      	ldr	r2, [pc, #416]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b6a:	6013      	str	r3, [r2, #0]
 8004b6c:	4b66      	ldr	r3, [pc, #408]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a65      	ldr	r2, [pc, #404]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d013      	beq.n	8004ba8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b80:	f7fd f88a 	bl	8001c98 <HAL_GetTick>
 8004b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b86:	e008      	b.n	8004b9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b88:	f7fd f886 	bl	8001c98 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	2b64      	cmp	r3, #100	; 0x64
 8004b94:	d901      	bls.n	8004b9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e207      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b9a:	4b5b      	ldr	r3, [pc, #364]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d0f0      	beq.n	8004b88 <HAL_RCC_OscConfig+0xc0>
 8004ba6:	e014      	b.n	8004bd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba8:	f7fd f876 	bl	8001c98 <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bb0:	f7fd f872 	bl	8001c98 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b64      	cmp	r3, #100	; 0x64
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e1f3      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bc2:	4b51      	ldr	r3, [pc, #324]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1f0      	bne.n	8004bb0 <HAL_RCC_OscConfig+0xe8>
 8004bce:	e000      	b.n	8004bd2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0302 	and.w	r3, r3, #2
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d063      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004bde:	4b4a      	ldr	r3, [pc, #296]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f003 030c 	and.w	r3, r3, #12
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00b      	beq.n	8004c02 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bea:	4b47      	ldr	r3, [pc, #284]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004bf2:	2b08      	cmp	r3, #8
 8004bf4:	d11c      	bne.n	8004c30 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bf6:	4b44      	ldr	r3, [pc, #272]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d116      	bne.n	8004c30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c02:	4b41      	ldr	r3, [pc, #260]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d005      	beq.n	8004c1a <HAL_RCC_OscConfig+0x152>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d001      	beq.n	8004c1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e1c7      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c1a:	4b3b      	ldr	r3, [pc, #236]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	00db      	lsls	r3, r3, #3
 8004c28:	4937      	ldr	r1, [pc, #220]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c2e:	e03a      	b.n	8004ca6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d020      	beq.n	8004c7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c38:	4b34      	ldr	r3, [pc, #208]	; (8004d0c <HAL_RCC_OscConfig+0x244>)
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c3e:	f7fd f82b 	bl	8001c98 <HAL_GetTick>
 8004c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c44:	e008      	b.n	8004c58 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c46:	f7fd f827 	bl	8001c98 <HAL_GetTick>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d901      	bls.n	8004c58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e1a8      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c58:	4b2b      	ldr	r3, [pc, #172]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0302 	and.w	r3, r3, #2
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d0f0      	beq.n	8004c46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c64:	4b28      	ldr	r3, [pc, #160]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	00db      	lsls	r3, r3, #3
 8004c72:	4925      	ldr	r1, [pc, #148]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	600b      	str	r3, [r1, #0]
 8004c78:	e015      	b.n	8004ca6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c7a:	4b24      	ldr	r3, [pc, #144]	; (8004d0c <HAL_RCC_OscConfig+0x244>)
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c80:	f7fd f80a 	bl	8001c98 <HAL_GetTick>
 8004c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c88:	f7fd f806 	bl	8001c98 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e187      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c9a:	4b1b      	ldr	r3, [pc, #108]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0302 	and.w	r3, r3, #2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1f0      	bne.n	8004c88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0308 	and.w	r3, r3, #8
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d036      	beq.n	8004d20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d016      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cba:	4b15      	ldr	r3, [pc, #84]	; (8004d10 <HAL_RCC_OscConfig+0x248>)
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cc0:	f7fc ffea 	bl	8001c98 <HAL_GetTick>
 8004cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cc6:	e008      	b.n	8004cda <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cc8:	f7fc ffe6 	bl	8001c98 <HAL_GetTick>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d901      	bls.n	8004cda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e167      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cda:	4b0b      	ldr	r3, [pc, #44]	; (8004d08 <HAL_RCC_OscConfig+0x240>)
 8004cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d0f0      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x200>
 8004ce6:	e01b      	b.n	8004d20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ce8:	4b09      	ldr	r3, [pc, #36]	; (8004d10 <HAL_RCC_OscConfig+0x248>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cee:	f7fc ffd3 	bl	8001c98 <HAL_GetTick>
 8004cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cf4:	e00e      	b.n	8004d14 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cf6:	f7fc ffcf 	bl	8001c98 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d907      	bls.n	8004d14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e150      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
 8004d08:	40023800 	.word	0x40023800
 8004d0c:	42470000 	.word	0x42470000
 8004d10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d14:	4b88      	ldr	r3, [pc, #544]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004d16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1ea      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 8097 	beq.w	8004e5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d32:	4b81      	ldr	r3, [pc, #516]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10f      	bne.n	8004d5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60bb      	str	r3, [r7, #8]
 8004d42:	4b7d      	ldr	r3, [pc, #500]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d46:	4a7c      	ldr	r2, [pc, #496]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d4e:	4b7a      	ldr	r3, [pc, #488]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d56:	60bb      	str	r3, [r7, #8]
 8004d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d5e:	4b77      	ldr	r3, [pc, #476]	; (8004f3c <HAL_RCC_OscConfig+0x474>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d118      	bne.n	8004d9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d6a:	4b74      	ldr	r3, [pc, #464]	; (8004f3c <HAL_RCC_OscConfig+0x474>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a73      	ldr	r2, [pc, #460]	; (8004f3c <HAL_RCC_OscConfig+0x474>)
 8004d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d76:	f7fc ff8f 	bl	8001c98 <HAL_GetTick>
 8004d7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d7c:	e008      	b.n	8004d90 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d7e:	f7fc ff8b 	bl	8001c98 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d901      	bls.n	8004d90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e10c      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d90:	4b6a      	ldr	r3, [pc, #424]	; (8004f3c <HAL_RCC_OscConfig+0x474>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d0f0      	beq.n	8004d7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d106      	bne.n	8004db2 <HAL_RCC_OscConfig+0x2ea>
 8004da4:	4b64      	ldr	r3, [pc, #400]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da8:	4a63      	ldr	r2, [pc, #396]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004daa:	f043 0301 	orr.w	r3, r3, #1
 8004dae:	6713      	str	r3, [r2, #112]	; 0x70
 8004db0:	e01c      	b.n	8004dec <HAL_RCC_OscConfig+0x324>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	2b05      	cmp	r3, #5
 8004db8:	d10c      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x30c>
 8004dba:	4b5f      	ldr	r3, [pc, #380]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dbe:	4a5e      	ldr	r2, [pc, #376]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004dc0:	f043 0304 	orr.w	r3, r3, #4
 8004dc4:	6713      	str	r3, [r2, #112]	; 0x70
 8004dc6:	4b5c      	ldr	r3, [pc, #368]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dca:	4a5b      	ldr	r2, [pc, #364]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004dcc:	f043 0301 	orr.w	r3, r3, #1
 8004dd0:	6713      	str	r3, [r2, #112]	; 0x70
 8004dd2:	e00b      	b.n	8004dec <HAL_RCC_OscConfig+0x324>
 8004dd4:	4b58      	ldr	r3, [pc, #352]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dd8:	4a57      	ldr	r2, [pc, #348]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004dda:	f023 0301 	bic.w	r3, r3, #1
 8004dde:	6713      	str	r3, [r2, #112]	; 0x70
 8004de0:	4b55      	ldr	r3, [pc, #340]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004de4:	4a54      	ldr	r2, [pc, #336]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004de6:	f023 0304 	bic.w	r3, r3, #4
 8004dea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d015      	beq.n	8004e20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df4:	f7fc ff50 	bl	8001c98 <HAL_GetTick>
 8004df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dfa:	e00a      	b.n	8004e12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dfc:	f7fc ff4c 	bl	8001c98 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e0cb      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e12:	4b49      	ldr	r3, [pc, #292]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0ee      	beq.n	8004dfc <HAL_RCC_OscConfig+0x334>
 8004e1e:	e014      	b.n	8004e4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e20:	f7fc ff3a 	bl	8001c98 <HAL_GetTick>
 8004e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e26:	e00a      	b.n	8004e3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e28:	f7fc ff36 	bl	8001c98 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e0b5      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e3e:	4b3e      	ldr	r3, [pc, #248]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1ee      	bne.n	8004e28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e4a:	7dfb      	ldrb	r3, [r7, #23]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d105      	bne.n	8004e5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e50:	4b39      	ldr	r3, [pc, #228]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e54:	4a38      	ldr	r2, [pc, #224]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004e56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f000 80a1 	beq.w	8004fa8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e66:	4b34      	ldr	r3, [pc, #208]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	f003 030c 	and.w	r3, r3, #12
 8004e6e:	2b08      	cmp	r3, #8
 8004e70:	d05c      	beq.n	8004f2c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d141      	bne.n	8004efe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e7a:	4b31      	ldr	r3, [pc, #196]	; (8004f40 <HAL_RCC_OscConfig+0x478>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e80:	f7fc ff0a 	bl	8001c98 <HAL_GetTick>
 8004e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e86:	e008      	b.n	8004e9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e88:	f7fc ff06 	bl	8001c98 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e087      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e9a:	4b27      	ldr	r3, [pc, #156]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1f0      	bne.n	8004e88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	69da      	ldr	r2, [r3, #28]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb4:	019b      	lsls	r3, r3, #6
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ebc:	085b      	lsrs	r3, r3, #1
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	041b      	lsls	r3, r3, #16
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec8:	061b      	lsls	r3, r3, #24
 8004eca:	491b      	ldr	r1, [pc, #108]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ed0:	4b1b      	ldr	r3, [pc, #108]	; (8004f40 <HAL_RCC_OscConfig+0x478>)
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed6:	f7fc fedf 	bl	8001c98 <HAL_GetTick>
 8004eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004edc:	e008      	b.n	8004ef0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ede:	f7fc fedb 	bl	8001c98 <HAL_GetTick>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d901      	bls.n	8004ef0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e05c      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ef0:	4b11      	ldr	r3, [pc, #68]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d0f0      	beq.n	8004ede <HAL_RCC_OscConfig+0x416>
 8004efc:	e054      	b.n	8004fa8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004efe:	4b10      	ldr	r3, [pc, #64]	; (8004f40 <HAL_RCC_OscConfig+0x478>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f04:	f7fc fec8 	bl	8001c98 <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f0a:	e008      	b.n	8004f1e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f0c:	f7fc fec4 	bl	8001c98 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d901      	bls.n	8004f1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e045      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f1e:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <HAL_RCC_OscConfig+0x470>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1f0      	bne.n	8004f0c <HAL_RCC_OscConfig+0x444>
 8004f2a:	e03d      	b.n	8004fa8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	699b      	ldr	r3, [r3, #24]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d107      	bne.n	8004f44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e038      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
 8004f38:	40023800 	.word	0x40023800
 8004f3c:	40007000 	.word	0x40007000
 8004f40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f44:	4b1b      	ldr	r3, [pc, #108]	; (8004fb4 <HAL_RCC_OscConfig+0x4ec>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d028      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d121      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d11a      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f74:	4013      	ands	r3, r2
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d111      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f8a:	085b      	lsrs	r3, r3, #1
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d107      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d001      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e000      	b.n	8004faa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3718      	adds	r7, #24
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	40023800 	.word	0x40023800

08004fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d101      	bne.n	8004fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e0cc      	b.n	8005166 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004fcc:	4b68      	ldr	r3, [pc, #416]	; (8005170 <HAL_RCC_ClockConfig+0x1b8>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0307 	and.w	r3, r3, #7
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d90c      	bls.n	8004ff4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fda:	4b65      	ldr	r3, [pc, #404]	; (8005170 <HAL_RCC_ClockConfig+0x1b8>)
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	b2d2      	uxtb	r2, r2
 8004fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fe2:	4b63      	ldr	r3, [pc, #396]	; (8005170 <HAL_RCC_ClockConfig+0x1b8>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0307 	and.w	r3, r3, #7
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d001      	beq.n	8004ff4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e0b8      	b.n	8005166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0302 	and.w	r3, r3, #2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d020      	beq.n	8005042 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0304 	and.w	r3, r3, #4
 8005008:	2b00      	cmp	r3, #0
 800500a:	d005      	beq.n	8005018 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800500c:	4b59      	ldr	r3, [pc, #356]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	4a58      	ldr	r2, [pc, #352]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 8005012:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005016:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0308 	and.w	r3, r3, #8
 8005020:	2b00      	cmp	r3, #0
 8005022:	d005      	beq.n	8005030 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005024:	4b53      	ldr	r3, [pc, #332]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	4a52      	ldr	r2, [pc, #328]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 800502a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800502e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005030:	4b50      	ldr	r3, [pc, #320]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	494d      	ldr	r1, [pc, #308]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	4313      	orrs	r3, r2
 8005040:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b00      	cmp	r3, #0
 800504c:	d044      	beq.n	80050d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	2b01      	cmp	r3, #1
 8005054:	d107      	bne.n	8005066 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005056:	4b47      	ldr	r3, [pc, #284]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d119      	bne.n	8005096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e07f      	b.n	8005166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	2b02      	cmp	r3, #2
 800506c:	d003      	beq.n	8005076 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005072:	2b03      	cmp	r3, #3
 8005074:	d107      	bne.n	8005086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005076:	4b3f      	ldr	r3, [pc, #252]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d109      	bne.n	8005096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e06f      	b.n	8005166 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005086:	4b3b      	ldr	r3, [pc, #236]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e067      	b.n	8005166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005096:	4b37      	ldr	r3, [pc, #220]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f023 0203 	bic.w	r2, r3, #3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	4934      	ldr	r1, [pc, #208]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050a8:	f7fc fdf6 	bl	8001c98 <HAL_GetTick>
 80050ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ae:	e00a      	b.n	80050c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050b0:	f7fc fdf2 	bl	8001c98 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80050be:	4293      	cmp	r3, r2
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e04f      	b.n	8005166 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050c6:	4b2b      	ldr	r3, [pc, #172]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f003 020c 	and.w	r2, r3, #12
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d1eb      	bne.n	80050b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050d8:	4b25      	ldr	r3, [pc, #148]	; (8005170 <HAL_RCC_ClockConfig+0x1b8>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d20c      	bcs.n	8005100 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050e6:	4b22      	ldr	r3, [pc, #136]	; (8005170 <HAL_RCC_ClockConfig+0x1b8>)
 80050e8:	683a      	ldr	r2, [r7, #0]
 80050ea:	b2d2      	uxtb	r2, r2
 80050ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ee:	4b20      	ldr	r3, [pc, #128]	; (8005170 <HAL_RCC_ClockConfig+0x1b8>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0307 	and.w	r3, r3, #7
 80050f6:	683a      	ldr	r2, [r7, #0]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d001      	beq.n	8005100 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e032      	b.n	8005166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0304 	and.w	r3, r3, #4
 8005108:	2b00      	cmp	r3, #0
 800510a:	d008      	beq.n	800511e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800510c:	4b19      	ldr	r3, [pc, #100]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	4916      	ldr	r1, [pc, #88]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 800511a:	4313      	orrs	r3, r2
 800511c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0308 	and.w	r3, r3, #8
 8005126:	2b00      	cmp	r3, #0
 8005128:	d009      	beq.n	800513e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800512a:	4b12      	ldr	r3, [pc, #72]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	00db      	lsls	r3, r3, #3
 8005138:	490e      	ldr	r1, [pc, #56]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 800513a:	4313      	orrs	r3, r2
 800513c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800513e:	f000 f821 	bl	8005184 <HAL_RCC_GetSysClockFreq>
 8005142:	4602      	mov	r2, r0
 8005144:	4b0b      	ldr	r3, [pc, #44]	; (8005174 <HAL_RCC_ClockConfig+0x1bc>)
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	091b      	lsrs	r3, r3, #4
 800514a:	f003 030f 	and.w	r3, r3, #15
 800514e:	490a      	ldr	r1, [pc, #40]	; (8005178 <HAL_RCC_ClockConfig+0x1c0>)
 8005150:	5ccb      	ldrb	r3, [r1, r3]
 8005152:	fa22 f303 	lsr.w	r3, r2, r3
 8005156:	4a09      	ldr	r2, [pc, #36]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800515a:	4b09      	ldr	r3, [pc, #36]	; (8005180 <HAL_RCC_ClockConfig+0x1c8>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4618      	mov	r0, r3
 8005160:	f7fc fd56 	bl	8001c10 <HAL_InitTick>

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40023c00 	.word	0x40023c00
 8005174:	40023800 	.word	0x40023800
 8005178:	0800c880 	.word	0x0800c880
 800517c:	20000000 	.word	0x20000000
 8005180:	20000004 	.word	0x20000004

08005184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005184:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005188:	b094      	sub	sp, #80	; 0x50
 800518a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800518c:	2300      	movs	r3, #0
 800518e:	647b      	str	r3, [r7, #68]	; 0x44
 8005190:	2300      	movs	r3, #0
 8005192:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005194:	2300      	movs	r3, #0
 8005196:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005198:	2300      	movs	r3, #0
 800519a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800519c:	4b79      	ldr	r3, [pc, #484]	; (8005384 <HAL_RCC_GetSysClockFreq+0x200>)
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f003 030c 	and.w	r3, r3, #12
 80051a4:	2b08      	cmp	r3, #8
 80051a6:	d00d      	beq.n	80051c4 <HAL_RCC_GetSysClockFreq+0x40>
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	f200 80e1 	bhi.w	8005370 <HAL_RCC_GetSysClockFreq+0x1ec>
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d002      	beq.n	80051b8 <HAL_RCC_GetSysClockFreq+0x34>
 80051b2:	2b04      	cmp	r3, #4
 80051b4:	d003      	beq.n	80051be <HAL_RCC_GetSysClockFreq+0x3a>
 80051b6:	e0db      	b.n	8005370 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051b8:	4b73      	ldr	r3, [pc, #460]	; (8005388 <HAL_RCC_GetSysClockFreq+0x204>)
 80051ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80051bc:	e0db      	b.n	8005376 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051be:	4b73      	ldr	r3, [pc, #460]	; (800538c <HAL_RCC_GetSysClockFreq+0x208>)
 80051c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051c2:	e0d8      	b.n	8005376 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051c4:	4b6f      	ldr	r3, [pc, #444]	; (8005384 <HAL_RCC_GetSysClockFreq+0x200>)
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051ce:	4b6d      	ldr	r3, [pc, #436]	; (8005384 <HAL_RCC_GetSysClockFreq+0x200>)
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d063      	beq.n	80052a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051da:	4b6a      	ldr	r3, [pc, #424]	; (8005384 <HAL_RCC_GetSysClockFreq+0x200>)
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	099b      	lsrs	r3, r3, #6
 80051e0:	2200      	movs	r2, #0
 80051e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80051e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80051e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051ec:	633b      	str	r3, [r7, #48]	; 0x30
 80051ee:	2300      	movs	r3, #0
 80051f0:	637b      	str	r3, [r7, #52]	; 0x34
 80051f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80051f6:	4622      	mov	r2, r4
 80051f8:	462b      	mov	r3, r5
 80051fa:	f04f 0000 	mov.w	r0, #0
 80051fe:	f04f 0100 	mov.w	r1, #0
 8005202:	0159      	lsls	r1, r3, #5
 8005204:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005208:	0150      	lsls	r0, r2, #5
 800520a:	4602      	mov	r2, r0
 800520c:	460b      	mov	r3, r1
 800520e:	4621      	mov	r1, r4
 8005210:	1a51      	subs	r1, r2, r1
 8005212:	6139      	str	r1, [r7, #16]
 8005214:	4629      	mov	r1, r5
 8005216:	eb63 0301 	sbc.w	r3, r3, r1
 800521a:	617b      	str	r3, [r7, #20]
 800521c:	f04f 0200 	mov.w	r2, #0
 8005220:	f04f 0300 	mov.w	r3, #0
 8005224:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005228:	4659      	mov	r1, fp
 800522a:	018b      	lsls	r3, r1, #6
 800522c:	4651      	mov	r1, sl
 800522e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005232:	4651      	mov	r1, sl
 8005234:	018a      	lsls	r2, r1, #6
 8005236:	4651      	mov	r1, sl
 8005238:	ebb2 0801 	subs.w	r8, r2, r1
 800523c:	4659      	mov	r1, fp
 800523e:	eb63 0901 	sbc.w	r9, r3, r1
 8005242:	f04f 0200 	mov.w	r2, #0
 8005246:	f04f 0300 	mov.w	r3, #0
 800524a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800524e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005252:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005256:	4690      	mov	r8, r2
 8005258:	4699      	mov	r9, r3
 800525a:	4623      	mov	r3, r4
 800525c:	eb18 0303 	adds.w	r3, r8, r3
 8005260:	60bb      	str	r3, [r7, #8]
 8005262:	462b      	mov	r3, r5
 8005264:	eb49 0303 	adc.w	r3, r9, r3
 8005268:	60fb      	str	r3, [r7, #12]
 800526a:	f04f 0200 	mov.w	r2, #0
 800526e:	f04f 0300 	mov.w	r3, #0
 8005272:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005276:	4629      	mov	r1, r5
 8005278:	024b      	lsls	r3, r1, #9
 800527a:	4621      	mov	r1, r4
 800527c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005280:	4621      	mov	r1, r4
 8005282:	024a      	lsls	r2, r1, #9
 8005284:	4610      	mov	r0, r2
 8005286:	4619      	mov	r1, r3
 8005288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800528a:	2200      	movs	r2, #0
 800528c:	62bb      	str	r3, [r7, #40]	; 0x28
 800528e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005290:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005294:	f7fb fce0 	bl	8000c58 <__aeabi_uldivmod>
 8005298:	4602      	mov	r2, r0
 800529a:	460b      	mov	r3, r1
 800529c:	4613      	mov	r3, r2
 800529e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052a0:	e058      	b.n	8005354 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052a2:	4b38      	ldr	r3, [pc, #224]	; (8005384 <HAL_RCC_GetSysClockFreq+0x200>)
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	099b      	lsrs	r3, r3, #6
 80052a8:	2200      	movs	r2, #0
 80052aa:	4618      	mov	r0, r3
 80052ac:	4611      	mov	r1, r2
 80052ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80052b2:	623b      	str	r3, [r7, #32]
 80052b4:	2300      	movs	r3, #0
 80052b6:	627b      	str	r3, [r7, #36]	; 0x24
 80052b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80052bc:	4642      	mov	r2, r8
 80052be:	464b      	mov	r3, r9
 80052c0:	f04f 0000 	mov.w	r0, #0
 80052c4:	f04f 0100 	mov.w	r1, #0
 80052c8:	0159      	lsls	r1, r3, #5
 80052ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052ce:	0150      	lsls	r0, r2, #5
 80052d0:	4602      	mov	r2, r0
 80052d2:	460b      	mov	r3, r1
 80052d4:	4641      	mov	r1, r8
 80052d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80052da:	4649      	mov	r1, r9
 80052dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80052e0:	f04f 0200 	mov.w	r2, #0
 80052e4:	f04f 0300 	mov.w	r3, #0
 80052e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80052ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80052f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80052f4:	ebb2 040a 	subs.w	r4, r2, sl
 80052f8:	eb63 050b 	sbc.w	r5, r3, fp
 80052fc:	f04f 0200 	mov.w	r2, #0
 8005300:	f04f 0300 	mov.w	r3, #0
 8005304:	00eb      	lsls	r3, r5, #3
 8005306:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800530a:	00e2      	lsls	r2, r4, #3
 800530c:	4614      	mov	r4, r2
 800530e:	461d      	mov	r5, r3
 8005310:	4643      	mov	r3, r8
 8005312:	18e3      	adds	r3, r4, r3
 8005314:	603b      	str	r3, [r7, #0]
 8005316:	464b      	mov	r3, r9
 8005318:	eb45 0303 	adc.w	r3, r5, r3
 800531c:	607b      	str	r3, [r7, #4]
 800531e:	f04f 0200 	mov.w	r2, #0
 8005322:	f04f 0300 	mov.w	r3, #0
 8005326:	e9d7 4500 	ldrd	r4, r5, [r7]
 800532a:	4629      	mov	r1, r5
 800532c:	028b      	lsls	r3, r1, #10
 800532e:	4621      	mov	r1, r4
 8005330:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005334:	4621      	mov	r1, r4
 8005336:	028a      	lsls	r2, r1, #10
 8005338:	4610      	mov	r0, r2
 800533a:	4619      	mov	r1, r3
 800533c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800533e:	2200      	movs	r2, #0
 8005340:	61bb      	str	r3, [r7, #24]
 8005342:	61fa      	str	r2, [r7, #28]
 8005344:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005348:	f7fb fc86 	bl	8000c58 <__aeabi_uldivmod>
 800534c:	4602      	mov	r2, r0
 800534e:	460b      	mov	r3, r1
 8005350:	4613      	mov	r3, r2
 8005352:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005354:	4b0b      	ldr	r3, [pc, #44]	; (8005384 <HAL_RCC_GetSysClockFreq+0x200>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	0c1b      	lsrs	r3, r3, #16
 800535a:	f003 0303 	and.w	r3, r3, #3
 800535e:	3301      	adds	r3, #1
 8005360:	005b      	lsls	r3, r3, #1
 8005362:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005364:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005368:	fbb2 f3f3 	udiv	r3, r2, r3
 800536c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800536e:	e002      	b.n	8005376 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005370:	4b05      	ldr	r3, [pc, #20]	; (8005388 <HAL_RCC_GetSysClockFreq+0x204>)
 8005372:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005374:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005376:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005378:	4618      	mov	r0, r3
 800537a:	3750      	adds	r7, #80	; 0x50
 800537c:	46bd      	mov	sp, r7
 800537e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005382:	bf00      	nop
 8005384:	40023800 	.word	0x40023800
 8005388:	00f42400 	.word	0x00f42400
 800538c:	007a1200 	.word	0x007a1200

08005390 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005390:	b480      	push	{r7}
 8005392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005394:	4b03      	ldr	r3, [pc, #12]	; (80053a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005396:	681b      	ldr	r3, [r3, #0]
}
 8005398:	4618      	mov	r0, r3
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	20000000 	.word	0x20000000

080053a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80053ac:	f7ff fff0 	bl	8005390 <HAL_RCC_GetHCLKFreq>
 80053b0:	4602      	mov	r2, r0
 80053b2:	4b05      	ldr	r3, [pc, #20]	; (80053c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	0a9b      	lsrs	r3, r3, #10
 80053b8:	f003 0307 	and.w	r3, r3, #7
 80053bc:	4903      	ldr	r1, [pc, #12]	; (80053cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80053be:	5ccb      	ldrb	r3, [r1, r3]
 80053c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40023800 	.word	0x40023800
 80053cc:	0800c890 	.word	0x0800c890

080053d0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b086      	sub	sp, #24
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053d8:	2300      	movs	r3, #0
 80053da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80053dc:	2300      	movs	r3, #0
 80053de:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d105      	bne.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d038      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053f8:	4b68      	ldr	r3, [pc, #416]	; (800559c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053fe:	f7fc fc4b 	bl	8001c98 <HAL_GetTick>
 8005402:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005404:	e008      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005406:	f7fc fc47 	bl	8001c98 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	2b02      	cmp	r3, #2
 8005412:	d901      	bls.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e0bd      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005418:	4b61      	ldr	r3, [pc, #388]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1f0      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	685a      	ldr	r2, [r3, #4]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	019b      	lsls	r3, r3, #6
 800542e:	431a      	orrs	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	071b      	lsls	r3, r3, #28
 8005436:	495a      	ldr	r1, [pc, #360]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005438:	4313      	orrs	r3, r2
 800543a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800543e:	4b57      	ldr	r3, [pc, #348]	; (800559c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005440:	2201      	movs	r2, #1
 8005442:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005444:	f7fc fc28 	bl	8001c98 <HAL_GetTick>
 8005448:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800544a:	e008      	b.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800544c:	f7fc fc24 	bl	8001c98 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d901      	bls.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e09a      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800545e:	4b50      	ldr	r3, [pc, #320]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005466:	2b00      	cmp	r3, #0
 8005468:	d0f0      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 8083 	beq.w	800557e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005478:	2300      	movs	r3, #0
 800547a:	60fb      	str	r3, [r7, #12]
 800547c:	4b48      	ldr	r3, [pc, #288]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800547e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005480:	4a47      	ldr	r2, [pc, #284]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005482:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005486:	6413      	str	r3, [r2, #64]	; 0x40
 8005488:	4b45      	ldr	r3, [pc, #276]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800548a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005490:	60fb      	str	r3, [r7, #12]
 8005492:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005494:	4b43      	ldr	r3, [pc, #268]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a42      	ldr	r2, [pc, #264]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800549a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800549e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80054a0:	f7fc fbfa 	bl	8001c98 <HAL_GetTick>
 80054a4:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80054a6:	e008      	b.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80054a8:	f7fc fbf6 	bl	8001c98 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d901      	bls.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e06c      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80054ba:	4b3a      	ldr	r3, [pc, #232]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0f0      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80054c6:	4b36      	ldr	r3, [pc, #216]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054ce:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d02f      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d028      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054e4:	4b2e      	ldr	r3, [pc, #184]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054ec:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054ee:	4b2e      	ldr	r3, [pc, #184]	; (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80054f0:	2201      	movs	r2, #1
 80054f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054f4:	4b2c      	ldr	r3, [pc, #176]	; (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80054f6:	2200      	movs	r2, #0
 80054f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80054fa:	4a29      	ldr	r2, [pc, #164]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005500:	4b27      	ldr	r3, [pc, #156]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b01      	cmp	r3, #1
 800550a:	d114      	bne.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800550c:	f7fc fbc4 	bl	8001c98 <HAL_GetTick>
 8005510:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005512:	e00a      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005514:	f7fc fbc0 	bl	8001c98 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005522:	4293      	cmp	r3, r2
 8005524:	d901      	bls.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e034      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800552a:	4b1d      	ldr	r3, [pc, #116]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800552c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800552e:	f003 0302 	and.w	r3, r3, #2
 8005532:	2b00      	cmp	r3, #0
 8005534:	d0ee      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	691b      	ldr	r3, [r3, #16]
 800553a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800553e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005542:	d10d      	bne.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005544:	4b16      	ldr	r3, [pc, #88]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005554:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005558:	4911      	ldr	r1, [pc, #68]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800555a:	4313      	orrs	r3, r2
 800555c:	608b      	str	r3, [r1, #8]
 800555e:	e005      	b.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005560:	4b0f      	ldr	r3, [pc, #60]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	4a0e      	ldr	r2, [pc, #56]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005566:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800556a:	6093      	str	r3, [r2, #8]
 800556c:	4b0c      	ldr	r3, [pc, #48]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800556e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005578:	4909      	ldr	r1, [pc, #36]	; (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800557a:	4313      	orrs	r3, r2
 800557c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0308 	and.w	r3, r3, #8
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	7d1a      	ldrb	r2, [r3, #20]
 800558e:	4b07      	ldr	r3, [pc, #28]	; (80055ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005590:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3718      	adds	r7, #24
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	42470068 	.word	0x42470068
 80055a0:	40023800 	.word	0x40023800
 80055a4:	40007000 	.word	0x40007000
 80055a8:	42470e40 	.word	0x42470e40
 80055ac:	424711e0 	.word	0x424711e0

080055b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b087      	sub	sp, #28
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80055b8:	2300      	movs	r3, #0
 80055ba:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80055c0:	2300      	movs	r3, #0
 80055c2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80055c4:	2300      	movs	r3, #0
 80055c6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d140      	bne.n	8005650 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80055ce:	4b24      	ldr	r3, [pc, #144]	; (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055d6:	60fb      	str	r3, [r7, #12]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d005      	beq.n	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d131      	bne.n	8005648 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80055e4:	4b1f      	ldr	r3, [pc, #124]	; (8005664 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80055e6:	617b      	str	r3, [r7, #20]
          break;
 80055e8:	e031      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80055ea:	4b1d      	ldr	r3, [pc, #116]	; (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055f6:	d109      	bne.n	800560c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80055f8:	4b19      	ldr	r3, [pc, #100]	; (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80055fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005602:	4a19      	ldr	r2, [pc, #100]	; (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005604:	fbb2 f3f3 	udiv	r3, r2, r3
 8005608:	613b      	str	r3, [r7, #16]
 800560a:	e008      	b.n	800561e <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800560c:	4b14      	ldr	r3, [pc, #80]	; (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800560e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005612:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005616:	4a15      	ldr	r2, [pc, #84]	; (800566c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005618:	fbb2 f3f3 	udiv	r3, r2, r3
 800561c:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800561e:	4b10      	ldr	r3, [pc, #64]	; (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005620:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005624:	099b      	lsrs	r3, r3, #6
 8005626:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	fb02 f303 	mul.w	r3, r2, r3
 8005630:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005632:	4b0b      	ldr	r3, [pc, #44]	; (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005634:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005638:	0f1b      	lsrs	r3, r3, #28
 800563a:	f003 0307 	and.w	r3, r3, #7
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	fbb2 f3f3 	udiv	r3, r2, r3
 8005644:	617b      	str	r3, [r7, #20]
          break;
 8005646:	e002      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005648:	2300      	movs	r3, #0
 800564a:	617b      	str	r3, [r7, #20]
          break;
 800564c:	bf00      	nop
        }
      }
      break;
 800564e:	bf00      	nop
    }
  }
  return frequency;
 8005650:	697b      	ldr	r3, [r7, #20]
}
 8005652:	4618      	mov	r0, r3
 8005654:	371c      	adds	r7, #28
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	40023800 	.word	0x40023800
 8005664:	00bb8000 	.word	0x00bb8000
 8005668:	007a1200 	.word	0x007a1200
 800566c:	00f42400 	.word	0x00f42400

08005670 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d101      	bne.n	8005682 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e07b      	b.n	800577a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005686:	2b00      	cmp	r3, #0
 8005688:	d108      	bne.n	800569c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005692:	d009      	beq.n	80056a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	61da      	str	r2, [r3, #28]
 800569a:	e005      	b.n	80056a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d106      	bne.n	80056c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7fc f904 	bl	80018d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80056f0:	431a      	orrs	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	f003 0302 	and.w	r3, r3, #2
 8005704:	431a      	orrs	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	f003 0301 	and.w	r3, r3, #1
 800570e:	431a      	orrs	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005718:	431a      	orrs	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	69db      	ldr	r3, [r3, #28]
 800571e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005722:	431a      	orrs	r2, r3
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a1b      	ldr	r3, [r3, #32]
 8005728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800572c:	ea42 0103 	orr.w	r1, r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005734:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	430a      	orrs	r2, r1
 800573e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	0c1b      	lsrs	r3, r3, #16
 8005746:	f003 0104 	and.w	r1, r3, #4
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574e:	f003 0210 	and.w	r2, r3, #16
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	430a      	orrs	r2, r1
 8005758:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69da      	ldr	r2, [r3, #28]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005768:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3708      	adds	r7, #8
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005782:	b084      	sub	sp, #16
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	f107 001c 	add.w	r0, r7, #28
 8005790:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005796:	2b01      	cmp	r3, #1
 8005798:	d122      	bne.n	80057e0 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800579e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80057ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80057c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d105      	bne.n	80057d4 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f001 fbed 	bl	8006fb4 <USB_CoreReset>
 80057da:	4603      	mov	r3, r0
 80057dc:	73fb      	strb	r3, [r7, #15]
 80057de:	e01a      	b.n	8005816 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f001 fbe1 	bl	8006fb4 <USB_CoreReset>
 80057f2:	4603      	mov	r3, r0
 80057f4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80057f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d106      	bne.n	800580a <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005800:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	639a      	str	r2, [r3, #56]	; 0x38
 8005808:	e005      	b.n	8005816 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800580e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005818:	2b01      	cmp	r3, #1
 800581a:	d10b      	bne.n	8005834 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f043 0206 	orr.w	r2, r3, #6
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	f043 0220 	orr.w	r2, r3, #32
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005834:	7bfb      	ldrb	r3, [r7, #15]
}
 8005836:	4618      	mov	r0, r3
 8005838:	3710      	adds	r7, #16
 800583a:	46bd      	mov	sp, r7
 800583c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005840:	b004      	add	sp, #16
 8005842:	4770      	bx	lr

08005844 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005844:	b480      	push	{r7}
 8005846:	b087      	sub	sp, #28
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	4613      	mov	r3, r2
 8005850:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005852:	79fb      	ldrb	r3, [r7, #7]
 8005854:	2b02      	cmp	r3, #2
 8005856:	d165      	bne.n	8005924 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	4a41      	ldr	r2, [pc, #260]	; (8005960 <USB_SetTurnaroundTime+0x11c>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d906      	bls.n	800586e <USB_SetTurnaroundTime+0x2a>
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	4a40      	ldr	r2, [pc, #256]	; (8005964 <USB_SetTurnaroundTime+0x120>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d202      	bcs.n	800586e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005868:	230f      	movs	r3, #15
 800586a:	617b      	str	r3, [r7, #20]
 800586c:	e062      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	4a3c      	ldr	r2, [pc, #240]	; (8005964 <USB_SetTurnaroundTime+0x120>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d306      	bcc.n	8005884 <USB_SetTurnaroundTime+0x40>
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	4a3b      	ldr	r2, [pc, #236]	; (8005968 <USB_SetTurnaroundTime+0x124>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d202      	bcs.n	8005884 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800587e:	230e      	movs	r3, #14
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	e057      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	4a38      	ldr	r2, [pc, #224]	; (8005968 <USB_SetTurnaroundTime+0x124>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d306      	bcc.n	800589a <USB_SetTurnaroundTime+0x56>
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	4a37      	ldr	r2, [pc, #220]	; (800596c <USB_SetTurnaroundTime+0x128>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d202      	bcs.n	800589a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005894:	230d      	movs	r3, #13
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	e04c      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	4a33      	ldr	r2, [pc, #204]	; (800596c <USB_SetTurnaroundTime+0x128>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d306      	bcc.n	80058b0 <USB_SetTurnaroundTime+0x6c>
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	4a32      	ldr	r2, [pc, #200]	; (8005970 <USB_SetTurnaroundTime+0x12c>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d802      	bhi.n	80058b0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80058aa:	230c      	movs	r3, #12
 80058ac:	617b      	str	r3, [r7, #20]
 80058ae:	e041      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	4a2f      	ldr	r2, [pc, #188]	; (8005970 <USB_SetTurnaroundTime+0x12c>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d906      	bls.n	80058c6 <USB_SetTurnaroundTime+0x82>
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	4a2e      	ldr	r2, [pc, #184]	; (8005974 <USB_SetTurnaroundTime+0x130>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d802      	bhi.n	80058c6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80058c0:	230b      	movs	r3, #11
 80058c2:	617b      	str	r3, [r7, #20]
 80058c4:	e036      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	4a2a      	ldr	r2, [pc, #168]	; (8005974 <USB_SetTurnaroundTime+0x130>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d906      	bls.n	80058dc <USB_SetTurnaroundTime+0x98>
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	4a29      	ldr	r2, [pc, #164]	; (8005978 <USB_SetTurnaroundTime+0x134>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d802      	bhi.n	80058dc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80058d6:	230a      	movs	r3, #10
 80058d8:	617b      	str	r3, [r7, #20]
 80058da:	e02b      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	4a26      	ldr	r2, [pc, #152]	; (8005978 <USB_SetTurnaroundTime+0x134>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d906      	bls.n	80058f2 <USB_SetTurnaroundTime+0xae>
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	4a25      	ldr	r2, [pc, #148]	; (800597c <USB_SetTurnaroundTime+0x138>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d202      	bcs.n	80058f2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80058ec:	2309      	movs	r3, #9
 80058ee:	617b      	str	r3, [r7, #20]
 80058f0:	e020      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	4a21      	ldr	r2, [pc, #132]	; (800597c <USB_SetTurnaroundTime+0x138>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d306      	bcc.n	8005908 <USB_SetTurnaroundTime+0xc4>
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	4a20      	ldr	r2, [pc, #128]	; (8005980 <USB_SetTurnaroundTime+0x13c>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d802      	bhi.n	8005908 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005902:	2308      	movs	r3, #8
 8005904:	617b      	str	r3, [r7, #20]
 8005906:	e015      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	4a1d      	ldr	r2, [pc, #116]	; (8005980 <USB_SetTurnaroundTime+0x13c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d906      	bls.n	800591e <USB_SetTurnaroundTime+0xda>
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	4a1c      	ldr	r2, [pc, #112]	; (8005984 <USB_SetTurnaroundTime+0x140>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d202      	bcs.n	800591e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005918:	2307      	movs	r3, #7
 800591a:	617b      	str	r3, [r7, #20]
 800591c:	e00a      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800591e:	2306      	movs	r3, #6
 8005920:	617b      	str	r3, [r7, #20]
 8005922:	e007      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005924:	79fb      	ldrb	r3, [r7, #7]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d102      	bne.n	8005930 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800592a:	2309      	movs	r3, #9
 800592c:	617b      	str	r3, [r7, #20]
 800592e:	e001      	b.n	8005934 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005930:	2309      	movs	r3, #9
 8005932:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	68da      	ldr	r2, [r3, #12]
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	029b      	lsls	r3, r3, #10
 8005948:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800594c:	431a      	orrs	r2, r3
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	371c      	adds	r7, #28
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr
 8005960:	00d8acbf 	.word	0x00d8acbf
 8005964:	00e4e1c0 	.word	0x00e4e1c0
 8005968:	00f42400 	.word	0x00f42400
 800596c:	01067380 	.word	0x01067380
 8005970:	011a499f 	.word	0x011a499f
 8005974:	01312cff 	.word	0x01312cff
 8005978:	014ca43f 	.word	0x014ca43f
 800597c:	016e3600 	.word	0x016e3600
 8005980:	01a6ab1f 	.word	0x01a6ab1f
 8005984:	01e84800 	.word	0x01e84800

08005988 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f043 0201 	orr.w	r2, r3, #1
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr

080059aa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059aa:	b480      	push	{r7}
 80059ac:	b083      	sub	sp, #12
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f023 0201 	bic.w	r2, r3, #1
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	460b      	mov	r3, r1
 80059d6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80059e8:	78fb      	ldrb	r3, [r7, #3]
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d115      	bne.n	8005a1a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80059fa:	2001      	movs	r0, #1
 80059fc:	f7fc f958 	bl	8001cb0 <HAL_Delay>
      ms++;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	3301      	adds	r3, #1
 8005a04:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f001 fa45 	bl	8006e96 <USB_GetMode>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d01e      	beq.n	8005a50 <USB_SetCurrentMode+0x84>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2b31      	cmp	r3, #49	; 0x31
 8005a16:	d9f0      	bls.n	80059fa <USB_SetCurrentMode+0x2e>
 8005a18:	e01a      	b.n	8005a50 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005a1a:	78fb      	ldrb	r3, [r7, #3]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d115      	bne.n	8005a4c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005a2c:	2001      	movs	r0, #1
 8005a2e:	f7fc f93f 	bl	8001cb0 <HAL_Delay>
      ms++;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	3301      	adds	r3, #1
 8005a36:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f001 fa2c 	bl	8006e96 <USB_GetMode>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d005      	beq.n	8005a50 <USB_SetCurrentMode+0x84>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2b31      	cmp	r3, #49	; 0x31
 8005a48:	d9f0      	bls.n	8005a2c <USB_SetCurrentMode+0x60>
 8005a4a:	e001      	b.n	8005a50 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e005      	b.n	8005a5c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2b32      	cmp	r3, #50	; 0x32
 8005a54:	d101      	bne.n	8005a5a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e000      	b.n	8005a5c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a64:	b084      	sub	sp, #16
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b086      	sub	sp, #24
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
 8005a6e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005a72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a76:	2300      	movs	r3, #0
 8005a78:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005a7e:	2300      	movs	r3, #0
 8005a80:	613b      	str	r3, [r7, #16]
 8005a82:	e009      	b.n	8005a98 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	3340      	adds	r3, #64	; 0x40
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	2200      	movs	r2, #0
 8005a90:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	3301      	adds	r3, #1
 8005a96:	613b      	str	r3, [r7, #16]
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	2b0e      	cmp	r3, #14
 8005a9c:	d9f2      	bls.n	8005a84 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005a9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d11c      	bne.n	8005ade <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ab2:	f043 0302 	orr.w	r3, r3, #2
 8005ab6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005abc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	639a      	str	r2, [r3, #56]	; 0x38
 8005adc:	e00b      	b.n	8005af6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aee:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005afc:	461a      	mov	r2, r3
 8005afe:	2300      	movs	r3, #0
 8005b00:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b08:	4619      	mov	r1, r3
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b10:	461a      	mov	r2, r3
 8005b12:	680b      	ldr	r3, [r1, #0]
 8005b14:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d10c      	bne.n	8005b36 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d104      	bne.n	8005b2c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005b22:	2100      	movs	r1, #0
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 f965 	bl	8005df4 <USB_SetDevSpeed>
 8005b2a:	e008      	b.n	8005b3e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005b2c:	2101      	movs	r1, #1
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f960 	bl	8005df4 <USB_SetDevSpeed>
 8005b34:	e003      	b.n	8005b3e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005b36:	2103      	movs	r1, #3
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 f95b 	bl	8005df4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b3e:	2110      	movs	r1, #16
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f8f3 	bl	8005d2c <USB_FlushTxFifo>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 f91f 	bl	8005d94 <USB_FlushRxFifo>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b66:	461a      	mov	r2, r3
 8005b68:	2300      	movs	r3, #0
 8005b6a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b72:	461a      	mov	r2, r3
 8005b74:	2300      	movs	r3, #0
 8005b76:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b7e:	461a      	mov	r2, r3
 8005b80:	2300      	movs	r3, #0
 8005b82:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b84:	2300      	movs	r3, #0
 8005b86:	613b      	str	r3, [r7, #16]
 8005b88:	e043      	b.n	8005c12 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	015a      	lsls	r2, r3, #5
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4413      	add	r3, r2
 8005b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ba0:	d118      	bne.n	8005bd4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10a      	bne.n	8005bbe <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	015a      	lsls	r2, r3, #5
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	4413      	add	r3, r2
 8005bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	e013      	b.n	8005be6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	015a      	lsls	r2, r3, #5
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bca:	461a      	mov	r2, r3
 8005bcc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005bd0:	6013      	str	r3, [r2, #0]
 8005bd2:	e008      	b.n	8005be6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005be0:	461a      	mov	r2, r3
 8005be2:	2300      	movs	r3, #0
 8005be4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c04:	461a      	mov	r2, r3
 8005c06:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c0a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	613b      	str	r3, [r7, #16]
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d3b7      	bcc.n	8005b8a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	613b      	str	r3, [r7, #16]
 8005c1e:	e043      	b.n	8005ca8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c36:	d118      	bne.n	8005c6a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10a      	bne.n	8005c54 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	e013      	b.n	8005c7c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c60:	461a      	mov	r2, r3
 8005c62:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005c66:	6013      	str	r3, [r2, #0]
 8005c68:	e008      	b.n	8005c7c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c76:	461a      	mov	r2, r3
 8005c78:	2300      	movs	r3, #0
 8005c7a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c88:	461a      	mov	r2, r3
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005ca0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	613b      	str	r3, [r7, #16]
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d3b7      	bcc.n	8005c20 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cc2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005cd0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d105      	bne.n	8005ce4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	f043 0210 	orr.w	r2, r3, #16
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	699a      	ldr	r2, [r3, #24]
 8005ce8:	4b0f      	ldr	r3, [pc, #60]	; (8005d28 <USB_DevInit+0x2c4>)
 8005cea:	4313      	orrs	r3, r2
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005cf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d005      	beq.n	8005d02 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	f043 0208 	orr.w	r2, r3, #8
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d107      	bne.n	8005d18 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005d10:	f043 0304 	orr.w	r3, r3, #4
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3718      	adds	r7, #24
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d24:	b004      	add	sp, #16
 8005d26:	4770      	bx	lr
 8005d28:	803c3800 	.word	0x803c3800

08005d2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4a13      	ldr	r2, [pc, #76]	; (8005d90 <USB_FlushTxFifo+0x64>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d901      	bls.n	8005d4c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e01b      	b.n	8005d84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	daf2      	bge.n	8005d3a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005d54:	2300      	movs	r3, #0
 8005d56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	019b      	lsls	r3, r3, #6
 8005d5c:	f043 0220 	orr.w	r2, r3, #32
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	3301      	adds	r3, #1
 8005d68:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	4a08      	ldr	r2, [pc, #32]	; (8005d90 <USB_FlushTxFifo+0x64>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d901      	bls.n	8005d76 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e006      	b.n	8005d84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	f003 0320 	and.w	r3, r3, #32
 8005d7e:	2b20      	cmp	r3, #32
 8005d80:	d0f0      	beq.n	8005d64 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	00030d40 	.word	0x00030d40

08005d94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	3301      	adds	r3, #1
 8005da4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	4a11      	ldr	r2, [pc, #68]	; (8005df0 <USB_FlushRxFifo+0x5c>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d901      	bls.n	8005db2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e018      	b.n	8005de4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	daf2      	bge.n	8005da0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2210      	movs	r2, #16
 8005dc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	4a08      	ldr	r2, [pc, #32]	; (8005df0 <USB_FlushRxFifo+0x5c>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d901      	bls.n	8005dd6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e006      	b.n	8005de4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	f003 0310 	and.w	r3, r3, #16
 8005dde:	2b10      	cmp	r3, #16
 8005de0:	d0f0      	beq.n	8005dc4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3714      	adds	r7, #20
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	00030d40 	.word	0x00030d40

08005df4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	78fb      	ldrb	r3, [r7, #3]
 8005e0e:	68f9      	ldr	r1, [r7, #12]
 8005e10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e14:	4313      	orrs	r3, r2
 8005e16:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3714      	adds	r7, #20
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr

08005e26 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005e26:	b480      	push	{r7}
 8005e28:	b087      	sub	sp, #28
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 0306 	and.w	r3, r3, #6
 8005e3e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d102      	bne.n	8005e4c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005e46:	2300      	movs	r3, #0
 8005e48:	75fb      	strb	r3, [r7, #23]
 8005e4a:	e00a      	b.n	8005e62 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d002      	beq.n	8005e58 <USB_GetDevSpeed+0x32>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2b06      	cmp	r3, #6
 8005e56:	d102      	bne.n	8005e5e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005e58:	2302      	movs	r3, #2
 8005e5a:	75fb      	strb	r3, [r7, #23]
 8005e5c:	e001      	b.n	8005e62 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005e5e:	230f      	movs	r3, #15
 8005e60:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005e62:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	371c      	adds	r7, #28
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b085      	sub	sp, #20
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	785b      	ldrb	r3, [r3, #1]
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d13a      	bne.n	8005f02 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e92:	69da      	ldr	r2, [r3, #28]
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	f003 030f 	and.w	r3, r3, #15
 8005e9c:	2101      	movs	r1, #1
 8005e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	68f9      	ldr	r1, [r7, #12]
 8005ea6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	015a      	lsls	r2, r3, #5
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d155      	bne.n	8005f70 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	015a      	lsls	r2, r3, #5
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	4413      	add	r3, r2
 8005ecc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	791b      	ldrb	r3, [r3, #4]
 8005ede:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005ee0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	059b      	lsls	r3, r3, #22
 8005ee6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	0151      	lsls	r1, r2, #5
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	440a      	add	r2, r1
 8005ef2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005efa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	e036      	b.n	8005f70 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f08:	69da      	ldr	r2, [r3, #28]
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	f003 030f 	and.w	r3, r3, #15
 8005f12:	2101      	movs	r1, #1
 8005f14:	fa01 f303 	lsl.w	r3, r1, r3
 8005f18:	041b      	lsls	r3, r3, #16
 8005f1a:	68f9      	ldr	r1, [r7, #12]
 8005f1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f20:	4313      	orrs	r3, r2
 8005f22:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	015a      	lsls	r2, r3, #5
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	4413      	add	r3, r2
 8005f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d11a      	bne.n	8005f70 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	015a      	lsls	r2, r3, #5
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	4413      	add	r3, r2
 8005f42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	791b      	ldrb	r3, [r3, #4]
 8005f54:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005f56:	430b      	orrs	r3, r1
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	68ba      	ldr	r2, [r7, #8]
 8005f5c:	0151      	lsls	r1, r2, #5
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	440a      	add	r2, r1
 8005f62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f6e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3714      	adds	r7, #20
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
	...

08005f80 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	785b      	ldrb	r3, [r3, #1]
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d161      	bne.n	8006060 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	015a      	lsls	r2, r3, #5
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005fae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005fb2:	d11f      	bne.n	8005ff4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	015a      	lsls	r2, r3, #5
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4413      	add	r3, r2
 8005fbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68ba      	ldr	r2, [r7, #8]
 8005fc4:	0151      	lsls	r1, r2, #5
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	440a      	add	r2, r1
 8005fca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005fd2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	015a      	lsls	r2, r3, #5
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	4413      	add	r3, r2
 8005fdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	0151      	lsls	r1, r2, #5
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	440a      	add	r2, r1
 8005fea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ff2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ffa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	f003 030f 	and.w	r3, r3, #15
 8006004:	2101      	movs	r1, #1
 8006006:	fa01 f303 	lsl.w	r3, r1, r3
 800600a:	b29b      	uxth	r3, r3
 800600c:	43db      	mvns	r3, r3
 800600e:	68f9      	ldr	r1, [r7, #12]
 8006010:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006014:	4013      	ands	r3, r2
 8006016:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800601e:	69da      	ldr	r2, [r3, #28]
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	f003 030f 	and.w	r3, r3, #15
 8006028:	2101      	movs	r1, #1
 800602a:	fa01 f303 	lsl.w	r3, r1, r3
 800602e:	b29b      	uxth	r3, r3
 8006030:	43db      	mvns	r3, r3
 8006032:	68f9      	ldr	r1, [r7, #12]
 8006034:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006038:	4013      	ands	r3, r2
 800603a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	015a      	lsls	r2, r3, #5
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	4413      	add	r3, r2
 8006044:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	0159      	lsls	r1, r3, #5
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	440b      	add	r3, r1
 8006052:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006056:	4619      	mov	r1, r3
 8006058:	4b35      	ldr	r3, [pc, #212]	; (8006130 <USB_DeactivateEndpoint+0x1b0>)
 800605a:	4013      	ands	r3, r2
 800605c:	600b      	str	r3, [r1, #0]
 800605e:	e060      	b.n	8006122 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	015a      	lsls	r2, r3, #5
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	4413      	add	r3, r2
 8006068:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006072:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006076:	d11f      	bne.n	80060b8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	015a      	lsls	r2, r3, #5
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	4413      	add	r3, r2
 8006080:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	0151      	lsls	r1, r2, #5
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	440a      	add	r2, r1
 800608e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006092:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006096:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	015a      	lsls	r2, r3, #5
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	4413      	add	r3, r2
 80060a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	0151      	lsls	r1, r2, #5
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	440a      	add	r2, r1
 80060ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	f003 030f 	and.w	r3, r3, #15
 80060c8:	2101      	movs	r1, #1
 80060ca:	fa01 f303 	lsl.w	r3, r1, r3
 80060ce:	041b      	lsls	r3, r3, #16
 80060d0:	43db      	mvns	r3, r3
 80060d2:	68f9      	ldr	r1, [r7, #12]
 80060d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80060d8:	4013      	ands	r3, r2
 80060da:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060e2:	69da      	ldr	r2, [r3, #28]
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	781b      	ldrb	r3, [r3, #0]
 80060e8:	f003 030f 	and.w	r3, r3, #15
 80060ec:	2101      	movs	r1, #1
 80060ee:	fa01 f303 	lsl.w	r3, r1, r3
 80060f2:	041b      	lsls	r3, r3, #16
 80060f4:	43db      	mvns	r3, r3
 80060f6:	68f9      	ldr	r1, [r7, #12]
 80060f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80060fc:	4013      	ands	r3, r2
 80060fe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4413      	add	r3, r2
 8006108:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	0159      	lsls	r1, r3, #5
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	440b      	add	r3, r1
 8006116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800611a:	4619      	mov	r1, r3
 800611c:	4b05      	ldr	r3, [pc, #20]	; (8006134 <USB_DeactivateEndpoint+0x1b4>)
 800611e:	4013      	ands	r3, r2
 8006120:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	ec337800 	.word	0xec337800
 8006134:	eff37800 	.word	0xeff37800

08006138 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b08a      	sub	sp, #40	; 0x28
 800613c:	af02      	add	r7, sp, #8
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	4613      	mov	r3, r2
 8006144:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	785b      	ldrb	r3, [r3, #1]
 8006154:	2b01      	cmp	r3, #1
 8006156:	f040 815c 	bne.w	8006412 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d132      	bne.n	80061c8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006162:	69bb      	ldr	r3, [r7, #24]
 8006164:	015a      	lsls	r2, r3, #5
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	4413      	add	r3, r2
 800616a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	69ba      	ldr	r2, [r7, #24]
 8006172:	0151      	lsls	r1, r2, #5
 8006174:	69fa      	ldr	r2, [r7, #28]
 8006176:	440a      	add	r2, r1
 8006178:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800617c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006180:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006184:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	015a      	lsls	r2, r3, #5
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	4413      	add	r3, r2
 800618e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	0151      	lsls	r1, r2, #5
 8006198:	69fa      	ldr	r2, [r7, #28]
 800619a:	440a      	add	r2, r1
 800619c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80061a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	015a      	lsls	r2, r3, #5
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	4413      	add	r3, r2
 80061ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	69ba      	ldr	r2, [r7, #24]
 80061b6:	0151      	lsls	r1, r2, #5
 80061b8:	69fa      	ldr	r2, [r7, #28]
 80061ba:	440a      	add	r2, r1
 80061bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061c0:	0cdb      	lsrs	r3, r3, #19
 80061c2:	04db      	lsls	r3, r3, #19
 80061c4:	6113      	str	r3, [r2, #16]
 80061c6:	e074      	b.n	80062b2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061d4:	691b      	ldr	r3, [r3, #16]
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	0151      	lsls	r1, r2, #5
 80061da:	69fa      	ldr	r2, [r7, #28]
 80061dc:	440a      	add	r2, r1
 80061de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061e2:	0cdb      	lsrs	r3, r3, #19
 80061e4:	04db      	lsls	r3, r3, #19
 80061e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	015a      	lsls	r2, r3, #5
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	4413      	add	r3, r2
 80061f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	69ba      	ldr	r2, [r7, #24]
 80061f8:	0151      	lsls	r1, r2, #5
 80061fa:	69fa      	ldr	r2, [r7, #28]
 80061fc:	440a      	add	r2, r1
 80061fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006202:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006206:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800620a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	015a      	lsls	r2, r3, #5
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	4413      	add	r3, r2
 8006214:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006218:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	6999      	ldr	r1, [r3, #24]
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	440b      	add	r3, r1
 8006224:	1e59      	subs	r1, r3, #1
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	fbb1 f3f3 	udiv	r3, r1, r3
 800622e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006230:	4b9d      	ldr	r3, [pc, #628]	; (80064a8 <USB_EPStartXfer+0x370>)
 8006232:	400b      	ands	r3, r1
 8006234:	69b9      	ldr	r1, [r7, #24]
 8006236:	0148      	lsls	r0, r1, #5
 8006238:	69f9      	ldr	r1, [r7, #28]
 800623a:	4401      	add	r1, r0
 800623c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006240:	4313      	orrs	r3, r2
 8006242:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	015a      	lsls	r2, r3, #5
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	4413      	add	r3, r2
 800624c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006250:	691a      	ldr	r2, [r3, #16]
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800625a:	69b9      	ldr	r1, [r7, #24]
 800625c:	0148      	lsls	r0, r1, #5
 800625e:	69f9      	ldr	r1, [r7, #28]
 8006260:	4401      	add	r1, r0
 8006262:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006266:	4313      	orrs	r3, r2
 8006268:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	791b      	ldrb	r3, [r3, #4]
 800626e:	2b01      	cmp	r3, #1
 8006270:	d11f      	bne.n	80062b2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	4413      	add	r3, r2
 800627a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	69ba      	ldr	r2, [r7, #24]
 8006282:	0151      	lsls	r1, r2, #5
 8006284:	69fa      	ldr	r2, [r7, #28]
 8006286:	440a      	add	r2, r1
 8006288:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800628c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006290:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	4413      	add	r3, r2
 800629a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800629e:	691b      	ldr	r3, [r3, #16]
 80062a0:	69ba      	ldr	r2, [r7, #24]
 80062a2:	0151      	lsls	r1, r2, #5
 80062a4:	69fa      	ldr	r2, [r7, #28]
 80062a6:	440a      	add	r2, r1
 80062a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80062b0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80062b2:	79fb      	ldrb	r3, [r7, #7]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d14b      	bne.n	8006350 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d009      	beq.n	80062d4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	015a      	lsls	r2, r3, #5
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	4413      	add	r3, r2
 80062c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062cc:	461a      	mov	r2, r3
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	791b      	ldrb	r3, [r3, #4]
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d128      	bne.n	800632e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d110      	bne.n	800630e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	015a      	lsls	r2, r3, #5
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	4413      	add	r3, r2
 80062f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	69ba      	ldr	r2, [r7, #24]
 80062fc:	0151      	lsls	r1, r2, #5
 80062fe:	69fa      	ldr	r2, [r7, #28]
 8006300:	440a      	add	r2, r1
 8006302:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006306:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800630a:	6013      	str	r3, [r2, #0]
 800630c:	e00f      	b.n	800632e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	015a      	lsls	r2, r3, #5
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	4413      	add	r3, r2
 8006316:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	69ba      	ldr	r2, [r7, #24]
 800631e:	0151      	lsls	r1, r2, #5
 8006320:	69fa      	ldr	r2, [r7, #28]
 8006322:	440a      	add	r2, r1
 8006324:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800632c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	015a      	lsls	r2, r3, #5
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	4413      	add	r3, r2
 8006336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	69ba      	ldr	r2, [r7, #24]
 800633e:	0151      	lsls	r1, r2, #5
 8006340:	69fa      	ldr	r2, [r7, #28]
 8006342:	440a      	add	r2, r1
 8006344:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006348:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800634c:	6013      	str	r3, [r2, #0]
 800634e:	e133      	b.n	80065b8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	015a      	lsls	r2, r3, #5
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	4413      	add	r3, r2
 8006358:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	69ba      	ldr	r2, [r7, #24]
 8006360:	0151      	lsls	r1, r2, #5
 8006362:	69fa      	ldr	r2, [r7, #28]
 8006364:	440a      	add	r2, r1
 8006366:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800636a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800636e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	791b      	ldrb	r3, [r3, #4]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d015      	beq.n	80063a4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	699b      	ldr	r3, [r3, #24]
 800637c:	2b00      	cmp	r3, #0
 800637e:	f000 811b 	beq.w	80065b8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006388:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	f003 030f 	and.w	r3, r3, #15
 8006392:	2101      	movs	r1, #1
 8006394:	fa01 f303 	lsl.w	r3, r1, r3
 8006398:	69f9      	ldr	r1, [r7, #28]
 800639a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800639e:	4313      	orrs	r3, r2
 80063a0:	634b      	str	r3, [r1, #52]	; 0x34
 80063a2:	e109      	b.n	80065b8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d110      	bne.n	80063d6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	015a      	lsls	r2, r3, #5
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	4413      	add	r3, r2
 80063bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	69ba      	ldr	r2, [r7, #24]
 80063c4:	0151      	lsls	r1, r2, #5
 80063c6:	69fa      	ldr	r2, [r7, #28]
 80063c8:	440a      	add	r2, r1
 80063ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80063d2:	6013      	str	r3, [r2, #0]
 80063d4:	e00f      	b.n	80063f6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	015a      	lsls	r2, r3, #5
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	4413      	add	r3, r2
 80063de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	69ba      	ldr	r2, [r7, #24]
 80063e6:	0151      	lsls	r1, r2, #5
 80063e8:	69fa      	ldr	r2, [r7, #28]
 80063ea:	440a      	add	r2, r1
 80063ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063f4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	6919      	ldr	r1, [r3, #16]
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	781a      	ldrb	r2, [r3, #0]
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	b298      	uxth	r0, r3
 8006404:	79fb      	ldrb	r3, [r7, #7]
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	4603      	mov	r3, r0
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f000 fade 	bl	80069cc <USB_WritePacket>
 8006410:	e0d2      	b.n	80065b8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	015a      	lsls	r2, r3, #5
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	4413      	add	r3, r2
 800641a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	69ba      	ldr	r2, [r7, #24]
 8006422:	0151      	lsls	r1, r2, #5
 8006424:	69fa      	ldr	r2, [r7, #28]
 8006426:	440a      	add	r2, r1
 8006428:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800642c:	0cdb      	lsrs	r3, r3, #19
 800642e:	04db      	lsls	r3, r3, #19
 8006430:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	015a      	lsls	r2, r3, #5
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	4413      	add	r3, r2
 800643a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	69ba      	ldr	r2, [r7, #24]
 8006442:	0151      	lsls	r1, r2, #5
 8006444:	69fa      	ldr	r2, [r7, #28]
 8006446:	440a      	add	r2, r1
 8006448:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800644c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006450:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006454:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d126      	bne.n	80064ac <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	015a      	lsls	r2, r3, #5
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	4413      	add	r3, r2
 8006466:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800646a:	691a      	ldr	r2, [r3, #16]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006474:	69b9      	ldr	r1, [r7, #24]
 8006476:	0148      	lsls	r0, r1, #5
 8006478:	69f9      	ldr	r1, [r7, #28]
 800647a:	4401      	add	r1, r0
 800647c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006480:	4313      	orrs	r3, r2
 8006482:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006484:	69bb      	ldr	r3, [r7, #24]
 8006486:	015a      	lsls	r2, r3, #5
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	4413      	add	r3, r2
 800648c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006490:	691b      	ldr	r3, [r3, #16]
 8006492:	69ba      	ldr	r2, [r7, #24]
 8006494:	0151      	lsls	r1, r2, #5
 8006496:	69fa      	ldr	r2, [r7, #28]
 8006498:	440a      	add	r2, r1
 800649a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800649e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80064a2:	6113      	str	r3, [r2, #16]
 80064a4:	e03a      	b.n	800651c <USB_EPStartXfer+0x3e4>
 80064a6:	bf00      	nop
 80064a8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	699a      	ldr	r2, [r3, #24]
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	4413      	add	r3, r2
 80064b6:	1e5a      	subs	r2, r3, #1
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	8afa      	ldrh	r2, [r7, #22]
 80064c8:	fb03 f202 	mul.w	r2, r3, r2
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	015a      	lsls	r2, r3, #5
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	4413      	add	r3, r2
 80064d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064dc:	691a      	ldr	r2, [r3, #16]
 80064de:	8afb      	ldrh	r3, [r7, #22]
 80064e0:	04d9      	lsls	r1, r3, #19
 80064e2:	4b38      	ldr	r3, [pc, #224]	; (80065c4 <USB_EPStartXfer+0x48c>)
 80064e4:	400b      	ands	r3, r1
 80064e6:	69b9      	ldr	r1, [r7, #24]
 80064e8:	0148      	lsls	r0, r1, #5
 80064ea:	69f9      	ldr	r1, [r7, #28]
 80064ec:	4401      	add	r1, r0
 80064ee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80064f2:	4313      	orrs	r3, r2
 80064f4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	015a      	lsls	r2, r3, #5
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	4413      	add	r3, r2
 80064fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006502:	691a      	ldr	r2, [r3, #16]
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800650c:	69b9      	ldr	r1, [r7, #24]
 800650e:	0148      	lsls	r0, r1, #5
 8006510:	69f9      	ldr	r1, [r7, #28]
 8006512:	4401      	add	r1, r0
 8006514:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006518:	4313      	orrs	r3, r2
 800651a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800651c:	79fb      	ldrb	r3, [r7, #7]
 800651e:	2b01      	cmp	r3, #1
 8006520:	d10d      	bne.n	800653e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d009      	beq.n	800653e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	6919      	ldr	r1, [r3, #16]
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	015a      	lsls	r2, r3, #5
 8006532:	69fb      	ldr	r3, [r7, #28]
 8006534:	4413      	add	r3, r2
 8006536:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800653a:	460a      	mov	r2, r1
 800653c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	791b      	ldrb	r3, [r3, #4]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d128      	bne.n	8006598 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006552:	2b00      	cmp	r3, #0
 8006554:	d110      	bne.n	8006578 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	015a      	lsls	r2, r3, #5
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	4413      	add	r3, r2
 800655e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	69ba      	ldr	r2, [r7, #24]
 8006566:	0151      	lsls	r1, r2, #5
 8006568:	69fa      	ldr	r2, [r7, #28]
 800656a:	440a      	add	r2, r1
 800656c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006570:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006574:	6013      	str	r3, [r2, #0]
 8006576:	e00f      	b.n	8006598 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	015a      	lsls	r2, r3, #5
 800657c:	69fb      	ldr	r3, [r7, #28]
 800657e:	4413      	add	r3, r2
 8006580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	69ba      	ldr	r2, [r7, #24]
 8006588:	0151      	lsls	r1, r2, #5
 800658a:	69fa      	ldr	r2, [r7, #28]
 800658c:	440a      	add	r2, r1
 800658e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006596:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	015a      	lsls	r2, r3, #5
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	4413      	add	r3, r2
 80065a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	0151      	lsls	r1, r2, #5
 80065aa:	69fa      	ldr	r2, [r7, #28]
 80065ac:	440a      	add	r2, r1
 80065ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065b2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80065b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3720      	adds	r7, #32
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	1ff80000 	.word	0x1ff80000

080065c8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b087      	sub	sp, #28
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	4613      	mov	r3, r2
 80065d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	785b      	ldrb	r3, [r3, #1]
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	f040 80ce 	bne.w	8006786 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d132      	bne.n	8006658 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	015a      	lsls	r2, r3, #5
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	4413      	add	r3, r2
 80065fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065fe:	691b      	ldr	r3, [r3, #16]
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	0151      	lsls	r1, r2, #5
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	440a      	add	r2, r1
 8006608:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800660c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006610:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006614:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	015a      	lsls	r2, r3, #5
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	4413      	add	r3, r2
 800661e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	693a      	ldr	r2, [r7, #16]
 8006626:	0151      	lsls	r1, r2, #5
 8006628:	697a      	ldr	r2, [r7, #20]
 800662a:	440a      	add	r2, r1
 800662c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006630:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006634:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	015a      	lsls	r2, r3, #5
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	4413      	add	r3, r2
 800663e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	0151      	lsls	r1, r2, #5
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	440a      	add	r2, r1
 800664c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006650:	0cdb      	lsrs	r3, r3, #19
 8006652:	04db      	lsls	r3, r3, #19
 8006654:	6113      	str	r3, [r2, #16]
 8006656:	e04e      	b.n	80066f6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	015a      	lsls	r2, r3, #5
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	4413      	add	r3, r2
 8006660:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	693a      	ldr	r2, [r7, #16]
 8006668:	0151      	lsls	r1, r2, #5
 800666a:	697a      	ldr	r2, [r7, #20]
 800666c:	440a      	add	r2, r1
 800666e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006672:	0cdb      	lsrs	r3, r3, #19
 8006674:	04db      	lsls	r3, r3, #19
 8006676:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	015a      	lsls	r2, r3, #5
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	4413      	add	r3, r2
 8006680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	0151      	lsls	r1, r2, #5
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	440a      	add	r2, r1
 800668e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006692:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006696:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800669a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	699a      	ldr	r2, [r3, #24]
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d903      	bls.n	80066b0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	015a      	lsls	r2, r3, #5
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	4413      	add	r3, r2
 80066b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	693a      	ldr	r2, [r7, #16]
 80066c0:	0151      	lsls	r1, r2, #5
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	440a      	add	r2, r1
 80066c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80066ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80066ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	015a      	lsls	r2, r3, #5
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	4413      	add	r3, r2
 80066d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066dc:	691a      	ldr	r2, [r3, #16]
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066e6:	6939      	ldr	r1, [r7, #16]
 80066e8:	0148      	lsls	r0, r1, #5
 80066ea:	6979      	ldr	r1, [r7, #20]
 80066ec:	4401      	add	r1, r0
 80066ee:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80066f2:	4313      	orrs	r3, r2
 80066f4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80066f6:	79fb      	ldrb	r3, [r7, #7]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d11e      	bne.n	800673a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	695b      	ldr	r3, [r3, #20]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d009      	beq.n	8006718 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	015a      	lsls	r2, r3, #5
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	4413      	add	r3, r2
 800670c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006710:	461a      	mov	r2, r3
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	015a      	lsls	r2, r3, #5
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	4413      	add	r3, r2
 8006720:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	0151      	lsls	r1, r2, #5
 800672a:	697a      	ldr	r2, [r7, #20]
 800672c:	440a      	add	r2, r1
 800672e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006732:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006736:	6013      	str	r3, [r2, #0]
 8006738:	e097      	b.n	800686a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	015a      	lsls	r2, r3, #5
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	4413      	add	r3, r2
 8006742:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	0151      	lsls	r1, r2, #5
 800674c:	697a      	ldr	r2, [r7, #20]
 800674e:	440a      	add	r2, r1
 8006750:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006754:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006758:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	699b      	ldr	r3, [r3, #24]
 800675e:	2b00      	cmp	r3, #0
 8006760:	f000 8083 	beq.w	800686a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800676a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	f003 030f 	and.w	r3, r3, #15
 8006774:	2101      	movs	r1, #1
 8006776:	fa01 f303 	lsl.w	r3, r1, r3
 800677a:	6979      	ldr	r1, [r7, #20]
 800677c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006780:	4313      	orrs	r3, r2
 8006782:	634b      	str	r3, [r1, #52]	; 0x34
 8006784:	e071      	b.n	800686a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	015a      	lsls	r2, r3, #5
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	4413      	add	r3, r2
 800678e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006792:	691b      	ldr	r3, [r3, #16]
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	0151      	lsls	r1, r2, #5
 8006798:	697a      	ldr	r2, [r7, #20]
 800679a:	440a      	add	r2, r1
 800679c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067a0:	0cdb      	lsrs	r3, r3, #19
 80067a2:	04db      	lsls	r3, r3, #19
 80067a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	015a      	lsls	r2, r3, #5
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	4413      	add	r3, r2
 80067ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	693a      	ldr	r2, [r7, #16]
 80067b6:	0151      	lsls	r1, r2, #5
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	440a      	add	r2, r1
 80067bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80067c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80067c8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	699b      	ldr	r3, [r3, #24]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d003      	beq.n	80067da <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	68da      	ldr	r2, [r3, #12]
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	68da      	ldr	r2, [r3, #12]
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	0151      	lsls	r1, r2, #5
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	440a      	add	r2, r1
 80067f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006800:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	015a      	lsls	r2, r3, #5
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	4413      	add	r3, r2
 800680a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800680e:	691a      	ldr	r2, [r3, #16]
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	69db      	ldr	r3, [r3, #28]
 8006814:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006818:	6939      	ldr	r1, [r7, #16]
 800681a:	0148      	lsls	r0, r1, #5
 800681c:	6979      	ldr	r1, [r7, #20]
 800681e:	4401      	add	r1, r0
 8006820:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006824:	4313      	orrs	r3, r2
 8006826:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006828:	79fb      	ldrb	r3, [r7, #7]
 800682a:	2b01      	cmp	r3, #1
 800682c:	d10d      	bne.n	800684a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d009      	beq.n	800684a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	6919      	ldr	r1, [r3, #16]
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	015a      	lsls	r2, r3, #5
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	4413      	add	r3, r2
 8006842:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006846:	460a      	mov	r2, r1
 8006848:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	4413      	add	r3, r2
 8006852:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	693a      	ldr	r2, [r7, #16]
 800685a:	0151      	lsls	r1, r2, #5
 800685c:	697a      	ldr	r2, [r7, #20]
 800685e:	440a      	add	r2, r1
 8006860:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006864:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006868:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	371c      	adds	r7, #28
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006878:	b480      	push	{r7}
 800687a:	b087      	sub	sp, #28
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006882:	2300      	movs	r3, #0
 8006884:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006886:	2300      	movs	r3, #0
 8006888:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	785b      	ldrb	r3, [r3, #1]
 8006892:	2b01      	cmp	r3, #1
 8006894:	d14a      	bne.n	800692c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	015a      	lsls	r2, r3, #5
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	4413      	add	r3, r2
 80068a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80068ae:	f040 8086 	bne.w	80069be <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	015a      	lsls	r2, r3, #5
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	4413      	add	r3, r2
 80068bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	683a      	ldr	r2, [r7, #0]
 80068c4:	7812      	ldrb	r2, [r2, #0]
 80068c6:	0151      	lsls	r1, r2, #5
 80068c8:	693a      	ldr	r2, [r7, #16]
 80068ca:	440a      	add	r2, r1
 80068cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068d0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80068d4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	015a      	lsls	r2, r3, #5
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	4413      	add	r3, r2
 80068e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	683a      	ldr	r2, [r7, #0]
 80068e8:	7812      	ldrb	r2, [r2, #0]
 80068ea:	0151      	lsls	r1, r2, #5
 80068ec:	693a      	ldr	r2, [r7, #16]
 80068ee:	440a      	add	r2, r1
 80068f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80068f8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	3301      	adds	r3, #1
 80068fe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f242 7210 	movw	r2, #10000	; 0x2710
 8006906:	4293      	cmp	r3, r2
 8006908:	d902      	bls.n	8006910 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	75fb      	strb	r3, [r7, #23]
          break;
 800690e:	e056      	b.n	80069be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	015a      	lsls	r2, r3, #5
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	4413      	add	r3, r2
 800691a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006924:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006928:	d0e7      	beq.n	80068fa <USB_EPStopXfer+0x82>
 800692a:	e048      	b.n	80069be <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	015a      	lsls	r2, r3, #5
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	4413      	add	r3, r2
 8006936:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006940:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006944:	d13b      	bne.n	80069be <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	015a      	lsls	r2, r3, #5
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	4413      	add	r3, r2
 8006950:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	683a      	ldr	r2, [r7, #0]
 8006958:	7812      	ldrb	r2, [r2, #0]
 800695a:	0151      	lsls	r1, r2, #5
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	440a      	add	r2, r1
 8006960:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006964:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006968:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	015a      	lsls	r2, r3, #5
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	4413      	add	r3, r2
 8006974:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	683a      	ldr	r2, [r7, #0]
 800697c:	7812      	ldrb	r2, [r2, #0]
 800697e:	0151      	lsls	r1, r2, #5
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	440a      	add	r2, r1
 8006984:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006988:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800698c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	3301      	adds	r3, #1
 8006992:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f242 7210 	movw	r2, #10000	; 0x2710
 800699a:	4293      	cmp	r3, r2
 800699c:	d902      	bls.n	80069a4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	75fb      	strb	r3, [r7, #23]
          break;
 80069a2:	e00c      	b.n	80069be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	015a      	lsls	r2, r3, #5
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	4413      	add	r3, r2
 80069ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80069b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069bc:	d0e7      	beq.n	800698e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80069be:	7dfb      	ldrb	r3, [r7, #23]
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	371c      	adds	r7, #28
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b089      	sub	sp, #36	; 0x24
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	4611      	mov	r1, r2
 80069d8:	461a      	mov	r2, r3
 80069da:	460b      	mov	r3, r1
 80069dc:	71fb      	strb	r3, [r7, #7]
 80069de:	4613      	mov	r3, r2
 80069e0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80069ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d123      	bne.n	8006a3a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80069f2:	88bb      	ldrh	r3, [r7, #4]
 80069f4:	3303      	adds	r3, #3
 80069f6:	089b      	lsrs	r3, r3, #2
 80069f8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80069fa:	2300      	movs	r3, #0
 80069fc:	61bb      	str	r3, [r7, #24]
 80069fe:	e018      	b.n	8006a32 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006a00:	79fb      	ldrb	r3, [r7, #7]
 8006a02:	031a      	lsls	r2, r3, #12
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	4413      	add	r3, r2
 8006a08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	69fb      	ldr	r3, [r7, #28]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	3301      	adds	r3, #1
 8006a18:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	3301      	adds	r3, #1
 8006a24:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	3301      	adds	r3, #1
 8006a2a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006a2c:	69bb      	ldr	r3, [r7, #24]
 8006a2e:	3301      	adds	r3, #1
 8006a30:	61bb      	str	r3, [r7, #24]
 8006a32:	69ba      	ldr	r2, [r7, #24]
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d3e2      	bcc.n	8006a00 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3724      	adds	r7, #36	; 0x24
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b08b      	sub	sp, #44	; 0x2c
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	60f8      	str	r0, [r7, #12]
 8006a50:	60b9      	str	r1, [r7, #8]
 8006a52:	4613      	mov	r3, r2
 8006a54:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006a5e:	88fb      	ldrh	r3, [r7, #6]
 8006a60:	089b      	lsrs	r3, r3, #2
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006a66:	88fb      	ldrh	r3, [r7, #6]
 8006a68:	f003 0303 	and.w	r3, r3, #3
 8006a6c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006a6e:	2300      	movs	r3, #0
 8006a70:	623b      	str	r3, [r7, #32]
 8006a72:	e014      	b.n	8006a9e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a7e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a82:	3301      	adds	r3, #1
 8006a84:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a88:	3301      	adds	r3, #1
 8006a8a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	3301      	adds	r3, #1
 8006a90:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a94:	3301      	adds	r3, #1
 8006a96:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006a98:	6a3b      	ldr	r3, [r7, #32]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	623b      	str	r3, [r7, #32]
 8006a9e:	6a3a      	ldr	r2, [r7, #32]
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d3e6      	bcc.n	8006a74 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006aa6:	8bfb      	ldrh	r3, [r7, #30]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d01e      	beq.n	8006aea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006aac:	2300      	movs	r3, #0
 8006aae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	f107 0310 	add.w	r3, r7, #16
 8006abc:	6812      	ldr	r2, [r2, #0]
 8006abe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006ac0:	693a      	ldr	r2, [r7, #16]
 8006ac2:	6a3b      	ldr	r3, [r7, #32]
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	00db      	lsls	r3, r3, #3
 8006ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8006acc:	b2da      	uxtb	r2, r3
 8006ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad0:	701a      	strb	r2, [r3, #0]
      i++;
 8006ad2:	6a3b      	ldr	r3, [r7, #32]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	623b      	str	r3, [r7, #32]
      pDest++;
 8006ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ada:	3301      	adds	r3, #1
 8006adc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006ade:	8bfb      	ldrh	r3, [r7, #30]
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006ae4:	8bfb      	ldrh	r3, [r7, #30]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d1ea      	bne.n	8006ac0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	372c      	adds	r7, #44	; 0x2c
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b085      	sub	sp, #20
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	785b      	ldrb	r3, [r3, #1]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d12c      	bne.n	8006b6e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	015a      	lsls	r2, r3, #5
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	4413      	add	r3, r2
 8006b1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	db12      	blt.n	8006b4c <USB_EPSetStall+0x54>
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00f      	beq.n	8006b4c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	015a      	lsls	r2, r3, #5
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	4413      	add	r3, r2
 8006b34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	0151      	lsls	r1, r2, #5
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	440a      	add	r2, r1
 8006b42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b46:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006b4a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	015a      	lsls	r2, r3, #5
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	4413      	add	r3, r2
 8006b54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	0151      	lsls	r1, r2, #5
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	440a      	add	r2, r1
 8006b62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006b6a:	6013      	str	r3, [r2, #0]
 8006b6c:	e02b      	b.n	8006bc6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	015a      	lsls	r2, r3, #5
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	4413      	add	r3, r2
 8006b76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	db12      	blt.n	8006ba6 <USB_EPSetStall+0xae>
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00f      	beq.n	8006ba6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	015a      	lsls	r2, r3, #5
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	4413      	add	r3, r2
 8006b8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68ba      	ldr	r2, [r7, #8]
 8006b96:	0151      	lsls	r1, r2, #5
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	440a      	add	r2, r1
 8006b9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ba0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006ba4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68ba      	ldr	r2, [r7, #8]
 8006bb6:	0151      	lsls	r1, r2, #5
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	440a      	add	r2, r1
 8006bbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006bc4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006bc6:	2300      	movs	r3, #0
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3714      	adds	r7, #20
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b085      	sub	sp, #20
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	785b      	ldrb	r3, [r3, #1]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d128      	bne.n	8006c42 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	015a      	lsls	r2, r3, #5
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	4413      	add	r3, r2
 8006bf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	0151      	lsls	r1, r2, #5
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	440a      	add	r2, r1
 8006c06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c0e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	791b      	ldrb	r3, [r3, #4]
 8006c14:	2b03      	cmp	r3, #3
 8006c16:	d003      	beq.n	8006c20 <USB_EPClearStall+0x4c>
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	791b      	ldrb	r3, [r3, #4]
 8006c1c:	2b02      	cmp	r3, #2
 8006c1e:	d138      	bne.n	8006c92 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	015a      	lsls	r2, r3, #5
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	4413      	add	r3, r2
 8006c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68ba      	ldr	r2, [r7, #8]
 8006c30:	0151      	lsls	r1, r2, #5
 8006c32:	68fa      	ldr	r2, [r7, #12]
 8006c34:	440a      	add	r2, r1
 8006c36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c3e:	6013      	str	r3, [r2, #0]
 8006c40:	e027      	b.n	8006c92 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	015a      	lsls	r2, r3, #5
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	4413      	add	r3, r2
 8006c4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68ba      	ldr	r2, [r7, #8]
 8006c52:	0151      	lsls	r1, r2, #5
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	440a      	add	r2, r1
 8006c58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c60:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	791b      	ldrb	r3, [r3, #4]
 8006c66:	2b03      	cmp	r3, #3
 8006c68:	d003      	beq.n	8006c72 <USB_EPClearStall+0x9e>
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	791b      	ldrb	r3, [r3, #4]
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d10f      	bne.n	8006c92 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	015a      	lsls	r2, r3, #5
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68ba      	ldr	r2, [r7, #8]
 8006c82:	0151      	lsls	r1, r2, #5
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	440a      	add	r2, r1
 8006c88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c90:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006c92:	2300      	movs	r3, #0
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3714      	adds	r7, #20
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b085      	sub	sp, #20
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	460b      	mov	r3, r1
 8006caa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006cbe:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006cc2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	78fb      	ldrb	r3, [r7, #3]
 8006cce:	011b      	lsls	r3, r3, #4
 8006cd0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006cd4:	68f9      	ldr	r1, [r7, #12]
 8006cd6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b085      	sub	sp, #20
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	68fa      	ldr	r2, [r7, #12]
 8006d02:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006d06:	f023 0303 	bic.w	r3, r3, #3
 8006d0a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	68fa      	ldr	r2, [r7, #12]
 8006d16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d1a:	f023 0302 	bic.w	r3, r3, #2
 8006d1e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d20:	2300      	movs	r3, #0
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3714      	adds	r7, #20
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr

08006d2e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006d2e:	b480      	push	{r7}
 8006d30:	b085      	sub	sp, #20
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006d48:	f023 0303 	bic.w	r3, r3, #3
 8006d4c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	68fa      	ldr	r2, [r7, #12]
 8006d58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d5c:	f043 0302 	orr.w	r3, r3, #2
 8006d60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b085      	sub	sp, #20
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	695b      	ldr	r3, [r3, #20]
 8006d7c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	699b      	ldr	r3, [r3, #24]
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	4013      	ands	r3, r2
 8006d86:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006d88:	68fb      	ldr	r3, [r7, #12]
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3714      	adds	r7, #20
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d96:	b480      	push	{r7}
 8006d98:	b085      	sub	sp, #20
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006db2:	69db      	ldr	r3, [r3, #28]
 8006db4:	68ba      	ldr	r2, [r7, #8]
 8006db6:	4013      	ands	r3, r2
 8006db8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	0c1b      	lsrs	r3, r3, #16
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3714      	adds	r7, #20
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006dca:	b480      	push	{r7}
 8006dcc:	b085      	sub	sp, #20
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006de6:	69db      	ldr	r3, [r3, #28]
 8006de8:	68ba      	ldr	r2, [r7, #8]
 8006dea:	4013      	ands	r3, r2
 8006dec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	b29b      	uxth	r3, r3
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3714      	adds	r7, #20
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr

08006dfe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b085      	sub	sp, #20
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
 8006e06:	460b      	mov	r3, r1
 8006e08:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006e0e:	78fb      	ldrb	r3, [r7, #3]
 8006e10:	015a      	lsls	r2, r3, #5
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	4413      	add	r3, r2
 8006e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e24:	695b      	ldr	r3, [r3, #20]
 8006e26:	68ba      	ldr	r2, [r7, #8]
 8006e28:	4013      	ands	r3, r2
 8006e2a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006e2c:	68bb      	ldr	r3, [r7, #8]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b087      	sub	sp, #28
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
 8006e42:	460b      	mov	r3, r1
 8006e44:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e50:	691b      	ldr	r3, [r3, #16]
 8006e52:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e5c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006e5e:	78fb      	ldrb	r3, [r7, #3]
 8006e60:	f003 030f 	and.w	r3, r3, #15
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	fa22 f303 	lsr.w	r3, r2, r3
 8006e6a:	01db      	lsls	r3, r3, #7
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006e74:	78fb      	ldrb	r3, [r7, #3]
 8006e76:	015a      	lsls	r2, r3, #5
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	4413      	add	r3, r2
 8006e7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	693a      	ldr	r2, [r7, #16]
 8006e84:	4013      	ands	r3, r2
 8006e86:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006e88:	68bb      	ldr	r3, [r7, #8]
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	371c      	adds	r7, #28
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr

08006e96 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006e96:	b480      	push	{r7}
 8006e98:	b083      	sub	sp, #12
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	695b      	ldr	r3, [r3, #20]
 8006ea2:	f003 0301 	and.w	r3, r3, #1
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	370c      	adds	r7, #12
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr

08006eb2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006eb2:	b480      	push	{r7}
 8006eb4:	b085      	sub	sp, #20
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ecc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006ed0:	f023 0307 	bic.w	r3, r3, #7
 8006ed4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ee8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3714      	adds	r7, #20
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b087      	sub	sp, #28
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	460b      	mov	r3, r1
 8006f02:	607a      	str	r2, [r7, #4]
 8006f04:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	333c      	adds	r3, #60	; 0x3c
 8006f0e:	3304      	adds	r3, #4
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	4a26      	ldr	r2, [pc, #152]	; (8006fb0 <USB_EP0_OutStart+0xb8>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d90a      	bls.n	8006f32 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006f28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006f2c:	d101      	bne.n	8006f32 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	e037      	b.n	8006fa2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f38:	461a      	mov	r2, r3
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f44:	691b      	ldr	r3, [r3, #16]
 8006f46:	697a      	ldr	r2, [r7, #20]
 8006f48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f4c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f50:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f60:	f043 0318 	orr.w	r3, r3, #24
 8006f64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	697a      	ldr	r2, [r7, #20]
 8006f70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f74:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006f78:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006f7a:	7afb      	ldrb	r3, [r7, #11]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d10f      	bne.n	8006fa0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f86:	461a      	mov	r2, r3
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f9a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8006f9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	371c      	adds	r7, #28
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	4f54300a 	.word	0x4f54300a

08006fb4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	4a13      	ldr	r2, [pc, #76]	; (8007018 <USB_CoreReset+0x64>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d901      	bls.n	8006fd2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e01b      	b.n	800700a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	daf2      	bge.n	8006fc0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	f043 0201 	orr.w	r2, r3, #1
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	3301      	adds	r3, #1
 8006fee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	4a09      	ldr	r2, [pc, #36]	; (8007018 <USB_CoreReset+0x64>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d901      	bls.n	8006ffc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e006      	b.n	800700a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	691b      	ldr	r3, [r3, #16]
 8007000:	f003 0301 	and.w	r3, r3, #1
 8007004:	2b01      	cmp	r3, #1
 8007006:	d0f0      	beq.n	8006fea <USB_CoreReset+0x36>

  return HAL_OK;
 8007008:	2300      	movs	r3, #0
}
 800700a:	4618      	mov	r0, r3
 800700c:	3714      	adds	r7, #20
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	00030d40 	.word	0x00030d40

0800701c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	460b      	mov	r3, r1
 8007026:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007028:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800702c:	f002 fc98 	bl	8009960 <USBD_static_malloc>
 8007030:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d109      	bne.n	800704c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	32b0      	adds	r2, #176	; 0xb0
 8007042:	2100      	movs	r1, #0
 8007044:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007048:	2302      	movs	r3, #2
 800704a:	e0d4      	b.n	80071f6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800704c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8007050:	2100      	movs	r1, #0
 8007052:	68f8      	ldr	r0, [r7, #12]
 8007054:	f002 fcf2 	bl	8009a3c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	32b0      	adds	r2, #176	; 0xb0
 8007062:	68f9      	ldr	r1, [r7, #12]
 8007064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	32b0      	adds	r2, #176	; 0xb0
 8007072:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	7c1b      	ldrb	r3, [r3, #16]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d138      	bne.n	80070f6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007084:	4b5e      	ldr	r3, [pc, #376]	; (8007200 <USBD_CDC_Init+0x1e4>)
 8007086:	7819      	ldrb	r1, [r3, #0]
 8007088:	f44f 7300 	mov.w	r3, #512	; 0x200
 800708c:	2202      	movs	r2, #2
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f002 fb43 	bl	800971a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007094:	4b5a      	ldr	r3, [pc, #360]	; (8007200 <USBD_CDC_Init+0x1e4>)
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	f003 020f 	and.w	r2, r3, #15
 800709c:	6879      	ldr	r1, [r7, #4]
 800709e:	4613      	mov	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	4413      	add	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	440b      	add	r3, r1
 80070a8:	3324      	adds	r3, #36	; 0x24
 80070aa:	2201      	movs	r2, #1
 80070ac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80070ae:	4b55      	ldr	r3, [pc, #340]	; (8007204 <USBD_CDC_Init+0x1e8>)
 80070b0:	7819      	ldrb	r1, [r3, #0]
 80070b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80070b6:	2202      	movs	r2, #2
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f002 fb2e 	bl	800971a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80070be:	4b51      	ldr	r3, [pc, #324]	; (8007204 <USBD_CDC_Init+0x1e8>)
 80070c0:	781b      	ldrb	r3, [r3, #0]
 80070c2:	f003 020f 	and.w	r2, r3, #15
 80070c6:	6879      	ldr	r1, [r7, #4]
 80070c8:	4613      	mov	r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4413      	add	r3, r2
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	440b      	add	r3, r1
 80070d2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80070d6:	2201      	movs	r2, #1
 80070d8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80070da:	4b4b      	ldr	r3, [pc, #300]	; (8007208 <USBD_CDC_Init+0x1ec>)
 80070dc:	781b      	ldrb	r3, [r3, #0]
 80070de:	f003 020f 	and.w	r2, r3, #15
 80070e2:	6879      	ldr	r1, [r7, #4]
 80070e4:	4613      	mov	r3, r2
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	4413      	add	r3, r2
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	440b      	add	r3, r1
 80070ee:	3326      	adds	r3, #38	; 0x26
 80070f0:	2210      	movs	r2, #16
 80070f2:	801a      	strh	r2, [r3, #0]
 80070f4:	e035      	b.n	8007162 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80070f6:	4b42      	ldr	r3, [pc, #264]	; (8007200 <USBD_CDC_Init+0x1e4>)
 80070f8:	7819      	ldrb	r1, [r3, #0]
 80070fa:	2340      	movs	r3, #64	; 0x40
 80070fc:	2202      	movs	r2, #2
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f002 fb0b 	bl	800971a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007104:	4b3e      	ldr	r3, [pc, #248]	; (8007200 <USBD_CDC_Init+0x1e4>)
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	f003 020f 	and.w	r2, r3, #15
 800710c:	6879      	ldr	r1, [r7, #4]
 800710e:	4613      	mov	r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4413      	add	r3, r2
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	440b      	add	r3, r1
 8007118:	3324      	adds	r3, #36	; 0x24
 800711a:	2201      	movs	r2, #1
 800711c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800711e:	4b39      	ldr	r3, [pc, #228]	; (8007204 <USBD_CDC_Init+0x1e8>)
 8007120:	7819      	ldrb	r1, [r3, #0]
 8007122:	2340      	movs	r3, #64	; 0x40
 8007124:	2202      	movs	r2, #2
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f002 faf7 	bl	800971a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800712c:	4b35      	ldr	r3, [pc, #212]	; (8007204 <USBD_CDC_Init+0x1e8>)
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	f003 020f 	and.w	r2, r3, #15
 8007134:	6879      	ldr	r1, [r7, #4]
 8007136:	4613      	mov	r3, r2
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	4413      	add	r3, r2
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	440b      	add	r3, r1
 8007140:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007144:	2201      	movs	r2, #1
 8007146:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007148:	4b2f      	ldr	r3, [pc, #188]	; (8007208 <USBD_CDC_Init+0x1ec>)
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	f003 020f 	and.w	r2, r3, #15
 8007150:	6879      	ldr	r1, [r7, #4]
 8007152:	4613      	mov	r3, r2
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	4413      	add	r3, r2
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	440b      	add	r3, r1
 800715c:	3326      	adds	r3, #38	; 0x26
 800715e:	2210      	movs	r2, #16
 8007160:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007162:	4b29      	ldr	r3, [pc, #164]	; (8007208 <USBD_CDC_Init+0x1ec>)
 8007164:	7819      	ldrb	r1, [r3, #0]
 8007166:	2308      	movs	r3, #8
 8007168:	2203      	movs	r2, #3
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f002 fad5 	bl	800971a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007170:	4b25      	ldr	r3, [pc, #148]	; (8007208 <USBD_CDC_Init+0x1ec>)
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	f003 020f 	and.w	r2, r3, #15
 8007178:	6879      	ldr	r1, [r7, #4]
 800717a:	4613      	mov	r3, r2
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	4413      	add	r3, r2
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	440b      	add	r3, r1
 8007184:	3324      	adds	r3, #36	; 0x24
 8007186:	2201      	movs	r2, #1
 8007188:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	33b0      	adds	r3, #176	; 0xb0
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	4413      	add	r3, r2
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d101      	bne.n	80071c4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80071c0:	2302      	movs	r3, #2
 80071c2:	e018      	b.n	80071f6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	7c1b      	ldrb	r3, [r3, #16]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10a      	bne.n	80071e2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80071cc:	4b0d      	ldr	r3, [pc, #52]	; (8007204 <USBD_CDC_Init+0x1e8>)
 80071ce:	7819      	ldrb	r1, [r3, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80071d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f002 fb8c 	bl	80098f8 <USBD_LL_PrepareReceive>
 80071e0:	e008      	b.n	80071f4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80071e2:	4b08      	ldr	r3, [pc, #32]	; (8007204 <USBD_CDC_Init+0x1e8>)
 80071e4:	7819      	ldrb	r1, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80071ec:	2340      	movs	r3, #64	; 0x40
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f002 fb82 	bl	80098f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3710      	adds	r7, #16
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	20000093 	.word	0x20000093
 8007204:	20000094 	.word	0x20000094
 8007208:	20000095 	.word	0x20000095

0800720c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	460b      	mov	r3, r1
 8007216:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007218:	4b3a      	ldr	r3, [pc, #232]	; (8007304 <USBD_CDC_DeInit+0xf8>)
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	4619      	mov	r1, r3
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f002 faa1 	bl	8009766 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007224:	4b37      	ldr	r3, [pc, #220]	; (8007304 <USBD_CDC_DeInit+0xf8>)
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	f003 020f 	and.w	r2, r3, #15
 800722c:	6879      	ldr	r1, [r7, #4]
 800722e:	4613      	mov	r3, r2
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	4413      	add	r3, r2
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	440b      	add	r3, r1
 8007238:	3324      	adds	r3, #36	; 0x24
 800723a:	2200      	movs	r2, #0
 800723c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800723e:	4b32      	ldr	r3, [pc, #200]	; (8007308 <USBD_CDC_DeInit+0xfc>)
 8007240:	781b      	ldrb	r3, [r3, #0]
 8007242:	4619      	mov	r1, r3
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f002 fa8e 	bl	8009766 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800724a:	4b2f      	ldr	r3, [pc, #188]	; (8007308 <USBD_CDC_DeInit+0xfc>)
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	f003 020f 	and.w	r2, r3, #15
 8007252:	6879      	ldr	r1, [r7, #4]
 8007254:	4613      	mov	r3, r2
 8007256:	009b      	lsls	r3, r3, #2
 8007258:	4413      	add	r3, r2
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	440b      	add	r3, r1
 800725e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007262:	2200      	movs	r2, #0
 8007264:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007266:	4b29      	ldr	r3, [pc, #164]	; (800730c <USBD_CDC_DeInit+0x100>)
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	4619      	mov	r1, r3
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f002 fa7a 	bl	8009766 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007272:	4b26      	ldr	r3, [pc, #152]	; (800730c <USBD_CDC_DeInit+0x100>)
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	f003 020f 	and.w	r2, r3, #15
 800727a:	6879      	ldr	r1, [r7, #4]
 800727c:	4613      	mov	r3, r2
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	4413      	add	r3, r2
 8007282:	009b      	lsls	r3, r3, #2
 8007284:	440b      	add	r3, r1
 8007286:	3324      	adds	r3, #36	; 0x24
 8007288:	2200      	movs	r2, #0
 800728a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800728c:	4b1f      	ldr	r3, [pc, #124]	; (800730c <USBD_CDC_DeInit+0x100>)
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	f003 020f 	and.w	r2, r3, #15
 8007294:	6879      	ldr	r1, [r7, #4]
 8007296:	4613      	mov	r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	440b      	add	r3, r1
 80072a0:	3326      	adds	r3, #38	; 0x26
 80072a2:	2200      	movs	r2, #0
 80072a4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	32b0      	adds	r2, #176	; 0xb0
 80072b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d01f      	beq.n	80072f8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	33b0      	adds	r3, #176	; 0xb0
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	4413      	add	r3, r2
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	32b0      	adds	r2, #176	; 0xb0
 80072d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072da:	4618      	mov	r0, r3
 80072dc:	f002 fb4e 	bl	800997c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	32b0      	adds	r2, #176	; 0xb0
 80072ea:	2100      	movs	r1, #0
 80072ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3708      	adds	r7, #8
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	20000093 	.word	0x20000093
 8007308:	20000094 	.word	0x20000094
 800730c:	20000095 	.word	0x20000095

08007310 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b086      	sub	sp, #24
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	32b0      	adds	r2, #176	; 0xb0
 8007324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007328:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800732a:	2300      	movs	r3, #0
 800732c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800732e:	2300      	movs	r3, #0
 8007330:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007332:	2300      	movs	r3, #0
 8007334:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d101      	bne.n	8007340 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800733c:	2303      	movs	r3, #3
 800733e:	e0bf      	b.n	80074c0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007348:	2b00      	cmp	r3, #0
 800734a:	d050      	beq.n	80073ee <USBD_CDC_Setup+0xde>
 800734c:	2b20      	cmp	r3, #32
 800734e:	f040 80af 	bne.w	80074b0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	88db      	ldrh	r3, [r3, #6]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d03a      	beq.n	80073d0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	781b      	ldrb	r3, [r3, #0]
 800735e:	b25b      	sxtb	r3, r3
 8007360:	2b00      	cmp	r3, #0
 8007362:	da1b      	bge.n	800739c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	33b0      	adds	r3, #176	; 0xb0
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	4413      	add	r3, r2
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	683a      	ldr	r2, [r7, #0]
 8007378:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800737a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800737c:	683a      	ldr	r2, [r7, #0]
 800737e:	88d2      	ldrh	r2, [r2, #6]
 8007380:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	88db      	ldrh	r3, [r3, #6]
 8007386:	2b07      	cmp	r3, #7
 8007388:	bf28      	it	cs
 800738a:	2307      	movcs	r3, #7
 800738c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	89fa      	ldrh	r2, [r7, #14]
 8007392:	4619      	mov	r1, r3
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f001 fd89 	bl	8008eac <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800739a:	e090      	b.n	80074be <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	785a      	ldrb	r2, [r3, #1]
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	88db      	ldrh	r3, [r3, #6]
 80073aa:	2b3f      	cmp	r3, #63	; 0x3f
 80073ac:	d803      	bhi.n	80073b6 <USBD_CDC_Setup+0xa6>
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	88db      	ldrh	r3, [r3, #6]
 80073b2:	b2da      	uxtb	r2, r3
 80073b4:	e000      	b.n	80073b8 <USBD_CDC_Setup+0xa8>
 80073b6:	2240      	movs	r2, #64	; 0x40
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80073be:	6939      	ldr	r1, [r7, #16]
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80073c6:	461a      	mov	r2, r3
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f001 fd9b 	bl	8008f04 <USBD_CtlPrepareRx>
      break;
 80073ce:	e076      	b.n	80074be <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	33b0      	adds	r3, #176	; 0xb0
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	683a      	ldr	r2, [r7, #0]
 80073e4:	7850      	ldrb	r0, [r2, #1]
 80073e6:	2200      	movs	r2, #0
 80073e8:	6839      	ldr	r1, [r7, #0]
 80073ea:	4798      	blx	r3
      break;
 80073ec:	e067      	b.n	80074be <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	785b      	ldrb	r3, [r3, #1]
 80073f2:	2b0b      	cmp	r3, #11
 80073f4:	d851      	bhi.n	800749a <USBD_CDC_Setup+0x18a>
 80073f6:	a201      	add	r2, pc, #4	; (adr r2, 80073fc <USBD_CDC_Setup+0xec>)
 80073f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073fc:	0800742d 	.word	0x0800742d
 8007400:	080074a9 	.word	0x080074a9
 8007404:	0800749b 	.word	0x0800749b
 8007408:	0800749b 	.word	0x0800749b
 800740c:	0800749b 	.word	0x0800749b
 8007410:	0800749b 	.word	0x0800749b
 8007414:	0800749b 	.word	0x0800749b
 8007418:	0800749b 	.word	0x0800749b
 800741c:	0800749b 	.word	0x0800749b
 8007420:	0800749b 	.word	0x0800749b
 8007424:	08007457 	.word	0x08007457
 8007428:	08007481 	.word	0x08007481
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007432:	b2db      	uxtb	r3, r3
 8007434:	2b03      	cmp	r3, #3
 8007436:	d107      	bne.n	8007448 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007438:	f107 030a 	add.w	r3, r7, #10
 800743c:	2202      	movs	r2, #2
 800743e:	4619      	mov	r1, r3
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f001 fd33 	bl	8008eac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007446:	e032      	b.n	80074ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007448:	6839      	ldr	r1, [r7, #0]
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f001 fcbd 	bl	8008dca <USBD_CtlError>
            ret = USBD_FAIL;
 8007450:	2303      	movs	r3, #3
 8007452:	75fb      	strb	r3, [r7, #23]
          break;
 8007454:	e02b      	b.n	80074ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800745c:	b2db      	uxtb	r3, r3
 800745e:	2b03      	cmp	r3, #3
 8007460:	d107      	bne.n	8007472 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007462:	f107 030d 	add.w	r3, r7, #13
 8007466:	2201      	movs	r2, #1
 8007468:	4619      	mov	r1, r3
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f001 fd1e 	bl	8008eac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007470:	e01d      	b.n	80074ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007472:	6839      	ldr	r1, [r7, #0]
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f001 fca8 	bl	8008dca <USBD_CtlError>
            ret = USBD_FAIL;
 800747a:	2303      	movs	r3, #3
 800747c:	75fb      	strb	r3, [r7, #23]
          break;
 800747e:	e016      	b.n	80074ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007486:	b2db      	uxtb	r3, r3
 8007488:	2b03      	cmp	r3, #3
 800748a:	d00f      	beq.n	80074ac <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800748c:	6839      	ldr	r1, [r7, #0]
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f001 fc9b 	bl	8008dca <USBD_CtlError>
            ret = USBD_FAIL;
 8007494:	2303      	movs	r3, #3
 8007496:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007498:	e008      	b.n	80074ac <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800749a:	6839      	ldr	r1, [r7, #0]
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f001 fc94 	bl	8008dca <USBD_CtlError>
          ret = USBD_FAIL;
 80074a2:	2303      	movs	r3, #3
 80074a4:	75fb      	strb	r3, [r7, #23]
          break;
 80074a6:	e002      	b.n	80074ae <USBD_CDC_Setup+0x19e>
          break;
 80074a8:	bf00      	nop
 80074aa:	e008      	b.n	80074be <USBD_CDC_Setup+0x1ae>
          break;
 80074ac:	bf00      	nop
      }
      break;
 80074ae:	e006      	b.n	80074be <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80074b0:	6839      	ldr	r1, [r7, #0]
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f001 fc89 	bl	8008dca <USBD_CtlError>
      ret = USBD_FAIL;
 80074b8:	2303      	movs	r3, #3
 80074ba:	75fb      	strb	r3, [r7, #23]
      break;
 80074bc:	bf00      	nop
  }

  return (uint8_t)ret;
 80074be:	7dfb      	ldrb	r3, [r7, #23]
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3718      	adds	r7, #24
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	460b      	mov	r3, r1
 80074d2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80074da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	32b0      	adds	r2, #176	; 0xb0
 80074e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d101      	bne.n	80074f2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80074ee:	2303      	movs	r3, #3
 80074f0:	e065      	b.n	80075be <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	32b0      	adds	r2, #176	; 0xb0
 80074fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007500:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007502:	78fb      	ldrb	r3, [r7, #3]
 8007504:	f003 020f 	and.w	r2, r3, #15
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	4613      	mov	r3, r2
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	4413      	add	r3, r2
 8007510:	009b      	lsls	r3, r3, #2
 8007512:	440b      	add	r3, r1
 8007514:	3318      	adds	r3, #24
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d02f      	beq.n	800757c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800751c:	78fb      	ldrb	r3, [r7, #3]
 800751e:	f003 020f 	and.w	r2, r3, #15
 8007522:	6879      	ldr	r1, [r7, #4]
 8007524:	4613      	mov	r3, r2
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	4413      	add	r3, r2
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	440b      	add	r3, r1
 800752e:	3318      	adds	r3, #24
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	78fb      	ldrb	r3, [r7, #3]
 8007534:	f003 010f 	and.w	r1, r3, #15
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	460b      	mov	r3, r1
 800753c:	00db      	lsls	r3, r3, #3
 800753e:	440b      	add	r3, r1
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	4403      	add	r3, r0
 8007544:	3348      	adds	r3, #72	; 0x48
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	fbb2 f1f3 	udiv	r1, r2, r3
 800754c:	fb01 f303 	mul.w	r3, r1, r3
 8007550:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007552:	2b00      	cmp	r3, #0
 8007554:	d112      	bne.n	800757c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007556:	78fb      	ldrb	r3, [r7, #3]
 8007558:	f003 020f 	and.w	r2, r3, #15
 800755c:	6879      	ldr	r1, [r7, #4]
 800755e:	4613      	mov	r3, r2
 8007560:	009b      	lsls	r3, r3, #2
 8007562:	4413      	add	r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	440b      	add	r3, r1
 8007568:	3318      	adds	r3, #24
 800756a:	2200      	movs	r2, #0
 800756c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800756e:	78f9      	ldrb	r1, [r7, #3]
 8007570:	2300      	movs	r3, #0
 8007572:	2200      	movs	r2, #0
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f002 f99e 	bl	80098b6 <USBD_LL_Transmit>
 800757a:	e01f      	b.n	80075bc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	2200      	movs	r2, #0
 8007580:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	33b0      	adds	r3, #176	; 0xb0
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	4413      	add	r3, r2
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d010      	beq.n	80075bc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	33b0      	adds	r3, #176	; 0xb0
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	4413      	add	r3, r2
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	691b      	ldr	r3, [r3, #16]
 80075ac:	68ba      	ldr	r2, [r7, #8]
 80075ae:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80075b2:	68ba      	ldr	r2, [r7, #8]
 80075b4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80075b8:	78fa      	ldrb	r2, [r7, #3]
 80075ba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3710      	adds	r7, #16
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}

080075c6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075c6:	b580      	push	{r7, lr}
 80075c8:	b084      	sub	sp, #16
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	6078      	str	r0, [r7, #4]
 80075ce:	460b      	mov	r3, r1
 80075d0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	32b0      	adds	r2, #176	; 0xb0
 80075dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075e0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	32b0      	adds	r2, #176	; 0xb0
 80075ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d101      	bne.n	80075f8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e01a      	b.n	800762e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80075f8:	78fb      	ldrb	r3, [r7, #3]
 80075fa:	4619      	mov	r1, r3
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f002 f99c 	bl	800993a <USBD_LL_GetRxDataSize>
 8007602:	4602      	mov	r2, r0
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	33b0      	adds	r3, #176	; 0xb0
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	4413      	add	r3, r2
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007622:	68fa      	ldr	r2, [r7, #12]
 8007624:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007628:	4611      	mov	r1, r2
 800762a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	3710      	adds	r7, #16
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}

08007636 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007636:	b580      	push	{r7, lr}
 8007638:	b084      	sub	sp, #16
 800763a:	af00      	add	r7, sp, #0
 800763c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	32b0      	adds	r2, #176	; 0xb0
 8007648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800764c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d101      	bne.n	8007658 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007654:	2303      	movs	r3, #3
 8007656:	e025      	b.n	80076a4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	33b0      	adds	r3, #176	; 0xb0
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	4413      	add	r3, r2
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d01a      	beq.n	80076a2 <USBD_CDC_EP0_RxReady+0x6c>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007672:	2bff      	cmp	r3, #255	; 0xff
 8007674:	d015      	beq.n	80076a2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	33b0      	adds	r3, #176	; 0xb0
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	4413      	add	r3, r2
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800768e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007696:	b292      	uxth	r2, r2
 8007698:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	22ff      	movs	r2, #255	; 0xff
 800769e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b086      	sub	sp, #24
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80076b4:	2182      	movs	r1, #130	; 0x82
 80076b6:	4818      	ldr	r0, [pc, #96]	; (8007718 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80076b8:	f000 fd4f 	bl	800815a <USBD_GetEpDesc>
 80076bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80076be:	2101      	movs	r1, #1
 80076c0:	4815      	ldr	r0, [pc, #84]	; (8007718 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80076c2:	f000 fd4a 	bl	800815a <USBD_GetEpDesc>
 80076c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80076c8:	2181      	movs	r1, #129	; 0x81
 80076ca:	4813      	ldr	r0, [pc, #76]	; (8007718 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80076cc:	f000 fd45 	bl	800815a <USBD_GetEpDesc>
 80076d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d002      	beq.n	80076de <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	2210      	movs	r2, #16
 80076dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d006      	beq.n	80076f2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076ec:	711a      	strb	r2, [r3, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d006      	beq.n	8007706 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007700:	711a      	strb	r2, [r3, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2243      	movs	r2, #67	; 0x43
 800770a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800770c:	4b02      	ldr	r3, [pc, #8]	; (8007718 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800770e:	4618      	mov	r0, r3
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	20000050 	.word	0x20000050

0800771c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b086      	sub	sp, #24
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007724:	2182      	movs	r1, #130	; 0x82
 8007726:	4818      	ldr	r0, [pc, #96]	; (8007788 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007728:	f000 fd17 	bl	800815a <USBD_GetEpDesc>
 800772c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800772e:	2101      	movs	r1, #1
 8007730:	4815      	ldr	r0, [pc, #84]	; (8007788 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007732:	f000 fd12 	bl	800815a <USBD_GetEpDesc>
 8007736:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007738:	2181      	movs	r1, #129	; 0x81
 800773a:	4813      	ldr	r0, [pc, #76]	; (8007788 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800773c:	f000 fd0d 	bl	800815a <USBD_GetEpDesc>
 8007740:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d002      	beq.n	800774e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	2210      	movs	r2, #16
 800774c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d006      	beq.n	8007762 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	2200      	movs	r2, #0
 8007758:	711a      	strb	r2, [r3, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	f042 0202 	orr.w	r2, r2, #2
 8007760:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d006      	beq.n	8007776 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	711a      	strb	r2, [r3, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f042 0202 	orr.w	r2, r2, #2
 8007774:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2243      	movs	r2, #67	; 0x43
 800777a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800777c:	4b02      	ldr	r3, [pc, #8]	; (8007788 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800777e:	4618      	mov	r0, r3
 8007780:	3718      	adds	r7, #24
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
 8007786:	bf00      	nop
 8007788:	20000050 	.word	0x20000050

0800778c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b086      	sub	sp, #24
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007794:	2182      	movs	r1, #130	; 0x82
 8007796:	4818      	ldr	r0, [pc, #96]	; (80077f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007798:	f000 fcdf 	bl	800815a <USBD_GetEpDesc>
 800779c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800779e:	2101      	movs	r1, #1
 80077a0:	4815      	ldr	r0, [pc, #84]	; (80077f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80077a2:	f000 fcda 	bl	800815a <USBD_GetEpDesc>
 80077a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80077a8:	2181      	movs	r1, #129	; 0x81
 80077aa:	4813      	ldr	r0, [pc, #76]	; (80077f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80077ac:	f000 fcd5 	bl	800815a <USBD_GetEpDesc>
 80077b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d002      	beq.n	80077be <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	2210      	movs	r2, #16
 80077bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d006      	beq.n	80077d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077cc:	711a      	strb	r2, [r3, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d006      	beq.n	80077e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077e0:	711a      	strb	r2, [r3, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2243      	movs	r2, #67	; 0x43
 80077ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80077ec:	4b02      	ldr	r3, [pc, #8]	; (80077f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3718      	adds	r7, #24
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	20000050 	.word	0x20000050

080077fc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	220a      	movs	r2, #10
 8007808:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800780a:	4b03      	ldr	r3, [pc, #12]	; (8007818 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800780c:	4618      	mov	r0, r3
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr
 8007818:	2000000c 	.word	0x2000000c

0800781c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d101      	bne.n	8007830 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800782c:	2303      	movs	r3, #3
 800782e:	e009      	b.n	8007844 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	33b0      	adds	r3, #176	; 0xb0
 800783a:	009b      	lsls	r3, r3, #2
 800783c:	4413      	add	r3, r2
 800783e:	683a      	ldr	r2, [r7, #0]
 8007840:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007842:	2300      	movs	r3, #0
}
 8007844:	4618      	mov	r0, r3
 8007846:	370c      	adds	r7, #12
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007850:	b480      	push	{r7}
 8007852:	b087      	sub	sp, #28
 8007854:	af00      	add	r7, sp, #0
 8007856:	60f8      	str	r0, [r7, #12]
 8007858:	60b9      	str	r1, [r7, #8]
 800785a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	32b0      	adds	r2, #176	; 0xb0
 8007866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800786a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007872:	2303      	movs	r3, #3
 8007874:	e008      	b.n	8007888 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	68ba      	ldr	r2, [r7, #8]
 800787a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	371c      	adds	r7, #28
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr

08007894 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007894:	b480      	push	{r7}
 8007896:	b085      	sub	sp, #20
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	32b0      	adds	r2, #176	; 0xb0
 80078a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d101      	bne.n	80078b8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e004      	b.n	80078c2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3714      	adds	r7, #20
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr
	...

080078d0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	32b0      	adds	r2, #176	; 0xb0
 80078e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078e6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80078e8:	2301      	movs	r3, #1
 80078ea:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	32b0      	adds	r2, #176	; 0xb0
 80078f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d101      	bne.n	8007902 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80078fe:	2303      	movs	r3, #3
 8007900:	e025      	b.n	800794e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007908:	2b00      	cmp	r3, #0
 800790a:	d11f      	bne.n	800794c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	2201      	movs	r2, #1
 8007910:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007914:	4b10      	ldr	r3, [pc, #64]	; (8007958 <USBD_CDC_TransmitPacket+0x88>)
 8007916:	781b      	ldrb	r3, [r3, #0]
 8007918:	f003 020f 	and.w	r2, r3, #15
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	4613      	mov	r3, r2
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	4413      	add	r3, r2
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	4403      	add	r3, r0
 800792e:	3318      	adds	r3, #24
 8007930:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007932:	4b09      	ldr	r3, [pc, #36]	; (8007958 <USBD_CDC_TransmitPacket+0x88>)
 8007934:	7819      	ldrb	r1, [r3, #0]
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f001 ffb7 	bl	80098b6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007948:	2300      	movs	r3, #0
 800794a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800794c:	7bfb      	ldrb	r3, [r7, #15]
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	20000093 	.word	0x20000093

0800795c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	32b0      	adds	r2, #176	; 0xb0
 800796e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007972:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	32b0      	adds	r2, #176	; 0xb0
 800797e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d101      	bne.n	800798a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007986:	2303      	movs	r3, #3
 8007988:	e018      	b.n	80079bc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	7c1b      	ldrb	r3, [r3, #16]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d10a      	bne.n	80079a8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007992:	4b0c      	ldr	r3, [pc, #48]	; (80079c4 <USBD_CDC_ReceivePacket+0x68>)
 8007994:	7819      	ldrb	r1, [r3, #0]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800799c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f001 ffa9 	bl	80098f8 <USBD_LL_PrepareReceive>
 80079a6:	e008      	b.n	80079ba <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80079a8:	4b06      	ldr	r3, [pc, #24]	; (80079c4 <USBD_CDC_ReceivePacket+0x68>)
 80079aa:	7819      	ldrb	r1, [r3, #0]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80079b2:	2340      	movs	r3, #64	; 0x40
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f001 ff9f 	bl	80098f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3710      	adds	r7, #16
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	20000094 	.word	0x20000094

080079c8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	60b9      	str	r1, [r7, #8]
 80079d2:	4613      	mov	r3, r2
 80079d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d101      	bne.n	80079e0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80079dc:	2303      	movs	r3, #3
 80079de:	e01f      	b.n	8007a20 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d003      	beq.n	8007a06 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	79fa      	ldrb	r2, [r7, #7]
 8007a12:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007a14:	68f8      	ldr	r0, [r7, #12]
 8007a16:	f001 fe19 	bl	800964c <USBD_LL_Init>
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3718      	adds	r7, #24
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007a32:	2300      	movs	r3, #0
 8007a34:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d101      	bne.n	8007a40 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007a3c:	2303      	movs	r3, #3
 8007a3e:	e025      	b.n	8007a8c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	683a      	ldr	r2, [r7, #0]
 8007a44:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	32ae      	adds	r2, #174	; 0xae
 8007a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d00f      	beq.n	8007a7c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	32ae      	adds	r2, #174	; 0xae
 8007a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a6c:	f107 020e 	add.w	r2, r7, #14
 8007a70:	4610      	mov	r0, r2
 8007a72:	4798      	blx	r3
 8007a74:	4602      	mov	r2, r0
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8007a82:	1c5a      	adds	r2, r3, #1
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3710      	adds	r7, #16
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b082      	sub	sp, #8
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f001 fe21 	bl	80096e4 <USBD_LL_Start>
 8007aa2:	4603      	mov	r3, r0
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3708      	adds	r7, #8
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007ab4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	370c      	adds	r7, #12
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr

08007ac2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ac2:	b580      	push	{r7, lr}
 8007ac4:	b084      	sub	sp, #16
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6078      	str	r0, [r7, #4]
 8007aca:	460b      	mov	r3, r1
 8007acc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d009      	beq.n	8007af0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	78fa      	ldrb	r2, [r7, #3]
 8007ae6:	4611      	mov	r1, r2
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	4798      	blx	r3
 8007aec:	4603      	mov	r3, r0
 8007aee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3710      	adds	r7, #16
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b084      	sub	sp, #16
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
 8007b02:	460b      	mov	r3, r1
 8007b04:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b06:	2300      	movs	r3, #0
 8007b08:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	78fa      	ldrb	r2, [r7, #3]
 8007b14:	4611      	mov	r1, r2
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	4798      	blx	r3
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d001      	beq.n	8007b24 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007b20:	2303      	movs	r3, #3
 8007b22:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3710      	adds	r7, #16
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}

08007b2e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007b2e:	b580      	push	{r7, lr}
 8007b30:	b084      	sub	sp, #16
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
 8007b36:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007b3e:	6839      	ldr	r1, [r7, #0]
 8007b40:	4618      	mov	r0, r3
 8007b42:	f001 f908 	bl	8008d56 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007b54:	461a      	mov	r2, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007b62:	f003 031f 	and.w	r3, r3, #31
 8007b66:	2b02      	cmp	r3, #2
 8007b68:	d01a      	beq.n	8007ba0 <USBD_LL_SetupStage+0x72>
 8007b6a:	2b02      	cmp	r3, #2
 8007b6c:	d822      	bhi.n	8007bb4 <USBD_LL_SetupStage+0x86>
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d002      	beq.n	8007b78 <USBD_LL_SetupStage+0x4a>
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d00a      	beq.n	8007b8c <USBD_LL_SetupStage+0x5e>
 8007b76:	e01d      	b.n	8007bb4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007b7e:	4619      	mov	r1, r3
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 fb5f 	bl	8008244 <USBD_StdDevReq>
 8007b86:	4603      	mov	r3, r0
 8007b88:	73fb      	strb	r3, [r7, #15]
      break;
 8007b8a:	e020      	b.n	8007bce <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007b92:	4619      	mov	r1, r3
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fbc7 	bl	8008328 <USBD_StdItfReq>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	73fb      	strb	r3, [r7, #15]
      break;
 8007b9e:	e016      	b.n	8007bce <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 fc29 	bl	8008400 <USBD_StdEPReq>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	73fb      	strb	r3, [r7, #15]
      break;
 8007bb2:	e00c      	b.n	8007bce <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007bba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007bbe:	b2db      	uxtb	r3, r3
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f001 fdee 	bl	80097a4 <USBD_LL_StallEP>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	73fb      	strb	r3, [r7, #15]
      break;
 8007bcc:	bf00      	nop
  }

  return ret;
 8007bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3710      	adds	r7, #16
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}

08007bd8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b086      	sub	sp, #24
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	60f8      	str	r0, [r7, #12]
 8007be0:	460b      	mov	r3, r1
 8007be2:	607a      	str	r2, [r7, #4]
 8007be4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007be6:	2300      	movs	r3, #0
 8007be8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007bea:	7afb      	ldrb	r3, [r7, #11]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d16e      	bne.n	8007cce <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007bf6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007bfe:	2b03      	cmp	r3, #3
 8007c00:	f040 8098 	bne.w	8007d34 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	689a      	ldr	r2, [r3, #8]
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d913      	bls.n	8007c38 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	689a      	ldr	r2, [r3, #8]
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	1ad2      	subs	r2, r2, r3
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	68da      	ldr	r2, [r3, #12]
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	4293      	cmp	r3, r2
 8007c28:	bf28      	it	cs
 8007c2a:	4613      	movcs	r3, r2
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	6879      	ldr	r1, [r7, #4]
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f001 f984 	bl	8008f3e <USBD_CtlContinueRx>
 8007c36:	e07d      	b.n	8007d34 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007c3e:	f003 031f 	and.w	r3, r3, #31
 8007c42:	2b02      	cmp	r3, #2
 8007c44:	d014      	beq.n	8007c70 <USBD_LL_DataOutStage+0x98>
 8007c46:	2b02      	cmp	r3, #2
 8007c48:	d81d      	bhi.n	8007c86 <USBD_LL_DataOutStage+0xae>
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d002      	beq.n	8007c54 <USBD_LL_DataOutStage+0x7c>
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d003      	beq.n	8007c5a <USBD_LL_DataOutStage+0x82>
 8007c52:	e018      	b.n	8007c86 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007c54:	2300      	movs	r3, #0
 8007c56:	75bb      	strb	r3, [r7, #22]
            break;
 8007c58:	e018      	b.n	8007c8c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	4619      	mov	r1, r3
 8007c64:	68f8      	ldr	r0, [r7, #12]
 8007c66:	f000 fa5e 	bl	8008126 <USBD_CoreFindIF>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	75bb      	strb	r3, [r7, #22]
            break;
 8007c6e:	e00d      	b.n	8007c8c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	4619      	mov	r1, r3
 8007c7a:	68f8      	ldr	r0, [r7, #12]
 8007c7c:	f000 fa60 	bl	8008140 <USBD_CoreFindEP>
 8007c80:	4603      	mov	r3, r0
 8007c82:	75bb      	strb	r3, [r7, #22]
            break;
 8007c84:	e002      	b.n	8007c8c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007c86:	2300      	movs	r3, #0
 8007c88:	75bb      	strb	r3, [r7, #22]
            break;
 8007c8a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007c8c:	7dbb      	ldrb	r3, [r7, #22]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d119      	bne.n	8007cc6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	2b03      	cmp	r3, #3
 8007c9c:	d113      	bne.n	8007cc6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007c9e:	7dba      	ldrb	r2, [r7, #22]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	32ae      	adds	r2, #174	; 0xae
 8007ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d00b      	beq.n	8007cc6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007cae:	7dba      	ldrb	r2, [r7, #22]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007cb6:	7dba      	ldrb	r2, [r7, #22]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	32ae      	adds	r2, #174	; 0xae
 8007cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	68f8      	ldr	r0, [r7, #12]
 8007cc4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f001 f94a 	bl	8008f60 <USBD_CtlSendStatus>
 8007ccc:	e032      	b.n	8007d34 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007cce:	7afb      	ldrb	r3, [r7, #11]
 8007cd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	68f8      	ldr	r0, [r7, #12]
 8007cda:	f000 fa31 	bl	8008140 <USBD_CoreFindEP>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007ce2:	7dbb      	ldrb	r3, [r7, #22]
 8007ce4:	2bff      	cmp	r3, #255	; 0xff
 8007ce6:	d025      	beq.n	8007d34 <USBD_LL_DataOutStage+0x15c>
 8007ce8:	7dbb      	ldrb	r3, [r7, #22]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d122      	bne.n	8007d34 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	2b03      	cmp	r3, #3
 8007cf8:	d117      	bne.n	8007d2a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007cfa:	7dba      	ldrb	r2, [r7, #22]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	32ae      	adds	r2, #174	; 0xae
 8007d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d04:	699b      	ldr	r3, [r3, #24]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00f      	beq.n	8007d2a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007d0a:	7dba      	ldrb	r2, [r7, #22]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007d12:	7dba      	ldrb	r2, [r7, #22]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	32ae      	adds	r2, #174	; 0xae
 8007d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d1c:	699b      	ldr	r3, [r3, #24]
 8007d1e:	7afa      	ldrb	r2, [r7, #11]
 8007d20:	4611      	mov	r1, r2
 8007d22:	68f8      	ldr	r0, [r7, #12]
 8007d24:	4798      	blx	r3
 8007d26:	4603      	mov	r3, r0
 8007d28:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007d2a:	7dfb      	ldrb	r3, [r7, #23]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d001      	beq.n	8007d34 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007d30:	7dfb      	ldrb	r3, [r7, #23]
 8007d32:	e000      	b.n	8007d36 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b086      	sub	sp, #24
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	60f8      	str	r0, [r7, #12]
 8007d46:	460b      	mov	r3, r1
 8007d48:	607a      	str	r2, [r7, #4]
 8007d4a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007d4c:	7afb      	ldrb	r3, [r7, #11]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d16f      	bne.n	8007e32 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	3314      	adds	r3, #20
 8007d56:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007d5e:	2b02      	cmp	r3, #2
 8007d60:	d15a      	bne.n	8007e18 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	689a      	ldr	r2, [r3, #8]
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d914      	bls.n	8007d98 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	689a      	ldr	r2, [r3, #8]
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	1ad2      	subs	r2, r2, r3
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	461a      	mov	r2, r3
 8007d82:	6879      	ldr	r1, [r7, #4]
 8007d84:	68f8      	ldr	r0, [r7, #12]
 8007d86:	f001 f8ac 	bl	8008ee2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	2100      	movs	r1, #0
 8007d90:	68f8      	ldr	r0, [r7, #12]
 8007d92:	f001 fdb1 	bl	80098f8 <USBD_LL_PrepareReceive>
 8007d96:	e03f      	b.n	8007e18 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	68da      	ldr	r2, [r3, #12]
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d11c      	bne.n	8007dde <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	685a      	ldr	r2, [r3, #4]
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d316      	bcc.n	8007dde <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	685a      	ldr	r2, [r3, #4]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d20f      	bcs.n	8007dde <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f001 f88d 	bl	8008ee2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	2100      	movs	r1, #0
 8007dd6:	68f8      	ldr	r0, [r7, #12]
 8007dd8:	f001 fd8e 	bl	80098f8 <USBD_LL_PrepareReceive>
 8007ddc:	e01c      	b.n	8007e18 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	2b03      	cmp	r3, #3
 8007de8:	d10f      	bne.n	8007e0a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d009      	beq.n	8007e0a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	68f8      	ldr	r0, [r7, #12]
 8007e08:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e0a:	2180      	movs	r1, #128	; 0x80
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f001 fcc9 	bl	80097a4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007e12:	68f8      	ldr	r0, [r7, #12]
 8007e14:	f001 f8b7 	bl	8008f86 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d03a      	beq.n	8007e98 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f7ff fe42 	bl	8007aac <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007e30:	e032      	b.n	8007e98 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007e32:	7afb      	ldrb	r3, [r7, #11]
 8007e34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	68f8      	ldr	r0, [r7, #12]
 8007e3e:	f000 f97f 	bl	8008140 <USBD_CoreFindEP>
 8007e42:	4603      	mov	r3, r0
 8007e44:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e46:	7dfb      	ldrb	r3, [r7, #23]
 8007e48:	2bff      	cmp	r3, #255	; 0xff
 8007e4a:	d025      	beq.n	8007e98 <USBD_LL_DataInStage+0x15a>
 8007e4c:	7dfb      	ldrb	r3, [r7, #23]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d122      	bne.n	8007e98 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	2b03      	cmp	r3, #3
 8007e5c:	d11c      	bne.n	8007e98 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007e5e:	7dfa      	ldrb	r2, [r7, #23]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	32ae      	adds	r2, #174	; 0xae
 8007e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e68:	695b      	ldr	r3, [r3, #20]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d014      	beq.n	8007e98 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007e6e:	7dfa      	ldrb	r2, [r7, #23]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007e76:	7dfa      	ldrb	r2, [r7, #23]
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	32ae      	adds	r2, #174	; 0xae
 8007e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e80:	695b      	ldr	r3, [r3, #20]
 8007e82:	7afa      	ldrb	r2, [r7, #11]
 8007e84:	4611      	mov	r1, r2
 8007e86:	68f8      	ldr	r0, [r7, #12]
 8007e88:	4798      	blx	r3
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007e8e:	7dbb      	ldrb	r3, [r7, #22]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d001      	beq.n	8007e98 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007e94:	7dbb      	ldrb	r3, [r7, #22]
 8007e96:	e000      	b.n	8007e9a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007e98:	2300      	movs	r3, #0
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3718      	adds	r7, #24
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}

08007ea2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007ea2:	b580      	push	{r7, lr}
 8007ea4:	b084      	sub	sp, #16
 8007ea6:	af00      	add	r7, sp, #0
 8007ea8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d014      	beq.n	8007f08 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d00e      	beq.n	8007f08 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	6852      	ldr	r2, [r2, #4]
 8007ef6:	b2d2      	uxtb	r2, r2
 8007ef8:	4611      	mov	r1, r2
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	4798      	blx	r3
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d001      	beq.n	8007f08 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007f04:	2303      	movs	r3, #3
 8007f06:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f08:	2340      	movs	r3, #64	; 0x40
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	2100      	movs	r1, #0
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f001 fc03 	bl	800971a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2240      	movs	r2, #64	; 0x40
 8007f20:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f24:	2340      	movs	r3, #64	; 0x40
 8007f26:	2200      	movs	r2, #0
 8007f28:	2180      	movs	r1, #128	; 0x80
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f001 fbf5 	bl	800971a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2240      	movs	r2, #64	; 0x40
 8007f3a:	621a      	str	r2, [r3, #32]

  return ret;
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3710      	adds	r7, #16
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007f46:	b480      	push	{r7}
 8007f48:	b083      	sub	sp, #12
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
 8007f4e:	460b      	mov	r3, r1
 8007f50:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	78fa      	ldrb	r2, [r7, #3]
 8007f56:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	370c      	adds	r7, #12
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr

08007f66 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007f66:	b480      	push	{r7}
 8007f68:	b083      	sub	sp, #12
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2204      	movs	r2, #4
 8007f80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007f84:	2300      	movs	r3, #0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	370c      	adds	r7, #12
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr

08007f92 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b083      	sub	sp, #12
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	2b04      	cmp	r3, #4
 8007fa4:	d106      	bne.n	8007fb4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8007fac:	b2da      	uxtb	r2, r3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	370c      	adds	r7, #12
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr

08007fc2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b082      	sub	sp, #8
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	2b03      	cmp	r3, #3
 8007fd4:	d110      	bne.n	8007ff8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00b      	beq.n	8007ff8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fe6:	69db      	ldr	r3, [r3, #28]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d005      	beq.n	8007ff8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ff2:	69db      	ldr	r3, [r3, #28]
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007ff8:	2300      	movs	r3, #0
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	3708      	adds	r7, #8
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}

08008002 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008002:	b580      	push	{r7, lr}
 8008004:	b082      	sub	sp, #8
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
 800800a:	460b      	mov	r3, r1
 800800c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	32ae      	adds	r2, #174	; 0xae
 8008018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d101      	bne.n	8008024 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008020:	2303      	movs	r3, #3
 8008022:	e01c      	b.n	800805e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800802a:	b2db      	uxtb	r3, r3
 800802c:	2b03      	cmp	r3, #3
 800802e:	d115      	bne.n	800805c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	32ae      	adds	r2, #174	; 0xae
 800803a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800803e:	6a1b      	ldr	r3, [r3, #32]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d00b      	beq.n	800805c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	32ae      	adds	r2, #174	; 0xae
 800804e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008052:	6a1b      	ldr	r3, [r3, #32]
 8008054:	78fa      	ldrb	r2, [r7, #3]
 8008056:	4611      	mov	r1, r2
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800805c:	2300      	movs	r3, #0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b082      	sub	sp, #8
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
 800806e:	460b      	mov	r3, r1
 8008070:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	32ae      	adds	r2, #174	; 0xae
 800807c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d101      	bne.n	8008088 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008084:	2303      	movs	r3, #3
 8008086:	e01c      	b.n	80080c2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2b03      	cmp	r3, #3
 8008092:	d115      	bne.n	80080c0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	32ae      	adds	r2, #174	; 0xae
 800809e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d00b      	beq.n	80080c0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	32ae      	adds	r2, #174	; 0xae
 80080b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b8:	78fa      	ldrb	r2, [r7, #3]
 80080ba:	4611      	mov	r1, r2
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3708      	adds	r7, #8
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}

080080ca <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80080ca:	b480      	push	{r7}
 80080cc:	b083      	sub	sp, #12
 80080ce:	af00      	add	r7, sp, #0
 80080d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80080d2:	2300      	movs	r3, #0
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80080e8:	2300      	movs	r3, #0
 80080ea:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00e      	beq.n	800811c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	6852      	ldr	r2, [r2, #4]
 800810a:	b2d2      	uxtb	r2, r2
 800810c:	4611      	mov	r1, r2
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	4798      	blx	r3
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d001      	beq.n	800811c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008118:	2303      	movs	r3, #3
 800811a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800811c:	7bfb      	ldrb	r3, [r7, #15]
}
 800811e:	4618      	mov	r0, r3
 8008120:	3710      	adds	r7, #16
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}

08008126 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008126:	b480      	push	{r7}
 8008128:	b083      	sub	sp, #12
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
 800812e:	460b      	mov	r3, r1
 8008130:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008132:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008134:	4618      	mov	r0, r3
 8008136:	370c      	adds	r7, #12
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	460b      	mov	r3, r1
 800814a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800814c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800814e:	4618      	mov	r0, r3
 8008150:	370c      	adds	r7, #12
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr

0800815a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800815a:	b580      	push	{r7, lr}
 800815c:	b086      	sub	sp, #24
 800815e:	af00      	add	r7, sp, #0
 8008160:	6078      	str	r0, [r7, #4]
 8008162:	460b      	mov	r3, r1
 8008164:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800816e:	2300      	movs	r3, #0
 8008170:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	885b      	ldrh	r3, [r3, #2]
 8008176:	b29a      	uxth	r2, r3
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	b29b      	uxth	r3, r3
 800817e:	429a      	cmp	r2, r3
 8008180:	d920      	bls.n	80081c4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	b29b      	uxth	r3, r3
 8008188:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800818a:	e013      	b.n	80081b4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800818c:	f107 030a 	add.w	r3, r7, #10
 8008190:	4619      	mov	r1, r3
 8008192:	6978      	ldr	r0, [r7, #20]
 8008194:	f000 f81b 	bl	80081ce <USBD_GetNextDesc>
 8008198:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	785b      	ldrb	r3, [r3, #1]
 800819e:	2b05      	cmp	r3, #5
 80081a0:	d108      	bne.n	80081b4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	789b      	ldrb	r3, [r3, #2]
 80081aa:	78fa      	ldrb	r2, [r7, #3]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d008      	beq.n	80081c2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80081b0:	2300      	movs	r3, #0
 80081b2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	885b      	ldrh	r3, [r3, #2]
 80081b8:	b29a      	uxth	r2, r3
 80081ba:	897b      	ldrh	r3, [r7, #10]
 80081bc:	429a      	cmp	r2, r3
 80081be:	d8e5      	bhi.n	800818c <USBD_GetEpDesc+0x32>
 80081c0:	e000      	b.n	80081c4 <USBD_GetEpDesc+0x6a>
          break;
 80081c2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80081c4:	693b      	ldr	r3, [r7, #16]
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3718      	adds	r7, #24
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}

080081ce <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80081ce:	b480      	push	{r7}
 80081d0:	b085      	sub	sp, #20
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
 80081d6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	881a      	ldrh	r2, [r3, #0]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	4413      	add	r3, r2
 80081e8:	b29a      	uxth	r2, r3
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	461a      	mov	r2, r3
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4413      	add	r3, r2
 80081f8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80081fa:	68fb      	ldr	r3, [r7, #12]
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3714      	adds	r7, #20
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr

08008208 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008208:	b480      	push	{r7}
 800820a:	b087      	sub	sp, #28
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	3301      	adds	r3, #1
 800821e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008226:	8a3b      	ldrh	r3, [r7, #16]
 8008228:	021b      	lsls	r3, r3, #8
 800822a:	b21a      	sxth	r2, r3
 800822c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008230:	4313      	orrs	r3, r2
 8008232:	b21b      	sxth	r3, r3
 8008234:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008236:	89fb      	ldrh	r3, [r7, #14]
}
 8008238:	4618      	mov	r0, r3
 800823a:	371c      	adds	r7, #28
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800824e:	2300      	movs	r3, #0
 8008250:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	781b      	ldrb	r3, [r3, #0]
 8008256:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800825a:	2b40      	cmp	r3, #64	; 0x40
 800825c:	d005      	beq.n	800826a <USBD_StdDevReq+0x26>
 800825e:	2b40      	cmp	r3, #64	; 0x40
 8008260:	d857      	bhi.n	8008312 <USBD_StdDevReq+0xce>
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00f      	beq.n	8008286 <USBD_StdDevReq+0x42>
 8008266:	2b20      	cmp	r3, #32
 8008268:	d153      	bne.n	8008312 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	32ae      	adds	r2, #174	; 0xae
 8008274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	6839      	ldr	r1, [r7, #0]
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	4798      	blx	r3
 8008280:	4603      	mov	r3, r0
 8008282:	73fb      	strb	r3, [r7, #15]
      break;
 8008284:	e04a      	b.n	800831c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	785b      	ldrb	r3, [r3, #1]
 800828a:	2b09      	cmp	r3, #9
 800828c:	d83b      	bhi.n	8008306 <USBD_StdDevReq+0xc2>
 800828e:	a201      	add	r2, pc, #4	; (adr r2, 8008294 <USBD_StdDevReq+0x50>)
 8008290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008294:	080082e9 	.word	0x080082e9
 8008298:	080082fd 	.word	0x080082fd
 800829c:	08008307 	.word	0x08008307
 80082a0:	080082f3 	.word	0x080082f3
 80082a4:	08008307 	.word	0x08008307
 80082a8:	080082c7 	.word	0x080082c7
 80082ac:	080082bd 	.word	0x080082bd
 80082b0:	08008307 	.word	0x08008307
 80082b4:	080082df 	.word	0x080082df
 80082b8:	080082d1 	.word	0x080082d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80082bc:	6839      	ldr	r1, [r7, #0]
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 fa3c 	bl	800873c <USBD_GetDescriptor>
          break;
 80082c4:	e024      	b.n	8008310 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80082c6:	6839      	ldr	r1, [r7, #0]
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 fba1 	bl	8008a10 <USBD_SetAddress>
          break;
 80082ce:	e01f      	b.n	8008310 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80082d0:	6839      	ldr	r1, [r7, #0]
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 fbe0 	bl	8008a98 <USBD_SetConfig>
 80082d8:	4603      	mov	r3, r0
 80082da:	73fb      	strb	r3, [r7, #15]
          break;
 80082dc:	e018      	b.n	8008310 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80082de:	6839      	ldr	r1, [r7, #0]
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 fc83 	bl	8008bec <USBD_GetConfig>
          break;
 80082e6:	e013      	b.n	8008310 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80082e8:	6839      	ldr	r1, [r7, #0]
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 fcb4 	bl	8008c58 <USBD_GetStatus>
          break;
 80082f0:	e00e      	b.n	8008310 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80082f2:	6839      	ldr	r1, [r7, #0]
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f000 fce3 	bl	8008cc0 <USBD_SetFeature>
          break;
 80082fa:	e009      	b.n	8008310 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80082fc:	6839      	ldr	r1, [r7, #0]
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 fd07 	bl	8008d12 <USBD_ClrFeature>
          break;
 8008304:	e004      	b.n	8008310 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008306:	6839      	ldr	r1, [r7, #0]
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 fd5e 	bl	8008dca <USBD_CtlError>
          break;
 800830e:	bf00      	nop
      }
      break;
 8008310:	e004      	b.n	800831c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008312:	6839      	ldr	r1, [r7, #0]
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f000 fd58 	bl	8008dca <USBD_CtlError>
      break;
 800831a:	bf00      	nop
  }

  return ret;
 800831c:	7bfb      	ldrb	r3, [r7, #15]
}
 800831e:	4618      	mov	r0, r3
 8008320:	3710      	adds	r7, #16
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop

08008328 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b084      	sub	sp, #16
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008332:	2300      	movs	r3, #0
 8008334:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800833e:	2b40      	cmp	r3, #64	; 0x40
 8008340:	d005      	beq.n	800834e <USBD_StdItfReq+0x26>
 8008342:	2b40      	cmp	r3, #64	; 0x40
 8008344:	d852      	bhi.n	80083ec <USBD_StdItfReq+0xc4>
 8008346:	2b00      	cmp	r3, #0
 8008348:	d001      	beq.n	800834e <USBD_StdItfReq+0x26>
 800834a:	2b20      	cmp	r3, #32
 800834c:	d14e      	bne.n	80083ec <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008354:	b2db      	uxtb	r3, r3
 8008356:	3b01      	subs	r3, #1
 8008358:	2b02      	cmp	r3, #2
 800835a:	d840      	bhi.n	80083de <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	889b      	ldrh	r3, [r3, #4]
 8008360:	b2db      	uxtb	r3, r3
 8008362:	2b01      	cmp	r3, #1
 8008364:	d836      	bhi.n	80083d4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	889b      	ldrh	r3, [r3, #4]
 800836a:	b2db      	uxtb	r3, r3
 800836c:	4619      	mov	r1, r3
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f7ff fed9 	bl	8008126 <USBD_CoreFindIF>
 8008374:	4603      	mov	r3, r0
 8008376:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008378:	7bbb      	ldrb	r3, [r7, #14]
 800837a:	2bff      	cmp	r3, #255	; 0xff
 800837c:	d01d      	beq.n	80083ba <USBD_StdItfReq+0x92>
 800837e:	7bbb      	ldrb	r3, [r7, #14]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d11a      	bne.n	80083ba <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008384:	7bba      	ldrb	r2, [r7, #14]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	32ae      	adds	r2, #174	; 0xae
 800838a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d00f      	beq.n	80083b4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008394:	7bba      	ldrb	r2, [r7, #14]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800839c:	7bba      	ldrb	r2, [r7, #14]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	32ae      	adds	r2, #174	; 0xae
 80083a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	6839      	ldr	r1, [r7, #0]
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	4798      	blx	r3
 80083ae:	4603      	mov	r3, r0
 80083b0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80083b2:	e004      	b.n	80083be <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80083b4:	2303      	movs	r3, #3
 80083b6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80083b8:	e001      	b.n	80083be <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80083ba:	2303      	movs	r3, #3
 80083bc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	88db      	ldrh	r3, [r3, #6]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d110      	bne.n	80083e8 <USBD_StdItfReq+0xc0>
 80083c6:	7bfb      	ldrb	r3, [r7, #15]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d10d      	bne.n	80083e8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f000 fdc7 	bl	8008f60 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80083d2:	e009      	b.n	80083e8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80083d4:	6839      	ldr	r1, [r7, #0]
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 fcf7 	bl	8008dca <USBD_CtlError>
          break;
 80083dc:	e004      	b.n	80083e8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80083de:	6839      	ldr	r1, [r7, #0]
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 fcf2 	bl	8008dca <USBD_CtlError>
          break;
 80083e6:	e000      	b.n	80083ea <USBD_StdItfReq+0xc2>
          break;
 80083e8:	bf00      	nop
      }
      break;
 80083ea:	e004      	b.n	80083f6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80083ec:	6839      	ldr	r1, [r7, #0]
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 fceb 	bl	8008dca <USBD_CtlError>
      break;
 80083f4:	bf00      	nop
  }

  return ret;
 80083f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3710      	adds	r7, #16
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800840a:	2300      	movs	r3, #0
 800840c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	889b      	ldrh	r3, [r3, #4]
 8008412:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800841c:	2b40      	cmp	r3, #64	; 0x40
 800841e:	d007      	beq.n	8008430 <USBD_StdEPReq+0x30>
 8008420:	2b40      	cmp	r3, #64	; 0x40
 8008422:	f200 817f 	bhi.w	8008724 <USBD_StdEPReq+0x324>
 8008426:	2b00      	cmp	r3, #0
 8008428:	d02a      	beq.n	8008480 <USBD_StdEPReq+0x80>
 800842a:	2b20      	cmp	r3, #32
 800842c:	f040 817a 	bne.w	8008724 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008430:	7bbb      	ldrb	r3, [r7, #14]
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f7ff fe83 	bl	8008140 <USBD_CoreFindEP>
 800843a:	4603      	mov	r3, r0
 800843c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800843e:	7b7b      	ldrb	r3, [r7, #13]
 8008440:	2bff      	cmp	r3, #255	; 0xff
 8008442:	f000 8174 	beq.w	800872e <USBD_StdEPReq+0x32e>
 8008446:	7b7b      	ldrb	r3, [r7, #13]
 8008448:	2b00      	cmp	r3, #0
 800844a:	f040 8170 	bne.w	800872e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800844e:	7b7a      	ldrb	r2, [r7, #13]
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008456:	7b7a      	ldrb	r2, [r7, #13]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	32ae      	adds	r2, #174	; 0xae
 800845c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 8163 	beq.w	800872e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008468:	7b7a      	ldrb	r2, [r7, #13]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	32ae      	adds	r2, #174	; 0xae
 800846e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	6839      	ldr	r1, [r7, #0]
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	4798      	blx	r3
 800847a:	4603      	mov	r3, r0
 800847c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800847e:	e156      	b.n	800872e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	785b      	ldrb	r3, [r3, #1]
 8008484:	2b03      	cmp	r3, #3
 8008486:	d008      	beq.n	800849a <USBD_StdEPReq+0x9a>
 8008488:	2b03      	cmp	r3, #3
 800848a:	f300 8145 	bgt.w	8008718 <USBD_StdEPReq+0x318>
 800848e:	2b00      	cmp	r3, #0
 8008490:	f000 809b 	beq.w	80085ca <USBD_StdEPReq+0x1ca>
 8008494:	2b01      	cmp	r3, #1
 8008496:	d03c      	beq.n	8008512 <USBD_StdEPReq+0x112>
 8008498:	e13e      	b.n	8008718 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084a0:	b2db      	uxtb	r3, r3
 80084a2:	2b02      	cmp	r3, #2
 80084a4:	d002      	beq.n	80084ac <USBD_StdEPReq+0xac>
 80084a6:	2b03      	cmp	r3, #3
 80084a8:	d016      	beq.n	80084d8 <USBD_StdEPReq+0xd8>
 80084aa:	e02c      	b.n	8008506 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80084ac:	7bbb      	ldrb	r3, [r7, #14]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d00d      	beq.n	80084ce <USBD_StdEPReq+0xce>
 80084b2:	7bbb      	ldrb	r3, [r7, #14]
 80084b4:	2b80      	cmp	r3, #128	; 0x80
 80084b6:	d00a      	beq.n	80084ce <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80084b8:	7bbb      	ldrb	r3, [r7, #14]
 80084ba:	4619      	mov	r1, r3
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f001 f971 	bl	80097a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80084c2:	2180      	movs	r1, #128	; 0x80
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f001 f96d 	bl	80097a4 <USBD_LL_StallEP>
 80084ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80084cc:	e020      	b.n	8008510 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80084ce:	6839      	ldr	r1, [r7, #0]
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 fc7a 	bl	8008dca <USBD_CtlError>
              break;
 80084d6:	e01b      	b.n	8008510 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	885b      	ldrh	r3, [r3, #2]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10e      	bne.n	80084fe <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80084e0:	7bbb      	ldrb	r3, [r7, #14]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d00b      	beq.n	80084fe <USBD_StdEPReq+0xfe>
 80084e6:	7bbb      	ldrb	r3, [r7, #14]
 80084e8:	2b80      	cmp	r3, #128	; 0x80
 80084ea:	d008      	beq.n	80084fe <USBD_StdEPReq+0xfe>
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	88db      	ldrh	r3, [r3, #6]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d104      	bne.n	80084fe <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80084f4:	7bbb      	ldrb	r3, [r7, #14]
 80084f6:	4619      	mov	r1, r3
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f001 f953 	bl	80097a4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 fd2e 	bl	8008f60 <USBD_CtlSendStatus>

              break;
 8008504:	e004      	b.n	8008510 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008506:	6839      	ldr	r1, [r7, #0]
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 fc5e 	bl	8008dca <USBD_CtlError>
              break;
 800850e:	bf00      	nop
          }
          break;
 8008510:	e107      	b.n	8008722 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008518:	b2db      	uxtb	r3, r3
 800851a:	2b02      	cmp	r3, #2
 800851c:	d002      	beq.n	8008524 <USBD_StdEPReq+0x124>
 800851e:	2b03      	cmp	r3, #3
 8008520:	d016      	beq.n	8008550 <USBD_StdEPReq+0x150>
 8008522:	e04b      	b.n	80085bc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008524:	7bbb      	ldrb	r3, [r7, #14]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d00d      	beq.n	8008546 <USBD_StdEPReq+0x146>
 800852a:	7bbb      	ldrb	r3, [r7, #14]
 800852c:	2b80      	cmp	r3, #128	; 0x80
 800852e:	d00a      	beq.n	8008546 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008530:	7bbb      	ldrb	r3, [r7, #14]
 8008532:	4619      	mov	r1, r3
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f001 f935 	bl	80097a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800853a:	2180      	movs	r1, #128	; 0x80
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f001 f931 	bl	80097a4 <USBD_LL_StallEP>
 8008542:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008544:	e040      	b.n	80085c8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008546:	6839      	ldr	r1, [r7, #0]
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 fc3e 	bl	8008dca <USBD_CtlError>
              break;
 800854e:	e03b      	b.n	80085c8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	885b      	ldrh	r3, [r3, #2]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d136      	bne.n	80085c6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008558:	7bbb      	ldrb	r3, [r7, #14]
 800855a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800855e:	2b00      	cmp	r3, #0
 8008560:	d004      	beq.n	800856c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008562:	7bbb      	ldrb	r3, [r7, #14]
 8008564:	4619      	mov	r1, r3
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f001 f93b 	bl	80097e2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 fcf7 	bl	8008f60 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008572:	7bbb      	ldrb	r3, [r7, #14]
 8008574:	4619      	mov	r1, r3
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f7ff fde2 	bl	8008140 <USBD_CoreFindEP>
 800857c:	4603      	mov	r3, r0
 800857e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008580:	7b7b      	ldrb	r3, [r7, #13]
 8008582:	2bff      	cmp	r3, #255	; 0xff
 8008584:	d01f      	beq.n	80085c6 <USBD_StdEPReq+0x1c6>
 8008586:	7b7b      	ldrb	r3, [r7, #13]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d11c      	bne.n	80085c6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800858c:	7b7a      	ldrb	r2, [r7, #13]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008594:	7b7a      	ldrb	r2, [r7, #13]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	32ae      	adds	r2, #174	; 0xae
 800859a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d010      	beq.n	80085c6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80085a4:	7b7a      	ldrb	r2, [r7, #13]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	32ae      	adds	r2, #174	; 0xae
 80085aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	6839      	ldr	r1, [r7, #0]
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	4798      	blx	r3
 80085b6:	4603      	mov	r3, r0
 80085b8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80085ba:	e004      	b.n	80085c6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80085bc:	6839      	ldr	r1, [r7, #0]
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 fc03 	bl	8008dca <USBD_CtlError>
              break;
 80085c4:	e000      	b.n	80085c8 <USBD_StdEPReq+0x1c8>
              break;
 80085c6:	bf00      	nop
          }
          break;
 80085c8:	e0ab      	b.n	8008722 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	2b02      	cmp	r3, #2
 80085d4:	d002      	beq.n	80085dc <USBD_StdEPReq+0x1dc>
 80085d6:	2b03      	cmp	r3, #3
 80085d8:	d032      	beq.n	8008640 <USBD_StdEPReq+0x240>
 80085da:	e097      	b.n	800870c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085dc:	7bbb      	ldrb	r3, [r7, #14]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d007      	beq.n	80085f2 <USBD_StdEPReq+0x1f2>
 80085e2:	7bbb      	ldrb	r3, [r7, #14]
 80085e4:	2b80      	cmp	r3, #128	; 0x80
 80085e6:	d004      	beq.n	80085f2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80085e8:	6839      	ldr	r1, [r7, #0]
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 fbed 	bl	8008dca <USBD_CtlError>
                break;
 80085f0:	e091      	b.n	8008716 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	da0b      	bge.n	8008612 <USBD_StdEPReq+0x212>
 80085fa:	7bbb      	ldrb	r3, [r7, #14]
 80085fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008600:	4613      	mov	r3, r2
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	4413      	add	r3, r2
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	3310      	adds	r3, #16
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	4413      	add	r3, r2
 800860e:	3304      	adds	r3, #4
 8008610:	e00b      	b.n	800862a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008612:	7bbb      	ldrb	r3, [r7, #14]
 8008614:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008618:	4613      	mov	r3, r2
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	4413      	add	r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	4413      	add	r3, r2
 8008628:	3304      	adds	r3, #4
 800862a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	2200      	movs	r2, #0
 8008630:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	2202      	movs	r2, #2
 8008636:	4619      	mov	r1, r3
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 fc37 	bl	8008eac <USBD_CtlSendData>
              break;
 800863e:	e06a      	b.n	8008716 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008640:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008644:	2b00      	cmp	r3, #0
 8008646:	da11      	bge.n	800866c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008648:	7bbb      	ldrb	r3, [r7, #14]
 800864a:	f003 020f 	and.w	r2, r3, #15
 800864e:	6879      	ldr	r1, [r7, #4]
 8008650:	4613      	mov	r3, r2
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	4413      	add	r3, r2
 8008656:	009b      	lsls	r3, r3, #2
 8008658:	440b      	add	r3, r1
 800865a:	3324      	adds	r3, #36	; 0x24
 800865c:	881b      	ldrh	r3, [r3, #0]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d117      	bne.n	8008692 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008662:	6839      	ldr	r1, [r7, #0]
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 fbb0 	bl	8008dca <USBD_CtlError>
                  break;
 800866a:	e054      	b.n	8008716 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800866c:	7bbb      	ldrb	r3, [r7, #14]
 800866e:	f003 020f 	and.w	r2, r3, #15
 8008672:	6879      	ldr	r1, [r7, #4]
 8008674:	4613      	mov	r3, r2
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	4413      	add	r3, r2
 800867a:	009b      	lsls	r3, r3, #2
 800867c:	440b      	add	r3, r1
 800867e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008682:	881b      	ldrh	r3, [r3, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d104      	bne.n	8008692 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008688:	6839      	ldr	r1, [r7, #0]
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 fb9d 	bl	8008dca <USBD_CtlError>
                  break;
 8008690:	e041      	b.n	8008716 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008692:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008696:	2b00      	cmp	r3, #0
 8008698:	da0b      	bge.n	80086b2 <USBD_StdEPReq+0x2b2>
 800869a:	7bbb      	ldrb	r3, [r7, #14]
 800869c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80086a0:	4613      	mov	r3, r2
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	4413      	add	r3, r2
 80086a6:	009b      	lsls	r3, r3, #2
 80086a8:	3310      	adds	r3, #16
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	4413      	add	r3, r2
 80086ae:	3304      	adds	r3, #4
 80086b0:	e00b      	b.n	80086ca <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80086b2:	7bbb      	ldrb	r3, [r7, #14]
 80086b4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086b8:	4613      	mov	r3, r2
 80086ba:	009b      	lsls	r3, r3, #2
 80086bc:	4413      	add	r3, r2
 80086be:	009b      	lsls	r3, r3, #2
 80086c0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	4413      	add	r3, r2
 80086c8:	3304      	adds	r3, #4
 80086ca:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80086cc:	7bbb      	ldrb	r3, [r7, #14]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d002      	beq.n	80086d8 <USBD_StdEPReq+0x2d8>
 80086d2:	7bbb      	ldrb	r3, [r7, #14]
 80086d4:	2b80      	cmp	r3, #128	; 0x80
 80086d6:	d103      	bne.n	80086e0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	2200      	movs	r2, #0
 80086dc:	601a      	str	r2, [r3, #0]
 80086de:	e00e      	b.n	80086fe <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80086e0:	7bbb      	ldrb	r3, [r7, #14]
 80086e2:	4619      	mov	r1, r3
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f001 f89b 	bl	8009820 <USBD_LL_IsStallEP>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d003      	beq.n	80086f8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	2201      	movs	r2, #1
 80086f4:	601a      	str	r2, [r3, #0]
 80086f6:	e002      	b.n	80086fe <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	2200      	movs	r2, #0
 80086fc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	2202      	movs	r2, #2
 8008702:	4619      	mov	r1, r3
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 fbd1 	bl	8008eac <USBD_CtlSendData>
              break;
 800870a:	e004      	b.n	8008716 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800870c:	6839      	ldr	r1, [r7, #0]
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 fb5b 	bl	8008dca <USBD_CtlError>
              break;
 8008714:	bf00      	nop
          }
          break;
 8008716:	e004      	b.n	8008722 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008718:	6839      	ldr	r1, [r7, #0]
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 fb55 	bl	8008dca <USBD_CtlError>
          break;
 8008720:	bf00      	nop
      }
      break;
 8008722:	e005      	b.n	8008730 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008724:	6839      	ldr	r1, [r7, #0]
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 fb4f 	bl	8008dca <USBD_CtlError>
      break;
 800872c:	e000      	b.n	8008730 <USBD_StdEPReq+0x330>
      break;
 800872e:	bf00      	nop
  }

  return ret;
 8008730:	7bfb      	ldrb	r3, [r7, #15]
}
 8008732:	4618      	mov	r0, r3
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
	...

0800873c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b084      	sub	sp, #16
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008746:	2300      	movs	r3, #0
 8008748:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800874a:	2300      	movs	r3, #0
 800874c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800874e:	2300      	movs	r3, #0
 8008750:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	885b      	ldrh	r3, [r3, #2]
 8008756:	0a1b      	lsrs	r3, r3, #8
 8008758:	b29b      	uxth	r3, r3
 800875a:	3b01      	subs	r3, #1
 800875c:	2b06      	cmp	r3, #6
 800875e:	f200 8128 	bhi.w	80089b2 <USBD_GetDescriptor+0x276>
 8008762:	a201      	add	r2, pc, #4	; (adr r2, 8008768 <USBD_GetDescriptor+0x2c>)
 8008764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008768:	08008785 	.word	0x08008785
 800876c:	0800879d 	.word	0x0800879d
 8008770:	080087dd 	.word	0x080087dd
 8008774:	080089b3 	.word	0x080089b3
 8008778:	080089b3 	.word	0x080089b3
 800877c:	08008953 	.word	0x08008953
 8008780:	0800897f 	.word	0x0800897f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	7c12      	ldrb	r2, [r2, #16]
 8008790:	f107 0108 	add.w	r1, r7, #8
 8008794:	4610      	mov	r0, r2
 8008796:	4798      	blx	r3
 8008798:	60f8      	str	r0, [r7, #12]
      break;
 800879a:	e112      	b.n	80089c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	7c1b      	ldrb	r3, [r3, #16]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d10d      	bne.n	80087c0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087ac:	f107 0208 	add.w	r2, r7, #8
 80087b0:	4610      	mov	r0, r2
 80087b2:	4798      	blx	r3
 80087b4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	3301      	adds	r3, #1
 80087ba:	2202      	movs	r2, #2
 80087bc:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80087be:	e100      	b.n	80089c2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c8:	f107 0208 	add.w	r2, r7, #8
 80087cc:	4610      	mov	r0, r2
 80087ce:	4798      	blx	r3
 80087d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	3301      	adds	r3, #1
 80087d6:	2202      	movs	r2, #2
 80087d8:	701a      	strb	r2, [r3, #0]
      break;
 80087da:	e0f2      	b.n	80089c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	885b      	ldrh	r3, [r3, #2]
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	2b05      	cmp	r3, #5
 80087e4:	f200 80ac 	bhi.w	8008940 <USBD_GetDescriptor+0x204>
 80087e8:	a201      	add	r2, pc, #4	; (adr r2, 80087f0 <USBD_GetDescriptor+0xb4>)
 80087ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ee:	bf00      	nop
 80087f0:	08008809 	.word	0x08008809
 80087f4:	0800883d 	.word	0x0800883d
 80087f8:	08008871 	.word	0x08008871
 80087fc:	080088a5 	.word	0x080088a5
 8008800:	080088d9 	.word	0x080088d9
 8008804:	0800890d 	.word	0x0800890d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00b      	beq.n	800882c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	7c12      	ldrb	r2, [r2, #16]
 8008820:	f107 0108 	add.w	r1, r7, #8
 8008824:	4610      	mov	r0, r2
 8008826:	4798      	blx	r3
 8008828:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800882a:	e091      	b.n	8008950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800882c:	6839      	ldr	r1, [r7, #0]
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 facb 	bl	8008dca <USBD_CtlError>
            err++;
 8008834:	7afb      	ldrb	r3, [r7, #11]
 8008836:	3301      	adds	r3, #1
 8008838:	72fb      	strb	r3, [r7, #11]
          break;
 800883a:	e089      	b.n	8008950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d00b      	beq.n	8008860 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	7c12      	ldrb	r2, [r2, #16]
 8008854:	f107 0108 	add.w	r1, r7, #8
 8008858:	4610      	mov	r0, r2
 800885a:	4798      	blx	r3
 800885c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800885e:	e077      	b.n	8008950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fab1 	bl	8008dca <USBD_CtlError>
            err++;
 8008868:	7afb      	ldrb	r3, [r7, #11]
 800886a:	3301      	adds	r3, #1
 800886c:	72fb      	strb	r3, [r7, #11]
          break;
 800886e:	e06f      	b.n	8008950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008876:	68db      	ldr	r3, [r3, #12]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d00b      	beq.n	8008894 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008882:	68db      	ldr	r3, [r3, #12]
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	7c12      	ldrb	r2, [r2, #16]
 8008888:	f107 0108 	add.w	r1, r7, #8
 800888c:	4610      	mov	r0, r2
 800888e:	4798      	blx	r3
 8008890:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008892:	e05d      	b.n	8008950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008894:	6839      	ldr	r1, [r7, #0]
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 fa97 	bl	8008dca <USBD_CtlError>
            err++;
 800889c:	7afb      	ldrb	r3, [r7, #11]
 800889e:	3301      	adds	r3, #1
 80088a0:	72fb      	strb	r3, [r7, #11]
          break;
 80088a2:	e055      	b.n	8008950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d00b      	beq.n	80088c8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	687a      	ldr	r2, [r7, #4]
 80088ba:	7c12      	ldrb	r2, [r2, #16]
 80088bc:	f107 0108 	add.w	r1, r7, #8
 80088c0:	4610      	mov	r0, r2
 80088c2:	4798      	blx	r3
 80088c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088c6:	e043      	b.n	8008950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088c8:	6839      	ldr	r1, [r7, #0]
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 fa7d 	bl	8008dca <USBD_CtlError>
            err++;
 80088d0:	7afb      	ldrb	r3, [r7, #11]
 80088d2:	3301      	adds	r3, #1
 80088d4:	72fb      	strb	r3, [r7, #11]
          break;
 80088d6:	e03b      	b.n	8008950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088de:	695b      	ldr	r3, [r3, #20]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d00b      	beq.n	80088fc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088ea:	695b      	ldr	r3, [r3, #20]
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	7c12      	ldrb	r2, [r2, #16]
 80088f0:	f107 0108 	add.w	r1, r7, #8
 80088f4:	4610      	mov	r0, r2
 80088f6:	4798      	blx	r3
 80088f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088fa:	e029      	b.n	8008950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088fc:	6839      	ldr	r1, [r7, #0]
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 fa63 	bl	8008dca <USBD_CtlError>
            err++;
 8008904:	7afb      	ldrb	r3, [r7, #11]
 8008906:	3301      	adds	r3, #1
 8008908:	72fb      	strb	r3, [r7, #11]
          break;
 800890a:	e021      	b.n	8008950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008912:	699b      	ldr	r3, [r3, #24]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d00b      	beq.n	8008930 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800891e:	699b      	ldr	r3, [r3, #24]
 8008920:	687a      	ldr	r2, [r7, #4]
 8008922:	7c12      	ldrb	r2, [r2, #16]
 8008924:	f107 0108 	add.w	r1, r7, #8
 8008928:	4610      	mov	r0, r2
 800892a:	4798      	blx	r3
 800892c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800892e:	e00f      	b.n	8008950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008930:	6839      	ldr	r1, [r7, #0]
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 fa49 	bl	8008dca <USBD_CtlError>
            err++;
 8008938:	7afb      	ldrb	r3, [r7, #11]
 800893a:	3301      	adds	r3, #1
 800893c:	72fb      	strb	r3, [r7, #11]
          break;
 800893e:	e007      	b.n	8008950 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008940:	6839      	ldr	r1, [r7, #0]
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 fa41 	bl	8008dca <USBD_CtlError>
          err++;
 8008948:	7afb      	ldrb	r3, [r7, #11]
 800894a:	3301      	adds	r3, #1
 800894c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800894e:	bf00      	nop
      }
      break;
 8008950:	e037      	b.n	80089c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	7c1b      	ldrb	r3, [r3, #16]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d109      	bne.n	800896e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008962:	f107 0208 	add.w	r2, r7, #8
 8008966:	4610      	mov	r0, r2
 8008968:	4798      	blx	r3
 800896a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800896c:	e029      	b.n	80089c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800896e:	6839      	ldr	r1, [r7, #0]
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 fa2a 	bl	8008dca <USBD_CtlError>
        err++;
 8008976:	7afb      	ldrb	r3, [r7, #11]
 8008978:	3301      	adds	r3, #1
 800897a:	72fb      	strb	r3, [r7, #11]
      break;
 800897c:	e021      	b.n	80089c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	7c1b      	ldrb	r3, [r3, #16]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d10d      	bne.n	80089a2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800898c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800898e:	f107 0208 	add.w	r2, r7, #8
 8008992:	4610      	mov	r0, r2
 8008994:	4798      	blx	r3
 8008996:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	3301      	adds	r3, #1
 800899c:	2207      	movs	r2, #7
 800899e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089a0:	e00f      	b.n	80089c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80089a2:	6839      	ldr	r1, [r7, #0]
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 fa10 	bl	8008dca <USBD_CtlError>
        err++;
 80089aa:	7afb      	ldrb	r3, [r7, #11]
 80089ac:	3301      	adds	r3, #1
 80089ae:	72fb      	strb	r3, [r7, #11]
      break;
 80089b0:	e007      	b.n	80089c2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80089b2:	6839      	ldr	r1, [r7, #0]
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 fa08 	bl	8008dca <USBD_CtlError>
      err++;
 80089ba:	7afb      	ldrb	r3, [r7, #11]
 80089bc:	3301      	adds	r3, #1
 80089be:	72fb      	strb	r3, [r7, #11]
      break;
 80089c0:	bf00      	nop
  }

  if (err != 0U)
 80089c2:	7afb      	ldrb	r3, [r7, #11]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d11e      	bne.n	8008a06 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	88db      	ldrh	r3, [r3, #6]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d016      	beq.n	80089fe <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80089d0:	893b      	ldrh	r3, [r7, #8]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d00e      	beq.n	80089f4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	88da      	ldrh	r2, [r3, #6]
 80089da:	893b      	ldrh	r3, [r7, #8]
 80089dc:	4293      	cmp	r3, r2
 80089de:	bf28      	it	cs
 80089e0:	4613      	movcs	r3, r2
 80089e2:	b29b      	uxth	r3, r3
 80089e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80089e6:	893b      	ldrh	r3, [r7, #8]
 80089e8:	461a      	mov	r2, r3
 80089ea:	68f9      	ldr	r1, [r7, #12]
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 fa5d 	bl	8008eac <USBD_CtlSendData>
 80089f2:	e009      	b.n	8008a08 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80089f4:	6839      	ldr	r1, [r7, #0]
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f000 f9e7 	bl	8008dca <USBD_CtlError>
 80089fc:	e004      	b.n	8008a08 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 faae 	bl	8008f60 <USBD_CtlSendStatus>
 8008a04:	e000      	b.n	8008a08 <USBD_GetDescriptor+0x2cc>
    return;
 8008a06:	bf00      	nop
  }
}
 8008a08:	3710      	adds	r7, #16
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}
 8008a0e:	bf00      	nop

08008a10 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b084      	sub	sp, #16
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
 8008a18:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	889b      	ldrh	r3, [r3, #4]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d131      	bne.n	8008a86 <USBD_SetAddress+0x76>
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	88db      	ldrh	r3, [r3, #6]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d12d      	bne.n	8008a86 <USBD_SetAddress+0x76>
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	885b      	ldrh	r3, [r3, #2]
 8008a2e:	2b7f      	cmp	r3, #127	; 0x7f
 8008a30:	d829      	bhi.n	8008a86 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	885b      	ldrh	r3, [r3, #2]
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a3c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b03      	cmp	r3, #3
 8008a48:	d104      	bne.n	8008a54 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008a4a:	6839      	ldr	r1, [r7, #0]
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f000 f9bc 	bl	8008dca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a52:	e01d      	b.n	8008a90 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	7bfa      	ldrb	r2, [r7, #15]
 8008a58:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008a5c:	7bfb      	ldrb	r3, [r7, #15]
 8008a5e:	4619      	mov	r1, r3
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f000 ff09 	bl	8009878 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 fa7a 	bl	8008f60 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d004      	beq.n	8008a7c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2202      	movs	r2, #2
 8008a76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a7a:	e009      	b.n	8008a90 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a84:	e004      	b.n	8008a90 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008a86:	6839      	ldr	r1, [r7, #0]
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f99e 	bl	8008dca <USBD_CtlError>
  }
}
 8008a8e:	bf00      	nop
 8008a90:	bf00      	nop
 8008a92:	3710      	adds	r7, #16
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}

08008a98 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	885b      	ldrh	r3, [r3, #2]
 8008aaa:	b2da      	uxtb	r2, r3
 8008aac:	4b4e      	ldr	r3, [pc, #312]	; (8008be8 <USBD_SetConfig+0x150>)
 8008aae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008ab0:	4b4d      	ldr	r3, [pc, #308]	; (8008be8 <USBD_SetConfig+0x150>)
 8008ab2:	781b      	ldrb	r3, [r3, #0]
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	d905      	bls.n	8008ac4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008ab8:	6839      	ldr	r1, [r7, #0]
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f000 f985 	bl	8008dca <USBD_CtlError>
    return USBD_FAIL;
 8008ac0:	2303      	movs	r3, #3
 8008ac2:	e08c      	b.n	8008bde <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008aca:	b2db      	uxtb	r3, r3
 8008acc:	2b02      	cmp	r3, #2
 8008ace:	d002      	beq.n	8008ad6 <USBD_SetConfig+0x3e>
 8008ad0:	2b03      	cmp	r3, #3
 8008ad2:	d029      	beq.n	8008b28 <USBD_SetConfig+0x90>
 8008ad4:	e075      	b.n	8008bc2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008ad6:	4b44      	ldr	r3, [pc, #272]	; (8008be8 <USBD_SetConfig+0x150>)
 8008ad8:	781b      	ldrb	r3, [r3, #0]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d020      	beq.n	8008b20 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008ade:	4b42      	ldr	r3, [pc, #264]	; (8008be8 <USBD_SetConfig+0x150>)
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ae8:	4b3f      	ldr	r3, [pc, #252]	; (8008be8 <USBD_SetConfig+0x150>)
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	4619      	mov	r1, r3
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f7fe ffe7 	bl	8007ac2 <USBD_SetClassConfig>
 8008af4:	4603      	mov	r3, r0
 8008af6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008af8:	7bfb      	ldrb	r3, [r7, #15]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d008      	beq.n	8008b10 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008afe:	6839      	ldr	r1, [r7, #0]
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 f962 	bl	8008dca <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2202      	movs	r2, #2
 8008b0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008b0e:	e065      	b.n	8008bdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fa25 	bl	8008f60 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2203      	movs	r2, #3
 8008b1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008b1e:	e05d      	b.n	8008bdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 fa1d 	bl	8008f60 <USBD_CtlSendStatus>
      break;
 8008b26:	e059      	b.n	8008bdc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008b28:	4b2f      	ldr	r3, [pc, #188]	; (8008be8 <USBD_SetConfig+0x150>)
 8008b2a:	781b      	ldrb	r3, [r3, #0]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d112      	bne.n	8008b56 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2202      	movs	r2, #2
 8008b34:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008b38:	4b2b      	ldr	r3, [pc, #172]	; (8008be8 <USBD_SetConfig+0x150>)
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008b42:	4b29      	ldr	r3, [pc, #164]	; (8008be8 <USBD_SetConfig+0x150>)
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	4619      	mov	r1, r3
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f7fe ffd6 	bl	8007afa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 fa06 	bl	8008f60 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008b54:	e042      	b.n	8008bdc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008b56:	4b24      	ldr	r3, [pc, #144]	; (8008be8 <USBD_SetConfig+0x150>)
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d02a      	beq.n	8008bba <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	b2db      	uxtb	r3, r3
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f7fe ffc4 	bl	8007afa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008b72:	4b1d      	ldr	r3, [pc, #116]	; (8008be8 <USBD_SetConfig+0x150>)
 8008b74:	781b      	ldrb	r3, [r3, #0]
 8008b76:	461a      	mov	r2, r3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008b7c:	4b1a      	ldr	r3, [pc, #104]	; (8008be8 <USBD_SetConfig+0x150>)
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	4619      	mov	r1, r3
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f7fe ff9d 	bl	8007ac2 <USBD_SetClassConfig>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008b8c:	7bfb      	ldrb	r3, [r7, #15]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d00f      	beq.n	8008bb2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008b92:	6839      	ldr	r1, [r7, #0]
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f918 	bl	8008dca <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f7fe ffa9 	bl	8007afa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2202      	movs	r2, #2
 8008bac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008bb0:	e014      	b.n	8008bdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f000 f9d4 	bl	8008f60 <USBD_CtlSendStatus>
      break;
 8008bb8:	e010      	b.n	8008bdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 f9d0 	bl	8008f60 <USBD_CtlSendStatus>
      break;
 8008bc0:	e00c      	b.n	8008bdc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008bc2:	6839      	ldr	r1, [r7, #0]
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 f900 	bl	8008dca <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008bca:	4b07      	ldr	r3, [pc, #28]	; (8008be8 <USBD_SetConfig+0x150>)
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	4619      	mov	r1, r3
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f7fe ff92 	bl	8007afa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	73fb      	strb	r3, [r7, #15]
      break;
 8008bda:	bf00      	nop
  }

  return ret;
 8008bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3710      	adds	r7, #16
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	200004bc 	.word	0x200004bc

08008bec <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	88db      	ldrh	r3, [r3, #6]
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d004      	beq.n	8008c08 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008bfe:	6839      	ldr	r1, [r7, #0]
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f000 f8e2 	bl	8008dca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008c06:	e023      	b.n	8008c50 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	2b02      	cmp	r3, #2
 8008c12:	dc02      	bgt.n	8008c1a <USBD_GetConfig+0x2e>
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	dc03      	bgt.n	8008c20 <USBD_GetConfig+0x34>
 8008c18:	e015      	b.n	8008c46 <USBD_GetConfig+0x5a>
 8008c1a:	2b03      	cmp	r3, #3
 8008c1c:	d00b      	beq.n	8008c36 <USBD_GetConfig+0x4a>
 8008c1e:	e012      	b.n	8008c46 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2200      	movs	r2, #0
 8008c24:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	3308      	adds	r3, #8
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 f93c 	bl	8008eac <USBD_CtlSendData>
        break;
 8008c34:	e00c      	b.n	8008c50 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	3304      	adds	r3, #4
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 f934 	bl	8008eac <USBD_CtlSendData>
        break;
 8008c44:	e004      	b.n	8008c50 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008c46:	6839      	ldr	r1, [r7, #0]
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 f8be 	bl	8008dca <USBD_CtlError>
        break;
 8008c4e:	bf00      	nop
}
 8008c50:	bf00      	nop
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d81e      	bhi.n	8008cae <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	88db      	ldrh	r3, [r3, #6]
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	d004      	beq.n	8008c82 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008c78:	6839      	ldr	r1, [r7, #0]
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 f8a5 	bl	8008dca <USBD_CtlError>
        break;
 8008c80:	e01a      	b.n	8008cb8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2201      	movs	r2, #1
 8008c86:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d005      	beq.n	8008c9e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	f043 0202 	orr.w	r2, r3, #2
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	330c      	adds	r3, #12
 8008ca2:	2202      	movs	r2, #2
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 f900 	bl	8008eac <USBD_CtlSendData>
      break;
 8008cac:	e004      	b.n	8008cb8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008cae:	6839      	ldr	r1, [r7, #0]
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 f88a 	bl	8008dca <USBD_CtlError>
      break;
 8008cb6:	bf00      	nop
  }
}
 8008cb8:	bf00      	nop
 8008cba:	3708      	adds	r7, #8
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b082      	sub	sp, #8
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	885b      	ldrh	r3, [r3, #2]
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d107      	bne.n	8008ce2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 f940 	bl	8008f60 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008ce0:	e013      	b.n	8008d0a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	885b      	ldrh	r3, [r3, #2]
 8008ce6:	2b02      	cmp	r3, #2
 8008ce8:	d10b      	bne.n	8008d02 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	889b      	ldrh	r3, [r3, #4]
 8008cee:	0a1b      	lsrs	r3, r3, #8
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	b2da      	uxtb	r2, r3
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 f930 	bl	8008f60 <USBD_CtlSendStatus>
}
 8008d00:	e003      	b.n	8008d0a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008d02:	6839      	ldr	r1, [r7, #0]
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 f860 	bl	8008dca <USBD_CtlError>
}
 8008d0a:	bf00      	nop
 8008d0c:	3708      	adds	r7, #8
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b082      	sub	sp, #8
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
 8008d1a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d22:	b2db      	uxtb	r3, r3
 8008d24:	3b01      	subs	r3, #1
 8008d26:	2b02      	cmp	r3, #2
 8008d28:	d80b      	bhi.n	8008d42 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	885b      	ldrh	r3, [r3, #2]
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d10c      	bne.n	8008d4c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 f910 	bl	8008f60 <USBD_CtlSendStatus>
      }
      break;
 8008d40:	e004      	b.n	8008d4c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008d42:	6839      	ldr	r1, [r7, #0]
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 f840 	bl	8008dca <USBD_CtlError>
      break;
 8008d4a:	e000      	b.n	8008d4e <USBD_ClrFeature+0x3c>
      break;
 8008d4c:	bf00      	nop
  }
}
 8008d4e:	bf00      	nop
 8008d50:	3708      	adds	r7, #8
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}

08008d56 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008d56:	b580      	push	{r7, lr}
 8008d58:	b084      	sub	sp, #16
 8008d5a:	af00      	add	r7, sp, #0
 8008d5c:	6078      	str	r0, [r7, #4]
 8008d5e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	781a      	ldrb	r2, [r3, #0]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	3301      	adds	r3, #1
 8008d70:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	781a      	ldrb	r2, [r3, #0]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f7ff fa41 	bl	8008208 <SWAPBYTE>
 8008d86:	4603      	mov	r3, r0
 8008d88:	461a      	mov	r2, r3
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	3301      	adds	r3, #1
 8008d92:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	3301      	adds	r3, #1
 8008d98:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008d9a:	68f8      	ldr	r0, [r7, #12]
 8008d9c:	f7ff fa34 	bl	8008208 <SWAPBYTE>
 8008da0:	4603      	mov	r3, r0
 8008da2:	461a      	mov	r2, r3
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	3301      	adds	r3, #1
 8008dac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	3301      	adds	r3, #1
 8008db2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008db4:	68f8      	ldr	r0, [r7, #12]
 8008db6:	f7ff fa27 	bl	8008208 <SWAPBYTE>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	80da      	strh	r2, [r3, #6]
}
 8008dc2:	bf00      	nop
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b082      	sub	sp, #8
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
 8008dd2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008dd4:	2180      	movs	r1, #128	; 0x80
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 fce4 	bl	80097a4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008ddc:	2100      	movs	r1, #0
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 fce0 	bl	80097a4 <USBD_LL_StallEP>
}
 8008de4:	bf00      	nop
 8008de6:	3708      	adds	r7, #8
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}

08008dec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b086      	sub	sp, #24
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	60f8      	str	r0, [r7, #12]
 8008df4:	60b9      	str	r1, [r7, #8]
 8008df6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d036      	beq.n	8008e70 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008e06:	6938      	ldr	r0, [r7, #16]
 8008e08:	f000 f836 	bl	8008e78 <USBD_GetLen>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	3301      	adds	r3, #1
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	005b      	lsls	r3, r3, #1
 8008e14:	b29a      	uxth	r2, r3
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008e1a:	7dfb      	ldrb	r3, [r7, #23]
 8008e1c:	68ba      	ldr	r2, [r7, #8]
 8008e1e:	4413      	add	r3, r2
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	7812      	ldrb	r2, [r2, #0]
 8008e24:	701a      	strb	r2, [r3, #0]
  idx++;
 8008e26:	7dfb      	ldrb	r3, [r7, #23]
 8008e28:	3301      	adds	r3, #1
 8008e2a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008e2c:	7dfb      	ldrb	r3, [r7, #23]
 8008e2e:	68ba      	ldr	r2, [r7, #8]
 8008e30:	4413      	add	r3, r2
 8008e32:	2203      	movs	r2, #3
 8008e34:	701a      	strb	r2, [r3, #0]
  idx++;
 8008e36:	7dfb      	ldrb	r3, [r7, #23]
 8008e38:	3301      	adds	r3, #1
 8008e3a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008e3c:	e013      	b.n	8008e66 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008e3e:	7dfb      	ldrb	r3, [r7, #23]
 8008e40:	68ba      	ldr	r2, [r7, #8]
 8008e42:	4413      	add	r3, r2
 8008e44:	693a      	ldr	r2, [r7, #16]
 8008e46:	7812      	ldrb	r2, [r2, #0]
 8008e48:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	3301      	adds	r3, #1
 8008e4e:	613b      	str	r3, [r7, #16]
    idx++;
 8008e50:	7dfb      	ldrb	r3, [r7, #23]
 8008e52:	3301      	adds	r3, #1
 8008e54:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008e56:	7dfb      	ldrb	r3, [r7, #23]
 8008e58:	68ba      	ldr	r2, [r7, #8]
 8008e5a:	4413      	add	r3, r2
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008e60:	7dfb      	ldrb	r3, [r7, #23]
 8008e62:	3301      	adds	r3, #1
 8008e64:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	781b      	ldrb	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d1e7      	bne.n	8008e3e <USBD_GetString+0x52>
 8008e6e:	e000      	b.n	8008e72 <USBD_GetString+0x86>
    return;
 8008e70:	bf00      	nop
  }
}
 8008e72:	3718      	adds	r7, #24
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b085      	sub	sp, #20
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008e80:	2300      	movs	r3, #0
 8008e82:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008e88:	e005      	b.n	8008e96 <USBD_GetLen+0x1e>
  {
    len++;
 8008e8a:	7bfb      	ldrb	r3, [r7, #15]
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	3301      	adds	r3, #1
 8008e94:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1f5      	bne.n	8008e8a <USBD_GetLen+0x12>
  }

  return len;
 8008e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3714      	adds	r7, #20
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr

08008eac <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b084      	sub	sp, #16
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2202      	movs	r2, #2
 8008ebc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	687a      	ldr	r2, [r7, #4]
 8008eca:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	68ba      	ldr	r2, [r7, #8]
 8008ed0:	2100      	movs	r1, #0
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f000 fcef 	bl	80098b6 <USBD_LL_Transmit>

  return USBD_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b084      	sub	sp, #16
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	60f8      	str	r0, [r7, #12]
 8008eea:	60b9      	str	r1, [r7, #8]
 8008eec:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	68ba      	ldr	r2, [r7, #8]
 8008ef2:	2100      	movs	r1, #0
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	f000 fcde 	bl	80098b6 <USBD_LL_Transmit>

  return USBD_OK;
 8008efa:	2300      	movs	r3, #0
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	60f8      	str	r0, [r7, #12]
 8008f0c:	60b9      	str	r1, [r7, #8]
 8008f0e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2203      	movs	r2, #3
 8008f14:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	687a      	ldr	r2, [r7, #4]
 8008f1c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	687a      	ldr	r2, [r7, #4]
 8008f24:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	68ba      	ldr	r2, [r7, #8]
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f000 fce2 	bl	80098f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f34:	2300      	movs	r3, #0
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}

08008f3e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008f3e:	b580      	push	{r7, lr}
 8008f40:	b084      	sub	sp, #16
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	60f8      	str	r0, [r7, #12]
 8008f46:	60b9      	str	r1, [r7, #8]
 8008f48:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	2100      	movs	r1, #0
 8008f50:	68f8      	ldr	r0, [r7, #12]
 8008f52:	f000 fcd1 	bl	80098f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f56:	2300      	movs	r3, #0
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2204      	movs	r2, #4
 8008f6c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008f70:	2300      	movs	r3, #0
 8008f72:	2200      	movs	r2, #0
 8008f74:	2100      	movs	r1, #0
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 fc9d 	bl	80098b6 <USBD_LL_Transmit>

  return USBD_OK;
 8008f7c:	2300      	movs	r3, #0
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3708      	adds	r7, #8
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}

08008f86 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008f86:	b580      	push	{r7, lr}
 8008f88:	b082      	sub	sp, #8
 8008f8a:	af00      	add	r7, sp, #0
 8008f8c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2205      	movs	r2, #5
 8008f92:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f96:	2300      	movs	r3, #0
 8008f98:	2200      	movs	r2, #0
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f000 fcab 	bl	80098f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008fa2:	2300      	movs	r3, #0
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3708      	adds	r7, #8
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	4912      	ldr	r1, [pc, #72]	; (8008ffc <MX_USB_DEVICE_Init+0x50>)
 8008fb4:	4812      	ldr	r0, [pc, #72]	; (8009000 <MX_USB_DEVICE_Init+0x54>)
 8008fb6:	f7fe fd07 	bl	80079c8 <USBD_Init>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d001      	beq.n	8008fc4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008fc0:	f7f8 faff 	bl	80015c2 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008fc4:	490f      	ldr	r1, [pc, #60]	; (8009004 <MX_USB_DEVICE_Init+0x58>)
 8008fc6:	480e      	ldr	r0, [pc, #56]	; (8009000 <MX_USB_DEVICE_Init+0x54>)
 8008fc8:	f7fe fd2e 	bl	8007a28 <USBD_RegisterClass>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d001      	beq.n	8008fd6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008fd2:	f7f8 faf6 	bl	80015c2 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008fd6:	490c      	ldr	r1, [pc, #48]	; (8009008 <MX_USB_DEVICE_Init+0x5c>)
 8008fd8:	4809      	ldr	r0, [pc, #36]	; (8009000 <MX_USB_DEVICE_Init+0x54>)
 8008fda:	f7fe fc1f 	bl	800781c <USBD_CDC_RegisterInterface>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d001      	beq.n	8008fe8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008fe4:	f7f8 faed 	bl	80015c2 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008fe8:	4805      	ldr	r0, [pc, #20]	; (8009000 <MX_USB_DEVICE_Init+0x54>)
 8008fea:	f7fe fd53 	bl	8007a94 <USBD_Start>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d001      	beq.n	8008ff8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008ff4:	f7f8 fae5 	bl	80015c2 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008ff8:	bf00      	nop
 8008ffa:	bd80      	pop	{r7, pc}
 8008ffc:	200000ac 	.word	0x200000ac
 8009000:	200004c0 	.word	0x200004c0
 8009004:	20000018 	.word	0x20000018
 8009008:	20000098 	.word	0x20000098

0800900c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009010:	2200      	movs	r2, #0
 8009012:	4905      	ldr	r1, [pc, #20]	; (8009028 <CDC_Init_FS+0x1c>)
 8009014:	4805      	ldr	r0, [pc, #20]	; (800902c <CDC_Init_FS+0x20>)
 8009016:	f7fe fc1b 	bl	8007850 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800901a:	4905      	ldr	r1, [pc, #20]	; (8009030 <CDC_Init_FS+0x24>)
 800901c:	4803      	ldr	r0, [pc, #12]	; (800902c <CDC_Init_FS+0x20>)
 800901e:	f7fe fc39 	bl	8007894 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009022:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009024:	4618      	mov	r0, r3
 8009026:	bd80      	pop	{r7, pc}
 8009028:	20000f9c 	.word	0x20000f9c
 800902c:	200004c0 	.word	0x200004c0
 8009030:	2000079c 	.word	0x2000079c

08009034 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009034:	b480      	push	{r7}
 8009036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009038:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800903a:	4618      	mov	r0, r3
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr

08009044 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009044:	b480      	push	{r7}
 8009046:	b083      	sub	sp, #12
 8009048:	af00      	add	r7, sp, #0
 800904a:	4603      	mov	r3, r0
 800904c:	6039      	str	r1, [r7, #0]
 800904e:	71fb      	strb	r3, [r7, #7]
 8009050:	4613      	mov	r3, r2
 8009052:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009054:	79fb      	ldrb	r3, [r7, #7]
 8009056:	2b23      	cmp	r3, #35	; 0x23
 8009058:	d84a      	bhi.n	80090f0 <CDC_Control_FS+0xac>
 800905a:	a201      	add	r2, pc, #4	; (adr r2, 8009060 <CDC_Control_FS+0x1c>)
 800905c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009060:	080090f1 	.word	0x080090f1
 8009064:	080090f1 	.word	0x080090f1
 8009068:	080090f1 	.word	0x080090f1
 800906c:	080090f1 	.word	0x080090f1
 8009070:	080090f1 	.word	0x080090f1
 8009074:	080090f1 	.word	0x080090f1
 8009078:	080090f1 	.word	0x080090f1
 800907c:	080090f1 	.word	0x080090f1
 8009080:	080090f1 	.word	0x080090f1
 8009084:	080090f1 	.word	0x080090f1
 8009088:	080090f1 	.word	0x080090f1
 800908c:	080090f1 	.word	0x080090f1
 8009090:	080090f1 	.word	0x080090f1
 8009094:	080090f1 	.word	0x080090f1
 8009098:	080090f1 	.word	0x080090f1
 800909c:	080090f1 	.word	0x080090f1
 80090a0:	080090f1 	.word	0x080090f1
 80090a4:	080090f1 	.word	0x080090f1
 80090a8:	080090f1 	.word	0x080090f1
 80090ac:	080090f1 	.word	0x080090f1
 80090b0:	080090f1 	.word	0x080090f1
 80090b4:	080090f1 	.word	0x080090f1
 80090b8:	080090f1 	.word	0x080090f1
 80090bc:	080090f1 	.word	0x080090f1
 80090c0:	080090f1 	.word	0x080090f1
 80090c4:	080090f1 	.word	0x080090f1
 80090c8:	080090f1 	.word	0x080090f1
 80090cc:	080090f1 	.word	0x080090f1
 80090d0:	080090f1 	.word	0x080090f1
 80090d4:	080090f1 	.word	0x080090f1
 80090d8:	080090f1 	.word	0x080090f1
 80090dc:	080090f1 	.word	0x080090f1
 80090e0:	080090f1 	.word	0x080090f1
 80090e4:	080090f1 	.word	0x080090f1
 80090e8:	080090f1 	.word	0x080090f1
 80090ec:	080090f1 	.word	0x080090f1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80090f0:	bf00      	nop
  }

  return (USBD_OK);
 80090f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	370c      	adds	r7, #12
 80090f8:	46bd      	mov	sp, r7
 80090fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fe:	4770      	bx	lr

08009100 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b082      	sub	sp, #8
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800910a:	6879      	ldr	r1, [r7, #4]
 800910c:	4805      	ldr	r0, [pc, #20]	; (8009124 <CDC_Receive_FS+0x24>)
 800910e:	f7fe fbc1 	bl	8007894 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009112:	4804      	ldr	r0, [pc, #16]	; (8009124 <CDC_Receive_FS+0x24>)
 8009114:	f7fe fc22 	bl	800795c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009118:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800911a:	4618      	mov	r0, r3
 800911c:	3708      	adds	r7, #8
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}
 8009122:	bf00      	nop
 8009124:	200004c0 	.word	0x200004c0

08009128 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b084      	sub	sp, #16
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
 8009130:	460b      	mov	r3, r1
 8009132:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009134:	2300      	movs	r3, #0
 8009136:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009138:	4b0d      	ldr	r3, [pc, #52]	; (8009170 <CDC_Transmit_FS+0x48>)
 800913a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800913e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009146:	2b00      	cmp	r3, #0
 8009148:	d001      	beq.n	800914e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800914a:	2301      	movs	r3, #1
 800914c:	e00b      	b.n	8009166 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800914e:	887b      	ldrh	r3, [r7, #2]
 8009150:	461a      	mov	r2, r3
 8009152:	6879      	ldr	r1, [r7, #4]
 8009154:	4806      	ldr	r0, [pc, #24]	; (8009170 <CDC_Transmit_FS+0x48>)
 8009156:	f7fe fb7b 	bl	8007850 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800915a:	4805      	ldr	r0, [pc, #20]	; (8009170 <CDC_Transmit_FS+0x48>)
 800915c:	f7fe fbb8 	bl	80078d0 <USBD_CDC_TransmitPacket>
 8009160:	4603      	mov	r3, r0
 8009162:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009164:	7bfb      	ldrb	r3, [r7, #15]
}
 8009166:	4618      	mov	r0, r3
 8009168:	3710      	adds	r7, #16
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}
 800916e:	bf00      	nop
 8009170:	200004c0 	.word	0x200004c0

08009174 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009174:	b480      	push	{r7}
 8009176:	b087      	sub	sp, #28
 8009178:	af00      	add	r7, sp, #0
 800917a:	60f8      	str	r0, [r7, #12]
 800917c:	60b9      	str	r1, [r7, #8]
 800917e:	4613      	mov	r3, r2
 8009180:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009182:	2300      	movs	r3, #0
 8009184:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009186:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800918a:	4618      	mov	r0, r3
 800918c:	371c      	adds	r7, #28
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr
	...

08009198 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009198:	b480      	push	{r7}
 800919a:	b083      	sub	sp, #12
 800919c:	af00      	add	r7, sp, #0
 800919e:	4603      	mov	r3, r0
 80091a0:	6039      	str	r1, [r7, #0]
 80091a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	2212      	movs	r2, #18
 80091a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80091aa:	4b03      	ldr	r3, [pc, #12]	; (80091b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	370c      	adds	r7, #12
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr
 80091b8:	200000c8 	.word	0x200000c8

080091bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091bc:	b480      	push	{r7}
 80091be:	b083      	sub	sp, #12
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	4603      	mov	r3, r0
 80091c4:	6039      	str	r1, [r7, #0]
 80091c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	2204      	movs	r2, #4
 80091cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80091ce:	4b03      	ldr	r3, [pc, #12]	; (80091dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	370c      	adds	r7, #12
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr
 80091dc:	200000dc 	.word	0x200000dc

080091e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b082      	sub	sp, #8
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	4603      	mov	r3, r0
 80091e8:	6039      	str	r1, [r7, #0]
 80091ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80091ec:	79fb      	ldrb	r3, [r7, #7]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d105      	bne.n	80091fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091f2:	683a      	ldr	r2, [r7, #0]
 80091f4:	4907      	ldr	r1, [pc, #28]	; (8009214 <USBD_FS_ProductStrDescriptor+0x34>)
 80091f6:	4808      	ldr	r0, [pc, #32]	; (8009218 <USBD_FS_ProductStrDescriptor+0x38>)
 80091f8:	f7ff fdf8 	bl	8008dec <USBD_GetString>
 80091fc:	e004      	b.n	8009208 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	4904      	ldr	r1, [pc, #16]	; (8009214 <USBD_FS_ProductStrDescriptor+0x34>)
 8009202:	4805      	ldr	r0, [pc, #20]	; (8009218 <USBD_FS_ProductStrDescriptor+0x38>)
 8009204:	f7ff fdf2 	bl	8008dec <USBD_GetString>
  }
  return USBD_StrDesc;
 8009208:	4b02      	ldr	r3, [pc, #8]	; (8009214 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800920a:	4618      	mov	r0, r3
 800920c:	3708      	adds	r7, #8
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
 8009212:	bf00      	nop
 8009214:	2000179c 	.word	0x2000179c
 8009218:	0800c838 	.word	0x0800c838

0800921c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b082      	sub	sp, #8
 8009220:	af00      	add	r7, sp, #0
 8009222:	4603      	mov	r3, r0
 8009224:	6039      	str	r1, [r7, #0]
 8009226:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009228:	683a      	ldr	r2, [r7, #0]
 800922a:	4904      	ldr	r1, [pc, #16]	; (800923c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800922c:	4804      	ldr	r0, [pc, #16]	; (8009240 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800922e:	f7ff fddd 	bl	8008dec <USBD_GetString>
  return USBD_StrDesc;
 8009232:	4b02      	ldr	r3, [pc, #8]	; (800923c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009234:	4618      	mov	r0, r3
 8009236:	3708      	adds	r7, #8
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}
 800923c:	2000179c 	.word	0x2000179c
 8009240:	0800c850 	.word	0x0800c850

08009244 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b082      	sub	sp, #8
 8009248:	af00      	add	r7, sp, #0
 800924a:	4603      	mov	r3, r0
 800924c:	6039      	str	r1, [r7, #0]
 800924e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	221a      	movs	r2, #26
 8009254:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009256:	f000 f843 	bl	80092e0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800925a:	4b02      	ldr	r3, [pc, #8]	; (8009264 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800925c:	4618      	mov	r0, r3
 800925e:	3708      	adds	r7, #8
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}
 8009264:	200000e0 	.word	0x200000e0

08009268 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	4603      	mov	r3, r0
 8009270:	6039      	str	r1, [r7, #0]
 8009272:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009274:	79fb      	ldrb	r3, [r7, #7]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d105      	bne.n	8009286 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800927a:	683a      	ldr	r2, [r7, #0]
 800927c:	4907      	ldr	r1, [pc, #28]	; (800929c <USBD_FS_ConfigStrDescriptor+0x34>)
 800927e:	4808      	ldr	r0, [pc, #32]	; (80092a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009280:	f7ff fdb4 	bl	8008dec <USBD_GetString>
 8009284:	e004      	b.n	8009290 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009286:	683a      	ldr	r2, [r7, #0]
 8009288:	4904      	ldr	r1, [pc, #16]	; (800929c <USBD_FS_ConfigStrDescriptor+0x34>)
 800928a:	4805      	ldr	r0, [pc, #20]	; (80092a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800928c:	f7ff fdae 	bl	8008dec <USBD_GetString>
  }
  return USBD_StrDesc;
 8009290:	4b02      	ldr	r3, [pc, #8]	; (800929c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009292:	4618      	mov	r0, r3
 8009294:	3708      	adds	r7, #8
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	2000179c 	.word	0x2000179c
 80092a0:	0800c864 	.word	0x0800c864

080092a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b082      	sub	sp, #8
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	4603      	mov	r3, r0
 80092ac:	6039      	str	r1, [r7, #0]
 80092ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092b0:	79fb      	ldrb	r3, [r7, #7]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d105      	bne.n	80092c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092b6:	683a      	ldr	r2, [r7, #0]
 80092b8:	4907      	ldr	r1, [pc, #28]	; (80092d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092ba:	4808      	ldr	r0, [pc, #32]	; (80092dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092bc:	f7ff fd96 	bl	8008dec <USBD_GetString>
 80092c0:	e004      	b.n	80092cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092c2:	683a      	ldr	r2, [r7, #0]
 80092c4:	4904      	ldr	r1, [pc, #16]	; (80092d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092c6:	4805      	ldr	r0, [pc, #20]	; (80092dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092c8:	f7ff fd90 	bl	8008dec <USBD_GetString>
  }
  return USBD_StrDesc;
 80092cc:	4b02      	ldr	r3, [pc, #8]	; (80092d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3708      	adds	r7, #8
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}
 80092d6:	bf00      	nop
 80092d8:	2000179c 	.word	0x2000179c
 80092dc:	0800c870 	.word	0x0800c870

080092e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b084      	sub	sp, #16
 80092e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80092e6:	4b0f      	ldr	r3, [pc, #60]	; (8009324 <Get_SerialNum+0x44>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80092ec:	4b0e      	ldr	r3, [pc, #56]	; (8009328 <Get_SerialNum+0x48>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80092f2:	4b0e      	ldr	r3, [pc, #56]	; (800932c <Get_SerialNum+0x4c>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4413      	add	r3, r2
 80092fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d009      	beq.n	800931a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009306:	2208      	movs	r2, #8
 8009308:	4909      	ldr	r1, [pc, #36]	; (8009330 <Get_SerialNum+0x50>)
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	f000 f814 	bl	8009338 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009310:	2204      	movs	r2, #4
 8009312:	4908      	ldr	r1, [pc, #32]	; (8009334 <Get_SerialNum+0x54>)
 8009314:	68b8      	ldr	r0, [r7, #8]
 8009316:	f000 f80f 	bl	8009338 <IntToUnicode>
  }
}
 800931a:	bf00      	nop
 800931c:	3710      	adds	r7, #16
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}
 8009322:	bf00      	nop
 8009324:	1fff7a10 	.word	0x1fff7a10
 8009328:	1fff7a14 	.word	0x1fff7a14
 800932c:	1fff7a18 	.word	0x1fff7a18
 8009330:	200000e2 	.word	0x200000e2
 8009334:	200000f2 	.word	0x200000f2

08009338 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009338:	b480      	push	{r7}
 800933a:	b087      	sub	sp, #28
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	4613      	mov	r3, r2
 8009344:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009346:	2300      	movs	r3, #0
 8009348:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800934a:	2300      	movs	r3, #0
 800934c:	75fb      	strb	r3, [r7, #23]
 800934e:	e027      	b.n	80093a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	0f1b      	lsrs	r3, r3, #28
 8009354:	2b09      	cmp	r3, #9
 8009356:	d80b      	bhi.n	8009370 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	0f1b      	lsrs	r3, r3, #28
 800935c:	b2da      	uxtb	r2, r3
 800935e:	7dfb      	ldrb	r3, [r7, #23]
 8009360:	005b      	lsls	r3, r3, #1
 8009362:	4619      	mov	r1, r3
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	440b      	add	r3, r1
 8009368:	3230      	adds	r2, #48	; 0x30
 800936a:	b2d2      	uxtb	r2, r2
 800936c:	701a      	strb	r2, [r3, #0]
 800936e:	e00a      	b.n	8009386 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	0f1b      	lsrs	r3, r3, #28
 8009374:	b2da      	uxtb	r2, r3
 8009376:	7dfb      	ldrb	r3, [r7, #23]
 8009378:	005b      	lsls	r3, r3, #1
 800937a:	4619      	mov	r1, r3
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	440b      	add	r3, r1
 8009380:	3237      	adds	r2, #55	; 0x37
 8009382:	b2d2      	uxtb	r2, r2
 8009384:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	011b      	lsls	r3, r3, #4
 800938a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800938c:	7dfb      	ldrb	r3, [r7, #23]
 800938e:	005b      	lsls	r3, r3, #1
 8009390:	3301      	adds	r3, #1
 8009392:	68ba      	ldr	r2, [r7, #8]
 8009394:	4413      	add	r3, r2
 8009396:	2200      	movs	r2, #0
 8009398:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800939a:	7dfb      	ldrb	r3, [r7, #23]
 800939c:	3301      	adds	r3, #1
 800939e:	75fb      	strb	r3, [r7, #23]
 80093a0:	7dfa      	ldrb	r2, [r7, #23]
 80093a2:	79fb      	ldrb	r3, [r7, #7]
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d3d3      	bcc.n	8009350 <IntToUnicode+0x18>
  }
}
 80093a8:	bf00      	nop
 80093aa:	bf00      	nop
 80093ac:	371c      	adds	r7, #28
 80093ae:	46bd      	mov	sp, r7
 80093b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b4:	4770      	bx	lr
	...

080093b8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b08a      	sub	sp, #40	; 0x28
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093c0:	f107 0314 	add.w	r3, r7, #20
 80093c4:	2200      	movs	r2, #0
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	605a      	str	r2, [r3, #4]
 80093ca:	609a      	str	r2, [r3, #8]
 80093cc:	60da      	str	r2, [r3, #12]
 80093ce:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80093d8:	d147      	bne.n	800946a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80093da:	2300      	movs	r3, #0
 80093dc:	613b      	str	r3, [r7, #16]
 80093de:	4b25      	ldr	r3, [pc, #148]	; (8009474 <HAL_PCD_MspInit+0xbc>)
 80093e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093e2:	4a24      	ldr	r2, [pc, #144]	; (8009474 <HAL_PCD_MspInit+0xbc>)
 80093e4:	f043 0301 	orr.w	r3, r3, #1
 80093e8:	6313      	str	r3, [r2, #48]	; 0x30
 80093ea:	4b22      	ldr	r3, [pc, #136]	; (8009474 <HAL_PCD_MspInit+0xbc>)
 80093ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ee:	f003 0301 	and.w	r3, r3, #1
 80093f2:	613b      	str	r3, [r7, #16]
 80093f4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80093f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80093fc:	2300      	movs	r3, #0
 80093fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009400:	2300      	movs	r3, #0
 8009402:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009404:	f107 0314 	add.w	r3, r7, #20
 8009408:	4619      	mov	r1, r3
 800940a:	481b      	ldr	r0, [pc, #108]	; (8009478 <HAL_PCD_MspInit+0xc0>)
 800940c:	f7f9 f944 	bl	8002698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009410:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8009414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009416:	2302      	movs	r3, #2
 8009418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800941a:	2300      	movs	r3, #0
 800941c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800941e:	2303      	movs	r3, #3
 8009420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009422:	230a      	movs	r3, #10
 8009424:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009426:	f107 0314 	add.w	r3, r7, #20
 800942a:	4619      	mov	r1, r3
 800942c:	4812      	ldr	r0, [pc, #72]	; (8009478 <HAL_PCD_MspInit+0xc0>)
 800942e:	f7f9 f933 	bl	8002698 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009432:	4b10      	ldr	r3, [pc, #64]	; (8009474 <HAL_PCD_MspInit+0xbc>)
 8009434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009436:	4a0f      	ldr	r2, [pc, #60]	; (8009474 <HAL_PCD_MspInit+0xbc>)
 8009438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800943c:	6353      	str	r3, [r2, #52]	; 0x34
 800943e:	2300      	movs	r3, #0
 8009440:	60fb      	str	r3, [r7, #12]
 8009442:	4b0c      	ldr	r3, [pc, #48]	; (8009474 <HAL_PCD_MspInit+0xbc>)
 8009444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009446:	4a0b      	ldr	r2, [pc, #44]	; (8009474 <HAL_PCD_MspInit+0xbc>)
 8009448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800944c:	6453      	str	r3, [r2, #68]	; 0x44
 800944e:	4b09      	ldr	r3, [pc, #36]	; (8009474 <HAL_PCD_MspInit+0xbc>)
 8009450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009456:	60fb      	str	r3, [r7, #12]
 8009458:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800945a:	2200      	movs	r2, #0
 800945c:	2100      	movs	r1, #0
 800945e:	2043      	movs	r0, #67	; 0x43
 8009460:	f7f9 f8e3 	bl	800262a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009464:	2043      	movs	r0, #67	; 0x43
 8009466:	f7f9 f8fc 	bl	8002662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800946a:	bf00      	nop
 800946c:	3728      	adds	r7, #40	; 0x28
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}
 8009472:	bf00      	nop
 8009474:	40023800 	.word	0x40023800
 8009478:	40020000 	.word	0x40020000

0800947c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009490:	4619      	mov	r1, r3
 8009492:	4610      	mov	r0, r2
 8009494:	f7fe fb4b 	bl	8007b2e <USBD_LL_SetupStage>
}
 8009498:	bf00      	nop
 800949a:	3708      	adds	r7, #8
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
 80094a8:	460b      	mov	r3, r1
 80094aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80094b2:	78fa      	ldrb	r2, [r7, #3]
 80094b4:	6879      	ldr	r1, [r7, #4]
 80094b6:	4613      	mov	r3, r2
 80094b8:	00db      	lsls	r3, r3, #3
 80094ba:	4413      	add	r3, r2
 80094bc:	009b      	lsls	r3, r3, #2
 80094be:	440b      	add	r3, r1
 80094c0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80094c4:	681a      	ldr	r2, [r3, #0]
 80094c6:	78fb      	ldrb	r3, [r7, #3]
 80094c8:	4619      	mov	r1, r3
 80094ca:	f7fe fb85 	bl	8007bd8 <USBD_LL_DataOutStage>
}
 80094ce:	bf00      	nop
 80094d0:	3708      	adds	r7, #8
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}

080094d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094d6:	b580      	push	{r7, lr}
 80094d8:	b082      	sub	sp, #8
 80094da:	af00      	add	r7, sp, #0
 80094dc:	6078      	str	r0, [r7, #4]
 80094de:	460b      	mov	r3, r1
 80094e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80094e8:	78fa      	ldrb	r2, [r7, #3]
 80094ea:	6879      	ldr	r1, [r7, #4]
 80094ec:	4613      	mov	r3, r2
 80094ee:	00db      	lsls	r3, r3, #3
 80094f0:	4413      	add	r3, r2
 80094f2:	009b      	lsls	r3, r3, #2
 80094f4:	440b      	add	r3, r1
 80094f6:	334c      	adds	r3, #76	; 0x4c
 80094f8:	681a      	ldr	r2, [r3, #0]
 80094fa:	78fb      	ldrb	r3, [r7, #3]
 80094fc:	4619      	mov	r1, r3
 80094fe:	f7fe fc1e 	bl	8007d3e <USBD_LL_DataInStage>
}
 8009502:	bf00      	nop
 8009504:	3708      	adds	r7, #8
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}

0800950a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800950a:	b580      	push	{r7, lr}
 800950c:	b082      	sub	sp, #8
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009518:	4618      	mov	r0, r3
 800951a:	f7fe fd52 	bl	8007fc2 <USBD_LL_SOF>
}
 800951e:	bf00      	nop
 8009520:	3708      	adds	r7, #8
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}

08009526 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009526:	b580      	push	{r7, lr}
 8009528:	b084      	sub	sp, #16
 800952a:	af00      	add	r7, sp, #0
 800952c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800952e:	2301      	movs	r3, #1
 8009530:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	2b02      	cmp	r3, #2
 8009538:	d001      	beq.n	800953e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800953a:	f7f8 f842 	bl	80015c2 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009544:	7bfa      	ldrb	r2, [r7, #15]
 8009546:	4611      	mov	r1, r2
 8009548:	4618      	mov	r0, r3
 800954a:	f7fe fcfc 	bl	8007f46 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009554:	4618      	mov	r0, r3
 8009556:	f7fe fca4 	bl	8007ea2 <USBD_LL_Reset>
}
 800955a:	bf00      	nop
 800955c:	3710      	adds	r7, #16
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
	...

08009564 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009572:	4618      	mov	r0, r3
 8009574:	f7fe fcf7 	bl	8007f66 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	687a      	ldr	r2, [r7, #4]
 8009584:	6812      	ldr	r2, [r2, #0]
 8009586:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800958a:	f043 0301 	orr.w	r3, r3, #1
 800958e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6a1b      	ldr	r3, [r3, #32]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d005      	beq.n	80095a4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009598:	4b04      	ldr	r3, [pc, #16]	; (80095ac <HAL_PCD_SuspendCallback+0x48>)
 800959a:	691b      	ldr	r3, [r3, #16]
 800959c:	4a03      	ldr	r2, [pc, #12]	; (80095ac <HAL_PCD_SuspendCallback+0x48>)
 800959e:	f043 0306 	orr.w	r3, r3, #6
 80095a2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80095a4:	bf00      	nop
 80095a6:	3708      	adds	r7, #8
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}
 80095ac:	e000ed00 	.word	0xe000ed00

080095b0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b082      	sub	sp, #8
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fe fce7 	bl	8007f92 <USBD_LL_Resume>
}
 80095c4:	bf00      	nop
 80095c6:	3708      	adds	r7, #8
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}

080095cc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b082      	sub	sp, #8
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
 80095d4:	460b      	mov	r3, r1
 80095d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80095de:	78fa      	ldrb	r2, [r7, #3]
 80095e0:	4611      	mov	r1, r2
 80095e2:	4618      	mov	r0, r3
 80095e4:	f7fe fd3f 	bl	8008066 <USBD_LL_IsoOUTIncomplete>
}
 80095e8:	bf00      	nop
 80095ea:	3708      	adds	r7, #8
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b082      	sub	sp, #8
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	460b      	mov	r3, r1
 80095fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009602:	78fa      	ldrb	r2, [r7, #3]
 8009604:	4611      	mov	r1, r2
 8009606:	4618      	mov	r0, r3
 8009608:	f7fe fcfb 	bl	8008002 <USBD_LL_IsoINIncomplete>
}
 800960c:	bf00      	nop
 800960e:	3708      	adds	r7, #8
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009622:	4618      	mov	r0, r3
 8009624:	f7fe fd51 	bl	80080ca <USBD_LL_DevConnected>
}
 8009628:	bf00      	nop
 800962a:	3708      	adds	r7, #8
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b082      	sub	sp, #8
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800963e:	4618      	mov	r0, r3
 8009640:	f7fe fd4e 	bl	80080e0 <USBD_LL_DevDisconnected>
}
 8009644:	bf00      	nop
 8009646:	3708      	adds	r7, #8
 8009648:	46bd      	mov	sp, r7
 800964a:	bd80      	pop	{r7, pc}

0800964c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b082      	sub	sp, #8
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	781b      	ldrb	r3, [r3, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d13c      	bne.n	80096d6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800965c:	4a20      	ldr	r2, [pc, #128]	; (80096e0 <USBD_LL_Init+0x94>)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	4a1e      	ldr	r2, [pc, #120]	; (80096e0 <USBD_LL_Init+0x94>)
 8009668:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800966c:	4b1c      	ldr	r3, [pc, #112]	; (80096e0 <USBD_LL_Init+0x94>)
 800966e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009672:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009674:	4b1a      	ldr	r3, [pc, #104]	; (80096e0 <USBD_LL_Init+0x94>)
 8009676:	2204      	movs	r2, #4
 8009678:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800967a:	4b19      	ldr	r3, [pc, #100]	; (80096e0 <USBD_LL_Init+0x94>)
 800967c:	2202      	movs	r2, #2
 800967e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009680:	4b17      	ldr	r3, [pc, #92]	; (80096e0 <USBD_LL_Init+0x94>)
 8009682:	2200      	movs	r2, #0
 8009684:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009686:	4b16      	ldr	r3, [pc, #88]	; (80096e0 <USBD_LL_Init+0x94>)
 8009688:	2202      	movs	r2, #2
 800968a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800968c:	4b14      	ldr	r3, [pc, #80]	; (80096e0 <USBD_LL_Init+0x94>)
 800968e:	2200      	movs	r2, #0
 8009690:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009692:	4b13      	ldr	r3, [pc, #76]	; (80096e0 <USBD_LL_Init+0x94>)
 8009694:	2200      	movs	r2, #0
 8009696:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009698:	4b11      	ldr	r3, [pc, #68]	; (80096e0 <USBD_LL_Init+0x94>)
 800969a:	2200      	movs	r2, #0
 800969c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800969e:	4b10      	ldr	r3, [pc, #64]	; (80096e0 <USBD_LL_Init+0x94>)
 80096a0:	2201      	movs	r2, #1
 80096a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80096a4:	4b0e      	ldr	r3, [pc, #56]	; (80096e0 <USBD_LL_Init+0x94>)
 80096a6:	2200      	movs	r2, #0
 80096a8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80096aa:	480d      	ldr	r0, [pc, #52]	; (80096e0 <USBD_LL_Init+0x94>)
 80096ac:	f7f9 ff8e 	bl	80035cc <HAL_PCD_Init>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d001      	beq.n	80096ba <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80096b6:	f7f7 ff84 	bl	80015c2 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80096ba:	2180      	movs	r1, #128	; 0x80
 80096bc:	4808      	ldr	r0, [pc, #32]	; (80096e0 <USBD_LL_Init+0x94>)
 80096be:	f7fb f9e6 	bl	8004a8e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80096c2:	2240      	movs	r2, #64	; 0x40
 80096c4:	2100      	movs	r1, #0
 80096c6:	4806      	ldr	r0, [pc, #24]	; (80096e0 <USBD_LL_Init+0x94>)
 80096c8:	f7fb f99a 	bl	8004a00 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80096cc:	2280      	movs	r2, #128	; 0x80
 80096ce:	2101      	movs	r1, #1
 80096d0:	4803      	ldr	r0, [pc, #12]	; (80096e0 <USBD_LL_Init+0x94>)
 80096d2:	f7fb f995 	bl	8004a00 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80096d6:	2300      	movs	r3, #0
}
 80096d8:	4618      	mov	r0, r3
 80096da:	3708      	adds	r7, #8
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}
 80096e0:	2000199c 	.word	0x2000199c

080096e4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b084      	sub	sp, #16
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096ec:	2300      	movs	r3, #0
 80096ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096f0:	2300      	movs	r3, #0
 80096f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80096fa:	4618      	mov	r0, r3
 80096fc:	f7fa f883 	bl	8003806 <HAL_PCD_Start>
 8009700:	4603      	mov	r3, r0
 8009702:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009704:	7bfb      	ldrb	r3, [r7, #15]
 8009706:	4618      	mov	r0, r3
 8009708:	f000 f942 	bl	8009990 <USBD_Get_USB_Status>
 800970c:	4603      	mov	r3, r0
 800970e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009710:	7bbb      	ldrb	r3, [r7, #14]
}
 8009712:	4618      	mov	r0, r3
 8009714:	3710      	adds	r7, #16
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}

0800971a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800971a:	b580      	push	{r7, lr}
 800971c:	b084      	sub	sp, #16
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]
 8009722:	4608      	mov	r0, r1
 8009724:	4611      	mov	r1, r2
 8009726:	461a      	mov	r2, r3
 8009728:	4603      	mov	r3, r0
 800972a:	70fb      	strb	r3, [r7, #3]
 800972c:	460b      	mov	r3, r1
 800972e:	70bb      	strb	r3, [r7, #2]
 8009730:	4613      	mov	r3, r2
 8009732:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009734:	2300      	movs	r3, #0
 8009736:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009738:	2300      	movs	r3, #0
 800973a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009742:	78bb      	ldrb	r3, [r7, #2]
 8009744:	883a      	ldrh	r2, [r7, #0]
 8009746:	78f9      	ldrb	r1, [r7, #3]
 8009748:	f7fa fd54 	bl	80041f4 <HAL_PCD_EP_Open>
 800974c:	4603      	mov	r3, r0
 800974e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009750:	7bfb      	ldrb	r3, [r7, #15]
 8009752:	4618      	mov	r0, r3
 8009754:	f000 f91c 	bl	8009990 <USBD_Get_USB_Status>
 8009758:	4603      	mov	r3, r0
 800975a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800975c:	7bbb      	ldrb	r3, [r7, #14]
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b084      	sub	sp, #16
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
 800976e:	460b      	mov	r3, r1
 8009770:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009772:	2300      	movs	r3, #0
 8009774:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009776:	2300      	movs	r3, #0
 8009778:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009780:	78fa      	ldrb	r2, [r7, #3]
 8009782:	4611      	mov	r1, r2
 8009784:	4618      	mov	r0, r3
 8009786:	f7fa fd9d 	bl	80042c4 <HAL_PCD_EP_Close>
 800978a:	4603      	mov	r3, r0
 800978c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800978e:	7bfb      	ldrb	r3, [r7, #15]
 8009790:	4618      	mov	r0, r3
 8009792:	f000 f8fd 	bl	8009990 <USBD_Get_USB_Status>
 8009796:	4603      	mov	r3, r0
 8009798:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800979a:	7bbb      	ldrb	r3, [r7, #14]
}
 800979c:	4618      	mov	r0, r3
 800979e:	3710      	adds	r7, #16
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}

080097a4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b084      	sub	sp, #16
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
 80097ac:	460b      	mov	r3, r1
 80097ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097b0:	2300      	movs	r3, #0
 80097b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097b4:	2300      	movs	r3, #0
 80097b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80097be:	78fa      	ldrb	r2, [r7, #3]
 80097c0:	4611      	mov	r1, r2
 80097c2:	4618      	mov	r0, r3
 80097c4:	f7fa fe75 	bl	80044b2 <HAL_PCD_EP_SetStall>
 80097c8:	4603      	mov	r3, r0
 80097ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097cc:	7bfb      	ldrb	r3, [r7, #15]
 80097ce:	4618      	mov	r0, r3
 80097d0:	f000 f8de 	bl	8009990 <USBD_Get_USB_Status>
 80097d4:	4603      	mov	r3, r0
 80097d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80097da:	4618      	mov	r0, r3
 80097dc:	3710      	adds	r7, #16
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}

080097e2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097e2:	b580      	push	{r7, lr}
 80097e4:	b084      	sub	sp, #16
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
 80097ea:	460b      	mov	r3, r1
 80097ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097ee:	2300      	movs	r3, #0
 80097f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097f2:	2300      	movs	r3, #0
 80097f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80097fc:	78fa      	ldrb	r2, [r7, #3]
 80097fe:	4611      	mov	r1, r2
 8009800:	4618      	mov	r0, r3
 8009802:	f7fa feba 	bl	800457a <HAL_PCD_EP_ClrStall>
 8009806:	4603      	mov	r3, r0
 8009808:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800980a:	7bfb      	ldrb	r3, [r7, #15]
 800980c:	4618      	mov	r0, r3
 800980e:	f000 f8bf 	bl	8009990 <USBD_Get_USB_Status>
 8009812:	4603      	mov	r3, r0
 8009814:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009816:	7bbb      	ldrb	r3, [r7, #14]
}
 8009818:	4618      	mov	r0, r3
 800981a:	3710      	adds	r7, #16
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}

08009820 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009820:	b480      	push	{r7}
 8009822:	b085      	sub	sp, #20
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
 8009828:	460b      	mov	r3, r1
 800982a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009832:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009834:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009838:	2b00      	cmp	r3, #0
 800983a:	da0b      	bge.n	8009854 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800983c:	78fb      	ldrb	r3, [r7, #3]
 800983e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009842:	68f9      	ldr	r1, [r7, #12]
 8009844:	4613      	mov	r3, r2
 8009846:	00db      	lsls	r3, r3, #3
 8009848:	4413      	add	r3, r2
 800984a:	009b      	lsls	r3, r3, #2
 800984c:	440b      	add	r3, r1
 800984e:	333e      	adds	r3, #62	; 0x3e
 8009850:	781b      	ldrb	r3, [r3, #0]
 8009852:	e00b      	b.n	800986c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009854:	78fb      	ldrb	r3, [r7, #3]
 8009856:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800985a:	68f9      	ldr	r1, [r7, #12]
 800985c:	4613      	mov	r3, r2
 800985e:	00db      	lsls	r3, r3, #3
 8009860:	4413      	add	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	440b      	add	r3, r1
 8009866:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800986a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800986c:	4618      	mov	r0, r3
 800986e:	3714      	adds	r7, #20
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	460b      	mov	r3, r1
 8009882:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009884:	2300      	movs	r3, #0
 8009886:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009888:	2300      	movs	r3, #0
 800988a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009892:	78fa      	ldrb	r2, [r7, #3]
 8009894:	4611      	mov	r1, r2
 8009896:	4618      	mov	r0, r3
 8009898:	f7fa fc87 	bl	80041aa <HAL_PCD_SetAddress>
 800989c:	4603      	mov	r3, r0
 800989e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098a0:	7bfb      	ldrb	r3, [r7, #15]
 80098a2:	4618      	mov	r0, r3
 80098a4:	f000 f874 	bl	8009990 <USBD_Get_USB_Status>
 80098a8:	4603      	mov	r3, r0
 80098aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098ac:	7bbb      	ldrb	r3, [r7, #14]
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3710      	adds	r7, #16
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}

080098b6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80098b6:	b580      	push	{r7, lr}
 80098b8:	b086      	sub	sp, #24
 80098ba:	af00      	add	r7, sp, #0
 80098bc:	60f8      	str	r0, [r7, #12]
 80098be:	607a      	str	r2, [r7, #4]
 80098c0:	603b      	str	r3, [r7, #0]
 80098c2:	460b      	mov	r3, r1
 80098c4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098c6:	2300      	movs	r3, #0
 80098c8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098ca:	2300      	movs	r3, #0
 80098cc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80098d4:	7af9      	ldrb	r1, [r7, #11]
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	687a      	ldr	r2, [r7, #4]
 80098da:	f7fa fda0 	bl	800441e <HAL_PCD_EP_Transmit>
 80098de:	4603      	mov	r3, r0
 80098e0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098e2:	7dfb      	ldrb	r3, [r7, #23]
 80098e4:	4618      	mov	r0, r3
 80098e6:	f000 f853 	bl	8009990 <USBD_Get_USB_Status>
 80098ea:	4603      	mov	r3, r0
 80098ec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80098ee:	7dbb      	ldrb	r3, [r7, #22]
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3718      	adds	r7, #24
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b086      	sub	sp, #24
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	607a      	str	r2, [r7, #4]
 8009902:	603b      	str	r3, [r7, #0]
 8009904:	460b      	mov	r3, r1
 8009906:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009908:	2300      	movs	r3, #0
 800990a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800990c:	2300      	movs	r3, #0
 800990e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009916:	7af9      	ldrb	r1, [r7, #11]
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	687a      	ldr	r2, [r7, #4]
 800991c:	f7fa fd1c 	bl	8004358 <HAL_PCD_EP_Receive>
 8009920:	4603      	mov	r3, r0
 8009922:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009924:	7dfb      	ldrb	r3, [r7, #23]
 8009926:	4618      	mov	r0, r3
 8009928:	f000 f832 	bl	8009990 <USBD_Get_USB_Status>
 800992c:	4603      	mov	r3, r0
 800992e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009930:	7dbb      	ldrb	r3, [r7, #22]
}
 8009932:	4618      	mov	r0, r3
 8009934:	3718      	adds	r7, #24
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}

0800993a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800993a:	b580      	push	{r7, lr}
 800993c:	b082      	sub	sp, #8
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
 8009942:	460b      	mov	r3, r1
 8009944:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800994c:	78fa      	ldrb	r2, [r7, #3]
 800994e:	4611      	mov	r1, r2
 8009950:	4618      	mov	r0, r3
 8009952:	f7fa fd4c 	bl	80043ee <HAL_PCD_EP_GetRxCount>
 8009956:	4603      	mov	r3, r0
}
 8009958:	4618      	mov	r0, r3
 800995a:	3708      	adds	r7, #8
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009960:	b480      	push	{r7}
 8009962:	b083      	sub	sp, #12
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009968:	4b03      	ldr	r3, [pc, #12]	; (8009978 <USBD_static_malloc+0x18>)
}
 800996a:	4618      	mov	r0, r3
 800996c:	370c      	adds	r7, #12
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr
 8009976:	bf00      	nop
 8009978:	20001ea8 	.word	0x20001ea8

0800997c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800997c:	b480      	push	{r7}
 800997e:	b083      	sub	sp, #12
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]

}
 8009984:	bf00      	nop
 8009986:	370c      	adds	r7, #12
 8009988:	46bd      	mov	sp, r7
 800998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998e:	4770      	bx	lr

08009990 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009990:	b480      	push	{r7}
 8009992:	b085      	sub	sp, #20
 8009994:	af00      	add	r7, sp, #0
 8009996:	4603      	mov	r3, r0
 8009998:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800999a:	2300      	movs	r3, #0
 800999c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800999e:	79fb      	ldrb	r3, [r7, #7]
 80099a0:	2b03      	cmp	r3, #3
 80099a2:	d817      	bhi.n	80099d4 <USBD_Get_USB_Status+0x44>
 80099a4:	a201      	add	r2, pc, #4	; (adr r2, 80099ac <USBD_Get_USB_Status+0x1c>)
 80099a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099aa:	bf00      	nop
 80099ac:	080099bd 	.word	0x080099bd
 80099b0:	080099c3 	.word	0x080099c3
 80099b4:	080099c9 	.word	0x080099c9
 80099b8:	080099cf 	.word	0x080099cf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80099bc:	2300      	movs	r3, #0
 80099be:	73fb      	strb	r3, [r7, #15]
    break;
 80099c0:	e00b      	b.n	80099da <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80099c2:	2303      	movs	r3, #3
 80099c4:	73fb      	strb	r3, [r7, #15]
    break;
 80099c6:	e008      	b.n	80099da <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80099c8:	2301      	movs	r3, #1
 80099ca:	73fb      	strb	r3, [r7, #15]
    break;
 80099cc:	e005      	b.n	80099da <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80099ce:	2303      	movs	r3, #3
 80099d0:	73fb      	strb	r3, [r7, #15]
    break;
 80099d2:	e002      	b.n	80099da <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80099d4:	2303      	movs	r3, #3
 80099d6:	73fb      	strb	r3, [r7, #15]
    break;
 80099d8:	bf00      	nop
  }
  return usb_status;
 80099da:	7bfb      	ldrb	r3, [r7, #15]
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3714      	adds	r7, #20
 80099e0:	46bd      	mov	sp, r7
 80099e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e6:	4770      	bx	lr

080099e8 <__errno>:
 80099e8:	4b01      	ldr	r3, [pc, #4]	; (80099f0 <__errno+0x8>)
 80099ea:	6818      	ldr	r0, [r3, #0]
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	200000fc 	.word	0x200000fc

080099f4 <__libc_init_array>:
 80099f4:	b570      	push	{r4, r5, r6, lr}
 80099f6:	4d0d      	ldr	r5, [pc, #52]	; (8009a2c <__libc_init_array+0x38>)
 80099f8:	4c0d      	ldr	r4, [pc, #52]	; (8009a30 <__libc_init_array+0x3c>)
 80099fa:	1b64      	subs	r4, r4, r5
 80099fc:	10a4      	asrs	r4, r4, #2
 80099fe:	2600      	movs	r6, #0
 8009a00:	42a6      	cmp	r6, r4
 8009a02:	d109      	bne.n	8009a18 <__libc_init_array+0x24>
 8009a04:	4d0b      	ldr	r5, [pc, #44]	; (8009a34 <__libc_init_array+0x40>)
 8009a06:	4c0c      	ldr	r4, [pc, #48]	; (8009a38 <__libc_init_array+0x44>)
 8009a08:	f002 ff02 	bl	800c810 <_init>
 8009a0c:	1b64      	subs	r4, r4, r5
 8009a0e:	10a4      	asrs	r4, r4, #2
 8009a10:	2600      	movs	r6, #0
 8009a12:	42a6      	cmp	r6, r4
 8009a14:	d105      	bne.n	8009a22 <__libc_init_array+0x2e>
 8009a16:	bd70      	pop	{r4, r5, r6, pc}
 8009a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a1c:	4798      	blx	r3
 8009a1e:	3601      	adds	r6, #1
 8009a20:	e7ee      	b.n	8009a00 <__libc_init_array+0xc>
 8009a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a26:	4798      	blx	r3
 8009a28:	3601      	adds	r6, #1
 8009a2a:	e7f2      	b.n	8009a12 <__libc_init_array+0x1e>
 8009a2c:	0800cc7c 	.word	0x0800cc7c
 8009a30:	0800cc7c 	.word	0x0800cc7c
 8009a34:	0800cc7c 	.word	0x0800cc7c
 8009a38:	0800cc80 	.word	0x0800cc80

08009a3c <memset>:
 8009a3c:	4402      	add	r2, r0
 8009a3e:	4603      	mov	r3, r0
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d100      	bne.n	8009a46 <memset+0xa>
 8009a44:	4770      	bx	lr
 8009a46:	f803 1b01 	strb.w	r1, [r3], #1
 8009a4a:	e7f9      	b.n	8009a40 <memset+0x4>

08009a4c <__cvt>:
 8009a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a50:	ec55 4b10 	vmov	r4, r5, d0
 8009a54:	2d00      	cmp	r5, #0
 8009a56:	460e      	mov	r6, r1
 8009a58:	4619      	mov	r1, r3
 8009a5a:	462b      	mov	r3, r5
 8009a5c:	bfbb      	ittet	lt
 8009a5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009a62:	461d      	movlt	r5, r3
 8009a64:	2300      	movge	r3, #0
 8009a66:	232d      	movlt	r3, #45	; 0x2d
 8009a68:	700b      	strb	r3, [r1, #0]
 8009a6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009a70:	4691      	mov	r9, r2
 8009a72:	f023 0820 	bic.w	r8, r3, #32
 8009a76:	bfbc      	itt	lt
 8009a78:	4622      	movlt	r2, r4
 8009a7a:	4614      	movlt	r4, r2
 8009a7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009a80:	d005      	beq.n	8009a8e <__cvt+0x42>
 8009a82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009a86:	d100      	bne.n	8009a8a <__cvt+0x3e>
 8009a88:	3601      	adds	r6, #1
 8009a8a:	2102      	movs	r1, #2
 8009a8c:	e000      	b.n	8009a90 <__cvt+0x44>
 8009a8e:	2103      	movs	r1, #3
 8009a90:	ab03      	add	r3, sp, #12
 8009a92:	9301      	str	r3, [sp, #4]
 8009a94:	ab02      	add	r3, sp, #8
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	ec45 4b10 	vmov	d0, r4, r5
 8009a9c:	4653      	mov	r3, sl
 8009a9e:	4632      	mov	r2, r6
 8009aa0:	f000 fcea 	bl	800a478 <_dtoa_r>
 8009aa4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009aa8:	4607      	mov	r7, r0
 8009aaa:	d102      	bne.n	8009ab2 <__cvt+0x66>
 8009aac:	f019 0f01 	tst.w	r9, #1
 8009ab0:	d022      	beq.n	8009af8 <__cvt+0xac>
 8009ab2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009ab6:	eb07 0906 	add.w	r9, r7, r6
 8009aba:	d110      	bne.n	8009ade <__cvt+0x92>
 8009abc:	783b      	ldrb	r3, [r7, #0]
 8009abe:	2b30      	cmp	r3, #48	; 0x30
 8009ac0:	d10a      	bne.n	8009ad8 <__cvt+0x8c>
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	4629      	mov	r1, r5
 8009aca:	f7f7 f805 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ace:	b918      	cbnz	r0, 8009ad8 <__cvt+0x8c>
 8009ad0:	f1c6 0601 	rsb	r6, r6, #1
 8009ad4:	f8ca 6000 	str.w	r6, [sl]
 8009ad8:	f8da 3000 	ldr.w	r3, [sl]
 8009adc:	4499      	add	r9, r3
 8009ade:	2200      	movs	r2, #0
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	4629      	mov	r1, r5
 8009ae6:	f7f6 fff7 	bl	8000ad8 <__aeabi_dcmpeq>
 8009aea:	b108      	cbz	r0, 8009af0 <__cvt+0xa4>
 8009aec:	f8cd 900c 	str.w	r9, [sp, #12]
 8009af0:	2230      	movs	r2, #48	; 0x30
 8009af2:	9b03      	ldr	r3, [sp, #12]
 8009af4:	454b      	cmp	r3, r9
 8009af6:	d307      	bcc.n	8009b08 <__cvt+0xbc>
 8009af8:	9b03      	ldr	r3, [sp, #12]
 8009afa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009afc:	1bdb      	subs	r3, r3, r7
 8009afe:	4638      	mov	r0, r7
 8009b00:	6013      	str	r3, [r2, #0]
 8009b02:	b004      	add	sp, #16
 8009b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b08:	1c59      	adds	r1, r3, #1
 8009b0a:	9103      	str	r1, [sp, #12]
 8009b0c:	701a      	strb	r2, [r3, #0]
 8009b0e:	e7f0      	b.n	8009af2 <__cvt+0xa6>

08009b10 <__exponent>:
 8009b10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b12:	4603      	mov	r3, r0
 8009b14:	2900      	cmp	r1, #0
 8009b16:	bfb8      	it	lt
 8009b18:	4249      	neglt	r1, r1
 8009b1a:	f803 2b02 	strb.w	r2, [r3], #2
 8009b1e:	bfb4      	ite	lt
 8009b20:	222d      	movlt	r2, #45	; 0x2d
 8009b22:	222b      	movge	r2, #43	; 0x2b
 8009b24:	2909      	cmp	r1, #9
 8009b26:	7042      	strb	r2, [r0, #1]
 8009b28:	dd2a      	ble.n	8009b80 <__exponent+0x70>
 8009b2a:	f10d 0407 	add.w	r4, sp, #7
 8009b2e:	46a4      	mov	ip, r4
 8009b30:	270a      	movs	r7, #10
 8009b32:	46a6      	mov	lr, r4
 8009b34:	460a      	mov	r2, r1
 8009b36:	fb91 f6f7 	sdiv	r6, r1, r7
 8009b3a:	fb07 1516 	mls	r5, r7, r6, r1
 8009b3e:	3530      	adds	r5, #48	; 0x30
 8009b40:	2a63      	cmp	r2, #99	; 0x63
 8009b42:	f104 34ff 	add.w	r4, r4, #4294967295
 8009b46:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009b4a:	4631      	mov	r1, r6
 8009b4c:	dcf1      	bgt.n	8009b32 <__exponent+0x22>
 8009b4e:	3130      	adds	r1, #48	; 0x30
 8009b50:	f1ae 0502 	sub.w	r5, lr, #2
 8009b54:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009b58:	1c44      	adds	r4, r0, #1
 8009b5a:	4629      	mov	r1, r5
 8009b5c:	4561      	cmp	r1, ip
 8009b5e:	d30a      	bcc.n	8009b76 <__exponent+0x66>
 8009b60:	f10d 0209 	add.w	r2, sp, #9
 8009b64:	eba2 020e 	sub.w	r2, r2, lr
 8009b68:	4565      	cmp	r5, ip
 8009b6a:	bf88      	it	hi
 8009b6c:	2200      	movhi	r2, #0
 8009b6e:	4413      	add	r3, r2
 8009b70:	1a18      	subs	r0, r3, r0
 8009b72:	b003      	add	sp, #12
 8009b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b7a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009b7e:	e7ed      	b.n	8009b5c <__exponent+0x4c>
 8009b80:	2330      	movs	r3, #48	; 0x30
 8009b82:	3130      	adds	r1, #48	; 0x30
 8009b84:	7083      	strb	r3, [r0, #2]
 8009b86:	70c1      	strb	r1, [r0, #3]
 8009b88:	1d03      	adds	r3, r0, #4
 8009b8a:	e7f1      	b.n	8009b70 <__exponent+0x60>

08009b8c <_printf_float>:
 8009b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b90:	ed2d 8b02 	vpush	{d8}
 8009b94:	b08d      	sub	sp, #52	; 0x34
 8009b96:	460c      	mov	r4, r1
 8009b98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009b9c:	4616      	mov	r6, r2
 8009b9e:	461f      	mov	r7, r3
 8009ba0:	4605      	mov	r5, r0
 8009ba2:	f001 fa57 	bl	800b054 <_localeconv_r>
 8009ba6:	f8d0 a000 	ldr.w	sl, [r0]
 8009baa:	4650      	mov	r0, sl
 8009bac:	f7f6 fb18 	bl	80001e0 <strlen>
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	930a      	str	r3, [sp, #40]	; 0x28
 8009bb4:	6823      	ldr	r3, [r4, #0]
 8009bb6:	9305      	str	r3, [sp, #20]
 8009bb8:	f8d8 3000 	ldr.w	r3, [r8]
 8009bbc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009bc0:	3307      	adds	r3, #7
 8009bc2:	f023 0307 	bic.w	r3, r3, #7
 8009bc6:	f103 0208 	add.w	r2, r3, #8
 8009bca:	f8c8 2000 	str.w	r2, [r8]
 8009bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009bd6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009bda:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009bde:	9307      	str	r3, [sp, #28]
 8009be0:	f8cd 8018 	str.w	r8, [sp, #24]
 8009be4:	ee08 0a10 	vmov	s16, r0
 8009be8:	4b9f      	ldr	r3, [pc, #636]	; (8009e68 <_printf_float+0x2dc>)
 8009bea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009bee:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf2:	f7f6 ffa3 	bl	8000b3c <__aeabi_dcmpun>
 8009bf6:	bb88      	cbnz	r0, 8009c5c <_printf_float+0xd0>
 8009bf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009bfc:	4b9a      	ldr	r3, [pc, #616]	; (8009e68 <_printf_float+0x2dc>)
 8009bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8009c02:	f7f6 ff7d 	bl	8000b00 <__aeabi_dcmple>
 8009c06:	bb48      	cbnz	r0, 8009c5c <_printf_float+0xd0>
 8009c08:	2200      	movs	r2, #0
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	4640      	mov	r0, r8
 8009c0e:	4649      	mov	r1, r9
 8009c10:	f7f6 ff6c 	bl	8000aec <__aeabi_dcmplt>
 8009c14:	b110      	cbz	r0, 8009c1c <_printf_float+0x90>
 8009c16:	232d      	movs	r3, #45	; 0x2d
 8009c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c1c:	4b93      	ldr	r3, [pc, #588]	; (8009e6c <_printf_float+0x2e0>)
 8009c1e:	4894      	ldr	r0, [pc, #592]	; (8009e70 <_printf_float+0x2e4>)
 8009c20:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009c24:	bf94      	ite	ls
 8009c26:	4698      	movls	r8, r3
 8009c28:	4680      	movhi	r8, r0
 8009c2a:	2303      	movs	r3, #3
 8009c2c:	6123      	str	r3, [r4, #16]
 8009c2e:	9b05      	ldr	r3, [sp, #20]
 8009c30:	f023 0204 	bic.w	r2, r3, #4
 8009c34:	6022      	str	r2, [r4, #0]
 8009c36:	f04f 0900 	mov.w	r9, #0
 8009c3a:	9700      	str	r7, [sp, #0]
 8009c3c:	4633      	mov	r3, r6
 8009c3e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009c40:	4621      	mov	r1, r4
 8009c42:	4628      	mov	r0, r5
 8009c44:	f000 f9d8 	bl	8009ff8 <_printf_common>
 8009c48:	3001      	adds	r0, #1
 8009c4a:	f040 8090 	bne.w	8009d6e <_printf_float+0x1e2>
 8009c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c52:	b00d      	add	sp, #52	; 0x34
 8009c54:	ecbd 8b02 	vpop	{d8}
 8009c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c5c:	4642      	mov	r2, r8
 8009c5e:	464b      	mov	r3, r9
 8009c60:	4640      	mov	r0, r8
 8009c62:	4649      	mov	r1, r9
 8009c64:	f7f6 ff6a 	bl	8000b3c <__aeabi_dcmpun>
 8009c68:	b140      	cbz	r0, 8009c7c <_printf_float+0xf0>
 8009c6a:	464b      	mov	r3, r9
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	bfbc      	itt	lt
 8009c70:	232d      	movlt	r3, #45	; 0x2d
 8009c72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009c76:	487f      	ldr	r0, [pc, #508]	; (8009e74 <_printf_float+0x2e8>)
 8009c78:	4b7f      	ldr	r3, [pc, #508]	; (8009e78 <_printf_float+0x2ec>)
 8009c7a:	e7d1      	b.n	8009c20 <_printf_float+0x94>
 8009c7c:	6863      	ldr	r3, [r4, #4]
 8009c7e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009c82:	9206      	str	r2, [sp, #24]
 8009c84:	1c5a      	adds	r2, r3, #1
 8009c86:	d13f      	bne.n	8009d08 <_printf_float+0x17c>
 8009c88:	2306      	movs	r3, #6
 8009c8a:	6063      	str	r3, [r4, #4]
 8009c8c:	9b05      	ldr	r3, [sp, #20]
 8009c8e:	6861      	ldr	r1, [r4, #4]
 8009c90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009c94:	2300      	movs	r3, #0
 8009c96:	9303      	str	r3, [sp, #12]
 8009c98:	ab0a      	add	r3, sp, #40	; 0x28
 8009c9a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009c9e:	ab09      	add	r3, sp, #36	; 0x24
 8009ca0:	ec49 8b10 	vmov	d0, r8, r9
 8009ca4:	9300      	str	r3, [sp, #0]
 8009ca6:	6022      	str	r2, [r4, #0]
 8009ca8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009cac:	4628      	mov	r0, r5
 8009cae:	f7ff fecd 	bl	8009a4c <__cvt>
 8009cb2:	9b06      	ldr	r3, [sp, #24]
 8009cb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009cb6:	2b47      	cmp	r3, #71	; 0x47
 8009cb8:	4680      	mov	r8, r0
 8009cba:	d108      	bne.n	8009cce <_printf_float+0x142>
 8009cbc:	1cc8      	adds	r0, r1, #3
 8009cbe:	db02      	blt.n	8009cc6 <_printf_float+0x13a>
 8009cc0:	6863      	ldr	r3, [r4, #4]
 8009cc2:	4299      	cmp	r1, r3
 8009cc4:	dd41      	ble.n	8009d4a <_printf_float+0x1be>
 8009cc6:	f1ab 0b02 	sub.w	fp, fp, #2
 8009cca:	fa5f fb8b 	uxtb.w	fp, fp
 8009cce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009cd2:	d820      	bhi.n	8009d16 <_printf_float+0x18a>
 8009cd4:	3901      	subs	r1, #1
 8009cd6:	465a      	mov	r2, fp
 8009cd8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009cdc:	9109      	str	r1, [sp, #36]	; 0x24
 8009cde:	f7ff ff17 	bl	8009b10 <__exponent>
 8009ce2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ce4:	1813      	adds	r3, r2, r0
 8009ce6:	2a01      	cmp	r2, #1
 8009ce8:	4681      	mov	r9, r0
 8009cea:	6123      	str	r3, [r4, #16]
 8009cec:	dc02      	bgt.n	8009cf4 <_printf_float+0x168>
 8009cee:	6822      	ldr	r2, [r4, #0]
 8009cf0:	07d2      	lsls	r2, r2, #31
 8009cf2:	d501      	bpl.n	8009cf8 <_printf_float+0x16c>
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	6123      	str	r3, [r4, #16]
 8009cf8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d09c      	beq.n	8009c3a <_printf_float+0xae>
 8009d00:	232d      	movs	r3, #45	; 0x2d
 8009d02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d06:	e798      	b.n	8009c3a <_printf_float+0xae>
 8009d08:	9a06      	ldr	r2, [sp, #24]
 8009d0a:	2a47      	cmp	r2, #71	; 0x47
 8009d0c:	d1be      	bne.n	8009c8c <_printf_float+0x100>
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d1bc      	bne.n	8009c8c <_printf_float+0x100>
 8009d12:	2301      	movs	r3, #1
 8009d14:	e7b9      	b.n	8009c8a <_printf_float+0xfe>
 8009d16:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009d1a:	d118      	bne.n	8009d4e <_printf_float+0x1c2>
 8009d1c:	2900      	cmp	r1, #0
 8009d1e:	6863      	ldr	r3, [r4, #4]
 8009d20:	dd0b      	ble.n	8009d3a <_printf_float+0x1ae>
 8009d22:	6121      	str	r1, [r4, #16]
 8009d24:	b913      	cbnz	r3, 8009d2c <_printf_float+0x1a0>
 8009d26:	6822      	ldr	r2, [r4, #0]
 8009d28:	07d0      	lsls	r0, r2, #31
 8009d2a:	d502      	bpl.n	8009d32 <_printf_float+0x1a6>
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	440b      	add	r3, r1
 8009d30:	6123      	str	r3, [r4, #16]
 8009d32:	65a1      	str	r1, [r4, #88]	; 0x58
 8009d34:	f04f 0900 	mov.w	r9, #0
 8009d38:	e7de      	b.n	8009cf8 <_printf_float+0x16c>
 8009d3a:	b913      	cbnz	r3, 8009d42 <_printf_float+0x1b6>
 8009d3c:	6822      	ldr	r2, [r4, #0]
 8009d3e:	07d2      	lsls	r2, r2, #31
 8009d40:	d501      	bpl.n	8009d46 <_printf_float+0x1ba>
 8009d42:	3302      	adds	r3, #2
 8009d44:	e7f4      	b.n	8009d30 <_printf_float+0x1a4>
 8009d46:	2301      	movs	r3, #1
 8009d48:	e7f2      	b.n	8009d30 <_printf_float+0x1a4>
 8009d4a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d50:	4299      	cmp	r1, r3
 8009d52:	db05      	blt.n	8009d60 <_printf_float+0x1d4>
 8009d54:	6823      	ldr	r3, [r4, #0]
 8009d56:	6121      	str	r1, [r4, #16]
 8009d58:	07d8      	lsls	r0, r3, #31
 8009d5a:	d5ea      	bpl.n	8009d32 <_printf_float+0x1a6>
 8009d5c:	1c4b      	adds	r3, r1, #1
 8009d5e:	e7e7      	b.n	8009d30 <_printf_float+0x1a4>
 8009d60:	2900      	cmp	r1, #0
 8009d62:	bfd4      	ite	le
 8009d64:	f1c1 0202 	rsble	r2, r1, #2
 8009d68:	2201      	movgt	r2, #1
 8009d6a:	4413      	add	r3, r2
 8009d6c:	e7e0      	b.n	8009d30 <_printf_float+0x1a4>
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	055a      	lsls	r2, r3, #21
 8009d72:	d407      	bmi.n	8009d84 <_printf_float+0x1f8>
 8009d74:	6923      	ldr	r3, [r4, #16]
 8009d76:	4642      	mov	r2, r8
 8009d78:	4631      	mov	r1, r6
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	47b8      	blx	r7
 8009d7e:	3001      	adds	r0, #1
 8009d80:	d12c      	bne.n	8009ddc <_printf_float+0x250>
 8009d82:	e764      	b.n	8009c4e <_printf_float+0xc2>
 8009d84:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009d88:	f240 80e0 	bls.w	8009f4c <_printf_float+0x3c0>
 8009d8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009d90:	2200      	movs	r2, #0
 8009d92:	2300      	movs	r3, #0
 8009d94:	f7f6 fea0 	bl	8000ad8 <__aeabi_dcmpeq>
 8009d98:	2800      	cmp	r0, #0
 8009d9a:	d034      	beq.n	8009e06 <_printf_float+0x27a>
 8009d9c:	4a37      	ldr	r2, [pc, #220]	; (8009e7c <_printf_float+0x2f0>)
 8009d9e:	2301      	movs	r3, #1
 8009da0:	4631      	mov	r1, r6
 8009da2:	4628      	mov	r0, r5
 8009da4:	47b8      	blx	r7
 8009da6:	3001      	adds	r0, #1
 8009da8:	f43f af51 	beq.w	8009c4e <_printf_float+0xc2>
 8009dac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009db0:	429a      	cmp	r2, r3
 8009db2:	db02      	blt.n	8009dba <_printf_float+0x22e>
 8009db4:	6823      	ldr	r3, [r4, #0]
 8009db6:	07d8      	lsls	r0, r3, #31
 8009db8:	d510      	bpl.n	8009ddc <_printf_float+0x250>
 8009dba:	ee18 3a10 	vmov	r3, s16
 8009dbe:	4652      	mov	r2, sl
 8009dc0:	4631      	mov	r1, r6
 8009dc2:	4628      	mov	r0, r5
 8009dc4:	47b8      	blx	r7
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	f43f af41 	beq.w	8009c4e <_printf_float+0xc2>
 8009dcc:	f04f 0800 	mov.w	r8, #0
 8009dd0:	f104 091a 	add.w	r9, r4, #26
 8009dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dd6:	3b01      	subs	r3, #1
 8009dd8:	4543      	cmp	r3, r8
 8009dda:	dc09      	bgt.n	8009df0 <_printf_float+0x264>
 8009ddc:	6823      	ldr	r3, [r4, #0]
 8009dde:	079b      	lsls	r3, r3, #30
 8009de0:	f100 8105 	bmi.w	8009fee <_printf_float+0x462>
 8009de4:	68e0      	ldr	r0, [r4, #12]
 8009de6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009de8:	4298      	cmp	r0, r3
 8009dea:	bfb8      	it	lt
 8009dec:	4618      	movlt	r0, r3
 8009dee:	e730      	b.n	8009c52 <_printf_float+0xc6>
 8009df0:	2301      	movs	r3, #1
 8009df2:	464a      	mov	r2, r9
 8009df4:	4631      	mov	r1, r6
 8009df6:	4628      	mov	r0, r5
 8009df8:	47b8      	blx	r7
 8009dfa:	3001      	adds	r0, #1
 8009dfc:	f43f af27 	beq.w	8009c4e <_printf_float+0xc2>
 8009e00:	f108 0801 	add.w	r8, r8, #1
 8009e04:	e7e6      	b.n	8009dd4 <_printf_float+0x248>
 8009e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	dc39      	bgt.n	8009e80 <_printf_float+0x2f4>
 8009e0c:	4a1b      	ldr	r2, [pc, #108]	; (8009e7c <_printf_float+0x2f0>)
 8009e0e:	2301      	movs	r3, #1
 8009e10:	4631      	mov	r1, r6
 8009e12:	4628      	mov	r0, r5
 8009e14:	47b8      	blx	r7
 8009e16:	3001      	adds	r0, #1
 8009e18:	f43f af19 	beq.w	8009c4e <_printf_float+0xc2>
 8009e1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e20:	4313      	orrs	r3, r2
 8009e22:	d102      	bne.n	8009e2a <_printf_float+0x29e>
 8009e24:	6823      	ldr	r3, [r4, #0]
 8009e26:	07d9      	lsls	r1, r3, #31
 8009e28:	d5d8      	bpl.n	8009ddc <_printf_float+0x250>
 8009e2a:	ee18 3a10 	vmov	r3, s16
 8009e2e:	4652      	mov	r2, sl
 8009e30:	4631      	mov	r1, r6
 8009e32:	4628      	mov	r0, r5
 8009e34:	47b8      	blx	r7
 8009e36:	3001      	adds	r0, #1
 8009e38:	f43f af09 	beq.w	8009c4e <_printf_float+0xc2>
 8009e3c:	f04f 0900 	mov.w	r9, #0
 8009e40:	f104 0a1a 	add.w	sl, r4, #26
 8009e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e46:	425b      	negs	r3, r3
 8009e48:	454b      	cmp	r3, r9
 8009e4a:	dc01      	bgt.n	8009e50 <_printf_float+0x2c4>
 8009e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e4e:	e792      	b.n	8009d76 <_printf_float+0x1ea>
 8009e50:	2301      	movs	r3, #1
 8009e52:	4652      	mov	r2, sl
 8009e54:	4631      	mov	r1, r6
 8009e56:	4628      	mov	r0, r5
 8009e58:	47b8      	blx	r7
 8009e5a:	3001      	adds	r0, #1
 8009e5c:	f43f aef7 	beq.w	8009c4e <_printf_float+0xc2>
 8009e60:	f109 0901 	add.w	r9, r9, #1
 8009e64:	e7ee      	b.n	8009e44 <_printf_float+0x2b8>
 8009e66:	bf00      	nop
 8009e68:	7fefffff 	.word	0x7fefffff
 8009e6c:	0800c89c 	.word	0x0800c89c
 8009e70:	0800c8a0 	.word	0x0800c8a0
 8009e74:	0800c8a8 	.word	0x0800c8a8
 8009e78:	0800c8a4 	.word	0x0800c8a4
 8009e7c:	0800c8ac 	.word	0x0800c8ac
 8009e80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009e84:	429a      	cmp	r2, r3
 8009e86:	bfa8      	it	ge
 8009e88:	461a      	movge	r2, r3
 8009e8a:	2a00      	cmp	r2, #0
 8009e8c:	4691      	mov	r9, r2
 8009e8e:	dc37      	bgt.n	8009f00 <_printf_float+0x374>
 8009e90:	f04f 0b00 	mov.w	fp, #0
 8009e94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e98:	f104 021a 	add.w	r2, r4, #26
 8009e9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009e9e:	9305      	str	r3, [sp, #20]
 8009ea0:	eba3 0309 	sub.w	r3, r3, r9
 8009ea4:	455b      	cmp	r3, fp
 8009ea6:	dc33      	bgt.n	8009f10 <_printf_float+0x384>
 8009ea8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009eac:	429a      	cmp	r2, r3
 8009eae:	db3b      	blt.n	8009f28 <_printf_float+0x39c>
 8009eb0:	6823      	ldr	r3, [r4, #0]
 8009eb2:	07da      	lsls	r2, r3, #31
 8009eb4:	d438      	bmi.n	8009f28 <_printf_float+0x39c>
 8009eb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eb8:	9a05      	ldr	r2, [sp, #20]
 8009eba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ebc:	1a9a      	subs	r2, r3, r2
 8009ebe:	eba3 0901 	sub.w	r9, r3, r1
 8009ec2:	4591      	cmp	r9, r2
 8009ec4:	bfa8      	it	ge
 8009ec6:	4691      	movge	r9, r2
 8009ec8:	f1b9 0f00 	cmp.w	r9, #0
 8009ecc:	dc35      	bgt.n	8009f3a <_printf_float+0x3ae>
 8009ece:	f04f 0800 	mov.w	r8, #0
 8009ed2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ed6:	f104 0a1a 	add.w	sl, r4, #26
 8009eda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ede:	1a9b      	subs	r3, r3, r2
 8009ee0:	eba3 0309 	sub.w	r3, r3, r9
 8009ee4:	4543      	cmp	r3, r8
 8009ee6:	f77f af79 	ble.w	8009ddc <_printf_float+0x250>
 8009eea:	2301      	movs	r3, #1
 8009eec:	4652      	mov	r2, sl
 8009eee:	4631      	mov	r1, r6
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	47b8      	blx	r7
 8009ef4:	3001      	adds	r0, #1
 8009ef6:	f43f aeaa 	beq.w	8009c4e <_printf_float+0xc2>
 8009efa:	f108 0801 	add.w	r8, r8, #1
 8009efe:	e7ec      	b.n	8009eda <_printf_float+0x34e>
 8009f00:	4613      	mov	r3, r2
 8009f02:	4631      	mov	r1, r6
 8009f04:	4642      	mov	r2, r8
 8009f06:	4628      	mov	r0, r5
 8009f08:	47b8      	blx	r7
 8009f0a:	3001      	adds	r0, #1
 8009f0c:	d1c0      	bne.n	8009e90 <_printf_float+0x304>
 8009f0e:	e69e      	b.n	8009c4e <_printf_float+0xc2>
 8009f10:	2301      	movs	r3, #1
 8009f12:	4631      	mov	r1, r6
 8009f14:	4628      	mov	r0, r5
 8009f16:	9205      	str	r2, [sp, #20]
 8009f18:	47b8      	blx	r7
 8009f1a:	3001      	adds	r0, #1
 8009f1c:	f43f ae97 	beq.w	8009c4e <_printf_float+0xc2>
 8009f20:	9a05      	ldr	r2, [sp, #20]
 8009f22:	f10b 0b01 	add.w	fp, fp, #1
 8009f26:	e7b9      	b.n	8009e9c <_printf_float+0x310>
 8009f28:	ee18 3a10 	vmov	r3, s16
 8009f2c:	4652      	mov	r2, sl
 8009f2e:	4631      	mov	r1, r6
 8009f30:	4628      	mov	r0, r5
 8009f32:	47b8      	blx	r7
 8009f34:	3001      	adds	r0, #1
 8009f36:	d1be      	bne.n	8009eb6 <_printf_float+0x32a>
 8009f38:	e689      	b.n	8009c4e <_printf_float+0xc2>
 8009f3a:	9a05      	ldr	r2, [sp, #20]
 8009f3c:	464b      	mov	r3, r9
 8009f3e:	4442      	add	r2, r8
 8009f40:	4631      	mov	r1, r6
 8009f42:	4628      	mov	r0, r5
 8009f44:	47b8      	blx	r7
 8009f46:	3001      	adds	r0, #1
 8009f48:	d1c1      	bne.n	8009ece <_printf_float+0x342>
 8009f4a:	e680      	b.n	8009c4e <_printf_float+0xc2>
 8009f4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f4e:	2a01      	cmp	r2, #1
 8009f50:	dc01      	bgt.n	8009f56 <_printf_float+0x3ca>
 8009f52:	07db      	lsls	r3, r3, #31
 8009f54:	d538      	bpl.n	8009fc8 <_printf_float+0x43c>
 8009f56:	2301      	movs	r3, #1
 8009f58:	4642      	mov	r2, r8
 8009f5a:	4631      	mov	r1, r6
 8009f5c:	4628      	mov	r0, r5
 8009f5e:	47b8      	blx	r7
 8009f60:	3001      	adds	r0, #1
 8009f62:	f43f ae74 	beq.w	8009c4e <_printf_float+0xc2>
 8009f66:	ee18 3a10 	vmov	r3, s16
 8009f6a:	4652      	mov	r2, sl
 8009f6c:	4631      	mov	r1, r6
 8009f6e:	4628      	mov	r0, r5
 8009f70:	47b8      	blx	r7
 8009f72:	3001      	adds	r0, #1
 8009f74:	f43f ae6b 	beq.w	8009c4e <_printf_float+0xc2>
 8009f78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	2300      	movs	r3, #0
 8009f80:	f7f6 fdaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f84:	b9d8      	cbnz	r0, 8009fbe <_printf_float+0x432>
 8009f86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f88:	f108 0201 	add.w	r2, r8, #1
 8009f8c:	3b01      	subs	r3, #1
 8009f8e:	4631      	mov	r1, r6
 8009f90:	4628      	mov	r0, r5
 8009f92:	47b8      	blx	r7
 8009f94:	3001      	adds	r0, #1
 8009f96:	d10e      	bne.n	8009fb6 <_printf_float+0x42a>
 8009f98:	e659      	b.n	8009c4e <_printf_float+0xc2>
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	4652      	mov	r2, sl
 8009f9e:	4631      	mov	r1, r6
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	47b8      	blx	r7
 8009fa4:	3001      	adds	r0, #1
 8009fa6:	f43f ae52 	beq.w	8009c4e <_printf_float+0xc2>
 8009faa:	f108 0801 	add.w	r8, r8, #1
 8009fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fb0:	3b01      	subs	r3, #1
 8009fb2:	4543      	cmp	r3, r8
 8009fb4:	dcf1      	bgt.n	8009f9a <_printf_float+0x40e>
 8009fb6:	464b      	mov	r3, r9
 8009fb8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009fbc:	e6dc      	b.n	8009d78 <_printf_float+0x1ec>
 8009fbe:	f04f 0800 	mov.w	r8, #0
 8009fc2:	f104 0a1a 	add.w	sl, r4, #26
 8009fc6:	e7f2      	b.n	8009fae <_printf_float+0x422>
 8009fc8:	2301      	movs	r3, #1
 8009fca:	4642      	mov	r2, r8
 8009fcc:	e7df      	b.n	8009f8e <_printf_float+0x402>
 8009fce:	2301      	movs	r3, #1
 8009fd0:	464a      	mov	r2, r9
 8009fd2:	4631      	mov	r1, r6
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	47b8      	blx	r7
 8009fd8:	3001      	adds	r0, #1
 8009fda:	f43f ae38 	beq.w	8009c4e <_printf_float+0xc2>
 8009fde:	f108 0801 	add.w	r8, r8, #1
 8009fe2:	68e3      	ldr	r3, [r4, #12]
 8009fe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009fe6:	1a5b      	subs	r3, r3, r1
 8009fe8:	4543      	cmp	r3, r8
 8009fea:	dcf0      	bgt.n	8009fce <_printf_float+0x442>
 8009fec:	e6fa      	b.n	8009de4 <_printf_float+0x258>
 8009fee:	f04f 0800 	mov.w	r8, #0
 8009ff2:	f104 0919 	add.w	r9, r4, #25
 8009ff6:	e7f4      	b.n	8009fe2 <_printf_float+0x456>

08009ff8 <_printf_common>:
 8009ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ffc:	4616      	mov	r6, r2
 8009ffe:	4699      	mov	r9, r3
 800a000:	688a      	ldr	r2, [r1, #8]
 800a002:	690b      	ldr	r3, [r1, #16]
 800a004:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a008:	4293      	cmp	r3, r2
 800a00a:	bfb8      	it	lt
 800a00c:	4613      	movlt	r3, r2
 800a00e:	6033      	str	r3, [r6, #0]
 800a010:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a014:	4607      	mov	r7, r0
 800a016:	460c      	mov	r4, r1
 800a018:	b10a      	cbz	r2, 800a01e <_printf_common+0x26>
 800a01a:	3301      	adds	r3, #1
 800a01c:	6033      	str	r3, [r6, #0]
 800a01e:	6823      	ldr	r3, [r4, #0]
 800a020:	0699      	lsls	r1, r3, #26
 800a022:	bf42      	ittt	mi
 800a024:	6833      	ldrmi	r3, [r6, #0]
 800a026:	3302      	addmi	r3, #2
 800a028:	6033      	strmi	r3, [r6, #0]
 800a02a:	6825      	ldr	r5, [r4, #0]
 800a02c:	f015 0506 	ands.w	r5, r5, #6
 800a030:	d106      	bne.n	800a040 <_printf_common+0x48>
 800a032:	f104 0a19 	add.w	sl, r4, #25
 800a036:	68e3      	ldr	r3, [r4, #12]
 800a038:	6832      	ldr	r2, [r6, #0]
 800a03a:	1a9b      	subs	r3, r3, r2
 800a03c:	42ab      	cmp	r3, r5
 800a03e:	dc26      	bgt.n	800a08e <_printf_common+0x96>
 800a040:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a044:	1e13      	subs	r3, r2, #0
 800a046:	6822      	ldr	r2, [r4, #0]
 800a048:	bf18      	it	ne
 800a04a:	2301      	movne	r3, #1
 800a04c:	0692      	lsls	r2, r2, #26
 800a04e:	d42b      	bmi.n	800a0a8 <_printf_common+0xb0>
 800a050:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a054:	4649      	mov	r1, r9
 800a056:	4638      	mov	r0, r7
 800a058:	47c0      	blx	r8
 800a05a:	3001      	adds	r0, #1
 800a05c:	d01e      	beq.n	800a09c <_printf_common+0xa4>
 800a05e:	6823      	ldr	r3, [r4, #0]
 800a060:	68e5      	ldr	r5, [r4, #12]
 800a062:	6832      	ldr	r2, [r6, #0]
 800a064:	f003 0306 	and.w	r3, r3, #6
 800a068:	2b04      	cmp	r3, #4
 800a06a:	bf08      	it	eq
 800a06c:	1aad      	subeq	r5, r5, r2
 800a06e:	68a3      	ldr	r3, [r4, #8]
 800a070:	6922      	ldr	r2, [r4, #16]
 800a072:	bf0c      	ite	eq
 800a074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a078:	2500      	movne	r5, #0
 800a07a:	4293      	cmp	r3, r2
 800a07c:	bfc4      	itt	gt
 800a07e:	1a9b      	subgt	r3, r3, r2
 800a080:	18ed      	addgt	r5, r5, r3
 800a082:	2600      	movs	r6, #0
 800a084:	341a      	adds	r4, #26
 800a086:	42b5      	cmp	r5, r6
 800a088:	d11a      	bne.n	800a0c0 <_printf_common+0xc8>
 800a08a:	2000      	movs	r0, #0
 800a08c:	e008      	b.n	800a0a0 <_printf_common+0xa8>
 800a08e:	2301      	movs	r3, #1
 800a090:	4652      	mov	r2, sl
 800a092:	4649      	mov	r1, r9
 800a094:	4638      	mov	r0, r7
 800a096:	47c0      	blx	r8
 800a098:	3001      	adds	r0, #1
 800a09a:	d103      	bne.n	800a0a4 <_printf_common+0xac>
 800a09c:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0a4:	3501      	adds	r5, #1
 800a0a6:	e7c6      	b.n	800a036 <_printf_common+0x3e>
 800a0a8:	18e1      	adds	r1, r4, r3
 800a0aa:	1c5a      	adds	r2, r3, #1
 800a0ac:	2030      	movs	r0, #48	; 0x30
 800a0ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a0b2:	4422      	add	r2, r4
 800a0b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a0b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a0bc:	3302      	adds	r3, #2
 800a0be:	e7c7      	b.n	800a050 <_printf_common+0x58>
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	4622      	mov	r2, r4
 800a0c4:	4649      	mov	r1, r9
 800a0c6:	4638      	mov	r0, r7
 800a0c8:	47c0      	blx	r8
 800a0ca:	3001      	adds	r0, #1
 800a0cc:	d0e6      	beq.n	800a09c <_printf_common+0xa4>
 800a0ce:	3601      	adds	r6, #1
 800a0d0:	e7d9      	b.n	800a086 <_printf_common+0x8e>
	...

0800a0d4 <_printf_i>:
 800a0d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0d8:	7e0f      	ldrb	r7, [r1, #24]
 800a0da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a0dc:	2f78      	cmp	r7, #120	; 0x78
 800a0de:	4691      	mov	r9, r2
 800a0e0:	4680      	mov	r8, r0
 800a0e2:	460c      	mov	r4, r1
 800a0e4:	469a      	mov	sl, r3
 800a0e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a0ea:	d807      	bhi.n	800a0fc <_printf_i+0x28>
 800a0ec:	2f62      	cmp	r7, #98	; 0x62
 800a0ee:	d80a      	bhi.n	800a106 <_printf_i+0x32>
 800a0f0:	2f00      	cmp	r7, #0
 800a0f2:	f000 80d8 	beq.w	800a2a6 <_printf_i+0x1d2>
 800a0f6:	2f58      	cmp	r7, #88	; 0x58
 800a0f8:	f000 80a3 	beq.w	800a242 <_printf_i+0x16e>
 800a0fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a100:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a104:	e03a      	b.n	800a17c <_printf_i+0xa8>
 800a106:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a10a:	2b15      	cmp	r3, #21
 800a10c:	d8f6      	bhi.n	800a0fc <_printf_i+0x28>
 800a10e:	a101      	add	r1, pc, #4	; (adr r1, 800a114 <_printf_i+0x40>)
 800a110:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a114:	0800a16d 	.word	0x0800a16d
 800a118:	0800a181 	.word	0x0800a181
 800a11c:	0800a0fd 	.word	0x0800a0fd
 800a120:	0800a0fd 	.word	0x0800a0fd
 800a124:	0800a0fd 	.word	0x0800a0fd
 800a128:	0800a0fd 	.word	0x0800a0fd
 800a12c:	0800a181 	.word	0x0800a181
 800a130:	0800a0fd 	.word	0x0800a0fd
 800a134:	0800a0fd 	.word	0x0800a0fd
 800a138:	0800a0fd 	.word	0x0800a0fd
 800a13c:	0800a0fd 	.word	0x0800a0fd
 800a140:	0800a28d 	.word	0x0800a28d
 800a144:	0800a1b1 	.word	0x0800a1b1
 800a148:	0800a26f 	.word	0x0800a26f
 800a14c:	0800a0fd 	.word	0x0800a0fd
 800a150:	0800a0fd 	.word	0x0800a0fd
 800a154:	0800a2af 	.word	0x0800a2af
 800a158:	0800a0fd 	.word	0x0800a0fd
 800a15c:	0800a1b1 	.word	0x0800a1b1
 800a160:	0800a0fd 	.word	0x0800a0fd
 800a164:	0800a0fd 	.word	0x0800a0fd
 800a168:	0800a277 	.word	0x0800a277
 800a16c:	682b      	ldr	r3, [r5, #0]
 800a16e:	1d1a      	adds	r2, r3, #4
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	602a      	str	r2, [r5, #0]
 800a174:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a178:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a17c:	2301      	movs	r3, #1
 800a17e:	e0a3      	b.n	800a2c8 <_printf_i+0x1f4>
 800a180:	6820      	ldr	r0, [r4, #0]
 800a182:	6829      	ldr	r1, [r5, #0]
 800a184:	0606      	lsls	r6, r0, #24
 800a186:	f101 0304 	add.w	r3, r1, #4
 800a18a:	d50a      	bpl.n	800a1a2 <_printf_i+0xce>
 800a18c:	680e      	ldr	r6, [r1, #0]
 800a18e:	602b      	str	r3, [r5, #0]
 800a190:	2e00      	cmp	r6, #0
 800a192:	da03      	bge.n	800a19c <_printf_i+0xc8>
 800a194:	232d      	movs	r3, #45	; 0x2d
 800a196:	4276      	negs	r6, r6
 800a198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a19c:	485e      	ldr	r0, [pc, #376]	; (800a318 <_printf_i+0x244>)
 800a19e:	230a      	movs	r3, #10
 800a1a0:	e019      	b.n	800a1d6 <_printf_i+0x102>
 800a1a2:	680e      	ldr	r6, [r1, #0]
 800a1a4:	602b      	str	r3, [r5, #0]
 800a1a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a1aa:	bf18      	it	ne
 800a1ac:	b236      	sxthne	r6, r6
 800a1ae:	e7ef      	b.n	800a190 <_printf_i+0xbc>
 800a1b0:	682b      	ldr	r3, [r5, #0]
 800a1b2:	6820      	ldr	r0, [r4, #0]
 800a1b4:	1d19      	adds	r1, r3, #4
 800a1b6:	6029      	str	r1, [r5, #0]
 800a1b8:	0601      	lsls	r1, r0, #24
 800a1ba:	d501      	bpl.n	800a1c0 <_printf_i+0xec>
 800a1bc:	681e      	ldr	r6, [r3, #0]
 800a1be:	e002      	b.n	800a1c6 <_printf_i+0xf2>
 800a1c0:	0646      	lsls	r6, r0, #25
 800a1c2:	d5fb      	bpl.n	800a1bc <_printf_i+0xe8>
 800a1c4:	881e      	ldrh	r6, [r3, #0]
 800a1c6:	4854      	ldr	r0, [pc, #336]	; (800a318 <_printf_i+0x244>)
 800a1c8:	2f6f      	cmp	r7, #111	; 0x6f
 800a1ca:	bf0c      	ite	eq
 800a1cc:	2308      	moveq	r3, #8
 800a1ce:	230a      	movne	r3, #10
 800a1d0:	2100      	movs	r1, #0
 800a1d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a1d6:	6865      	ldr	r5, [r4, #4]
 800a1d8:	60a5      	str	r5, [r4, #8]
 800a1da:	2d00      	cmp	r5, #0
 800a1dc:	bfa2      	ittt	ge
 800a1de:	6821      	ldrge	r1, [r4, #0]
 800a1e0:	f021 0104 	bicge.w	r1, r1, #4
 800a1e4:	6021      	strge	r1, [r4, #0]
 800a1e6:	b90e      	cbnz	r6, 800a1ec <_printf_i+0x118>
 800a1e8:	2d00      	cmp	r5, #0
 800a1ea:	d04d      	beq.n	800a288 <_printf_i+0x1b4>
 800a1ec:	4615      	mov	r5, r2
 800a1ee:	fbb6 f1f3 	udiv	r1, r6, r3
 800a1f2:	fb03 6711 	mls	r7, r3, r1, r6
 800a1f6:	5dc7      	ldrb	r7, [r0, r7]
 800a1f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a1fc:	4637      	mov	r7, r6
 800a1fe:	42bb      	cmp	r3, r7
 800a200:	460e      	mov	r6, r1
 800a202:	d9f4      	bls.n	800a1ee <_printf_i+0x11a>
 800a204:	2b08      	cmp	r3, #8
 800a206:	d10b      	bne.n	800a220 <_printf_i+0x14c>
 800a208:	6823      	ldr	r3, [r4, #0]
 800a20a:	07de      	lsls	r6, r3, #31
 800a20c:	d508      	bpl.n	800a220 <_printf_i+0x14c>
 800a20e:	6923      	ldr	r3, [r4, #16]
 800a210:	6861      	ldr	r1, [r4, #4]
 800a212:	4299      	cmp	r1, r3
 800a214:	bfde      	ittt	le
 800a216:	2330      	movle	r3, #48	; 0x30
 800a218:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a21c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a220:	1b52      	subs	r2, r2, r5
 800a222:	6122      	str	r2, [r4, #16]
 800a224:	f8cd a000 	str.w	sl, [sp]
 800a228:	464b      	mov	r3, r9
 800a22a:	aa03      	add	r2, sp, #12
 800a22c:	4621      	mov	r1, r4
 800a22e:	4640      	mov	r0, r8
 800a230:	f7ff fee2 	bl	8009ff8 <_printf_common>
 800a234:	3001      	adds	r0, #1
 800a236:	d14c      	bne.n	800a2d2 <_printf_i+0x1fe>
 800a238:	f04f 30ff 	mov.w	r0, #4294967295
 800a23c:	b004      	add	sp, #16
 800a23e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a242:	4835      	ldr	r0, [pc, #212]	; (800a318 <_printf_i+0x244>)
 800a244:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a248:	6829      	ldr	r1, [r5, #0]
 800a24a:	6823      	ldr	r3, [r4, #0]
 800a24c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a250:	6029      	str	r1, [r5, #0]
 800a252:	061d      	lsls	r5, r3, #24
 800a254:	d514      	bpl.n	800a280 <_printf_i+0x1ac>
 800a256:	07df      	lsls	r7, r3, #31
 800a258:	bf44      	itt	mi
 800a25a:	f043 0320 	orrmi.w	r3, r3, #32
 800a25e:	6023      	strmi	r3, [r4, #0]
 800a260:	b91e      	cbnz	r6, 800a26a <_printf_i+0x196>
 800a262:	6823      	ldr	r3, [r4, #0]
 800a264:	f023 0320 	bic.w	r3, r3, #32
 800a268:	6023      	str	r3, [r4, #0]
 800a26a:	2310      	movs	r3, #16
 800a26c:	e7b0      	b.n	800a1d0 <_printf_i+0xfc>
 800a26e:	6823      	ldr	r3, [r4, #0]
 800a270:	f043 0320 	orr.w	r3, r3, #32
 800a274:	6023      	str	r3, [r4, #0]
 800a276:	2378      	movs	r3, #120	; 0x78
 800a278:	4828      	ldr	r0, [pc, #160]	; (800a31c <_printf_i+0x248>)
 800a27a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a27e:	e7e3      	b.n	800a248 <_printf_i+0x174>
 800a280:	0659      	lsls	r1, r3, #25
 800a282:	bf48      	it	mi
 800a284:	b2b6      	uxthmi	r6, r6
 800a286:	e7e6      	b.n	800a256 <_printf_i+0x182>
 800a288:	4615      	mov	r5, r2
 800a28a:	e7bb      	b.n	800a204 <_printf_i+0x130>
 800a28c:	682b      	ldr	r3, [r5, #0]
 800a28e:	6826      	ldr	r6, [r4, #0]
 800a290:	6961      	ldr	r1, [r4, #20]
 800a292:	1d18      	adds	r0, r3, #4
 800a294:	6028      	str	r0, [r5, #0]
 800a296:	0635      	lsls	r5, r6, #24
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	d501      	bpl.n	800a2a0 <_printf_i+0x1cc>
 800a29c:	6019      	str	r1, [r3, #0]
 800a29e:	e002      	b.n	800a2a6 <_printf_i+0x1d2>
 800a2a0:	0670      	lsls	r0, r6, #25
 800a2a2:	d5fb      	bpl.n	800a29c <_printf_i+0x1c8>
 800a2a4:	8019      	strh	r1, [r3, #0]
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	6123      	str	r3, [r4, #16]
 800a2aa:	4615      	mov	r5, r2
 800a2ac:	e7ba      	b.n	800a224 <_printf_i+0x150>
 800a2ae:	682b      	ldr	r3, [r5, #0]
 800a2b0:	1d1a      	adds	r2, r3, #4
 800a2b2:	602a      	str	r2, [r5, #0]
 800a2b4:	681d      	ldr	r5, [r3, #0]
 800a2b6:	6862      	ldr	r2, [r4, #4]
 800a2b8:	2100      	movs	r1, #0
 800a2ba:	4628      	mov	r0, r5
 800a2bc:	f7f5 ff98 	bl	80001f0 <memchr>
 800a2c0:	b108      	cbz	r0, 800a2c6 <_printf_i+0x1f2>
 800a2c2:	1b40      	subs	r0, r0, r5
 800a2c4:	6060      	str	r0, [r4, #4]
 800a2c6:	6863      	ldr	r3, [r4, #4]
 800a2c8:	6123      	str	r3, [r4, #16]
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2d0:	e7a8      	b.n	800a224 <_printf_i+0x150>
 800a2d2:	6923      	ldr	r3, [r4, #16]
 800a2d4:	462a      	mov	r2, r5
 800a2d6:	4649      	mov	r1, r9
 800a2d8:	4640      	mov	r0, r8
 800a2da:	47d0      	blx	sl
 800a2dc:	3001      	adds	r0, #1
 800a2de:	d0ab      	beq.n	800a238 <_printf_i+0x164>
 800a2e0:	6823      	ldr	r3, [r4, #0]
 800a2e2:	079b      	lsls	r3, r3, #30
 800a2e4:	d413      	bmi.n	800a30e <_printf_i+0x23a>
 800a2e6:	68e0      	ldr	r0, [r4, #12]
 800a2e8:	9b03      	ldr	r3, [sp, #12]
 800a2ea:	4298      	cmp	r0, r3
 800a2ec:	bfb8      	it	lt
 800a2ee:	4618      	movlt	r0, r3
 800a2f0:	e7a4      	b.n	800a23c <_printf_i+0x168>
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	4632      	mov	r2, r6
 800a2f6:	4649      	mov	r1, r9
 800a2f8:	4640      	mov	r0, r8
 800a2fa:	47d0      	blx	sl
 800a2fc:	3001      	adds	r0, #1
 800a2fe:	d09b      	beq.n	800a238 <_printf_i+0x164>
 800a300:	3501      	adds	r5, #1
 800a302:	68e3      	ldr	r3, [r4, #12]
 800a304:	9903      	ldr	r1, [sp, #12]
 800a306:	1a5b      	subs	r3, r3, r1
 800a308:	42ab      	cmp	r3, r5
 800a30a:	dcf2      	bgt.n	800a2f2 <_printf_i+0x21e>
 800a30c:	e7eb      	b.n	800a2e6 <_printf_i+0x212>
 800a30e:	2500      	movs	r5, #0
 800a310:	f104 0619 	add.w	r6, r4, #25
 800a314:	e7f5      	b.n	800a302 <_printf_i+0x22e>
 800a316:	bf00      	nop
 800a318:	0800c8ae 	.word	0x0800c8ae
 800a31c:	0800c8bf 	.word	0x0800c8bf

0800a320 <siprintf>:
 800a320:	b40e      	push	{r1, r2, r3}
 800a322:	b500      	push	{lr}
 800a324:	b09c      	sub	sp, #112	; 0x70
 800a326:	ab1d      	add	r3, sp, #116	; 0x74
 800a328:	9002      	str	r0, [sp, #8]
 800a32a:	9006      	str	r0, [sp, #24]
 800a32c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a330:	4809      	ldr	r0, [pc, #36]	; (800a358 <siprintf+0x38>)
 800a332:	9107      	str	r1, [sp, #28]
 800a334:	9104      	str	r1, [sp, #16]
 800a336:	4909      	ldr	r1, [pc, #36]	; (800a35c <siprintf+0x3c>)
 800a338:	f853 2b04 	ldr.w	r2, [r3], #4
 800a33c:	9105      	str	r1, [sp, #20]
 800a33e:	6800      	ldr	r0, [r0, #0]
 800a340:	9301      	str	r3, [sp, #4]
 800a342:	a902      	add	r1, sp, #8
 800a344:	f001 fb76 	bl	800ba34 <_svfiprintf_r>
 800a348:	9b02      	ldr	r3, [sp, #8]
 800a34a:	2200      	movs	r2, #0
 800a34c:	701a      	strb	r2, [r3, #0]
 800a34e:	b01c      	add	sp, #112	; 0x70
 800a350:	f85d eb04 	ldr.w	lr, [sp], #4
 800a354:	b003      	add	sp, #12
 800a356:	4770      	bx	lr
 800a358:	200000fc 	.word	0x200000fc
 800a35c:	ffff0208 	.word	0xffff0208

0800a360 <quorem>:
 800a360:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a364:	6903      	ldr	r3, [r0, #16]
 800a366:	690c      	ldr	r4, [r1, #16]
 800a368:	42a3      	cmp	r3, r4
 800a36a:	4607      	mov	r7, r0
 800a36c:	f2c0 8081 	blt.w	800a472 <quorem+0x112>
 800a370:	3c01      	subs	r4, #1
 800a372:	f101 0814 	add.w	r8, r1, #20
 800a376:	f100 0514 	add.w	r5, r0, #20
 800a37a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a37e:	9301      	str	r3, [sp, #4]
 800a380:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a384:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a388:	3301      	adds	r3, #1
 800a38a:	429a      	cmp	r2, r3
 800a38c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a390:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a394:	fbb2 f6f3 	udiv	r6, r2, r3
 800a398:	d331      	bcc.n	800a3fe <quorem+0x9e>
 800a39a:	f04f 0e00 	mov.w	lr, #0
 800a39e:	4640      	mov	r0, r8
 800a3a0:	46ac      	mov	ip, r5
 800a3a2:	46f2      	mov	sl, lr
 800a3a4:	f850 2b04 	ldr.w	r2, [r0], #4
 800a3a8:	b293      	uxth	r3, r2
 800a3aa:	fb06 e303 	mla	r3, r6, r3, lr
 800a3ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a3b2:	b29b      	uxth	r3, r3
 800a3b4:	ebaa 0303 	sub.w	r3, sl, r3
 800a3b8:	f8dc a000 	ldr.w	sl, [ip]
 800a3bc:	0c12      	lsrs	r2, r2, #16
 800a3be:	fa13 f38a 	uxtah	r3, r3, sl
 800a3c2:	fb06 e202 	mla	r2, r6, r2, lr
 800a3c6:	9300      	str	r3, [sp, #0]
 800a3c8:	9b00      	ldr	r3, [sp, #0]
 800a3ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a3ce:	b292      	uxth	r2, r2
 800a3d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a3d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a3d8:	f8bd 3000 	ldrh.w	r3, [sp]
 800a3dc:	4581      	cmp	r9, r0
 800a3de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3e2:	f84c 3b04 	str.w	r3, [ip], #4
 800a3e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a3ea:	d2db      	bcs.n	800a3a4 <quorem+0x44>
 800a3ec:	f855 300b 	ldr.w	r3, [r5, fp]
 800a3f0:	b92b      	cbnz	r3, 800a3fe <quorem+0x9e>
 800a3f2:	9b01      	ldr	r3, [sp, #4]
 800a3f4:	3b04      	subs	r3, #4
 800a3f6:	429d      	cmp	r5, r3
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	d32e      	bcc.n	800a45a <quorem+0xfa>
 800a3fc:	613c      	str	r4, [r7, #16]
 800a3fe:	4638      	mov	r0, r7
 800a400:	f001 f8c4 	bl	800b58c <__mcmp>
 800a404:	2800      	cmp	r0, #0
 800a406:	db24      	blt.n	800a452 <quorem+0xf2>
 800a408:	3601      	adds	r6, #1
 800a40a:	4628      	mov	r0, r5
 800a40c:	f04f 0c00 	mov.w	ip, #0
 800a410:	f858 2b04 	ldr.w	r2, [r8], #4
 800a414:	f8d0 e000 	ldr.w	lr, [r0]
 800a418:	b293      	uxth	r3, r2
 800a41a:	ebac 0303 	sub.w	r3, ip, r3
 800a41e:	0c12      	lsrs	r2, r2, #16
 800a420:	fa13 f38e 	uxtah	r3, r3, lr
 800a424:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a428:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a432:	45c1      	cmp	r9, r8
 800a434:	f840 3b04 	str.w	r3, [r0], #4
 800a438:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a43c:	d2e8      	bcs.n	800a410 <quorem+0xb0>
 800a43e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a442:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a446:	b922      	cbnz	r2, 800a452 <quorem+0xf2>
 800a448:	3b04      	subs	r3, #4
 800a44a:	429d      	cmp	r5, r3
 800a44c:	461a      	mov	r2, r3
 800a44e:	d30a      	bcc.n	800a466 <quorem+0x106>
 800a450:	613c      	str	r4, [r7, #16]
 800a452:	4630      	mov	r0, r6
 800a454:	b003      	add	sp, #12
 800a456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a45a:	6812      	ldr	r2, [r2, #0]
 800a45c:	3b04      	subs	r3, #4
 800a45e:	2a00      	cmp	r2, #0
 800a460:	d1cc      	bne.n	800a3fc <quorem+0x9c>
 800a462:	3c01      	subs	r4, #1
 800a464:	e7c7      	b.n	800a3f6 <quorem+0x96>
 800a466:	6812      	ldr	r2, [r2, #0]
 800a468:	3b04      	subs	r3, #4
 800a46a:	2a00      	cmp	r2, #0
 800a46c:	d1f0      	bne.n	800a450 <quorem+0xf0>
 800a46e:	3c01      	subs	r4, #1
 800a470:	e7eb      	b.n	800a44a <quorem+0xea>
 800a472:	2000      	movs	r0, #0
 800a474:	e7ee      	b.n	800a454 <quorem+0xf4>
	...

0800a478 <_dtoa_r>:
 800a478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a47c:	ed2d 8b04 	vpush	{d8-d9}
 800a480:	ec57 6b10 	vmov	r6, r7, d0
 800a484:	b093      	sub	sp, #76	; 0x4c
 800a486:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a488:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a48c:	9106      	str	r1, [sp, #24]
 800a48e:	ee10 aa10 	vmov	sl, s0
 800a492:	4604      	mov	r4, r0
 800a494:	9209      	str	r2, [sp, #36]	; 0x24
 800a496:	930c      	str	r3, [sp, #48]	; 0x30
 800a498:	46bb      	mov	fp, r7
 800a49a:	b975      	cbnz	r5, 800a4ba <_dtoa_r+0x42>
 800a49c:	2010      	movs	r0, #16
 800a49e:	f000 fddd 	bl	800b05c <malloc>
 800a4a2:	4602      	mov	r2, r0
 800a4a4:	6260      	str	r0, [r4, #36]	; 0x24
 800a4a6:	b920      	cbnz	r0, 800a4b2 <_dtoa_r+0x3a>
 800a4a8:	4ba7      	ldr	r3, [pc, #668]	; (800a748 <_dtoa_r+0x2d0>)
 800a4aa:	21ea      	movs	r1, #234	; 0xea
 800a4ac:	48a7      	ldr	r0, [pc, #668]	; (800a74c <_dtoa_r+0x2d4>)
 800a4ae:	f001 fbd1 	bl	800bc54 <__assert_func>
 800a4b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a4b6:	6005      	str	r5, [r0, #0]
 800a4b8:	60c5      	str	r5, [r0, #12]
 800a4ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4bc:	6819      	ldr	r1, [r3, #0]
 800a4be:	b151      	cbz	r1, 800a4d6 <_dtoa_r+0x5e>
 800a4c0:	685a      	ldr	r2, [r3, #4]
 800a4c2:	604a      	str	r2, [r1, #4]
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	4093      	lsls	r3, r2
 800a4c8:	608b      	str	r3, [r1, #8]
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	f000 fe1c 	bl	800b108 <_Bfree>
 800a4d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	601a      	str	r2, [r3, #0]
 800a4d6:	1e3b      	subs	r3, r7, #0
 800a4d8:	bfaa      	itet	ge
 800a4da:	2300      	movge	r3, #0
 800a4dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a4e0:	f8c8 3000 	strge.w	r3, [r8]
 800a4e4:	4b9a      	ldr	r3, [pc, #616]	; (800a750 <_dtoa_r+0x2d8>)
 800a4e6:	bfbc      	itt	lt
 800a4e8:	2201      	movlt	r2, #1
 800a4ea:	f8c8 2000 	strlt.w	r2, [r8]
 800a4ee:	ea33 030b 	bics.w	r3, r3, fp
 800a4f2:	d11b      	bne.n	800a52c <_dtoa_r+0xb4>
 800a4f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4f6:	f242 730f 	movw	r3, #9999	; 0x270f
 800a4fa:	6013      	str	r3, [r2, #0]
 800a4fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a500:	4333      	orrs	r3, r6
 800a502:	f000 8592 	beq.w	800b02a <_dtoa_r+0xbb2>
 800a506:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a508:	b963      	cbnz	r3, 800a524 <_dtoa_r+0xac>
 800a50a:	4b92      	ldr	r3, [pc, #584]	; (800a754 <_dtoa_r+0x2dc>)
 800a50c:	e022      	b.n	800a554 <_dtoa_r+0xdc>
 800a50e:	4b92      	ldr	r3, [pc, #584]	; (800a758 <_dtoa_r+0x2e0>)
 800a510:	9301      	str	r3, [sp, #4]
 800a512:	3308      	adds	r3, #8
 800a514:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a516:	6013      	str	r3, [r2, #0]
 800a518:	9801      	ldr	r0, [sp, #4]
 800a51a:	b013      	add	sp, #76	; 0x4c
 800a51c:	ecbd 8b04 	vpop	{d8-d9}
 800a520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a524:	4b8b      	ldr	r3, [pc, #556]	; (800a754 <_dtoa_r+0x2dc>)
 800a526:	9301      	str	r3, [sp, #4]
 800a528:	3303      	adds	r3, #3
 800a52a:	e7f3      	b.n	800a514 <_dtoa_r+0x9c>
 800a52c:	2200      	movs	r2, #0
 800a52e:	2300      	movs	r3, #0
 800a530:	4650      	mov	r0, sl
 800a532:	4659      	mov	r1, fp
 800a534:	f7f6 fad0 	bl	8000ad8 <__aeabi_dcmpeq>
 800a538:	ec4b ab19 	vmov	d9, sl, fp
 800a53c:	4680      	mov	r8, r0
 800a53e:	b158      	cbz	r0, 800a558 <_dtoa_r+0xe0>
 800a540:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a542:	2301      	movs	r3, #1
 800a544:	6013      	str	r3, [r2, #0]
 800a546:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a548:	2b00      	cmp	r3, #0
 800a54a:	f000 856b 	beq.w	800b024 <_dtoa_r+0xbac>
 800a54e:	4883      	ldr	r0, [pc, #524]	; (800a75c <_dtoa_r+0x2e4>)
 800a550:	6018      	str	r0, [r3, #0]
 800a552:	1e43      	subs	r3, r0, #1
 800a554:	9301      	str	r3, [sp, #4]
 800a556:	e7df      	b.n	800a518 <_dtoa_r+0xa0>
 800a558:	ec4b ab10 	vmov	d0, sl, fp
 800a55c:	aa10      	add	r2, sp, #64	; 0x40
 800a55e:	a911      	add	r1, sp, #68	; 0x44
 800a560:	4620      	mov	r0, r4
 800a562:	f001 f8b9 	bl	800b6d8 <__d2b>
 800a566:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a56a:	ee08 0a10 	vmov	s16, r0
 800a56e:	2d00      	cmp	r5, #0
 800a570:	f000 8084 	beq.w	800a67c <_dtoa_r+0x204>
 800a574:	ee19 3a90 	vmov	r3, s19
 800a578:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a57c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a580:	4656      	mov	r6, sl
 800a582:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a586:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a58a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a58e:	4b74      	ldr	r3, [pc, #464]	; (800a760 <_dtoa_r+0x2e8>)
 800a590:	2200      	movs	r2, #0
 800a592:	4630      	mov	r0, r6
 800a594:	4639      	mov	r1, r7
 800a596:	f7f5 fe7f 	bl	8000298 <__aeabi_dsub>
 800a59a:	a365      	add	r3, pc, #404	; (adr r3, 800a730 <_dtoa_r+0x2b8>)
 800a59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a0:	f7f6 f832 	bl	8000608 <__aeabi_dmul>
 800a5a4:	a364      	add	r3, pc, #400	; (adr r3, 800a738 <_dtoa_r+0x2c0>)
 800a5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5aa:	f7f5 fe77 	bl	800029c <__adddf3>
 800a5ae:	4606      	mov	r6, r0
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	460f      	mov	r7, r1
 800a5b4:	f7f5 ffbe 	bl	8000534 <__aeabi_i2d>
 800a5b8:	a361      	add	r3, pc, #388	; (adr r3, 800a740 <_dtoa_r+0x2c8>)
 800a5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5be:	f7f6 f823 	bl	8000608 <__aeabi_dmul>
 800a5c2:	4602      	mov	r2, r0
 800a5c4:	460b      	mov	r3, r1
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	4639      	mov	r1, r7
 800a5ca:	f7f5 fe67 	bl	800029c <__adddf3>
 800a5ce:	4606      	mov	r6, r0
 800a5d0:	460f      	mov	r7, r1
 800a5d2:	f7f6 fac9 	bl	8000b68 <__aeabi_d2iz>
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	9000      	str	r0, [sp, #0]
 800a5da:	2300      	movs	r3, #0
 800a5dc:	4630      	mov	r0, r6
 800a5de:	4639      	mov	r1, r7
 800a5e0:	f7f6 fa84 	bl	8000aec <__aeabi_dcmplt>
 800a5e4:	b150      	cbz	r0, 800a5fc <_dtoa_r+0x184>
 800a5e6:	9800      	ldr	r0, [sp, #0]
 800a5e8:	f7f5 ffa4 	bl	8000534 <__aeabi_i2d>
 800a5ec:	4632      	mov	r2, r6
 800a5ee:	463b      	mov	r3, r7
 800a5f0:	f7f6 fa72 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5f4:	b910      	cbnz	r0, 800a5fc <_dtoa_r+0x184>
 800a5f6:	9b00      	ldr	r3, [sp, #0]
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	9300      	str	r3, [sp, #0]
 800a5fc:	9b00      	ldr	r3, [sp, #0]
 800a5fe:	2b16      	cmp	r3, #22
 800a600:	d85a      	bhi.n	800a6b8 <_dtoa_r+0x240>
 800a602:	9a00      	ldr	r2, [sp, #0]
 800a604:	4b57      	ldr	r3, [pc, #348]	; (800a764 <_dtoa_r+0x2ec>)
 800a606:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a60e:	ec51 0b19 	vmov	r0, r1, d9
 800a612:	f7f6 fa6b 	bl	8000aec <__aeabi_dcmplt>
 800a616:	2800      	cmp	r0, #0
 800a618:	d050      	beq.n	800a6bc <_dtoa_r+0x244>
 800a61a:	9b00      	ldr	r3, [sp, #0]
 800a61c:	3b01      	subs	r3, #1
 800a61e:	9300      	str	r3, [sp, #0]
 800a620:	2300      	movs	r3, #0
 800a622:	930b      	str	r3, [sp, #44]	; 0x2c
 800a624:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a626:	1b5d      	subs	r5, r3, r5
 800a628:	1e6b      	subs	r3, r5, #1
 800a62a:	9305      	str	r3, [sp, #20]
 800a62c:	bf45      	ittet	mi
 800a62e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a632:	9304      	strmi	r3, [sp, #16]
 800a634:	2300      	movpl	r3, #0
 800a636:	2300      	movmi	r3, #0
 800a638:	bf4c      	ite	mi
 800a63a:	9305      	strmi	r3, [sp, #20]
 800a63c:	9304      	strpl	r3, [sp, #16]
 800a63e:	9b00      	ldr	r3, [sp, #0]
 800a640:	2b00      	cmp	r3, #0
 800a642:	db3d      	blt.n	800a6c0 <_dtoa_r+0x248>
 800a644:	9b05      	ldr	r3, [sp, #20]
 800a646:	9a00      	ldr	r2, [sp, #0]
 800a648:	920a      	str	r2, [sp, #40]	; 0x28
 800a64a:	4413      	add	r3, r2
 800a64c:	9305      	str	r3, [sp, #20]
 800a64e:	2300      	movs	r3, #0
 800a650:	9307      	str	r3, [sp, #28]
 800a652:	9b06      	ldr	r3, [sp, #24]
 800a654:	2b09      	cmp	r3, #9
 800a656:	f200 8089 	bhi.w	800a76c <_dtoa_r+0x2f4>
 800a65a:	2b05      	cmp	r3, #5
 800a65c:	bfc4      	itt	gt
 800a65e:	3b04      	subgt	r3, #4
 800a660:	9306      	strgt	r3, [sp, #24]
 800a662:	9b06      	ldr	r3, [sp, #24]
 800a664:	f1a3 0302 	sub.w	r3, r3, #2
 800a668:	bfcc      	ite	gt
 800a66a:	2500      	movgt	r5, #0
 800a66c:	2501      	movle	r5, #1
 800a66e:	2b03      	cmp	r3, #3
 800a670:	f200 8087 	bhi.w	800a782 <_dtoa_r+0x30a>
 800a674:	e8df f003 	tbb	[pc, r3]
 800a678:	59383a2d 	.word	0x59383a2d
 800a67c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a680:	441d      	add	r5, r3
 800a682:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a686:	2b20      	cmp	r3, #32
 800a688:	bfc1      	itttt	gt
 800a68a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a68e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a692:	fa0b f303 	lslgt.w	r3, fp, r3
 800a696:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a69a:	bfda      	itte	le
 800a69c:	f1c3 0320 	rsble	r3, r3, #32
 800a6a0:	fa06 f003 	lslle.w	r0, r6, r3
 800a6a4:	4318      	orrgt	r0, r3
 800a6a6:	f7f5 ff35 	bl	8000514 <__aeabi_ui2d>
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a6b2:	3d01      	subs	r5, #1
 800a6b4:	930e      	str	r3, [sp, #56]	; 0x38
 800a6b6:	e76a      	b.n	800a58e <_dtoa_r+0x116>
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	e7b2      	b.n	800a622 <_dtoa_r+0x1aa>
 800a6bc:	900b      	str	r0, [sp, #44]	; 0x2c
 800a6be:	e7b1      	b.n	800a624 <_dtoa_r+0x1ac>
 800a6c0:	9b04      	ldr	r3, [sp, #16]
 800a6c2:	9a00      	ldr	r2, [sp, #0]
 800a6c4:	1a9b      	subs	r3, r3, r2
 800a6c6:	9304      	str	r3, [sp, #16]
 800a6c8:	4253      	negs	r3, r2
 800a6ca:	9307      	str	r3, [sp, #28]
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	930a      	str	r3, [sp, #40]	; 0x28
 800a6d0:	e7bf      	b.n	800a652 <_dtoa_r+0x1da>
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	9308      	str	r3, [sp, #32]
 800a6d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	dc55      	bgt.n	800a788 <_dtoa_r+0x310>
 800a6dc:	2301      	movs	r3, #1
 800a6de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	9209      	str	r2, [sp, #36]	; 0x24
 800a6e6:	e00c      	b.n	800a702 <_dtoa_r+0x28a>
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	e7f3      	b.n	800a6d4 <_dtoa_r+0x25c>
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6f0:	9308      	str	r3, [sp, #32]
 800a6f2:	9b00      	ldr	r3, [sp, #0]
 800a6f4:	4413      	add	r3, r2
 800a6f6:	9302      	str	r3, [sp, #8]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	2b01      	cmp	r3, #1
 800a6fc:	9303      	str	r3, [sp, #12]
 800a6fe:	bfb8      	it	lt
 800a700:	2301      	movlt	r3, #1
 800a702:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a704:	2200      	movs	r2, #0
 800a706:	6042      	str	r2, [r0, #4]
 800a708:	2204      	movs	r2, #4
 800a70a:	f102 0614 	add.w	r6, r2, #20
 800a70e:	429e      	cmp	r6, r3
 800a710:	6841      	ldr	r1, [r0, #4]
 800a712:	d93d      	bls.n	800a790 <_dtoa_r+0x318>
 800a714:	4620      	mov	r0, r4
 800a716:	f000 fcb7 	bl	800b088 <_Balloc>
 800a71a:	9001      	str	r0, [sp, #4]
 800a71c:	2800      	cmp	r0, #0
 800a71e:	d13b      	bne.n	800a798 <_dtoa_r+0x320>
 800a720:	4b11      	ldr	r3, [pc, #68]	; (800a768 <_dtoa_r+0x2f0>)
 800a722:	4602      	mov	r2, r0
 800a724:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a728:	e6c0      	b.n	800a4ac <_dtoa_r+0x34>
 800a72a:	2301      	movs	r3, #1
 800a72c:	e7df      	b.n	800a6ee <_dtoa_r+0x276>
 800a72e:	bf00      	nop
 800a730:	636f4361 	.word	0x636f4361
 800a734:	3fd287a7 	.word	0x3fd287a7
 800a738:	8b60c8b3 	.word	0x8b60c8b3
 800a73c:	3fc68a28 	.word	0x3fc68a28
 800a740:	509f79fb 	.word	0x509f79fb
 800a744:	3fd34413 	.word	0x3fd34413
 800a748:	0800c8dd 	.word	0x0800c8dd
 800a74c:	0800c8f4 	.word	0x0800c8f4
 800a750:	7ff00000 	.word	0x7ff00000
 800a754:	0800c8d9 	.word	0x0800c8d9
 800a758:	0800c8d0 	.word	0x0800c8d0
 800a75c:	0800c8ad 	.word	0x0800c8ad
 800a760:	3ff80000 	.word	0x3ff80000
 800a764:	0800c9e8 	.word	0x0800c9e8
 800a768:	0800c94f 	.word	0x0800c94f
 800a76c:	2501      	movs	r5, #1
 800a76e:	2300      	movs	r3, #0
 800a770:	9306      	str	r3, [sp, #24]
 800a772:	9508      	str	r5, [sp, #32]
 800a774:	f04f 33ff 	mov.w	r3, #4294967295
 800a778:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a77c:	2200      	movs	r2, #0
 800a77e:	2312      	movs	r3, #18
 800a780:	e7b0      	b.n	800a6e4 <_dtoa_r+0x26c>
 800a782:	2301      	movs	r3, #1
 800a784:	9308      	str	r3, [sp, #32]
 800a786:	e7f5      	b.n	800a774 <_dtoa_r+0x2fc>
 800a788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a78a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a78e:	e7b8      	b.n	800a702 <_dtoa_r+0x28a>
 800a790:	3101      	adds	r1, #1
 800a792:	6041      	str	r1, [r0, #4]
 800a794:	0052      	lsls	r2, r2, #1
 800a796:	e7b8      	b.n	800a70a <_dtoa_r+0x292>
 800a798:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a79a:	9a01      	ldr	r2, [sp, #4]
 800a79c:	601a      	str	r2, [r3, #0]
 800a79e:	9b03      	ldr	r3, [sp, #12]
 800a7a0:	2b0e      	cmp	r3, #14
 800a7a2:	f200 809d 	bhi.w	800a8e0 <_dtoa_r+0x468>
 800a7a6:	2d00      	cmp	r5, #0
 800a7a8:	f000 809a 	beq.w	800a8e0 <_dtoa_r+0x468>
 800a7ac:	9b00      	ldr	r3, [sp, #0]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	dd32      	ble.n	800a818 <_dtoa_r+0x3a0>
 800a7b2:	4ab7      	ldr	r2, [pc, #732]	; (800aa90 <_dtoa_r+0x618>)
 800a7b4:	f003 030f 	and.w	r3, r3, #15
 800a7b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a7bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a7c0:	9b00      	ldr	r3, [sp, #0]
 800a7c2:	05d8      	lsls	r0, r3, #23
 800a7c4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a7c8:	d516      	bpl.n	800a7f8 <_dtoa_r+0x380>
 800a7ca:	4bb2      	ldr	r3, [pc, #712]	; (800aa94 <_dtoa_r+0x61c>)
 800a7cc:	ec51 0b19 	vmov	r0, r1, d9
 800a7d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a7d4:	f7f6 f842 	bl	800085c <__aeabi_ddiv>
 800a7d8:	f007 070f 	and.w	r7, r7, #15
 800a7dc:	4682      	mov	sl, r0
 800a7de:	468b      	mov	fp, r1
 800a7e0:	2503      	movs	r5, #3
 800a7e2:	4eac      	ldr	r6, [pc, #688]	; (800aa94 <_dtoa_r+0x61c>)
 800a7e4:	b957      	cbnz	r7, 800a7fc <_dtoa_r+0x384>
 800a7e6:	4642      	mov	r2, r8
 800a7e8:	464b      	mov	r3, r9
 800a7ea:	4650      	mov	r0, sl
 800a7ec:	4659      	mov	r1, fp
 800a7ee:	f7f6 f835 	bl	800085c <__aeabi_ddiv>
 800a7f2:	4682      	mov	sl, r0
 800a7f4:	468b      	mov	fp, r1
 800a7f6:	e028      	b.n	800a84a <_dtoa_r+0x3d2>
 800a7f8:	2502      	movs	r5, #2
 800a7fa:	e7f2      	b.n	800a7e2 <_dtoa_r+0x36a>
 800a7fc:	07f9      	lsls	r1, r7, #31
 800a7fe:	d508      	bpl.n	800a812 <_dtoa_r+0x39a>
 800a800:	4640      	mov	r0, r8
 800a802:	4649      	mov	r1, r9
 800a804:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a808:	f7f5 fefe 	bl	8000608 <__aeabi_dmul>
 800a80c:	3501      	adds	r5, #1
 800a80e:	4680      	mov	r8, r0
 800a810:	4689      	mov	r9, r1
 800a812:	107f      	asrs	r7, r7, #1
 800a814:	3608      	adds	r6, #8
 800a816:	e7e5      	b.n	800a7e4 <_dtoa_r+0x36c>
 800a818:	f000 809b 	beq.w	800a952 <_dtoa_r+0x4da>
 800a81c:	9b00      	ldr	r3, [sp, #0]
 800a81e:	4f9d      	ldr	r7, [pc, #628]	; (800aa94 <_dtoa_r+0x61c>)
 800a820:	425e      	negs	r6, r3
 800a822:	4b9b      	ldr	r3, [pc, #620]	; (800aa90 <_dtoa_r+0x618>)
 800a824:	f006 020f 	and.w	r2, r6, #15
 800a828:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a830:	ec51 0b19 	vmov	r0, r1, d9
 800a834:	f7f5 fee8 	bl	8000608 <__aeabi_dmul>
 800a838:	1136      	asrs	r6, r6, #4
 800a83a:	4682      	mov	sl, r0
 800a83c:	468b      	mov	fp, r1
 800a83e:	2300      	movs	r3, #0
 800a840:	2502      	movs	r5, #2
 800a842:	2e00      	cmp	r6, #0
 800a844:	d17a      	bne.n	800a93c <_dtoa_r+0x4c4>
 800a846:	2b00      	cmp	r3, #0
 800a848:	d1d3      	bne.n	800a7f2 <_dtoa_r+0x37a>
 800a84a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	f000 8082 	beq.w	800a956 <_dtoa_r+0x4de>
 800a852:	4b91      	ldr	r3, [pc, #580]	; (800aa98 <_dtoa_r+0x620>)
 800a854:	2200      	movs	r2, #0
 800a856:	4650      	mov	r0, sl
 800a858:	4659      	mov	r1, fp
 800a85a:	f7f6 f947 	bl	8000aec <__aeabi_dcmplt>
 800a85e:	2800      	cmp	r0, #0
 800a860:	d079      	beq.n	800a956 <_dtoa_r+0x4de>
 800a862:	9b03      	ldr	r3, [sp, #12]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d076      	beq.n	800a956 <_dtoa_r+0x4de>
 800a868:	9b02      	ldr	r3, [sp, #8]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	dd36      	ble.n	800a8dc <_dtoa_r+0x464>
 800a86e:	9b00      	ldr	r3, [sp, #0]
 800a870:	4650      	mov	r0, sl
 800a872:	4659      	mov	r1, fp
 800a874:	1e5f      	subs	r7, r3, #1
 800a876:	2200      	movs	r2, #0
 800a878:	4b88      	ldr	r3, [pc, #544]	; (800aa9c <_dtoa_r+0x624>)
 800a87a:	f7f5 fec5 	bl	8000608 <__aeabi_dmul>
 800a87e:	9e02      	ldr	r6, [sp, #8]
 800a880:	4682      	mov	sl, r0
 800a882:	468b      	mov	fp, r1
 800a884:	3501      	adds	r5, #1
 800a886:	4628      	mov	r0, r5
 800a888:	f7f5 fe54 	bl	8000534 <__aeabi_i2d>
 800a88c:	4652      	mov	r2, sl
 800a88e:	465b      	mov	r3, fp
 800a890:	f7f5 feba 	bl	8000608 <__aeabi_dmul>
 800a894:	4b82      	ldr	r3, [pc, #520]	; (800aaa0 <_dtoa_r+0x628>)
 800a896:	2200      	movs	r2, #0
 800a898:	f7f5 fd00 	bl	800029c <__adddf3>
 800a89c:	46d0      	mov	r8, sl
 800a89e:	46d9      	mov	r9, fp
 800a8a0:	4682      	mov	sl, r0
 800a8a2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a8a6:	2e00      	cmp	r6, #0
 800a8a8:	d158      	bne.n	800a95c <_dtoa_r+0x4e4>
 800a8aa:	4b7e      	ldr	r3, [pc, #504]	; (800aaa4 <_dtoa_r+0x62c>)
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	4640      	mov	r0, r8
 800a8b0:	4649      	mov	r1, r9
 800a8b2:	f7f5 fcf1 	bl	8000298 <__aeabi_dsub>
 800a8b6:	4652      	mov	r2, sl
 800a8b8:	465b      	mov	r3, fp
 800a8ba:	4680      	mov	r8, r0
 800a8bc:	4689      	mov	r9, r1
 800a8be:	f7f6 f933 	bl	8000b28 <__aeabi_dcmpgt>
 800a8c2:	2800      	cmp	r0, #0
 800a8c4:	f040 8295 	bne.w	800adf2 <_dtoa_r+0x97a>
 800a8c8:	4652      	mov	r2, sl
 800a8ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a8ce:	4640      	mov	r0, r8
 800a8d0:	4649      	mov	r1, r9
 800a8d2:	f7f6 f90b 	bl	8000aec <__aeabi_dcmplt>
 800a8d6:	2800      	cmp	r0, #0
 800a8d8:	f040 8289 	bne.w	800adee <_dtoa_r+0x976>
 800a8dc:	ec5b ab19 	vmov	sl, fp, d9
 800a8e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	f2c0 8148 	blt.w	800ab78 <_dtoa_r+0x700>
 800a8e8:	9a00      	ldr	r2, [sp, #0]
 800a8ea:	2a0e      	cmp	r2, #14
 800a8ec:	f300 8144 	bgt.w	800ab78 <_dtoa_r+0x700>
 800a8f0:	4b67      	ldr	r3, [pc, #412]	; (800aa90 <_dtoa_r+0x618>)
 800a8f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a8fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f280 80d5 	bge.w	800aaac <_dtoa_r+0x634>
 800a902:	9b03      	ldr	r3, [sp, #12]
 800a904:	2b00      	cmp	r3, #0
 800a906:	f300 80d1 	bgt.w	800aaac <_dtoa_r+0x634>
 800a90a:	f040 826f 	bne.w	800adec <_dtoa_r+0x974>
 800a90e:	4b65      	ldr	r3, [pc, #404]	; (800aaa4 <_dtoa_r+0x62c>)
 800a910:	2200      	movs	r2, #0
 800a912:	4640      	mov	r0, r8
 800a914:	4649      	mov	r1, r9
 800a916:	f7f5 fe77 	bl	8000608 <__aeabi_dmul>
 800a91a:	4652      	mov	r2, sl
 800a91c:	465b      	mov	r3, fp
 800a91e:	f7f6 f8f9 	bl	8000b14 <__aeabi_dcmpge>
 800a922:	9e03      	ldr	r6, [sp, #12]
 800a924:	4637      	mov	r7, r6
 800a926:	2800      	cmp	r0, #0
 800a928:	f040 8245 	bne.w	800adb6 <_dtoa_r+0x93e>
 800a92c:	9d01      	ldr	r5, [sp, #4]
 800a92e:	2331      	movs	r3, #49	; 0x31
 800a930:	f805 3b01 	strb.w	r3, [r5], #1
 800a934:	9b00      	ldr	r3, [sp, #0]
 800a936:	3301      	adds	r3, #1
 800a938:	9300      	str	r3, [sp, #0]
 800a93a:	e240      	b.n	800adbe <_dtoa_r+0x946>
 800a93c:	07f2      	lsls	r2, r6, #31
 800a93e:	d505      	bpl.n	800a94c <_dtoa_r+0x4d4>
 800a940:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a944:	f7f5 fe60 	bl	8000608 <__aeabi_dmul>
 800a948:	3501      	adds	r5, #1
 800a94a:	2301      	movs	r3, #1
 800a94c:	1076      	asrs	r6, r6, #1
 800a94e:	3708      	adds	r7, #8
 800a950:	e777      	b.n	800a842 <_dtoa_r+0x3ca>
 800a952:	2502      	movs	r5, #2
 800a954:	e779      	b.n	800a84a <_dtoa_r+0x3d2>
 800a956:	9f00      	ldr	r7, [sp, #0]
 800a958:	9e03      	ldr	r6, [sp, #12]
 800a95a:	e794      	b.n	800a886 <_dtoa_r+0x40e>
 800a95c:	9901      	ldr	r1, [sp, #4]
 800a95e:	4b4c      	ldr	r3, [pc, #304]	; (800aa90 <_dtoa_r+0x618>)
 800a960:	4431      	add	r1, r6
 800a962:	910d      	str	r1, [sp, #52]	; 0x34
 800a964:	9908      	ldr	r1, [sp, #32]
 800a966:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a96a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a96e:	2900      	cmp	r1, #0
 800a970:	d043      	beq.n	800a9fa <_dtoa_r+0x582>
 800a972:	494d      	ldr	r1, [pc, #308]	; (800aaa8 <_dtoa_r+0x630>)
 800a974:	2000      	movs	r0, #0
 800a976:	f7f5 ff71 	bl	800085c <__aeabi_ddiv>
 800a97a:	4652      	mov	r2, sl
 800a97c:	465b      	mov	r3, fp
 800a97e:	f7f5 fc8b 	bl	8000298 <__aeabi_dsub>
 800a982:	9d01      	ldr	r5, [sp, #4]
 800a984:	4682      	mov	sl, r0
 800a986:	468b      	mov	fp, r1
 800a988:	4649      	mov	r1, r9
 800a98a:	4640      	mov	r0, r8
 800a98c:	f7f6 f8ec 	bl	8000b68 <__aeabi_d2iz>
 800a990:	4606      	mov	r6, r0
 800a992:	f7f5 fdcf 	bl	8000534 <__aeabi_i2d>
 800a996:	4602      	mov	r2, r0
 800a998:	460b      	mov	r3, r1
 800a99a:	4640      	mov	r0, r8
 800a99c:	4649      	mov	r1, r9
 800a99e:	f7f5 fc7b 	bl	8000298 <__aeabi_dsub>
 800a9a2:	3630      	adds	r6, #48	; 0x30
 800a9a4:	f805 6b01 	strb.w	r6, [r5], #1
 800a9a8:	4652      	mov	r2, sl
 800a9aa:	465b      	mov	r3, fp
 800a9ac:	4680      	mov	r8, r0
 800a9ae:	4689      	mov	r9, r1
 800a9b0:	f7f6 f89c 	bl	8000aec <__aeabi_dcmplt>
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	d163      	bne.n	800aa80 <_dtoa_r+0x608>
 800a9b8:	4642      	mov	r2, r8
 800a9ba:	464b      	mov	r3, r9
 800a9bc:	4936      	ldr	r1, [pc, #216]	; (800aa98 <_dtoa_r+0x620>)
 800a9be:	2000      	movs	r0, #0
 800a9c0:	f7f5 fc6a 	bl	8000298 <__aeabi_dsub>
 800a9c4:	4652      	mov	r2, sl
 800a9c6:	465b      	mov	r3, fp
 800a9c8:	f7f6 f890 	bl	8000aec <__aeabi_dcmplt>
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	f040 80b5 	bne.w	800ab3c <_dtoa_r+0x6c4>
 800a9d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9d4:	429d      	cmp	r5, r3
 800a9d6:	d081      	beq.n	800a8dc <_dtoa_r+0x464>
 800a9d8:	4b30      	ldr	r3, [pc, #192]	; (800aa9c <_dtoa_r+0x624>)
 800a9da:	2200      	movs	r2, #0
 800a9dc:	4650      	mov	r0, sl
 800a9de:	4659      	mov	r1, fp
 800a9e0:	f7f5 fe12 	bl	8000608 <__aeabi_dmul>
 800a9e4:	4b2d      	ldr	r3, [pc, #180]	; (800aa9c <_dtoa_r+0x624>)
 800a9e6:	4682      	mov	sl, r0
 800a9e8:	468b      	mov	fp, r1
 800a9ea:	4640      	mov	r0, r8
 800a9ec:	4649      	mov	r1, r9
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	f7f5 fe0a 	bl	8000608 <__aeabi_dmul>
 800a9f4:	4680      	mov	r8, r0
 800a9f6:	4689      	mov	r9, r1
 800a9f8:	e7c6      	b.n	800a988 <_dtoa_r+0x510>
 800a9fa:	4650      	mov	r0, sl
 800a9fc:	4659      	mov	r1, fp
 800a9fe:	f7f5 fe03 	bl	8000608 <__aeabi_dmul>
 800aa02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa04:	9d01      	ldr	r5, [sp, #4]
 800aa06:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa08:	4682      	mov	sl, r0
 800aa0a:	468b      	mov	fp, r1
 800aa0c:	4649      	mov	r1, r9
 800aa0e:	4640      	mov	r0, r8
 800aa10:	f7f6 f8aa 	bl	8000b68 <__aeabi_d2iz>
 800aa14:	4606      	mov	r6, r0
 800aa16:	f7f5 fd8d 	bl	8000534 <__aeabi_i2d>
 800aa1a:	3630      	adds	r6, #48	; 0x30
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	460b      	mov	r3, r1
 800aa20:	4640      	mov	r0, r8
 800aa22:	4649      	mov	r1, r9
 800aa24:	f7f5 fc38 	bl	8000298 <__aeabi_dsub>
 800aa28:	f805 6b01 	strb.w	r6, [r5], #1
 800aa2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa2e:	429d      	cmp	r5, r3
 800aa30:	4680      	mov	r8, r0
 800aa32:	4689      	mov	r9, r1
 800aa34:	f04f 0200 	mov.w	r2, #0
 800aa38:	d124      	bne.n	800aa84 <_dtoa_r+0x60c>
 800aa3a:	4b1b      	ldr	r3, [pc, #108]	; (800aaa8 <_dtoa_r+0x630>)
 800aa3c:	4650      	mov	r0, sl
 800aa3e:	4659      	mov	r1, fp
 800aa40:	f7f5 fc2c 	bl	800029c <__adddf3>
 800aa44:	4602      	mov	r2, r0
 800aa46:	460b      	mov	r3, r1
 800aa48:	4640      	mov	r0, r8
 800aa4a:	4649      	mov	r1, r9
 800aa4c:	f7f6 f86c 	bl	8000b28 <__aeabi_dcmpgt>
 800aa50:	2800      	cmp	r0, #0
 800aa52:	d173      	bne.n	800ab3c <_dtoa_r+0x6c4>
 800aa54:	4652      	mov	r2, sl
 800aa56:	465b      	mov	r3, fp
 800aa58:	4913      	ldr	r1, [pc, #76]	; (800aaa8 <_dtoa_r+0x630>)
 800aa5a:	2000      	movs	r0, #0
 800aa5c:	f7f5 fc1c 	bl	8000298 <__aeabi_dsub>
 800aa60:	4602      	mov	r2, r0
 800aa62:	460b      	mov	r3, r1
 800aa64:	4640      	mov	r0, r8
 800aa66:	4649      	mov	r1, r9
 800aa68:	f7f6 f840 	bl	8000aec <__aeabi_dcmplt>
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	f43f af35 	beq.w	800a8dc <_dtoa_r+0x464>
 800aa72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800aa74:	1e6b      	subs	r3, r5, #1
 800aa76:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aa7c:	2b30      	cmp	r3, #48	; 0x30
 800aa7e:	d0f8      	beq.n	800aa72 <_dtoa_r+0x5fa>
 800aa80:	9700      	str	r7, [sp, #0]
 800aa82:	e049      	b.n	800ab18 <_dtoa_r+0x6a0>
 800aa84:	4b05      	ldr	r3, [pc, #20]	; (800aa9c <_dtoa_r+0x624>)
 800aa86:	f7f5 fdbf 	bl	8000608 <__aeabi_dmul>
 800aa8a:	4680      	mov	r8, r0
 800aa8c:	4689      	mov	r9, r1
 800aa8e:	e7bd      	b.n	800aa0c <_dtoa_r+0x594>
 800aa90:	0800c9e8 	.word	0x0800c9e8
 800aa94:	0800c9c0 	.word	0x0800c9c0
 800aa98:	3ff00000 	.word	0x3ff00000
 800aa9c:	40240000 	.word	0x40240000
 800aaa0:	401c0000 	.word	0x401c0000
 800aaa4:	40140000 	.word	0x40140000
 800aaa8:	3fe00000 	.word	0x3fe00000
 800aaac:	9d01      	ldr	r5, [sp, #4]
 800aaae:	4656      	mov	r6, sl
 800aab0:	465f      	mov	r7, fp
 800aab2:	4642      	mov	r2, r8
 800aab4:	464b      	mov	r3, r9
 800aab6:	4630      	mov	r0, r6
 800aab8:	4639      	mov	r1, r7
 800aaba:	f7f5 fecf 	bl	800085c <__aeabi_ddiv>
 800aabe:	f7f6 f853 	bl	8000b68 <__aeabi_d2iz>
 800aac2:	4682      	mov	sl, r0
 800aac4:	f7f5 fd36 	bl	8000534 <__aeabi_i2d>
 800aac8:	4642      	mov	r2, r8
 800aaca:	464b      	mov	r3, r9
 800aacc:	f7f5 fd9c 	bl	8000608 <__aeabi_dmul>
 800aad0:	4602      	mov	r2, r0
 800aad2:	460b      	mov	r3, r1
 800aad4:	4630      	mov	r0, r6
 800aad6:	4639      	mov	r1, r7
 800aad8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800aadc:	f7f5 fbdc 	bl	8000298 <__aeabi_dsub>
 800aae0:	f805 6b01 	strb.w	r6, [r5], #1
 800aae4:	9e01      	ldr	r6, [sp, #4]
 800aae6:	9f03      	ldr	r7, [sp, #12]
 800aae8:	1bae      	subs	r6, r5, r6
 800aaea:	42b7      	cmp	r7, r6
 800aaec:	4602      	mov	r2, r0
 800aaee:	460b      	mov	r3, r1
 800aaf0:	d135      	bne.n	800ab5e <_dtoa_r+0x6e6>
 800aaf2:	f7f5 fbd3 	bl	800029c <__adddf3>
 800aaf6:	4642      	mov	r2, r8
 800aaf8:	464b      	mov	r3, r9
 800aafa:	4606      	mov	r6, r0
 800aafc:	460f      	mov	r7, r1
 800aafe:	f7f6 f813 	bl	8000b28 <__aeabi_dcmpgt>
 800ab02:	b9d0      	cbnz	r0, 800ab3a <_dtoa_r+0x6c2>
 800ab04:	4642      	mov	r2, r8
 800ab06:	464b      	mov	r3, r9
 800ab08:	4630      	mov	r0, r6
 800ab0a:	4639      	mov	r1, r7
 800ab0c:	f7f5 ffe4 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab10:	b110      	cbz	r0, 800ab18 <_dtoa_r+0x6a0>
 800ab12:	f01a 0f01 	tst.w	sl, #1
 800ab16:	d110      	bne.n	800ab3a <_dtoa_r+0x6c2>
 800ab18:	4620      	mov	r0, r4
 800ab1a:	ee18 1a10 	vmov	r1, s16
 800ab1e:	f000 faf3 	bl	800b108 <_Bfree>
 800ab22:	2300      	movs	r3, #0
 800ab24:	9800      	ldr	r0, [sp, #0]
 800ab26:	702b      	strb	r3, [r5, #0]
 800ab28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab2a:	3001      	adds	r0, #1
 800ab2c:	6018      	str	r0, [r3, #0]
 800ab2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	f43f acf1 	beq.w	800a518 <_dtoa_r+0xa0>
 800ab36:	601d      	str	r5, [r3, #0]
 800ab38:	e4ee      	b.n	800a518 <_dtoa_r+0xa0>
 800ab3a:	9f00      	ldr	r7, [sp, #0]
 800ab3c:	462b      	mov	r3, r5
 800ab3e:	461d      	mov	r5, r3
 800ab40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab44:	2a39      	cmp	r2, #57	; 0x39
 800ab46:	d106      	bne.n	800ab56 <_dtoa_r+0x6de>
 800ab48:	9a01      	ldr	r2, [sp, #4]
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d1f7      	bne.n	800ab3e <_dtoa_r+0x6c6>
 800ab4e:	9901      	ldr	r1, [sp, #4]
 800ab50:	2230      	movs	r2, #48	; 0x30
 800ab52:	3701      	adds	r7, #1
 800ab54:	700a      	strb	r2, [r1, #0]
 800ab56:	781a      	ldrb	r2, [r3, #0]
 800ab58:	3201      	adds	r2, #1
 800ab5a:	701a      	strb	r2, [r3, #0]
 800ab5c:	e790      	b.n	800aa80 <_dtoa_r+0x608>
 800ab5e:	4ba6      	ldr	r3, [pc, #664]	; (800adf8 <_dtoa_r+0x980>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	f7f5 fd51 	bl	8000608 <__aeabi_dmul>
 800ab66:	2200      	movs	r2, #0
 800ab68:	2300      	movs	r3, #0
 800ab6a:	4606      	mov	r6, r0
 800ab6c:	460f      	mov	r7, r1
 800ab6e:	f7f5 ffb3 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab72:	2800      	cmp	r0, #0
 800ab74:	d09d      	beq.n	800aab2 <_dtoa_r+0x63a>
 800ab76:	e7cf      	b.n	800ab18 <_dtoa_r+0x6a0>
 800ab78:	9a08      	ldr	r2, [sp, #32]
 800ab7a:	2a00      	cmp	r2, #0
 800ab7c:	f000 80d7 	beq.w	800ad2e <_dtoa_r+0x8b6>
 800ab80:	9a06      	ldr	r2, [sp, #24]
 800ab82:	2a01      	cmp	r2, #1
 800ab84:	f300 80ba 	bgt.w	800acfc <_dtoa_r+0x884>
 800ab88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab8a:	2a00      	cmp	r2, #0
 800ab8c:	f000 80b2 	beq.w	800acf4 <_dtoa_r+0x87c>
 800ab90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ab94:	9e07      	ldr	r6, [sp, #28]
 800ab96:	9d04      	ldr	r5, [sp, #16]
 800ab98:	9a04      	ldr	r2, [sp, #16]
 800ab9a:	441a      	add	r2, r3
 800ab9c:	9204      	str	r2, [sp, #16]
 800ab9e:	9a05      	ldr	r2, [sp, #20]
 800aba0:	2101      	movs	r1, #1
 800aba2:	441a      	add	r2, r3
 800aba4:	4620      	mov	r0, r4
 800aba6:	9205      	str	r2, [sp, #20]
 800aba8:	f000 fb66 	bl	800b278 <__i2b>
 800abac:	4607      	mov	r7, r0
 800abae:	2d00      	cmp	r5, #0
 800abb0:	dd0c      	ble.n	800abcc <_dtoa_r+0x754>
 800abb2:	9b05      	ldr	r3, [sp, #20]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	dd09      	ble.n	800abcc <_dtoa_r+0x754>
 800abb8:	42ab      	cmp	r3, r5
 800abba:	9a04      	ldr	r2, [sp, #16]
 800abbc:	bfa8      	it	ge
 800abbe:	462b      	movge	r3, r5
 800abc0:	1ad2      	subs	r2, r2, r3
 800abc2:	9204      	str	r2, [sp, #16]
 800abc4:	9a05      	ldr	r2, [sp, #20]
 800abc6:	1aed      	subs	r5, r5, r3
 800abc8:	1ad3      	subs	r3, r2, r3
 800abca:	9305      	str	r3, [sp, #20]
 800abcc:	9b07      	ldr	r3, [sp, #28]
 800abce:	b31b      	cbz	r3, 800ac18 <_dtoa_r+0x7a0>
 800abd0:	9b08      	ldr	r3, [sp, #32]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	f000 80af 	beq.w	800ad36 <_dtoa_r+0x8be>
 800abd8:	2e00      	cmp	r6, #0
 800abda:	dd13      	ble.n	800ac04 <_dtoa_r+0x78c>
 800abdc:	4639      	mov	r1, r7
 800abde:	4632      	mov	r2, r6
 800abe0:	4620      	mov	r0, r4
 800abe2:	f000 fc09 	bl	800b3f8 <__pow5mult>
 800abe6:	ee18 2a10 	vmov	r2, s16
 800abea:	4601      	mov	r1, r0
 800abec:	4607      	mov	r7, r0
 800abee:	4620      	mov	r0, r4
 800abf0:	f000 fb58 	bl	800b2a4 <__multiply>
 800abf4:	ee18 1a10 	vmov	r1, s16
 800abf8:	4680      	mov	r8, r0
 800abfa:	4620      	mov	r0, r4
 800abfc:	f000 fa84 	bl	800b108 <_Bfree>
 800ac00:	ee08 8a10 	vmov	s16, r8
 800ac04:	9b07      	ldr	r3, [sp, #28]
 800ac06:	1b9a      	subs	r2, r3, r6
 800ac08:	d006      	beq.n	800ac18 <_dtoa_r+0x7a0>
 800ac0a:	ee18 1a10 	vmov	r1, s16
 800ac0e:	4620      	mov	r0, r4
 800ac10:	f000 fbf2 	bl	800b3f8 <__pow5mult>
 800ac14:	ee08 0a10 	vmov	s16, r0
 800ac18:	2101      	movs	r1, #1
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f000 fb2c 	bl	800b278 <__i2b>
 800ac20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	4606      	mov	r6, r0
 800ac26:	f340 8088 	ble.w	800ad3a <_dtoa_r+0x8c2>
 800ac2a:	461a      	mov	r2, r3
 800ac2c:	4601      	mov	r1, r0
 800ac2e:	4620      	mov	r0, r4
 800ac30:	f000 fbe2 	bl	800b3f8 <__pow5mult>
 800ac34:	9b06      	ldr	r3, [sp, #24]
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	4606      	mov	r6, r0
 800ac3a:	f340 8081 	ble.w	800ad40 <_dtoa_r+0x8c8>
 800ac3e:	f04f 0800 	mov.w	r8, #0
 800ac42:	6933      	ldr	r3, [r6, #16]
 800ac44:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ac48:	6918      	ldr	r0, [r3, #16]
 800ac4a:	f000 fac5 	bl	800b1d8 <__hi0bits>
 800ac4e:	f1c0 0020 	rsb	r0, r0, #32
 800ac52:	9b05      	ldr	r3, [sp, #20]
 800ac54:	4418      	add	r0, r3
 800ac56:	f010 001f 	ands.w	r0, r0, #31
 800ac5a:	f000 8092 	beq.w	800ad82 <_dtoa_r+0x90a>
 800ac5e:	f1c0 0320 	rsb	r3, r0, #32
 800ac62:	2b04      	cmp	r3, #4
 800ac64:	f340 808a 	ble.w	800ad7c <_dtoa_r+0x904>
 800ac68:	f1c0 001c 	rsb	r0, r0, #28
 800ac6c:	9b04      	ldr	r3, [sp, #16]
 800ac6e:	4403      	add	r3, r0
 800ac70:	9304      	str	r3, [sp, #16]
 800ac72:	9b05      	ldr	r3, [sp, #20]
 800ac74:	4403      	add	r3, r0
 800ac76:	4405      	add	r5, r0
 800ac78:	9305      	str	r3, [sp, #20]
 800ac7a:	9b04      	ldr	r3, [sp, #16]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	dd07      	ble.n	800ac90 <_dtoa_r+0x818>
 800ac80:	ee18 1a10 	vmov	r1, s16
 800ac84:	461a      	mov	r2, r3
 800ac86:	4620      	mov	r0, r4
 800ac88:	f000 fc10 	bl	800b4ac <__lshift>
 800ac8c:	ee08 0a10 	vmov	s16, r0
 800ac90:	9b05      	ldr	r3, [sp, #20]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	dd05      	ble.n	800aca2 <_dtoa_r+0x82a>
 800ac96:	4631      	mov	r1, r6
 800ac98:	461a      	mov	r2, r3
 800ac9a:	4620      	mov	r0, r4
 800ac9c:	f000 fc06 	bl	800b4ac <__lshift>
 800aca0:	4606      	mov	r6, r0
 800aca2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d06e      	beq.n	800ad86 <_dtoa_r+0x90e>
 800aca8:	ee18 0a10 	vmov	r0, s16
 800acac:	4631      	mov	r1, r6
 800acae:	f000 fc6d 	bl	800b58c <__mcmp>
 800acb2:	2800      	cmp	r0, #0
 800acb4:	da67      	bge.n	800ad86 <_dtoa_r+0x90e>
 800acb6:	9b00      	ldr	r3, [sp, #0]
 800acb8:	3b01      	subs	r3, #1
 800acba:	ee18 1a10 	vmov	r1, s16
 800acbe:	9300      	str	r3, [sp, #0]
 800acc0:	220a      	movs	r2, #10
 800acc2:	2300      	movs	r3, #0
 800acc4:	4620      	mov	r0, r4
 800acc6:	f000 fa41 	bl	800b14c <__multadd>
 800acca:	9b08      	ldr	r3, [sp, #32]
 800accc:	ee08 0a10 	vmov	s16, r0
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	f000 81b1 	beq.w	800b038 <_dtoa_r+0xbc0>
 800acd6:	2300      	movs	r3, #0
 800acd8:	4639      	mov	r1, r7
 800acda:	220a      	movs	r2, #10
 800acdc:	4620      	mov	r0, r4
 800acde:	f000 fa35 	bl	800b14c <__multadd>
 800ace2:	9b02      	ldr	r3, [sp, #8]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	4607      	mov	r7, r0
 800ace8:	f300 808e 	bgt.w	800ae08 <_dtoa_r+0x990>
 800acec:	9b06      	ldr	r3, [sp, #24]
 800acee:	2b02      	cmp	r3, #2
 800acf0:	dc51      	bgt.n	800ad96 <_dtoa_r+0x91e>
 800acf2:	e089      	b.n	800ae08 <_dtoa_r+0x990>
 800acf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800acf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800acfa:	e74b      	b.n	800ab94 <_dtoa_r+0x71c>
 800acfc:	9b03      	ldr	r3, [sp, #12]
 800acfe:	1e5e      	subs	r6, r3, #1
 800ad00:	9b07      	ldr	r3, [sp, #28]
 800ad02:	42b3      	cmp	r3, r6
 800ad04:	bfbf      	itttt	lt
 800ad06:	9b07      	ldrlt	r3, [sp, #28]
 800ad08:	9607      	strlt	r6, [sp, #28]
 800ad0a:	1af2      	sublt	r2, r6, r3
 800ad0c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ad0e:	bfb6      	itet	lt
 800ad10:	189b      	addlt	r3, r3, r2
 800ad12:	1b9e      	subge	r6, r3, r6
 800ad14:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ad16:	9b03      	ldr	r3, [sp, #12]
 800ad18:	bfb8      	it	lt
 800ad1a:	2600      	movlt	r6, #0
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	bfb7      	itett	lt
 800ad20:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ad24:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ad28:	1a9d      	sublt	r5, r3, r2
 800ad2a:	2300      	movlt	r3, #0
 800ad2c:	e734      	b.n	800ab98 <_dtoa_r+0x720>
 800ad2e:	9e07      	ldr	r6, [sp, #28]
 800ad30:	9d04      	ldr	r5, [sp, #16]
 800ad32:	9f08      	ldr	r7, [sp, #32]
 800ad34:	e73b      	b.n	800abae <_dtoa_r+0x736>
 800ad36:	9a07      	ldr	r2, [sp, #28]
 800ad38:	e767      	b.n	800ac0a <_dtoa_r+0x792>
 800ad3a:	9b06      	ldr	r3, [sp, #24]
 800ad3c:	2b01      	cmp	r3, #1
 800ad3e:	dc18      	bgt.n	800ad72 <_dtoa_r+0x8fa>
 800ad40:	f1ba 0f00 	cmp.w	sl, #0
 800ad44:	d115      	bne.n	800ad72 <_dtoa_r+0x8fa>
 800ad46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad4a:	b993      	cbnz	r3, 800ad72 <_dtoa_r+0x8fa>
 800ad4c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ad50:	0d1b      	lsrs	r3, r3, #20
 800ad52:	051b      	lsls	r3, r3, #20
 800ad54:	b183      	cbz	r3, 800ad78 <_dtoa_r+0x900>
 800ad56:	9b04      	ldr	r3, [sp, #16]
 800ad58:	3301      	adds	r3, #1
 800ad5a:	9304      	str	r3, [sp, #16]
 800ad5c:	9b05      	ldr	r3, [sp, #20]
 800ad5e:	3301      	adds	r3, #1
 800ad60:	9305      	str	r3, [sp, #20]
 800ad62:	f04f 0801 	mov.w	r8, #1
 800ad66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	f47f af6a 	bne.w	800ac42 <_dtoa_r+0x7ca>
 800ad6e:	2001      	movs	r0, #1
 800ad70:	e76f      	b.n	800ac52 <_dtoa_r+0x7da>
 800ad72:	f04f 0800 	mov.w	r8, #0
 800ad76:	e7f6      	b.n	800ad66 <_dtoa_r+0x8ee>
 800ad78:	4698      	mov	r8, r3
 800ad7a:	e7f4      	b.n	800ad66 <_dtoa_r+0x8ee>
 800ad7c:	f43f af7d 	beq.w	800ac7a <_dtoa_r+0x802>
 800ad80:	4618      	mov	r0, r3
 800ad82:	301c      	adds	r0, #28
 800ad84:	e772      	b.n	800ac6c <_dtoa_r+0x7f4>
 800ad86:	9b03      	ldr	r3, [sp, #12]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	dc37      	bgt.n	800adfc <_dtoa_r+0x984>
 800ad8c:	9b06      	ldr	r3, [sp, #24]
 800ad8e:	2b02      	cmp	r3, #2
 800ad90:	dd34      	ble.n	800adfc <_dtoa_r+0x984>
 800ad92:	9b03      	ldr	r3, [sp, #12]
 800ad94:	9302      	str	r3, [sp, #8]
 800ad96:	9b02      	ldr	r3, [sp, #8]
 800ad98:	b96b      	cbnz	r3, 800adb6 <_dtoa_r+0x93e>
 800ad9a:	4631      	mov	r1, r6
 800ad9c:	2205      	movs	r2, #5
 800ad9e:	4620      	mov	r0, r4
 800ada0:	f000 f9d4 	bl	800b14c <__multadd>
 800ada4:	4601      	mov	r1, r0
 800ada6:	4606      	mov	r6, r0
 800ada8:	ee18 0a10 	vmov	r0, s16
 800adac:	f000 fbee 	bl	800b58c <__mcmp>
 800adb0:	2800      	cmp	r0, #0
 800adb2:	f73f adbb 	bgt.w	800a92c <_dtoa_r+0x4b4>
 800adb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adb8:	9d01      	ldr	r5, [sp, #4]
 800adba:	43db      	mvns	r3, r3
 800adbc:	9300      	str	r3, [sp, #0]
 800adbe:	f04f 0800 	mov.w	r8, #0
 800adc2:	4631      	mov	r1, r6
 800adc4:	4620      	mov	r0, r4
 800adc6:	f000 f99f 	bl	800b108 <_Bfree>
 800adca:	2f00      	cmp	r7, #0
 800adcc:	f43f aea4 	beq.w	800ab18 <_dtoa_r+0x6a0>
 800add0:	f1b8 0f00 	cmp.w	r8, #0
 800add4:	d005      	beq.n	800ade2 <_dtoa_r+0x96a>
 800add6:	45b8      	cmp	r8, r7
 800add8:	d003      	beq.n	800ade2 <_dtoa_r+0x96a>
 800adda:	4641      	mov	r1, r8
 800addc:	4620      	mov	r0, r4
 800adde:	f000 f993 	bl	800b108 <_Bfree>
 800ade2:	4639      	mov	r1, r7
 800ade4:	4620      	mov	r0, r4
 800ade6:	f000 f98f 	bl	800b108 <_Bfree>
 800adea:	e695      	b.n	800ab18 <_dtoa_r+0x6a0>
 800adec:	2600      	movs	r6, #0
 800adee:	4637      	mov	r7, r6
 800adf0:	e7e1      	b.n	800adb6 <_dtoa_r+0x93e>
 800adf2:	9700      	str	r7, [sp, #0]
 800adf4:	4637      	mov	r7, r6
 800adf6:	e599      	b.n	800a92c <_dtoa_r+0x4b4>
 800adf8:	40240000 	.word	0x40240000
 800adfc:	9b08      	ldr	r3, [sp, #32]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	f000 80ca 	beq.w	800af98 <_dtoa_r+0xb20>
 800ae04:	9b03      	ldr	r3, [sp, #12]
 800ae06:	9302      	str	r3, [sp, #8]
 800ae08:	2d00      	cmp	r5, #0
 800ae0a:	dd05      	ble.n	800ae18 <_dtoa_r+0x9a0>
 800ae0c:	4639      	mov	r1, r7
 800ae0e:	462a      	mov	r2, r5
 800ae10:	4620      	mov	r0, r4
 800ae12:	f000 fb4b 	bl	800b4ac <__lshift>
 800ae16:	4607      	mov	r7, r0
 800ae18:	f1b8 0f00 	cmp.w	r8, #0
 800ae1c:	d05b      	beq.n	800aed6 <_dtoa_r+0xa5e>
 800ae1e:	6879      	ldr	r1, [r7, #4]
 800ae20:	4620      	mov	r0, r4
 800ae22:	f000 f931 	bl	800b088 <_Balloc>
 800ae26:	4605      	mov	r5, r0
 800ae28:	b928      	cbnz	r0, 800ae36 <_dtoa_r+0x9be>
 800ae2a:	4b87      	ldr	r3, [pc, #540]	; (800b048 <_dtoa_r+0xbd0>)
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ae32:	f7ff bb3b 	b.w	800a4ac <_dtoa_r+0x34>
 800ae36:	693a      	ldr	r2, [r7, #16]
 800ae38:	3202      	adds	r2, #2
 800ae3a:	0092      	lsls	r2, r2, #2
 800ae3c:	f107 010c 	add.w	r1, r7, #12
 800ae40:	300c      	adds	r0, #12
 800ae42:	f000 f913 	bl	800b06c <memcpy>
 800ae46:	2201      	movs	r2, #1
 800ae48:	4629      	mov	r1, r5
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	f000 fb2e 	bl	800b4ac <__lshift>
 800ae50:	9b01      	ldr	r3, [sp, #4]
 800ae52:	f103 0901 	add.w	r9, r3, #1
 800ae56:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ae5a:	4413      	add	r3, r2
 800ae5c:	9305      	str	r3, [sp, #20]
 800ae5e:	f00a 0301 	and.w	r3, sl, #1
 800ae62:	46b8      	mov	r8, r7
 800ae64:	9304      	str	r3, [sp, #16]
 800ae66:	4607      	mov	r7, r0
 800ae68:	4631      	mov	r1, r6
 800ae6a:	ee18 0a10 	vmov	r0, s16
 800ae6e:	f7ff fa77 	bl	800a360 <quorem>
 800ae72:	4641      	mov	r1, r8
 800ae74:	9002      	str	r0, [sp, #8]
 800ae76:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ae7a:	ee18 0a10 	vmov	r0, s16
 800ae7e:	f000 fb85 	bl	800b58c <__mcmp>
 800ae82:	463a      	mov	r2, r7
 800ae84:	9003      	str	r0, [sp, #12]
 800ae86:	4631      	mov	r1, r6
 800ae88:	4620      	mov	r0, r4
 800ae8a:	f000 fb9b 	bl	800b5c4 <__mdiff>
 800ae8e:	68c2      	ldr	r2, [r0, #12]
 800ae90:	f109 3bff 	add.w	fp, r9, #4294967295
 800ae94:	4605      	mov	r5, r0
 800ae96:	bb02      	cbnz	r2, 800aeda <_dtoa_r+0xa62>
 800ae98:	4601      	mov	r1, r0
 800ae9a:	ee18 0a10 	vmov	r0, s16
 800ae9e:	f000 fb75 	bl	800b58c <__mcmp>
 800aea2:	4602      	mov	r2, r0
 800aea4:	4629      	mov	r1, r5
 800aea6:	4620      	mov	r0, r4
 800aea8:	9207      	str	r2, [sp, #28]
 800aeaa:	f000 f92d 	bl	800b108 <_Bfree>
 800aeae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800aeb2:	ea43 0102 	orr.w	r1, r3, r2
 800aeb6:	9b04      	ldr	r3, [sp, #16]
 800aeb8:	430b      	orrs	r3, r1
 800aeba:	464d      	mov	r5, r9
 800aebc:	d10f      	bne.n	800aede <_dtoa_r+0xa66>
 800aebe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aec2:	d02a      	beq.n	800af1a <_dtoa_r+0xaa2>
 800aec4:	9b03      	ldr	r3, [sp, #12]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	dd02      	ble.n	800aed0 <_dtoa_r+0xa58>
 800aeca:	9b02      	ldr	r3, [sp, #8]
 800aecc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800aed0:	f88b a000 	strb.w	sl, [fp]
 800aed4:	e775      	b.n	800adc2 <_dtoa_r+0x94a>
 800aed6:	4638      	mov	r0, r7
 800aed8:	e7ba      	b.n	800ae50 <_dtoa_r+0x9d8>
 800aeda:	2201      	movs	r2, #1
 800aedc:	e7e2      	b.n	800aea4 <_dtoa_r+0xa2c>
 800aede:	9b03      	ldr	r3, [sp, #12]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	db04      	blt.n	800aeee <_dtoa_r+0xa76>
 800aee4:	9906      	ldr	r1, [sp, #24]
 800aee6:	430b      	orrs	r3, r1
 800aee8:	9904      	ldr	r1, [sp, #16]
 800aeea:	430b      	orrs	r3, r1
 800aeec:	d122      	bne.n	800af34 <_dtoa_r+0xabc>
 800aeee:	2a00      	cmp	r2, #0
 800aef0:	ddee      	ble.n	800aed0 <_dtoa_r+0xa58>
 800aef2:	ee18 1a10 	vmov	r1, s16
 800aef6:	2201      	movs	r2, #1
 800aef8:	4620      	mov	r0, r4
 800aefa:	f000 fad7 	bl	800b4ac <__lshift>
 800aefe:	4631      	mov	r1, r6
 800af00:	ee08 0a10 	vmov	s16, r0
 800af04:	f000 fb42 	bl	800b58c <__mcmp>
 800af08:	2800      	cmp	r0, #0
 800af0a:	dc03      	bgt.n	800af14 <_dtoa_r+0xa9c>
 800af0c:	d1e0      	bne.n	800aed0 <_dtoa_r+0xa58>
 800af0e:	f01a 0f01 	tst.w	sl, #1
 800af12:	d0dd      	beq.n	800aed0 <_dtoa_r+0xa58>
 800af14:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800af18:	d1d7      	bne.n	800aeca <_dtoa_r+0xa52>
 800af1a:	2339      	movs	r3, #57	; 0x39
 800af1c:	f88b 3000 	strb.w	r3, [fp]
 800af20:	462b      	mov	r3, r5
 800af22:	461d      	mov	r5, r3
 800af24:	3b01      	subs	r3, #1
 800af26:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800af2a:	2a39      	cmp	r2, #57	; 0x39
 800af2c:	d071      	beq.n	800b012 <_dtoa_r+0xb9a>
 800af2e:	3201      	adds	r2, #1
 800af30:	701a      	strb	r2, [r3, #0]
 800af32:	e746      	b.n	800adc2 <_dtoa_r+0x94a>
 800af34:	2a00      	cmp	r2, #0
 800af36:	dd07      	ble.n	800af48 <_dtoa_r+0xad0>
 800af38:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800af3c:	d0ed      	beq.n	800af1a <_dtoa_r+0xaa2>
 800af3e:	f10a 0301 	add.w	r3, sl, #1
 800af42:	f88b 3000 	strb.w	r3, [fp]
 800af46:	e73c      	b.n	800adc2 <_dtoa_r+0x94a>
 800af48:	9b05      	ldr	r3, [sp, #20]
 800af4a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800af4e:	4599      	cmp	r9, r3
 800af50:	d047      	beq.n	800afe2 <_dtoa_r+0xb6a>
 800af52:	ee18 1a10 	vmov	r1, s16
 800af56:	2300      	movs	r3, #0
 800af58:	220a      	movs	r2, #10
 800af5a:	4620      	mov	r0, r4
 800af5c:	f000 f8f6 	bl	800b14c <__multadd>
 800af60:	45b8      	cmp	r8, r7
 800af62:	ee08 0a10 	vmov	s16, r0
 800af66:	f04f 0300 	mov.w	r3, #0
 800af6a:	f04f 020a 	mov.w	r2, #10
 800af6e:	4641      	mov	r1, r8
 800af70:	4620      	mov	r0, r4
 800af72:	d106      	bne.n	800af82 <_dtoa_r+0xb0a>
 800af74:	f000 f8ea 	bl	800b14c <__multadd>
 800af78:	4680      	mov	r8, r0
 800af7a:	4607      	mov	r7, r0
 800af7c:	f109 0901 	add.w	r9, r9, #1
 800af80:	e772      	b.n	800ae68 <_dtoa_r+0x9f0>
 800af82:	f000 f8e3 	bl	800b14c <__multadd>
 800af86:	4639      	mov	r1, r7
 800af88:	4680      	mov	r8, r0
 800af8a:	2300      	movs	r3, #0
 800af8c:	220a      	movs	r2, #10
 800af8e:	4620      	mov	r0, r4
 800af90:	f000 f8dc 	bl	800b14c <__multadd>
 800af94:	4607      	mov	r7, r0
 800af96:	e7f1      	b.n	800af7c <_dtoa_r+0xb04>
 800af98:	9b03      	ldr	r3, [sp, #12]
 800af9a:	9302      	str	r3, [sp, #8]
 800af9c:	9d01      	ldr	r5, [sp, #4]
 800af9e:	ee18 0a10 	vmov	r0, s16
 800afa2:	4631      	mov	r1, r6
 800afa4:	f7ff f9dc 	bl	800a360 <quorem>
 800afa8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800afac:	9b01      	ldr	r3, [sp, #4]
 800afae:	f805 ab01 	strb.w	sl, [r5], #1
 800afb2:	1aea      	subs	r2, r5, r3
 800afb4:	9b02      	ldr	r3, [sp, #8]
 800afb6:	4293      	cmp	r3, r2
 800afb8:	dd09      	ble.n	800afce <_dtoa_r+0xb56>
 800afba:	ee18 1a10 	vmov	r1, s16
 800afbe:	2300      	movs	r3, #0
 800afc0:	220a      	movs	r2, #10
 800afc2:	4620      	mov	r0, r4
 800afc4:	f000 f8c2 	bl	800b14c <__multadd>
 800afc8:	ee08 0a10 	vmov	s16, r0
 800afcc:	e7e7      	b.n	800af9e <_dtoa_r+0xb26>
 800afce:	9b02      	ldr	r3, [sp, #8]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	bfc8      	it	gt
 800afd4:	461d      	movgt	r5, r3
 800afd6:	9b01      	ldr	r3, [sp, #4]
 800afd8:	bfd8      	it	le
 800afda:	2501      	movle	r5, #1
 800afdc:	441d      	add	r5, r3
 800afde:	f04f 0800 	mov.w	r8, #0
 800afe2:	ee18 1a10 	vmov	r1, s16
 800afe6:	2201      	movs	r2, #1
 800afe8:	4620      	mov	r0, r4
 800afea:	f000 fa5f 	bl	800b4ac <__lshift>
 800afee:	4631      	mov	r1, r6
 800aff0:	ee08 0a10 	vmov	s16, r0
 800aff4:	f000 faca 	bl	800b58c <__mcmp>
 800aff8:	2800      	cmp	r0, #0
 800affa:	dc91      	bgt.n	800af20 <_dtoa_r+0xaa8>
 800affc:	d102      	bne.n	800b004 <_dtoa_r+0xb8c>
 800affe:	f01a 0f01 	tst.w	sl, #1
 800b002:	d18d      	bne.n	800af20 <_dtoa_r+0xaa8>
 800b004:	462b      	mov	r3, r5
 800b006:	461d      	mov	r5, r3
 800b008:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b00c:	2a30      	cmp	r2, #48	; 0x30
 800b00e:	d0fa      	beq.n	800b006 <_dtoa_r+0xb8e>
 800b010:	e6d7      	b.n	800adc2 <_dtoa_r+0x94a>
 800b012:	9a01      	ldr	r2, [sp, #4]
 800b014:	429a      	cmp	r2, r3
 800b016:	d184      	bne.n	800af22 <_dtoa_r+0xaaa>
 800b018:	9b00      	ldr	r3, [sp, #0]
 800b01a:	3301      	adds	r3, #1
 800b01c:	9300      	str	r3, [sp, #0]
 800b01e:	2331      	movs	r3, #49	; 0x31
 800b020:	7013      	strb	r3, [r2, #0]
 800b022:	e6ce      	b.n	800adc2 <_dtoa_r+0x94a>
 800b024:	4b09      	ldr	r3, [pc, #36]	; (800b04c <_dtoa_r+0xbd4>)
 800b026:	f7ff ba95 	b.w	800a554 <_dtoa_r+0xdc>
 800b02a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	f47f aa6e 	bne.w	800a50e <_dtoa_r+0x96>
 800b032:	4b07      	ldr	r3, [pc, #28]	; (800b050 <_dtoa_r+0xbd8>)
 800b034:	f7ff ba8e 	b.w	800a554 <_dtoa_r+0xdc>
 800b038:	9b02      	ldr	r3, [sp, #8]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	dcae      	bgt.n	800af9c <_dtoa_r+0xb24>
 800b03e:	9b06      	ldr	r3, [sp, #24]
 800b040:	2b02      	cmp	r3, #2
 800b042:	f73f aea8 	bgt.w	800ad96 <_dtoa_r+0x91e>
 800b046:	e7a9      	b.n	800af9c <_dtoa_r+0xb24>
 800b048:	0800c94f 	.word	0x0800c94f
 800b04c:	0800c8ac 	.word	0x0800c8ac
 800b050:	0800c8d0 	.word	0x0800c8d0

0800b054 <_localeconv_r>:
 800b054:	4800      	ldr	r0, [pc, #0]	; (800b058 <_localeconv_r+0x4>)
 800b056:	4770      	bx	lr
 800b058:	20000250 	.word	0x20000250

0800b05c <malloc>:
 800b05c:	4b02      	ldr	r3, [pc, #8]	; (800b068 <malloc+0xc>)
 800b05e:	4601      	mov	r1, r0
 800b060:	6818      	ldr	r0, [r3, #0]
 800b062:	f000 bc17 	b.w	800b894 <_malloc_r>
 800b066:	bf00      	nop
 800b068:	200000fc 	.word	0x200000fc

0800b06c <memcpy>:
 800b06c:	440a      	add	r2, r1
 800b06e:	4291      	cmp	r1, r2
 800b070:	f100 33ff 	add.w	r3, r0, #4294967295
 800b074:	d100      	bne.n	800b078 <memcpy+0xc>
 800b076:	4770      	bx	lr
 800b078:	b510      	push	{r4, lr}
 800b07a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b07e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b082:	4291      	cmp	r1, r2
 800b084:	d1f9      	bne.n	800b07a <memcpy+0xe>
 800b086:	bd10      	pop	{r4, pc}

0800b088 <_Balloc>:
 800b088:	b570      	push	{r4, r5, r6, lr}
 800b08a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b08c:	4604      	mov	r4, r0
 800b08e:	460d      	mov	r5, r1
 800b090:	b976      	cbnz	r6, 800b0b0 <_Balloc+0x28>
 800b092:	2010      	movs	r0, #16
 800b094:	f7ff ffe2 	bl	800b05c <malloc>
 800b098:	4602      	mov	r2, r0
 800b09a:	6260      	str	r0, [r4, #36]	; 0x24
 800b09c:	b920      	cbnz	r0, 800b0a8 <_Balloc+0x20>
 800b09e:	4b18      	ldr	r3, [pc, #96]	; (800b100 <_Balloc+0x78>)
 800b0a0:	4818      	ldr	r0, [pc, #96]	; (800b104 <_Balloc+0x7c>)
 800b0a2:	2166      	movs	r1, #102	; 0x66
 800b0a4:	f000 fdd6 	bl	800bc54 <__assert_func>
 800b0a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0ac:	6006      	str	r6, [r0, #0]
 800b0ae:	60c6      	str	r6, [r0, #12]
 800b0b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b0b2:	68f3      	ldr	r3, [r6, #12]
 800b0b4:	b183      	cbz	r3, 800b0d8 <_Balloc+0x50>
 800b0b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0b8:	68db      	ldr	r3, [r3, #12]
 800b0ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b0be:	b9b8      	cbnz	r0, 800b0f0 <_Balloc+0x68>
 800b0c0:	2101      	movs	r1, #1
 800b0c2:	fa01 f605 	lsl.w	r6, r1, r5
 800b0c6:	1d72      	adds	r2, r6, #5
 800b0c8:	0092      	lsls	r2, r2, #2
 800b0ca:	4620      	mov	r0, r4
 800b0cc:	f000 fb60 	bl	800b790 <_calloc_r>
 800b0d0:	b160      	cbz	r0, 800b0ec <_Balloc+0x64>
 800b0d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b0d6:	e00e      	b.n	800b0f6 <_Balloc+0x6e>
 800b0d8:	2221      	movs	r2, #33	; 0x21
 800b0da:	2104      	movs	r1, #4
 800b0dc:	4620      	mov	r0, r4
 800b0de:	f000 fb57 	bl	800b790 <_calloc_r>
 800b0e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0e4:	60f0      	str	r0, [r6, #12]
 800b0e6:	68db      	ldr	r3, [r3, #12]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d1e4      	bne.n	800b0b6 <_Balloc+0x2e>
 800b0ec:	2000      	movs	r0, #0
 800b0ee:	bd70      	pop	{r4, r5, r6, pc}
 800b0f0:	6802      	ldr	r2, [r0, #0]
 800b0f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b0fc:	e7f7      	b.n	800b0ee <_Balloc+0x66>
 800b0fe:	bf00      	nop
 800b100:	0800c8dd 	.word	0x0800c8dd
 800b104:	0800c960 	.word	0x0800c960

0800b108 <_Bfree>:
 800b108:	b570      	push	{r4, r5, r6, lr}
 800b10a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b10c:	4605      	mov	r5, r0
 800b10e:	460c      	mov	r4, r1
 800b110:	b976      	cbnz	r6, 800b130 <_Bfree+0x28>
 800b112:	2010      	movs	r0, #16
 800b114:	f7ff ffa2 	bl	800b05c <malloc>
 800b118:	4602      	mov	r2, r0
 800b11a:	6268      	str	r0, [r5, #36]	; 0x24
 800b11c:	b920      	cbnz	r0, 800b128 <_Bfree+0x20>
 800b11e:	4b09      	ldr	r3, [pc, #36]	; (800b144 <_Bfree+0x3c>)
 800b120:	4809      	ldr	r0, [pc, #36]	; (800b148 <_Bfree+0x40>)
 800b122:	218a      	movs	r1, #138	; 0x8a
 800b124:	f000 fd96 	bl	800bc54 <__assert_func>
 800b128:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b12c:	6006      	str	r6, [r0, #0]
 800b12e:	60c6      	str	r6, [r0, #12]
 800b130:	b13c      	cbz	r4, 800b142 <_Bfree+0x3a>
 800b132:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b134:	6862      	ldr	r2, [r4, #4]
 800b136:	68db      	ldr	r3, [r3, #12]
 800b138:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b13c:	6021      	str	r1, [r4, #0]
 800b13e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b142:	bd70      	pop	{r4, r5, r6, pc}
 800b144:	0800c8dd 	.word	0x0800c8dd
 800b148:	0800c960 	.word	0x0800c960

0800b14c <__multadd>:
 800b14c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b150:	690d      	ldr	r5, [r1, #16]
 800b152:	4607      	mov	r7, r0
 800b154:	460c      	mov	r4, r1
 800b156:	461e      	mov	r6, r3
 800b158:	f101 0c14 	add.w	ip, r1, #20
 800b15c:	2000      	movs	r0, #0
 800b15e:	f8dc 3000 	ldr.w	r3, [ip]
 800b162:	b299      	uxth	r1, r3
 800b164:	fb02 6101 	mla	r1, r2, r1, r6
 800b168:	0c1e      	lsrs	r6, r3, #16
 800b16a:	0c0b      	lsrs	r3, r1, #16
 800b16c:	fb02 3306 	mla	r3, r2, r6, r3
 800b170:	b289      	uxth	r1, r1
 800b172:	3001      	adds	r0, #1
 800b174:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b178:	4285      	cmp	r5, r0
 800b17a:	f84c 1b04 	str.w	r1, [ip], #4
 800b17e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b182:	dcec      	bgt.n	800b15e <__multadd+0x12>
 800b184:	b30e      	cbz	r6, 800b1ca <__multadd+0x7e>
 800b186:	68a3      	ldr	r3, [r4, #8]
 800b188:	42ab      	cmp	r3, r5
 800b18a:	dc19      	bgt.n	800b1c0 <__multadd+0x74>
 800b18c:	6861      	ldr	r1, [r4, #4]
 800b18e:	4638      	mov	r0, r7
 800b190:	3101      	adds	r1, #1
 800b192:	f7ff ff79 	bl	800b088 <_Balloc>
 800b196:	4680      	mov	r8, r0
 800b198:	b928      	cbnz	r0, 800b1a6 <__multadd+0x5a>
 800b19a:	4602      	mov	r2, r0
 800b19c:	4b0c      	ldr	r3, [pc, #48]	; (800b1d0 <__multadd+0x84>)
 800b19e:	480d      	ldr	r0, [pc, #52]	; (800b1d4 <__multadd+0x88>)
 800b1a0:	21b5      	movs	r1, #181	; 0xb5
 800b1a2:	f000 fd57 	bl	800bc54 <__assert_func>
 800b1a6:	6922      	ldr	r2, [r4, #16]
 800b1a8:	3202      	adds	r2, #2
 800b1aa:	f104 010c 	add.w	r1, r4, #12
 800b1ae:	0092      	lsls	r2, r2, #2
 800b1b0:	300c      	adds	r0, #12
 800b1b2:	f7ff ff5b 	bl	800b06c <memcpy>
 800b1b6:	4621      	mov	r1, r4
 800b1b8:	4638      	mov	r0, r7
 800b1ba:	f7ff ffa5 	bl	800b108 <_Bfree>
 800b1be:	4644      	mov	r4, r8
 800b1c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b1c4:	3501      	adds	r5, #1
 800b1c6:	615e      	str	r6, [r3, #20]
 800b1c8:	6125      	str	r5, [r4, #16]
 800b1ca:	4620      	mov	r0, r4
 800b1cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1d0:	0800c94f 	.word	0x0800c94f
 800b1d4:	0800c960 	.word	0x0800c960

0800b1d8 <__hi0bits>:
 800b1d8:	0c03      	lsrs	r3, r0, #16
 800b1da:	041b      	lsls	r3, r3, #16
 800b1dc:	b9d3      	cbnz	r3, 800b214 <__hi0bits+0x3c>
 800b1de:	0400      	lsls	r0, r0, #16
 800b1e0:	2310      	movs	r3, #16
 800b1e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b1e6:	bf04      	itt	eq
 800b1e8:	0200      	lsleq	r0, r0, #8
 800b1ea:	3308      	addeq	r3, #8
 800b1ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b1f0:	bf04      	itt	eq
 800b1f2:	0100      	lsleq	r0, r0, #4
 800b1f4:	3304      	addeq	r3, #4
 800b1f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b1fa:	bf04      	itt	eq
 800b1fc:	0080      	lsleq	r0, r0, #2
 800b1fe:	3302      	addeq	r3, #2
 800b200:	2800      	cmp	r0, #0
 800b202:	db05      	blt.n	800b210 <__hi0bits+0x38>
 800b204:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b208:	f103 0301 	add.w	r3, r3, #1
 800b20c:	bf08      	it	eq
 800b20e:	2320      	moveq	r3, #32
 800b210:	4618      	mov	r0, r3
 800b212:	4770      	bx	lr
 800b214:	2300      	movs	r3, #0
 800b216:	e7e4      	b.n	800b1e2 <__hi0bits+0xa>

0800b218 <__lo0bits>:
 800b218:	6803      	ldr	r3, [r0, #0]
 800b21a:	f013 0207 	ands.w	r2, r3, #7
 800b21e:	4601      	mov	r1, r0
 800b220:	d00b      	beq.n	800b23a <__lo0bits+0x22>
 800b222:	07da      	lsls	r2, r3, #31
 800b224:	d423      	bmi.n	800b26e <__lo0bits+0x56>
 800b226:	0798      	lsls	r0, r3, #30
 800b228:	bf49      	itett	mi
 800b22a:	085b      	lsrmi	r3, r3, #1
 800b22c:	089b      	lsrpl	r3, r3, #2
 800b22e:	2001      	movmi	r0, #1
 800b230:	600b      	strmi	r3, [r1, #0]
 800b232:	bf5c      	itt	pl
 800b234:	600b      	strpl	r3, [r1, #0]
 800b236:	2002      	movpl	r0, #2
 800b238:	4770      	bx	lr
 800b23a:	b298      	uxth	r0, r3
 800b23c:	b9a8      	cbnz	r0, 800b26a <__lo0bits+0x52>
 800b23e:	0c1b      	lsrs	r3, r3, #16
 800b240:	2010      	movs	r0, #16
 800b242:	b2da      	uxtb	r2, r3
 800b244:	b90a      	cbnz	r2, 800b24a <__lo0bits+0x32>
 800b246:	3008      	adds	r0, #8
 800b248:	0a1b      	lsrs	r3, r3, #8
 800b24a:	071a      	lsls	r2, r3, #28
 800b24c:	bf04      	itt	eq
 800b24e:	091b      	lsreq	r3, r3, #4
 800b250:	3004      	addeq	r0, #4
 800b252:	079a      	lsls	r2, r3, #30
 800b254:	bf04      	itt	eq
 800b256:	089b      	lsreq	r3, r3, #2
 800b258:	3002      	addeq	r0, #2
 800b25a:	07da      	lsls	r2, r3, #31
 800b25c:	d403      	bmi.n	800b266 <__lo0bits+0x4e>
 800b25e:	085b      	lsrs	r3, r3, #1
 800b260:	f100 0001 	add.w	r0, r0, #1
 800b264:	d005      	beq.n	800b272 <__lo0bits+0x5a>
 800b266:	600b      	str	r3, [r1, #0]
 800b268:	4770      	bx	lr
 800b26a:	4610      	mov	r0, r2
 800b26c:	e7e9      	b.n	800b242 <__lo0bits+0x2a>
 800b26e:	2000      	movs	r0, #0
 800b270:	4770      	bx	lr
 800b272:	2020      	movs	r0, #32
 800b274:	4770      	bx	lr
	...

0800b278 <__i2b>:
 800b278:	b510      	push	{r4, lr}
 800b27a:	460c      	mov	r4, r1
 800b27c:	2101      	movs	r1, #1
 800b27e:	f7ff ff03 	bl	800b088 <_Balloc>
 800b282:	4602      	mov	r2, r0
 800b284:	b928      	cbnz	r0, 800b292 <__i2b+0x1a>
 800b286:	4b05      	ldr	r3, [pc, #20]	; (800b29c <__i2b+0x24>)
 800b288:	4805      	ldr	r0, [pc, #20]	; (800b2a0 <__i2b+0x28>)
 800b28a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b28e:	f000 fce1 	bl	800bc54 <__assert_func>
 800b292:	2301      	movs	r3, #1
 800b294:	6144      	str	r4, [r0, #20]
 800b296:	6103      	str	r3, [r0, #16]
 800b298:	bd10      	pop	{r4, pc}
 800b29a:	bf00      	nop
 800b29c:	0800c94f 	.word	0x0800c94f
 800b2a0:	0800c960 	.word	0x0800c960

0800b2a4 <__multiply>:
 800b2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2a8:	4691      	mov	r9, r2
 800b2aa:	690a      	ldr	r2, [r1, #16]
 800b2ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	bfb8      	it	lt
 800b2b4:	460b      	movlt	r3, r1
 800b2b6:	460c      	mov	r4, r1
 800b2b8:	bfbc      	itt	lt
 800b2ba:	464c      	movlt	r4, r9
 800b2bc:	4699      	movlt	r9, r3
 800b2be:	6927      	ldr	r7, [r4, #16]
 800b2c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b2c4:	68a3      	ldr	r3, [r4, #8]
 800b2c6:	6861      	ldr	r1, [r4, #4]
 800b2c8:	eb07 060a 	add.w	r6, r7, sl
 800b2cc:	42b3      	cmp	r3, r6
 800b2ce:	b085      	sub	sp, #20
 800b2d0:	bfb8      	it	lt
 800b2d2:	3101      	addlt	r1, #1
 800b2d4:	f7ff fed8 	bl	800b088 <_Balloc>
 800b2d8:	b930      	cbnz	r0, 800b2e8 <__multiply+0x44>
 800b2da:	4602      	mov	r2, r0
 800b2dc:	4b44      	ldr	r3, [pc, #272]	; (800b3f0 <__multiply+0x14c>)
 800b2de:	4845      	ldr	r0, [pc, #276]	; (800b3f4 <__multiply+0x150>)
 800b2e0:	f240 115d 	movw	r1, #349	; 0x15d
 800b2e4:	f000 fcb6 	bl	800bc54 <__assert_func>
 800b2e8:	f100 0514 	add.w	r5, r0, #20
 800b2ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b2f0:	462b      	mov	r3, r5
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	4543      	cmp	r3, r8
 800b2f6:	d321      	bcc.n	800b33c <__multiply+0x98>
 800b2f8:	f104 0314 	add.w	r3, r4, #20
 800b2fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b300:	f109 0314 	add.w	r3, r9, #20
 800b304:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b308:	9202      	str	r2, [sp, #8]
 800b30a:	1b3a      	subs	r2, r7, r4
 800b30c:	3a15      	subs	r2, #21
 800b30e:	f022 0203 	bic.w	r2, r2, #3
 800b312:	3204      	adds	r2, #4
 800b314:	f104 0115 	add.w	r1, r4, #21
 800b318:	428f      	cmp	r7, r1
 800b31a:	bf38      	it	cc
 800b31c:	2204      	movcc	r2, #4
 800b31e:	9201      	str	r2, [sp, #4]
 800b320:	9a02      	ldr	r2, [sp, #8]
 800b322:	9303      	str	r3, [sp, #12]
 800b324:	429a      	cmp	r2, r3
 800b326:	d80c      	bhi.n	800b342 <__multiply+0x9e>
 800b328:	2e00      	cmp	r6, #0
 800b32a:	dd03      	ble.n	800b334 <__multiply+0x90>
 800b32c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b330:	2b00      	cmp	r3, #0
 800b332:	d05a      	beq.n	800b3ea <__multiply+0x146>
 800b334:	6106      	str	r6, [r0, #16]
 800b336:	b005      	add	sp, #20
 800b338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b33c:	f843 2b04 	str.w	r2, [r3], #4
 800b340:	e7d8      	b.n	800b2f4 <__multiply+0x50>
 800b342:	f8b3 a000 	ldrh.w	sl, [r3]
 800b346:	f1ba 0f00 	cmp.w	sl, #0
 800b34a:	d024      	beq.n	800b396 <__multiply+0xf2>
 800b34c:	f104 0e14 	add.w	lr, r4, #20
 800b350:	46a9      	mov	r9, r5
 800b352:	f04f 0c00 	mov.w	ip, #0
 800b356:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b35a:	f8d9 1000 	ldr.w	r1, [r9]
 800b35e:	fa1f fb82 	uxth.w	fp, r2
 800b362:	b289      	uxth	r1, r1
 800b364:	fb0a 110b 	mla	r1, sl, fp, r1
 800b368:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b36c:	f8d9 2000 	ldr.w	r2, [r9]
 800b370:	4461      	add	r1, ip
 800b372:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b376:	fb0a c20b 	mla	r2, sl, fp, ip
 800b37a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b37e:	b289      	uxth	r1, r1
 800b380:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b384:	4577      	cmp	r7, lr
 800b386:	f849 1b04 	str.w	r1, [r9], #4
 800b38a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b38e:	d8e2      	bhi.n	800b356 <__multiply+0xb2>
 800b390:	9a01      	ldr	r2, [sp, #4]
 800b392:	f845 c002 	str.w	ip, [r5, r2]
 800b396:	9a03      	ldr	r2, [sp, #12]
 800b398:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b39c:	3304      	adds	r3, #4
 800b39e:	f1b9 0f00 	cmp.w	r9, #0
 800b3a2:	d020      	beq.n	800b3e6 <__multiply+0x142>
 800b3a4:	6829      	ldr	r1, [r5, #0]
 800b3a6:	f104 0c14 	add.w	ip, r4, #20
 800b3aa:	46ae      	mov	lr, r5
 800b3ac:	f04f 0a00 	mov.w	sl, #0
 800b3b0:	f8bc b000 	ldrh.w	fp, [ip]
 800b3b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b3b8:	fb09 220b 	mla	r2, r9, fp, r2
 800b3bc:	4492      	add	sl, r2
 800b3be:	b289      	uxth	r1, r1
 800b3c0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b3c4:	f84e 1b04 	str.w	r1, [lr], #4
 800b3c8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b3cc:	f8be 1000 	ldrh.w	r1, [lr]
 800b3d0:	0c12      	lsrs	r2, r2, #16
 800b3d2:	fb09 1102 	mla	r1, r9, r2, r1
 800b3d6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b3da:	4567      	cmp	r7, ip
 800b3dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b3e0:	d8e6      	bhi.n	800b3b0 <__multiply+0x10c>
 800b3e2:	9a01      	ldr	r2, [sp, #4]
 800b3e4:	50a9      	str	r1, [r5, r2]
 800b3e6:	3504      	adds	r5, #4
 800b3e8:	e79a      	b.n	800b320 <__multiply+0x7c>
 800b3ea:	3e01      	subs	r6, #1
 800b3ec:	e79c      	b.n	800b328 <__multiply+0x84>
 800b3ee:	bf00      	nop
 800b3f0:	0800c94f 	.word	0x0800c94f
 800b3f4:	0800c960 	.word	0x0800c960

0800b3f8 <__pow5mult>:
 800b3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3fc:	4615      	mov	r5, r2
 800b3fe:	f012 0203 	ands.w	r2, r2, #3
 800b402:	4606      	mov	r6, r0
 800b404:	460f      	mov	r7, r1
 800b406:	d007      	beq.n	800b418 <__pow5mult+0x20>
 800b408:	4c25      	ldr	r4, [pc, #148]	; (800b4a0 <__pow5mult+0xa8>)
 800b40a:	3a01      	subs	r2, #1
 800b40c:	2300      	movs	r3, #0
 800b40e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b412:	f7ff fe9b 	bl	800b14c <__multadd>
 800b416:	4607      	mov	r7, r0
 800b418:	10ad      	asrs	r5, r5, #2
 800b41a:	d03d      	beq.n	800b498 <__pow5mult+0xa0>
 800b41c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b41e:	b97c      	cbnz	r4, 800b440 <__pow5mult+0x48>
 800b420:	2010      	movs	r0, #16
 800b422:	f7ff fe1b 	bl	800b05c <malloc>
 800b426:	4602      	mov	r2, r0
 800b428:	6270      	str	r0, [r6, #36]	; 0x24
 800b42a:	b928      	cbnz	r0, 800b438 <__pow5mult+0x40>
 800b42c:	4b1d      	ldr	r3, [pc, #116]	; (800b4a4 <__pow5mult+0xac>)
 800b42e:	481e      	ldr	r0, [pc, #120]	; (800b4a8 <__pow5mult+0xb0>)
 800b430:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b434:	f000 fc0e 	bl	800bc54 <__assert_func>
 800b438:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b43c:	6004      	str	r4, [r0, #0]
 800b43e:	60c4      	str	r4, [r0, #12]
 800b440:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b444:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b448:	b94c      	cbnz	r4, 800b45e <__pow5mult+0x66>
 800b44a:	f240 2171 	movw	r1, #625	; 0x271
 800b44e:	4630      	mov	r0, r6
 800b450:	f7ff ff12 	bl	800b278 <__i2b>
 800b454:	2300      	movs	r3, #0
 800b456:	f8c8 0008 	str.w	r0, [r8, #8]
 800b45a:	4604      	mov	r4, r0
 800b45c:	6003      	str	r3, [r0, #0]
 800b45e:	f04f 0900 	mov.w	r9, #0
 800b462:	07eb      	lsls	r3, r5, #31
 800b464:	d50a      	bpl.n	800b47c <__pow5mult+0x84>
 800b466:	4639      	mov	r1, r7
 800b468:	4622      	mov	r2, r4
 800b46a:	4630      	mov	r0, r6
 800b46c:	f7ff ff1a 	bl	800b2a4 <__multiply>
 800b470:	4639      	mov	r1, r7
 800b472:	4680      	mov	r8, r0
 800b474:	4630      	mov	r0, r6
 800b476:	f7ff fe47 	bl	800b108 <_Bfree>
 800b47a:	4647      	mov	r7, r8
 800b47c:	106d      	asrs	r5, r5, #1
 800b47e:	d00b      	beq.n	800b498 <__pow5mult+0xa0>
 800b480:	6820      	ldr	r0, [r4, #0]
 800b482:	b938      	cbnz	r0, 800b494 <__pow5mult+0x9c>
 800b484:	4622      	mov	r2, r4
 800b486:	4621      	mov	r1, r4
 800b488:	4630      	mov	r0, r6
 800b48a:	f7ff ff0b 	bl	800b2a4 <__multiply>
 800b48e:	6020      	str	r0, [r4, #0]
 800b490:	f8c0 9000 	str.w	r9, [r0]
 800b494:	4604      	mov	r4, r0
 800b496:	e7e4      	b.n	800b462 <__pow5mult+0x6a>
 800b498:	4638      	mov	r0, r7
 800b49a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b49e:	bf00      	nop
 800b4a0:	0800cab0 	.word	0x0800cab0
 800b4a4:	0800c8dd 	.word	0x0800c8dd
 800b4a8:	0800c960 	.word	0x0800c960

0800b4ac <__lshift>:
 800b4ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4b0:	460c      	mov	r4, r1
 800b4b2:	6849      	ldr	r1, [r1, #4]
 800b4b4:	6923      	ldr	r3, [r4, #16]
 800b4b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b4ba:	68a3      	ldr	r3, [r4, #8]
 800b4bc:	4607      	mov	r7, r0
 800b4be:	4691      	mov	r9, r2
 800b4c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b4c4:	f108 0601 	add.w	r6, r8, #1
 800b4c8:	42b3      	cmp	r3, r6
 800b4ca:	db0b      	blt.n	800b4e4 <__lshift+0x38>
 800b4cc:	4638      	mov	r0, r7
 800b4ce:	f7ff fddb 	bl	800b088 <_Balloc>
 800b4d2:	4605      	mov	r5, r0
 800b4d4:	b948      	cbnz	r0, 800b4ea <__lshift+0x3e>
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	4b2a      	ldr	r3, [pc, #168]	; (800b584 <__lshift+0xd8>)
 800b4da:	482b      	ldr	r0, [pc, #172]	; (800b588 <__lshift+0xdc>)
 800b4dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b4e0:	f000 fbb8 	bl	800bc54 <__assert_func>
 800b4e4:	3101      	adds	r1, #1
 800b4e6:	005b      	lsls	r3, r3, #1
 800b4e8:	e7ee      	b.n	800b4c8 <__lshift+0x1c>
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	f100 0114 	add.w	r1, r0, #20
 800b4f0:	f100 0210 	add.w	r2, r0, #16
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	4553      	cmp	r3, sl
 800b4f8:	db37      	blt.n	800b56a <__lshift+0xbe>
 800b4fa:	6920      	ldr	r0, [r4, #16]
 800b4fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b500:	f104 0314 	add.w	r3, r4, #20
 800b504:	f019 091f 	ands.w	r9, r9, #31
 800b508:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b50c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b510:	d02f      	beq.n	800b572 <__lshift+0xc6>
 800b512:	f1c9 0e20 	rsb	lr, r9, #32
 800b516:	468a      	mov	sl, r1
 800b518:	f04f 0c00 	mov.w	ip, #0
 800b51c:	681a      	ldr	r2, [r3, #0]
 800b51e:	fa02 f209 	lsl.w	r2, r2, r9
 800b522:	ea42 020c 	orr.w	r2, r2, ip
 800b526:	f84a 2b04 	str.w	r2, [sl], #4
 800b52a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b52e:	4298      	cmp	r0, r3
 800b530:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b534:	d8f2      	bhi.n	800b51c <__lshift+0x70>
 800b536:	1b03      	subs	r3, r0, r4
 800b538:	3b15      	subs	r3, #21
 800b53a:	f023 0303 	bic.w	r3, r3, #3
 800b53e:	3304      	adds	r3, #4
 800b540:	f104 0215 	add.w	r2, r4, #21
 800b544:	4290      	cmp	r0, r2
 800b546:	bf38      	it	cc
 800b548:	2304      	movcc	r3, #4
 800b54a:	f841 c003 	str.w	ip, [r1, r3]
 800b54e:	f1bc 0f00 	cmp.w	ip, #0
 800b552:	d001      	beq.n	800b558 <__lshift+0xac>
 800b554:	f108 0602 	add.w	r6, r8, #2
 800b558:	3e01      	subs	r6, #1
 800b55a:	4638      	mov	r0, r7
 800b55c:	612e      	str	r6, [r5, #16]
 800b55e:	4621      	mov	r1, r4
 800b560:	f7ff fdd2 	bl	800b108 <_Bfree>
 800b564:	4628      	mov	r0, r5
 800b566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b56a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b56e:	3301      	adds	r3, #1
 800b570:	e7c1      	b.n	800b4f6 <__lshift+0x4a>
 800b572:	3904      	subs	r1, #4
 800b574:	f853 2b04 	ldr.w	r2, [r3], #4
 800b578:	f841 2f04 	str.w	r2, [r1, #4]!
 800b57c:	4298      	cmp	r0, r3
 800b57e:	d8f9      	bhi.n	800b574 <__lshift+0xc8>
 800b580:	e7ea      	b.n	800b558 <__lshift+0xac>
 800b582:	bf00      	nop
 800b584:	0800c94f 	.word	0x0800c94f
 800b588:	0800c960 	.word	0x0800c960

0800b58c <__mcmp>:
 800b58c:	b530      	push	{r4, r5, lr}
 800b58e:	6902      	ldr	r2, [r0, #16]
 800b590:	690c      	ldr	r4, [r1, #16]
 800b592:	1b12      	subs	r2, r2, r4
 800b594:	d10e      	bne.n	800b5b4 <__mcmp+0x28>
 800b596:	f100 0314 	add.w	r3, r0, #20
 800b59a:	3114      	adds	r1, #20
 800b59c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b5a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b5a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b5a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b5ac:	42a5      	cmp	r5, r4
 800b5ae:	d003      	beq.n	800b5b8 <__mcmp+0x2c>
 800b5b0:	d305      	bcc.n	800b5be <__mcmp+0x32>
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	4610      	mov	r0, r2
 800b5b6:	bd30      	pop	{r4, r5, pc}
 800b5b8:	4283      	cmp	r3, r0
 800b5ba:	d3f3      	bcc.n	800b5a4 <__mcmp+0x18>
 800b5bc:	e7fa      	b.n	800b5b4 <__mcmp+0x28>
 800b5be:	f04f 32ff 	mov.w	r2, #4294967295
 800b5c2:	e7f7      	b.n	800b5b4 <__mcmp+0x28>

0800b5c4 <__mdiff>:
 800b5c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c8:	460c      	mov	r4, r1
 800b5ca:	4606      	mov	r6, r0
 800b5cc:	4611      	mov	r1, r2
 800b5ce:	4620      	mov	r0, r4
 800b5d0:	4690      	mov	r8, r2
 800b5d2:	f7ff ffdb 	bl	800b58c <__mcmp>
 800b5d6:	1e05      	subs	r5, r0, #0
 800b5d8:	d110      	bne.n	800b5fc <__mdiff+0x38>
 800b5da:	4629      	mov	r1, r5
 800b5dc:	4630      	mov	r0, r6
 800b5de:	f7ff fd53 	bl	800b088 <_Balloc>
 800b5e2:	b930      	cbnz	r0, 800b5f2 <__mdiff+0x2e>
 800b5e4:	4b3a      	ldr	r3, [pc, #232]	; (800b6d0 <__mdiff+0x10c>)
 800b5e6:	4602      	mov	r2, r0
 800b5e8:	f240 2132 	movw	r1, #562	; 0x232
 800b5ec:	4839      	ldr	r0, [pc, #228]	; (800b6d4 <__mdiff+0x110>)
 800b5ee:	f000 fb31 	bl	800bc54 <__assert_func>
 800b5f2:	2301      	movs	r3, #1
 800b5f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b5f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5fc:	bfa4      	itt	ge
 800b5fe:	4643      	movge	r3, r8
 800b600:	46a0      	movge	r8, r4
 800b602:	4630      	mov	r0, r6
 800b604:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b608:	bfa6      	itte	ge
 800b60a:	461c      	movge	r4, r3
 800b60c:	2500      	movge	r5, #0
 800b60e:	2501      	movlt	r5, #1
 800b610:	f7ff fd3a 	bl	800b088 <_Balloc>
 800b614:	b920      	cbnz	r0, 800b620 <__mdiff+0x5c>
 800b616:	4b2e      	ldr	r3, [pc, #184]	; (800b6d0 <__mdiff+0x10c>)
 800b618:	4602      	mov	r2, r0
 800b61a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b61e:	e7e5      	b.n	800b5ec <__mdiff+0x28>
 800b620:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b624:	6926      	ldr	r6, [r4, #16]
 800b626:	60c5      	str	r5, [r0, #12]
 800b628:	f104 0914 	add.w	r9, r4, #20
 800b62c:	f108 0514 	add.w	r5, r8, #20
 800b630:	f100 0e14 	add.w	lr, r0, #20
 800b634:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b638:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b63c:	f108 0210 	add.w	r2, r8, #16
 800b640:	46f2      	mov	sl, lr
 800b642:	2100      	movs	r1, #0
 800b644:	f859 3b04 	ldr.w	r3, [r9], #4
 800b648:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b64c:	fa1f f883 	uxth.w	r8, r3
 800b650:	fa11 f18b 	uxtah	r1, r1, fp
 800b654:	0c1b      	lsrs	r3, r3, #16
 800b656:	eba1 0808 	sub.w	r8, r1, r8
 800b65a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b65e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b662:	fa1f f888 	uxth.w	r8, r8
 800b666:	1419      	asrs	r1, r3, #16
 800b668:	454e      	cmp	r6, r9
 800b66a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b66e:	f84a 3b04 	str.w	r3, [sl], #4
 800b672:	d8e7      	bhi.n	800b644 <__mdiff+0x80>
 800b674:	1b33      	subs	r3, r6, r4
 800b676:	3b15      	subs	r3, #21
 800b678:	f023 0303 	bic.w	r3, r3, #3
 800b67c:	3304      	adds	r3, #4
 800b67e:	3415      	adds	r4, #21
 800b680:	42a6      	cmp	r6, r4
 800b682:	bf38      	it	cc
 800b684:	2304      	movcc	r3, #4
 800b686:	441d      	add	r5, r3
 800b688:	4473      	add	r3, lr
 800b68a:	469e      	mov	lr, r3
 800b68c:	462e      	mov	r6, r5
 800b68e:	4566      	cmp	r6, ip
 800b690:	d30e      	bcc.n	800b6b0 <__mdiff+0xec>
 800b692:	f10c 0203 	add.w	r2, ip, #3
 800b696:	1b52      	subs	r2, r2, r5
 800b698:	f022 0203 	bic.w	r2, r2, #3
 800b69c:	3d03      	subs	r5, #3
 800b69e:	45ac      	cmp	ip, r5
 800b6a0:	bf38      	it	cc
 800b6a2:	2200      	movcc	r2, #0
 800b6a4:	441a      	add	r2, r3
 800b6a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b6aa:	b17b      	cbz	r3, 800b6cc <__mdiff+0x108>
 800b6ac:	6107      	str	r7, [r0, #16]
 800b6ae:	e7a3      	b.n	800b5f8 <__mdiff+0x34>
 800b6b0:	f856 8b04 	ldr.w	r8, [r6], #4
 800b6b4:	fa11 f288 	uxtah	r2, r1, r8
 800b6b8:	1414      	asrs	r4, r2, #16
 800b6ba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b6be:	b292      	uxth	r2, r2
 800b6c0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b6c4:	f84e 2b04 	str.w	r2, [lr], #4
 800b6c8:	1421      	asrs	r1, r4, #16
 800b6ca:	e7e0      	b.n	800b68e <__mdiff+0xca>
 800b6cc:	3f01      	subs	r7, #1
 800b6ce:	e7ea      	b.n	800b6a6 <__mdiff+0xe2>
 800b6d0:	0800c94f 	.word	0x0800c94f
 800b6d4:	0800c960 	.word	0x0800c960

0800b6d8 <__d2b>:
 800b6d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b6dc:	4689      	mov	r9, r1
 800b6de:	2101      	movs	r1, #1
 800b6e0:	ec57 6b10 	vmov	r6, r7, d0
 800b6e4:	4690      	mov	r8, r2
 800b6e6:	f7ff fccf 	bl	800b088 <_Balloc>
 800b6ea:	4604      	mov	r4, r0
 800b6ec:	b930      	cbnz	r0, 800b6fc <__d2b+0x24>
 800b6ee:	4602      	mov	r2, r0
 800b6f0:	4b25      	ldr	r3, [pc, #148]	; (800b788 <__d2b+0xb0>)
 800b6f2:	4826      	ldr	r0, [pc, #152]	; (800b78c <__d2b+0xb4>)
 800b6f4:	f240 310a 	movw	r1, #778	; 0x30a
 800b6f8:	f000 faac 	bl	800bc54 <__assert_func>
 800b6fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b700:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b704:	bb35      	cbnz	r5, 800b754 <__d2b+0x7c>
 800b706:	2e00      	cmp	r6, #0
 800b708:	9301      	str	r3, [sp, #4]
 800b70a:	d028      	beq.n	800b75e <__d2b+0x86>
 800b70c:	4668      	mov	r0, sp
 800b70e:	9600      	str	r6, [sp, #0]
 800b710:	f7ff fd82 	bl	800b218 <__lo0bits>
 800b714:	9900      	ldr	r1, [sp, #0]
 800b716:	b300      	cbz	r0, 800b75a <__d2b+0x82>
 800b718:	9a01      	ldr	r2, [sp, #4]
 800b71a:	f1c0 0320 	rsb	r3, r0, #32
 800b71e:	fa02 f303 	lsl.w	r3, r2, r3
 800b722:	430b      	orrs	r3, r1
 800b724:	40c2      	lsrs	r2, r0
 800b726:	6163      	str	r3, [r4, #20]
 800b728:	9201      	str	r2, [sp, #4]
 800b72a:	9b01      	ldr	r3, [sp, #4]
 800b72c:	61a3      	str	r3, [r4, #24]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	bf14      	ite	ne
 800b732:	2202      	movne	r2, #2
 800b734:	2201      	moveq	r2, #1
 800b736:	6122      	str	r2, [r4, #16]
 800b738:	b1d5      	cbz	r5, 800b770 <__d2b+0x98>
 800b73a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b73e:	4405      	add	r5, r0
 800b740:	f8c9 5000 	str.w	r5, [r9]
 800b744:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b748:	f8c8 0000 	str.w	r0, [r8]
 800b74c:	4620      	mov	r0, r4
 800b74e:	b003      	add	sp, #12
 800b750:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b754:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b758:	e7d5      	b.n	800b706 <__d2b+0x2e>
 800b75a:	6161      	str	r1, [r4, #20]
 800b75c:	e7e5      	b.n	800b72a <__d2b+0x52>
 800b75e:	a801      	add	r0, sp, #4
 800b760:	f7ff fd5a 	bl	800b218 <__lo0bits>
 800b764:	9b01      	ldr	r3, [sp, #4]
 800b766:	6163      	str	r3, [r4, #20]
 800b768:	2201      	movs	r2, #1
 800b76a:	6122      	str	r2, [r4, #16]
 800b76c:	3020      	adds	r0, #32
 800b76e:	e7e3      	b.n	800b738 <__d2b+0x60>
 800b770:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b774:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b778:	f8c9 0000 	str.w	r0, [r9]
 800b77c:	6918      	ldr	r0, [r3, #16]
 800b77e:	f7ff fd2b 	bl	800b1d8 <__hi0bits>
 800b782:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b786:	e7df      	b.n	800b748 <__d2b+0x70>
 800b788:	0800c94f 	.word	0x0800c94f
 800b78c:	0800c960 	.word	0x0800c960

0800b790 <_calloc_r>:
 800b790:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b792:	fba1 2402 	umull	r2, r4, r1, r2
 800b796:	b94c      	cbnz	r4, 800b7ac <_calloc_r+0x1c>
 800b798:	4611      	mov	r1, r2
 800b79a:	9201      	str	r2, [sp, #4]
 800b79c:	f000 f87a 	bl	800b894 <_malloc_r>
 800b7a0:	9a01      	ldr	r2, [sp, #4]
 800b7a2:	4605      	mov	r5, r0
 800b7a4:	b930      	cbnz	r0, 800b7b4 <_calloc_r+0x24>
 800b7a6:	4628      	mov	r0, r5
 800b7a8:	b003      	add	sp, #12
 800b7aa:	bd30      	pop	{r4, r5, pc}
 800b7ac:	220c      	movs	r2, #12
 800b7ae:	6002      	str	r2, [r0, #0]
 800b7b0:	2500      	movs	r5, #0
 800b7b2:	e7f8      	b.n	800b7a6 <_calloc_r+0x16>
 800b7b4:	4621      	mov	r1, r4
 800b7b6:	f7fe f941 	bl	8009a3c <memset>
 800b7ba:	e7f4      	b.n	800b7a6 <_calloc_r+0x16>

0800b7bc <_free_r>:
 800b7bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b7be:	2900      	cmp	r1, #0
 800b7c0:	d044      	beq.n	800b84c <_free_r+0x90>
 800b7c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7c6:	9001      	str	r0, [sp, #4]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	f1a1 0404 	sub.w	r4, r1, #4
 800b7ce:	bfb8      	it	lt
 800b7d0:	18e4      	addlt	r4, r4, r3
 800b7d2:	f000 fa9b 	bl	800bd0c <__malloc_lock>
 800b7d6:	4a1e      	ldr	r2, [pc, #120]	; (800b850 <_free_r+0x94>)
 800b7d8:	9801      	ldr	r0, [sp, #4]
 800b7da:	6813      	ldr	r3, [r2, #0]
 800b7dc:	b933      	cbnz	r3, 800b7ec <_free_r+0x30>
 800b7de:	6063      	str	r3, [r4, #4]
 800b7e0:	6014      	str	r4, [r2, #0]
 800b7e2:	b003      	add	sp, #12
 800b7e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b7e8:	f000 ba96 	b.w	800bd18 <__malloc_unlock>
 800b7ec:	42a3      	cmp	r3, r4
 800b7ee:	d908      	bls.n	800b802 <_free_r+0x46>
 800b7f0:	6825      	ldr	r5, [r4, #0]
 800b7f2:	1961      	adds	r1, r4, r5
 800b7f4:	428b      	cmp	r3, r1
 800b7f6:	bf01      	itttt	eq
 800b7f8:	6819      	ldreq	r1, [r3, #0]
 800b7fa:	685b      	ldreq	r3, [r3, #4]
 800b7fc:	1949      	addeq	r1, r1, r5
 800b7fe:	6021      	streq	r1, [r4, #0]
 800b800:	e7ed      	b.n	800b7de <_free_r+0x22>
 800b802:	461a      	mov	r2, r3
 800b804:	685b      	ldr	r3, [r3, #4]
 800b806:	b10b      	cbz	r3, 800b80c <_free_r+0x50>
 800b808:	42a3      	cmp	r3, r4
 800b80a:	d9fa      	bls.n	800b802 <_free_r+0x46>
 800b80c:	6811      	ldr	r1, [r2, #0]
 800b80e:	1855      	adds	r5, r2, r1
 800b810:	42a5      	cmp	r5, r4
 800b812:	d10b      	bne.n	800b82c <_free_r+0x70>
 800b814:	6824      	ldr	r4, [r4, #0]
 800b816:	4421      	add	r1, r4
 800b818:	1854      	adds	r4, r2, r1
 800b81a:	42a3      	cmp	r3, r4
 800b81c:	6011      	str	r1, [r2, #0]
 800b81e:	d1e0      	bne.n	800b7e2 <_free_r+0x26>
 800b820:	681c      	ldr	r4, [r3, #0]
 800b822:	685b      	ldr	r3, [r3, #4]
 800b824:	6053      	str	r3, [r2, #4]
 800b826:	4421      	add	r1, r4
 800b828:	6011      	str	r1, [r2, #0]
 800b82a:	e7da      	b.n	800b7e2 <_free_r+0x26>
 800b82c:	d902      	bls.n	800b834 <_free_r+0x78>
 800b82e:	230c      	movs	r3, #12
 800b830:	6003      	str	r3, [r0, #0]
 800b832:	e7d6      	b.n	800b7e2 <_free_r+0x26>
 800b834:	6825      	ldr	r5, [r4, #0]
 800b836:	1961      	adds	r1, r4, r5
 800b838:	428b      	cmp	r3, r1
 800b83a:	bf04      	itt	eq
 800b83c:	6819      	ldreq	r1, [r3, #0]
 800b83e:	685b      	ldreq	r3, [r3, #4]
 800b840:	6063      	str	r3, [r4, #4]
 800b842:	bf04      	itt	eq
 800b844:	1949      	addeq	r1, r1, r5
 800b846:	6021      	streq	r1, [r4, #0]
 800b848:	6054      	str	r4, [r2, #4]
 800b84a:	e7ca      	b.n	800b7e2 <_free_r+0x26>
 800b84c:	b003      	add	sp, #12
 800b84e:	bd30      	pop	{r4, r5, pc}
 800b850:	200020c8 	.word	0x200020c8

0800b854 <sbrk_aligned>:
 800b854:	b570      	push	{r4, r5, r6, lr}
 800b856:	4e0e      	ldr	r6, [pc, #56]	; (800b890 <sbrk_aligned+0x3c>)
 800b858:	460c      	mov	r4, r1
 800b85a:	6831      	ldr	r1, [r6, #0]
 800b85c:	4605      	mov	r5, r0
 800b85e:	b911      	cbnz	r1, 800b866 <sbrk_aligned+0x12>
 800b860:	f000 f9e8 	bl	800bc34 <_sbrk_r>
 800b864:	6030      	str	r0, [r6, #0]
 800b866:	4621      	mov	r1, r4
 800b868:	4628      	mov	r0, r5
 800b86a:	f000 f9e3 	bl	800bc34 <_sbrk_r>
 800b86e:	1c43      	adds	r3, r0, #1
 800b870:	d00a      	beq.n	800b888 <sbrk_aligned+0x34>
 800b872:	1cc4      	adds	r4, r0, #3
 800b874:	f024 0403 	bic.w	r4, r4, #3
 800b878:	42a0      	cmp	r0, r4
 800b87a:	d007      	beq.n	800b88c <sbrk_aligned+0x38>
 800b87c:	1a21      	subs	r1, r4, r0
 800b87e:	4628      	mov	r0, r5
 800b880:	f000 f9d8 	bl	800bc34 <_sbrk_r>
 800b884:	3001      	adds	r0, #1
 800b886:	d101      	bne.n	800b88c <sbrk_aligned+0x38>
 800b888:	f04f 34ff 	mov.w	r4, #4294967295
 800b88c:	4620      	mov	r0, r4
 800b88e:	bd70      	pop	{r4, r5, r6, pc}
 800b890:	200020cc 	.word	0x200020cc

0800b894 <_malloc_r>:
 800b894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b898:	1ccd      	adds	r5, r1, #3
 800b89a:	f025 0503 	bic.w	r5, r5, #3
 800b89e:	3508      	adds	r5, #8
 800b8a0:	2d0c      	cmp	r5, #12
 800b8a2:	bf38      	it	cc
 800b8a4:	250c      	movcc	r5, #12
 800b8a6:	2d00      	cmp	r5, #0
 800b8a8:	4607      	mov	r7, r0
 800b8aa:	db01      	blt.n	800b8b0 <_malloc_r+0x1c>
 800b8ac:	42a9      	cmp	r1, r5
 800b8ae:	d905      	bls.n	800b8bc <_malloc_r+0x28>
 800b8b0:	230c      	movs	r3, #12
 800b8b2:	603b      	str	r3, [r7, #0]
 800b8b4:	2600      	movs	r6, #0
 800b8b6:	4630      	mov	r0, r6
 800b8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8bc:	4e2e      	ldr	r6, [pc, #184]	; (800b978 <_malloc_r+0xe4>)
 800b8be:	f000 fa25 	bl	800bd0c <__malloc_lock>
 800b8c2:	6833      	ldr	r3, [r6, #0]
 800b8c4:	461c      	mov	r4, r3
 800b8c6:	bb34      	cbnz	r4, 800b916 <_malloc_r+0x82>
 800b8c8:	4629      	mov	r1, r5
 800b8ca:	4638      	mov	r0, r7
 800b8cc:	f7ff ffc2 	bl	800b854 <sbrk_aligned>
 800b8d0:	1c43      	adds	r3, r0, #1
 800b8d2:	4604      	mov	r4, r0
 800b8d4:	d14d      	bne.n	800b972 <_malloc_r+0xde>
 800b8d6:	6834      	ldr	r4, [r6, #0]
 800b8d8:	4626      	mov	r6, r4
 800b8da:	2e00      	cmp	r6, #0
 800b8dc:	d140      	bne.n	800b960 <_malloc_r+0xcc>
 800b8de:	6823      	ldr	r3, [r4, #0]
 800b8e0:	4631      	mov	r1, r6
 800b8e2:	4638      	mov	r0, r7
 800b8e4:	eb04 0803 	add.w	r8, r4, r3
 800b8e8:	f000 f9a4 	bl	800bc34 <_sbrk_r>
 800b8ec:	4580      	cmp	r8, r0
 800b8ee:	d13a      	bne.n	800b966 <_malloc_r+0xd2>
 800b8f0:	6821      	ldr	r1, [r4, #0]
 800b8f2:	3503      	adds	r5, #3
 800b8f4:	1a6d      	subs	r5, r5, r1
 800b8f6:	f025 0503 	bic.w	r5, r5, #3
 800b8fa:	3508      	adds	r5, #8
 800b8fc:	2d0c      	cmp	r5, #12
 800b8fe:	bf38      	it	cc
 800b900:	250c      	movcc	r5, #12
 800b902:	4629      	mov	r1, r5
 800b904:	4638      	mov	r0, r7
 800b906:	f7ff ffa5 	bl	800b854 <sbrk_aligned>
 800b90a:	3001      	adds	r0, #1
 800b90c:	d02b      	beq.n	800b966 <_malloc_r+0xd2>
 800b90e:	6823      	ldr	r3, [r4, #0]
 800b910:	442b      	add	r3, r5
 800b912:	6023      	str	r3, [r4, #0]
 800b914:	e00e      	b.n	800b934 <_malloc_r+0xa0>
 800b916:	6822      	ldr	r2, [r4, #0]
 800b918:	1b52      	subs	r2, r2, r5
 800b91a:	d41e      	bmi.n	800b95a <_malloc_r+0xc6>
 800b91c:	2a0b      	cmp	r2, #11
 800b91e:	d916      	bls.n	800b94e <_malloc_r+0xba>
 800b920:	1961      	adds	r1, r4, r5
 800b922:	42a3      	cmp	r3, r4
 800b924:	6025      	str	r5, [r4, #0]
 800b926:	bf18      	it	ne
 800b928:	6059      	strne	r1, [r3, #4]
 800b92a:	6863      	ldr	r3, [r4, #4]
 800b92c:	bf08      	it	eq
 800b92e:	6031      	streq	r1, [r6, #0]
 800b930:	5162      	str	r2, [r4, r5]
 800b932:	604b      	str	r3, [r1, #4]
 800b934:	4638      	mov	r0, r7
 800b936:	f104 060b 	add.w	r6, r4, #11
 800b93a:	f000 f9ed 	bl	800bd18 <__malloc_unlock>
 800b93e:	f026 0607 	bic.w	r6, r6, #7
 800b942:	1d23      	adds	r3, r4, #4
 800b944:	1af2      	subs	r2, r6, r3
 800b946:	d0b6      	beq.n	800b8b6 <_malloc_r+0x22>
 800b948:	1b9b      	subs	r3, r3, r6
 800b94a:	50a3      	str	r3, [r4, r2]
 800b94c:	e7b3      	b.n	800b8b6 <_malloc_r+0x22>
 800b94e:	6862      	ldr	r2, [r4, #4]
 800b950:	42a3      	cmp	r3, r4
 800b952:	bf0c      	ite	eq
 800b954:	6032      	streq	r2, [r6, #0]
 800b956:	605a      	strne	r2, [r3, #4]
 800b958:	e7ec      	b.n	800b934 <_malloc_r+0xa0>
 800b95a:	4623      	mov	r3, r4
 800b95c:	6864      	ldr	r4, [r4, #4]
 800b95e:	e7b2      	b.n	800b8c6 <_malloc_r+0x32>
 800b960:	4634      	mov	r4, r6
 800b962:	6876      	ldr	r6, [r6, #4]
 800b964:	e7b9      	b.n	800b8da <_malloc_r+0x46>
 800b966:	230c      	movs	r3, #12
 800b968:	603b      	str	r3, [r7, #0]
 800b96a:	4638      	mov	r0, r7
 800b96c:	f000 f9d4 	bl	800bd18 <__malloc_unlock>
 800b970:	e7a1      	b.n	800b8b6 <_malloc_r+0x22>
 800b972:	6025      	str	r5, [r4, #0]
 800b974:	e7de      	b.n	800b934 <_malloc_r+0xa0>
 800b976:	bf00      	nop
 800b978:	200020c8 	.word	0x200020c8

0800b97c <__ssputs_r>:
 800b97c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b980:	688e      	ldr	r6, [r1, #8]
 800b982:	429e      	cmp	r6, r3
 800b984:	4682      	mov	sl, r0
 800b986:	460c      	mov	r4, r1
 800b988:	4690      	mov	r8, r2
 800b98a:	461f      	mov	r7, r3
 800b98c:	d838      	bhi.n	800ba00 <__ssputs_r+0x84>
 800b98e:	898a      	ldrh	r2, [r1, #12]
 800b990:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b994:	d032      	beq.n	800b9fc <__ssputs_r+0x80>
 800b996:	6825      	ldr	r5, [r4, #0]
 800b998:	6909      	ldr	r1, [r1, #16]
 800b99a:	eba5 0901 	sub.w	r9, r5, r1
 800b99e:	6965      	ldr	r5, [r4, #20]
 800b9a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b9a8:	3301      	adds	r3, #1
 800b9aa:	444b      	add	r3, r9
 800b9ac:	106d      	asrs	r5, r5, #1
 800b9ae:	429d      	cmp	r5, r3
 800b9b0:	bf38      	it	cc
 800b9b2:	461d      	movcc	r5, r3
 800b9b4:	0553      	lsls	r3, r2, #21
 800b9b6:	d531      	bpl.n	800ba1c <__ssputs_r+0xa0>
 800b9b8:	4629      	mov	r1, r5
 800b9ba:	f7ff ff6b 	bl	800b894 <_malloc_r>
 800b9be:	4606      	mov	r6, r0
 800b9c0:	b950      	cbnz	r0, 800b9d8 <__ssputs_r+0x5c>
 800b9c2:	230c      	movs	r3, #12
 800b9c4:	f8ca 3000 	str.w	r3, [sl]
 800b9c8:	89a3      	ldrh	r3, [r4, #12]
 800b9ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9ce:	81a3      	strh	r3, [r4, #12]
 800b9d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b9d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9d8:	6921      	ldr	r1, [r4, #16]
 800b9da:	464a      	mov	r2, r9
 800b9dc:	f7ff fb46 	bl	800b06c <memcpy>
 800b9e0:	89a3      	ldrh	r3, [r4, #12]
 800b9e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b9e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9ea:	81a3      	strh	r3, [r4, #12]
 800b9ec:	6126      	str	r6, [r4, #16]
 800b9ee:	6165      	str	r5, [r4, #20]
 800b9f0:	444e      	add	r6, r9
 800b9f2:	eba5 0509 	sub.w	r5, r5, r9
 800b9f6:	6026      	str	r6, [r4, #0]
 800b9f8:	60a5      	str	r5, [r4, #8]
 800b9fa:	463e      	mov	r6, r7
 800b9fc:	42be      	cmp	r6, r7
 800b9fe:	d900      	bls.n	800ba02 <__ssputs_r+0x86>
 800ba00:	463e      	mov	r6, r7
 800ba02:	6820      	ldr	r0, [r4, #0]
 800ba04:	4632      	mov	r2, r6
 800ba06:	4641      	mov	r1, r8
 800ba08:	f000 f966 	bl	800bcd8 <memmove>
 800ba0c:	68a3      	ldr	r3, [r4, #8]
 800ba0e:	1b9b      	subs	r3, r3, r6
 800ba10:	60a3      	str	r3, [r4, #8]
 800ba12:	6823      	ldr	r3, [r4, #0]
 800ba14:	4433      	add	r3, r6
 800ba16:	6023      	str	r3, [r4, #0]
 800ba18:	2000      	movs	r0, #0
 800ba1a:	e7db      	b.n	800b9d4 <__ssputs_r+0x58>
 800ba1c:	462a      	mov	r2, r5
 800ba1e:	f000 f981 	bl	800bd24 <_realloc_r>
 800ba22:	4606      	mov	r6, r0
 800ba24:	2800      	cmp	r0, #0
 800ba26:	d1e1      	bne.n	800b9ec <__ssputs_r+0x70>
 800ba28:	6921      	ldr	r1, [r4, #16]
 800ba2a:	4650      	mov	r0, sl
 800ba2c:	f7ff fec6 	bl	800b7bc <_free_r>
 800ba30:	e7c7      	b.n	800b9c2 <__ssputs_r+0x46>
	...

0800ba34 <_svfiprintf_r>:
 800ba34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba38:	4698      	mov	r8, r3
 800ba3a:	898b      	ldrh	r3, [r1, #12]
 800ba3c:	061b      	lsls	r3, r3, #24
 800ba3e:	b09d      	sub	sp, #116	; 0x74
 800ba40:	4607      	mov	r7, r0
 800ba42:	460d      	mov	r5, r1
 800ba44:	4614      	mov	r4, r2
 800ba46:	d50e      	bpl.n	800ba66 <_svfiprintf_r+0x32>
 800ba48:	690b      	ldr	r3, [r1, #16]
 800ba4a:	b963      	cbnz	r3, 800ba66 <_svfiprintf_r+0x32>
 800ba4c:	2140      	movs	r1, #64	; 0x40
 800ba4e:	f7ff ff21 	bl	800b894 <_malloc_r>
 800ba52:	6028      	str	r0, [r5, #0]
 800ba54:	6128      	str	r0, [r5, #16]
 800ba56:	b920      	cbnz	r0, 800ba62 <_svfiprintf_r+0x2e>
 800ba58:	230c      	movs	r3, #12
 800ba5a:	603b      	str	r3, [r7, #0]
 800ba5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba60:	e0d1      	b.n	800bc06 <_svfiprintf_r+0x1d2>
 800ba62:	2340      	movs	r3, #64	; 0x40
 800ba64:	616b      	str	r3, [r5, #20]
 800ba66:	2300      	movs	r3, #0
 800ba68:	9309      	str	r3, [sp, #36]	; 0x24
 800ba6a:	2320      	movs	r3, #32
 800ba6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba70:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba74:	2330      	movs	r3, #48	; 0x30
 800ba76:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bc20 <_svfiprintf_r+0x1ec>
 800ba7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba7e:	f04f 0901 	mov.w	r9, #1
 800ba82:	4623      	mov	r3, r4
 800ba84:	469a      	mov	sl, r3
 800ba86:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba8a:	b10a      	cbz	r2, 800ba90 <_svfiprintf_r+0x5c>
 800ba8c:	2a25      	cmp	r2, #37	; 0x25
 800ba8e:	d1f9      	bne.n	800ba84 <_svfiprintf_r+0x50>
 800ba90:	ebba 0b04 	subs.w	fp, sl, r4
 800ba94:	d00b      	beq.n	800baae <_svfiprintf_r+0x7a>
 800ba96:	465b      	mov	r3, fp
 800ba98:	4622      	mov	r2, r4
 800ba9a:	4629      	mov	r1, r5
 800ba9c:	4638      	mov	r0, r7
 800ba9e:	f7ff ff6d 	bl	800b97c <__ssputs_r>
 800baa2:	3001      	adds	r0, #1
 800baa4:	f000 80aa 	beq.w	800bbfc <_svfiprintf_r+0x1c8>
 800baa8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800baaa:	445a      	add	r2, fp
 800baac:	9209      	str	r2, [sp, #36]	; 0x24
 800baae:	f89a 3000 	ldrb.w	r3, [sl]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	f000 80a2 	beq.w	800bbfc <_svfiprintf_r+0x1c8>
 800bab8:	2300      	movs	r3, #0
 800baba:	f04f 32ff 	mov.w	r2, #4294967295
 800babe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bac2:	f10a 0a01 	add.w	sl, sl, #1
 800bac6:	9304      	str	r3, [sp, #16]
 800bac8:	9307      	str	r3, [sp, #28]
 800baca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bace:	931a      	str	r3, [sp, #104]	; 0x68
 800bad0:	4654      	mov	r4, sl
 800bad2:	2205      	movs	r2, #5
 800bad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bad8:	4851      	ldr	r0, [pc, #324]	; (800bc20 <_svfiprintf_r+0x1ec>)
 800bada:	f7f4 fb89 	bl	80001f0 <memchr>
 800bade:	9a04      	ldr	r2, [sp, #16]
 800bae0:	b9d8      	cbnz	r0, 800bb1a <_svfiprintf_r+0xe6>
 800bae2:	06d0      	lsls	r0, r2, #27
 800bae4:	bf44      	itt	mi
 800bae6:	2320      	movmi	r3, #32
 800bae8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800baec:	0711      	lsls	r1, r2, #28
 800baee:	bf44      	itt	mi
 800baf0:	232b      	movmi	r3, #43	; 0x2b
 800baf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800baf6:	f89a 3000 	ldrb.w	r3, [sl]
 800bafa:	2b2a      	cmp	r3, #42	; 0x2a
 800bafc:	d015      	beq.n	800bb2a <_svfiprintf_r+0xf6>
 800bafe:	9a07      	ldr	r2, [sp, #28]
 800bb00:	4654      	mov	r4, sl
 800bb02:	2000      	movs	r0, #0
 800bb04:	f04f 0c0a 	mov.w	ip, #10
 800bb08:	4621      	mov	r1, r4
 800bb0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb0e:	3b30      	subs	r3, #48	; 0x30
 800bb10:	2b09      	cmp	r3, #9
 800bb12:	d94e      	bls.n	800bbb2 <_svfiprintf_r+0x17e>
 800bb14:	b1b0      	cbz	r0, 800bb44 <_svfiprintf_r+0x110>
 800bb16:	9207      	str	r2, [sp, #28]
 800bb18:	e014      	b.n	800bb44 <_svfiprintf_r+0x110>
 800bb1a:	eba0 0308 	sub.w	r3, r0, r8
 800bb1e:	fa09 f303 	lsl.w	r3, r9, r3
 800bb22:	4313      	orrs	r3, r2
 800bb24:	9304      	str	r3, [sp, #16]
 800bb26:	46a2      	mov	sl, r4
 800bb28:	e7d2      	b.n	800bad0 <_svfiprintf_r+0x9c>
 800bb2a:	9b03      	ldr	r3, [sp, #12]
 800bb2c:	1d19      	adds	r1, r3, #4
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	9103      	str	r1, [sp, #12]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	bfbb      	ittet	lt
 800bb36:	425b      	neglt	r3, r3
 800bb38:	f042 0202 	orrlt.w	r2, r2, #2
 800bb3c:	9307      	strge	r3, [sp, #28]
 800bb3e:	9307      	strlt	r3, [sp, #28]
 800bb40:	bfb8      	it	lt
 800bb42:	9204      	strlt	r2, [sp, #16]
 800bb44:	7823      	ldrb	r3, [r4, #0]
 800bb46:	2b2e      	cmp	r3, #46	; 0x2e
 800bb48:	d10c      	bne.n	800bb64 <_svfiprintf_r+0x130>
 800bb4a:	7863      	ldrb	r3, [r4, #1]
 800bb4c:	2b2a      	cmp	r3, #42	; 0x2a
 800bb4e:	d135      	bne.n	800bbbc <_svfiprintf_r+0x188>
 800bb50:	9b03      	ldr	r3, [sp, #12]
 800bb52:	1d1a      	adds	r2, r3, #4
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	9203      	str	r2, [sp, #12]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	bfb8      	it	lt
 800bb5c:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb60:	3402      	adds	r4, #2
 800bb62:	9305      	str	r3, [sp, #20]
 800bb64:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bc30 <_svfiprintf_r+0x1fc>
 800bb68:	7821      	ldrb	r1, [r4, #0]
 800bb6a:	2203      	movs	r2, #3
 800bb6c:	4650      	mov	r0, sl
 800bb6e:	f7f4 fb3f 	bl	80001f0 <memchr>
 800bb72:	b140      	cbz	r0, 800bb86 <_svfiprintf_r+0x152>
 800bb74:	2340      	movs	r3, #64	; 0x40
 800bb76:	eba0 000a 	sub.w	r0, r0, sl
 800bb7a:	fa03 f000 	lsl.w	r0, r3, r0
 800bb7e:	9b04      	ldr	r3, [sp, #16]
 800bb80:	4303      	orrs	r3, r0
 800bb82:	3401      	adds	r4, #1
 800bb84:	9304      	str	r3, [sp, #16]
 800bb86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb8a:	4826      	ldr	r0, [pc, #152]	; (800bc24 <_svfiprintf_r+0x1f0>)
 800bb8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb90:	2206      	movs	r2, #6
 800bb92:	f7f4 fb2d 	bl	80001f0 <memchr>
 800bb96:	2800      	cmp	r0, #0
 800bb98:	d038      	beq.n	800bc0c <_svfiprintf_r+0x1d8>
 800bb9a:	4b23      	ldr	r3, [pc, #140]	; (800bc28 <_svfiprintf_r+0x1f4>)
 800bb9c:	bb1b      	cbnz	r3, 800bbe6 <_svfiprintf_r+0x1b2>
 800bb9e:	9b03      	ldr	r3, [sp, #12]
 800bba0:	3307      	adds	r3, #7
 800bba2:	f023 0307 	bic.w	r3, r3, #7
 800bba6:	3308      	adds	r3, #8
 800bba8:	9303      	str	r3, [sp, #12]
 800bbaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbac:	4433      	add	r3, r6
 800bbae:	9309      	str	r3, [sp, #36]	; 0x24
 800bbb0:	e767      	b.n	800ba82 <_svfiprintf_r+0x4e>
 800bbb2:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbb6:	460c      	mov	r4, r1
 800bbb8:	2001      	movs	r0, #1
 800bbba:	e7a5      	b.n	800bb08 <_svfiprintf_r+0xd4>
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	3401      	adds	r4, #1
 800bbc0:	9305      	str	r3, [sp, #20]
 800bbc2:	4619      	mov	r1, r3
 800bbc4:	f04f 0c0a 	mov.w	ip, #10
 800bbc8:	4620      	mov	r0, r4
 800bbca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbce:	3a30      	subs	r2, #48	; 0x30
 800bbd0:	2a09      	cmp	r2, #9
 800bbd2:	d903      	bls.n	800bbdc <_svfiprintf_r+0x1a8>
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d0c5      	beq.n	800bb64 <_svfiprintf_r+0x130>
 800bbd8:	9105      	str	r1, [sp, #20]
 800bbda:	e7c3      	b.n	800bb64 <_svfiprintf_r+0x130>
 800bbdc:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	e7f0      	b.n	800bbc8 <_svfiprintf_r+0x194>
 800bbe6:	ab03      	add	r3, sp, #12
 800bbe8:	9300      	str	r3, [sp, #0]
 800bbea:	462a      	mov	r2, r5
 800bbec:	4b0f      	ldr	r3, [pc, #60]	; (800bc2c <_svfiprintf_r+0x1f8>)
 800bbee:	a904      	add	r1, sp, #16
 800bbf0:	4638      	mov	r0, r7
 800bbf2:	f7fd ffcb 	bl	8009b8c <_printf_float>
 800bbf6:	1c42      	adds	r2, r0, #1
 800bbf8:	4606      	mov	r6, r0
 800bbfa:	d1d6      	bne.n	800bbaa <_svfiprintf_r+0x176>
 800bbfc:	89ab      	ldrh	r3, [r5, #12]
 800bbfe:	065b      	lsls	r3, r3, #25
 800bc00:	f53f af2c 	bmi.w	800ba5c <_svfiprintf_r+0x28>
 800bc04:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc06:	b01d      	add	sp, #116	; 0x74
 800bc08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc0c:	ab03      	add	r3, sp, #12
 800bc0e:	9300      	str	r3, [sp, #0]
 800bc10:	462a      	mov	r2, r5
 800bc12:	4b06      	ldr	r3, [pc, #24]	; (800bc2c <_svfiprintf_r+0x1f8>)
 800bc14:	a904      	add	r1, sp, #16
 800bc16:	4638      	mov	r0, r7
 800bc18:	f7fe fa5c 	bl	800a0d4 <_printf_i>
 800bc1c:	e7eb      	b.n	800bbf6 <_svfiprintf_r+0x1c2>
 800bc1e:	bf00      	nop
 800bc20:	0800cabc 	.word	0x0800cabc
 800bc24:	0800cac6 	.word	0x0800cac6
 800bc28:	08009b8d 	.word	0x08009b8d
 800bc2c:	0800b97d 	.word	0x0800b97d
 800bc30:	0800cac2 	.word	0x0800cac2

0800bc34 <_sbrk_r>:
 800bc34:	b538      	push	{r3, r4, r5, lr}
 800bc36:	4d06      	ldr	r5, [pc, #24]	; (800bc50 <_sbrk_r+0x1c>)
 800bc38:	2300      	movs	r3, #0
 800bc3a:	4604      	mov	r4, r0
 800bc3c:	4608      	mov	r0, r1
 800bc3e:	602b      	str	r3, [r5, #0]
 800bc40:	f7f5 ff52 	bl	8001ae8 <_sbrk>
 800bc44:	1c43      	adds	r3, r0, #1
 800bc46:	d102      	bne.n	800bc4e <_sbrk_r+0x1a>
 800bc48:	682b      	ldr	r3, [r5, #0]
 800bc4a:	b103      	cbz	r3, 800bc4e <_sbrk_r+0x1a>
 800bc4c:	6023      	str	r3, [r4, #0]
 800bc4e:	bd38      	pop	{r3, r4, r5, pc}
 800bc50:	200020d0 	.word	0x200020d0

0800bc54 <__assert_func>:
 800bc54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc56:	4614      	mov	r4, r2
 800bc58:	461a      	mov	r2, r3
 800bc5a:	4b09      	ldr	r3, [pc, #36]	; (800bc80 <__assert_func+0x2c>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	4605      	mov	r5, r0
 800bc60:	68d8      	ldr	r0, [r3, #12]
 800bc62:	b14c      	cbz	r4, 800bc78 <__assert_func+0x24>
 800bc64:	4b07      	ldr	r3, [pc, #28]	; (800bc84 <__assert_func+0x30>)
 800bc66:	9100      	str	r1, [sp, #0]
 800bc68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bc6c:	4906      	ldr	r1, [pc, #24]	; (800bc88 <__assert_func+0x34>)
 800bc6e:	462b      	mov	r3, r5
 800bc70:	f000 f80e 	bl	800bc90 <fiprintf>
 800bc74:	f000 faac 	bl	800c1d0 <abort>
 800bc78:	4b04      	ldr	r3, [pc, #16]	; (800bc8c <__assert_func+0x38>)
 800bc7a:	461c      	mov	r4, r3
 800bc7c:	e7f3      	b.n	800bc66 <__assert_func+0x12>
 800bc7e:	bf00      	nop
 800bc80:	200000fc 	.word	0x200000fc
 800bc84:	0800cacd 	.word	0x0800cacd
 800bc88:	0800cada 	.word	0x0800cada
 800bc8c:	0800cb08 	.word	0x0800cb08

0800bc90 <fiprintf>:
 800bc90:	b40e      	push	{r1, r2, r3}
 800bc92:	b503      	push	{r0, r1, lr}
 800bc94:	4601      	mov	r1, r0
 800bc96:	ab03      	add	r3, sp, #12
 800bc98:	4805      	ldr	r0, [pc, #20]	; (800bcb0 <fiprintf+0x20>)
 800bc9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc9e:	6800      	ldr	r0, [r0, #0]
 800bca0:	9301      	str	r3, [sp, #4]
 800bca2:	f000 f897 	bl	800bdd4 <_vfiprintf_r>
 800bca6:	b002      	add	sp, #8
 800bca8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcac:	b003      	add	sp, #12
 800bcae:	4770      	bx	lr
 800bcb0:	200000fc 	.word	0x200000fc

0800bcb4 <__ascii_mbtowc>:
 800bcb4:	b082      	sub	sp, #8
 800bcb6:	b901      	cbnz	r1, 800bcba <__ascii_mbtowc+0x6>
 800bcb8:	a901      	add	r1, sp, #4
 800bcba:	b142      	cbz	r2, 800bcce <__ascii_mbtowc+0x1a>
 800bcbc:	b14b      	cbz	r3, 800bcd2 <__ascii_mbtowc+0x1e>
 800bcbe:	7813      	ldrb	r3, [r2, #0]
 800bcc0:	600b      	str	r3, [r1, #0]
 800bcc2:	7812      	ldrb	r2, [r2, #0]
 800bcc4:	1e10      	subs	r0, r2, #0
 800bcc6:	bf18      	it	ne
 800bcc8:	2001      	movne	r0, #1
 800bcca:	b002      	add	sp, #8
 800bccc:	4770      	bx	lr
 800bcce:	4610      	mov	r0, r2
 800bcd0:	e7fb      	b.n	800bcca <__ascii_mbtowc+0x16>
 800bcd2:	f06f 0001 	mvn.w	r0, #1
 800bcd6:	e7f8      	b.n	800bcca <__ascii_mbtowc+0x16>

0800bcd8 <memmove>:
 800bcd8:	4288      	cmp	r0, r1
 800bcda:	b510      	push	{r4, lr}
 800bcdc:	eb01 0402 	add.w	r4, r1, r2
 800bce0:	d902      	bls.n	800bce8 <memmove+0x10>
 800bce2:	4284      	cmp	r4, r0
 800bce4:	4623      	mov	r3, r4
 800bce6:	d807      	bhi.n	800bcf8 <memmove+0x20>
 800bce8:	1e43      	subs	r3, r0, #1
 800bcea:	42a1      	cmp	r1, r4
 800bcec:	d008      	beq.n	800bd00 <memmove+0x28>
 800bcee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bcf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bcf6:	e7f8      	b.n	800bcea <memmove+0x12>
 800bcf8:	4402      	add	r2, r0
 800bcfa:	4601      	mov	r1, r0
 800bcfc:	428a      	cmp	r2, r1
 800bcfe:	d100      	bne.n	800bd02 <memmove+0x2a>
 800bd00:	bd10      	pop	{r4, pc}
 800bd02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd0a:	e7f7      	b.n	800bcfc <memmove+0x24>

0800bd0c <__malloc_lock>:
 800bd0c:	4801      	ldr	r0, [pc, #4]	; (800bd14 <__malloc_lock+0x8>)
 800bd0e:	f000 bc1f 	b.w	800c550 <__retarget_lock_acquire_recursive>
 800bd12:	bf00      	nop
 800bd14:	200020d4 	.word	0x200020d4

0800bd18 <__malloc_unlock>:
 800bd18:	4801      	ldr	r0, [pc, #4]	; (800bd20 <__malloc_unlock+0x8>)
 800bd1a:	f000 bc1a 	b.w	800c552 <__retarget_lock_release_recursive>
 800bd1e:	bf00      	nop
 800bd20:	200020d4 	.word	0x200020d4

0800bd24 <_realloc_r>:
 800bd24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd28:	4680      	mov	r8, r0
 800bd2a:	4614      	mov	r4, r2
 800bd2c:	460e      	mov	r6, r1
 800bd2e:	b921      	cbnz	r1, 800bd3a <_realloc_r+0x16>
 800bd30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd34:	4611      	mov	r1, r2
 800bd36:	f7ff bdad 	b.w	800b894 <_malloc_r>
 800bd3a:	b92a      	cbnz	r2, 800bd48 <_realloc_r+0x24>
 800bd3c:	f7ff fd3e 	bl	800b7bc <_free_r>
 800bd40:	4625      	mov	r5, r4
 800bd42:	4628      	mov	r0, r5
 800bd44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd48:	f000 fc6a 	bl	800c620 <_malloc_usable_size_r>
 800bd4c:	4284      	cmp	r4, r0
 800bd4e:	4607      	mov	r7, r0
 800bd50:	d802      	bhi.n	800bd58 <_realloc_r+0x34>
 800bd52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bd56:	d812      	bhi.n	800bd7e <_realloc_r+0x5a>
 800bd58:	4621      	mov	r1, r4
 800bd5a:	4640      	mov	r0, r8
 800bd5c:	f7ff fd9a 	bl	800b894 <_malloc_r>
 800bd60:	4605      	mov	r5, r0
 800bd62:	2800      	cmp	r0, #0
 800bd64:	d0ed      	beq.n	800bd42 <_realloc_r+0x1e>
 800bd66:	42bc      	cmp	r4, r7
 800bd68:	4622      	mov	r2, r4
 800bd6a:	4631      	mov	r1, r6
 800bd6c:	bf28      	it	cs
 800bd6e:	463a      	movcs	r2, r7
 800bd70:	f7ff f97c 	bl	800b06c <memcpy>
 800bd74:	4631      	mov	r1, r6
 800bd76:	4640      	mov	r0, r8
 800bd78:	f7ff fd20 	bl	800b7bc <_free_r>
 800bd7c:	e7e1      	b.n	800bd42 <_realloc_r+0x1e>
 800bd7e:	4635      	mov	r5, r6
 800bd80:	e7df      	b.n	800bd42 <_realloc_r+0x1e>

0800bd82 <__sfputc_r>:
 800bd82:	6893      	ldr	r3, [r2, #8]
 800bd84:	3b01      	subs	r3, #1
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	b410      	push	{r4}
 800bd8a:	6093      	str	r3, [r2, #8]
 800bd8c:	da08      	bge.n	800bda0 <__sfputc_r+0x1e>
 800bd8e:	6994      	ldr	r4, [r2, #24]
 800bd90:	42a3      	cmp	r3, r4
 800bd92:	db01      	blt.n	800bd98 <__sfputc_r+0x16>
 800bd94:	290a      	cmp	r1, #10
 800bd96:	d103      	bne.n	800bda0 <__sfputc_r+0x1e>
 800bd98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd9c:	f000 b94a 	b.w	800c034 <__swbuf_r>
 800bda0:	6813      	ldr	r3, [r2, #0]
 800bda2:	1c58      	adds	r0, r3, #1
 800bda4:	6010      	str	r0, [r2, #0]
 800bda6:	7019      	strb	r1, [r3, #0]
 800bda8:	4608      	mov	r0, r1
 800bdaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bdae:	4770      	bx	lr

0800bdb0 <__sfputs_r>:
 800bdb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdb2:	4606      	mov	r6, r0
 800bdb4:	460f      	mov	r7, r1
 800bdb6:	4614      	mov	r4, r2
 800bdb8:	18d5      	adds	r5, r2, r3
 800bdba:	42ac      	cmp	r4, r5
 800bdbc:	d101      	bne.n	800bdc2 <__sfputs_r+0x12>
 800bdbe:	2000      	movs	r0, #0
 800bdc0:	e007      	b.n	800bdd2 <__sfputs_r+0x22>
 800bdc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdc6:	463a      	mov	r2, r7
 800bdc8:	4630      	mov	r0, r6
 800bdca:	f7ff ffda 	bl	800bd82 <__sfputc_r>
 800bdce:	1c43      	adds	r3, r0, #1
 800bdd0:	d1f3      	bne.n	800bdba <__sfputs_r+0xa>
 800bdd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bdd4 <_vfiprintf_r>:
 800bdd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdd8:	460d      	mov	r5, r1
 800bdda:	b09d      	sub	sp, #116	; 0x74
 800bddc:	4614      	mov	r4, r2
 800bdde:	4698      	mov	r8, r3
 800bde0:	4606      	mov	r6, r0
 800bde2:	b118      	cbz	r0, 800bdec <_vfiprintf_r+0x18>
 800bde4:	6983      	ldr	r3, [r0, #24]
 800bde6:	b90b      	cbnz	r3, 800bdec <_vfiprintf_r+0x18>
 800bde8:	f000 fb14 	bl	800c414 <__sinit>
 800bdec:	4b89      	ldr	r3, [pc, #548]	; (800c014 <_vfiprintf_r+0x240>)
 800bdee:	429d      	cmp	r5, r3
 800bdf0:	d11b      	bne.n	800be2a <_vfiprintf_r+0x56>
 800bdf2:	6875      	ldr	r5, [r6, #4]
 800bdf4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bdf6:	07d9      	lsls	r1, r3, #31
 800bdf8:	d405      	bmi.n	800be06 <_vfiprintf_r+0x32>
 800bdfa:	89ab      	ldrh	r3, [r5, #12]
 800bdfc:	059a      	lsls	r2, r3, #22
 800bdfe:	d402      	bmi.n	800be06 <_vfiprintf_r+0x32>
 800be00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be02:	f000 fba5 	bl	800c550 <__retarget_lock_acquire_recursive>
 800be06:	89ab      	ldrh	r3, [r5, #12]
 800be08:	071b      	lsls	r3, r3, #28
 800be0a:	d501      	bpl.n	800be10 <_vfiprintf_r+0x3c>
 800be0c:	692b      	ldr	r3, [r5, #16]
 800be0e:	b9eb      	cbnz	r3, 800be4c <_vfiprintf_r+0x78>
 800be10:	4629      	mov	r1, r5
 800be12:	4630      	mov	r0, r6
 800be14:	f000 f96e 	bl	800c0f4 <__swsetup_r>
 800be18:	b1c0      	cbz	r0, 800be4c <_vfiprintf_r+0x78>
 800be1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be1c:	07dc      	lsls	r4, r3, #31
 800be1e:	d50e      	bpl.n	800be3e <_vfiprintf_r+0x6a>
 800be20:	f04f 30ff 	mov.w	r0, #4294967295
 800be24:	b01d      	add	sp, #116	; 0x74
 800be26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be2a:	4b7b      	ldr	r3, [pc, #492]	; (800c018 <_vfiprintf_r+0x244>)
 800be2c:	429d      	cmp	r5, r3
 800be2e:	d101      	bne.n	800be34 <_vfiprintf_r+0x60>
 800be30:	68b5      	ldr	r5, [r6, #8]
 800be32:	e7df      	b.n	800bdf4 <_vfiprintf_r+0x20>
 800be34:	4b79      	ldr	r3, [pc, #484]	; (800c01c <_vfiprintf_r+0x248>)
 800be36:	429d      	cmp	r5, r3
 800be38:	bf08      	it	eq
 800be3a:	68f5      	ldreq	r5, [r6, #12]
 800be3c:	e7da      	b.n	800bdf4 <_vfiprintf_r+0x20>
 800be3e:	89ab      	ldrh	r3, [r5, #12]
 800be40:	0598      	lsls	r0, r3, #22
 800be42:	d4ed      	bmi.n	800be20 <_vfiprintf_r+0x4c>
 800be44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be46:	f000 fb84 	bl	800c552 <__retarget_lock_release_recursive>
 800be4a:	e7e9      	b.n	800be20 <_vfiprintf_r+0x4c>
 800be4c:	2300      	movs	r3, #0
 800be4e:	9309      	str	r3, [sp, #36]	; 0x24
 800be50:	2320      	movs	r3, #32
 800be52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be56:	f8cd 800c 	str.w	r8, [sp, #12]
 800be5a:	2330      	movs	r3, #48	; 0x30
 800be5c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c020 <_vfiprintf_r+0x24c>
 800be60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be64:	f04f 0901 	mov.w	r9, #1
 800be68:	4623      	mov	r3, r4
 800be6a:	469a      	mov	sl, r3
 800be6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be70:	b10a      	cbz	r2, 800be76 <_vfiprintf_r+0xa2>
 800be72:	2a25      	cmp	r2, #37	; 0x25
 800be74:	d1f9      	bne.n	800be6a <_vfiprintf_r+0x96>
 800be76:	ebba 0b04 	subs.w	fp, sl, r4
 800be7a:	d00b      	beq.n	800be94 <_vfiprintf_r+0xc0>
 800be7c:	465b      	mov	r3, fp
 800be7e:	4622      	mov	r2, r4
 800be80:	4629      	mov	r1, r5
 800be82:	4630      	mov	r0, r6
 800be84:	f7ff ff94 	bl	800bdb0 <__sfputs_r>
 800be88:	3001      	adds	r0, #1
 800be8a:	f000 80aa 	beq.w	800bfe2 <_vfiprintf_r+0x20e>
 800be8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be90:	445a      	add	r2, fp
 800be92:	9209      	str	r2, [sp, #36]	; 0x24
 800be94:	f89a 3000 	ldrb.w	r3, [sl]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	f000 80a2 	beq.w	800bfe2 <_vfiprintf_r+0x20e>
 800be9e:	2300      	movs	r3, #0
 800bea0:	f04f 32ff 	mov.w	r2, #4294967295
 800bea4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bea8:	f10a 0a01 	add.w	sl, sl, #1
 800beac:	9304      	str	r3, [sp, #16]
 800beae:	9307      	str	r3, [sp, #28]
 800beb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800beb4:	931a      	str	r3, [sp, #104]	; 0x68
 800beb6:	4654      	mov	r4, sl
 800beb8:	2205      	movs	r2, #5
 800beba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bebe:	4858      	ldr	r0, [pc, #352]	; (800c020 <_vfiprintf_r+0x24c>)
 800bec0:	f7f4 f996 	bl	80001f0 <memchr>
 800bec4:	9a04      	ldr	r2, [sp, #16]
 800bec6:	b9d8      	cbnz	r0, 800bf00 <_vfiprintf_r+0x12c>
 800bec8:	06d1      	lsls	r1, r2, #27
 800beca:	bf44      	itt	mi
 800becc:	2320      	movmi	r3, #32
 800bece:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bed2:	0713      	lsls	r3, r2, #28
 800bed4:	bf44      	itt	mi
 800bed6:	232b      	movmi	r3, #43	; 0x2b
 800bed8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bedc:	f89a 3000 	ldrb.w	r3, [sl]
 800bee0:	2b2a      	cmp	r3, #42	; 0x2a
 800bee2:	d015      	beq.n	800bf10 <_vfiprintf_r+0x13c>
 800bee4:	9a07      	ldr	r2, [sp, #28]
 800bee6:	4654      	mov	r4, sl
 800bee8:	2000      	movs	r0, #0
 800beea:	f04f 0c0a 	mov.w	ip, #10
 800beee:	4621      	mov	r1, r4
 800bef0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bef4:	3b30      	subs	r3, #48	; 0x30
 800bef6:	2b09      	cmp	r3, #9
 800bef8:	d94e      	bls.n	800bf98 <_vfiprintf_r+0x1c4>
 800befa:	b1b0      	cbz	r0, 800bf2a <_vfiprintf_r+0x156>
 800befc:	9207      	str	r2, [sp, #28]
 800befe:	e014      	b.n	800bf2a <_vfiprintf_r+0x156>
 800bf00:	eba0 0308 	sub.w	r3, r0, r8
 800bf04:	fa09 f303 	lsl.w	r3, r9, r3
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	9304      	str	r3, [sp, #16]
 800bf0c:	46a2      	mov	sl, r4
 800bf0e:	e7d2      	b.n	800beb6 <_vfiprintf_r+0xe2>
 800bf10:	9b03      	ldr	r3, [sp, #12]
 800bf12:	1d19      	adds	r1, r3, #4
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	9103      	str	r1, [sp, #12]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	bfbb      	ittet	lt
 800bf1c:	425b      	neglt	r3, r3
 800bf1e:	f042 0202 	orrlt.w	r2, r2, #2
 800bf22:	9307      	strge	r3, [sp, #28]
 800bf24:	9307      	strlt	r3, [sp, #28]
 800bf26:	bfb8      	it	lt
 800bf28:	9204      	strlt	r2, [sp, #16]
 800bf2a:	7823      	ldrb	r3, [r4, #0]
 800bf2c:	2b2e      	cmp	r3, #46	; 0x2e
 800bf2e:	d10c      	bne.n	800bf4a <_vfiprintf_r+0x176>
 800bf30:	7863      	ldrb	r3, [r4, #1]
 800bf32:	2b2a      	cmp	r3, #42	; 0x2a
 800bf34:	d135      	bne.n	800bfa2 <_vfiprintf_r+0x1ce>
 800bf36:	9b03      	ldr	r3, [sp, #12]
 800bf38:	1d1a      	adds	r2, r3, #4
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	9203      	str	r2, [sp, #12]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	bfb8      	it	lt
 800bf42:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf46:	3402      	adds	r4, #2
 800bf48:	9305      	str	r3, [sp, #20]
 800bf4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c030 <_vfiprintf_r+0x25c>
 800bf4e:	7821      	ldrb	r1, [r4, #0]
 800bf50:	2203      	movs	r2, #3
 800bf52:	4650      	mov	r0, sl
 800bf54:	f7f4 f94c 	bl	80001f0 <memchr>
 800bf58:	b140      	cbz	r0, 800bf6c <_vfiprintf_r+0x198>
 800bf5a:	2340      	movs	r3, #64	; 0x40
 800bf5c:	eba0 000a 	sub.w	r0, r0, sl
 800bf60:	fa03 f000 	lsl.w	r0, r3, r0
 800bf64:	9b04      	ldr	r3, [sp, #16]
 800bf66:	4303      	orrs	r3, r0
 800bf68:	3401      	adds	r4, #1
 800bf6a:	9304      	str	r3, [sp, #16]
 800bf6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf70:	482c      	ldr	r0, [pc, #176]	; (800c024 <_vfiprintf_r+0x250>)
 800bf72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf76:	2206      	movs	r2, #6
 800bf78:	f7f4 f93a 	bl	80001f0 <memchr>
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	d03f      	beq.n	800c000 <_vfiprintf_r+0x22c>
 800bf80:	4b29      	ldr	r3, [pc, #164]	; (800c028 <_vfiprintf_r+0x254>)
 800bf82:	bb1b      	cbnz	r3, 800bfcc <_vfiprintf_r+0x1f8>
 800bf84:	9b03      	ldr	r3, [sp, #12]
 800bf86:	3307      	adds	r3, #7
 800bf88:	f023 0307 	bic.w	r3, r3, #7
 800bf8c:	3308      	adds	r3, #8
 800bf8e:	9303      	str	r3, [sp, #12]
 800bf90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf92:	443b      	add	r3, r7
 800bf94:	9309      	str	r3, [sp, #36]	; 0x24
 800bf96:	e767      	b.n	800be68 <_vfiprintf_r+0x94>
 800bf98:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf9c:	460c      	mov	r4, r1
 800bf9e:	2001      	movs	r0, #1
 800bfa0:	e7a5      	b.n	800beee <_vfiprintf_r+0x11a>
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	3401      	adds	r4, #1
 800bfa6:	9305      	str	r3, [sp, #20]
 800bfa8:	4619      	mov	r1, r3
 800bfaa:	f04f 0c0a 	mov.w	ip, #10
 800bfae:	4620      	mov	r0, r4
 800bfb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfb4:	3a30      	subs	r2, #48	; 0x30
 800bfb6:	2a09      	cmp	r2, #9
 800bfb8:	d903      	bls.n	800bfc2 <_vfiprintf_r+0x1ee>
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d0c5      	beq.n	800bf4a <_vfiprintf_r+0x176>
 800bfbe:	9105      	str	r1, [sp, #20]
 800bfc0:	e7c3      	b.n	800bf4a <_vfiprintf_r+0x176>
 800bfc2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfc6:	4604      	mov	r4, r0
 800bfc8:	2301      	movs	r3, #1
 800bfca:	e7f0      	b.n	800bfae <_vfiprintf_r+0x1da>
 800bfcc:	ab03      	add	r3, sp, #12
 800bfce:	9300      	str	r3, [sp, #0]
 800bfd0:	462a      	mov	r2, r5
 800bfd2:	4b16      	ldr	r3, [pc, #88]	; (800c02c <_vfiprintf_r+0x258>)
 800bfd4:	a904      	add	r1, sp, #16
 800bfd6:	4630      	mov	r0, r6
 800bfd8:	f7fd fdd8 	bl	8009b8c <_printf_float>
 800bfdc:	4607      	mov	r7, r0
 800bfde:	1c78      	adds	r0, r7, #1
 800bfe0:	d1d6      	bne.n	800bf90 <_vfiprintf_r+0x1bc>
 800bfe2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfe4:	07d9      	lsls	r1, r3, #31
 800bfe6:	d405      	bmi.n	800bff4 <_vfiprintf_r+0x220>
 800bfe8:	89ab      	ldrh	r3, [r5, #12]
 800bfea:	059a      	lsls	r2, r3, #22
 800bfec:	d402      	bmi.n	800bff4 <_vfiprintf_r+0x220>
 800bfee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bff0:	f000 faaf 	bl	800c552 <__retarget_lock_release_recursive>
 800bff4:	89ab      	ldrh	r3, [r5, #12]
 800bff6:	065b      	lsls	r3, r3, #25
 800bff8:	f53f af12 	bmi.w	800be20 <_vfiprintf_r+0x4c>
 800bffc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bffe:	e711      	b.n	800be24 <_vfiprintf_r+0x50>
 800c000:	ab03      	add	r3, sp, #12
 800c002:	9300      	str	r3, [sp, #0]
 800c004:	462a      	mov	r2, r5
 800c006:	4b09      	ldr	r3, [pc, #36]	; (800c02c <_vfiprintf_r+0x258>)
 800c008:	a904      	add	r1, sp, #16
 800c00a:	4630      	mov	r0, r6
 800c00c:	f7fe f862 	bl	800a0d4 <_printf_i>
 800c010:	e7e4      	b.n	800bfdc <_vfiprintf_r+0x208>
 800c012:	bf00      	nop
 800c014:	0800cc34 	.word	0x0800cc34
 800c018:	0800cc54 	.word	0x0800cc54
 800c01c:	0800cc14 	.word	0x0800cc14
 800c020:	0800cabc 	.word	0x0800cabc
 800c024:	0800cac6 	.word	0x0800cac6
 800c028:	08009b8d 	.word	0x08009b8d
 800c02c:	0800bdb1 	.word	0x0800bdb1
 800c030:	0800cac2 	.word	0x0800cac2

0800c034 <__swbuf_r>:
 800c034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c036:	460e      	mov	r6, r1
 800c038:	4614      	mov	r4, r2
 800c03a:	4605      	mov	r5, r0
 800c03c:	b118      	cbz	r0, 800c046 <__swbuf_r+0x12>
 800c03e:	6983      	ldr	r3, [r0, #24]
 800c040:	b90b      	cbnz	r3, 800c046 <__swbuf_r+0x12>
 800c042:	f000 f9e7 	bl	800c414 <__sinit>
 800c046:	4b21      	ldr	r3, [pc, #132]	; (800c0cc <__swbuf_r+0x98>)
 800c048:	429c      	cmp	r4, r3
 800c04a:	d12b      	bne.n	800c0a4 <__swbuf_r+0x70>
 800c04c:	686c      	ldr	r4, [r5, #4]
 800c04e:	69a3      	ldr	r3, [r4, #24]
 800c050:	60a3      	str	r3, [r4, #8]
 800c052:	89a3      	ldrh	r3, [r4, #12]
 800c054:	071a      	lsls	r2, r3, #28
 800c056:	d52f      	bpl.n	800c0b8 <__swbuf_r+0x84>
 800c058:	6923      	ldr	r3, [r4, #16]
 800c05a:	b36b      	cbz	r3, 800c0b8 <__swbuf_r+0x84>
 800c05c:	6923      	ldr	r3, [r4, #16]
 800c05e:	6820      	ldr	r0, [r4, #0]
 800c060:	1ac0      	subs	r0, r0, r3
 800c062:	6963      	ldr	r3, [r4, #20]
 800c064:	b2f6      	uxtb	r6, r6
 800c066:	4283      	cmp	r3, r0
 800c068:	4637      	mov	r7, r6
 800c06a:	dc04      	bgt.n	800c076 <__swbuf_r+0x42>
 800c06c:	4621      	mov	r1, r4
 800c06e:	4628      	mov	r0, r5
 800c070:	f000 f93c 	bl	800c2ec <_fflush_r>
 800c074:	bb30      	cbnz	r0, 800c0c4 <__swbuf_r+0x90>
 800c076:	68a3      	ldr	r3, [r4, #8]
 800c078:	3b01      	subs	r3, #1
 800c07a:	60a3      	str	r3, [r4, #8]
 800c07c:	6823      	ldr	r3, [r4, #0]
 800c07e:	1c5a      	adds	r2, r3, #1
 800c080:	6022      	str	r2, [r4, #0]
 800c082:	701e      	strb	r6, [r3, #0]
 800c084:	6963      	ldr	r3, [r4, #20]
 800c086:	3001      	adds	r0, #1
 800c088:	4283      	cmp	r3, r0
 800c08a:	d004      	beq.n	800c096 <__swbuf_r+0x62>
 800c08c:	89a3      	ldrh	r3, [r4, #12]
 800c08e:	07db      	lsls	r3, r3, #31
 800c090:	d506      	bpl.n	800c0a0 <__swbuf_r+0x6c>
 800c092:	2e0a      	cmp	r6, #10
 800c094:	d104      	bne.n	800c0a0 <__swbuf_r+0x6c>
 800c096:	4621      	mov	r1, r4
 800c098:	4628      	mov	r0, r5
 800c09a:	f000 f927 	bl	800c2ec <_fflush_r>
 800c09e:	b988      	cbnz	r0, 800c0c4 <__swbuf_r+0x90>
 800c0a0:	4638      	mov	r0, r7
 800c0a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0a4:	4b0a      	ldr	r3, [pc, #40]	; (800c0d0 <__swbuf_r+0x9c>)
 800c0a6:	429c      	cmp	r4, r3
 800c0a8:	d101      	bne.n	800c0ae <__swbuf_r+0x7a>
 800c0aa:	68ac      	ldr	r4, [r5, #8]
 800c0ac:	e7cf      	b.n	800c04e <__swbuf_r+0x1a>
 800c0ae:	4b09      	ldr	r3, [pc, #36]	; (800c0d4 <__swbuf_r+0xa0>)
 800c0b0:	429c      	cmp	r4, r3
 800c0b2:	bf08      	it	eq
 800c0b4:	68ec      	ldreq	r4, [r5, #12]
 800c0b6:	e7ca      	b.n	800c04e <__swbuf_r+0x1a>
 800c0b8:	4621      	mov	r1, r4
 800c0ba:	4628      	mov	r0, r5
 800c0bc:	f000 f81a 	bl	800c0f4 <__swsetup_r>
 800c0c0:	2800      	cmp	r0, #0
 800c0c2:	d0cb      	beq.n	800c05c <__swbuf_r+0x28>
 800c0c4:	f04f 37ff 	mov.w	r7, #4294967295
 800c0c8:	e7ea      	b.n	800c0a0 <__swbuf_r+0x6c>
 800c0ca:	bf00      	nop
 800c0cc:	0800cc34 	.word	0x0800cc34
 800c0d0:	0800cc54 	.word	0x0800cc54
 800c0d4:	0800cc14 	.word	0x0800cc14

0800c0d8 <__ascii_wctomb>:
 800c0d8:	b149      	cbz	r1, 800c0ee <__ascii_wctomb+0x16>
 800c0da:	2aff      	cmp	r2, #255	; 0xff
 800c0dc:	bf85      	ittet	hi
 800c0de:	238a      	movhi	r3, #138	; 0x8a
 800c0e0:	6003      	strhi	r3, [r0, #0]
 800c0e2:	700a      	strbls	r2, [r1, #0]
 800c0e4:	f04f 30ff 	movhi.w	r0, #4294967295
 800c0e8:	bf98      	it	ls
 800c0ea:	2001      	movls	r0, #1
 800c0ec:	4770      	bx	lr
 800c0ee:	4608      	mov	r0, r1
 800c0f0:	4770      	bx	lr
	...

0800c0f4 <__swsetup_r>:
 800c0f4:	4b32      	ldr	r3, [pc, #200]	; (800c1c0 <__swsetup_r+0xcc>)
 800c0f6:	b570      	push	{r4, r5, r6, lr}
 800c0f8:	681d      	ldr	r5, [r3, #0]
 800c0fa:	4606      	mov	r6, r0
 800c0fc:	460c      	mov	r4, r1
 800c0fe:	b125      	cbz	r5, 800c10a <__swsetup_r+0x16>
 800c100:	69ab      	ldr	r3, [r5, #24]
 800c102:	b913      	cbnz	r3, 800c10a <__swsetup_r+0x16>
 800c104:	4628      	mov	r0, r5
 800c106:	f000 f985 	bl	800c414 <__sinit>
 800c10a:	4b2e      	ldr	r3, [pc, #184]	; (800c1c4 <__swsetup_r+0xd0>)
 800c10c:	429c      	cmp	r4, r3
 800c10e:	d10f      	bne.n	800c130 <__swsetup_r+0x3c>
 800c110:	686c      	ldr	r4, [r5, #4]
 800c112:	89a3      	ldrh	r3, [r4, #12]
 800c114:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c118:	0719      	lsls	r1, r3, #28
 800c11a:	d42c      	bmi.n	800c176 <__swsetup_r+0x82>
 800c11c:	06dd      	lsls	r5, r3, #27
 800c11e:	d411      	bmi.n	800c144 <__swsetup_r+0x50>
 800c120:	2309      	movs	r3, #9
 800c122:	6033      	str	r3, [r6, #0]
 800c124:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c128:	81a3      	strh	r3, [r4, #12]
 800c12a:	f04f 30ff 	mov.w	r0, #4294967295
 800c12e:	e03e      	b.n	800c1ae <__swsetup_r+0xba>
 800c130:	4b25      	ldr	r3, [pc, #148]	; (800c1c8 <__swsetup_r+0xd4>)
 800c132:	429c      	cmp	r4, r3
 800c134:	d101      	bne.n	800c13a <__swsetup_r+0x46>
 800c136:	68ac      	ldr	r4, [r5, #8]
 800c138:	e7eb      	b.n	800c112 <__swsetup_r+0x1e>
 800c13a:	4b24      	ldr	r3, [pc, #144]	; (800c1cc <__swsetup_r+0xd8>)
 800c13c:	429c      	cmp	r4, r3
 800c13e:	bf08      	it	eq
 800c140:	68ec      	ldreq	r4, [r5, #12]
 800c142:	e7e6      	b.n	800c112 <__swsetup_r+0x1e>
 800c144:	0758      	lsls	r0, r3, #29
 800c146:	d512      	bpl.n	800c16e <__swsetup_r+0x7a>
 800c148:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c14a:	b141      	cbz	r1, 800c15e <__swsetup_r+0x6a>
 800c14c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c150:	4299      	cmp	r1, r3
 800c152:	d002      	beq.n	800c15a <__swsetup_r+0x66>
 800c154:	4630      	mov	r0, r6
 800c156:	f7ff fb31 	bl	800b7bc <_free_r>
 800c15a:	2300      	movs	r3, #0
 800c15c:	6363      	str	r3, [r4, #52]	; 0x34
 800c15e:	89a3      	ldrh	r3, [r4, #12]
 800c160:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c164:	81a3      	strh	r3, [r4, #12]
 800c166:	2300      	movs	r3, #0
 800c168:	6063      	str	r3, [r4, #4]
 800c16a:	6923      	ldr	r3, [r4, #16]
 800c16c:	6023      	str	r3, [r4, #0]
 800c16e:	89a3      	ldrh	r3, [r4, #12]
 800c170:	f043 0308 	orr.w	r3, r3, #8
 800c174:	81a3      	strh	r3, [r4, #12]
 800c176:	6923      	ldr	r3, [r4, #16]
 800c178:	b94b      	cbnz	r3, 800c18e <__swsetup_r+0x9a>
 800c17a:	89a3      	ldrh	r3, [r4, #12]
 800c17c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c180:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c184:	d003      	beq.n	800c18e <__swsetup_r+0x9a>
 800c186:	4621      	mov	r1, r4
 800c188:	4630      	mov	r0, r6
 800c18a:	f000 fa09 	bl	800c5a0 <__smakebuf_r>
 800c18e:	89a0      	ldrh	r0, [r4, #12]
 800c190:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c194:	f010 0301 	ands.w	r3, r0, #1
 800c198:	d00a      	beq.n	800c1b0 <__swsetup_r+0xbc>
 800c19a:	2300      	movs	r3, #0
 800c19c:	60a3      	str	r3, [r4, #8]
 800c19e:	6963      	ldr	r3, [r4, #20]
 800c1a0:	425b      	negs	r3, r3
 800c1a2:	61a3      	str	r3, [r4, #24]
 800c1a4:	6923      	ldr	r3, [r4, #16]
 800c1a6:	b943      	cbnz	r3, 800c1ba <__swsetup_r+0xc6>
 800c1a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c1ac:	d1ba      	bne.n	800c124 <__swsetup_r+0x30>
 800c1ae:	bd70      	pop	{r4, r5, r6, pc}
 800c1b0:	0781      	lsls	r1, r0, #30
 800c1b2:	bf58      	it	pl
 800c1b4:	6963      	ldrpl	r3, [r4, #20]
 800c1b6:	60a3      	str	r3, [r4, #8]
 800c1b8:	e7f4      	b.n	800c1a4 <__swsetup_r+0xb0>
 800c1ba:	2000      	movs	r0, #0
 800c1bc:	e7f7      	b.n	800c1ae <__swsetup_r+0xba>
 800c1be:	bf00      	nop
 800c1c0:	200000fc 	.word	0x200000fc
 800c1c4:	0800cc34 	.word	0x0800cc34
 800c1c8:	0800cc54 	.word	0x0800cc54
 800c1cc:	0800cc14 	.word	0x0800cc14

0800c1d0 <abort>:
 800c1d0:	b508      	push	{r3, lr}
 800c1d2:	2006      	movs	r0, #6
 800c1d4:	f000 fa54 	bl	800c680 <raise>
 800c1d8:	2001      	movs	r0, #1
 800c1da:	f7f5 fc0d 	bl	80019f8 <_exit>
	...

0800c1e0 <__sflush_r>:
 800c1e0:	898a      	ldrh	r2, [r1, #12]
 800c1e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1e6:	4605      	mov	r5, r0
 800c1e8:	0710      	lsls	r0, r2, #28
 800c1ea:	460c      	mov	r4, r1
 800c1ec:	d458      	bmi.n	800c2a0 <__sflush_r+0xc0>
 800c1ee:	684b      	ldr	r3, [r1, #4]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	dc05      	bgt.n	800c200 <__sflush_r+0x20>
 800c1f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	dc02      	bgt.n	800c200 <__sflush_r+0x20>
 800c1fa:	2000      	movs	r0, #0
 800c1fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c200:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c202:	2e00      	cmp	r6, #0
 800c204:	d0f9      	beq.n	800c1fa <__sflush_r+0x1a>
 800c206:	2300      	movs	r3, #0
 800c208:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c20c:	682f      	ldr	r7, [r5, #0]
 800c20e:	602b      	str	r3, [r5, #0]
 800c210:	d032      	beq.n	800c278 <__sflush_r+0x98>
 800c212:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c214:	89a3      	ldrh	r3, [r4, #12]
 800c216:	075a      	lsls	r2, r3, #29
 800c218:	d505      	bpl.n	800c226 <__sflush_r+0x46>
 800c21a:	6863      	ldr	r3, [r4, #4]
 800c21c:	1ac0      	subs	r0, r0, r3
 800c21e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c220:	b10b      	cbz	r3, 800c226 <__sflush_r+0x46>
 800c222:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c224:	1ac0      	subs	r0, r0, r3
 800c226:	2300      	movs	r3, #0
 800c228:	4602      	mov	r2, r0
 800c22a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c22c:	6a21      	ldr	r1, [r4, #32]
 800c22e:	4628      	mov	r0, r5
 800c230:	47b0      	blx	r6
 800c232:	1c43      	adds	r3, r0, #1
 800c234:	89a3      	ldrh	r3, [r4, #12]
 800c236:	d106      	bne.n	800c246 <__sflush_r+0x66>
 800c238:	6829      	ldr	r1, [r5, #0]
 800c23a:	291d      	cmp	r1, #29
 800c23c:	d82c      	bhi.n	800c298 <__sflush_r+0xb8>
 800c23e:	4a2a      	ldr	r2, [pc, #168]	; (800c2e8 <__sflush_r+0x108>)
 800c240:	40ca      	lsrs	r2, r1
 800c242:	07d6      	lsls	r6, r2, #31
 800c244:	d528      	bpl.n	800c298 <__sflush_r+0xb8>
 800c246:	2200      	movs	r2, #0
 800c248:	6062      	str	r2, [r4, #4]
 800c24a:	04d9      	lsls	r1, r3, #19
 800c24c:	6922      	ldr	r2, [r4, #16]
 800c24e:	6022      	str	r2, [r4, #0]
 800c250:	d504      	bpl.n	800c25c <__sflush_r+0x7c>
 800c252:	1c42      	adds	r2, r0, #1
 800c254:	d101      	bne.n	800c25a <__sflush_r+0x7a>
 800c256:	682b      	ldr	r3, [r5, #0]
 800c258:	b903      	cbnz	r3, 800c25c <__sflush_r+0x7c>
 800c25a:	6560      	str	r0, [r4, #84]	; 0x54
 800c25c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c25e:	602f      	str	r7, [r5, #0]
 800c260:	2900      	cmp	r1, #0
 800c262:	d0ca      	beq.n	800c1fa <__sflush_r+0x1a>
 800c264:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c268:	4299      	cmp	r1, r3
 800c26a:	d002      	beq.n	800c272 <__sflush_r+0x92>
 800c26c:	4628      	mov	r0, r5
 800c26e:	f7ff faa5 	bl	800b7bc <_free_r>
 800c272:	2000      	movs	r0, #0
 800c274:	6360      	str	r0, [r4, #52]	; 0x34
 800c276:	e7c1      	b.n	800c1fc <__sflush_r+0x1c>
 800c278:	6a21      	ldr	r1, [r4, #32]
 800c27a:	2301      	movs	r3, #1
 800c27c:	4628      	mov	r0, r5
 800c27e:	47b0      	blx	r6
 800c280:	1c41      	adds	r1, r0, #1
 800c282:	d1c7      	bne.n	800c214 <__sflush_r+0x34>
 800c284:	682b      	ldr	r3, [r5, #0]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d0c4      	beq.n	800c214 <__sflush_r+0x34>
 800c28a:	2b1d      	cmp	r3, #29
 800c28c:	d001      	beq.n	800c292 <__sflush_r+0xb2>
 800c28e:	2b16      	cmp	r3, #22
 800c290:	d101      	bne.n	800c296 <__sflush_r+0xb6>
 800c292:	602f      	str	r7, [r5, #0]
 800c294:	e7b1      	b.n	800c1fa <__sflush_r+0x1a>
 800c296:	89a3      	ldrh	r3, [r4, #12]
 800c298:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c29c:	81a3      	strh	r3, [r4, #12]
 800c29e:	e7ad      	b.n	800c1fc <__sflush_r+0x1c>
 800c2a0:	690f      	ldr	r7, [r1, #16]
 800c2a2:	2f00      	cmp	r7, #0
 800c2a4:	d0a9      	beq.n	800c1fa <__sflush_r+0x1a>
 800c2a6:	0793      	lsls	r3, r2, #30
 800c2a8:	680e      	ldr	r6, [r1, #0]
 800c2aa:	bf08      	it	eq
 800c2ac:	694b      	ldreq	r3, [r1, #20]
 800c2ae:	600f      	str	r7, [r1, #0]
 800c2b0:	bf18      	it	ne
 800c2b2:	2300      	movne	r3, #0
 800c2b4:	eba6 0807 	sub.w	r8, r6, r7
 800c2b8:	608b      	str	r3, [r1, #8]
 800c2ba:	f1b8 0f00 	cmp.w	r8, #0
 800c2be:	dd9c      	ble.n	800c1fa <__sflush_r+0x1a>
 800c2c0:	6a21      	ldr	r1, [r4, #32]
 800c2c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c2c4:	4643      	mov	r3, r8
 800c2c6:	463a      	mov	r2, r7
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	47b0      	blx	r6
 800c2cc:	2800      	cmp	r0, #0
 800c2ce:	dc06      	bgt.n	800c2de <__sflush_r+0xfe>
 800c2d0:	89a3      	ldrh	r3, [r4, #12]
 800c2d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2d6:	81a3      	strh	r3, [r4, #12]
 800c2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2dc:	e78e      	b.n	800c1fc <__sflush_r+0x1c>
 800c2de:	4407      	add	r7, r0
 800c2e0:	eba8 0800 	sub.w	r8, r8, r0
 800c2e4:	e7e9      	b.n	800c2ba <__sflush_r+0xda>
 800c2e6:	bf00      	nop
 800c2e8:	20400001 	.word	0x20400001

0800c2ec <_fflush_r>:
 800c2ec:	b538      	push	{r3, r4, r5, lr}
 800c2ee:	690b      	ldr	r3, [r1, #16]
 800c2f0:	4605      	mov	r5, r0
 800c2f2:	460c      	mov	r4, r1
 800c2f4:	b913      	cbnz	r3, 800c2fc <_fflush_r+0x10>
 800c2f6:	2500      	movs	r5, #0
 800c2f8:	4628      	mov	r0, r5
 800c2fa:	bd38      	pop	{r3, r4, r5, pc}
 800c2fc:	b118      	cbz	r0, 800c306 <_fflush_r+0x1a>
 800c2fe:	6983      	ldr	r3, [r0, #24]
 800c300:	b90b      	cbnz	r3, 800c306 <_fflush_r+0x1a>
 800c302:	f000 f887 	bl	800c414 <__sinit>
 800c306:	4b14      	ldr	r3, [pc, #80]	; (800c358 <_fflush_r+0x6c>)
 800c308:	429c      	cmp	r4, r3
 800c30a:	d11b      	bne.n	800c344 <_fflush_r+0x58>
 800c30c:	686c      	ldr	r4, [r5, #4]
 800c30e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d0ef      	beq.n	800c2f6 <_fflush_r+0xa>
 800c316:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c318:	07d0      	lsls	r0, r2, #31
 800c31a:	d404      	bmi.n	800c326 <_fflush_r+0x3a>
 800c31c:	0599      	lsls	r1, r3, #22
 800c31e:	d402      	bmi.n	800c326 <_fflush_r+0x3a>
 800c320:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c322:	f000 f915 	bl	800c550 <__retarget_lock_acquire_recursive>
 800c326:	4628      	mov	r0, r5
 800c328:	4621      	mov	r1, r4
 800c32a:	f7ff ff59 	bl	800c1e0 <__sflush_r>
 800c32e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c330:	07da      	lsls	r2, r3, #31
 800c332:	4605      	mov	r5, r0
 800c334:	d4e0      	bmi.n	800c2f8 <_fflush_r+0xc>
 800c336:	89a3      	ldrh	r3, [r4, #12]
 800c338:	059b      	lsls	r3, r3, #22
 800c33a:	d4dd      	bmi.n	800c2f8 <_fflush_r+0xc>
 800c33c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c33e:	f000 f908 	bl	800c552 <__retarget_lock_release_recursive>
 800c342:	e7d9      	b.n	800c2f8 <_fflush_r+0xc>
 800c344:	4b05      	ldr	r3, [pc, #20]	; (800c35c <_fflush_r+0x70>)
 800c346:	429c      	cmp	r4, r3
 800c348:	d101      	bne.n	800c34e <_fflush_r+0x62>
 800c34a:	68ac      	ldr	r4, [r5, #8]
 800c34c:	e7df      	b.n	800c30e <_fflush_r+0x22>
 800c34e:	4b04      	ldr	r3, [pc, #16]	; (800c360 <_fflush_r+0x74>)
 800c350:	429c      	cmp	r4, r3
 800c352:	bf08      	it	eq
 800c354:	68ec      	ldreq	r4, [r5, #12]
 800c356:	e7da      	b.n	800c30e <_fflush_r+0x22>
 800c358:	0800cc34 	.word	0x0800cc34
 800c35c:	0800cc54 	.word	0x0800cc54
 800c360:	0800cc14 	.word	0x0800cc14

0800c364 <std>:
 800c364:	2300      	movs	r3, #0
 800c366:	b510      	push	{r4, lr}
 800c368:	4604      	mov	r4, r0
 800c36a:	e9c0 3300 	strd	r3, r3, [r0]
 800c36e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c372:	6083      	str	r3, [r0, #8]
 800c374:	8181      	strh	r1, [r0, #12]
 800c376:	6643      	str	r3, [r0, #100]	; 0x64
 800c378:	81c2      	strh	r2, [r0, #14]
 800c37a:	6183      	str	r3, [r0, #24]
 800c37c:	4619      	mov	r1, r3
 800c37e:	2208      	movs	r2, #8
 800c380:	305c      	adds	r0, #92	; 0x5c
 800c382:	f7fd fb5b 	bl	8009a3c <memset>
 800c386:	4b05      	ldr	r3, [pc, #20]	; (800c39c <std+0x38>)
 800c388:	6263      	str	r3, [r4, #36]	; 0x24
 800c38a:	4b05      	ldr	r3, [pc, #20]	; (800c3a0 <std+0x3c>)
 800c38c:	62a3      	str	r3, [r4, #40]	; 0x28
 800c38e:	4b05      	ldr	r3, [pc, #20]	; (800c3a4 <std+0x40>)
 800c390:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c392:	4b05      	ldr	r3, [pc, #20]	; (800c3a8 <std+0x44>)
 800c394:	6224      	str	r4, [r4, #32]
 800c396:	6323      	str	r3, [r4, #48]	; 0x30
 800c398:	bd10      	pop	{r4, pc}
 800c39a:	bf00      	nop
 800c39c:	0800c6b9 	.word	0x0800c6b9
 800c3a0:	0800c6db 	.word	0x0800c6db
 800c3a4:	0800c713 	.word	0x0800c713
 800c3a8:	0800c737 	.word	0x0800c737

0800c3ac <_cleanup_r>:
 800c3ac:	4901      	ldr	r1, [pc, #4]	; (800c3b4 <_cleanup_r+0x8>)
 800c3ae:	f000 b8af 	b.w	800c510 <_fwalk_reent>
 800c3b2:	bf00      	nop
 800c3b4:	0800c2ed 	.word	0x0800c2ed

0800c3b8 <__sfmoreglue>:
 800c3b8:	b570      	push	{r4, r5, r6, lr}
 800c3ba:	2268      	movs	r2, #104	; 0x68
 800c3bc:	1e4d      	subs	r5, r1, #1
 800c3be:	4355      	muls	r5, r2
 800c3c0:	460e      	mov	r6, r1
 800c3c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c3c6:	f7ff fa65 	bl	800b894 <_malloc_r>
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	b140      	cbz	r0, 800c3e0 <__sfmoreglue+0x28>
 800c3ce:	2100      	movs	r1, #0
 800c3d0:	e9c0 1600 	strd	r1, r6, [r0]
 800c3d4:	300c      	adds	r0, #12
 800c3d6:	60a0      	str	r0, [r4, #8]
 800c3d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c3dc:	f7fd fb2e 	bl	8009a3c <memset>
 800c3e0:	4620      	mov	r0, r4
 800c3e2:	bd70      	pop	{r4, r5, r6, pc}

0800c3e4 <__sfp_lock_acquire>:
 800c3e4:	4801      	ldr	r0, [pc, #4]	; (800c3ec <__sfp_lock_acquire+0x8>)
 800c3e6:	f000 b8b3 	b.w	800c550 <__retarget_lock_acquire_recursive>
 800c3ea:	bf00      	nop
 800c3ec:	200020d5 	.word	0x200020d5

0800c3f0 <__sfp_lock_release>:
 800c3f0:	4801      	ldr	r0, [pc, #4]	; (800c3f8 <__sfp_lock_release+0x8>)
 800c3f2:	f000 b8ae 	b.w	800c552 <__retarget_lock_release_recursive>
 800c3f6:	bf00      	nop
 800c3f8:	200020d5 	.word	0x200020d5

0800c3fc <__sinit_lock_acquire>:
 800c3fc:	4801      	ldr	r0, [pc, #4]	; (800c404 <__sinit_lock_acquire+0x8>)
 800c3fe:	f000 b8a7 	b.w	800c550 <__retarget_lock_acquire_recursive>
 800c402:	bf00      	nop
 800c404:	200020d6 	.word	0x200020d6

0800c408 <__sinit_lock_release>:
 800c408:	4801      	ldr	r0, [pc, #4]	; (800c410 <__sinit_lock_release+0x8>)
 800c40a:	f000 b8a2 	b.w	800c552 <__retarget_lock_release_recursive>
 800c40e:	bf00      	nop
 800c410:	200020d6 	.word	0x200020d6

0800c414 <__sinit>:
 800c414:	b510      	push	{r4, lr}
 800c416:	4604      	mov	r4, r0
 800c418:	f7ff fff0 	bl	800c3fc <__sinit_lock_acquire>
 800c41c:	69a3      	ldr	r3, [r4, #24]
 800c41e:	b11b      	cbz	r3, 800c428 <__sinit+0x14>
 800c420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c424:	f7ff bff0 	b.w	800c408 <__sinit_lock_release>
 800c428:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c42c:	6523      	str	r3, [r4, #80]	; 0x50
 800c42e:	4b13      	ldr	r3, [pc, #76]	; (800c47c <__sinit+0x68>)
 800c430:	4a13      	ldr	r2, [pc, #76]	; (800c480 <__sinit+0x6c>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	62a2      	str	r2, [r4, #40]	; 0x28
 800c436:	42a3      	cmp	r3, r4
 800c438:	bf04      	itt	eq
 800c43a:	2301      	moveq	r3, #1
 800c43c:	61a3      	streq	r3, [r4, #24]
 800c43e:	4620      	mov	r0, r4
 800c440:	f000 f820 	bl	800c484 <__sfp>
 800c444:	6060      	str	r0, [r4, #4]
 800c446:	4620      	mov	r0, r4
 800c448:	f000 f81c 	bl	800c484 <__sfp>
 800c44c:	60a0      	str	r0, [r4, #8]
 800c44e:	4620      	mov	r0, r4
 800c450:	f000 f818 	bl	800c484 <__sfp>
 800c454:	2200      	movs	r2, #0
 800c456:	60e0      	str	r0, [r4, #12]
 800c458:	2104      	movs	r1, #4
 800c45a:	6860      	ldr	r0, [r4, #4]
 800c45c:	f7ff ff82 	bl	800c364 <std>
 800c460:	68a0      	ldr	r0, [r4, #8]
 800c462:	2201      	movs	r2, #1
 800c464:	2109      	movs	r1, #9
 800c466:	f7ff ff7d 	bl	800c364 <std>
 800c46a:	68e0      	ldr	r0, [r4, #12]
 800c46c:	2202      	movs	r2, #2
 800c46e:	2112      	movs	r1, #18
 800c470:	f7ff ff78 	bl	800c364 <std>
 800c474:	2301      	movs	r3, #1
 800c476:	61a3      	str	r3, [r4, #24]
 800c478:	e7d2      	b.n	800c420 <__sinit+0xc>
 800c47a:	bf00      	nop
 800c47c:	0800c898 	.word	0x0800c898
 800c480:	0800c3ad 	.word	0x0800c3ad

0800c484 <__sfp>:
 800c484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c486:	4607      	mov	r7, r0
 800c488:	f7ff ffac 	bl	800c3e4 <__sfp_lock_acquire>
 800c48c:	4b1e      	ldr	r3, [pc, #120]	; (800c508 <__sfp+0x84>)
 800c48e:	681e      	ldr	r6, [r3, #0]
 800c490:	69b3      	ldr	r3, [r6, #24]
 800c492:	b913      	cbnz	r3, 800c49a <__sfp+0x16>
 800c494:	4630      	mov	r0, r6
 800c496:	f7ff ffbd 	bl	800c414 <__sinit>
 800c49a:	3648      	adds	r6, #72	; 0x48
 800c49c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c4a0:	3b01      	subs	r3, #1
 800c4a2:	d503      	bpl.n	800c4ac <__sfp+0x28>
 800c4a4:	6833      	ldr	r3, [r6, #0]
 800c4a6:	b30b      	cbz	r3, 800c4ec <__sfp+0x68>
 800c4a8:	6836      	ldr	r6, [r6, #0]
 800c4aa:	e7f7      	b.n	800c49c <__sfp+0x18>
 800c4ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c4b0:	b9d5      	cbnz	r5, 800c4e8 <__sfp+0x64>
 800c4b2:	4b16      	ldr	r3, [pc, #88]	; (800c50c <__sfp+0x88>)
 800c4b4:	60e3      	str	r3, [r4, #12]
 800c4b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c4ba:	6665      	str	r5, [r4, #100]	; 0x64
 800c4bc:	f000 f847 	bl	800c54e <__retarget_lock_init_recursive>
 800c4c0:	f7ff ff96 	bl	800c3f0 <__sfp_lock_release>
 800c4c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c4c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c4cc:	6025      	str	r5, [r4, #0]
 800c4ce:	61a5      	str	r5, [r4, #24]
 800c4d0:	2208      	movs	r2, #8
 800c4d2:	4629      	mov	r1, r5
 800c4d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c4d8:	f7fd fab0 	bl	8009a3c <memset>
 800c4dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c4e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4e8:	3468      	adds	r4, #104	; 0x68
 800c4ea:	e7d9      	b.n	800c4a0 <__sfp+0x1c>
 800c4ec:	2104      	movs	r1, #4
 800c4ee:	4638      	mov	r0, r7
 800c4f0:	f7ff ff62 	bl	800c3b8 <__sfmoreglue>
 800c4f4:	4604      	mov	r4, r0
 800c4f6:	6030      	str	r0, [r6, #0]
 800c4f8:	2800      	cmp	r0, #0
 800c4fa:	d1d5      	bne.n	800c4a8 <__sfp+0x24>
 800c4fc:	f7ff ff78 	bl	800c3f0 <__sfp_lock_release>
 800c500:	230c      	movs	r3, #12
 800c502:	603b      	str	r3, [r7, #0]
 800c504:	e7ee      	b.n	800c4e4 <__sfp+0x60>
 800c506:	bf00      	nop
 800c508:	0800c898 	.word	0x0800c898
 800c50c:	ffff0001 	.word	0xffff0001

0800c510 <_fwalk_reent>:
 800c510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c514:	4606      	mov	r6, r0
 800c516:	4688      	mov	r8, r1
 800c518:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c51c:	2700      	movs	r7, #0
 800c51e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c522:	f1b9 0901 	subs.w	r9, r9, #1
 800c526:	d505      	bpl.n	800c534 <_fwalk_reent+0x24>
 800c528:	6824      	ldr	r4, [r4, #0]
 800c52a:	2c00      	cmp	r4, #0
 800c52c:	d1f7      	bne.n	800c51e <_fwalk_reent+0xe>
 800c52e:	4638      	mov	r0, r7
 800c530:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c534:	89ab      	ldrh	r3, [r5, #12]
 800c536:	2b01      	cmp	r3, #1
 800c538:	d907      	bls.n	800c54a <_fwalk_reent+0x3a>
 800c53a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c53e:	3301      	adds	r3, #1
 800c540:	d003      	beq.n	800c54a <_fwalk_reent+0x3a>
 800c542:	4629      	mov	r1, r5
 800c544:	4630      	mov	r0, r6
 800c546:	47c0      	blx	r8
 800c548:	4307      	orrs	r7, r0
 800c54a:	3568      	adds	r5, #104	; 0x68
 800c54c:	e7e9      	b.n	800c522 <_fwalk_reent+0x12>

0800c54e <__retarget_lock_init_recursive>:
 800c54e:	4770      	bx	lr

0800c550 <__retarget_lock_acquire_recursive>:
 800c550:	4770      	bx	lr

0800c552 <__retarget_lock_release_recursive>:
 800c552:	4770      	bx	lr

0800c554 <__swhatbuf_r>:
 800c554:	b570      	push	{r4, r5, r6, lr}
 800c556:	460e      	mov	r6, r1
 800c558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c55c:	2900      	cmp	r1, #0
 800c55e:	b096      	sub	sp, #88	; 0x58
 800c560:	4614      	mov	r4, r2
 800c562:	461d      	mov	r5, r3
 800c564:	da08      	bge.n	800c578 <__swhatbuf_r+0x24>
 800c566:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c56a:	2200      	movs	r2, #0
 800c56c:	602a      	str	r2, [r5, #0]
 800c56e:	061a      	lsls	r2, r3, #24
 800c570:	d410      	bmi.n	800c594 <__swhatbuf_r+0x40>
 800c572:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c576:	e00e      	b.n	800c596 <__swhatbuf_r+0x42>
 800c578:	466a      	mov	r2, sp
 800c57a:	f000 f903 	bl	800c784 <_fstat_r>
 800c57e:	2800      	cmp	r0, #0
 800c580:	dbf1      	blt.n	800c566 <__swhatbuf_r+0x12>
 800c582:	9a01      	ldr	r2, [sp, #4]
 800c584:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c588:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c58c:	425a      	negs	r2, r3
 800c58e:	415a      	adcs	r2, r3
 800c590:	602a      	str	r2, [r5, #0]
 800c592:	e7ee      	b.n	800c572 <__swhatbuf_r+0x1e>
 800c594:	2340      	movs	r3, #64	; 0x40
 800c596:	2000      	movs	r0, #0
 800c598:	6023      	str	r3, [r4, #0]
 800c59a:	b016      	add	sp, #88	; 0x58
 800c59c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c5a0 <__smakebuf_r>:
 800c5a0:	898b      	ldrh	r3, [r1, #12]
 800c5a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c5a4:	079d      	lsls	r5, r3, #30
 800c5a6:	4606      	mov	r6, r0
 800c5a8:	460c      	mov	r4, r1
 800c5aa:	d507      	bpl.n	800c5bc <__smakebuf_r+0x1c>
 800c5ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c5b0:	6023      	str	r3, [r4, #0]
 800c5b2:	6123      	str	r3, [r4, #16]
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	6163      	str	r3, [r4, #20]
 800c5b8:	b002      	add	sp, #8
 800c5ba:	bd70      	pop	{r4, r5, r6, pc}
 800c5bc:	ab01      	add	r3, sp, #4
 800c5be:	466a      	mov	r2, sp
 800c5c0:	f7ff ffc8 	bl	800c554 <__swhatbuf_r>
 800c5c4:	9900      	ldr	r1, [sp, #0]
 800c5c6:	4605      	mov	r5, r0
 800c5c8:	4630      	mov	r0, r6
 800c5ca:	f7ff f963 	bl	800b894 <_malloc_r>
 800c5ce:	b948      	cbnz	r0, 800c5e4 <__smakebuf_r+0x44>
 800c5d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5d4:	059a      	lsls	r2, r3, #22
 800c5d6:	d4ef      	bmi.n	800c5b8 <__smakebuf_r+0x18>
 800c5d8:	f023 0303 	bic.w	r3, r3, #3
 800c5dc:	f043 0302 	orr.w	r3, r3, #2
 800c5e0:	81a3      	strh	r3, [r4, #12]
 800c5e2:	e7e3      	b.n	800c5ac <__smakebuf_r+0xc>
 800c5e4:	4b0d      	ldr	r3, [pc, #52]	; (800c61c <__smakebuf_r+0x7c>)
 800c5e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800c5e8:	89a3      	ldrh	r3, [r4, #12]
 800c5ea:	6020      	str	r0, [r4, #0]
 800c5ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5f0:	81a3      	strh	r3, [r4, #12]
 800c5f2:	9b00      	ldr	r3, [sp, #0]
 800c5f4:	6163      	str	r3, [r4, #20]
 800c5f6:	9b01      	ldr	r3, [sp, #4]
 800c5f8:	6120      	str	r0, [r4, #16]
 800c5fa:	b15b      	cbz	r3, 800c614 <__smakebuf_r+0x74>
 800c5fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c600:	4630      	mov	r0, r6
 800c602:	f000 f8d1 	bl	800c7a8 <_isatty_r>
 800c606:	b128      	cbz	r0, 800c614 <__smakebuf_r+0x74>
 800c608:	89a3      	ldrh	r3, [r4, #12]
 800c60a:	f023 0303 	bic.w	r3, r3, #3
 800c60e:	f043 0301 	orr.w	r3, r3, #1
 800c612:	81a3      	strh	r3, [r4, #12]
 800c614:	89a0      	ldrh	r0, [r4, #12]
 800c616:	4305      	orrs	r5, r0
 800c618:	81a5      	strh	r5, [r4, #12]
 800c61a:	e7cd      	b.n	800c5b8 <__smakebuf_r+0x18>
 800c61c:	0800c3ad 	.word	0x0800c3ad

0800c620 <_malloc_usable_size_r>:
 800c620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c624:	1f18      	subs	r0, r3, #4
 800c626:	2b00      	cmp	r3, #0
 800c628:	bfbc      	itt	lt
 800c62a:	580b      	ldrlt	r3, [r1, r0]
 800c62c:	18c0      	addlt	r0, r0, r3
 800c62e:	4770      	bx	lr

0800c630 <_raise_r>:
 800c630:	291f      	cmp	r1, #31
 800c632:	b538      	push	{r3, r4, r5, lr}
 800c634:	4604      	mov	r4, r0
 800c636:	460d      	mov	r5, r1
 800c638:	d904      	bls.n	800c644 <_raise_r+0x14>
 800c63a:	2316      	movs	r3, #22
 800c63c:	6003      	str	r3, [r0, #0]
 800c63e:	f04f 30ff 	mov.w	r0, #4294967295
 800c642:	bd38      	pop	{r3, r4, r5, pc}
 800c644:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c646:	b112      	cbz	r2, 800c64e <_raise_r+0x1e>
 800c648:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c64c:	b94b      	cbnz	r3, 800c662 <_raise_r+0x32>
 800c64e:	4620      	mov	r0, r4
 800c650:	f000 f830 	bl	800c6b4 <_getpid_r>
 800c654:	462a      	mov	r2, r5
 800c656:	4601      	mov	r1, r0
 800c658:	4620      	mov	r0, r4
 800c65a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c65e:	f000 b817 	b.w	800c690 <_kill_r>
 800c662:	2b01      	cmp	r3, #1
 800c664:	d00a      	beq.n	800c67c <_raise_r+0x4c>
 800c666:	1c59      	adds	r1, r3, #1
 800c668:	d103      	bne.n	800c672 <_raise_r+0x42>
 800c66a:	2316      	movs	r3, #22
 800c66c:	6003      	str	r3, [r0, #0]
 800c66e:	2001      	movs	r0, #1
 800c670:	e7e7      	b.n	800c642 <_raise_r+0x12>
 800c672:	2400      	movs	r4, #0
 800c674:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c678:	4628      	mov	r0, r5
 800c67a:	4798      	blx	r3
 800c67c:	2000      	movs	r0, #0
 800c67e:	e7e0      	b.n	800c642 <_raise_r+0x12>

0800c680 <raise>:
 800c680:	4b02      	ldr	r3, [pc, #8]	; (800c68c <raise+0xc>)
 800c682:	4601      	mov	r1, r0
 800c684:	6818      	ldr	r0, [r3, #0]
 800c686:	f7ff bfd3 	b.w	800c630 <_raise_r>
 800c68a:	bf00      	nop
 800c68c:	200000fc 	.word	0x200000fc

0800c690 <_kill_r>:
 800c690:	b538      	push	{r3, r4, r5, lr}
 800c692:	4d07      	ldr	r5, [pc, #28]	; (800c6b0 <_kill_r+0x20>)
 800c694:	2300      	movs	r3, #0
 800c696:	4604      	mov	r4, r0
 800c698:	4608      	mov	r0, r1
 800c69a:	4611      	mov	r1, r2
 800c69c:	602b      	str	r3, [r5, #0]
 800c69e:	f7f5 f99b 	bl	80019d8 <_kill>
 800c6a2:	1c43      	adds	r3, r0, #1
 800c6a4:	d102      	bne.n	800c6ac <_kill_r+0x1c>
 800c6a6:	682b      	ldr	r3, [r5, #0]
 800c6a8:	b103      	cbz	r3, 800c6ac <_kill_r+0x1c>
 800c6aa:	6023      	str	r3, [r4, #0]
 800c6ac:	bd38      	pop	{r3, r4, r5, pc}
 800c6ae:	bf00      	nop
 800c6b0:	200020d0 	.word	0x200020d0

0800c6b4 <_getpid_r>:
 800c6b4:	f7f5 b988 	b.w	80019c8 <_getpid>

0800c6b8 <__sread>:
 800c6b8:	b510      	push	{r4, lr}
 800c6ba:	460c      	mov	r4, r1
 800c6bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6c0:	f000 f894 	bl	800c7ec <_read_r>
 800c6c4:	2800      	cmp	r0, #0
 800c6c6:	bfab      	itete	ge
 800c6c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c6ca:	89a3      	ldrhlt	r3, [r4, #12]
 800c6cc:	181b      	addge	r3, r3, r0
 800c6ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c6d2:	bfac      	ite	ge
 800c6d4:	6563      	strge	r3, [r4, #84]	; 0x54
 800c6d6:	81a3      	strhlt	r3, [r4, #12]
 800c6d8:	bd10      	pop	{r4, pc}

0800c6da <__swrite>:
 800c6da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6de:	461f      	mov	r7, r3
 800c6e0:	898b      	ldrh	r3, [r1, #12]
 800c6e2:	05db      	lsls	r3, r3, #23
 800c6e4:	4605      	mov	r5, r0
 800c6e6:	460c      	mov	r4, r1
 800c6e8:	4616      	mov	r6, r2
 800c6ea:	d505      	bpl.n	800c6f8 <__swrite+0x1e>
 800c6ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6f0:	2302      	movs	r3, #2
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f000 f868 	bl	800c7c8 <_lseek_r>
 800c6f8:	89a3      	ldrh	r3, [r4, #12]
 800c6fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c702:	81a3      	strh	r3, [r4, #12]
 800c704:	4632      	mov	r2, r6
 800c706:	463b      	mov	r3, r7
 800c708:	4628      	mov	r0, r5
 800c70a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c70e:	f000 b817 	b.w	800c740 <_write_r>

0800c712 <__sseek>:
 800c712:	b510      	push	{r4, lr}
 800c714:	460c      	mov	r4, r1
 800c716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c71a:	f000 f855 	bl	800c7c8 <_lseek_r>
 800c71e:	1c43      	adds	r3, r0, #1
 800c720:	89a3      	ldrh	r3, [r4, #12]
 800c722:	bf15      	itete	ne
 800c724:	6560      	strne	r0, [r4, #84]	; 0x54
 800c726:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c72a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c72e:	81a3      	strheq	r3, [r4, #12]
 800c730:	bf18      	it	ne
 800c732:	81a3      	strhne	r3, [r4, #12]
 800c734:	bd10      	pop	{r4, pc}

0800c736 <__sclose>:
 800c736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c73a:	f000 b813 	b.w	800c764 <_close_r>
	...

0800c740 <_write_r>:
 800c740:	b538      	push	{r3, r4, r5, lr}
 800c742:	4d07      	ldr	r5, [pc, #28]	; (800c760 <_write_r+0x20>)
 800c744:	4604      	mov	r4, r0
 800c746:	4608      	mov	r0, r1
 800c748:	4611      	mov	r1, r2
 800c74a:	2200      	movs	r2, #0
 800c74c:	602a      	str	r2, [r5, #0]
 800c74e:	461a      	mov	r2, r3
 800c750:	f7f5 f979 	bl	8001a46 <_write>
 800c754:	1c43      	adds	r3, r0, #1
 800c756:	d102      	bne.n	800c75e <_write_r+0x1e>
 800c758:	682b      	ldr	r3, [r5, #0]
 800c75a:	b103      	cbz	r3, 800c75e <_write_r+0x1e>
 800c75c:	6023      	str	r3, [r4, #0]
 800c75e:	bd38      	pop	{r3, r4, r5, pc}
 800c760:	200020d0 	.word	0x200020d0

0800c764 <_close_r>:
 800c764:	b538      	push	{r3, r4, r5, lr}
 800c766:	4d06      	ldr	r5, [pc, #24]	; (800c780 <_close_r+0x1c>)
 800c768:	2300      	movs	r3, #0
 800c76a:	4604      	mov	r4, r0
 800c76c:	4608      	mov	r0, r1
 800c76e:	602b      	str	r3, [r5, #0]
 800c770:	f7f5 f985 	bl	8001a7e <_close>
 800c774:	1c43      	adds	r3, r0, #1
 800c776:	d102      	bne.n	800c77e <_close_r+0x1a>
 800c778:	682b      	ldr	r3, [r5, #0]
 800c77a:	b103      	cbz	r3, 800c77e <_close_r+0x1a>
 800c77c:	6023      	str	r3, [r4, #0]
 800c77e:	bd38      	pop	{r3, r4, r5, pc}
 800c780:	200020d0 	.word	0x200020d0

0800c784 <_fstat_r>:
 800c784:	b538      	push	{r3, r4, r5, lr}
 800c786:	4d07      	ldr	r5, [pc, #28]	; (800c7a4 <_fstat_r+0x20>)
 800c788:	2300      	movs	r3, #0
 800c78a:	4604      	mov	r4, r0
 800c78c:	4608      	mov	r0, r1
 800c78e:	4611      	mov	r1, r2
 800c790:	602b      	str	r3, [r5, #0]
 800c792:	f7f5 f980 	bl	8001a96 <_fstat>
 800c796:	1c43      	adds	r3, r0, #1
 800c798:	d102      	bne.n	800c7a0 <_fstat_r+0x1c>
 800c79a:	682b      	ldr	r3, [r5, #0]
 800c79c:	b103      	cbz	r3, 800c7a0 <_fstat_r+0x1c>
 800c79e:	6023      	str	r3, [r4, #0]
 800c7a0:	bd38      	pop	{r3, r4, r5, pc}
 800c7a2:	bf00      	nop
 800c7a4:	200020d0 	.word	0x200020d0

0800c7a8 <_isatty_r>:
 800c7a8:	b538      	push	{r3, r4, r5, lr}
 800c7aa:	4d06      	ldr	r5, [pc, #24]	; (800c7c4 <_isatty_r+0x1c>)
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	4604      	mov	r4, r0
 800c7b0:	4608      	mov	r0, r1
 800c7b2:	602b      	str	r3, [r5, #0]
 800c7b4:	f7f5 f97f 	bl	8001ab6 <_isatty>
 800c7b8:	1c43      	adds	r3, r0, #1
 800c7ba:	d102      	bne.n	800c7c2 <_isatty_r+0x1a>
 800c7bc:	682b      	ldr	r3, [r5, #0]
 800c7be:	b103      	cbz	r3, 800c7c2 <_isatty_r+0x1a>
 800c7c0:	6023      	str	r3, [r4, #0]
 800c7c2:	bd38      	pop	{r3, r4, r5, pc}
 800c7c4:	200020d0 	.word	0x200020d0

0800c7c8 <_lseek_r>:
 800c7c8:	b538      	push	{r3, r4, r5, lr}
 800c7ca:	4d07      	ldr	r5, [pc, #28]	; (800c7e8 <_lseek_r+0x20>)
 800c7cc:	4604      	mov	r4, r0
 800c7ce:	4608      	mov	r0, r1
 800c7d0:	4611      	mov	r1, r2
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	602a      	str	r2, [r5, #0]
 800c7d6:	461a      	mov	r2, r3
 800c7d8:	f7f5 f978 	bl	8001acc <_lseek>
 800c7dc:	1c43      	adds	r3, r0, #1
 800c7de:	d102      	bne.n	800c7e6 <_lseek_r+0x1e>
 800c7e0:	682b      	ldr	r3, [r5, #0]
 800c7e2:	b103      	cbz	r3, 800c7e6 <_lseek_r+0x1e>
 800c7e4:	6023      	str	r3, [r4, #0]
 800c7e6:	bd38      	pop	{r3, r4, r5, pc}
 800c7e8:	200020d0 	.word	0x200020d0

0800c7ec <_read_r>:
 800c7ec:	b538      	push	{r3, r4, r5, lr}
 800c7ee:	4d07      	ldr	r5, [pc, #28]	; (800c80c <_read_r+0x20>)
 800c7f0:	4604      	mov	r4, r0
 800c7f2:	4608      	mov	r0, r1
 800c7f4:	4611      	mov	r1, r2
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	602a      	str	r2, [r5, #0]
 800c7fa:	461a      	mov	r2, r3
 800c7fc:	f7f5 f906 	bl	8001a0c <_read>
 800c800:	1c43      	adds	r3, r0, #1
 800c802:	d102      	bne.n	800c80a <_read_r+0x1e>
 800c804:	682b      	ldr	r3, [r5, #0]
 800c806:	b103      	cbz	r3, 800c80a <_read_r+0x1e>
 800c808:	6023      	str	r3, [r4, #0]
 800c80a:	bd38      	pop	{r3, r4, r5, pc}
 800c80c:	200020d0 	.word	0x200020d0

0800c810 <_init>:
 800c810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c812:	bf00      	nop
 800c814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c816:	bc08      	pop	{r3}
 800c818:	469e      	mov	lr, r3
 800c81a:	4770      	bx	lr

0800c81c <_fini>:
 800c81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c81e:	bf00      	nop
 800c820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c822:	bc08      	pop	{r3}
 800c824:	469e      	mov	lr, r3
 800c826:	4770      	bx	lr
