// Seed: 1310983571
module module_0 (
    input  wand id_0,
    output wire id_1,
    input  wand id_2
);
  assign id_1 = !1;
  wire id_4;
endmodule
module module_1 (
    inout wire id_0,
    input wand id_1,
    output tri id_2,
    input logic id_3,
    input wor id_4,
    output supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    output uwire id_8,
    output uwire id_9,
    output wor id_10,
    output logic id_11,
    output wor id_12
    , id_23,
    output uwire id_13,
    output uwire id_14,
    output uwire id_15,
    output supply0 id_16,
    input tri id_17,
    input supply1 id_18,
    output supply0 id_19,
    input supply1 id_20,
    output tri id_21
);
  initial begin
    id_11 = #id_24 id_3;
  end
  assign id_2 = id_4;
  wire id_25, id_26;
  module_0(
      id_20, id_9, id_18
  );
endmodule
