---
calibre_verifs: true
cdl_prune_cells: cvcp* cvpp* vflag* vsync
ferel: fe_weekly
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 OVERLAP
layers_override: 
    dwc_ddr5phycover_dx4_top_ew: {{M10 M11 M12 M13 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phycover_cmosx2_top_ew: {{M10 M11 M12 M13 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phycover_ckx2_top_ew: {{M10 M11 M12 M13 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phycover_master_top: {{M10 M11 M12 M13 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phy_utility_blocks: {{M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 M16 MTOP MTOP-1 AP}}
    dwc_ddr5phy_tcoil_ew: {{M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phycover_zcal_top_ew: {{M10 M11 M12 M13 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phycover_acx2_top_ew: {{M10 M11 M12 M13 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phydx4_tcoil_ap2c4d_ew: {{M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 M16 MTOP MTOP-1 AP}}
layout_tag: D910 Final Release
lef_diff_rel: 1.00a_pre3
metal_stack: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
metal_stack_cover: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
metal_stack_ip: 10M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_4Y_vhvh
p4_release_root: 
    products/lpddr5x_ddr5_phy/ddr5/project/d910-ddr5-tsmc5ff-12 
    products/lpddr5x_ddr5_phy/lp5x/project/d930-lpddr5x-tsmc5ff12
process: tsmc5ff-12
reference_date_time: 21 days ago
rel: 1.00a
releaseBranch: rel1.00_cktpcs_1.00a_rel_
releaseCtlMacro: 
    dwc_ddr5phy_lcdl dwc_ddr5phy_lstx_acx2_ew dwc_ddr5phy_lstx_dx4_ew 
    dwc_ddr5phy_lstx_zcal_ew dwc_ddr5phy_pclk_master dwc_ddr5phy_pclk_rxdca 
    dwc_ddr5phy_rxreplica_ew dwc_ddr5phy_txrxac_ew dwc_ddr5phy_txrxdq_ew 
    dwc_ddr5phy_txrxdqs_ew dwc_ddr5phy_vregdac_ew
releaseDefMacro: 
    pro_hard_macro/dwc_ddr5phymaster_ew_inst pro_hard_macro/dwc_ddr5phyzcal_ew_inst 
    pro_hard_macro/dwc_ddr5phydx4_ew_inst pro_hard_macro/dwc_ddr5phyacx2_ew_inst 
    pro_hard_macro/dwc_ddr5phyckx2_ew_inst pro_hard_macro/dwc_ddr5phycmosx2_ew_inst 
    pro_hard_macro/dwc_ddr5phydqx1_ew_inst pro_hard_macro/dwc_ddr5phydqsx1_ew_inst
releaseMacro{dwc_ddr5phy_repeater_cells}: dwc_ddr5phy_pclk_rptx1
releaseMacro{dwc_ddr5phy_utility_blocks}: 
    dwc_ddr5phy_pclk_routing_ac_ew dwc_ddr5phy_pclk_routing_dx_ew 
    dwc_ddr5phy_pclk_routing_decap_ew dwc_ddr5phy_decapvddq_ac_ew 
    dwc_ddr5phy_decapvddq_master_ew dwc_ddr5phy_decapvddq_dx4_ew 
    dwc_ddr5phy_decapvddq_zcal_ew dwc_ddr5phy_decapvddq_ld_ac_ew 
    dwc_ddr5phy_decapvddq_ld_master_ew dwc_ddr5phy_decapvddq_ld_dx4_ew 
    dwc_ddr5phy_decapvddq_ld_zcal_ew dwc_ddr5phy_decapvsh_ac_ew 
    dwc_ddr5phy_decapvsh_dx4_ew dwc_ddr5phy_decapvsh_zcal_ew 
    dwc_ddr5phy_decapvsh_ld_ac_ew dwc_ddr5phy_decapvsh_ld_dx4_ew 
    dwc_ddr5phy_decapvsh_ld_zcal_ew dwc_ddr5phydx4_tcoil_ew 
    dwc_ddr5phydx4_notcoil_ew
releaseMacro{dwc_ddr5phy_utility_cells}: 
    dwc_ddr5phy_decapvddq_ew dwc_ddr5phy_decapvddq_ns dwc_ddr5phy_decapvddq_ld_ew 
    dwc_ddr5phy_decapvddq_ld_ns dwc_ddr5phy_vddqclamp_ew
releaseMailDist: 
    ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,hdavid,aparik,elgaid,mennatul,eltokhi,guttman,jfisher,vilas,baanu,rinshar,annmary,rarunac,dpatil,deepakgs,chetana,pmorris
releasePhyvMacro: 
    dwc_ddr5phy_vaaclamp_ew dwc_ddr5phy_vddqclamp_ew dwc_ddr5phy_decapvaa_tile 
    dwc_ddr5phy_decapvddhd_ew dwc_ddr5phy_decapvddhd_3p5x_ew 
    dwc_ddr5phy_decapvddhd_mon_ew dwc_ddr5phy_decapvddq_mon_ew
releasePmMailDist: 
    vthareja,hdavid,guttman,jfisher,vilas,sheraida,plagiann,davies,baanu,rarunac,dpatil
releaseShimMacro: dwc_ddr5phycmosx2_top_ew_shim
releaseTCMacro: 
    dwc_lpddr5xphy_hbm_ew dwc_ddr5phy_decapvddhd_3p5x_ew 
    dwc_ddr5phydx4_tcoil_ap2c4d_ew dwc_ddr5phy_decapvddq_mon_ew 
    dwc_ddr5phy_decapvddhd_mon_ew dwc_ddr5phy_decapvddhd_ew 
    dwc_lpddr5xphy_rxdqs_tc_ew dwc_lpddr5xphy_txrxcs_tc_ew dwc_lpddr5xphy_hbm_ew 
    dwc_lpddr5xphy_vddqclamp_x2_ew
releaseTCMailDist: vthareja,hdavid,guttman,jfisher,vilas,sheraida,plagiann,davies,finn
release_gds_cdl: HIPRE
repeater_name: dwc_ddr5phy_repeater_cells
supply_pins: M10
supply_pins_override: 
    dwc_ddr5phy_por_ew: {{M6 M10}}
    dwc_ddr5phycover_dx4_top_ew: {{M10 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phy_zcalio_ew: {{M10 M12}}
    dwc_ddr5phy_txrxac_ew: {{M10 M12}}
    dwc_ddr5phy_tcoil_ew: {{M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phy_txrxdq_ew: {{M10 M12}}
    dwc_ddr5phycover_cmosx2_top_ew: {{M10 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phy_txrxdqs_ew: {{M10 M12}}
    dwc_ddr5phy_techrevision: {{M5}}
    dwc_ddr5phycover_ckx2_top_ew: {{M10 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phycover_zcal_top_ew: {{M10 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phy_lcdl: {{M4}}
    dwc_ddr5phycover_master_top_ew: {{M10 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phy_utility_blocks: {{M10 M14 M15 M16 MTOP MTOP-1 AP}}
    dwc_ddr5phycover_acx2_top_ew: {{M10 M14 M15 M16 MTOP MTOP-1}}
    dwc_ddr5phydx4_tcoil_ap2c4d_ew: {{M10 M14 M15 M16 MTOP MTOP-1 AP}}
timing_libs: lvf
utility_name: dwc_ddr5phy_utility_cells dwc_ddr5phy_utility_blocks
varlist: 
    calibre_verifs cdl_prune_cells ferel layers layers_override layout_tag 
    lef_diff_rel metal_stack metal_stack_cover metal_stack_ip p4_release_root 
    process reference_date_time rel releaseBranch releaseCtlMacro releaseDefMacro 
    releaseMacro{dwc_ddr5phy_repeater_cells}
    
    releaseMacro{dwc_ddr5phy_utility_blocks}
    releaseMacro{dwc_ddr5phy_utility_cells}
    
    releaseMailDist releasePhyvMacro releasePmMailDist releaseShimMacro 
    releaseTCMacro releaseTCMailDist release_gds_cdl repeater_name supply_pins 
    supply_pins_override timing_libs utility_name varlist vcrel
vcrel: 1.00a

