{
  "wns": -5.961,
  "tns": -616.532,
  "clocks": {
    "sys_clk": {
      "period_ns": 4.0,
      "frequency_mhz": 250.0
    }
  },
  "checks": {
    "no_clock": 0,
    "constant_clock": 0,
    "pulse_width_clock": 0,
    "unconstrained_internal_endpoints": 0,
    "no_input_delay": 0,
    "no_output_delay": 0,
    "multiple_clock": 0,
    "generated_clocks": 0,
    "loops": 0,
    "partial_input_delay": 0,
    "partial_output_delay": 0,
    "latch_loops": 0
  },
  "violations": [
    {
      "status": "VIOLATED",
      "slack": -5.961,
      "source": "y_reg[62]/C",
      "destination": "y[62]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.785,
      "logic_delay_ns": 2.728,
      "logic_pct": 57.004,
      "route_delay_ns": 2.057,
      "route_pct": 42.996,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.641,
      "raw": "Slack (VIOLATED) :        -5.961ns  (required time - arrival time)\n  Source:                 y_reg[62]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[62]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.785ns  (logic 2.728ns (57.004%)  route 2.057ns (42.996%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.641ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.499     4.641    clk_IBUF_BUFG\n    SLICE_X0Y167         FDCE                                         r  y_reg[62]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y167         FDCE (Prop_fdce_C_Q)         0.269     4.910 r  y_reg[62]/Q\n                         net (fo=1, routed)           2.057     6.967    y_OBUF[62]\n    G15                  OBUF (Prop_obuf_I_O)         2.459     9.426 r  y_OBUF[62]_inst/O\n                         net (fo=0)                   0.000     9.426    y[62]\n    G15                                                               r  y[62] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.426    \n  -------------------------------------------------------------------\n                         slack                                 -5.961"
    },
    {
      "status": "VIOLATED",
      "slack": -5.902,
      "source": "y_reg[56]/C",
      "destination": "y[56]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.725,
      "logic_delay_ns": 2.766,
      "logic_pct": 58.549,
      "route_delay_ns": 1.959,
      "route_pct": 41.451,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.642,
      "raw": "Slack (VIOLATED) :        -5.902ns  (required time - arrival time)\n  Source:                 y_reg[56]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[56]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.725ns  (logic 2.766ns (58.549%)  route 1.959ns (41.451%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.642ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.500     4.642    clk_IBUF_BUFG\n    SLICE_X1Y166         FDCE                                         r  y_reg[56]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.269     4.911 r  y_reg[56]/Q\n                         net (fo=1, routed)           1.959     6.869    y_OBUF[56]\n    A13                  OBUF (Prop_obuf_I_O)         2.497     9.367 r  y_OBUF[56]_inst/O\n                         net (fo=0)                   0.000     9.367    y[56]\n    A13                                                               r  y[56] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.367    \n  -------------------------------------------------------------------\n                         slack                                 -5.902"
    },
    {
      "status": "VIOLATED",
      "slack": -5.856,
      "source": "y_reg[63]/C",
      "destination": "y[63]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.68,
      "logic_delay_ns": 2.757,
      "logic_pct": 58.912,
      "route_delay_ns": 1.923,
      "route_pct": 41.088,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.641,
      "raw": "Slack (VIOLATED) :        -5.856ns  (required time - arrival time)\n  Source:                 y_reg[63]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[63]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.680ns  (logic 2.757ns (58.912%)  route 1.923ns (41.088%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.641ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.499     4.641    clk_IBUF_BUFG\n    SLICE_X0Y167         FDCE                                         r  y_reg[63]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y167         FDCE (Prop_fdce_C_Q)         0.269     4.910 r  y_reg[63]/Q\n                         net (fo=1, routed)           1.923     6.833    y_OBUF[63]\n    D12                  OBUF (Prop_obuf_I_O)         2.488     9.320 r  y_OBUF[63]_inst/O\n                         net (fo=0)                   0.000     9.320    y[63]\n    D12                                                               r  y[63] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.320    \n  -------------------------------------------------------------------\n                         slack                                 -5.856"
    },
    {
      "status": "VIOLATED",
      "slack": -5.852,
      "source": "y_reg[61]/C",
      "destination": "y[61]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.676,
      "logic_delay_ns": 2.729,
      "logic_pct": 58.367,
      "route_delay_ns": 1.947,
      "route_pct": 41.633,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.641,
      "raw": "Slack (VIOLATED) :        -5.852ns  (required time - arrival time)\n  Source:                 y_reg[61]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[61]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.676ns  (logic 2.729ns (58.367%)  route 1.947ns (41.633%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.641ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.499     4.641    clk_IBUF_BUFG\n    SLICE_X0Y167         FDCE                                         r  y_reg[61]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y167         FDCE (Prop_fdce_C_Q)         0.269     4.910 r  y_reg[61]/Q\n                         net (fo=1, routed)           1.947     6.856    y_OBUF[61]\n    G16                  OBUF (Prop_obuf_I_O)         2.460     9.317 r  y_OBUF[61]_inst/O\n                         net (fo=0)                   0.000     9.317    y[61]\n    G16                                                               r  y[61] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.317    \n  -------------------------------------------------------------------\n                         slack                                 -5.852"
    },
    {
      "status": "VIOLATED",
      "slack": -5.852,
      "source": "y_reg[59]/C",
      "destination": "y[59]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.675,
      "logic_delay_ns": 2.774,
      "logic_pct": 59.35,
      "route_delay_ns": 1.9,
      "route_pct": 40.65,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.642,
      "raw": "Slack (VIOLATED) :        -5.852ns  (required time - arrival time)\n  Source:                 y_reg[59]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[59]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.675ns  (logic 2.774ns (59.350%)  route 1.900ns (40.650%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.642ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.500     4.642    clk_IBUF_BUFG\n    SLICE_X1Y166         FDCE                                         r  y_reg[59]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.269     4.911 r  y_reg[59]/Q\n                         net (fo=1, routed)           1.900     6.811    y_OBUF[59]\n    B12                  OBUF (Prop_obuf_I_O)         2.505     9.317 r  y_OBUF[59]_inst/O\n                         net (fo=0)                   0.000     9.317    y[59]\n    B12                                                               r  y[59] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.317    \n  -------------------------------------------------------------------\n                         slack                                 -5.852"
    },
    {
      "status": "VIOLATED",
      "slack": -5.851,
      "source": "y_reg[57]/C",
      "destination": "y[57]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.674,
      "logic_delay_ns": 2.74,
      "logic_pct": 58.626,
      "route_delay_ns": 1.934,
      "route_pct": 41.374,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.642,
      "raw": "Slack (VIOLATED) :        -5.851ns  (required time - arrival time)\n  Source:                 y_reg[57]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[57]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.674ns  (logic 2.740ns (58.626%)  route 1.934ns (41.374%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.642ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.500     4.642    clk_IBUF_BUFG\n    SLICE_X0Y166         FDCE                                         r  y_reg[57]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y166         FDCE (Prop_fdce_C_Q)         0.269     4.911 r  y_reg[57]/Q\n                         net (fo=1, routed)           1.934     6.845    y_OBUF[57]\n    F16                  OBUF (Prop_obuf_I_O)         2.471     9.316 r  y_OBUF[57]_inst/O\n                         net (fo=0)                   0.000     9.316    y[57]\n    F16                                                               r  y[57] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.316    \n  -------------------------------------------------------------------\n                         slack                                 -5.851"
    },
    {
      "status": "VIOLATED",
      "slack": -5.849,
      "source": "y_reg[55]/C",
      "destination": "y[55]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.67,
      "logic_delay_ns": 2.767,
      "logic_pct": 59.254,
      "route_delay_ns": 1.903,
      "route_pct": 40.746,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.644,
      "raw": "Slack (VIOLATED) :        -5.849ns  (required time - arrival time)\n  Source:                 y_reg[55]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[55]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.670ns  (logic 2.767ns (59.254%)  route 1.903ns (40.746%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.644ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.502     4.644    clk_IBUF_BUFG\n    SLICE_X1Y165         FDCE                                         r  y_reg[55]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X1Y165         FDCE (Prop_fdce_C_Q)         0.269     4.913 r  y_reg[55]/Q\n                         net (fo=1, routed)           1.903     6.816    y_OBUF[55]\n    A14                  OBUF (Prop_obuf_I_O)         2.498     9.314 r  y_OBUF[55]_inst/O\n                         net (fo=0)                   0.000     9.314    y[55]\n    A14                                                               r  y[55] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.314    \n  -------------------------------------------------------------------\n                         slack                                 -5.849"
    },
    {
      "status": "VIOLATED",
      "slack": -5.743,
      "source": "y_reg[60]/C",
      "destination": "y[60]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.567,
      "logic_delay_ns": 2.76,
      "logic_pct": 60.441,
      "route_delay_ns": 1.807,
      "route_pct": 39.559,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.641,
      "raw": "Slack (VIOLATED) :        -5.743ns  (required time - arrival time)\n  Source:                 y_reg[60]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[60]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.567ns  (logic 2.760ns (60.441%)  route 1.807ns (39.559%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.641ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.499     4.641    clk_IBUF_BUFG\n    SLICE_X0Y167         FDCE                                         r  y_reg[60]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y167         FDCE (Prop_fdce_C_Q)         0.269     4.910 r  y_reg[60]/Q\n                         net (fo=1, routed)           1.807     6.717    y_OBUF[60]\n    C12                  OBUF (Prop_obuf_I_O)         2.491     9.208 r  y_OBUF[60]_inst/O\n                         net (fo=0)                   0.000     9.208    y[60]\n    C12                                                               r  y[60] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.208    \n  -------------------------------------------------------------------\n                         slack                                 -5.743"
    },
    {
      "status": "VIOLATED",
      "slack": -5.717,
      "source": "y_reg[54]/C",
      "destination": "y[54]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.538,
      "logic_delay_ns": 2.744,
      "logic_pct": 60.476,
      "route_delay_ns": 1.794,
      "route_pct": 39.524,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.644,
      "raw": "Slack (VIOLATED) :        -5.717ns  (required time - arrival time)\n  Source:                 y_reg[54]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[54]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.538ns  (logic 2.744ns (60.476%)  route 1.794ns (39.524%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.644ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.502     4.644    clk_IBUF_BUFG\n    SLICE_X0Y165         FDCE                                         r  y_reg[54]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y165         FDCE (Prop_fdce_C_Q)         0.269     4.913 r  y_reg[54]/Q\n                         net (fo=1, routed)           1.794     6.706    y_OBUF[54]\n    C13                  OBUF (Prop_obuf_I_O)         2.475     9.182 r  y_OBUF[54]_inst/O\n                         net (fo=0)                   0.000     9.182    y[54]\n    C13                                                               r  y[54] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.182    \n  -------------------------------------------------------------------\n                         slack                                 -5.717"
    },
    {
      "status": "VIOLATED",
      "slack": -5.715,
      "source": "y_reg[53]/C",
      "destination": "y[53]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.536,
      "logic_delay_ns": 2.749,
      "logic_pct": 60.603,
      "route_delay_ns": 1.787,
      "route_pct": 39.397,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.644,
      "raw": "Slack (VIOLATED) :        -5.715ns  (required time - arrival time)\n  Source:                 y_reg[53]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[53]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.536ns  (logic 2.749ns (60.603%)  route 1.787ns (39.397%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.644ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.502     4.644    clk_IBUF_BUFG\n    SLICE_X0Y165         FDCE                                         r  y_reg[53]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y165         FDCE (Prop_fdce_C_Q)         0.269     4.913 r  y_reg[53]/Q\n                         net (fo=1, routed)           1.787     6.700    y_OBUF[53]\n    B13                  OBUF (Prop_obuf_I_O)         2.480     9.180 r  y_OBUF[53]_inst/O\n                         net (fo=0)                   0.000     9.180    y[53]\n    B13                                                               r  y[53] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.180    \n  -------------------------------------------------------------------\n                         slack                                 -5.715"
    },
    {
      "status": "VIOLATED",
      "slack": -5.693,
      "source": "y_reg[49]/C",
      "destination": "y[49]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.512,
      "logic_delay_ns": 2.737,
      "logic_pct": 60.645,
      "route_delay_ns": 1.776,
      "route_pct": 39.355,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.645,
      "raw": "Slack (VIOLATED) :        -5.693ns  (required time - arrival time)\n  Source:                 y_reg[49]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[49]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.512ns  (logic 2.737ns (60.645%)  route 1.776ns (39.355%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.645ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.503     4.645    clk_IBUF_BUFG\n    SLICE_X0Y164         FDCE                                         r  y_reg[49]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.269     4.914 r  y_reg[49]/Q\n                         net (fo=1, routed)           1.776     6.690    y_OBUF[49]\n    C15                  OBUF (Prop_obuf_I_O)         2.468     9.157 r  y_OBUF[49]_inst/O\n                         net (fo=0)                   0.000     9.157    y[49]\n    C15                                                               r  y[49] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.157    \n  -------------------------------------------------------------------\n                         slack                                 -5.693"
    },
    {
      "status": "VIOLATED",
      "slack": -5.679,
      "source": "y_reg[47]/C",
      "destination": "y[47]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.499,
      "logic_delay_ns": 2.759,
      "logic_pct": 61.324,
      "route_delay_ns": 1.74,
      "route_pct": 38.676,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.645,
      "raw": "Slack (VIOLATED) :        -5.679ns  (required time - arrival time)\n  Source:                 y_reg[47]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[47]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.499ns  (logic 2.759ns (61.324%)  route 1.740ns (38.676%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.645ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.503     4.645    clk_IBUF_BUFG\n    SLICE_X0Y163         FDCE                                         r  y_reg[47]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y163         FDCE (Prop_fdce_C_Q)         0.269     4.914 r  y_reg[47]/Q\n                         net (fo=1, routed)           1.740     6.654    y_OBUF[47]\n    A16                  OBUF (Prop_obuf_I_O)         2.490     9.144 r  y_OBUF[47]_inst/O\n                         net (fo=0)                   0.000     9.144    y[47]\n    A16                                                               r  y[47] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.144    \n  -------------------------------------------------------------------\n                         slack                                 -5.679"
    },
    {
      "status": "VIOLATED",
      "slack": -5.669,
      "source": "y_reg[42]/C",
      "destination": "y[42]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.488,
      "logic_delay_ns": 2.729,
      "logic_pct": 60.801,
      "route_delay_ns": 1.759,
      "route_pct": 39.199,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.646,
      "raw": "Slack (VIOLATED) :        -5.669ns  (required time - arrival time)\n  Source:                 y_reg[42]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[42]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.488ns  (logic 2.729ns (60.801%)  route 1.759ns (39.199%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.646ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.646ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.504     4.646    clk_IBUF_BUFG\n    SLICE_X0Y162         FDCE                                         r  y_reg[42]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y162         FDCE (Prop_fdce_C_Q)         0.269     4.915 r  y_reg[42]/Q\n                         net (fo=1, routed)           1.759     6.674    y_OBUF[42]\n    D15                  OBUF (Prop_obuf_I_O)         2.460     9.133 r  y_OBUF[42]_inst/O\n                         net (fo=0)                   0.000     9.133    y[42]\n    D15                                                               r  y[42] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.133    \n  -------------------------------------------------------------------\n                         slack                                 -5.669"
    },
    {
      "status": "VIOLATED",
      "slack": -5.666,
      "source": "y_reg[50]/C",
      "destination": "y[50]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.486,
      "logic_delay_ns": 2.737,
      "logic_pct": 61.023,
      "route_delay_ns": 1.748,
      "route_pct": 38.977,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.645,
      "raw": "Slack (VIOLATED) :        -5.666ns  (required time - arrival time)\n  Source:                 y_reg[50]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[50]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.486ns  (logic 2.737ns (61.023%)  route 1.748ns (38.977%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.645ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.503     4.645    clk_IBUF_BUFG\n    SLICE_X0Y164         FDCE                                         r  y_reg[50]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.269     4.914 r  y_reg[50]/Q\n                         net (fo=1, routed)           1.748     6.662    y_OBUF[50]\n    C14                  OBUF (Prop_obuf_I_O)         2.468     9.130 r  y_OBUF[50]_inst/O\n                         net (fo=0)                   0.000     9.130    y[50]\n    C14                                                               r  y[50] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.130    \n  -------------------------------------------------------------------\n                         slack                                 -5.666"
    },
    {
      "status": "VIOLATED",
      "slack": -5.656,
      "source": "y_reg[44]/C",
      "destination": "y[44]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.476,
      "logic_delay_ns": 2.749,
      "logic_pct": 61.425,
      "route_delay_ns": 1.727,
      "route_pct": 38.575,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.645,
      "raw": "Slack (VIOLATED) :        -5.656ns  (required time - arrival time)\n  Source:                 y_reg[44]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[44]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.476ns  (logic 2.749ns (61.425%)  route 1.727ns (38.575%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.645ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.503     4.645    clk_IBUF_BUFG\n    SLICE_X0Y163         FDCE                                         r  y_reg[44]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y163         FDCE (Prop_fdce_C_Q)         0.269     4.914 r  y_reg[44]/Q\n                         net (fo=1, routed)           1.727     6.640    y_OBUF[44]\n    B17                  OBUF (Prop_obuf_I_O)         2.480     9.120 r  y_OBUF[44]_inst/O\n                         net (fo=0)                   0.000     9.120    y[44]\n    B17                                                               r  y[44] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.120    \n  -------------------------------------------------------------------\n                         slack                                 -5.656"
    },
    {
      "status": "VIOLATED",
      "slack": -5.642,
      "source": "y_reg[0]/C",
      "destination": "y[0]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.456,
      "logic_delay_ns": 2.736,
      "logic_pct": 61.404,
      "route_delay_ns": 1.72,
      "route_pct": 38.596,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.651,
      "raw": "Slack (VIOLATED) :        -5.642ns  (required time - arrival time)\n  Source:                 y_reg[0]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[0]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.456ns  (logic 2.736ns (61.404%)  route 1.720ns (38.596%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.651ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.509     4.651    clk_IBUF_BUFG\n    SLICE_X0Y152         FDCE                                         r  y_reg[0]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y152         FDCE (Prop_fdce_C_Q)         0.269     4.920 r  y_reg[0]/Q\n                         net (fo=1, routed)           1.720     6.640    y_OBUF[0]\n    G21                  OBUF (Prop_obuf_I_O)         2.467     9.107 r  y_OBUF[0]_inst/O\n                         net (fo=0)                   0.000     9.107    y[0]\n    G21                                                               r  y[0] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.107    \n  -------------------------------------------------------------------\n                         slack                                 -5.642"
    },
    {
      "status": "VIOLATED",
      "slack": -5.634,
      "source": "y_reg[1]/C",
      "destination": "y[1]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.448,
      "logic_delay_ns": 2.74,
      "logic_pct": 61.594,
      "route_delay_ns": 1.708,
      "route_pct": 38.406,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.651,
      "raw": "Slack (VIOLATED) :        -5.634ns  (required time - arrival time)\n  Source:                 y_reg[1]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[1]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.448ns  (logic 2.740ns (61.594%)  route 1.708ns (38.406%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.651ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.509     4.651    clk_IBUF_BUFG\n    SLICE_X0Y152         FDCE                                         r  y_reg[1]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y152         FDCE (Prop_fdce_C_Q)         0.269     4.920 r  y_reg[1]/Q\n                         net (fo=1, routed)           1.708     6.628    y_OBUF[1]\n    G22                  OBUF (Prop_obuf_I_O)         2.471     9.099 r  y_OBUF[1]_inst/O\n                         net (fo=0)                   0.000     9.099    y[1]\n    G22                                                               r  y[1] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.099    \n  -------------------------------------------------------------------\n                         slack                                 -5.634"
    },
    {
      "status": "VIOLATED",
      "slack": -5.63,
      "source": "y_reg[48]/C",
      "destination": "y[48]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.45,
      "logic_delay_ns": 2.751,
      "logic_pct": 61.825,
      "route_delay_ns": 1.699,
      "route_pct": 38.175,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.645,
      "raw": "Slack (VIOLATED) :        -5.630ns  (required time - arrival time)\n  Source:                 y_reg[48]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[48]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.450ns  (logic 2.751ns (61.825%)  route 1.699ns (38.175%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.645ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.503     4.645    clk_IBUF_BUFG\n    SLICE_X0Y164         FDCE                                         r  y_reg[48]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.269     4.914 r  y_reg[48]/Q\n                         net (fo=1, routed)           1.699     6.613    y_OBUF[48]\n    B16                  OBUF (Prop_obuf_I_O)         2.482     9.095 r  y_OBUF[48]_inst/O\n                         net (fo=0)                   0.000     9.095    y[48]\n    B16                                                               r  y[48] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.095    \n  -------------------------------------------------------------------\n                         slack                                 -5.630"
    },
    {
      "status": "VIOLATED",
      "slack": -5.616,
      "source": "y_reg[58]/C",
      "destination": "y[58]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.439,
      "logic_delay_ns": 2.738,
      "logic_pct": 61.689,
      "route_delay_ns": 1.7,
      "route_pct": 38.311,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.642,
      "raw": "Slack (VIOLATED) :        -5.616ns  (required time - arrival time)\n  Source:                 y_reg[58]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[58]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.439ns  (logic 2.738ns (61.689%)  route 1.700ns (38.311%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.642ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.500     4.642    clk_IBUF_BUFG\n    SLICE_X1Y166         FDCE                                         r  y_reg[58]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.269     4.911 r  y_reg[58]/Q\n                         net (fo=1, routed)           1.700     6.611    y_OBUF[58]\n    F15                  OBUF (Prop_obuf_I_O)         2.469     9.080 r  y_OBUF[58]_inst/O\n                         net (fo=0)                   0.000     9.080    y[58]\n    F15                                                               r  y[58] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.080    \n  -------------------------------------------------------------------\n                         slack                                 -5.616"
    },
    {
      "status": "VIOLATED",
      "slack": -5.603,
      "source": "y_reg[43]/C",
      "destination": "y[43]",
      "path_group": "sys_clk",
      "requirement_ns": 4.0,
      "data_path_delay_ns": 4.422,
      "logic_delay_ns": 2.755,
      "logic_pct": 62.291,
      "route_delay_ns": 1.668,
      "route_pct": 37.709,
      "levels_of_logic": 1,
      "output_delay_ns": 0.5,
      "clock_path_skew_ns": -4.646,
      "raw": "Slack (VIOLATED) :        -5.603ns  (required time - arrival time)\n  Source:                 y_reg[43]/C\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Destination:            y[43]\n                            (output port clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})\n  Path Group:             sys_clk\n  Path Type:              Max at Slow Process Corner\n  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        4.422ns  (logic 2.755ns (62.291%)  route 1.668ns (37.709%))\n  Logic Levels:           1  (OBUF=1)\n  Output Delay:           0.500ns\n  Clock Path Skew:        -4.646ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) \n    Source Clock Delay      (SCD):    4.646ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n    V20                                               0.000     0.000 r  clk (IN)\n                         net (fo=0)                   0.000     0.000    clk\n    V20                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  clk_IBUF_inst/O\n                         net (fo=1, routed)           2.193     3.022    clk_IBUF\n    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.142 r  clk_IBUF_BUFG_inst/O\n                         net (fo=64, routed)          1.504     4.646    clk_IBUF_BUFG\n    SLICE_X0Y162         FDCE                                         r  y_reg[43]/C\n  -------------------------------------------------------------------    -------------------\n    SLICE_X0Y162         FDCE (Prop_fdce_C_Q)         0.269     4.915 r  y_reg[43]/Q\n                         net (fo=1, routed)           1.668     6.582    y_OBUF[43]\n    A18                  OBUF (Prop_obuf_I_O)         2.486     9.068 r  y_OBUF[43]_inst/O\n                         net (fo=0)                   0.000     9.068    y[43]\n    A18                                                               r  y[43] (OUT)\n  -------------------------------------------------------------------    -------------------\n\n                         (clock sys_clk rise edge)    4.000     4.000 r  \n                         clock pessimism              0.000     4.000    \n                         clock uncertainty           -0.035     3.965    \n                         output delay                -0.500     3.465    \n  -------------------------------------------------------------------\n                         required time                          3.465    \n                         arrival time                          -9.068    \n  -------------------------------------------------------------------\n                         slack                                 -5.603"
    }
  ]
}