** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=15e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=32e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=8e-6 W=21e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=6e-6 W=12e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=6e-6 W=40e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=6e-6 W=531e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=12e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=6e-6 W=21e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=12e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=11e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=9e-6 W=27e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=10e-6 W=433e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=8e-6 W=53e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=6e-6 W=38e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=8e-6 W=53e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=8e-6 W=8e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=8e-6 W=8e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 89 dB
** Power consumption: 2.29101 mW
** Area: 10181 (mu_m)^2
** Transit frequency: 3.14601 MHz
** Transit frequency with error factor: 3.14486 MHz
** Slew rate: 3.12143 V/mu_s
** Phase margin: 70.4739Â°
** CMRR: 100 dB
** negPSRR: 99 dB
** posPSRR: 95 dB
** VoutMax: 4.33001 V
** VoutMin: 0.220001 V
** VcmMax: 4.95001 V
** VcmMin: 1.35001 V


** Expected Currents: 
** NormalTransistorNmos: 14.0921 muA
** NormalTransistorNmos: 26.6511 muA
** NormalTransistorPmos: -44.1719 muA
** NormalTransistorPmos: -3.61799 muA
** NormalTransistorPmos: -3.61899 muA
** NormalTransistorPmos: -3.61799 muA
** NormalTransistorPmos: -3.61899 muA
** NormalTransistorNmos: 7.23501 muA
** NormalTransistorNmos: 7.23601 muA
** NormalTransistorNmos: 3.61701 muA
** NormalTransistorNmos: 3.61701 muA
** NormalTransistorNmos: 356.11 muA
** NormalTransistorPmos: -356.109 muA
** DiodeTransistorNmos: 44.1711 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -14.0929 muA
** DiodeTransistorPmos: -26.6519 muA


** Expected Voltages: 
** ibias: 0.622001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.76101  V
** outVoltageBiasXXnXX1: 0.790001  V
** outVoltageBiasXXpXX0: 3.80901  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.98401  V
** innerStageBias: 0.217001  V
** innerTransistorStack1Load1: 4.42401  V
** innerTransistorStack2Load1: 4.42401  V
** sourceTransconductance: 1.93701  V


.END