INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/Modular_shift_reg/Modular_shift_reg.srcs/sim_1/new/shiftReg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftReg_tb'
