python3.12 ILAcop.py config -vhd ../example_dut/ws2812_gol/src/ -r -t ws2812_gol

################# ccf File ##################
#                                           #
# ws2812_gol.ccf                            #
#                                           #
#############################################


################ vhdl Files #################
#                                           #
# ram.vhd                                   #
# ram_to_bit.vhd                            #
# hexdigit.vhd                              #
# aserial.vhd                               #
# gol_8x8_ser.vhd                           #
# gol_control.vhd                           #
# gol_cell.vhd                              #
# debouncer.vhd                             #
# init_package.vhd                          #
# edge_detection.vhd                        #
# ws2812_gol.vhd                            #
#                                           #
#############################################

Examine DUT ...


############# Block RAM in use ##############
#                                           #
# CC_BRAM_20K in use: 1                     #
# CC_BRAM_40K in use: 0                     #
#                                           #
#############################################

########### Found CC_USR_RSTN ###########

!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                              !
! Now you will be guided through the configuration of the ILA. !
! Entering 'e' exits the process and generates a configurable  !
! JSON file for the given DUT.                                 !
! Enter 'p' for 'previous' to backtrack a step.                !
!                                                              !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                       !
! In the following, a clock source for the ILA should be selected.      !
! Usually, the same clk signal that clocks the tested signals suffices. !
!                                                                       !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


Here are the possible ways to provide a clock to the ILA:

 1 = Use an external clk input signal.
 2 = Use an additional PLL with a freely selectable frequency (additional net of the global Mesh are required).

Please choose between 1 and 2: 2

########### found DUT clk source ############
#                                           #
# Input serves as ILA clk source: "clk"     #
#                                           #
#############################################

Do you want to change the clk source? (y:yes/N:no): 

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! Note !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                 !
! The sampling frequency determines the rate at which signals are captured.       !
! When selecting the frequency, ensure it is harmonious with the DUT's frequency, !
!  either matching or an integral multiple.                                       !
! Recommended max. sampling frequency up to 200MHz.                               !
!                                                                                 !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

Choose a sampling frequency (greater than 0, float, in MHz): 40

!!!!!!!!!!!!!!!!!!!!! User controllable reset !!!!!!!!!!!!!!!!!!!!!
!                                                                 !
! The ILA can hold the DUT in reset until capture starts.         !
! This makes it possible to capture the start process of the DUT. !
! Attention, the ila treats the signal as active LOW.             !
!                                                                 !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

The following options are available:

 1 = Use an external reset input signal. Potential input found: reset
 2 = Deactivate this function.
 3 = Use the ouput signal from the CC_USR_RSTN primitive in your design. (The functionality of the CC_USR_RSTN primitive is still given).

Please choose between 1 and 3: 3

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                                 !
! You will be prompted to select signals for analysis from those found in your design under test. !
!                                                                                                 !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


---------------------------------- ws2812_gol -----------------------------------
+------+--------------------------+---------+----------+------------------------+
|    # | name                     |  range  | selected | hierarchy              |
+------+--------------------------+---------+----------+------------------------+
|    1 | clk                      |    1    |    []    |                        |
|    2 | reset                    |    1    |    []    |                        |
|    3 | reset_2                  |    1    |    []    |                        |
|    4 | stswi                    |  [15:0] |    []    |                        |
|    5 | led                      |  [7:0]  |    []    |                        |
|    6 | ws2812_out               |    1    |    []    |                        |
.................................................................................
| 1410 | wnr                      |    1    |    []    | \ram_to_bit.aserial.   |
| 1411 | cnt_shift                |  [2:0]  |    []    | \ram_to_bit.shift_cnt. |
| 1412 | btn                      |    1    |    []    | \rst_deouncer.         |
| 1413 | btn_reg                  |  [7:0]  |    []    | \rst_deouncer.         |
| 1414 | btn_state_stable         |    1    |    []    | \rst_deouncer.         |
| 1415 | clk                      |    1    |    []    | \rst_deouncer.         |
| 1416 | reset                    |    1    |    []    | \rst_deouncer.         |
| 1417 | stable_state             |    1    |    []    | \rst_deouncer.         |
| 1418 | p_n                      |    1    |    []    | \to_seven_0.           |
| 1419 | value_in                 |  [3:0]  |    []    | \to_seven_0.           |
| 1420 | value_out                |  [7:0]  |    []    | \to_seven_0.           |
| 1421 | p_n                      |    1    |    []    | \to_seven_1.           |
| 1422 | value_in                 |  [3:0]  |    []    | \to_seven_1.           |
| 1423 | value_out                |  [7:0]  |    []    | \to_seven_1.           |
| 1424 | p_n                      |    1    |    []    | \to_seven_2.           |
| 1425 | value_in                 |  [3:0]  |    []    | \to_seven_2.           |
| 1426 | value_out                |  [7:0]  |    []    | \to_seven_2.           |
+------+--------------------------+---------+----------+------------------------+

## Number of selected bits to be analysed ###
#                                           #
# 0 (max. 1180)                             #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = filter): f

----------------------- SUT moduls -----------------------
+----+---------------------------------------------------+
|  # | moduls                                            |
+----+---------------------------------------------------+
|  0 | ws2812_gol.                                       |
|  1 | ws2812_gol.\dualportram.                          |
|  2 | ws2812_gol.\golx64.                               |
|  3 | ws2812_gol.\golx64.gol_row:1.gol_column:1.gol.    |
...........................................................
| 66 | ws2812_gol.\golx64.gol_row:8.gol_column:8.gol.    |
| 67 | ws2812_gol.\golx64.xmaindex:1.ymaindex:1.gol_ser. |
| 68 | ws2812_gol.\ram_to_bit.                           |
| 69 | ws2812_gol.\ram_to_bit.addrcnt.                   |
| 70 | ws2812_gol.\ram_to_bit.aserial.                   |
| 71 | ws2812_gol.\ram_to_bit.shift_cnt.                 |
| 72 | ws2812_gol.\rst_deouncer.                         |
| 73 | ws2812_gol.\to_seven_0.                           |
| 74 | ws2812_gol.\to_seven_1.                           |
| 75 | ws2812_gol.\to_seven_2.                           |
+----+---------------------------------------------------+

Select a module from which you would like to analyze signals: 2

----------------- \golx64. signals -----------------
+----+------------------------+---------+----------+
|  # | name                   |  range  | selected |
+----+------------------------+---------+----------+
|  1 | all_stil               |  [7:0]  |    []    |
|  2 | all_stil_sig           |    1    |    []    |
|  3 | all_stil_sig_wait_done |    1    |    []    |
|  4 | break_counter          |  [24:0] |    []    |
|  5 | clk                    |    1    |    []    |
|  6 | counter_index          |  [2:0]  |    []    |
|  7 | end_cnt                |    1    |    []    |
|  8 | first_time             |    1    |    []    |
|  9 | gol_init               |    1    |    []    |
| 10 | gol_next_gen           |    1    |    []    |
| 11 | init_pattern           |  [63:0] |    []    |
| 12 | life_out               |  [99:0] |    []    |
| 13 | life_shift_cnt         |  [2:0]  |    []    |
| 14 | life_shift_cnt_7       |    1    |    []    |
| 15 | ma_choise_s            |    1    |    []    |
| 16 | ma_next                |    1    |    []    |
| 17 | neighbours_in          | [511:0] |    []    |
| 18 | next_gen_cnt           |  [11:0] |    []    |
| 19 | next_gen_cnt_v         |  [11:0] |    []    |
| 20 | reset                  |    1    |    []    |
| 21 | rgb_color              |  [1:0]  |    []    |
| 22 | rgb_color_2            |    1    |    []    |
| 23 | ser_out                |  [1:0]  |    []    |
| 24 | start_cnt              |    1    |    []    |
| 25 | stil_hold_reg          |  [3:0]  |    []    |
| 26 | stil_out               |  [63:0] |    []    |
| 27 | stswi                  |  [15:0] |    []    |
| 28 | tl_gol_state           |  [2:0]  |    []    |
| 29 | write_en_ram           |    1    |    []    |
| 30 | write_en_ram_s         |    1    |    []    |
| 31 | write_ram_gol_reg      |    1    |    []    |
| 32 | write_start            |    1    |    []    |
| 33 | writeram               |    1    |    []    |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |    []    |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |    []    |
| 36 | ws2812_ready           |    1    |    []    |
| 37 | ws2812_rgb_byte        |  [7:0]  |    []    |
+----+------------------------+---------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 0 (max. 1180)                             #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 9
----------------- \golx64. signals -----------------
+----+------------------------+---------+----------+
|  # | name                   |  range  | selected |
+----+------------------------+---------+----------+
|  1 | all_stil               |  [7:0]  |    []    |
|  2 | all_stil_sig           |    1    |    []    |
|  3 | all_stil_sig_wait_done |    1    |    []    |
|  4 | break_counter          |  [24:0] |    []    |
|  5 | clk                    |    1    |    []    |
|  6 | counter_index          |  [2:0]  |    []    |
|  7 | end_cnt                |    1    |    []    |
|  8 | first_time             |    1    |    []    |
|  9 | gol_init               |    1    |  ['A']   |
| 10 | gol_next_gen           |    1    |    []    |
| 11 | init_pattern           |  [63:0] |    []    |
| 12 | life_out               |  [99:0] |    []    |
| 13 | life_shift_cnt         |  [2:0]  |    []    |
| 14 | life_shift_cnt_7       |    1    |    []    |
| 15 | ma_choise_s            |    1    |    []    |
| 16 | ma_next                |    1    |    []    |
| 17 | neighbours_in          | [511:0] |    []    |
| 18 | next_gen_cnt           |  [11:0] |    []    |
| 19 | next_gen_cnt_v         |  [11:0] |    []    |
| 20 | reset                  |    1    |    []    |
| 21 | rgb_color              |  [1:0]  |    []    |
| 22 | rgb_color_2            |    1    |    []    |
| 23 | ser_out                |  [1:0]  |    []    |
| 24 | start_cnt              |    1    |    []    |
| 25 | stil_hold_reg          |  [3:0]  |    []    |
| 26 | stil_out               |  [63:0] |    []    |
| 27 | stswi                  |  [15:0] |    []    |
| 28 | tl_gol_state           |  [2:0]  |    []    |
| 29 | write_en_ram           |    1    |    []    |
| 30 | write_en_ram_s         |    1    |    []    |
| 31 | write_ram_gol_reg      |    1    |    []    |
| 32 | write_start            |    1    |    []    |
| 33 | writeram               |    1    |    []    |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |    []    |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |    []    |
| 36 | ws2812_ready           |    1    |    []    |
| 37 | ws2812_rgb_byte        |  [7:0]  |    []    |
+----+------------------------+---------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 1 (max. 1180)                             #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 10
----------------- \golx64. signals -----------------
+----+------------------------+---------+----------+
|  # | name                   |  range  | selected |
+----+------------------------+---------+----------+
|  1 | all_stil               |  [7:0]  |    []    |
|  2 | all_stil_sig           |    1    |    []    |
|  3 | all_stil_sig_wait_done |    1    |    []    |
|  4 | break_counter          |  [24:0] |    []    |
|  5 | clk                    |    1    |    []    |
|  6 | counter_index          |  [2:0]  |    []    |
|  7 | end_cnt                |    1    |    []    |
|  8 | first_time             |    1    |    []    |
|  9 | gol_init               |    1    |  ['A']   |
| 10 | gol_next_gen           |    1    |  ['A']   |
| 11 | init_pattern           |  [63:0] |    []    |
| 12 | life_out               |  [99:0] |    []    |
| 13 | life_shift_cnt         |  [2:0]  |    []    |
| 14 | life_shift_cnt_7       |    1    |    []    |
| 15 | ma_choise_s            |    1    |    []    |
| 16 | ma_next                |    1    |    []    |
| 17 | neighbours_in          | [511:0] |    []    |
| 18 | next_gen_cnt           |  [11:0] |    []    |
| 19 | next_gen_cnt_v         |  [11:0] |    []    |
| 20 | reset                  |    1    |    []    |
| 21 | rgb_color              |  [1:0]  |    []    |
| 22 | rgb_color_2            |    1    |    []    |
| 23 | ser_out                |  [1:0]  |    []    |
| 24 | start_cnt              |    1    |    []    |
| 25 | stil_hold_reg          |  [3:0]  |    []    |
| 26 | stil_out               |  [63:0] |    []    |
| 27 | stswi                  |  [15:0] |    []    |
| 28 | tl_gol_state           |  [2:0]  |    []    |
| 29 | write_en_ram           |    1    |    []    |
| 30 | write_en_ram_s         |    1    |    []    |
| 31 | write_ram_gol_reg      |    1    |    []    |
| 32 | write_start            |    1    |    []    |
| 33 | writeram               |    1    |    []    |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |    []    |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |    []    |
| 36 | ws2812_ready           |    1    |    []    |
| 37 | ws2812_rgb_byte        |  [7:0]  |    []    |
+----+------------------------+---------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 2 (max. 1180)                             #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 12

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [99:0] life_out: 88:81 , 78:71 , 68:61 , 58:51 , 48:41 , 38:31 , 28:21 , 18:11                

---------------------- \golx64. signals ----------------------
+----+------------------------+---------+--------------------+
|  # | name                   |  range  |      selected      |
+----+------------------------+---------+--------------------+
|  1 | all_stil               |  [7:0]  |         []         |
|  2 | all_stil_sig           |    1    |         []         |
|  3 | all_stil_sig_wait_done |    1    |         []         |
|  4 | break_counter          |  [24:0] |         []         |
|  5 | clk                    |    1    |         []         |
|  6 | counter_index          |  [2:0]  |         []         |
|  7 | end_cnt                |    1    |         []         |
|  8 | first_time             |    1    |         []         |
|  9 | gol_init               |    1    |       ['A']        |
| 10 | gol_next_gen           |    1    |       ['A']        |
| 11 | init_pattern           |  [63:0] |         []         |
| 12 | life_out               |  [99:0] | ['88:81', '78:71', |
|    |                        |         |  '68:61', '58:51', |
|    |                        |         |  '48:41', '38:31', |
|    |                        |         |  '28:21', '18:11'] |
| 13 | life_shift_cnt         |  [2:0]  |         []         |
| 14 | life_shift_cnt_7       |    1    |         []         |
| 15 | ma_choise_s            |    1    |         []         |
| 16 | ma_next                |    1    |         []         |
| 17 | neighbours_in          | [511:0] |         []         |
| 18 | next_gen_cnt           |  [11:0] |         []         |
| 19 | next_gen_cnt_v         |  [11:0] |         []         |
| 20 | reset                  |    1    |         []         |
| 21 | rgb_color              |  [1:0]  |         []         |
| 22 | rgb_color_2            |    1    |         []         |
| 23 | ser_out                |  [1:0]  |         []         |
| 24 | start_cnt              |    1    |         []         |
| 25 | stil_hold_reg          |  [3:0]  |         []         |
| 26 | stil_out               |  [63:0] |         []         |
| 27 | stswi                  |  [15:0] |         []         |
| 28 | tl_gol_state           |  [2:0]  |         []         |
| 29 | write_en_ram           |    1    |         []         |
| 30 | write_en_ram_s         |    1    |         []         |
| 31 | write_ram_gol_reg      |    1    |         []         |
| 32 | write_start            |    1    |         []         |
| 33 | writeram               |    1    |         []         |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |         []         |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |         []         |
| 36 | ws2812_ready           |    1    |         []         |
| 37 | ws2812_rgb_byte        |  [7:0]  |         []         |
+----+------------------------+---------+--------------------+


## Number of selected bits to be analysed ###
#                                           #
# 66 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 21

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [1:0] rgb_color: 

---------------------- \golx64. signals ----------------------
+----+------------------------+---------+--------------------+
|  # | name                   |  range  |      selected      |
+----+------------------------+---------+--------------------+
|  1 | all_stil               |  [7:0]  |         []         |
|  2 | all_stil_sig           |    1    |         []         |
|  3 | all_stil_sig_wait_done |    1    |         []         |
|  4 | break_counter          |  [24:0] |         []         |
|  5 | clk                    |    1    |         []         |
|  6 | counter_index          |  [2:0]  |         []         |
|  7 | end_cnt                |    1    |         []         |
|  8 | first_time             |    1    |         []         |
|  9 | gol_init               |    1    |       ['A']        |
| 10 | gol_next_gen           |    1    |       ['A']        |
| 11 | init_pattern           |  [63:0] |         []         |
| 12 | life_out               |  [99:0] | ['88:81', '78:71', |
|    |                        |         |  '68:61', '58:51', |
|    |                        |         |  '48:41', '38:31', |
|    |                        |         |  '28:21', '18:11'] |
| 13 | life_shift_cnt         |  [2:0]  |         []         |
| 14 | life_shift_cnt_7       |    1    |         []         |
| 15 | ma_choise_s            |    1    |         []         |
| 16 | ma_next                |    1    |         []         |
| 17 | neighbours_in          | [511:0] |         []         |
| 18 | next_gen_cnt           |  [11:0] |         []         |
| 19 | next_gen_cnt_v         |  [11:0] |         []         |
| 20 | reset                  |    1    |         []         |
| 21 | rgb_color              |  [1:0]  |       ['A']        |
| 22 | rgb_color_2            |    1    |         []         |
| 23 | ser_out                |  [1:0]  |         []         |
| 24 | start_cnt              |    1    |         []         |
| 25 | stil_hold_reg          |  [3:0]  |         []         |
| 26 | stil_out               |  [63:0] |         []         |
| 27 | stswi                  |  [15:0] |         []         |
| 28 | tl_gol_state           |  [2:0]  |         []         |
| 29 | write_en_ram           |    1    |         []         |
| 30 | write_en_ram_s         |    1    |         []         |
| 31 | write_ram_gol_reg      |    1    |         []         |
| 32 | write_start            |    1    |         []         |
| 33 | writeram               |    1    |         []         |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |         []         |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |         []         |
| 36 | ws2812_ready           |    1    |         []         |
| 37 | ws2812_rgb_byte        |  [7:0]  |         []         |
+----+------------------------+---------+--------------------+


## Number of selected bits to be analysed ###
#                                           #
# 68 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 34

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [7:0] ws2812_ram_addr_wr: 

---------------------- \golx64. signals ----------------------
+----+------------------------+---------+--------------------+
|  # | name                   |  range  |      selected      |
+----+------------------------+---------+--------------------+
|  1 | all_stil               |  [7:0]  |         []         |
|  2 | all_stil_sig           |    1    |         []         |
|  3 | all_stil_sig_wait_done |    1    |         []         |
|  4 | break_counter          |  [24:0] |         []         |
|  5 | clk                    |    1    |         []         |
|  6 | counter_index          |  [2:0]  |         []         |
|  7 | end_cnt                |    1    |         []         |
|  8 | first_time             |    1    |         []         |
|  9 | gol_init               |    1    |       ['A']        |
| 10 | gol_next_gen           |    1    |       ['A']        |
| 11 | init_pattern           |  [63:0] |         []         |
| 12 | life_out               |  [99:0] | ['88:81', '78:71', |
|    |                        |         |  '68:61', '58:51', |
|    |                        |         |  '48:41', '38:31', |
|    |                        |         |  '28:21', '18:11'] |
| 13 | life_shift_cnt         |  [2:0]  |         []         |
| 14 | life_shift_cnt_7       |    1    |         []         |
| 15 | ma_choise_s            |    1    |         []         |
| 16 | ma_next                |    1    |         []         |
| 17 | neighbours_in          | [511:0] |         []         |
| 18 | next_gen_cnt           |  [11:0] |         []         |
| 19 | next_gen_cnt_v         |  [11:0] |         []         |
| 20 | reset                  |    1    |         []         |
| 21 | rgb_color              |  [1:0]  |       ['A']        |
| 22 | rgb_color_2            |    1    |         []         |
| 23 | ser_out                |  [1:0]  |         []         |
| 24 | start_cnt              |    1    |         []         |
| 25 | stil_hold_reg          |  [3:0]  |         []         |
| 26 | stil_out               |  [63:0] |         []         |
| 27 | stswi                  |  [15:0] |         []         |
| 28 | tl_gol_state           |  [2:0]  |         []         |
| 29 | write_en_ram           |    1    |         []         |
| 30 | write_en_ram_s         |    1    |         []         |
| 31 | write_ram_gol_reg      |    1    |         []         |
| 32 | write_start            |    1    |         []         |
| 33 | writeram               |    1    |         []         |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |       ['A']        |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |         []         |
| 36 | ws2812_ready           |    1    |         []         |
| 37 | ws2812_rgb_byte        |  [7:0]  |         []         |
+----+------------------------+---------+--------------------+


## Number of selected bits to be analysed ###
#                                           #
# 76 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 37

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [7:0] ws2812_rgb_byte: 

---------------------- \golx64. signals ----------------------
+----+------------------------+---------+--------------------+
|  # | name                   |  range  |      selected      |
+----+------------------------+---------+--------------------+
|  1 | all_stil               |  [7:0]  |         []         |
|  2 | all_stil_sig           |    1    |         []         |
|  3 | all_stil_sig_wait_done |    1    |         []         |
|  4 | break_counter          |  [24:0] |         []         |
|  5 | clk                    |    1    |         []         |
|  6 | counter_index          |  [2:0]  |         []         |
|  7 | end_cnt                |    1    |         []         |
|  8 | first_time             |    1    |         []         |
|  9 | gol_init               |    1    |       ['A']        |
| 10 | gol_next_gen           |    1    |       ['A']        |
| 11 | init_pattern           |  [63:0] |         []         |
| 12 | life_out               |  [99:0] | ['88:81', '78:71', |
|    |                        |         |  '68:61', '58:51', |
|    |                        |         |  '48:41', '38:31', |
|    |                        |         |  '28:21', '18:11'] |
| 13 | life_shift_cnt         |  [2:0]  |         []         |
| 14 | life_shift_cnt_7       |    1    |         []         |
| 15 | ma_choise_s            |    1    |         []         |
| 16 | ma_next                |    1    |         []         |
| 17 | neighbours_in          | [511:0] |         []         |
| 18 | next_gen_cnt           |  [11:0] |         []         |
| 19 | next_gen_cnt_v         |  [11:0] |         []         |
| 20 | reset                  |    1    |         []         |
| 21 | rgb_color              |  [1:0]  |       ['A']        |
| 22 | rgb_color_2            |    1    |         []         |
| 23 | ser_out                |  [1:0]  |         []         |
| 24 | start_cnt              |    1    |         []         |
| 25 | stil_hold_reg          |  [3:0]  |         []         |
| 26 | stil_out               |  [63:0] |         []         |
| 27 | stswi                  |  [15:0] |         []         |
| 28 | tl_gol_state           |  [2:0]  |         []         |
| 29 | write_en_ram           |    1    |         []         |
| 30 | write_en_ram_s         |    1    |         []         |
| 31 | write_ram_gol_reg      |    1    |         []         |
| 32 | write_start            |    1    |         []         |
| 33 | writeram               |    1    |         []         |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |       ['A']        |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |         []         |
| 36 | ws2812_ready           |    1    |         []         |
| 37 | ws2812_rgb_byte        |  [7:0]  |       ['A']        |
+----+------------------------+---------+--------------------+


## Number of selected bits to be analysed ###
#                                           #
# 84 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): c

----------------------- SUT moduls -----------------------
+----+---------------------------------------------------+
|  # | moduls                                            |
+----+---------------------------------------------------+
|  0 | ws2812_gol.                                       |
|  1 | ws2812_gol.\dualportram.                          |
|  2 | ws2812_gol.\golx64.                               |
|  3 | ws2812_gol.\golx64.gol_row:1.gol_column:1.gol.    |
|  4 | ws2812_gol.\golx64.gol_row:1.gol_column:2.gol.    |
|  5 | ws2812_gol.\golx64.gol_row:1.gol_column:3.gol.    |
|  6 | ws2812_gol.\golx64.gol_row:1.gol_column:4.gol.    |
|  7 | ws2812_gol.\golx64.gol_row:1.gol_column:5.gol.    |
|  8 | ws2812_gol.\golx64.gol_row:1.gol_column:6.gol.    |
|  9 | ws2812_gol.\golx64.gol_row:1.gol_column:7.gol.    |
| 10 | ws2812_gol.\golx64.gol_row:1.gol_column:8.gol.    |
| 11 | ws2812_gol.\golx64.gol_row:2.gol_column:1.gol.    |
| 12 | ws2812_gol.\golx64.gol_row:2.gol_column:2.gol.    |
| 13 | ws2812_gol.\golx64.gol_row:2.gol_column:3.gol.    |
| 14 | ws2812_gol.\golx64.gol_row:2.gol_column:4.gol.    |
| 15 | ws2812_gol.\golx64.gol_row:2.gol_column:5.gol.    |
| 16 | ws2812_gol.\golx64.gol_row:2.gol_column:6.gol.    |
| 17 | ws2812_gol.\golx64.gol_row:2.gol_column:7.gol.    |
| 18 | ws2812_gol.\golx64.gol_row:2.gol_column:8.gol.    |
| 19 | ws2812_gol.\golx64.gol_row:3.gol_column:1.gol.    |
| 20 | ws2812_gol.\golx64.gol_row:3.gol_column:2.gol.    |
| 21 | ws2812_gol.\golx64.gol_row:3.gol_column:3.gol.    |
| 22 | ws2812_gol.\golx64.gol_row:3.gol_column:4.gol.    |
| 23 | ws2812_gol.\golx64.gol_row:3.gol_column:5.gol.    |
| 24 | ws2812_gol.\golx64.gol_row:3.gol_column:6.gol.    |
| 25 | ws2812_gol.\golx64.gol_row:3.gol_column:7.gol.    |
| 26 | ws2812_gol.\golx64.gol_row:3.gol_column:8.gol.    |
| 27 | ws2812_gol.\golx64.gol_row:4.gol_column:1.gol.    |
| 28 | ws2812_gol.\golx64.gol_row:4.gol_column:2.gol.    |
| 29 | ws2812_gol.\golx64.gol_row:4.gol_column:3.gol.    |
| 30 | ws2812_gol.\golx64.gol_row:4.gol_column:4.gol.    |
| 31 | ws2812_gol.\golx64.gol_row:4.gol_column:5.gol.    |
| 32 | ws2812_gol.\golx64.gol_row:4.gol_column:6.gol.    |
| 33 | ws2812_gol.\golx64.gol_row:4.gol_column:7.gol.    |
| 34 | ws2812_gol.\golx64.gol_row:4.gol_column:8.gol.    |
| 35 | ws2812_gol.\golx64.gol_row:5.gol_column:1.gol.    |
| 36 | ws2812_gol.\golx64.gol_row:5.gol_column:2.gol.    |
| 37 | ws2812_gol.\golx64.gol_row:5.gol_column:3.gol.    |
| 38 | ws2812_gol.\golx64.gol_row:5.gol_column:4.gol.    |
| 39 | ws2812_gol.\golx64.gol_row:5.gol_column:5.gol.    |
| 40 | ws2812_gol.\golx64.gol_row:5.gol_column:6.gol.    |
| 41 | ws2812_gol.\golx64.gol_row:5.gol_column:7.gol.    |
| 42 | ws2812_gol.\golx64.gol_row:5.gol_column:8.gol.    |
| 43 | ws2812_gol.\golx64.gol_row:6.gol_column:1.gol.    |
| 44 | ws2812_gol.\golx64.gol_row:6.gol_column:2.gol.    |
| 45 | ws2812_gol.\golx64.gol_row:6.gol_column:3.gol.    |
| 46 | ws2812_gol.\golx64.gol_row:6.gol_column:4.gol.    |
| 47 | ws2812_gol.\golx64.gol_row:6.gol_column:5.gol.    |
| 48 | ws2812_gol.\golx64.gol_row:6.gol_column:6.gol.    |
| 49 | ws2812_gol.\golx64.gol_row:6.gol_column:7.gol.    |
| 50 | ws2812_gol.\golx64.gol_row:6.gol_column:8.gol.    |
| 51 | ws2812_gol.\golx64.gol_row:7.gol_column:1.gol.    |
| 52 | ws2812_gol.\golx64.gol_row:7.gol_column:2.gol.    |
| 53 | ws2812_gol.\golx64.gol_row:7.gol_column:3.gol.    |
| 54 | ws2812_gol.\golx64.gol_row:7.gol_column:4.gol.    |
| 55 | ws2812_gol.\golx64.gol_row:7.gol_column:5.gol.    |
| 56 | ws2812_gol.\golx64.gol_row:7.gol_column:6.gol.    |
| 57 | ws2812_gol.\golx64.gol_row:7.gol_column:7.gol.    |
| 58 | ws2812_gol.\golx64.gol_row:7.gol_column:8.gol.    |
| 59 | ws2812_gol.\golx64.gol_row:8.gol_column:1.gol.    |
| 60 | ws2812_gol.\golx64.gol_row:8.gol_column:2.gol.    |
| 61 | ws2812_gol.\golx64.gol_row:8.gol_column:3.gol.    |
| 62 | ws2812_gol.\golx64.gol_row:8.gol_column:4.gol.    |
| 63 | ws2812_gol.\golx64.gol_row:8.gol_column:5.gol.    |
| 64 | ws2812_gol.\golx64.gol_row:8.gol_column:6.gol.    |
| 65 | ws2812_gol.\golx64.gol_row:8.gol_column:7.gol.    |
| 66 | ws2812_gol.\golx64.gol_row:8.gol_column:8.gol.    |
| 67 | ws2812_gol.\golx64.xmaindex:1.ymaindex:1.gol_ser. |
| 68 | ws2812_gol.\ram_to_bit.                           |
| 69 | ws2812_gol.\ram_to_bit.addrcnt.                   |
| 70 | ws2812_gol.\ram_to_bit.aserial.                   |
| 71 | ws2812_gol.\ram_to_bit.shift_cnt.                 |
| 72 | ws2812_gol.\rst_deouncer.                         |
| 73 | ws2812_gol.\to_seven_0.                           |
| 74 | ws2812_gol.\to_seven_1.                           |
| 75 | ws2812_gol.\to_seven_2.                           |
+----+---------------------------------------------------+

Select a module from which you would like to analyze signals: 68

------------ \ram_to_bit. signals ------------
+----+--------------------+-------+----------+
|  # | name               | range | selected |
+----+--------------------+-------+----------+
|  1 | acnt_eq191         |   1   |    []    |
|  2 | acnt_inc           |   1   |    []    |
|  3 | acnt_rst           |   1   |    []    |
|  4 | aserial_run        |   1   |    []    |
|  5 | aserial_wnr        |   1   |    []    |
|  6 | clk                |   1   |    []    |
|  7 | data_in_s          |   1   |    []    |
|  8 | datapuffer         | [7:0] |    []    |
|  9 | dataread           | [7:0] |    []    |
| 10 | raddr              | [7:0] |    []    |
| 11 | reset              |   1   |    []    |
| 12 | sfr_done           |   1   |    []    |
| 13 | sfr_load           |   1   |    []    |
| 14 | sfr_shift          |   1   |    []    |
| 15 | shift_rgb_byte     | [7:0] |    []    |
| 16 | start              |   1   |    []    |
| 17 | state              | [2:0] |    []    |
| 18 | working            |   1   |    []    |
| 19 | ws2812_out         |   1   |    []    |
| 20 | ws2812_ram_addr_rd | [7:0] |    []    |
+----+--------------------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 84 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 9

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [7:0] dataread: 

------------ \ram_to_bit. signals ------------
+----+--------------------+-------+----------+
|  # | name               | range | selected |
+----+--------------------+-------+----------+
|  1 | acnt_eq191         |   1   |    []    |
|  2 | acnt_inc           |   1   |    []    |
|  3 | acnt_rst           |   1   |    []    |
|  4 | aserial_run        |   1   |    []    |
|  5 | aserial_wnr        |   1   |    []    |
|  6 | clk                |   1   |    []    |
|  7 | data_in_s          |   1   |    []    |
|  8 | datapuffer         | [7:0] |    []    |
|  9 | dataread           | [7:0] |  ['A']   |
| 10 | raddr              | [7:0] |    []    |
| 11 | reset              |   1   |    []    |
| 12 | sfr_done           |   1   |    []    |
| 13 | sfr_load           |   1   |    []    |
| 14 | sfr_shift          |   1   |    []    |
| 15 | shift_rgb_byte     | [7:0] |    []    |
| 16 | start              |   1   |    []    |
| 17 | state              | [2:0] |    []    |
| 18 | working            |   1   |    []    |
| 19 | ws2812_out         |   1   |    []    |
| 20 | ws2812_ram_addr_rd | [7:0] |    []    |
+----+--------------------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 92 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 10

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [7:0] raddr: 

------------ \ram_to_bit. signals ------------
+----+--------------------+-------+----------+
|  # | name               | range | selected |
+----+--------------------+-------+----------+
|  1 | acnt_eq191         |   1   |    []    |
|  2 | acnt_inc           |   1   |    []    |
|  3 | acnt_rst           |   1   |    []    |
|  4 | aserial_run        |   1   |    []    |
|  5 | aserial_wnr        |   1   |    []    |
|  6 | clk                |   1   |    []    |
|  7 | data_in_s          |   1   |    []    |
|  8 | datapuffer         | [7:0] |    []    |
|  9 | dataread           | [7:0] |  ['A']   |
| 10 | raddr              | [7:0] |  ['A']   |
| 11 | reset              |   1   |    []    |
| 12 | sfr_done           |   1   |    []    |
| 13 | sfr_load           |   1   |    []    |
| 14 | sfr_shift          |   1   |    []    |
| 15 | shift_rgb_byte     | [7:0] |    []    |
| 16 | start              |   1   |    []    |
| 17 | state              | [2:0] |    []    |
| 18 | working            |   1   |    []    |
| 19 | ws2812_out         |   1   |    []    |
| 20 | ws2812_ram_addr_rd | [7:0] |    []    |
+----+--------------------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 100 (max. 1180)                           #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): c

----------------------- SUT moduls -----------------------
+----+---------------------------------------------------+
|  # | moduls                                            |
+----+---------------------------------------------------+
|  0 | ws2812_gol.                                       |
|  1 | ws2812_gol.\dualportram.                          |
|  2 | ws2812_gol.\golx64.                               |
|  3 | ws2812_gol.\golx64.gol_row:1.gol_column:1.gol.    |
..........................................................
| 66 | ws2812_gol.\golx64.gol_row:8.gol_column:8.gol.    |
| 67 | ws2812_gol.\golx64.xmaindex:1.ymaindex:1.gol_ser. |
| 68 | ws2812_gol.\ram_to_bit.                           |
| 69 | ws2812_gol.\ram_to_bit.addrcnt.                   |
| 70 | ws2812_gol.\ram_to_bit.aserial.                   |
| 71 | ws2812_gol.\ram_to_bit.shift_cnt.                 |
| 72 | ws2812_gol.\rst_deouncer.                         |
| 73 | ws2812_gol.\to_seven_0.                           |
| 74 | ws2812_gol.\to_seven_1.                           |
| 75 | ws2812_gol.\to_seven_2.                           |
+----+---------------------------------------------------+

Select a module from which you would like to analyze signals: 0

---------------------  signals ----------------------
+----+--------------------------+--------+----------+
|  # | name                     | range  | selected |
+----+--------------------------+--------+----------+
|  1 | clk                      |   1    |    []    |
|  2 | reset                    |   1    |    []    |
|  3 | reset_2                  |   1    |    []    |
|  4 | stswi                    | [15:0] |    []    |
|  5 | led                      | [7:0]  |    []    |
|  6 | ws2812_out               |   1    |    []    |
|  7 | stled                    | [15:0] |    []    |
|  8 | sthex0                   | [7:0]  |    []    |
|  9 | sthex1                   | [7:0]  |    []    |
| 10 | sthex2                   | [7:0]  |    []    |
| 11 | sthex3                   | [7:0]  |    []    |
| 12 | sthex4                   | [7:0]  |    []    |
| 13 | sthex5                   | [7:0]  |    []    |
| 14 | cc_reset                 |   1    |    []    |
| 15 | clk0                     |   1    |    []    |
| 16 | din_s                    | [7:0]  |    []    |
| 17 | dout_s                   | [7:0]  |    []    |
| 18 | [-1:0] \golx64.ma_choise |   1    |    []    |
| 19 | next_gen_cnt_v           | [11:0] |    []    |
| 20 | raddr_s                  | [7:0]  |    []    |
| 21 | reset_all                |   1    |    []    |
| 22 | reset_in                 |   1    |    []    |
| 23 | reset_stable             |   1    |    []    |
| 24 | start_ram_to_bit         |   1    |    []    |
| 25 | state_nextgen            | [1:0]  |    []    |
| 26 | waddr_s                  | [7:0]  |    []    |
| 27 | wnr_led                  |   1    |    []    |
| 28 | write_en_s               |   1    |    []    |
| 29 | ws2812_out_single        |   1    |    []    |
| 30 | ws2812_ready_s           |   1    |    []    |
+----+--------------------------+--------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 100 (max. 1180)                           #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 6
---------------------  signals ----------------------
+----+--------------------------+--------+----------+
|  # | name                     | range  | selected |
+----+--------------------------+--------+----------+
|  1 | clk                      |   1    |    []    |
|  2 | reset                    |   1    |    []    |
|  3 | reset_2                  |   1    |    []    |
|  4 | stswi                    | [15:0] |    []    |
|  5 | led                      | [7:0]  |    []    |
|  6 | ws2812_out               |   1    |  ['A']   |
|  7 | stled                    | [15:0] |    []    |
|  8 | sthex0                   | [7:0]  |    []    |
|  9 | sthex1                   | [7:0]  |    []    |
| 10 | sthex2                   | [7:0]  |    []    |
| 11 | sthex3                   | [7:0]  |    []    |
| 12 | sthex4                   | [7:0]  |    []    |
| 13 | sthex5                   | [7:0]  |    []    |
| 14 | cc_reset                 |   1    |    []    |
| 15 | clk0                     |   1    |    []    |
| 16 | din_s                    | [7:0]  |    []    |
| 17 | dout_s                   | [7:0]  |    []    |
| 18 | [-1:0] \golx64.ma_choise |   1    |    []    |
| 19 | next_gen_cnt_v           | [11:0] |    []    |
| 20 | raddr_s                  | [7:0]  |    []    |
| 21 | reset_all                |   1    |    []    |
| 22 | reset_in                 |   1    |    []    |
| 23 | reset_stable             |   1    |    []    |
| 24 | start_ram_to_bit         |   1    |    []    |
| 25 | state_nextgen            | [1:0]  |    []    |
| 26 | waddr_s                  | [7:0]  |    []    |
| 27 | wnr_led                  |   1    |    []    |
| 28 | write_en_s               |   1    |    []    |
| 29 | ws2812_out_single        |   1    |    []    |
| 30 | ws2812_ready_s           |   1    |    []    |
+----+--------------------------+--------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 101 (max. 1180)                           #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 0

!!!!!!!!!!!!!!!!!!! Note !!!!!!!!!!!!!!!!!!!!
!                                           !
! The capture duration must be defined.     !
! The maximum duration depends on:          !
!  - available ram                          !
!  - width of the sample                    !
!  - sampling frequency                     !
! FIFO Cascade (Width x Depth)              !
! FIFO (Input Width x Depth)                !
!                                           !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

------Please choose one of the following durations: ------
+---+---------+---------------+--------------+-----------+
| # | smp_cnt | duration [us] | FIFO Cascade |      FIFO |
+---+---------+---------------+--------------+-----------+
| 1 |    1024 |          25.6 |        3 x 1 | 40 x 1024 |
| 2 |    2048 |          51.2 |        6 x 1 | 20 x 2048 |
| 3 |    3072 |          76.8 |        3 x 3 | 40 x 1024 |
| 4 |    4096 |         102.4 |        6 x 2 | 20 x 2048 |
| 5 |    5120 |         128.0 |        3 x 5 | 40 x 1024 |
| 6 |    6144 |         153.6 |        6 x 3 | 20 x 2048 |
| 7 |    8192 |         204.8 |        6 x 4 | 20 x 2048 |
+---+---------+---------------+--------------+-----------+

Total Capture duration (choose between 1 and 7): 7

############# Capture duration ##############
#                                           #
# Sample count = 8192                       #
# Capture duration = 204.8 us               #
#                                           #
#############################################


Enter the number of capture samples before trigger activation (between 0 and 2038): 10

###### Capture duration before Trigger ######
#                                           #
# Sample count = 10                         #
# Capture duration = 0.25 us                #
#                                           #
#############################################


!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! Note !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                   !
! You can override an input or input-vector of your top-level entity using the ILA. !
! Please note that the input will no longer be connected to the FPGA's IO pins.     !
!                                                                                   !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


Would you like to implement the input control feature? (y/N): y
--- Inputs DUT "ws2812_gol" ----
+---+-------+--------+---------+
| # |  type | range  |   Name  |
+---+-------+--------+---------+
| 0 | input |   1    |   clk   |
| 1 | input |   1    |  reset  |
| 2 | input |   1    | reset_2 |
| 3 | input | [15:0] |  stswi  |
+---+-------+--------+---------+

Select an input signal: 3

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! Note !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                         !
! There are two default triggers that can be set for exactly one signal:  !
!  'rising edge' and 'falling edge'                                       !
! There is also an optional trigger: pattern compare                      !
! With this option, a pattern can be set across the entire bit width,     !
!  determining for each bit whether it should be '1', '0', or 'dc'        !
!  (don't care) to activate the trigger.                                  !
! If this function is activated, more hardware is required for the ILA    !
!  and the maximum possible sampling frequency may be reduced.            !
!                                                                         !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


Would you like to implement the function for comparing bit patterns? (y/N): y

############ Signals under test #############
#                                           #
# ws2812_out                                #
# gol_init                                  #
# gol_next_gen                              #
#  [88:81] life_out                         #
#  [78:71] life_out                         #
#  [68:61] life_out                         #
#  [58:51] life_out                         #
#  [48:41] life_out                         #
#  [38:31] life_out                         #
#  [28:21] life_out                         #
#  [18:11] life_out                         #
# [1:0] rgb_color                           #
# [7:0] ws2812_ram_addr_wr                  #
# [7:0] ws2812_rgb_byte                     #
# [7:0] dataread                            #
# [7:0] raddr                               #
#                                           #
#############################################

Execute Synthesis...
Output permanently saved to: /home/robo/Schreibtisch/CologneChip/gatemate_ila/log/yosys.log

Execute Implementation...
Output permanently saved to: /home/robo/Schreibtisch/CologneChip/gatemate_ila/log/impl.log

#################### Configuration File ####################
#                                                          #
# save_config/ila_config_ws2812_gol_25-09-26_09-15-30.json #
#                                                          #
############################################################

Upload to FPGA Board...

############ CONFIGURATION NOTE #############
#                                           #
# Trigger at sample no.: 7                  #
# Defined analysis frequency: 40000000 Hz   #
#                                           #
#############################################


------------------ All Signals ------------------
+-----+-------------------------------+---------+
|   # |                          Name | Pattern |
+-----+-------------------------------+---------+
|   0 |          \ram_to_bit.raddr[0] |      dc |
|   1 |          \ram_to_bit.raddr[1] |      dc |
|   2 |          \ram_to_bit.raddr[2] |      dc |
|   3 |          \ram_to_bit.raddr[3] |      dc |
|   4 |          \ram_to_bit.raddr[4] |      dc |
|   5 |          \ram_to_bit.raddr[5] |      dc |
|   6 |          \ram_to_bit.raddr[6] |      dc |
|   7 |          \ram_to_bit.raddr[7] |      dc |
|   8 |       \ram_to_bit.dataread[0] |      dc |
|   9 |       \ram_to_bit.dataread[1] |      dc |
|  10 |       \ram_to_bit.dataread[2] |      dc |
|  11 |       \ram_to_bit.dataread[3] |      dc |
|  12 |       \ram_to_bit.dataread[4] |      dc |
|  13 |       \ram_to_bit.dataread[5] |      dc |
|  14 |       \ram_to_bit.dataread[6] |      dc |
|  15 |       \ram_to_bit.dataread[7] |      dc |
|  16 |    \golx64.ws2812_rgb_byte[0] |      dc |
|  17 |    \golx64.ws2812_rgb_byte[1] |      dc |
|  18 |    \golx64.ws2812_rgb_byte[2] |      dc |
|  19 |    \golx64.ws2812_rgb_byte[3] |      dc |
|  20 |    \golx64.ws2812_rgb_byte[4] |      dc |
|  21 |    \golx64.ws2812_rgb_byte[5] |      dc |
|  22 |    \golx64.ws2812_rgb_byte[6] |      dc |
|  23 |    \golx64.ws2812_rgb_byte[7] |      dc |
|  24 | \golx64.ws2812_ram_addr_wr[0] |      dc |
|  25 | \golx64.ws2812_ram_addr_wr[1] |      dc |
|  26 | \golx64.ws2812_ram_addr_wr[2] |      dc |
|  27 | \golx64.ws2812_ram_addr_wr[3] |      dc |
|  28 | \golx64.ws2812_ram_addr_wr[4] |      dc |
|  29 | \golx64.ws2812_ram_addr_wr[5] |      dc |
|  30 | \golx64.ws2812_ram_addr_wr[6] |      dc |
|  31 | \golx64.ws2812_ram_addr_wr[7] |      dc |
|  32 |          \golx64.rgb_color[0] |      dc |
|  33 |          \golx64.rgb_color[1] |      dc |
|  34 |     \golx64.life_out_18_11[0] |      dc |
|  35 |     \golx64.life_out_18_11[1] |      dc |
|  36 |     \golx64.life_out_18_11[2] |      dc |
|  37 |     \golx64.life_out_18_11[3] |      dc |
|  38 |     \golx64.life_out_18_11[4] |      dc |
|  39 |     \golx64.life_out_18_11[5] |      dc |
|  40 |     \golx64.life_out_18_11[6] |      dc |
|  41 |     \golx64.life_out_18_11[7] |      dc |
|  42 |     \golx64.life_out_28_21[0] |      dc |
|  43 |     \golx64.life_out_28_21[1] |      dc |
|  44 |     \golx64.life_out_28_21[2] |      dc |
|  45 |     \golx64.life_out_28_21[3] |      dc |
|  46 |     \golx64.life_out_28_21[4] |      dc |
|  47 |     \golx64.life_out_28_21[5] |      dc |
|  48 |     \golx64.life_out_28_21[6] |      dc |
|  49 |     \golx64.life_out_28_21[7] |      dc |
|  50 |     \golx64.life_out_38_31[0] |      dc |
|  51 |     \golx64.life_out_38_31[1] |      dc |
|  52 |     \golx64.life_out_38_31[2] |      dc |
|  53 |     \golx64.life_out_38_31[3] |      dc |
|  54 |     \golx64.life_out_38_31[4] |      dc |
|  55 |     \golx64.life_out_38_31[5] |      dc |
|  56 |     \golx64.life_out_38_31[6] |      dc |
|  57 |     \golx64.life_out_38_31[7] |      dc |
|  58 |     \golx64.life_out_48_41[0] |      dc |
|  59 |     \golx64.life_out_48_41[1] |      dc |
|  60 |     \golx64.life_out_48_41[2] |      dc |
|  61 |     \golx64.life_out_48_41[3] |      dc |
|  62 |     \golx64.life_out_48_41[4] |      dc |
|  63 |     \golx64.life_out_48_41[5] |      dc |
|  64 |     \golx64.life_out_48_41[6] |      dc |
|  65 |     \golx64.life_out_48_41[7] |      dc |
|  66 |     \golx64.life_out_58_51[0] |      dc |
|  67 |     \golx64.life_out_58_51[1] |      dc |
|  68 |     \golx64.life_out_58_51[2] |      dc |
|  69 |     \golx64.life_out_58_51[3] |      dc |
|  70 |     \golx64.life_out_58_51[4] |      dc |
|  71 |     \golx64.life_out_58_51[5] |      dc |
|  72 |     \golx64.life_out_58_51[6] |      dc |
|  73 |     \golx64.life_out_58_51[7] |      dc |
|  74 |     \golx64.life_out_68_61[0] |      dc |
|  75 |     \golx64.life_out_68_61[1] |      dc |
|  76 |     \golx64.life_out_68_61[2] |      dc |
|  77 |     \golx64.life_out_68_61[3] |      dc |
|  78 |     \golx64.life_out_68_61[4] |      dc |
|  79 |     \golx64.life_out_68_61[5] |      dc |
|  80 |     \golx64.life_out_68_61[6] |      dc |
|  81 |     \golx64.life_out_68_61[7] |      dc |
|  82 |     \golx64.life_out_78_71[0] |      dc |
|  83 |     \golx64.life_out_78_71[1] |      dc |
|  84 |     \golx64.life_out_78_71[2] |      dc |
|  85 |     \golx64.life_out_78_71[3] |      dc |
|  86 |     \golx64.life_out_78_71[4] |      dc |
|  87 |     \golx64.life_out_78_71[5] |      dc |
|  88 |     \golx64.life_out_78_71[6] |      dc |
|  89 |     \golx64.life_out_78_71[7] |      dc |
|  90 |     \golx64.life_out_88_81[0] |      dc |
|  91 |     \golx64.life_out_88_81[1] |      dc |
|  92 |     \golx64.life_out_88_81[2] |      dc |
|  93 |     \golx64.life_out_88_81[3] |      dc |
|  94 |     \golx64.life_out_88_81[4] |      dc |
|  95 |     \golx64.life_out_88_81[5] |      dc |
|  96 |     \golx64.life_out_88_81[6] |      dc |
|  97 |     \golx64.life_out_88_81[7] |      dc |
|  98 |          \golx64.gol_next_gen |      dc |
|  99 |              \golx64.gol_init |      dc |
| 100 |                    ws2812_out |      dc |
+-----+-------------------------------+---------+

####### current ILA runtime configuration ######
#                                              #
# Number of sequences: 1                       #
#                                              #
#  Sequences Number: 1                         #
#     trigger activation: falling edge         #
#     trigger signal:     \ram_to_bit.raddr[0] #
#                                              #
################################################



0 -- exit
1 -- change Trigger
2 -- start capture
3 -- reset ILA (resets the config of the ILA)
4 -- reset DUT (hold the DUT in reset until the capture starts)
5 -- change input control value

Enter your choice: 1

################### Trigger configuration ##################
#                                                          #
# Select how many triggers are set directly in succession. #
# For each iteration you can select a separate trigger.    #
# Entering 'e' exits the process                           #
# Enter 'p' for 'previous' to backtrack a step.            #
#                                                          #
############################################################


Number of sequences (int, > 0): 4

###  sequence nr. 1: ###

All possible Trigger activations:
0: 	falling edge
1: 	rising edge
2: 	pattern

Trigger activation? in range [0-2]: 2

------------------ All Signals ------------------
+-----+-------------------------------+---------+
|   # |                          Name | Pattern |
+-----+-------------------------------+---------+
|   0 |          \ram_to_bit.raddr[0] |      dc |
|   1 |          \ram_to_bit.raddr[1] |      dc |
...................................................
|  97 |     \golx64.life_out_88_81[7] |      dc |
|  98 |          \golx64.gol_next_gen |      dc |
|  99 |              \golx64.gol_init |      dc |
| 100 |                    ws2812_out |      dc |
+-----+-------------------------------+---------+

!!!!!!!!!!!!!!!!!!!!!! Pattern as trigger !!!!!!!!!!!!!!!!!!!!!!!
!                                                               !
! Define the Bit-Pattern for Trigger Activation                 !
! Set individual bits using '0' and '1'                         !
! Set up a hex pattern using the key 'h' followed by hex values !
! skip an indirect number of signals with j                   !
! set all remaining signals to dont care with 'r'               !
! all other inputs set a single signal to dc                    !
!                                                               !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

0 = \ram_to_bit.raddr[0]: j24
24 = \golx64.ws2812_ram_addr_wr[0]: h22
24 = \golx64.ws2812_ram_addr_wr[0]: 0
25 = \golx64.ws2812_ram_addr_wr[1]: 1
26 = \golx64.ws2812_ram_addr_wr[2]: 0
27 = \golx64.ws2812_ram_addr_wr[3]: 0
28 = \golx64.ws2812_ram_addr_wr[4]: 0
29 = \golx64.ws2812_ram_addr_wr[5]: 1
30 = \golx64.ws2812_ram_addr_wr[6]: 0
31 = \golx64.ws2812_ram_addr_wr[7]: 0
32 = \golx64.rgb_color[0]: r


###  sequence nr. 2: ###

All possible Trigger activations:
0: 	falling edge
1: 	rising edge
2: 	pattern

Trigger activation? in range [0-2]: 1

------------------ All Signals ------------------
+-----+-------------------------------+---------+
|   # |                          Name | Pattern |
+-----+-------------------------------+---------+
|   0 |          \ram_to_bit.raddr[0] |      dc |
|   1 |          \ram_to_bit.raddr[1] |      dc |
|   2 |          \ram_to_bit.raddr[2] |      dc |
|   3 |          \ram_to_bit.raddr[3] |      dc |
|   4 |          \ram_to_bit.raddr[4] |      dc |
|   5 |          \ram_to_bit.raddr[5] |      dc |
|   6 |          \ram_to_bit.raddr[6] |      dc |
|   7 |          \ram_to_bit.raddr[7] |      dc |
|   8 |       \ram_to_bit.dataread[0] |      dc |
|   9 |       \ram_to_bit.dataread[1] |      dc |
|  10 |       \ram_to_bit.dataread[2] |      dc |
|  11 |       \ram_to_bit.dataread[3] |      dc |
|  12 |       \ram_to_bit.dataread[4] |      dc |
|  13 |       \ram_to_bit.dataread[5] |      dc |
|  14 |       \ram_to_bit.dataread[6] |      dc |
|  15 |       \ram_to_bit.dataread[7] |      dc |
|  16 |    \golx64.ws2812_rgb_byte[0] |      dc |
|  17 |    \golx64.ws2812_rgb_byte[1] |      dc |
|  18 |    \golx64.ws2812_rgb_byte[2] |      dc |
|  19 |    \golx64.ws2812_rgb_byte[3] |      dc |
|  20 |    \golx64.ws2812_rgb_byte[4] |      dc |
|  21 |    \golx64.ws2812_rgb_byte[5] |      dc |
|  22 |    \golx64.ws2812_rgb_byte[6] |      dc |
|  23 |    \golx64.ws2812_rgb_byte[7] |      dc |
|  24 | \golx64.ws2812_ram_addr_wr[0] |       0 |
|  25 | \golx64.ws2812_ram_addr_wr[1] |       1 |
|  26 | \golx64.ws2812_ram_addr_wr[2] |       0 |
|  27 | \golx64.ws2812_ram_addr_wr[3] |       0 |
|  28 | \golx64.ws2812_ram_addr_wr[4] |       0 |
|  29 | \golx64.ws2812_ram_addr_wr[5] |       1 |
|  30 | \golx64.ws2812_ram_addr_wr[6] |       0 |
|  31 | \golx64.ws2812_ram_addr_wr[7] |       0 |
|  32 |          \golx64.rgb_color[0] |      dc |
|  33 |          \golx64.rgb_color[1] |      dc |
|  34 |     \golx64.life_out_18_11[0] |      dc |
|  35 |     \golx64.life_out_18_11[1] |      dc |
|  36 |     \golx64.life_out_18_11[2] |      dc |
|  37 |     \golx64.life_out_18_11[3] |      dc |
|  38 |     \golx64.life_out_18_11[4] |      dc |
|  39 |     \golx64.life_out_18_11[5] |      dc |
|  40 |     \golx64.life_out_18_11[6] |      dc |
|  41 |     \golx64.life_out_18_11[7] |      dc |
|  42 |     \golx64.life_out_28_21[0] |      dc |
|  43 |     \golx64.life_out_28_21[1] |      dc |
|  44 |     \golx64.life_out_28_21[2] |      dc |
|  45 |     \golx64.life_out_28_21[3] |      dc |
|  46 |     \golx64.life_out_28_21[4] |      dc |
|  47 |     \golx64.life_out_28_21[5] |      dc |
|  48 |     \golx64.life_out_28_21[6] |      dc |
|  49 |     \golx64.life_out_28_21[7] |      dc |
|  50 |     \golx64.life_out_38_31[0] |      dc |
|  51 |     \golx64.life_out_38_31[1] |      dc |
|  52 |     \golx64.life_out_38_31[2] |      dc |
|  53 |     \golx64.life_out_38_31[3] |      dc |
|  54 |     \golx64.life_out_38_31[4] |      dc |
|  55 |     \golx64.life_out_38_31[5] |      dc |
|  56 |     \golx64.life_out_38_31[6] |      dc |
|  57 |     \golx64.life_out_38_31[7] |      dc |
|  58 |     \golx64.life_out_48_41[0] |      dc |
|  59 |     \golx64.life_out_48_41[1] |      dc |
|  60 |     \golx64.life_out_48_41[2] |      dc |
|  61 |     \golx64.life_out_48_41[3] |      dc |
|  62 |     \golx64.life_out_48_41[4] |      dc |
|  63 |     \golx64.life_out_48_41[5] |      dc |
|  64 |     \golx64.life_out_48_41[6] |      dc |
|  65 |     \golx64.life_out_48_41[7] |      dc |
|  66 |     \golx64.life_out_58_51[0] |      dc |
|  67 |     \golx64.life_out_58_51[1] |      dc |
|  68 |     \golx64.life_out_58_51[2] |      dc |
|  69 |     \golx64.life_out_58_51[3] |      dc |
|  70 |     \golx64.life_out_58_51[4] |      dc |
|  71 |     \golx64.life_out_58_51[5] |      dc |
|  72 |     \golx64.life_out_58_51[6] |      dc |
|  73 |     \golx64.life_out_58_51[7] |      dc |
|  74 |     \golx64.life_out_68_61[0] |      dc |
|  75 |     \golx64.life_out_68_61[1] |      dc |
|  76 |     \golx64.life_out_68_61[2] |      dc |
|  77 |     \golx64.life_out_68_61[3] |      dc |
|  78 |     \golx64.life_out_68_61[4] |      dc |
|  79 |     \golx64.life_out_68_61[5] |      dc |
|  80 |     \golx64.life_out_68_61[6] |      dc |
|  81 |     \golx64.life_out_68_61[7] |      dc |
|  82 |     \golx64.life_out_78_71[0] |      dc |
|  83 |     \golx64.life_out_78_71[1] |      dc |
|  84 |     \golx64.life_out_78_71[2] |      dc |
|  85 |     \golx64.life_out_78_71[3] |      dc |
|  86 |     \golx64.life_out_78_71[4] |      dc |
|  87 |     \golx64.life_out_78_71[5] |      dc |
|  88 |     \golx64.life_out_78_71[6] |      dc |
|  89 |     \golx64.life_out_78_71[7] |      dc |
|  90 |     \golx64.life_out_88_81[0] |      dc |
|  91 |     \golx64.life_out_88_81[1] |      dc |
|  92 |     \golx64.life_out_88_81[2] |      dc |
|  93 |     \golx64.life_out_88_81[3] |      dc |
|  94 |     \golx64.life_out_88_81[4] |      dc |
|  95 |     \golx64.life_out_88_81[5] |      dc |
|  96 |     \golx64.life_out_88_81[6] |      dc |
|  97 |     \golx64.life_out_88_81[7] |      dc |
|  98 |          \golx64.gol_next_gen |      dc |
|  99 |              \golx64.gol_init |      dc |
| 100 |                    ws2812_out |      dc |
+-----+-------------------------------+---------+
Trigger signal? in range [0-100]: 98

###  sequence nr. 3: ###

All possible Trigger activations:
0: 	falling edge
1: 	rising edge
2: 	pattern

Trigger activation? in range [0-2]: 0

------------------ All Signals ------------------
+-----+-------------------------------+---------+
|   # |                          Name | Pattern |
+-----+-------------------------------+---------+
|   0 |          \ram_to_bit.raddr[0] |      dc |
|   1 |          \ram_to_bit.raddr[1] |      dc |
|   2 |          \ram_to_bit.raddr[2] |      dc |
|   3 |          \ram_to_bit.raddr[3] |      dc |
|   4 |          \ram_to_bit.raddr[4] |      dc |
....................................................
|  93 |     \golx64.life_out_88_81[3] |      dc |
|  94 |     \golx64.life_out_88_81[4] |      dc |
|  95 |     \golx64.life_out_88_81[5] |      dc |
|  96 |     \golx64.life_out_88_81[6] |      dc |
|  97 |     \golx64.life_out_88_81[7] |      dc |
|  98 |          \golx64.gol_next_gen |      dc |
|  99 |              \golx64.gol_init |      dc |
| 100 |                    ws2812_out |      dc |
+-----+-------------------------------+---------+
Trigger signal? in range [0-100]: 98

###  sequence nr. 4: ###

All possible Trigger activations:
0: 	falling edge
1: 	rising edge
2: 	pattern

Trigger activation? in range [0-2]: 98
Entered number out of range

Trigger activation? in range [0-2]: 0

------------------ All Signals ------------------
+-----+-------------------------------+---------+
|   # |                          Name | Pattern |
+-----+-------------------------------+---------+
|   0 |          \ram_to_bit.raddr[0] |      dc |
|   1 |          \ram_to_bit.raddr[1] |      dc |
|   2 |          \ram_to_bit.raddr[2] |      dc |
|   3 |          \ram_to_bit.raddr[3] |      dc |
|   4 |          \ram_to_bit.raddr[4] |      dc |
|   5 |          \ram_to_bit.raddr[5] |      dc |
|   6 |          \ram_to_bit.raddr[6] |      dc |
|   7 |          \ram_to_bit.raddr[7] |      dc |
|   8 |       \ram_to_bit.dataread[0] |      dc |
|   9 |       \ram_to_bit.dataread[1] |      dc |
|  10 |       \ram_to_bit.dataread[2] |      dc |
|  11 |       \ram_to_bit.dataread[3] |      dc |
|  12 |       \ram_to_bit.dataread[4] |      dc |
|  13 |       \ram_to_bit.dataread[5] |      dc |
|  14 |       \ram_to_bit.dataread[6] |      dc |
|  15 |       \ram_to_bit.dataread[7] |      dc |
|  16 |    \golx64.ws2812_rgb_byte[0] |      dc |
|  17 |    \golx64.ws2812_rgb_byte[1] |      dc |
|  18 |    \golx64.ws2812_rgb_byte[2] |      dc |
|  19 |    \golx64.ws2812_rgb_byte[3] |      dc |
|  20 |    \golx64.ws2812_rgb_byte[4] |      dc |
|  21 |    \golx64.ws2812_rgb_byte[5] |      dc |
|  22 |    \golx64.ws2812_rgb_byte[6] |      dc |
|  23 |    \golx64.ws2812_rgb_byte[7] |      dc |
|  24 | \golx64.ws2812_ram_addr_wr[0] |       0 |
|  25 | \golx64.ws2812_ram_addr_wr[1] |       1 |
|  26 | \golx64.ws2812_ram_addr_wr[2] |       0 |
|  27 | \golx64.ws2812_ram_addr_wr[3] |       0 |
|  28 | \golx64.ws2812_ram_addr_wr[4] |       0 |
|  29 | \golx64.ws2812_ram_addr_wr[5] |       1 |
|  30 | \golx64.ws2812_ram_addr_wr[6] |       0 |
|  31 | \golx64.ws2812_ram_addr_wr[7] |       0 |
|  32 |          \golx64.rgb_color[0] |      dc |
|  33 |          \golx64.rgb_color[1] |      dc |
|  34 |     \golx64.life_out_18_11[0] |      dc |
|  35 |     \golx64.life_out_18_11[1] |      dc |
|  36 |     \golx64.life_out_18_11[2] |      dc |
|  37 |     \golx64.life_out_18_11[3] |      dc |
|  38 |     \golx64.life_out_18_11[4] |      dc |
|  39 |     \golx64.life_out_18_11[5] |      dc |
|  40 |     \golx64.life_out_18_11[6] |      dc |
|  41 |     \golx64.life_out_18_11[7] |      dc |
|  42 |     \golx64.life_out_28_21[0] |      dc |
|  43 |     \golx64.life_out_28_21[1] |      dc |
|  44 |     \golx64.life_out_28_21[2] |      dc |
|  45 |     \golx64.life_out_28_21[3] |      dc |
|  46 |     \golx64.life_out_28_21[4] |      dc |
|  47 |     \golx64.life_out_28_21[5] |      dc |
|  48 |     \golx64.life_out_28_21[6] |      dc |
|  49 |     \golx64.life_out_28_21[7] |      dc |
|  50 |     \golx64.life_out_38_31[0] |      dc |
|  51 |     \golx64.life_out_38_31[1] |      dc |
|  52 |     \golx64.life_out_38_31[2] |      dc |
|  53 |     \golx64.life_out_38_31[3] |      dc |
|  54 |     \golx64.life_out_38_31[4] |      dc |
|  55 |     \golx64.life_out_38_31[5] |      dc |
|  56 |     \golx64.life_out_38_31[6] |      dc |
|  57 |     \golx64.life_out_38_31[7] |      dc |
|  58 |     \golx64.life_out_48_41[0] |      dc |
|  59 |     \golx64.life_out_48_41[1] |      dc |
|  60 |     \golx64.life_out_48_41[2] |      dc |
|  61 |     \golx64.life_out_48_41[3] |      dc |
|  62 |     \golx64.life_out_48_41[4] |      dc |
|  63 |     \golx64.life_out_48_41[5] |      dc |
|  64 |     \golx64.life_out_48_41[6] |      dc |
|  65 |     \golx64.life_out_48_41[7] |      dc |
|  66 |     \golx64.life_out_58_51[0] |      dc |
|  67 |     \golx64.life_out_58_51[1] |      dc |
|  68 |     \golx64.life_out_58_51[2] |      dc |
|  69 |     \golx64.life_out_58_51[3] |      dc |
|  70 |     \golx64.life_out_58_51[4] |      dc |
|  71 |     \golx64.life_out_58_51[5] |      dc |
|  72 |     \golx64.life_out_58_51[6] |      dc |
|  73 |     \golx64.life_out_58_51[7] |      dc |
|  74 |     \golx64.life_out_68_61[0] |      dc |
|  75 |     \golx64.life_out_68_61[1] |      dc |
|  76 |     \golx64.life_out_68_61[2] |      dc |
|  77 |     \golx64.life_out_68_61[3] |      dc |
|  78 |     \golx64.life_out_68_61[4] |      dc |
|  79 |     \golx64.life_out_68_61[5] |      dc |
|  80 |     \golx64.life_out_68_61[6] |      dc |
|  81 |     \golx64.life_out_68_61[7] |      dc |
|  82 |     \golx64.life_out_78_71[0] |      dc |
|  83 |     \golx64.life_out_78_71[1] |      dc |
|  84 |     \golx64.life_out_78_71[2] |      dc |
|  85 |     \golx64.life_out_78_71[3] |      dc |
|  86 |     \golx64.life_out_78_71[4] |      dc |
|  87 |     \golx64.life_out_78_71[5] |      dc |
|  88 |     \golx64.life_out_78_71[6] |      dc |
|  89 |     \golx64.life_out_78_71[7] |      dc |
|  90 |     \golx64.life_out_88_81[0] |      dc |
|  91 |     \golx64.life_out_88_81[1] |      dc |
|  92 |     \golx64.life_out_88_81[2] |      dc |
|  93 |     \golx64.life_out_88_81[3] |      dc |
|  94 |     \golx64.life_out_88_81[4] |      dc |
|  95 |     \golx64.life_out_88_81[5] |      dc |
|  96 |     \golx64.life_out_88_81[6] |      dc |
|  97 |     \golx64.life_out_88_81[7] |      dc |
|  98 |          \golx64.gol_next_gen |      dc |
|  99 |              \golx64.gol_init |      dc |
| 100 |                    ws2812_out |      dc |
+-----+-------------------------------+---------+
Trigger signal? in range [0-100]: 98

------------------ All Signals ------------------
+-----+-------------------------------+---------+
|   # |                          Name | Pattern |
+-----+-------------------------------+---------+
|   0 |          \ram_to_bit.raddr[0] |      dc |
|   1 |          \ram_to_bit.raddr[1] |      dc |
|   2 |          \ram_to_bit.raddr[2] |      dc |
|   3 |          \ram_to_bit.raddr[3] |      dc |
|   4 |          \ram_to_bit.raddr[4] |      dc |
|   5 |          \ram_to_bit.raddr[5] |      dc |
|   6 |          \ram_to_bit.raddr[6] |      dc |
|   7 |          \ram_to_bit.raddr[7] |      dc |
|   8 |       \ram_to_bit.dataread[0] |      dc |
|   9 |       \ram_to_bit.dataread[1] |      dc |
|  10 |       \ram_to_bit.dataread[2] |      dc |
|  11 |       \ram_to_bit.dataread[3] |      dc |
|  12 |       \ram_to_bit.dataread[4] |      dc |
|  13 |       \ram_to_bit.dataread[5] |      dc |
|  14 |       \ram_to_bit.dataread[6] |      dc |
|  15 |       \ram_to_bit.dataread[7] |      dc |
|  16 |    \golx64.ws2812_rgb_byte[0] |      dc |
|  17 |    \golx64.ws2812_rgb_byte[1] |      dc |
|  18 |    \golx64.ws2812_rgb_byte[2] |      dc |
|  19 |    \golx64.ws2812_rgb_byte[3] |      dc |
|  20 |    \golx64.ws2812_rgb_byte[4] |      dc |
|  21 |    \golx64.ws2812_rgb_byte[5] |      dc |
|  22 |    \golx64.ws2812_rgb_byte[6] |      dc |
|  23 |    \golx64.ws2812_rgb_byte[7] |      dc |
|  24 | \golx64.ws2812_ram_addr_wr[0] |       0 |
|  25 | \golx64.ws2812_ram_addr_wr[1] |       1 |
|  26 | \golx64.ws2812_ram_addr_wr[2] |       0 |
|  27 | \golx64.ws2812_ram_addr_wr[3] |       0 |
|  28 | \golx64.ws2812_ram_addr_wr[4] |       0 |
|  29 | \golx64.ws2812_ram_addr_wr[5] |       1 |
|  30 | \golx64.ws2812_ram_addr_wr[6] |       0 |
|  31 | \golx64.ws2812_ram_addr_wr[7] |       0 |
|  32 |          \golx64.rgb_color[0] |      dc |
|  33 |          \golx64.rgb_color[1] |      dc |
|  34 |     \golx64.life_out_18_11[0] |      dc |
|  35 |     \golx64.life_out_18_11[1] |      dc |
|  36 |     \golx64.life_out_18_11[2] |      dc |
|  37 |     \golx64.life_out_18_11[3] |      dc |
|  38 |     \golx64.life_out_18_11[4] |      dc |
|  39 |     \golx64.life_out_18_11[5] |      dc |
|  40 |     \golx64.life_out_18_11[6] |      dc |
|  41 |     \golx64.life_out_18_11[7] |      dc |
|  42 |     \golx64.life_out_28_21[0] |      dc |
|  43 |     \golx64.life_out_28_21[1] |      dc |
|  44 |     \golx64.life_out_28_21[2] |      dc |
|  45 |     \golx64.life_out_28_21[3] |      dc |
|  46 |     \golx64.life_out_28_21[4] |      dc |
|  47 |     \golx64.life_out_28_21[5] |      dc |
|  48 |     \golx64.life_out_28_21[6] |      dc |
|  49 |     \golx64.life_out_28_21[7] |      dc |
|  50 |     \golx64.life_out_38_31[0] |      dc |
|  51 |     \golx64.life_out_38_31[1] |      dc |
|  52 |     \golx64.life_out_38_31[2] |      dc |
|  53 |     \golx64.life_out_38_31[3] |      dc |
|  54 |     \golx64.life_out_38_31[4] |      dc |
|  55 |     \golx64.life_out_38_31[5] |      dc |
|  56 |     \golx64.life_out_38_31[6] |      dc |
|  57 |     \golx64.life_out_38_31[7] |      dc |
|  58 |     \golx64.life_out_48_41[0] |      dc |
|  59 |     \golx64.life_out_48_41[1] |      dc |
|  60 |     \golx64.life_out_48_41[2] |      dc |
|  61 |     \golx64.life_out_48_41[3] |      dc |
|  62 |     \golx64.life_out_48_41[4] |      dc |
|  63 |     \golx64.life_out_48_41[5] |      dc |
|  64 |     \golx64.life_out_48_41[6] |      dc |
|  65 |     \golx64.life_out_48_41[7] |      dc |
|  66 |     \golx64.life_out_58_51[0] |      dc |
|  67 |     \golx64.life_out_58_51[1] |      dc |
|  68 |     \golx64.life_out_58_51[2] |      dc |
|  69 |     \golx64.life_out_58_51[3] |      dc |
|  70 |     \golx64.life_out_58_51[4] |      dc |
|  71 |     \golx64.life_out_58_51[5] |      dc |
|  72 |     \golx64.life_out_58_51[6] |      dc |
|  73 |     \golx64.life_out_58_51[7] |      dc |
|  74 |     \golx64.life_out_68_61[0] |      dc |
|  75 |     \golx64.life_out_68_61[1] |      dc |
|  76 |     \golx64.life_out_68_61[2] |      dc |
|  77 |     \golx64.life_out_68_61[3] |      dc |
|  78 |     \golx64.life_out_68_61[4] |      dc |
|  79 |     \golx64.life_out_68_61[5] |      dc |
|  80 |     \golx64.life_out_68_61[6] |      dc |
|  81 |     \golx64.life_out_68_61[7] |      dc |
|  82 |     \golx64.life_out_78_71[0] |      dc |
|  83 |     \golx64.life_out_78_71[1] |      dc |
|  84 |     \golx64.life_out_78_71[2] |      dc |
|  85 |     \golx64.life_out_78_71[3] |      dc |
|  86 |     \golx64.life_out_78_71[4] |      dc |
|  87 |     \golx64.life_out_78_71[5] |      dc |
|  88 |     \golx64.life_out_78_71[6] |      dc |
|  89 |     \golx64.life_out_78_71[7] |      dc |
|  90 |     \golx64.life_out_88_81[0] |      dc |
|  91 |     \golx64.life_out_88_81[1] |      dc |
|  92 |     \golx64.life_out_88_81[2] |      dc |
|  93 |     \golx64.life_out_88_81[3] |      dc |
|  94 |     \golx64.life_out_88_81[4] |      dc |
|  95 |     \golx64.life_out_88_81[5] |      dc |
|  96 |     \golx64.life_out_88_81[6] |      dc |
|  97 |     \golx64.life_out_88_81[7] |      dc |
|  98 |          \golx64.gol_next_gen |      dc |
|  99 |              \golx64.gol_init |      dc |
| 100 |                    ws2812_out |      dc |
+-----+-------------------------------+---------+

####### current ILA runtime configuration ######
#                                              #
# Number of sequences: 4                       #
#                                              #
#  Sequences Number: 1                         #
#     trigger activation: pattern              #
#                                              #
#  Sequences Number: 2                         #
#     trigger activation: rising edge          #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
#  Sequences Number: 3                         #
#     trigger activation: falling edge         #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
#  Sequences Number: 4                         #
#     trigger activation: falling edge         #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
################################################



0 -- exit
1 -- change Trigger
2 -- start capture
3 -- reset ILA (resets the config of the ILA)
4 -- reset DUT (hold the DUT in reset until the capture starts)
5 -- change input control value

Enter your choice: 5

!!!!!!!!!!!!!!! Input Pattern !!!!!!!!!!!!!!!
!                                           !
! Define a Bit-Pattern for Input-Control    !
! Set individual bits using '0' and '1'     !
!                                           !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

stswi[0]: 0
stswi[1]: 0
stswi[2]: 1
stswi[3]: 1
stswi[4]: 1
stswi[5]: 0
stswi[6]: 1
stswi[7]: 0
stswi[8]: 1
stswi[9]: 1
stswi[10]: 1
stswi[11]: 0
stswi[12]: 0
stswi[13]: 0
stswi[14]: 1
stswi[15]: 1

------------------ All Signals ------------------
+-----+-------------------------------+---------+
|   # |                          Name | Pattern |
+-----+-------------------------------+---------+
|   0 |          \ram_to_bit.raddr[0] |      dc |
|   1 |          \ram_to_bit.raddr[1] |      dc |
|   2 |          \ram_to_bit.raddr[2] |      dc |
|   3 |          \ram_to_bit.raddr[3] |      dc |
|   4 |          \ram_to_bit.raddr[4] |      dc |
|   5 |          \ram_to_bit.raddr[5] |      dc |
|   6 |          \ram_to_bit.raddr[6] |      dc |
|   7 |          \ram_to_bit.raddr[7] |      dc |
|   8 |       \ram_to_bit.dataread[0] |      dc |
|   9 |       \ram_to_bit.dataread[1] |      dc |
|  10 |       \ram_to_bit.dataread[2] |      dc |
|  11 |       \ram_to_bit.dataread[3] |      dc |
|  12 |       \ram_to_bit.dataread[4] |      dc |
|  13 |       \ram_to_bit.dataread[5] |      dc |
|  14 |       \ram_to_bit.dataread[6] |      dc |
|  15 |       \ram_to_bit.dataread[7] |      dc |
|  16 |    \golx64.ws2812_rgb_byte[0] |      dc |
|  17 |    \golx64.ws2812_rgb_byte[1] |      dc |
|  18 |    \golx64.ws2812_rgb_byte[2] |      dc |
|  19 |    \golx64.ws2812_rgb_byte[3] |      dc |
|  20 |    \golx64.ws2812_rgb_byte[4] |      dc |
|  21 |    \golx64.ws2812_rgb_byte[5] |      dc |
|  22 |    \golx64.ws2812_rgb_byte[6] |      dc |
|  23 |    \golx64.ws2812_rgb_byte[7] |      dc |
|  24 | \golx64.ws2812_ram_addr_wr[0] |       0 |
|  25 | \golx64.ws2812_ram_addr_wr[1] |       1 |
|  26 | \golx64.ws2812_ram_addr_wr[2] |       0 |
|  27 | \golx64.ws2812_ram_addr_wr[3] |       0 |
|  28 | \golx64.ws2812_ram_addr_wr[4] |       0 |
|  29 | \golx64.ws2812_ram_addr_wr[5] |       1 |
|  30 | \golx64.ws2812_ram_addr_wr[6] |       0 |
|  31 | \golx64.ws2812_ram_addr_wr[7] |       0 |
|  32 |          \golx64.rgb_color[0] |      dc |
|  33 |          \golx64.rgb_color[1] |      dc |
|  34 |     \golx64.life_out_18_11[0] |      dc |
|  35 |     \golx64.life_out_18_11[1] |      dc |
|  36 |     \golx64.life_out_18_11[2] |      dc |
|  37 |     \golx64.life_out_18_11[3] |      dc |
|  38 |     \golx64.life_out_18_11[4] |      dc |
|  39 |     \golx64.life_out_18_11[5] |      dc |
|  40 |     \golx64.life_out_18_11[6] |      dc |
|  41 |     \golx64.life_out_18_11[7] |      dc |
|  42 |     \golx64.life_out_28_21[0] |      dc |
|  43 |     \golx64.life_out_28_21[1] |      dc |
|  44 |     \golx64.life_out_28_21[2] |      dc |
|  45 |     \golx64.life_out_28_21[3] |      dc |
|  46 |     \golx64.life_out_28_21[4] |      dc |
|  47 |     \golx64.life_out_28_21[5] |      dc |
|  48 |     \golx64.life_out_28_21[6] |      dc |
|  49 |     \golx64.life_out_28_21[7] |      dc |
|  50 |     \golx64.life_out_38_31[0] |      dc |
|  51 |     \golx64.life_out_38_31[1] |      dc |
|  52 |     \golx64.life_out_38_31[2] |      dc |
|  53 |     \golx64.life_out_38_31[3] |      dc |
|  54 |     \golx64.life_out_38_31[4] |      dc |
|  55 |     \golx64.life_out_38_31[5] |      dc |
|  56 |     \golx64.life_out_38_31[6] |      dc |
|  57 |     \golx64.life_out_38_31[7] |      dc |
|  58 |     \golx64.life_out_48_41[0] |      dc |
|  59 |     \golx64.life_out_48_41[1] |      dc |
|  60 |     \golx64.life_out_48_41[2] |      dc |
|  61 |     \golx64.life_out_48_41[3] |      dc |
|  62 |     \golx64.life_out_48_41[4] |      dc |
|  63 |     \golx64.life_out_48_41[5] |      dc |
|  64 |     \golx64.life_out_48_41[6] |      dc |
|  65 |     \golx64.life_out_48_41[7] |      dc |
|  66 |     \golx64.life_out_58_51[0] |      dc |
|  67 |     \golx64.life_out_58_51[1] |      dc |
|  68 |     \golx64.life_out_58_51[2] |      dc |
|  69 |     \golx64.life_out_58_51[3] |      dc |
|  70 |     \golx64.life_out_58_51[4] |      dc |
|  71 |     \golx64.life_out_58_51[5] |      dc |
|  72 |     \golx64.life_out_58_51[6] |      dc |
|  73 |     \golx64.life_out_58_51[7] |      dc |
|  74 |     \golx64.life_out_68_61[0] |      dc |
|  75 |     \golx64.life_out_68_61[1] |      dc |
|  76 |     \golx64.life_out_68_61[2] |      dc |
|  77 |     \golx64.life_out_68_61[3] |      dc |
|  78 |     \golx64.life_out_68_61[4] |      dc |
|  79 |     \golx64.life_out_68_61[5] |      dc |
|  80 |     \golx64.life_out_68_61[6] |      dc |
|  81 |     \golx64.life_out_68_61[7] |      dc |
|  82 |     \golx64.life_out_78_71[0] |      dc |
|  83 |     \golx64.life_out_78_71[1] |      dc |
|  84 |     \golx64.life_out_78_71[2] |      dc |
|  85 |     \golx64.life_out_78_71[3] |      dc |
|  86 |     \golx64.life_out_78_71[4] |      dc |
|  87 |     \golx64.life_out_78_71[5] |      dc |
|  88 |     \golx64.life_out_78_71[6] |      dc |
|  89 |     \golx64.life_out_78_71[7] |      dc |
|  90 |     \golx64.life_out_88_81[0] |      dc |
|  91 |     \golx64.life_out_88_81[1] |      dc |
|  92 |     \golx64.life_out_88_81[2] |      dc |
|  93 |     \golx64.life_out_88_81[3] |      dc |
|  94 |     \golx64.life_out_88_81[4] |      dc |
|  95 |     \golx64.life_out_88_81[5] |      dc |
|  96 |     \golx64.life_out_88_81[6] |      dc |
|  97 |     \golx64.life_out_88_81[7] |      dc |
|  98 |          \golx64.gol_next_gen |      dc |
|  99 |              \golx64.gol_init |      dc |
| 100 |                    ws2812_out |      dc |
+-----+-------------------------------+---------+

####### current ILA runtime configuration ######
#                                              #
# Number of sequences: 4                       #
#                                              #
#  Sequences Number: 1                         #
#     trigger activation: pattern              #
#                                              #
#  Sequences Number: 2                         #
#     trigger activation: rising edge          #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
#  Sequences Number: 3                         #
#     trigger activation: falling edge         #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
#  Sequences Number: 4                         #
#     trigger activation: falling edge         #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
################################################



0 -- exit
1 -- change Trigger
2 -- start capture
3 -- reset ILA (resets the config of the ILA)
4 -- reset DUT (hold the DUT in reset until the capture starts)
5 -- change input control value

Enter your choice: 4

------------------ All Signals ------------------
+-----+-------------------------------+---------+
|   # |                          Name | Pattern |
+-----+-------------------------------+---------+
|   0 |          \ram_to_bit.raddr[0] |      dc |
|   1 |          \ram_to_bit.raddr[1] |      dc |
|   2 |          \ram_to_bit.raddr[2] |      dc |
|   3 |          \ram_to_bit.raddr[3] |      dc |
|   4 |          \ram_to_bit.raddr[4] |      dc |
|   5 |          \ram_to_bit.raddr[5] |      dc |
|   6 |          \ram_to_bit.raddr[6] |      dc |
|   7 |          \ram_to_bit.raddr[7] |      dc |
|   8 |       \ram_to_bit.dataread[0] |      dc |
|   9 |       \ram_to_bit.dataread[1] |      dc |
|  10 |       \ram_to_bit.dataread[2] |      dc |
|  11 |       \ram_to_bit.dataread[3] |      dc |
|  12 |       \ram_to_bit.dataread[4] |      dc |
|  13 |       \ram_to_bit.dataread[5] |      dc |
|  14 |       \ram_to_bit.dataread[6] |      dc |
|  15 |       \ram_to_bit.dataread[7] |      dc |
|  16 |    \golx64.ws2812_rgb_byte[0] |      dc |
|  17 |    \golx64.ws2812_rgb_byte[1] |      dc |
|  18 |    \golx64.ws2812_rgb_byte[2] |      dc |
|  19 |    \golx64.ws2812_rgb_byte[3] |      dc |
|  20 |    \golx64.ws2812_rgb_byte[4] |      dc |
|  21 |    \golx64.ws2812_rgb_byte[5] |      dc |
|  22 |    \golx64.ws2812_rgb_byte[6] |      dc |
|  23 |    \golx64.ws2812_rgb_byte[7] |      dc |
|  24 | \golx64.ws2812_ram_addr_wr[0] |       0 |
|  25 | \golx64.ws2812_ram_addr_wr[1] |       1 |
|  26 | \golx64.ws2812_ram_addr_wr[2] |       0 |
|  27 | \golx64.ws2812_ram_addr_wr[3] |       0 |
|  28 | \golx64.ws2812_ram_addr_wr[4] |       0 |
|  29 | \golx64.ws2812_ram_addr_wr[5] |       1 |
|  30 | \golx64.ws2812_ram_addr_wr[6] |       0 |
|  31 | \golx64.ws2812_ram_addr_wr[7] |       0 |
|  32 |          \golx64.rgb_color[0] |      dc |
|  33 |          \golx64.rgb_color[1] |      dc |
|  34 |     \golx64.life_out_18_11[0] |      dc |
|  35 |     \golx64.life_out_18_11[1] |      dc |
|  36 |     \golx64.life_out_18_11[2] |      dc |
|  37 |     \golx64.life_out_18_11[3] |      dc |
|  38 |     \golx64.life_out_18_11[4] |      dc |
|  39 |     \golx64.life_out_18_11[5] |      dc |
|  40 |     \golx64.life_out_18_11[6] |      dc |
|  41 |     \golx64.life_out_18_11[7] |      dc |
|  42 |     \golx64.life_out_28_21[0] |      dc |
|  43 |     \golx64.life_out_28_21[1] |      dc |
|  44 |     \golx64.life_out_28_21[2] |      dc |
|  45 |     \golx64.life_out_28_21[3] |      dc |
|  46 |     \golx64.life_out_28_21[4] |      dc |
|  47 |     \golx64.life_out_28_21[5] |      dc |
|  48 |     \golx64.life_out_28_21[6] |      dc |
|  49 |     \golx64.life_out_28_21[7] |      dc |
|  50 |     \golx64.life_out_38_31[0] |      dc |
|  51 |     \golx64.life_out_38_31[1] |      dc |
|  52 |     \golx64.life_out_38_31[2] |      dc |
|  53 |     \golx64.life_out_38_31[3] |      dc |
|  54 |     \golx64.life_out_38_31[4] |      dc |
|  55 |     \golx64.life_out_38_31[5] |      dc |
|  56 |     \golx64.life_out_38_31[6] |      dc |
|  57 |     \golx64.life_out_38_31[7] |      dc |
|  58 |     \golx64.life_out_48_41[0] |      dc |
|  59 |     \golx64.life_out_48_41[1] |      dc |
|  60 |     \golx64.life_out_48_41[2] |      dc |
|  61 |     \golx64.life_out_48_41[3] |      dc |
|  62 |     \golx64.life_out_48_41[4] |      dc |
|  63 |     \golx64.life_out_48_41[5] |      dc |
|  64 |     \golx64.life_out_48_41[6] |      dc |
|  65 |     \golx64.life_out_48_41[7] |      dc |
|  66 |     \golx64.life_out_58_51[0] |      dc |
|  67 |     \golx64.life_out_58_51[1] |      dc |
|  68 |     \golx64.life_out_58_51[2] |      dc |
|  69 |     \golx64.life_out_58_51[3] |      dc |
|  70 |     \golx64.life_out_58_51[4] |      dc |
|  71 |     \golx64.life_out_58_51[5] |      dc |
|  72 |     \golx64.life_out_58_51[6] |      dc |
|  73 |     \golx64.life_out_58_51[7] |      dc |
|  74 |     \golx64.life_out_68_61[0] |      dc |
|  75 |     \golx64.life_out_68_61[1] |      dc |
|  76 |     \golx64.life_out_68_61[2] |      dc |
|  77 |     \golx64.life_out_68_61[3] |      dc |
|  78 |     \golx64.life_out_68_61[4] |      dc |
|  79 |     \golx64.life_out_68_61[5] |      dc |
|  80 |     \golx64.life_out_68_61[6] |      dc |
|  81 |     \golx64.life_out_68_61[7] |      dc |
|  82 |     \golx64.life_out_78_71[0] |      dc |
|  83 |     \golx64.life_out_78_71[1] |      dc |
|  84 |     \golx64.life_out_78_71[2] |      dc |
|  85 |     \golx64.life_out_78_71[3] |      dc |
|  86 |     \golx64.life_out_78_71[4] |      dc |
|  87 |     \golx64.life_out_78_71[5] |      dc |
|  88 |     \golx64.life_out_78_71[6] |      dc |
|  89 |     \golx64.life_out_78_71[7] |      dc |
|  90 |     \golx64.life_out_88_81[0] |      dc |
|  91 |     \golx64.life_out_88_81[1] |      dc |
|  92 |     \golx64.life_out_88_81[2] |      dc |
|  93 |     \golx64.life_out_88_81[3] |      dc |
|  94 |     \golx64.life_out_88_81[4] |      dc |
|  95 |     \golx64.life_out_88_81[5] |      dc |
|  96 |     \golx64.life_out_88_81[6] |      dc |
|  97 |     \golx64.life_out_88_81[7] |      dc |
|  98 |          \golx64.gol_next_gen |      dc |
|  99 |              \golx64.gol_init |      dc |
| 100 |                    ws2812_out |      dc |
+-----+-------------------------------+---------+

####### current ILA runtime configuration ######
#                                              #
# Number of sequences: 4                       #
#                                              #
#  Sequences Number: 1                         #
#     trigger activation: pattern              #
#                                              #
#  Sequences Number: 2                         #
#     trigger activation: rising edge          #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
#  Sequences Number: 3                         #
#     trigger activation: falling edge         #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
#  Sequences Number: 4                         #
#     trigger activation: falling edge         #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
################################################



0 -- exit
1 -- change Trigger
2 -- start capture
3 -- reset ILA (resets the config of the ILA)
4 -- reset DUT (hold the DUT in reset until the capture starts)
5 -- change input control value

Enter your choice: 2

################# start Capture #################
#                                               #
# Waiting for device. Press Enter to interrupt. #
#                                               #
#################################################


################### Duration between captures ###################
#                                                               #
# Duration between start and first trigger: 0.001116 s          #
# Duration until the next triggering of the trigger: 0.003273 s #
# Duration until the next triggering of the trigger: 0.001199 s #
# Duration until the next triggering of the trigger: 0.001359 s #
#                                                               #
#################################################################


################## create vcd file #################
#                                                  #
# vcd_files/ila_ws2812_gol_25-09-26_09-28-31_0.vcd #
#                                                  #
####################################################


################## create vcd file #################
#                                                  #
# vcd_files/ila_ws2812_gol_25-09-26_09-28-31_1.vcd #
#                                                  #
####################################################


################## create vcd file #################
#                                                  #
# vcd_files/ila_ws2812_gol_25-09-26_09-28-31_2.vcd #
#                                                  #
####################################################


################## create vcd file #################
#                                                  #
# vcd_files/ila_ws2812_gol_25-09-26_09-28-31_3.vcd #
#                                                  #
####################################################


Press Enter to continue


------------------ All Signals ------------------
+-----+-------------------------------+---------+
|   # |                          Name | Pattern |
+-----+-------------------------------+---------+
|   0 |          \ram_to_bit.raddr[0] |      dc |
|   1 |          \ram_to_bit.raddr[1] |      dc |
|   2 |          \ram_to_bit.raddr[2] |      dc |
|   3 |          \ram_to_bit.raddr[3] |      dc |
|   4 |          \ram_to_bit.raddr[4] |      dc |
|   5 |          \ram_to_bit.raddr[5] |      dc |
|   6 |          \ram_to_bit.raddr[6] |      dc |
|   7 |          \ram_to_bit.raddr[7] |      dc |
|   8 |       \ram_to_bit.dataread[0] |      dc |
|   9 |       \ram_to_bit.dataread[1] |      dc |
|  10 |       \ram_to_bit.dataread[2] |      dc |
|  11 |       \ram_to_bit.dataread[3] |      dc |
|  12 |       \ram_to_bit.dataread[4] |      dc |
|  13 |       \ram_to_bit.dataread[5] |      dc |
|  14 |       \ram_to_bit.dataread[6] |      dc |
|  15 |       \ram_to_bit.dataread[7] |      dc |
|  16 |    \golx64.ws2812_rgb_byte[0] |      dc |
|  17 |    \golx64.ws2812_rgb_byte[1] |      dc |
|  18 |    \golx64.ws2812_rgb_byte[2] |      dc |
|  19 |    \golx64.ws2812_rgb_byte[3] |      dc |
|  20 |    \golx64.ws2812_rgb_byte[4] |      dc |
|  21 |    \golx64.ws2812_rgb_byte[5] |      dc |
|  22 |    \golx64.ws2812_rgb_byte[6] |      dc |
|  23 |    \golx64.ws2812_rgb_byte[7] |      dc |
|  24 | \golx64.ws2812_ram_addr_wr[0] |       0 |
|  25 | \golx64.ws2812_ram_addr_wr[1] |       1 |
|  26 | \golx64.ws2812_ram_addr_wr[2] |       0 |
|  27 | \golx64.ws2812_ram_addr_wr[3] |       0 |
|  28 | \golx64.ws2812_ram_addr_wr[4] |       0 |
|  29 | \golx64.ws2812_ram_addr_wr[5] |       1 |
|  30 | \golx64.ws2812_ram_addr_wr[6] |       0 |
|  31 | \golx64.ws2812_ram_addr_wr[7] |       0 |
|  32 |          \golx64.rgb_color[0] |      dc |
|  33 |          \golx64.rgb_color[1] |      dc |
|  34 |     \golx64.life_out_18_11[0] |      dc |
|  35 |     \golx64.life_out_18_11[1] |      dc |
|  36 |     \golx64.life_out_18_11[2] |      dc |
|  37 |     \golx64.life_out_18_11[3] |      dc |
|  38 |     \golx64.life_out_18_11[4] |      dc |
|  39 |     \golx64.life_out_18_11[5] |      dc |
|  40 |     \golx64.life_out_18_11[6] |      dc |
|  41 |     \golx64.life_out_18_11[7] |      dc |
|  42 |     \golx64.life_out_28_21[0] |      dc |
|  43 |     \golx64.life_out_28_21[1] |      dc |
|  44 |     \golx64.life_out_28_21[2] |      dc |
|  45 |     \golx64.life_out_28_21[3] |      dc |
|  46 |     \golx64.life_out_28_21[4] |      dc |
|  47 |     \golx64.life_out_28_21[5] |      dc |
|  48 |     \golx64.life_out_28_21[6] |      dc |
|  49 |     \golx64.life_out_28_21[7] |      dc |
|  50 |     \golx64.life_out_38_31[0] |      dc |
|  51 |     \golx64.life_out_38_31[1] |      dc |
|  52 |     \golx64.life_out_38_31[2] |      dc |
|  53 |     \golx64.life_out_38_31[3] |      dc |
|  54 |     \golx64.life_out_38_31[4] |      dc |
|  55 |     \golx64.life_out_38_31[5] |      dc |
|  56 |     \golx64.life_out_38_31[6] |      dc |
|  57 |     \golx64.life_out_38_31[7] |      dc |
|  58 |     \golx64.life_out_48_41[0] |      dc |
|  59 |     \golx64.life_out_48_41[1] |      dc |
|  60 |     \golx64.life_out_48_41[2] |      dc |
|  61 |     \golx64.life_out_48_41[3] |      dc |
|  62 |     \golx64.life_out_48_41[4] |      dc |
|  63 |     \golx64.life_out_48_41[5] |      dc |
|  64 |     \golx64.life_out_48_41[6] |      dc |
|  65 |     \golx64.life_out_48_41[7] |      dc |
|  66 |     \golx64.life_out_58_51[0] |      dc |
|  67 |     \golx64.life_out_58_51[1] |      dc |
|  68 |     \golx64.life_out_58_51[2] |      dc |
|  69 |     \golx64.life_out_58_51[3] |      dc |
|  70 |     \golx64.life_out_58_51[4] |      dc |
|  71 |     \golx64.life_out_58_51[5] |      dc |
|  72 |     \golx64.life_out_58_51[6] |      dc |
|  73 |     \golx64.life_out_58_51[7] |      dc |
|  74 |     \golx64.life_out_68_61[0] |      dc |
|  75 |     \golx64.life_out_68_61[1] |      dc |
|  76 |     \golx64.life_out_68_61[2] |      dc |
|  77 |     \golx64.life_out_68_61[3] |      dc |
|  78 |     \golx64.life_out_68_61[4] |      dc |
|  79 |     \golx64.life_out_68_61[5] |      dc |
|  80 |     \golx64.life_out_68_61[6] |      dc |
|  81 |     \golx64.life_out_68_61[7] |      dc |
|  82 |     \golx64.life_out_78_71[0] |      dc |
|  83 |     \golx64.life_out_78_71[1] |      dc |
|  84 |     \golx64.life_out_78_71[2] |      dc |
|  85 |     \golx64.life_out_78_71[3] |      dc |
|  86 |     \golx64.life_out_78_71[4] |      dc |
|  87 |     \golx64.life_out_78_71[5] |      dc |
|  88 |     \golx64.life_out_78_71[6] |      dc |
|  89 |     \golx64.life_out_78_71[7] |      dc |
|  90 |     \golx64.life_out_88_81[0] |      dc |
|  91 |     \golx64.life_out_88_81[1] |      dc |
|  92 |     \golx64.life_out_88_81[2] |      dc |
|  93 |     \golx64.life_out_88_81[3] |      dc |
|  94 |     \golx64.life_out_88_81[4] |      dc |
|  95 |     \golx64.life_out_88_81[5] |      dc |
|  96 |     \golx64.life_out_88_81[6] |      dc |
|  97 |     \golx64.life_out_88_81[7] |      dc |
|  98 |          \golx64.gol_next_gen |      dc |
|  99 |              \golx64.gol_init |      dc |
| 100 |                    ws2812_out |      dc |
+-----+-------------------------------+---------+

####### current ILA runtime configuration ######
#                                              #
# Number of sequences: 4                       #
#                                              #
#  Sequences Number: 1                         #
#     trigger activation: pattern              #
#                                              #
#  Sequences Number: 2                         #
#     trigger activation: rising edge          #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
#  Sequences Number: 3                         #
#     trigger activation: falling edge         #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
#  Sequences Number: 4                         #
#     trigger activation: falling edge         #
#     trigger signal:     \golx64.gol_next_gen #
#                                              #
################################################



0 -- exit
1 -- change Trigger
2 -- start capture
3 -- reset ILA (resets the config of the ILA)
4 -- reset DUT (hold the DUT in reset until the capture starts)
5 -- change input control value

Enter your choice: 
