INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab2/project_1/project_1.srcs/sources_1/imports/hdl/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab2/project_1/project_1.srcs/sources_1/imports/hdl/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab2/project_1/project_1.srcs/sources_1/imports/hdl/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab2/project_1/project_1.srcs/sources_1/imports/hdl/router.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'demux' [D:/CVLSI/lab2/project_1/project_1.srcs/sources_1/imports/hdl/demux.v:1]
INFO: [VRFC 10-311] analyzing module fifo
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fifo' [D:/CVLSI/lab2/project_1/project_1.srcs/sources_1/imports/hdl/fifo.v:1]
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [D:/CVLSI/lab2/project_1/project_1.srcs/sources_1/imports/hdl/memory.v:1]
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab2/project_1/project_1.srcs/sim_1/imports/lab2/env/svbt_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab2/project_1/project_1.srcs/sim_1/imports/lab2/env/top.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'reset_intf' [D:/CVLSI/lab2/project_1/project_1.srcs/sim_1/imports/lab2/env/svbt_interface.sv:2]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'input_intf' [D:/CVLSI/lab2/project_1/project_1.srcs/sim_1/imports/lab2/env/svbt_interface.sv:20]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'output_intf' [D:/CVLSI/lab2/project_1/project_1.srcs/sim_1/imports/lab2/env/svbt_interface.sv:46]
ERROR: [VRFC 10-3195] cannot open include file 'svbt_test_basic_addr_0.sv' [D:/CVLSI/lab2/project_1/project_1.srcs/sim_1/imports/lab2/env/top.sv:3]
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-8530] module 'top' is ignored due to previous errors [D:/CVLSI/lab2/project_1/project_1.srcs/sim_1/imports/lab2/env/top.sv:6]
