Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1_standard/part1_standard_test_isim_beh.exe -prj C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1_standard/part1_standard_test_beh.prj work.part1_standard_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1_standard/part1_standard.vhd" into library work
Parsing VHDL file "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1_standard/part1_standard_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity part1_standard [part1_standard_default]
Compiling architecture behavior of entity part1_standard_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1_standard/part1_standard_test_isim_beh.exe
Fuse Memory Usage: 29496 KB
Fuse CPU Usage: 343 ms
