
raspbian-preinstalled/file:     file format elf32-littlearm


Disassembly of section .init:

00010b28 <.init>:
   10b28:	push	{r3, lr}
   10b2c:	bl	11afc <abort@plt+0xdbc>
   10b30:	pop	{r3, pc}

Disassembly of section .plt:

00010b34 <strstr@plt-0x14>:
   10b34:	push	{lr}		; (str lr, [sp, #-4]!)
   10b38:	ldr	lr, [pc, #4]	; 10b44 <strstr@plt-0x4>
   10b3c:	add	lr, pc, lr
   10b40:	ldr	pc, [lr, #8]!
   10b44:	andeq	r3, r1, r0, lsl #8

00010b48 <strstr@plt>:
   10b48:	add	ip, pc, #0, 12
   10b4c:	add	ip, ip, #77824	; 0x13000
   10b50:	ldr	pc, [ip, #1024]!	; 0x400

00010b54 <magic_list@plt>:
   10b54:	add	ip, pc, #0, 12
   10b58:	add	ip, ip, #77824	; 0x13000
   10b5c:	ldr	pc, [ip, #1016]!	; 0x3f8

00010b60 <__getdelim@plt>:
   10b60:	add	ip, pc, #0, 12
   10b64:	add	ip, ip, #77824	; 0x13000
   10b68:	ldr	pc, [ip, #1008]!	; 0x3f0

00010b6c <strcmp@plt>:
   10b6c:	add	ip, pc, #0, 12
   10b70:	add	ip, ip, #77824	; 0x13000
   10b74:	ldr	pc, [ip, #1000]!	; 0x3e8

00010b78 <strtol@plt>:
   10b78:	add	ip, pc, #0, 12
   10b7c:	add	ip, ip, #77824	; 0x13000
   10b80:	ldr	pc, [ip, #992]!	; 0x3e0

00010b84 <magic_compile@plt>:
   10b84:	add	ip, pc, #0, 12
   10b88:	add	ip, ip, #77824	; 0x13000
   10b8c:	ldr	pc, [ip, #984]!	; 0x3d8

00010b90 <fflush@plt>:
   10b90:	add	ip, pc, #0, 12
   10b94:	add	ip, ip, #77824	; 0x13000
   10b98:	ldr	pc, [ip, #976]!	; 0x3d0

00010b9c <magic_load@plt>:
   10b9c:	add	ip, pc, #0, 12
   10ba0:	add	ip, ip, #77824	; 0x13000
   10ba4:	ldr	pc, [ip, #968]!	; 0x3c8

00010ba8 <wcwidth@plt>:
   10ba8:	add	ip, pc, #0, 12
   10bac:	add	ip, ip, #77824	; 0x13000
   10bb0:	ldr	pc, [ip, #960]!	; 0x3c0

00010bb4 <free@plt>:
   10bb4:	add	ip, pc, #0, 12
   10bb8:	add	ip, ip, #77824	; 0x13000
   10bbc:	ldr	pc, [ip, #952]!	; 0x3b8

00010bc0 <magic_setparam@plt>:
   10bc0:	add	ip, pc, #0, 12
   10bc4:	add	ip, ip, #77824	; 0x13000
   10bc8:	ldr	pc, [ip, #944]!	; 0x3b0

00010bcc <magic_file@plt>:
   10bcc:	add	ip, pc, #0, 12
   10bd0:	add	ip, ip, #77824	; 0x13000
   10bd4:	ldr	pc, [ip, #936]!	; 0x3a8

00010bd8 <__stack_chk_fail@plt>:
   10bd8:	add	ip, pc, #0, 12
   10bdc:	add	ip, ip, #77824	; 0x13000
   10be0:	ldr	pc, [ip, #928]!	; 0x3a0

00010be4 <rewind@plt>:
   10be4:	add	ip, pc, #0, 12
   10be8:	add	ip, ip, #77824	; 0x13000
   10bec:	ldr	pc, [ip, #920]!	; 0x398

00010bf0 <fwrite@plt>:
   10bf0:	add	ip, pc, #0, 12
   10bf4:	add	ip, ip, #77824	; 0x13000
   10bf8:	ldr	pc, [ip, #912]!	; 0x390

00010bfc <magic_error@plt>:
   10bfc:	add	ip, pc, #0, 12
   10c00:	add	ip, ip, #77824	; 0x13000
   10c04:	ldr	pc, [ip, #904]!	; 0x388

00010c08 <mbrtowc@plt>:
   10c08:	add	ip, pc, #0, 12
   10c0c:	add	ip, ip, #77824	; 0x13000
   10c10:	ldr	pc, [ip, #896]!	; 0x380

00010c14 <getenv@plt>:
   10c14:	add	ip, pc, #0, 12
   10c18:	add	ip, ip, #77824	; 0x13000
   10c1c:	ldr	pc, [ip, #888]!	; 0x378

00010c20 <__libc_start_main@plt>:
   10c20:	add	ip, pc, #0, 12
   10c24:	add	ip, ip, #77824	; 0x13000
   10c28:	ldr	pc, [ip, #880]!	; 0x370

00010c2c <strerror@plt>:
   10c2c:	add	ip, pc, #0, 12
   10c30:	add	ip, ip, #77824	; 0x13000
   10c34:	ldr	pc, [ip, #872]!	; 0x368

00010c38 <__vfprintf_chk@plt>:
   10c38:	add	ip, pc, #0, 12
   10c3c:	add	ip, ip, #77824	; 0x13000
   10c40:	ldr	pc, [ip, #864]!	; 0x360

00010c44 <__gmon_start__@plt>:
   10c44:	add	ip, pc, #0, 12
   10c48:	add	ip, ip, #77824	; 0x13000
   10c4c:	ldr	pc, [ip, #856]!	; 0x358

00010c50 <magic_version@plt>:
   10c50:	add	ip, pc, #0, 12
   10c54:	add	ip, ip, #77824	; 0x13000
   10c58:	ldr	pc, [ip, #848]!	; 0x350

00010c5c <getopt_long@plt>:
   10c5c:	add	ip, pc, #0, 12
   10c60:	add	ip, ip, #77824	; 0x13000
   10c64:	ldr	pc, [ip, #840]!	; 0x348

00010c68 <exit@plt>:
   10c68:	add	ip, pc, #0, 12
   10c6c:	add	ip, ip, #77824	; 0x13000
   10c70:	ldr	pc, [ip, #832]!	; 0x340

00010c74 <magic_check@plt>:
   10c74:	add	ip, pc, #0, 12
   10c78:	add	ip, ip, #77824	; 0x13000
   10c7c:	ldr	pc, [ip, #824]!	; 0x338

00010c80 <strlen@plt>:
   10c80:	add	ip, pc, #0, 12
   10c84:	add	ip, ip, #77824	; 0x13000
   10c88:	ldr	pc, [ip, #816]!	; 0x330

00010c8c <strchr@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #77824	; 0x13000
   10c94:	ldr	pc, [ip, #808]!	; 0x328

00010c98 <__errno_location@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #77824	; 0x13000
   10ca0:	ldr	pc, [ip, #800]!	; 0x320

00010ca4 <__printf_chk@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #77824	; 0x13000
   10cac:	ldr	pc, [ip, #792]!	; 0x318

00010cb0 <magic_close@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #77824	; 0x13000
   10cb8:	ldr	pc, [ip, #784]!	; 0x310

00010cbc <__fprintf_chk@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #77824	; 0x13000
   10cc4:	ldr	pc, [ip, #776]!	; 0x308

00010cc8 <magic_getpath@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #77824	; 0x13000
   10cd0:	ldr	pc, [ip, #768]!	; 0x300

00010cd4 <fclose@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #77824	; 0x13000
   10cdc:	ldr	pc, [ip, #760]!	; 0x2f8

00010ce0 <magic_open@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #77824	; 0x13000
   10ce8:	ldr	pc, [ip, #752]!	; 0x2f0

00010cec <setlocale@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #77824	; 0x13000
   10cf4:	ldr	pc, [ip, #744]!	; 0x2e8

00010cf8 <strrchr@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #77824	; 0x13000
   10d00:	ldr	pc, [ip, #736]!	; 0x2e0

00010d04 <fputc@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #77824	; 0x13000
   10d0c:	ldr	pc, [ip, #728]!	; 0x2d8

00010d10 <putc@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #77824	; 0x13000
   10d18:	ldr	pc, [ip, #720]!	; 0x2d0

00010d1c <fopen64@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #77824	; 0x13000
   10d24:	ldr	pc, [ip, #712]!	; 0x2c8

00010d28 <fputs@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #77824	; 0x13000
   10d30:	ldr	pc, [ip, #704]!	; 0x2c0

00010d34 <strncmp@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #77824	; 0x13000
   10d3c:	ldr	pc, [ip, #696]!	; 0x2b8

00010d40 <abort@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #77824	; 0x13000
   10d48:	ldr	pc, [ip, #688]!	; 0x2b0

Disassembly of section .text:

00010d4c <.text>:
   10d4c:	ldr	r3, [pc, #3108]	; 11978 <abort@plt+0xc38>
   10d50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d54:	mov	r4, r1
   10d58:	sub	sp, sp, #68	; 0x44
   10d5c:	ldr	r3, [r3]
   10d60:	ldr	r1, [pc, #3092]	; 1197c <abort@plt+0xc3c>
   10d64:	mov	r9, r0
   10d68:	mov	r0, #0
   10d6c:	str	r3, [sp, #60]	; 0x3c
   10d70:	bl	10cec <setlocale@plt>
   10d74:	ldr	r5, [r4]
   10d78:	mov	r1, #47	; 0x2f
   10d7c:	mov	r0, r5
   10d80:	bl	10cf8 <strrchr@plt>
   10d84:	ldr	fp, [pc, #3060]	; 11980 <abort@plt+0xc40>
   10d88:	ldr	r8, [pc, #3060]	; 11984 <abort@plt+0xc44>
   10d8c:	cmp	r0, #0
   10d90:	addne	r5, r0, #1
   10d94:	ldr	r0, [pc, #3052]	; 11988 <abort@plt+0xc48>
   10d98:	str	r5, [fp, #4]
   10d9c:	bl	10c14 <getenv@plt>
   10da0:	mov	r3, #0
   10da4:	str	r3, [sp, #28]
   10da8:	str	r3, [sp, #8]
   10dac:	str	r3, [sp, #20]
   10db0:	str	r3, [sp, #32]
   10db4:	str	r3, [sp, #36]	; 0x24
   10db8:	str	r3, [sp, #24]
   10dbc:	cmp	r0, r3
   10dc0:	movne	sl, #2
   10dc4:	moveq	sl, #0
   10dc8:	movne	r3, #1
   10dcc:	str	r3, [fp]
   10dd0:	add	r3, sp, #48	; 0x30
   10dd4:	str	r3, [sp]
   10dd8:	mov	r2, r8
   10ddc:	ldr	r3, [pc, #2984]	; 1198c <abort@plt+0xc4c>
   10de0:	mov	r1, r4
   10de4:	mov	r0, r9
   10de8:	bl	10c5c <getopt_long@plt>
   10dec:	cmn	r0, #1
   10df0:	beq	11334 <abort@plt+0x5f4>
   10df4:	sub	r0, r0, #1
   10df8:	cmp	r0, #121	; 0x79
   10dfc:	ldrls	pc, [pc, r0, lsl #2]
   10e00:	b	111b4 <abort@plt+0x474>
   10e04:	andeq	r1, r1, ip, ror #10
   10e08:			; <UNDEFINED> instruction: 0x000112bc
   10e0c:			; <UNDEFINED> instruction: 0x000112b4
   10e10:	andeq	r1, r1, ip, lsr #5
   10e14:	andeq	r1, r1, r4, lsr #5
   10e18:			; <UNDEFINED> instruction: 0x000111b4
   10e1c:			; <UNDEFINED> instruction: 0x000111b4
   10e20:			; <UNDEFINED> instruction: 0x000111b4
   10e24:			; <UNDEFINED> instruction: 0x000111b4
   10e28:			; <UNDEFINED> instruction: 0x000111b4
   10e2c:			; <UNDEFINED> instruction: 0x000111b4
   10e30:			; <UNDEFINED> instruction: 0x000111b4
   10e34:			; <UNDEFINED> instruction: 0x000111b4
   10e38:			; <UNDEFINED> instruction: 0x000111b4
   10e3c:			; <UNDEFINED> instruction: 0x000111b4
   10e40:			; <UNDEFINED> instruction: 0x000111b4
   10e44:			; <UNDEFINED> instruction: 0x000111b4
   10e48:			; <UNDEFINED> instruction: 0x000111b4
   10e4c:			; <UNDEFINED> instruction: 0x000111b4
   10e50:			; <UNDEFINED> instruction: 0x000111b4
   10e54:			; <UNDEFINED> instruction: 0x000111b4
   10e58:			; <UNDEFINED> instruction: 0x000111b4
   10e5c:			; <UNDEFINED> instruction: 0x000111b4
   10e60:			; <UNDEFINED> instruction: 0x000111b4
   10e64:			; <UNDEFINED> instruction: 0x000111b4
   10e68:			; <UNDEFINED> instruction: 0x000111b4
   10e6c:			; <UNDEFINED> instruction: 0x000111b4
   10e70:			; <UNDEFINED> instruction: 0x000111b4
   10e74:			; <UNDEFINED> instruction: 0x000111b4
   10e78:			; <UNDEFINED> instruction: 0x000111b4
   10e7c:			; <UNDEFINED> instruction: 0x000111b4
   10e80:			; <UNDEFINED> instruction: 0x000111b4
   10e84:			; <UNDEFINED> instruction: 0x000111b4
   10e88:			; <UNDEFINED> instruction: 0x000111b4
   10e8c:			; <UNDEFINED> instruction: 0x000111b4
   10e90:			; <UNDEFINED> instruction: 0x000111b4
   10e94:			; <UNDEFINED> instruction: 0x000111b4
   10e98:			; <UNDEFINED> instruction: 0x000111b4
   10e9c:			; <UNDEFINED> instruction: 0x000111b4
   10ea0:			; <UNDEFINED> instruction: 0x000111b4
   10ea4:			; <UNDEFINED> instruction: 0x000111b4
   10ea8:			; <UNDEFINED> instruction: 0x000111b4
   10eac:			; <UNDEFINED> instruction: 0x000111b4
   10eb0:			; <UNDEFINED> instruction: 0x000111b4
   10eb4:			; <UNDEFINED> instruction: 0x000111b4
   10eb8:			; <UNDEFINED> instruction: 0x000111b4
   10ebc:			; <UNDEFINED> instruction: 0x000111b4
   10ec0:	muleq	r1, r4, r2
   10ec4:			; <UNDEFINED> instruction: 0x000111b4
   10ec8:			; <UNDEFINED> instruction: 0x000111b4
   10ecc:			; <UNDEFINED> instruction: 0x000111b4
   10ed0:			; <UNDEFINED> instruction: 0x000111b4
   10ed4:			; <UNDEFINED> instruction: 0x000111b4
   10ed8:			; <UNDEFINED> instruction: 0x000111b4
   10edc:			; <UNDEFINED> instruction: 0x000111b4
   10ee0:			; <UNDEFINED> instruction: 0x000111b4
   10ee4:			; <UNDEFINED> instruction: 0x000111b4
   10ee8:			; <UNDEFINED> instruction: 0x000111b4
   10eec:			; <UNDEFINED> instruction: 0x000111b4
   10ef0:			; <UNDEFINED> instruction: 0x000111b4
   10ef4:			; <UNDEFINED> instruction: 0x000111b4
   10ef8:			; <UNDEFINED> instruction: 0x000111b4
   10efc:			; <UNDEFINED> instruction: 0x000111b4
   10f00:			; <UNDEFINED> instruction: 0x000111b4
   10f04:			; <UNDEFINED> instruction: 0x000111b4
   10f08:			; <UNDEFINED> instruction: 0x000111b4
   10f0c:	andeq	r1, r1, r8, lsl #5
   10f10:			; <UNDEFINED> instruction: 0x000111b4
   10f14:	andeq	r1, r1, r0, lsl #5
   10f18:	andeq	r1, r1, ip, ror #4
   10f1c:			; <UNDEFINED> instruction: 0x000111b4
   10f20:			; <UNDEFINED> instruction: 0x000111b4
   10f24:			; <UNDEFINED> instruction: 0x000111b4
   10f28:			; <UNDEFINED> instruction: 0x000111b4
   10f2c:			; <UNDEFINED> instruction: 0x000111b4
   10f30:	andeq	r1, r1, r4, ror #4
   10f34:			; <UNDEFINED> instruction: 0x000111b4
   10f38:	andeq	r1, r1, r4, asr r2
   10f3c:			; <UNDEFINED> instruction: 0x000111b4
   10f40:	andeq	r1, r1, r8, ror #3
   10f44:			; <UNDEFINED> instruction: 0x000111b4
   10f48:			; <UNDEFINED> instruction: 0x000111b4
   10f4c:			; <UNDEFINED> instruction: 0x000111b4
   10f50:			; <UNDEFINED> instruction: 0x000111b4
   10f54:			; <UNDEFINED> instruction: 0x000111b4
   10f58:			; <UNDEFINED> instruction: 0x000111b4
   10f5c:			; <UNDEFINED> instruction: 0x000111b4
   10f60:			; <UNDEFINED> instruction: 0x000111b4
   10f64:			; <UNDEFINED> instruction: 0x000111b4
   10f68:	andeq	r0, r1, ip, ror #31
   10f6c:			; <UNDEFINED> instruction: 0x000111b4
   10f70:			; <UNDEFINED> instruction: 0x000111b4
   10f74:			; <UNDEFINED> instruction: 0x000111b4
   10f78:			; <UNDEFINED> instruction: 0x000111b4
   10f7c:			; <UNDEFINED> instruction: 0x000111b4
   10f80:			; <UNDEFINED> instruction: 0x000111b4
   10f84:			; <UNDEFINED> instruction: 0x000111b4
   10f88:	ldrdeq	r1, [r1], -r8
   10f8c:	andeq	r1, r1, ip, asr #3
   10f90:	andeq	r1, r1, r4, asr #3
   10f94:	andeq	r1, r1, r4, lsl #3
   10f98:	strheq	r1, [r1], -ip
   10f9c:			; <UNDEFINED> instruction: 0x000111b4
   10fa0:	strheq	r1, [r1], -r4
   10fa4:	andeq	r1, r1, ip, lsr #1
   10fa8:			; <UNDEFINED> instruction: 0x000111b4
   10fac:	andeq	r1, r1, r4
   10fb0:	strdeq	r0, [r1], -r8
   10fb4:	andeq	r1, r1, ip, lsl r0
   10fb8:	andeq	r1, r1, ip
   10fbc:			; <UNDEFINED> instruction: 0x000111b4
   10fc0:	andeq	r1, r1, r4, lsr #1
   10fc4:			; <UNDEFINED> instruction: 0x000111b4
   10fc8:	muleq	r1, ip, r0
   10fcc:	muleq	r1, r4, r0
   10fd0:			; <UNDEFINED> instruction: 0x000111b4
   10fd4:			; <UNDEFINED> instruction: 0x000111b4
   10fd8:	andeq	r1, r1, ip, lsr #32
   10fdc:			; <UNDEFINED> instruction: 0x000111b4
   10fe0:			; <UNDEFINED> instruction: 0x000111b4
   10fe4:			; <UNDEFINED> instruction: 0x000111b4
   10fe8:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10fec:	orr	sl, sl, #33554432	; 0x2000000
   10ff0:	orr	sl, sl, #4
   10ff4:	b	10dd0 <abort@plt+0x90>
   10ff8:	mov	r3, #3
   10ffc:	str	r3, [sp, #24]
   11000:	b	10dd0 <abort@plt+0x90>
   11004:	orr	sl, sl, #32
   11008:	b	10dd0 <abort@plt+0x90>
   1100c:	ldr	r3, [fp, #20]
   11010:	add	r3, r3, #1
   11014:	str	r3, [fp, #20]
   11018:	b	10dd0 <abort@plt+0x90>
   1101c:	ldr	r3, [pc, #2412]	; 11990 <abort@plt+0xc50>
   11020:	ldr	r3, [r3]
   11024:	str	r3, [sp, #28]
   11028:	b	10dd0 <abort@plt+0x90>
   1102c:	ldr	r3, [sp, #28]
   11030:	cmp	r3, #0
   11034:	beq	114b4 <abort@plt+0x774>
   11038:	ldr	r4, [pc, #2388]	; 11994 <abort@plt+0xc54>
   1103c:	ldr	r2, [pc, #2388]	; 11998 <abort@plt+0xc58>
   11040:	ldr	r3, [fp, #4]
   11044:	ldr	r0, [r4]
   11048:	mov	r1, #1
   1104c:	str	r2, [sp]
   11050:	ldr	r2, [pc, #2372]	; 1199c <abort@plt+0xc5c>
   11054:	bl	10cbc <__fprintf_chk@plt>
   11058:	ldr	r3, [sp, #28]
   1105c:	ldr	r0, [r4]
   11060:	ldr	r2, [pc, #2360]	; 119a0 <abort@plt+0xc60>
   11064:	mov	r1, #1
   11068:	bl	10cbc <__fprintf_chk@plt>
   1106c:	mov	r3, #0
   11070:	str	r3, [sp, #20]
   11074:	ldr	r3, [pc, #2300]	; 11978 <abort@plt+0xc38>
   11078:	ldr	r2, [sp, #60]	; 0x3c
   1107c:	ldr	r0, [sp, #20]
   11080:	ldr	r3, [r3]
   11084:	cmp	r2, r3
   11088:	bne	11974 <abort@plt+0xc34>
   1108c:	add	sp, sp, #68	; 0x44
   11090:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11094:	orr	sl, sl, #8
   11098:	b	10dd0 <abort@plt+0x90>
   1109c:	orr	sl, sl, #256	; 0x100
   110a0:	b	10dd0 <abort@plt+0x90>
   110a4:	orr	sl, sl, #128	; 0x80
   110a8:	b	10dd0 <abort@plt+0x90>
   110ac:	orr	sl, sl, #1040	; 0x410
   110b0:	b	10dd0 <abort@plt+0x90>
   110b4:	bic	sl, sl, #2
   110b8:	b	10dd0 <abort@plt+0x90>
   110bc:	ldr	r3, [sp, #24]
   110c0:	cmp	r3, #0
   110c4:	bne	1192c <abort@plt+0xbec>
   110c8:	ldr	r3, [sp, #8]
   110cc:	cmp	r3, #0
   110d0:	beq	11490 <abort@plt+0x750>
   110d4:	ldr	r0, [sp, #8]
   110d8:	bl	120a4 <abort@plt+0x1364>
   110dc:	ldr	r3, [pc, #2220]	; 11990 <abort@plt+0xc50>
   110e0:	mov	r5, #0
   110e4:	ldr	r0, [pc, #2232]	; 119a4 <abort@plt+0xc64>
   110e8:	ldr	r6, [r3]
   110ec:	str	r5, [sp, #52]	; 0x34
   110f0:	mov	r1, r6
   110f4:	str	r5, [sp, #56]	; 0x38
   110f8:	bl	10b6c <strcmp@plt>
   110fc:	cmp	r0, r5
   11100:	bne	11400 <abort@plt+0x6c0>
   11104:	ldr	r3, [pc, #2204]	; 119a8 <abort@plt+0xc68>
   11108:	mov	r5, #1
   1110c:	add	r2, sp, #56	; 0x38
   11110:	ldr	r7, [r3]
   11114:	add	r3, sp, #52	; 0x34
   11118:	str	r2, [sp, #16]
   1111c:	str	r3, [sp, #12]
   11120:	mov	r6, #0
   11124:	mov	r3, r7
   11128:	mov	r2, #10
   1112c:	ldrd	r0, [sp, #12]
   11130:	bl	10b60 <__getdelim@plt>
   11134:	cmp	r0, #0
   11138:	ble	112f8 <abort@plt+0x5b8>
   1113c:	ldr	r1, [sp, #52]	; 0x34
   11140:	sub	r0, r0, #1
   11144:	mov	r2, r5
   11148:	ldrb	r3, [r1, r0]
   1114c:	cmp	r3, #10
   11150:	moveq	r3, #0
   11154:	strbeq	r3, [r1, r0]
   11158:	ldr	r0, [sp, #8]
   1115c:	ldreq	r1, [sp, #52]	; 0x34
   11160:	bl	11e94 <abort@plt+0x1154>
   11164:	ldr	r3, [fp, #20]
   11168:	cmp	r3, #0
   1116c:	orr	r6, r6, r0
   11170:	beq	11124 <abort@plt+0x3e4>
   11174:	ldr	r3, [pc, #2072]	; 11994 <abort@plt+0xc54>
   11178:	ldr	r0, [r3]
   1117c:	bl	10b90 <fflush@plt>
   11180:	b	11124 <abort@plt+0x3e4>
   11184:	ldr	r3, [pc, #2052]	; 11990 <abort@plt+0xc50>
   11188:	ldr	r6, [pc, #2076]	; 119ac <abort@plt+0xc6c>
   1118c:	mov	r5, #0
   11190:	ldr	r7, [r3]
   11194:	mov	r1, r7
   11198:	ldr	r0, [r6, r5, lsl #3]
   1119c:	bl	10b6c <strcmp@plt>
   111a0:	cmp	r0, #0
   111a4:	beq	11324 <abort@plt+0x5e4>
   111a8:	add	r5, r5, #1
   111ac:	cmp	r5, #11
   111b0:	bne	11194 <abort@plt+0x454>
   111b4:	ldr	r3, [sp, #32]
   111b8:	add	r3, r3, #1
   111bc:	str	r3, [sp, #32]
   111c0:	b	10dd0 <abort@plt+0x90>
   111c4:	orr	sl, sl, #65	; 0x41
   111c8:	b	10dd0 <abort@plt+0x90>
   111cc:	mov	r3, #1
   111d0:	str	r3, [sp, #24]
   111d4:	b	10dd0 <abort@plt+0x90>
   111d8:	ldr	r3, [fp, #12]
   111dc:	add	r3, r3, #1
   111e0:	str	r3, [fp, #12]
   111e4:	b	10dd0 <abort@plt+0x90>
   111e8:	ldr	r3, [pc, #1952]	; 11990 <abort@plt+0xc50>
   111ec:	mov	r1, #61	; 0x3d
   111f0:	ldr	r5, [r3]
   111f4:	mov	r0, r5
   111f8:	bl	10c8c <strchr@plt>
   111fc:	subs	r6, r0, #0
   11200:	beq	11244 <abort@plt+0x504>
   11204:	sub	r3, r6, r5
   11208:	mov	r7, #0
   1120c:	str	r3, [sp, #12]
   11210:	mov	r3, r4
   11214:	mov	r4, r7
   11218:	mov	r7, r3
   1121c:	ldr	r3, [pc, #1932]	; 119b0 <abort@plt+0xc70>
   11220:	ldr	r2, [sp, #12]
   11224:	mov	r0, r5
   11228:	ldr	r1, [r3, r4, lsl #4]
   1122c:	bl	10d34 <strncmp@plt>
   11230:	cmp	r0, #0
   11234:	beq	112c4 <abort@plt+0x584>
   11238:	add	r4, r4, #1
   1123c:	cmp	r4, #7
   11240:	bne	1121c <abort@plt+0x4dc>
   11244:	mov	r2, r5
   11248:	ldr	r1, [pc, #1892]	; 119b4 <abort@plt+0xc74>
   1124c:	mov	r0, #1
   11250:	bl	12110 <abort@plt+0x13d0>
   11254:	ldr	r3, [fp, #16]
   11258:	add	r3, r3, #1
   1125c:	str	r3, [fp, #16]
   11260:	b	10dd0 <abort@plt+0x90>
   11264:	orr	sl, sl, #2
   11268:	b	10dd0 <abort@plt+0x90>
   1126c:	ldr	r3, [pc, #1820]	; 11990 <abort@plt+0xc50>
   11270:	ldr	r2, [pc, #1856]	; 119b8 <abort@plt+0xc78>
   11274:	ldr	r3, [r3]
   11278:	str	r3, [r2]
   1127c:	b	10dd0 <abort@plt+0x90>
   11280:	orr	sl, sl, #512	; 0x200
   11284:	b	10dd0 <abort@plt+0x90>
   11288:	mov	r3, #2
   1128c:	str	r3, [sp, #24]
   11290:	b	10dd0 <abort@plt+0x90>
   11294:	ldr	r3, [fp, #8]
   11298:	add	r3, r3, #1
   1129c:	str	r3, [fp, #8]
   112a0:	b	10dd0 <abort@plt+0x90>
   112a4:	orr	sl, sl, #1024	; 0x400
   112a8:	b	10dd0 <abort@plt+0x90>
   112ac:	orr	sl, sl, #16
   112b0:	b	10dd0 <abort@plt+0x90>
   112b4:	orr	sl, sl, #16777216	; 0x1000000
   112b8:	b	10dd0 <abort@plt+0x90>
   112bc:	orr	sl, sl, #2048	; 0x800
   112c0:	b	10dd0 <abort@plt+0x90>
   112c4:	mov	r3, r7
   112c8:	mov	r1, r0
   112cc:	mov	r2, #10
   112d0:	add	r0, r6, #1
   112d4:	mov	r7, r4
   112d8:	mov	r4, r3
   112dc:	bl	10b78 <strtol@plt>
   112e0:	ldr	r3, [pc, #1744]	; 119b8 <abort@plt+0xc78>
   112e4:	mov	r2, #1
   112e8:	add	r3, r3, r7, lsl #4
   112ec:	str	r2, [r3, #16]
   112f0:	str	r0, [r3, #12]
   112f4:	b	10dd0 <abort@plt+0x90>
   112f8:	ldr	r0, [sp, #52]	; 0x34
   112fc:	bl	10bb4 <free@plt>
   11300:	mov	r0, r7
   11304:	bl	10cd4 <fclose@plt>
   11308:	ldr	r3, [sp, #20]
   1130c:	orr	r3, r3, r6
   11310:	str	r3, [sp, #20]
   11314:	ldr	r3, [sp, #36]	; 0x24
   11318:	add	r3, r3, #1
   1131c:	str	r3, [sp, #36]	; 0x24
   11320:	b	10dd0 <abort@plt+0x90>
   11324:	add	r5, r6, r5, lsl #3
   11328:	ldr	r3, [r5, #4]
   1132c:	orr	sl, sl, r3
   11330:	b	10dd0 <abort@plt+0x90>
   11334:	ldr	r3, [sp, #32]
   11338:	cmp	r3, #0
   1133c:	bne	1192c <abort@plt+0xbec>
   11340:	ldr	r3, [sp, #20]
   11344:	cmp	r3, #0
   11348:	bne	11074 <abort@plt+0x334>
   1134c:	bl	10c50 <magic_version@plt>
   11350:	ldr	r5, [pc, #1636]	; 119bc <abort@plt+0xc7c>
   11354:	cmp	r0, r5
   11358:	beq	11370 <abort@plt+0x630>
   1135c:	bl	10c50 <magic_version@plt>
   11360:	mov	r1, r5
   11364:	mov	r2, r0
   11368:	ldr	r0, [pc, #1616]	; 119c0 <abort@plt+0xc80>
   1136c:	bl	122c4 <abort@plt+0x1584>
   11370:	ldr	r3, [sp, #24]
   11374:	sub	r3, r3, #1
   11378:	cmp	r3, #2
   1137c:	bls	11504 <abort@plt+0x7c4>
   11380:	ldr	r3, [sp, #8]
   11384:	cmp	r3, #0
   11388:	beq	11930 <abort@plt+0xbf0>
   1138c:	ldr	r6, [pc, #1584]	; 119c4 <abort@plt+0xc84>
   11390:	ldr	r0, [sp, #8]
   11394:	bl	120a4 <abort@plt+0x1364>
   11398:	ldr	r5, [r6]
   1139c:	cmp	r5, r9
   113a0:	movne	r7, #0
   113a4:	bne	113c0 <abort@plt+0x680>
   113a8:	b	11920 <abort@plt+0xbe0>
   113ac:	ldr	r0, [r4, r5, lsl #2]
   113b0:	bl	11de0 <abort@plt+0x10a0>
   113b4:	add	r5, r5, #1
   113b8:	cmp	r7, r0
   113bc:	movcc	r7, r0
   113c0:	cmp	r9, r5
   113c4:	bhi	113ac <abort@plt+0x66c>
   113c8:	ldr	r3, [fp, #12]
   113cc:	cmp	r3, #2
   113d0:	ldrne	r8, [sp, #8]
   113d4:	ldrne	r5, [sp, #20]
   113d8:	bne	114e8 <abort@plt+0x7a8>
   113dc:	ldr	r2, [r6]
   113e0:	sub	r3, r9, #1
   113e4:	cmp	r3, r2
   113e8:	movgt	r3, #0
   113ec:	movle	r3, #1
   113f0:	str	r3, [fp, #12]
   113f4:	ldr	r8, [sp, #8]
   113f8:	ldr	r5, [sp, #20]
   113fc:	b	114e8 <abort@plt+0x7a8>
   11400:	ldr	r1, [pc, #1472]	; 119c8 <abort@plt+0xc88>
   11404:	mov	r0, r6
   11408:	bl	10d1c <fopen64@plt>
   1140c:	subs	r7, r0, #0
   11410:	beq	1194c <abort@plt+0xc0c>
   11414:	add	r3, sp, #56	; 0x38
   11418:	add	r2, sp, #52	; 0x34
   1141c:	str	sl, [sp, #40]	; 0x28
   11420:	str	r9, [sp, #44]	; 0x2c
   11424:	mov	r6, r5
   11428:	str	r3, [sp, #16]
   1142c:	str	r2, [sp, #12]
   11430:	mov	r9, r2
   11434:	mov	sl, r3
   11438:	b	11460 <abort@plt+0x720>
   1143c:	ldr	r0, [sp, #52]	; 0x34
   11440:	sub	r3, r3, #1
   11444:	ldrb	r2, [r0, r3]
   11448:	cmp	r2, #10
   1144c:	strbeq	r6, [r0, r3]
   11450:	ldreq	r0, [sp, #52]	; 0x34
   11454:	bl	11de0 <abort@plt+0x10a0>
   11458:	cmp	r5, r0
   1145c:	movlt	r5, r0
   11460:	mov	r3, r7
   11464:	mov	r2, #10
   11468:	mov	r1, sl
   1146c:	mov	r0, r9
   11470:	bl	10b60 <__getdelim@plt>
   11474:	subs	r3, r0, #0
   11478:	bgt	1143c <abort@plt+0x6fc>
   1147c:	mov	r0, r7
   11480:	ldr	sl, [sp, #40]	; 0x28
   11484:	ldr	r9, [sp, #44]	; 0x2c
   11488:	bl	10be4 <rewind@plt>
   1148c:	b	11120 <abort@plt+0x3e0>
   11490:	mov	r1, sl
   11494:	ldr	r0, [sp, #28]
   11498:	bl	12248 <abort@plt+0x1508>
   1149c:	subs	r3, r0, #0
   114a0:	str	r3, [sp, #8]
   114a4:	bne	110d4 <abort@plt+0x394>
   114a8:	mov	r3, #1
   114ac:	str	r3, [sp, #20]
   114b0:	b	11074 <abort@plt+0x334>
   114b4:	ldr	r1, [sp, #24]
   114b8:	mov	r0, r3
   114bc:	bl	10cc8 <magic_getpath@plt>
   114c0:	str	r0, [sp, #28]
   114c4:	b	11038 <abort@plt+0x2f8>
   114c8:	ldr	r1, [r4, r3, lsl #2]
   114cc:	mov	r2, r7
   114d0:	mov	r0, r8
   114d4:	bl	11e94 <abort@plt+0x1154>
   114d8:	ldr	r3, [r6]
   114dc:	add	r3, r3, #1
   114e0:	str	r3, [r6]
   114e4:	orr	r5, r5, r0
   114e8:	ldr	r3, [r6]
   114ec:	cmp	r3, r9
   114f0:	blt	114c8 <abort@plt+0x788>
   114f4:	str	r5, [sp, #20]
   114f8:	ldr	r0, [sp, #8]
   114fc:	bl	10cb0 <magic_close@plt>
   11500:	b	11074 <abort@plt+0x334>
   11504:	orr	r0, sl, #64	; 0x40
   11508:	bl	10ce0 <magic_open@plt>
   1150c:	subs	r3, r0, #0
   11510:	str	r3, [sp, #8]
   11514:	beq	11960 <abort@plt+0xc20>
   11518:	ldr	r3, [sp, #24]
   1151c:	ldr	r1, [sp, #28]
   11520:	cmp	r3, #2
   11524:	beq	11564 <abort@plt+0x824>
   11528:	cmp	r3, #3
   1152c:	bne	1155c <abort@plt+0x81c>
   11530:	bl	10b54 <magic_list@plt>
   11534:	cmn	r0, #1
   11538:	bne	114f8 <abort@plt+0x7b8>
   1153c:	ldr	r0, [sp, #8]
   11540:	bl	10bfc <magic_error@plt>
   11544:	mov	r1, r0
   11548:	ldr	r0, [pc, #1148]	; 119cc <abort@plt+0xc8c>
   1154c:	bl	122c4 <abort@plt+0x1584>
   11550:	mov	r3, #1
   11554:	str	r3, [sp, #20]
   11558:	b	114f8 <abort@plt+0x7b8>
   1155c:	bl	10c74 <magic_check@plt>
   11560:	b	11534 <abort@plt+0x7f4>
   11564:	bl	10b84 <magic_compile@plt>
   11568:	b	11534 <abort@plt+0x7f4>
   1156c:	ldr	r4, [pc, #1056]	; 11994 <abort@plt+0xc54>
   11570:	mov	r2, #60	; 0x3c
   11574:	mov	r1, #1
   11578:	ldr	r3, [r4]
   1157c:	ldr	r0, [pc, #1100]	; 119d0 <abort@plt+0xc90>
   11580:	bl	10bf0 <fwrite@plt>
   11584:	ldr	r3, [r4]
   11588:	mov	r2, #12
   1158c:	mov	r1, #1
   11590:	ldr	r0, [pc, #1084]	; 119d4 <abort@plt+0xc94>
   11594:	bl	10bf0 <fwrite@plt>
   11598:	mov	r1, #0
   1159c:	ldr	r0, [pc, #1076]	; 119d8 <abort@plt+0xc98>
   115a0:	bl	11bb0 <abort@plt+0xe70>
   115a4:	mov	r3, #118	; 0x76
   115a8:	ldr	r2, [pc, #1068]	; 119dc <abort@plt+0xc9c>
   115ac:	mov	r1, #1
   115b0:	ldr	r0, [r4]
   115b4:	bl	10cbc <__fprintf_chk@plt>
   115b8:	mov	r1, #0
   115bc:	ldr	r0, [pc, #1052]	; 119e0 <abort@plt+0xca0>
   115c0:	bl	11bb0 <abort@plt+0xe70>
   115c4:	mov	r3, #109	; 0x6d
   115c8:	ldr	r2, [pc, #1044]	; 119e4 <abort@plt+0xca4>
   115cc:	mov	r1, #1
   115d0:	ldr	r0, [r4]
   115d4:	bl	10cbc <__fprintf_chk@plt>
   115d8:	mov	r1, #0
   115dc:	ldr	r0, [pc, #1028]	; 119e8 <abort@plt+0xca8>
   115e0:	bl	11bb0 <abort@plt+0xe70>
   115e4:	mov	r3, #122	; 0x7a
   115e8:	ldr	r2, [pc, #1020]	; 119ec <abort@plt+0xcac>
   115ec:	mov	r1, #1
   115f0:	ldr	r0, [r4]
   115f4:	bl	10cbc <__fprintf_chk@plt>
   115f8:	mov	r1, #0
   115fc:	ldr	r0, [pc, #1004]	; 119f0 <abort@plt+0xcb0>
   11600:	bl	11bb0 <abort@plt+0xe70>
   11604:	mov	r3, #90	; 0x5a
   11608:	ldr	r2, [pc, #996]	; 119f4 <abort@plt+0xcb4>
   1160c:	mov	r1, #1
   11610:	ldr	r0, [r4]
   11614:	bl	10cbc <__fprintf_chk@plt>
   11618:	mov	r1, #0
   1161c:	ldr	r0, [pc, #980]	; 119f8 <abort@plt+0xcb8>
   11620:	bl	11bb0 <abort@plt+0xe70>
   11624:	mov	r3, #98	; 0x62
   11628:	ldr	r2, [pc, #972]	; 119fc <abort@plt+0xcbc>
   1162c:	mov	r1, #1
   11630:	ldr	r0, [r4]
   11634:	bl	10cbc <__fprintf_chk@plt>
   11638:	mov	r1, #0
   1163c:	ldr	r0, [pc, #956]	; 11a00 <abort@plt+0xcc0>
   11640:	bl	11bb0 <abort@plt+0xe70>
   11644:	mov	r3, #99	; 0x63
   11648:	ldr	r2, [pc, #948]	; 11a04 <abort@plt+0xcc4>
   1164c:	mov	r1, #1
   11650:	ldr	r0, [r4]
   11654:	bl	10cbc <__fprintf_chk@plt>
   11658:	mov	r1, #0
   1165c:	ldr	r0, [pc, #932]	; 11a08 <abort@plt+0xcc8>
   11660:	bl	11bb0 <abort@plt+0xe70>
   11664:	mov	r3, #101	; 0x65
   11668:	ldr	r2, [pc, #924]	; 11a0c <abort@plt+0xccc>
   1166c:	mov	r1, #1
   11670:	ldr	r0, [r4]
   11674:	bl	10cbc <__fprintf_chk@plt>
   11678:	mov	r1, #0
   1167c:	ldr	r0, [pc, #908]	; 11a10 <abort@plt+0xcd0>
   11680:	bl	11bb0 <abort@plt+0xe70>
   11684:	mov	r3, #102	; 0x66
   11688:	ldr	r2, [pc, #900]	; 11a14 <abort@plt+0xcd4>
   1168c:	mov	r1, #1
   11690:	ldr	r0, [r4]
   11694:	bl	10cbc <__fprintf_chk@plt>
   11698:	mov	r1, #0
   1169c:	ldr	r0, [pc, #884]	; 11a18 <abort@plt+0xcd8>
   116a0:	bl	11bb0 <abort@plt+0xe70>
   116a4:	mov	r3, #70	; 0x46
   116a8:	ldr	r2, [pc, #876]	; 11a1c <abort@plt+0xcdc>
   116ac:	mov	r1, #1
   116b0:	ldr	r0, [r4]
   116b4:	bl	10cbc <__fprintf_chk@plt>
   116b8:	mov	r1, #0
   116bc:	ldr	r0, [pc, #860]	; 11a20 <abort@plt+0xce0>
   116c0:	bl	11bb0 <abort@plt+0xe70>
   116c4:	mov	r3, #105	; 0x69
   116c8:	ldr	r2, [pc, #852]	; 11a24 <abort@plt+0xce4>
   116cc:	mov	r1, #1
   116d0:	ldr	r0, [r4]
   116d4:	bl	10cbc <__fprintf_chk@plt>
   116d8:	mov	r1, #0
   116dc:	ldr	r0, [pc, #836]	; 11a28 <abort@plt+0xce8>
   116e0:	bl	11bb0 <abort@plt+0xe70>
   116e4:	ldr	r3, [r4]
   116e8:	mov	r2, #13
   116ec:	mov	r1, #1
   116f0:	ldr	r0, [pc, #820]	; 11a2c <abort@plt+0xcec>
   116f4:	bl	10bf0 <fwrite@plt>
   116f8:	mov	r1, #0
   116fc:	ldr	r0, [pc, #812]	; 11a30 <abort@plt+0xcf0>
   11700:	bl	11bb0 <abort@plt+0xe70>
   11704:	ldr	r3, [r4]
   11708:	mov	r2, #17
   1170c:	mov	r1, #1
   11710:	ldr	r0, [pc, #796]	; 11a34 <abort@plt+0xcf4>
   11714:	bl	10bf0 <fwrite@plt>
   11718:	mov	r1, #0
   1171c:	ldr	r0, [pc, #788]	; 11a38 <abort@plt+0xcf8>
   11720:	bl	11bb0 <abort@plt+0xe70>
   11724:	ldr	r3, [r4]
   11728:	mov	r2, #17
   1172c:	mov	r1, #1
   11730:	ldr	r0, [pc, #772]	; 11a3c <abort@plt+0xcfc>
   11734:	bl	10bf0 <fwrite@plt>
   11738:	mov	r1, #0
   1173c:	ldr	r0, [pc, #764]	; 11a40 <abort@plt+0xd00>
   11740:	bl	11bb0 <abort@plt+0xe70>
   11744:	ldr	r3, [r4]
   11748:	mov	r2, #21
   1174c:	mov	r1, #1
   11750:	ldr	r0, [pc, #748]	; 11a44 <abort@plt+0xd04>
   11754:	bl	10bf0 <fwrite@plt>
   11758:	mov	r1, #0
   1175c:	ldr	r0, [pc, #740]	; 11a48 <abort@plt+0xd08>
   11760:	bl	11bb0 <abort@plt+0xe70>
   11764:	mov	r3, #107	; 0x6b
   11768:	ldr	r2, [pc, #732]	; 11a4c <abort@plt+0xd0c>
   1176c:	mov	r1, #1
   11770:	ldr	r0, [r4]
   11774:	bl	10cbc <__fprintf_chk@plt>
   11778:	mov	r1, #0
   1177c:	ldr	r0, [pc, #716]	; 11a50 <abort@plt+0xd10>
   11780:	bl	11bb0 <abort@plt+0xe70>
   11784:	mov	r3, #108	; 0x6c
   11788:	ldr	r2, [pc, #708]	; 11a54 <abort@plt+0xd14>
   1178c:	mov	r1, #1
   11790:	ldr	r0, [r4]
   11794:	bl	10cbc <__fprintf_chk@plt>
   11798:	mov	r1, #0
   1179c:	ldr	r0, [pc, #692]	; 11a58 <abort@plt+0xd18>
   117a0:	bl	11bb0 <abort@plt+0xe70>
   117a4:	mov	r3, #76	; 0x4c
   117a8:	ldr	r2, [pc, #684]	; 11a5c <abort@plt+0xd1c>
   117ac:	mov	r1, #1
   117b0:	ldr	r0, [r4]
   117b4:	bl	10cbc <__fprintf_chk@plt>
   117b8:	mov	r1, #1
   117bc:	ldr	r0, [pc, #668]	; 11a60 <abort@plt+0xd20>
   117c0:	bl	11bb0 <abort@plt+0xe70>
   117c4:	mov	r3, #104	; 0x68
   117c8:	ldr	r2, [pc, #660]	; 11a64 <abort@plt+0xd24>
   117cc:	mov	r1, #1
   117d0:	ldr	r0, [r4]
   117d4:	bl	10cbc <__fprintf_chk@plt>
   117d8:	mov	r1, #2
   117dc:	ldr	r0, [pc, #644]	; 11a68 <abort@plt+0xd28>
   117e0:	bl	11bb0 <abort@plt+0xe70>
   117e4:	mov	r3, #110	; 0x6e
   117e8:	ldr	r2, [pc, #636]	; 11a6c <abort@plt+0xd2c>
   117ec:	mov	r1, #1
   117f0:	ldr	r0, [r4]
   117f4:	bl	10cbc <__fprintf_chk@plt>
   117f8:	mov	r1, #0
   117fc:	ldr	r0, [pc, #620]	; 11a70 <abort@plt+0xd30>
   11800:	bl	11bb0 <abort@plt+0xe70>
   11804:	mov	r3, #78	; 0x4e
   11808:	ldr	r2, [pc, #612]	; 11a74 <abort@plt+0xd34>
   1180c:	mov	r1, #1
   11810:	ldr	r0, [r4]
   11814:	bl	10cbc <__fprintf_chk@plt>
   11818:	mov	r1, #0
   1181c:	ldr	r0, [pc, #596]	; 11a78 <abort@plt+0xd38>
   11820:	bl	11bb0 <abort@plt+0xe70>
   11824:	mov	r3, #48	; 0x30
   11828:	ldr	r2, [pc, #588]	; 11a7c <abort@plt+0xd3c>
   1182c:	mov	r1, #1
   11830:	ldr	r0, [r4]
   11834:	bl	10cbc <__fprintf_chk@plt>
   11838:	mov	r1, #0
   1183c:	ldr	r0, [pc, #572]	; 11a80 <abort@plt+0xd40>
   11840:	bl	11bb0 <abort@plt+0xe70>
   11844:	mov	r3, #112	; 0x70
   11848:	ldr	r2, [pc, #564]	; 11a84 <abort@plt+0xd44>
   1184c:	mov	r1, #1
   11850:	ldr	r0, [r4]
   11854:	bl	10cbc <__fprintf_chk@plt>
   11858:	mov	r1, #0
   1185c:	ldr	r0, [pc, #548]	; 11a88 <abort@plt+0xd48>
   11860:	bl	11bb0 <abort@plt+0xe70>
   11864:	mov	r3, #80	; 0x50
   11868:	ldr	r2, [pc, #540]	; 11a8c <abort@plt+0xd4c>
   1186c:	mov	r1, #1
   11870:	ldr	r0, [r4]
   11874:	bl	10cbc <__fprintf_chk@plt>
   11878:	mov	r1, #0
   1187c:	ldr	r0, [pc, #524]	; 11a90 <abort@plt+0xd50>
   11880:	bl	11bb0 <abort@plt+0xe70>
   11884:	mov	r3, #114	; 0x72
   11888:	ldr	r2, [pc, #516]	; 11a94 <abort@plt+0xd54>
   1188c:	mov	r1, #1
   11890:	ldr	r0, [r4]
   11894:	bl	10cbc <__fprintf_chk@plt>
   11898:	mov	r1, #0
   1189c:	ldr	r0, [pc, #500]	; 11a98 <abort@plt+0xd58>
   118a0:	bl	11bb0 <abort@plt+0xe70>
   118a4:	mov	r3, #115	; 0x73
   118a8:	ldr	r2, [pc, #492]	; 11a9c <abort@plt+0xd5c>
   118ac:	mov	r1, #1
   118b0:	ldr	r0, [r4]
   118b4:	bl	10cbc <__fprintf_chk@plt>
   118b8:	mov	r1, #0
   118bc:	ldr	r0, [pc, #476]	; 11aa0 <abort@plt+0xd60>
   118c0:	bl	11bb0 <abort@plt+0xe70>
   118c4:	mov	r3, #67	; 0x43
   118c8:	ldr	r2, [pc, #468]	; 11aa4 <abort@plt+0xd64>
   118cc:	mov	r1, #1
   118d0:	ldr	r0, [r4]
   118d4:	bl	10cbc <__fprintf_chk@plt>
   118d8:	mov	r1, #0
   118dc:	ldr	r0, [pc, #452]	; 11aa8 <abort@plt+0xd68>
   118e0:	bl	11bb0 <abort@plt+0xe70>
   118e4:	mov	r3, #100	; 0x64
   118e8:	ldr	r2, [pc, #444]	; 11aac <abort@plt+0xd6c>
   118ec:	mov	r1, #1
   118f0:	ldr	r0, [r4]
   118f4:	bl	10cbc <__fprintf_chk@plt>
   118f8:	mov	r1, #0
   118fc:	ldr	r0, [pc, #428]	; 11ab0 <abort@plt+0xd70>
   11900:	bl	11bb0 <abort@plt+0xe70>
   11904:	ldr	r3, [r4]
   11908:	mov	r2, #41	; 0x29
   1190c:	mov	r1, #1
   11910:	ldr	r0, [pc, #412]	; 11ab4 <abort@plt+0xd74>
   11914:	bl	10bf0 <fwrite@plt>
   11918:	mov	r0, #0
   1191c:	bl	10c68 <exit@plt>
   11920:	ldr	r3, [sp, #36]	; 0x24
   11924:	cmp	r3, #0
   11928:	bne	114f8 <abort@plt+0x7b8>
   1192c:	bl	11da0 <abort@plt+0x1060>
   11930:	mov	r1, sl
   11934:	ldr	r0, [sp, #28]
   11938:	bl	12248 <abort@plt+0x1508>
   1193c:	subs	r3, r0, #0
   11940:	str	r3, [sp, #8]
   11944:	bne	1138c <abort@plt+0x64c>
   11948:	b	114a8 <abort@plt+0x768>
   1194c:	mov	r1, r6
   11950:	ldr	r0, [pc, #352]	; 11ab8 <abort@plt+0xd78>
   11954:	bl	1218c <abort@plt+0x144c>
   11958:	mov	r6, #1
   1195c:	b	11308 <abort@plt+0x5c8>
   11960:	ldr	r0, [pc, #340]	; 11abc <abort@plt+0xd7c>
   11964:	bl	1218c <abort@plt+0x144c>
   11968:	mov	r3, #1
   1196c:	str	r3, [sp, #20]
   11970:	b	11074 <abort@plt+0x334>
   11974:	bl	10bd8 <__stack_chk_fail@plt>
   11978:	andeq	r3, r2, r0, lsr lr
   1197c:	andeq	r2, r1, r0, lsr r8
   11980:	andeq	r4, r2, r0, lsr #1
   11984:	andeq	r3, r1, ip, asr #6
   11988:	andeq	r2, r1, r4, ror #15
   1198c:	andeq	r2, r1, r0, lsr r4
   11990:	muleq	r2, r8, r0
   11994:	muleq	r2, r4, r0
   11998:	andeq	r3, r1, r0, lsr r3
   1199c:	andeq	r3, r1, r8, lsr #6
   119a0:	andeq	r3, r1, r8, lsr r3
   119a4:	andeq	r2, r1, ip, lsl #15
   119a8:	muleq	r2, r0, r0
   119ac:	ldrdeq	r2, [r1], -r8
   119b0:	andeq	r4, r2, ip
   119b4:	andeq	r3, r1, r4, lsl r3
   119b8:	andeq	r4, r2, r8
   119bc:	andeq	r0, r0, r7, lsl r2
   119c0:	andeq	r3, r1, ip, ror #6
   119c4:	andeq	r4, r2, r0, lsl #1
   119c8:	strdeq	r3, [r1], -r4
   119cc:	muleq	r1, r0, r7
   119d0:	strdeq	r2, [r1], -r4
   119d4:	andeq	r2, r1, r4, lsr r8
   119d8:	andeq	r2, r1, r4, asr #16
   119dc:	andeq	r2, r1, r4, ror r8
   119e0:	andeq	r2, r1, r8, lsl #17
   119e4:			; <UNDEFINED> instruction: 0x000128bc
   119e8:	ldrdeq	r2, [r1], -r0
   119ec:	andeq	r2, r1, r4, lsr r9
   119f0:	andeq	r2, r1, r8, asr #18
   119f4:	andeq	r2, r1, r8, ror r9
   119f8:	muleq	r1, r8, r9
   119fc:	andeq	r2, r1, r8, asr #19
   11a00:	ldrdeq	r2, [r1], -r8
   11a04:	andeq	r2, r1, r4, lsl sl
   11a08:	andeq	r2, r1, r0, lsr sl
   11a0c:	andeq	r2, r1, r8, ror #21
   11a10:	strdeq	r2, [r1], -ip
   11a14:	muleq	r1, ip, fp
   11a18:			; <UNDEFINED> instruction: 0x00012bb0
   11a1c:	andeq	r2, r1, r8, ror #23
   11a20:	strdeq	r2, [r1], -ip
   11a24:	andeq	r2, r1, r0, lsr ip
   11a28:	andeq	r2, r1, r0, asr #24
   11a2c:	andeq	r2, r1, ip, lsr #25
   11a30:			; <UNDEFINED> instruction: 0x00012cbc
   11a34:	andeq	r2, r1, ip, ror #25
   11a38:	andeq	r2, r1, r0, lsl #26
   11a3c:	andeq	r2, r1, ip, lsr sp
   11a40:	andeq	r2, r1, r0, asr sp
   11a44:	andeq	r2, r1, r4, ror sp
   11a48:	andeq	r2, r1, ip, lsl #27
   11a4c:			; <UNDEFINED> instruction: 0x00012db0
   11a50:	andeq	r2, r1, r4, asr #27
   11a54:	strdeq	r2, [r1], -r0
   11a58:	andeq	r2, r1, r0, lsl #28
   11a5c:	andeq	r2, r1, r8, lsr #28
   11a60:	andeq	r2, r1, r0, asr #28
   11a64:	andeq	r2, r1, r0, lsl #29
   11a68:	muleq	r1, r8, lr
   11a6c:	andeq	r2, r1, r0, ror #29
   11a70:	strdeq	r2, [r1], -r4
   11a74:	andeq	r2, r1, r8, lsl pc
   11a78:	andeq	r2, r1, r8, lsr #30
   11a7c:	andeq	r2, r1, ip, asr #30
   11a80:	andeq	r2, r1, ip, asr pc
   11a84:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   11a88:	andeq	r2, r1, r8, lsr #31
   11a8c:	ldrdeq	r2, [r1], -r0
   11a90:	andeq	r2, r1, r4, ror #31
   11a94:	muleq	r1, r0, r1
   11a98:	andeq	r3, r1, r0, lsr #3
   11a9c:	andeq	r3, r1, r0, ror #3
   11aa0:	strdeq	r3, [r1], -r8
   11aa4:	andeq	r3, r1, r8, asr r2
   11aa8:	andeq	r3, r1, ip, ror #4
   11aac:	muleq	r1, r8, r2
   11ab0:	andeq	r3, r1, r8, lsr #5
   11ab4:	ldrdeq	r3, [r1], -r4
   11ab8:	andeq	r3, r1, r0, lsl #6
   11abc:	ldrdeq	r2, [r1], -r0
   11ac0:	mov	fp, #0
   11ac4:	mov	lr, #0
   11ac8:	pop	{r1}		; (ldr r1, [sp], #4)
   11acc:	mov	r2, sp
   11ad0:	push	{r2}		; (str r2, [sp, #-4]!)
   11ad4:	push	{r0}		; (str r0, [sp, #-4]!)
   11ad8:	ldr	ip, [pc, #16]	; 11af0 <abort@plt+0xdb0>
   11adc:	push	{ip}		; (str ip, [sp, #-4]!)
   11ae0:	ldr	r0, [pc, #12]	; 11af4 <abort@plt+0xdb4>
   11ae4:	ldr	r3, [pc, #12]	; 11af8 <abort@plt+0xdb8>
   11ae8:	bl	10c20 <__libc_start_main@plt>
   11aec:	bl	10d40 <abort@plt>
   11af0:	andeq	r2, r1, r8, asr #7
   11af4:	andeq	r0, r1, ip, asr #26
   11af8:	andeq	r2, r1, r8, ror #6
   11afc:	ldr	r3, [pc, #20]	; 11b18 <abort@plt+0xdd8>
   11b00:	ldr	r2, [pc, #20]	; 11b1c <abort@plt+0xddc>
   11b04:	add	r3, pc, r3
   11b08:	ldr	r2, [r3, r2]
   11b0c:	cmp	r2, #0
   11b10:	bxeq	lr
   11b14:	b	10c44 <__gmon_start__@plt>
   11b18:	andeq	r2, r1, r8, lsr r4
   11b1c:	strheq	r0, [r0], -r8
   11b20:	ldr	r0, [pc, #24]	; 11b40 <abort@plt+0xe00>
   11b24:	ldr	r3, [pc, #24]	; 11b44 <abort@plt+0xe04>
   11b28:	cmp	r3, r0
   11b2c:	bxeq	lr
   11b30:	ldr	r3, [pc, #16]	; 11b48 <abort@plt+0xe08>
   11b34:	cmp	r3, #0
   11b38:	bxeq	lr
   11b3c:	bx	r3
   11b40:	andeq	r4, r2, ip, ror r0
   11b44:	andeq	r4, r2, ip, ror r0
   11b48:	andeq	r0, r0, r0
   11b4c:	ldr	r0, [pc, #36]	; 11b78 <abort@plt+0xe38>
   11b50:	ldr	r1, [pc, #36]	; 11b7c <abort@plt+0xe3c>
   11b54:	sub	r1, r1, r0
   11b58:	asr	r1, r1, #2
   11b5c:	add	r1, r1, r1, lsr #31
   11b60:	asrs	r1, r1, #1
   11b64:	bxeq	lr
   11b68:	ldr	r3, [pc, #16]	; 11b80 <abort@plt+0xe40>
   11b6c:	cmp	r3, #0
   11b70:	bxeq	lr
   11b74:	bx	r3
   11b78:	andeq	r4, r2, ip, ror r0
   11b7c:	andeq	r4, r2, ip, ror r0
   11b80:	andeq	r0, r0, r0
   11b84:	push	{r4, lr}
   11b88:	ldr	r4, [pc, #24]	; 11ba8 <abort@plt+0xe68>
   11b8c:	ldrb	r3, [r4]
   11b90:	cmp	r3, #0
   11b94:	popne	{r4, pc}
   11b98:	bl	11b20 <abort@plt+0xde0>
   11b9c:	mov	r3, #1
   11ba0:	strb	r3, [r4]
   11ba4:	pop	{r4, pc}
   11ba8:	muleq	r2, ip, r0
   11bac:	b	11b4c <abort@plt+0xe0c>
   11bb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11bb4:	mov	r5, r1
   11bb8:	sub	sp, sp, #20
   11bbc:	ldr	r1, [pc, #428]	; 11d70 <abort@plt+0x1030>
   11bc0:	mov	r4, r0
   11bc4:	bl	10b48 <strstr@plt>
   11bc8:	ldr	r6, [pc, #420]	; 11d74 <abort@plt+0x1034>
   11bcc:	ldr	r1, [r6]
   11bd0:	subs	fp, r0, #0
   11bd4:	beq	11d0c <abort@plt+0xfcc>
   11bd8:	sub	r3, fp, #1
   11bdc:	cmp	r4, r3
   11be0:	str	r3, [sp, #12]
   11be4:	bcs	11bf4 <abort@plt+0xeb4>
   11be8:	ldrb	r3, [fp, #-1]
   11bec:	cmp	r3, #32
   11bf0:	beq	11ce4 <abort@plt+0xfa4>
   11bf4:	ldr	sl, [pc, #380]	; 11d78 <abort@plt+0x1038>
   11bf8:	sub	r3, fp, r4
   11bfc:	str	r4, [sp]
   11c00:	mov	r0, r1
   11c04:	ldr	r2, [pc, #368]	; 11d7c <abort@plt+0x103c>
   11c08:	mov	r1, #1
   11c0c:	bl	10cbc <__fprintf_chk@plt>
   11c10:	ldr	r8, [pc, #360]	; 11d80 <abort@plt+0x1040>
   11c14:	ldr	r0, [r6]
   11c18:	ldr	r2, [pc, #356]	; 11d84 <abort@plt+0x1044>
   11c1c:	ldr	r7, [pc, #356]	; 11d88 <abort@plt+0x1048>
   11c20:	mov	r3, sl
   11c24:	mov	r4, #0
   11c28:	b	11c64 <abort@plt+0xf24>
   11c2c:	cmp	r4, #10
   11c30:	sub	r3, r4, r2
   11c34:	clz	r3, r3
   11c38:	lsr	r3, r3, #5
   11c3c:	moveq	r3, #0
   11c40:	cmp	r3, #0
   11c44:	ldr	r0, [r6]
   11c48:	bne	11c9c <abort@plt+0xf5c>
   11c4c:	cmp	r5, #11
   11c50:	beq	11cd0 <abort@plt+0xf90>
   11c54:	ldr	r2, [pc, #304]	; 11d8c <abort@plt+0x104c>
   11c58:	ldr	r3, [pc, #304]	; 11d90 <abort@plt+0x1050>
   11c5c:	mov	r4, r5
   11c60:	ldr	r2, [r2, r5, lsl #3]
   11c64:	ldr	r9, [pc, #288]	; 11d8c <abort@plt+0x104c>
   11c68:	str	r2, [sp]
   11c6c:	mov	r1, #1
   11c70:	mov	r2, r8
   11c74:	bl	10cbc <__fprintf_chk@plt>
   11c78:	umull	r2, r3, r7, r4
   11c7c:	cmp	r4, #0
   11c80:	lsr	r3, r3, #2
   11c84:	add	r5, r4, #1
   11c88:	add	r2, r3, r3, lsl #2
   11c8c:	bne	11c2c <abort@plt+0xeec>
   11c90:	ldr	r0, [r6]
   11c94:	mov	r5, #1
   11c98:	b	11c54 <abort@plt+0xf14>
   11c9c:	ldr	r3, [sp, #12]
   11ca0:	str	sl, [sp]
   11ca4:	sub	r3, fp, r3
   11ca8:	ldr	sl, [pc, #200]	; 11d78 <abort@plt+0x1038>
   11cac:	sub	r3, r3, #1
   11cb0:	ldr	r2, [pc, #220]	; 11d94 <abort@plt+0x1054>
   11cb4:	mov	r1, #1
   11cb8:	bl	10cbc <__fprintf_chk@plt>
   11cbc:	mov	r4, r5
   11cc0:	ldr	r0, [r6]
   11cc4:	ldr	r2, [r9, r5, lsl #3]
   11cc8:	mov	r3, sl
   11ccc:	b	11c68 <abort@plt+0xf28>
   11cd0:	mov	r1, r0
   11cd4:	add	r0, fp, #2
   11cd8:	add	sp, sp, #20
   11cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ce0:	b	10d28 <fputs@plt>
   11ce4:	sub	r3, fp, #2
   11ce8:	cmp	r3, r4
   11cec:	mov	r2, r3
   11cf0:	beq	11d04 <abort@plt+0xfc4>
   11cf4:	ldrb	r0, [r3]
   11cf8:	sub	r3, r3, #1
   11cfc:	cmp	r0, #32
   11d00:	beq	11ce8 <abort@plt+0xfa8>
   11d04:	str	r2, [sp, #12]
   11d08:	b	11bf4 <abort@plt+0xeb4>
   11d0c:	mov	r0, r4
   11d10:	bl	10d28 <fputs@plt>
   11d14:	cmp	r5, #0
   11d18:	beq	11d68 <abort@plt+0x1028>
   11d1c:	ldr	r3, [pc, #116]	; 11d98 <abort@plt+0x1058>
   11d20:	cmp	r5, #1
   11d24:	ldr	r3, [r3]
   11d28:	bne	11d5c <abort@plt+0x101c>
   11d2c:	cmp	r3, #0
   11d30:	beq	11d48 <abort@plt+0x1008>
   11d34:	ldr	r3, [r6]
   11d38:	mov	r2, #10
   11d3c:	mov	r1, #1
   11d40:	ldr	r0, [pc, #84]	; 11d9c <abort@plt+0x105c>
   11d44:	bl	10bf0 <fwrite@plt>
   11d48:	ldr	r1, [r6]
   11d4c:	mov	r0, #10
   11d50:	add	sp, sp, #20
   11d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d58:	b	10d04 <fputc@plt>
   11d5c:	cmp	r3, #0
   11d60:	bne	11d48 <abort@plt+0x1008>
   11d64:	b	11d34 <abort@plt+0xff4>
   11d68:	add	sp, sp, #20
   11d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d70:	andeq	r2, r1, r8, asr #12
   11d74:	muleq	r2, r4, r0
   11d78:	andeq	r2, r1, r0, lsr r8
   11d7c:	andeq	r2, r1, r8, asr r6
   11d80:	andeq	r2, r1, r0, ror #12
   11d84:	andeq	r2, r1, r0, asr #12
   11d88:	stclgt	12, cr12, [ip], {205}	; 0xcd
   11d8c:	ldrdeq	r2, [r1], -r8
   11d90:	andeq	r2, r1, r0, ror r6
   11d94:	andeq	r2, r1, r8, ror #12
   11d98:	andeq	r4, r2, r0, lsr #1
   11d9c:	andeq	r2, r1, ip, asr #12
   11da0:	ldr	r3, [pc, #44]	; 11dd4 <abort@plt+0x1094>
   11da4:	ldr	r1, [pc, #44]	; 11dd8 <abort@plt+0x1098>
   11da8:	push	{lr}		; (str lr, [sp, #-4]!)
   11dac:	sub	sp, sp, #12
   11db0:	ldr	r3, [r3, #4]
   11db4:	ldr	r0, [r1]
   11db8:	ldr	r2, [pc, #28]	; 11ddc <abort@plt+0x109c>
   11dbc:	str	r3, [sp, #4]
   11dc0:	str	r3, [sp]
   11dc4:	mov	r1, #1
   11dc8:	bl	10cbc <__fprintf_chk@plt>
   11dcc:	mov	r0, #1
   11dd0:	bl	10c68 <exit@plt>
   11dd4:	andeq	r4, r2, r0, lsr #1
   11dd8:	andeq	r4, r2, r8, lsl #1
   11ddc:	andeq	r2, r1, r4, ror r6
   11de0:	push	{r4, r5, r6, r7, r8, r9, lr}
   11de4:	sub	sp, sp, #20
   11de8:	ldr	r9, [pc, #160]	; 11e90 <abort@plt+0x1150>
   11dec:	mov	r7, #0
   11df0:	str	r7, [sp, #8]
   11df4:	ldr	r3, [r9]
   11df8:	str	r7, [sp, #4]
   11dfc:	str	r3, [sp, #12]
   11e00:	mov	r5, r0
   11e04:	bl	10c80 <strlen@plt>
   11e08:	subs	r8, r0, #0
   11e0c:	beq	11e68 <abort@plt+0x1128>
   11e10:	mov	r6, r8
   11e14:	b	11e44 <abort@plt+0x1104>
   11e18:	ldrb	r3, [r5]
   11e1c:	cmp	r3, #10
   11e20:	addeq	r7, r7, #1
   11e24:	beq	11e38 <abort@plt+0x10f8>
   11e28:	ldr	r0, [sp]
   11e2c:	bl	10ba8 <wcwidth@plt>
   11e30:	cmp	r0, #0
   11e34:	addgt	r7, r7, r0
   11e38:	subs	r6, r6, r4
   11e3c:	add	r5, r5, r4
   11e40:	beq	11e84 <abort@plt+0x1144>
   11e44:	add	r3, sp, #4
   11e48:	mov	r2, r6
   11e4c:	mov	r1, r5
   11e50:	mov	r0, sp
   11e54:	bl	10c08 <mbrtowc@plt>
   11e58:	add	r3, r0, #2
   11e5c:	cmp	r3, #1
   11e60:	mov	r4, r0
   11e64:	bhi	11e18 <abort@plt+0x10d8>
   11e68:	ldr	r2, [sp, #12]
   11e6c:	ldr	r3, [r9]
   11e70:	mov	r0, r8
   11e74:	cmp	r2, r3
   11e78:	bne	11e8c <abort@plt+0x114c>
   11e7c:	add	sp, sp, #20
   11e80:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11e84:	mov	r8, r7
   11e88:	b	11e68 <abort@plt+0x1128>
   11e8c:	bl	10bd8 <__stack_chk_fail@plt>
   11e90:	andeq	r3, r2, r0, lsr lr
   11e94:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11e98:	mov	r4, r1
   11e9c:	ldr	r5, [pc, #284]	; 11fc0 <abort@plt+0x1280>
   11ea0:	mov	r6, r0
   11ea4:	mov	r0, r1
   11ea8:	ldr	r3, [r5, #8]
   11eac:	ldr	r1, [pc, #272]	; 11fc4 <abort@plt+0x1284>
   11eb0:	cmp	r3, #1
   11eb4:	mov	r8, r2
   11eb8:	movgt	r9, #0
   11ebc:	movle	r9, #10
   11ec0:	bl	10b6c <strcmp@plt>
   11ec4:	cmp	r8, #0
   11ec8:	mov	r7, r0
   11ecc:	ble	11edc <abort@plt+0x119c>
   11ed0:	ldr	sl, [r5, #12]
   11ed4:	cmp	sl, #0
   11ed8:	beq	11f10 <abort@plt+0x11d0>
   11edc:	cmp	r7, #0
   11ee0:	movne	r1, r4
   11ee4:	moveq	r1, #0
   11ee8:	mov	r0, r6
   11eec:	bl	10bcc <magic_file@plt>
   11ef0:	subs	r2, r0, #0
   11ef4:	beq	11f8c <abort@plt+0x124c>
   11ef8:	mov	r3, r9
   11efc:	ldr	r1, [pc, #196]	; 11fc8 <abort@plt+0x1288>
   11f00:	mov	r0, #1
   11f04:	bl	10ca4 <__printf_chk@plt>
   11f08:	mov	r0, #0
   11f0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11f10:	cmp	r0, #0
   11f14:	ldr	r2, [pc, #176]	; 11fcc <abort@plt+0x128c>
   11f18:	ldr	r1, [pc, #176]	; 11fd0 <abort@plt+0x1290>
   11f1c:	movne	r2, r4
   11f20:	mov	r0, #1
   11f24:	bl	10ca4 <__printf_chk@plt>
   11f28:	ldr	r3, [r5, #8]
   11f2c:	cmp	r3, #0
   11f30:	bne	11f6c <abort@plt+0x122c>
   11f34:	ldr	r3, [pc, #152]	; 11fd4 <abort@plt+0x1294>
   11f38:	ldr	r1, [pc, #144]	; 11fd0 <abort@plt+0x1290>
   11f3c:	mov	r0, #1
   11f40:	ldr	r2, [r3]
   11f44:	bl	10ca4 <__printf_chk@plt>
   11f48:	ldr	r3, [r5, #16]
   11f4c:	cmp	r3, #0
   11f50:	beq	11fb0 <abort@plt+0x1270>
   11f54:	mov	r2, sl
   11f58:	ldr	r3, [pc, #120]	; 11fd8 <abort@plt+0x1298>
   11f5c:	ldr	r1, [pc, #120]	; 11fdc <abort@plt+0x129c>
   11f60:	mov	r0, #1
   11f64:	bl	10ca4 <__printf_chk@plt>
   11f68:	b	11edc <abort@plt+0x119c>
   11f6c:	ldr	r3, [pc, #108]	; 11fe0 <abort@plt+0x12a0>
   11f70:	mov	r0, sl
   11f74:	ldr	r1, [r3]
   11f78:	bl	10d10 <putc@plt>
   11f7c:	ldr	r3, [r5, #8]
   11f80:	cmp	r3, #1
   11f84:	bgt	11edc <abort@plt+0x119c>
   11f88:	b	11f34 <abort@plt+0x11f4>
   11f8c:	mov	r0, r6
   11f90:	bl	10bfc <magic_error@plt>
   11f94:	mov	r3, r9
   11f98:	ldr	r1, [pc, #68]	; 11fe4 <abort@plt+0x12a4>
   11f9c:	mov	r2, r0
   11fa0:	mov	r0, #1
   11fa4:	bl	10ca4 <__printf_chk@plt>
   11fa8:	mov	r0, #1
   11fac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11fb0:	mov	r0, r4
   11fb4:	bl	11de0 <abort@plt+0x10a0>
   11fb8:	sub	sl, r8, r0
   11fbc:	b	11f54 <abort@plt+0x1214>
   11fc0:	andeq	r4, r2, r0, lsr #1
   11fc4:	andeq	r2, r1, ip, lsl #15
   11fc8:	andeq	r2, r1, r8, lsr #15
   11fcc:	andeq	r2, r1, r0, lsl #15
   11fd0:	muleq	r1, r0, r7
   11fd4:	andeq	r4, r2, r8
   11fd8:	andeq	r2, r1, r0, lsr r8
   11fdc:	muleq	r1, r4, r7
   11fe0:	muleq	r2, r4, r0
   11fe4:	muleq	r1, ip, r7
   11fe8:	ldr	r3, [pc, #4]	; 11ff4 <abort@plt+0x12b4>
   11fec:	str	r0, [r3, #4]
   11ff0:	bx	lr
   11ff4:	andeq	r4, r2, r0, lsr #1
   11ff8:	ldr	r3, [pc, #4]	; 12004 <abort@plt+0x12c4>
   11ffc:	ldr	r0, [r3, #4]
   12000:	bx	lr
   12004:	andeq	r4, r2, r0, lsr #1
   12008:	push	{r1, r2, r3}
   1200c:	mov	r5, r0
   12010:	ldr	r3, [pc, #120]	; 12090 <abort@plt+0x1350>
   12014:	push	{r7, lr}
   12018:	sub	sp, sp, #12
   1201c:	ldr	r3, [r3]
   12020:	ldr	r4, [pc, #108]	; 12094 <abort@plt+0x1354>
   12024:	str	r3, [sp, #4]
   12028:	bl	10c98 <__errno_location@plt>
   1202c:	ldr	r3, [pc, #100]	; 12098 <abort@plt+0x1358>
   12030:	ldr	r7, [sp, #20]
   12034:	add	ip, sp, #24
   12038:	ldr	r2, [pc, #92]	; 1209c <abort@plt+0x135c>
   1203c:	ldr	r3, [r3, #4]
   12040:	mov	r1, #1
   12044:	str	ip, [sp]
   12048:	ldr	r6, [r0]
   1204c:	ldr	r0, [r4]
   12050:	bl	10cbc <__fprintf_chk@plt>
   12054:	mov	r2, r7
   12058:	ldr	r3, [sp]
   1205c:	mov	r1, #1
   12060:	ldr	r0, [r4]
   12064:	bl	10c38 <__vfprintf_chk@plt>
   12068:	mov	r0, r6
   1206c:	ldr	r4, [r4]
   12070:	bl	10c2c <strerror@plt>
   12074:	ldr	r2, [pc, #36]	; 120a0 <abort@plt+0x1360>
   12078:	mov	r1, #1
   1207c:	mov	r3, r0
   12080:	mov	r0, r4
   12084:	bl	10cbc <__fprintf_chk@plt>
   12088:	mov	r0, r5
   1208c:	bl	10c68 <exit@plt>
   12090:	andeq	r3, r2, r0, lsr lr
   12094:	andeq	r4, r2, r8, lsl #1
   12098:	andeq	r4, r2, r0, lsr #1
   1209c:			; <UNDEFINED> instruction: 0x000127b0
   120a0:			; <UNDEFINED> instruction: 0x000127b8
   120a4:	push	{r4, r5, r6, lr}
   120a8:	mov	r6, r0
   120ac:	ldr	r4, [pc, #80]	; 12104 <abort@plt+0x13c4>
   120b0:	mov	r5, #0
   120b4:	b	120c8 <abort@plt+0x1388>
   120b8:	add	r5, r5, #1
   120bc:	cmp	r5, #7
   120c0:	add	r4, r4, #16
   120c4:	popeq	{r4, r5, r6, pc}
   120c8:	ldr	r3, [r4, #4]
   120cc:	cmp	r3, #0
   120d0:	beq	120b8 <abort@plt+0x1378>
   120d4:	mov	r2, r4
   120d8:	ldr	r1, [r4, #-4]
   120dc:	mov	r0, r6
   120e0:	bl	10bc0 <magic_setparam@plt>
   120e4:	cmn	r0, #1
   120e8:	bne	120b8 <abort@plt+0x1378>
   120ec:	ldr	r3, [pc, #20]	; 12108 <abort@plt+0x13c8>
   120f0:	ldr	r1, [pc, #20]	; 1210c <abort@plt+0x13cc>
   120f4:	add	r5, r3, r5, lsl #4
   120f8:	mov	r0, #1
   120fc:	ldr	r2, [r5, #4]
   12100:	bl	12008 <abort@plt+0x12c8>
   12104:	andeq	r4, r2, r4, lsl r0
   12108:	andeq	r4, r2, r8
   1210c:	andeq	r2, r1, r0, asr #15
   12110:	push	{r1, r2, r3}
   12114:	mov	r5, r0
   12118:	ldr	r2, [pc, #92]	; 1217c <abort@plt+0x143c>
   1211c:	push	{lr}		; (str lr, [sp, #-4]!)
   12120:	sub	sp, sp, #8
   12124:	ldr	r4, [pc, #84]	; 12180 <abort@plt+0x1440>
   12128:	ldr	r3, [pc, #84]	; 12184 <abort@plt+0x1444>
   1212c:	ldr	r1, [r2]
   12130:	ldr	r6, [sp, #12]
   12134:	add	ip, sp, #16
   12138:	ldr	r3, [r3, #4]
   1213c:	ldr	r2, [pc, #68]	; 12188 <abort@plt+0x1448>
   12140:	str	r1, [sp, #4]
   12144:	ldr	r0, [r4]
   12148:	mov	r1, #1
   1214c:	str	ip, [sp]
   12150:	bl	10cbc <__fprintf_chk@plt>
   12154:	mov	r2, r6
   12158:	ldr	r3, [sp]
   1215c:	mov	r1, #1
   12160:	ldr	r0, [r4]
   12164:	bl	10c38 <__vfprintf_chk@plt>
   12168:	ldr	r1, [r4]
   1216c:	mov	r0, #10
   12170:	bl	10d04 <fputc@plt>
   12174:	mov	r0, r5
   12178:	bl	10c68 <exit@plt>
   1217c:	andeq	r3, r2, r0, lsr lr
   12180:	andeq	r4, r2, r8, lsl #1
   12184:	andeq	r4, r2, r0, lsr #1
   12188:			; <UNDEFINED> instruction: 0x000127b0
   1218c:	push	{r0, r1, r2, r3}
   12190:	push	{r4, r5, r6, r7, r8, lr}
   12194:	sub	sp, sp, #8
   12198:	ldr	r7, [pc, #148]	; 12234 <abort@plt+0x14f4>
   1219c:	ldr	r4, [pc, #148]	; 12238 <abort@plt+0x14f8>
   121a0:	ldr	r8, [sp, #32]
   121a4:	ldr	r3, [r7]
   121a8:	str	r3, [sp, #4]
   121ac:	bl	10c98 <__errno_location@plt>
   121b0:	ldr	r3, [pc, #132]	; 1223c <abort@plt+0x14fc>
   121b4:	add	ip, sp, #36	; 0x24
   121b8:	ldr	r2, [pc, #128]	; 12240 <abort@plt+0x1500>
   121bc:	ldr	r3, [r3, #4]
   121c0:	mov	r1, #1
   121c4:	str	ip, [sp]
   121c8:	mov	r5, r0
   121cc:	ldr	r0, [r4]
   121d0:	ldr	r6, [r5]
   121d4:	bl	10cbc <__fprintf_chk@plt>
   121d8:	mov	r2, r8
   121dc:	ldr	r3, [sp]
   121e0:	mov	r1, #1
   121e4:	ldr	r0, [r4]
   121e8:	bl	10c38 <__vfprintf_chk@plt>
   121ec:	mov	r0, r6
   121f0:	ldr	r4, [r4]
   121f4:	bl	10c2c <strerror@plt>
   121f8:	ldr	r2, [pc, #68]	; 12244 <abort@plt+0x1504>
   121fc:	mov	r1, #1
   12200:	mov	r3, r0
   12204:	mov	r0, r4
   12208:	bl	10cbc <__fprintf_chk@plt>
   1220c:	ldr	r2, [sp, #4]
   12210:	ldr	r3, [r7]
   12214:	str	r6, [r5]
   12218:	cmp	r2, r3
   1221c:	bne	12230 <abort@plt+0x14f0>
   12220:	add	sp, sp, #8
   12224:	pop	{r4, r5, r6, r7, r8, lr}
   12228:	add	sp, sp, #16
   1222c:	bx	lr
   12230:	bl	10bd8 <__stack_chk_fail@plt>
   12234:	andeq	r3, r2, r0, lsr lr
   12238:	andeq	r4, r2, r8, lsl #1
   1223c:	andeq	r4, r2, r0, lsr #1
   12240:			; <UNDEFINED> instruction: 0x000127b0
   12244:			; <UNDEFINED> instruction: 0x000127b8
   12248:	push	{r4, r5, r6, lr}
   1224c:	mov	r5, r0
   12250:	mov	r0, r1
   12254:	bl	10ce0 <magic_open@plt>
   12258:	subs	r4, r0, #0
   1225c:	beq	122b0 <abort@plt+0x1570>
   12260:	mov	r1, r5
   12264:	bl	10b9c <magic_load@plt>
   12268:	cmn	r0, #1
   1226c:	mov	r0, r4
   12270:	beq	12290 <abort@plt+0x1550>
   12274:	bl	10bfc <magic_error@plt>
   12278:	subs	r1, r0, #0
   1227c:	beq	12288 <abort@plt+0x1548>
   12280:	ldr	r0, [pc, #52]	; 122bc <abort@plt+0x157c>
   12284:	bl	1218c <abort@plt+0x144c>
   12288:	mov	r0, r4
   1228c:	pop	{r4, r5, r6, pc}
   12290:	bl	10bfc <magic_error@plt>
   12294:	mov	r1, r0
   12298:	ldr	r0, [pc, #28]	; 122bc <abort@plt+0x157c>
   1229c:	bl	1218c <abort@plt+0x144c>
   122a0:	mov	r0, r4
   122a4:	bl	10cb0 <magic_close@plt>
   122a8:	mov	r4, #0
   122ac:	b	12288 <abort@plt+0x1548>
   122b0:	ldr	r0, [pc, #8]	; 122c0 <abort@plt+0x1580>
   122b4:	bl	1218c <abort@plt+0x144c>
   122b8:	b	12288 <abort@plt+0x1548>
   122bc:	muleq	r1, r0, r7
   122c0:	ldrdeq	r2, [r1], -r0
   122c4:	push	{r0, r1, r2, r3}
   122c8:	push	{r4, r5, r6, r7, r8, lr}
   122cc:	sub	sp, sp, #8
   122d0:	ldr	r6, [pc, #128]	; 12358 <abort@plt+0x1618>
   122d4:	ldr	r4, [pc, #128]	; 1235c <abort@plt+0x161c>
   122d8:	ldr	r8, [sp, #32]
   122dc:	ldr	r3, [r6]
   122e0:	str	r3, [sp, #4]
   122e4:	bl	10c98 <__errno_location@plt>
   122e8:	ldr	r3, [pc, #112]	; 12360 <abort@plt+0x1620>
   122ec:	add	ip, sp, #36	; 0x24
   122f0:	ldr	r2, [pc, #108]	; 12364 <abort@plt+0x1624>
   122f4:	ldr	r3, [r3, #4]
   122f8:	mov	r1, #1
   122fc:	str	ip, [sp]
   12300:	mov	r5, r0
   12304:	ldr	r0, [r4]
   12308:	ldr	r7, [r5]
   1230c:	bl	10cbc <__fprintf_chk@plt>
   12310:	mov	r2, r8
   12314:	ldr	r3, [sp]
   12318:	mov	r1, #1
   1231c:	ldr	r0, [r4]
   12320:	bl	10c38 <__vfprintf_chk@plt>
   12324:	ldr	r1, [r4]
   12328:	mov	r0, #10
   1232c:	bl	10d04 <fputc@plt>
   12330:	ldr	r2, [sp, #4]
   12334:	ldr	r3, [r6]
   12338:	str	r7, [r5]
   1233c:	cmp	r2, r3
   12340:	bne	12354 <abort@plt+0x1614>
   12344:	add	sp, sp, #8
   12348:	pop	{r4, r5, r6, r7, r8, lr}
   1234c:	add	sp, sp, #16
   12350:	bx	lr
   12354:	bl	10bd8 <__stack_chk_fail@plt>
   12358:	andeq	r3, r2, r0, lsr lr
   1235c:	andeq	r4, r2, r8, lsl #1
   12360:	andeq	r4, r2, r0, lsr #1
   12364:			; <UNDEFINED> instruction: 0x000127b0
   12368:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1236c:	mov	r7, r0
   12370:	ldr	r6, [pc, #72]	; 123c0 <abort@plt+0x1680>
   12374:	ldr	r5, [pc, #72]	; 123c4 <abort@plt+0x1684>
   12378:	add	r6, pc, r6
   1237c:	add	r5, pc, r5
   12380:	sub	r6, r6, r5
   12384:	mov	r8, r1
   12388:	mov	r9, r2
   1238c:	bl	10b28 <strstr@plt-0x20>
   12390:	asrs	r6, r6, #2
   12394:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12398:	mov	r4, #0
   1239c:	add	r4, r4, #1
   123a0:	ldr	r3, [r5], #4
   123a4:	mov	r2, r9
   123a8:	mov	r1, r8
   123ac:	mov	r0, r7
   123b0:	blx	r3
   123b4:	cmp	r6, r4
   123b8:	bne	1239c <abort@plt+0x165c>
   123bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   123c0:	andeq	r1, r1, ip, lsr #21
   123c4:	andeq	r1, r1, r4, lsr #21
   123c8:	bx	lr

Disassembly of section .fini:

000123cc <.fini>:
   123cc:	push	{r3, lr}
   123d0:	pop	{r3, pc}
