{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "0e989972",
   "metadata": {},
   "source": [
    "### Appendix D: UVM Quick Reference\n",
    "\n",
    "#### UVM Base Classes Hierarchy\n",
    "\n",
    "##### Core Base Classes\n",
    "```systemverilog\n",
    "uvm_object\n",
    "├── uvm_transaction\n",
    "├── uvm_component\n",
    "│   ├── uvm_test\n",
    "│   ├── uvm_env\n",
    "│   ├── uvm_agent\n",
    "│   ├── uvm_monitor\n",
    "│   ├── uvm_driver\n",
    "│   ├── uvm_sequencer\n",
    "│   └── uvm_scoreboard\n",
    "├── uvm_sequence_item\n",
    "└── uvm_sequence\n",
    "```\n",
    "\n",
    "#### UVM Macros Quick Reference\n",
    "\n",
    "##### Registration Macros\n",
    "```systemverilog\n",
    "// Component registration\n",
    "`uvm_component_utils(class_name)\n",
    "`uvm_component_utils_begin(class_name)\n",
    "`uvm_component_utils_end\n",
    "\n",
    "// Object registration\n",
    "`uvm_object_utils(class_name)\n",
    "`uvm_object_utils_begin(class_name)\n",
    "`uvm_object_utils_end\n",
    "\n",
    "// Field automation\n",
    "`uvm_field_int(field_name, flag)\n",
    "`uvm_field_string(field_name, flag)\n",
    "`uvm_field_object(field_name, flag)\n",
    "`uvm_field_array_int(field_name, flag)\n",
    "```\n",
    "\n",
    "##### Messaging Macros\n",
    "```systemverilog\n",
    "`uvm_info(ID, MSG, VERBOSITY)\n",
    "`uvm_warning(ID, MSG)\n",
    "`uvm_error(ID, MSG)\n",
    "`uvm_fatal(ID, MSG)\n",
    "\n",
    "// Verbosity levels\n",
    "UVM_NONE, UVM_LOW, UVM_MEDIUM, UVM_HIGH, UVM_FULL, UVM_DEBUG\n",
    "```\n",
    "\n",
    "##### Factory Macros\n",
    "```systemverilog\n",
    "// Type override\n",
    "`uvm_component_registry(class_name, \"string_name\")\n",
    "`uvm_object_registry(class_name, \"string_name\")\n",
    "\n",
    "// Creation\n",
    "`uvm_create(item)\n",
    "`uvm_create_on(item, seqr)\n",
    "`uvm_send(item)\n",
    "`uvm_send_pri(item, priority)\n",
    "```\n",
    "\n",
    "#### Common UVM Patterns\n",
    "\n",
    "##### Component Constructor Pattern\n",
    "```systemverilog\n",
    "class my_component extends uvm_component;\n",
    "  `uvm_component_utils(my_component)\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Object Constructor Pattern\n",
    "```systemverilog\n",
    "class my_transaction extends uvm_sequence_item;\n",
    "  `uvm_object_utils(my_transaction)\n",
    "  \n",
    "  function new(string name = \"my_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Build Phase Pattern\n",
    "```systemverilog\n",
    "function void build_phase(uvm_phase phase);\n",
    "  super.build_phase(phase);\n",
    "  \n",
    "  // Configuration\n",
    "  if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", m_config))\n",
    "    `uvm_fatal(\"CONFIG\", \"Cannot get config\")\n",
    "    \n",
    "  // Component creation\n",
    "  m_agent = my_agent::type_id::create(\"m_agent\", this);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "##### Connect Phase Pattern\n",
    "```systemverilog\n",
    "function void connect_phase(uvm_phase phase);\n",
    "  super.connect_phase(phase);\n",
    "  \n",
    "  // Port connections\n",
    "  driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "  monitor.analysis_port.connect(scoreboard.analysis_export);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "#### UVM Phases\n",
    "\n",
    "##### Phase Execution Order\n",
    "1. **build_phase** - Component construction and configuration\n",
    "2. **connect_phase** - Port and export connections\n",
    "3. **end_of_elaboration_phase** - Final setup before simulation\n",
    "4. **start_of_simulation_phase** - Simulation start notifications\n",
    "5. **run_phase** - Main simulation execution (time-consuming)\n",
    "6. **extract_phase** - Data extraction from components\n",
    "7. **check_phase** - Checking and validation\n",
    "8. **report_phase** - Final reporting\n",
    "9. **final_phase** - Cleanup activities\n",
    "\n",
    "##### Phase Methods\n",
    "```systemverilog\n",
    "// Function phases (zero time)\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "virtual function void connect_phase(uvm_phase phase);\n",
    "virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "virtual function void start_of_simulation_phase(uvm_phase phase);\n",
    "virtual function void extract_phase(uvm_phase phase);\n",
    "virtual function void check_phase(uvm_phase phase);\n",
    "virtual function void report_phase(uvm_phase phase);\n",
    "virtual function void final_phase(uvm_phase phase);\n",
    "\n",
    "// Task phase (time-consuming)\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "```\n",
    "\n",
    "#### Configuration Database\n",
    "\n",
    "##### Setting Configuration\n",
    "```systemverilog\n",
    "// In test or higher level component\n",
    "uvm_config_db#(my_config)::set(this, \"env.agent*\", \"config\", cfg);\n",
    "uvm_config_db#(int)::set(this, \"*\", \"num_transactions\", 100);\n",
    "uvm_config_db#(virtual my_if)::set(null, \"*\", \"vif\", vif);\n",
    "```\n",
    "\n",
    "##### Getting Configuration\n",
    "```systemverilog\n",
    "// In component\n",
    "my_config cfg;\n",
    "if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", cfg))\n",
    "  `uvm_fatal(\"CONFIG\", \"Cannot get configuration\")\n",
    "\n",
    "virtual my_if vif;\n",
    "if (!uvm_config_db#(virtual my_if)::get(this, \"\", \"vif\", vif))\n",
    "  `uvm_fatal(\"VIF\", \"Cannot get virtual interface\")\n",
    "```\n",
    "\n",
    "#### Factory Operations\n",
    "\n",
    "##### Type Overrides\n",
    "```systemverilog\n",
    "// In test\n",
    "function void build_phase(uvm_phase phase);\n",
    "  // Override specific instance\n",
    "  factory.set_inst_override_by_type(base_test::get_type(),\n",
    "                                   extended_test::get_type(),\n",
    "                                   \"uvm_test_top\");\n",
    "  \n",
    "  // Override all instances of a type\n",
    "  factory.set_type_override_by_type(base_driver::get_type(),\n",
    "                                   extended_driver::get_type());\n",
    "endfunction\n",
    "```\n",
    "\n",
    "##### Object Creation\n",
    "```systemverilog\n",
    "// Using factory\n",
    "my_transaction tr = my_transaction::type_id::create(\"tr\");\n",
    "\n",
    "// Direct creation (bypasses factory)\n",
    "my_transaction tr = new(\"tr\");\n",
    "```\n",
    "\n",
    "#### Sequence Patterns\n",
    "\n",
    "##### Basic Sequence\n",
    "```systemverilog\n",
    "class my_sequence extends uvm_sequence#(my_transaction);\n",
    "  `uvm_object_utils(my_sequence)\n",
    "  \n",
    "  function new(string name = \"my_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    my_transaction req;\n",
    "    \n",
    "    repeat(10) begin\n",
    "      `uvm_create(req)\n",
    "      req.randomize();\n",
    "      `uvm_send(req)\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Virtual Sequence\n",
    "```systemverilog\n",
    "class my_virtual_sequence extends uvm_sequence;\n",
    "  `uvm_object_utils(my_virtual_sequence)\n",
    "  \n",
    "  my_sequencer seqr1, seqr2;\n",
    "  \n",
    "  virtual task body();\n",
    "    fork\n",
    "      begin\n",
    "        my_seq1 seq = my_seq1::type_id::create(\"seq\");\n",
    "        seq.start(seqr1);\n",
    "      end\n",
    "      begin\n",
    "        my_seq2 seq = my_seq2::type_id::create(\"seq\");\n",
    "        seq.start(seqr2);\n",
    "      end\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Analysis Components\n",
    "\n",
    "##### Analysis Port Declaration and Connection\n",
    "```systemverilog\n",
    "// In monitor\n",
    "uvm_analysis_port#(my_transaction) analysis_port;\n",
    "\n",
    "// In constructor\n",
    "analysis_port = new(\"analysis_port\", this);\n",
    "\n",
    "// In monitor's main task\n",
    "analysis_port.write(tr);\n",
    "\n",
    "// In connect phase of parent\n",
    "monitor.analysis_port.connect(scoreboard.analysis_export);\n",
    "```\n",
    "\n",
    "##### Scoreboard with Analysis Export\n",
    "```systemverilog\n",
    "class my_scoreboard extends uvm_scoreboard;\n",
    "  `uvm_component_utils(my_scoreboard)\n",
    "  \n",
    "  uvm_analysis_export#(my_transaction) analysis_export;\n",
    "  uvm_tlm_analysis_fifo#(my_transaction) analysis_fifo;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    analysis_export = new(\"analysis_export\", this);\n",
    "    analysis_fifo = new(\"analysis_fifo\", this);\n",
    "  endfunction\n",
    "  \n",
    "  function void connect_phase(uvm_phase phase);\n",
    "    analysis_export.connect(analysis_fifo.analysis_export);\n",
    "  endfunction\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    my_transaction tr;\n",
    "    forever begin\n",
    "      analysis_fifo.get(tr);\n",
    "      // Process transaction\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Common UVM TLM Interfaces\n",
    "\n",
    "##### Blocking Interfaces\n",
    "```systemverilog\n",
    "// put/get interfaces\n",
    "uvm_blocking_put_port#(T)\n",
    "uvm_blocking_get_port#(T)\n",
    "uvm_blocking_peek_port#(T)\n",
    "\n",
    "// Transport interfaces  \n",
    "uvm_blocking_transport_port#(REQ, RSP)\n",
    "uvm_blocking_master_port#(REQ, RSP)\n",
    "uvm_blocking_slave_port#(REQ, RSP)\n",
    "```\n",
    "\n",
    "##### Non-blocking Interfaces\n",
    "```systemverilog\n",
    "// try_put/try_get interfaces\n",
    "uvm_nonblocking_put_port#(T)\n",
    "uvm_nonblocking_get_port#(T)\n",
    "uvm_nonblocking_peek_port#(T)\n",
    "\n",
    "// Non-blocking transport\n",
    "uvm_nonblocking_transport_port#(REQ, RSP)\n",
    "```\n",
    "\n",
    "##### Combined Interfaces\n",
    "```systemverilog\n",
    "// Blocking + Non-blocking\n",
    "uvm_put_port#(T)\n",
    "uvm_get_port#(T)\n",
    "uvm_peek_port#(T)\n",
    "uvm_transport_port#(REQ, RSP)\n",
    "```\n",
    "\n",
    "#### Synchronization and Communication\n",
    "\n",
    "##### Events\n",
    "```systemverilog\n",
    "// Declaring events\n",
    "uvm_event start_event;\n",
    "uvm_event_pool event_pool;\n",
    "\n",
    "// Using events\n",
    "start_event = event_pool.get(\"start_event\");\n",
    "start_event.wait_trigger();\n",
    "start_event.trigger();\n",
    "```\n",
    "\n",
    "##### Barriers\n",
    "```systemverilog\n",
    "// Creating barrier\n",
    "uvm_barrier barrier = new(\"barrier\", 3); // 3 participants\n",
    "\n",
    "// Waiting for barrier\n",
    "barrier.wait_for();\n",
    "```\n",
    "\n",
    "##### Callbacks\n",
    "```systemverilog\n",
    "// Define callback class\n",
    "class my_driver_cb extends uvm_callback;\n",
    "  virtual task pre_send(my_driver driver, my_transaction tr);\n",
    "  endtask\n",
    "endclass\n",
    "\n",
    "// Register callback in driver\n",
    "`uvm_register_cb(my_driver, my_driver_cb)\n",
    "\n",
    "// Use callback in driver\n",
    "`uvm_do_callbacks(my_driver, my_driver_cb, pre_send(this, tr))\n",
    "```\n",
    "\n",
    "#### Field Automation Flags\n",
    "\n",
    "##### Common Flags\n",
    "```systemverilog\n",
    "UVM_DEFAULT     // Default behavior (compare, copy, print, pack)\n",
    "UVM_ALL_ON      // All operations enabled\n",
    "UVM_NOPACK      // Exclude from pack/unpack\n",
    "UVM_NOCOMPARE   // Exclude from compare\n",
    "UVM_NOCOPY      // Exclude from copy\n",
    "UVM_NOPRINT     // Exclude from print\n",
    "UVM_DEC         // Print in decimal\n",
    "UVM_HEX         // Print in hexadecimal\n",
    "UVM_BIN         // Print in binary\n",
    "UVM_OCT         // Print in octal\n",
    "```\n",
    "\n",
    "#### Resource Database\n",
    "\n",
    "##### Setting Resources\n",
    "```systemverilog\n",
    "uvm_resource_db#(int)::set(\"*\", \"timeout\", 1000);\n",
    "uvm_resource_db#(string)::set(\"test\", \"mode\", \"regression\");\n",
    "```\n",
    "\n",
    "##### Getting Resources\n",
    "```systemverilog\n",
    "int timeout;\n",
    "if (uvm_resource_db#(int)::read_by_name(\"*\", \"timeout\", timeout))\n",
    "  `uvm_info(\"TIMEOUT\", $sformatf(\"Timeout set to %0d\", timeout), UVM_LOW)\n",
    "```\n",
    "\n",
    "#### Command Line Options\n",
    "\n",
    "##### UVM Command Line Arguments\n",
    "```bash\n",
    "# Verbosity control\n",
    "+UVM_VERBOSITY=UVM_HIGH\n",
    "+UVM_VERBOSITY=UVM_MEDIUM\n",
    "\n",
    "# Timeout\n",
    "+UVM_TIMEOUT=10000\n",
    "\n",
    "# Maximum errors\n",
    "+UVM_MAX_QUIT_COUNT=5\n",
    "\n",
    "# Configuration\n",
    "+uvm_set_config_int=*,timeout,5000\n",
    "+uvm_set_config_string=*,mode,debug\n",
    "\n",
    "# Factory overrides\n",
    "+uvm_set_type_override=base_test,extended_test\n",
    "+uvm_set_inst_override=uvm_test_top,base_test,extended_test\n",
    "```\n",
    "\n",
    "#### Debug and Reporting\n",
    "\n",
    "##### Factory Debug\n",
    "```systemverilog\n",
    "// Print factory configuration\n",
    "factory.print();\n",
    "\n",
    "// Print all registered types\n",
    "uvm_factory::get().print();\n",
    "```\n",
    "\n",
    "##### Topology Debug\n",
    "```systemverilog\n",
    "// Print testbench hierarchy\n",
    "uvm_top.print_topology();\n",
    "\n",
    "// Print configuration database\n",
    "uvm_config_db#(int)::dump();\n",
    "```\n",
    "\n",
    "##### Phase Debug\n",
    "```systemverilog\n",
    "// Set phase timeout\n",
    "uvm_top.set_timeout(10ms);\n",
    "\n",
    "// Print phase information\n",
    "uvm_phase::get_current_phase().print();\n",
    "```\n",
    "\n",
    "#### Memory and Register Model Integration\n",
    "\n",
    "##### Register Model Basic Usage\n",
    "```systemverilog\n",
    "// Declare register model\n",
    "my_reg_model reg_model;\n",
    "\n",
    "// Build phase\n",
    "reg_model = my_reg_model::type_id::create(\"reg_model\");\n",
    "reg_model.build();\n",
    "reg_model.configure(null, \"\");\n",
    "\n",
    "// Using register model\n",
    "uvm_status_e status;\n",
    "uvm_reg_data_t data;\n",
    "\n",
    "// Write register\n",
    "reg_model.my_reg.write(status, 32'hDEADBEEF);\n",
    "\n",
    "// Read register  \n",
    "reg_model.my_reg.read(status, data);\n",
    "```\n",
    "\n",
    "##### Memory Model Usage\n",
    "```systemverilog\n",
    "// Write to memory\n",
    "reg_model.my_mem.write(status, addr, data);\n",
    "\n",
    "// Read from memory\n",
    "reg_model.my_mem.read(status, addr, data);\n",
    "\n",
    "// Burst operations\n",
    "reg_model.my_mem.burst_write(status, addr, data_array);\n",
    "reg_model.my_mem.burst_read(status, addr, data_array);\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "*This quick reference covers the most commonly used UVM constructs and patterns. For detailed information, refer to the UVM User Guide and IEEE 1800.2 Standard.*"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
