Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: control_unit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control_unit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control_unit"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : control_unit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\FTN\III semestar\ISE\FinalniProjekat_v0.0.1\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <control_unit>.
    Related source file is "D:\FTN\III semestar\ISE\FinalniProjekat_v0.0.1\control_unit.vhd".
    Found 1-bit register for signal <sPC_LOAD1>.
    Found 2-bit register for signal <sCU>.
    Found finite state machine <FSM_0> for signal <sCU>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST_INV_2_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | fetch                                          |
    | Power Up State     | fetch                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit 3-to-1 multiplexer for signal <oMUXA_SEL> created at line 121.
    Found 4-bit 3-to-1 multiplexer for signal <oMUXB_SEL> created at line 121.
    Found 1-bit 8-to-1 multiplexer for signal <_n0141> created at line 232.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_unit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 1-bit register                                        : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 3-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 3-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <sCU[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 fetch      | 00
 decode     | 01
 execute    | 10
 write_back | 11
------------------------

Optimizing unit <control_unit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control_unit, actual ratio is 0.
FlipFlop sCU_FSM_FFd1 has been replicated 1 time(s)
FlipFlop sCU_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : control_unit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 43
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 4
#      LUT3                        : 12
#      LUT4                        : 5
#      LUT5                        : 7
#      LUT6                        : 12
# FlipFlops/Latches                : 5
#      FDR                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 19
#      OBUF                        : 46

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  54576     0%  
 Number of Slice LUTs:                   42  out of  27288     0%  
    Number used as Logic:                42  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     44
   Number with an unused Flip Flop:      39  out of     44    88%  
   Number with an unused LUT:             2  out of     44     4%  
   Number of fully used LUT-FF pairs:     3  out of     44     6%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    358    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.304ns (Maximum Frequency: 434.028MHz)
   Minimum input arrival time before clock: 4.113ns
   Maximum output required time after clock: 7.613ns
   Maximum combinational path delay: 8.285ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 2.304ns (frequency: 434.028MHz)
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Delay:               2.304ns (Levels of Logic = 1)
  Source:            sCU_FSM_FFd2_1 (FF)
  Destination:       sCU_FSM_FFd2 (FF)
  Source Clock:      iCLK rising
  Destination Clock: iCLK rising

  Data Path: sCU_FSM_FFd2_1 to sCU_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.725  sCU_FSM_FFd2_1 (sCU_FSM_FFd2_1)
     INV:I->O              2   0.255   0.725  sCU_FSM_FFd2-In1_INV_0 (sCU_FSM_FFd2-In)
     FDR:D                     0.074          sCU_FSM_FFd2
    ----------------------------------------
    Total                      2.304ns (0.854ns logic, 1.450ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 13 / 6
-------------------------------------------------------------------------
Offset:              4.113ns (Levels of Logic = 2)
  Source:            iIR<14> (PAD)
  Destination:       sPC_LOAD1 (FF)
  Destination Clock: iCLK rising

  Data Path: iIR<14> to sPC_LOAD1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.410  iIR_14_IBUF (iIR_14_IBUF)
     LUT3:I0->O            1   0.235   0.681  _n0142<14>1 (_n0142)
     FDR:R                     0.459          sPC_LOAD1
    ----------------------------------------
    Total                      4.113ns (2.022ns logic, 2.091ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 73 / 37
-------------------------------------------------------------------------
Offset:              7.613ns (Levels of Logic = 3)
  Source:            sCU_FSM_FFd1 (FF)
  Destination:       oMEM_WE (PAD)
  Source Clock:      iCLK rising

  Data Path: sCU_FSM_FFd1 to oMEM_WE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.525   1.528  sCU_FSM_FFd1 (sCU_FSM_FFd1)
     LUT2:I0->O           10   0.250   1.463  oPC_EN1 (oPC_EN_OBUF)
     LUT6:I0->O            1   0.254   0.681  Mmux_oMEM_WE1 (oMEM_WE_OBUF)
     OBUF:I->O                 2.912          oMEM_WE_OBUF (oMEM_WE)
    ----------------------------------------
    Total                      7.613ns (3.941ns logic, 3.672ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 160 / 33
-------------------------------------------------------------------------
Delay:               8.285ns (Levels of Logic = 4)
  Source:            iIR<13> (PAD)
  Destination:       oC_WE (PAD)

  Data Path: iIR<13> to oC_WE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.328   1.639  iIR_13_IBUF (iIR_13_IBUF)
     LUT6:I1->O           10   0.254   1.236  oCMP<14>1 (oCMP_OBUF)
     LUT3:I0->O            1   0.235   0.681  Mmux_oC_WE11 (oC_WE_OBUF)
     OBUF:I->O                 2.912          oC_WE_OBUF (oC_WE)
    ----------------------------------------
    Total                      8.285ns (4.729ns logic, 3.556ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    2.304|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.31 secs
 
--> 

Total memory usage is 223096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

