// Seed: 2507076982
module module_0 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6
);
  logic id_8[-1 : -1] = id_0;
  wire id_9, id_10;
  wire id_11, id_12;
endmodule
module module_1 #(
    parameter id_4 = 32'd21
) (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2
);
  parameter id_4 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  parameter id_6 = id_4;
  wire id_7, id_8;
  wire [id_4 : 1 'b0] id_9, id_10, id_11;
  wire  id_12;
  logic id_13;
  nand primCall (id_0, id_4, id_1, id_5);
endmodule
