library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity Contador_6 is 
	port(
		clk : in std_logic;
		sig_ctrl : in std_logic_vector(1 downto 0);
		
		sig_bin : out std_logic_vector(2 downto 0));
end Contador_6;

architecture cont of Contador_6 is

	component JK
		port(
			J,K,clk : in std_logic;
		
			Q : out std_logic := '0');
	end component;

	begin
		
		
	

end cont;
