<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: X86ISA::TLB Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="namespaceX86ISA.html">X86ISA</a>      </li>
      <li><a class="el" href="classX86ISA_1_1TLB.html">X86ISA::TLB</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#friends">Friends</a>  </div>
  <div class="headertitle">
<h1>X86ISA::TLB Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="X86ISA::TLB" --><!-- doxytag: inherits="BaseTLB" -->
<p><code>#include &lt;<a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for X86ISA::TLB:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classX86ISA_1_1TLB.png" usemap="#X86ISA::TLB_map" alt=""/>
  <map id="X86ISA::TLB_map" name="X86ISA::TLB_map">
<area href="classBaseTLB.html" alt="BaseTLB" shape="rect" coords="105,112,200,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
</div>

<p><a href="classX86ISA_1_1TLB-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef X86TLBParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a8f50dbf2d3b177705085b4337741c55e">Params</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a505bcd412abb15ec6e6d2a6bef5a5aef">TLB</a> (const <a class="el" href="classX86ISA_1_1TLB.html#a8f50dbf2d3b177705085b4337741c55e">Params</a> *<a class="el" href="namespaceX86ISA.html#a0fe9b6b82bde08715ddb4a863bf5483a">p</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TlbEntry *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">lookup</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> va, bool update_lru=true)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a2ec79fbeeb19eb12784e6c563a24b374">setConfigAddress</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classX86ISA_1_1Walker.html">Walker</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#ab61c626743207ec217eea2948246f0ca">getWalker</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a5687357f02f41e62dbab49d4492db1b1">flushAll</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove all entries from the <a class="el" href="classX86ISA_1_1TLB.html">TLB</a>.  <a href="#a5687357f02f41e62dbab49d4492db1b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a8784d6e0d8fc4150f5d00dbaba62d0a7">flushNonGlobal</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a5f42c48ccb79828d722861c767690e8a">demapPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> va, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a555d25933c347e54add060f07ec734cf">evictLRU</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a4daee54b9ac33897bca3c94737e1e6b5">nextSeq</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#aef8897db1c611206ea64204847a2beb6">translateAtomic</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> mode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a8253b22421c22bf099bc625b22f38292">translateTiming</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> mode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#aa8e3f6fc2f9ed6e2dc17e444f1432cce">translateFunctional</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stub function for compilation support of <a class="el" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a>.  <a href="#aa8e3f6fc2f9ed6e2dc17e444f1432cce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TlbEntry *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#ae8b2dd6529f1aef2b3f4e93313c5e677">insert</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn, TlbEntry &amp;entry)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a856ae9d3bd4d6ac6150679a940cc38d5">serialize</a> (std::ostream &amp;<a class="el" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#aa7b04efb55c45d9dc36e7737eb0169fb">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a9ec152fdc97f682d731da80291aa724e">getMasterPort</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the table walker master port.  <a href="#a9ec152fdc97f682d731da80291aa724e"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classstd_1_1list.html">std::list</a>&lt; TlbEntry * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a20eb3b5a08bff8762e5640f55890b4e5">EntryList</a></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">EntryList::iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a589ee421c0e6092cae6394e8638e4313">lookupIt</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> va, bool update_lru=true)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a28f43b875e7818f36f221f114078b479">translateInt</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#aa6e3bdc0d9d4b75c82e87c5fbdcd230f">translate</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> mode, bool &amp;delayedResponse, bool timing)</td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#ae711fd322bc5b469e1957c04eb8252cf">configAddress</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classX86ISA_1_1Walker.html">Walker</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#aa87cbc273b8948e7f5fbc09361eae2c5">size</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TlbEntry *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">EntryList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">EntryList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#ab30c846130abbb9b85ec16a38c624093">entryList</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTrie.html">TlbEntryTrie</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">lruSeq</a></td></tr>
<tr><td colspan="2"><h2><a name="friends"></a>
Friends</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html#a561951adc2bae72717df4b975c66f02f">Walker</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00064">64</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a20eb3b5a08bff8762e5640f55890b4e5"></a><!-- doxytag: member="X86ISA::TLB::EntryList" ref="a20eb3b5a08bff8762e5640f55890b4e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classstd_1_1list.html">std::list</a>&lt;TlbEntry *&gt; <a class="el" href="classstd_1_1list.html">X86ISA::TLB::EntryList</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00069">69</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8f50dbf2d3b177705085b4337741c55e"></a><!-- doxytag: member="X86ISA::TLB::Params" ref="a8f50dbf2d3b177705085b4337741c55e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef X86TLBParams <a class="el" href="classX86ISA_1_1TLB.html#a8f50dbf2d3b177705085b4337741c55e">X86ISA::TLB::Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00075">75</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a505bcd412abb15ec6e6d2a6bef5a5aef"></a><!-- doxytag: member="X86ISA::TLB::TLB" ref="a505bcd412abb15ec6e6d2a6bef5a5aef" args="(const Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::TLB::TLB </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classX86ISA_1_1TLB.html#a8f50dbf2d3b177705085b4337741c55e">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00063">63</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00102">freeList</a>, <a class="el" href="pagetable__walker_8hh_source.html#l00186">X86ISA::Walker::setTLB()</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00098">size</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00100">tlb</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00086">walker</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a5f42c48ccb79828d722861c767690e8a"></a><!-- doxytag: member="X86ISA::TLB::demapPage" ref="a5f42c48ccb79828d722861c767690e8a" args="(Addr va, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::TLB::demapPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00164">164</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00102">freeList</a>, <a class="el" href="trie_8hh_source.html#l00268">Trie&lt; Key, Value &gt;::lookup()</a>, <a class="el" href="trie_8hh_source.html#l00283">Trie&lt; Key, Value &gt;::remove()</a>, and <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00105">trie</a>.</p>

</div>
</div>
<a class="anchor" id="a555d25933c347e54add060f07ec734cf"></a><!-- doxytag: member="X86ISA::TLB::evictLRU" ref="a555d25933c347e54add060f07ec734cf" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::TLB::evictLRU </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00081">81</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00102">freeList</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00106">lruSeq</a>, <a class="el" href="trie_8hh_source.html#l00283">Trie&lt; Key, Value &gt;::remove()</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00098">size</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00100">tlb</a>, and <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00105">trie</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00099">insert()</a>.</p>

</div>
</div>
<a class="anchor" id="a5687357f02f41e62dbab49d4492db1b1"></a><!-- doxytag: member="X86ISA::TLB::flushAll" ref="a5687357f02f41e62dbab49d4492db1b1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::TLB::flushAll </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove all entries from the <a class="el" href="classX86ISA_1_1TLB.html">TLB</a>. </p>

<p>Implements <a class="el" href="classBaseTLB.html#ab2b116c8014a80e0b5af4008769a9d13">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00132">132</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00102">freeList</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="trie_8hh_source.html#l00283">Trie&lt; Key, Value &gt;::remove()</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00098">size</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00100">tlb</a>, and <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00105">trie</a>.</p>

</div>
</div>
<a class="anchor" id="a8784d6e0d8fc4150f5d00dbaba62d0a7"></a><!-- doxytag: member="X86ISA::TLB::flushNonGlobal" ref="a8784d6e0d8fc4150f5d00dbaba62d0a7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::TLB::flushNonGlobal </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00151">151</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00102">freeList</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="trie_8hh_source.html#l00283">Trie&lt; Key, Value &gt;::remove()</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00098">size</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00100">tlb</a>, and <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00105">trie</a>.</p>

</div>
</div>
<a class="anchor" id="a9ec152fdc97f682d731da80291aa724e"></a><!-- doxytag: member="X86ISA::TLB::getMasterPort" ref="a9ec152fdc97f682d731da80291aa724e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> * X86ISA::TLB::getMasterPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the table walker master port. </p>
<p>This is used for migrating port connections during a CPU <a class="el" href="thread__context_8cc.html#a7627814f4dfa033bb38db10402db619d" title="Copy state between thread contexts in preparation for CPU handover.">takeOverFrom()</a> call. For architectures that do not have a table walker, NULL is returned, hence the use of a pointer rather than a reference. For X86 this method will always return a valid port pointer.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>A pointer to the walker master port </dd></dl>

<p>Reimplemented from <a class="el" href="classBaseTLB.html#a17fcf4f846b18297dc56697281f17be0">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00439">439</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="pagetable__walker_8cc_source.html#l00168">X86ISA::Walker::getMasterPort()</a>, and <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00086">walker</a>.</p>

</div>
</div>
<a class="anchor" id="ab61c626743207ec217eea2948246f0ca"></a><!-- doxytag: member="X86ISA::TLB::getWalker" ref="ab61c626743207ec217eea2948246f0ca" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1Walker.html">Walker</a> * X86ISA::TLB::getWalker </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00423">423</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00086">walker</a>.</p>

</div>
</div>
<a class="anchor" id="ae8b2dd6529f1aef2b3f4e93313c5e677"></a><!-- doxytag: member="X86ISA::TLB::insert" ref="ae8b2dd6529f1aef2b3f4e93313c5e677" args="(Addr vpn, TlbEntry &amp;entry)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TlbEntry * X86ISA::TLB::insert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vpn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TlbEntry &amp;&nbsp;</td>
          <td class="paramname"> <em>entry</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00099">99</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00081">evictLRU()</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00102">freeList</a>, <a class="el" href="trie_8hh_source.html#l00186">Trie&lt; Key, Value &gt;::insert()</a>, <a class="el" href="trie_8hh_source.html#l00268">Trie&lt; Key, Value &gt;::lookup()</a>, <a class="el" href="trie_8hh_source.html#l00111">Trie&lt; Addr, X86ISA::TlbEntry &gt;::MaxBits</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00119">nextSeq()</a>, and <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00105">trie</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00229">translate()</a>.</p>

</div>
</div>
<a class="anchor" id="a869f6665c4ffca6ab60c1d68404d4e2c"></a><!-- doxytag: member="X86ISA::TLB::lookup" ref="a869f6665c4ffca6ab60c1d68404d4e2c" args="(Addr va, bool update_lru=true)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TlbEntry * X86ISA::TLB::lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>update_lru</em> = <code>true</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00123">123</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="trie_8hh_source.html#l00268">Trie&lt; Key, Value &gt;::lookup()</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00119">nextSeq()</a>, and <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00105">trie</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00229">translate()</a>.</p>

</div>
</div>
<a class="anchor" id="a589ee421c0e6092cae6394e8638e4313"></a><!-- doxytag: member="X86ISA::TLB::lookupIt" ref="a589ee421c0e6092cae6394e8638e4313" args="(Addr va, bool update_lru=true)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EntryList::iterator X86ISA::TLB::lookupIt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>update_lru</em> = <code>true</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4daee54b9ac33897bca3c94737e1e6b5"></a><!-- doxytag: member="X86ISA::TLB::nextSeq" ref="a4daee54b9ac33897bca3c94737e1e6b5" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t X86ISA::TLB::nextSeq </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00119">119</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00106">lruSeq</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00099">insert()</a>, and <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00123">lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a856ae9d3bd4d6ac6150679a940cc38d5"></a><!-- doxytag: member="X86ISA::TLB::serialize" ref="a856ae9d3bd4d6ac6150679a940cc38d5" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::TLB::serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00429">429</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a2ec79fbeeb19eb12784e6c563a24b374"></a><!-- doxytag: member="X86ISA::TLB::setConfigAddress" ref="a2ec79fbeeb19eb12784e6c563a24b374" args="(uint32_t addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::TLB::setConfigAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00145">145</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00071">configAddress</a>.</p>

</div>
</div>
<a class="anchor" id="aa6e3bdc0d9d4b75c82e87c5fbdcd230f"></a><!-- doxytag: member="X86ISA::TLB::translate" ref="aa6e3bdc0d9d4b75c82e87c5fbdcd230f" args="(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode, bool &amp;delayedResponse, bool timing)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> X86ISA::TLB::translate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>delayedResponse</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>timing</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00229">229</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="microldstop_8hh_source.html#l00054">X86ISA::AddrSizeFlagBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00936">X86ISA::base</a>, <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="classThreadContext.html#a516a77735ff104335e299bf628b87614">ThreadContext::contextId()</a>, <a class="el" href="microldstop_8hh_source.html#l00053">X86ISA::CPL0FlagBit</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="sim_2tlb_8hh_source.html#l00062">BaseTLB::Execute</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00899">X86ISA::expandDown</a>, <a class="el" href="microldstop_8hh_source.html#l00051">X86ISA::FlagShift</a>, <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="request_8hh_source.html#l00404">Request::getFlags()</a>, <a class="el" href="request_8hh_source.html#l00365">Request::getPaddr()</a>, <a class="el" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr()</a>, <a class="el" href="request_8hh_source.html#l00381">Request::getSize()</a>, <a class="el" href="request_8hh_source.html#l00423">Request::getVaddr()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00099">insert()</a>, <a class="el" href="classThreadContext.html#a78ae75b2c7b52b090ea58d8aafaae452">ThreadContext::instAddr()</a>, <a class="el" href="page__table_8cc_source.html#l00136">PageTable::lookup()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00123">lookup()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00785">X86ISA::mask</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00394">X86ISA::MISCREG_APIC_BASE</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00106">X86ISA::MISCREG_CR0</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00138">X86ISA::MISCREG_M5_REG</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00525">X86ISA::MISCREG_SEG_ATTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00504">X86ISA::MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00518">X86ISA::MISCREG_SEG_LIMIT()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00497">X86ISA::MISCREG_SEG_SEL()</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00147">ArmISA::offset</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00072">X86ISA::p</a>, <a class="el" href="x86_2isa__traits_8hh_source.html#l00067">X86ISA::PageBytes</a>, <a class="el" href="sim_2process_8hh_source.html#l00127">Process::pTable</a>, <a class="el" href="sim_2tlb_8hh_source.html#l00062">BaseTLB::Read</a>, <a class="el" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00082">X86ISA::seg</a>, <a class="el" href="segment_8hh_source.html#l00047">X86ISA::SEGMENT_REG_ES</a>, <a class="el" href="segment_8hh_source.html#l00053">X86ISA::SEGMENT_REG_HS</a>, <a class="el" href="segment_8hh_source.html#l00056">X86ISA::SEGMENT_REG_LS</a>, <a class="el" href="segment_8hh_source.html#l00057">X86ISA::SEGMENT_REG_MS</a>, <a class="el" href="segment_8hh_source.html#l00055">X86ISA::SEGMENT_REG_TSG</a>, <a class="el" href="microldstop_8hh_source.html#l00050">X86ISA::SegmentFlagMask</a>, <a class="el" href="request_8hh_source.html#l00415">Request::setFlags()</a>, <a class="el" href="request_8hh_source.html#l00330">Request::setPaddr()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00123">X86ISA::SixtyFourBitMode</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00098">size</a>, <a class="el" href="classX86ISA_1_1Walker.html#a3b689b47100981a71e324a2a003d59ef">X86ISA::Walker::start()</a>, <a class="el" href="microldstop_8hh_source.html#l00055">X86ISA::StoreCheck</a>, <a class="el" href="segment_8hh_source.html#l00062">X86ISA::SYS_SEGMENT_REG_IDTR</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00175">translateInt()</a>, <a class="el" href="request_8hh_source.html#l00102">Request::UNCACHEABLE</a>, <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00086">walker</a>, <a class="el" href="base_2misc_8hh_source.html#l00143">warn_once</a>, <a class="el" href="sim_2tlb_8hh_source.html#l00062">BaseTLB::Write</a>, and <a class="el" href="x86__traits_8hh_source.html#l00095">X86ISA::x86LocalAPICAddress()</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00397">translateAtomic()</a>, and <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00404">translateTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="aef8897db1c611206ea64204847a2beb6"></a><!-- doxytag: member="X86ISA::TLB::translateAtomic" ref="aef8897db1c611206ea64204847a2beb6" args="(RequestPtr req, ThreadContext *tc, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> X86ISA::TLB::translateAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00397">397</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00229">translate()</a>.</p>

</div>
</div>
<a class="anchor" id="aa8e3f6fc2f9ed6e2dc17e444f1432cce"></a><!-- doxytag: member="X86ISA::TLB::translateFunctional" ref="aa8e3f6fc2f9ed6e2dc17e444f1432cce" args="(RequestPtr req, ThreadContext *tc, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> X86ISA::TLB::translateFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stub function for compilation support of <a class="el" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a>. </p>
<p>x86 <a class="el" href="classX86ISA_1_1ISA.html">ISA</a> does not support <a class="el" href="classChecker.html" title="Templated Checker class.">Checker</a> model at the moment </p>

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00416">416</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, and <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a28f43b875e7818f36f221f114078b479"></a><!-- doxytag: member="X86ISA::TLB::translateInt" ref="a28f43b875e7818f36f221f114078b479" args="(RequestPtr req, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> X86ISA::TLB::translateInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00175">175</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00071">configAddress</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="request_8hh_source.html#l00381">Request::getSize()</a>, <a class="el" href="request_8hh_source.html#l00423">Request::getVaddr()</a>, <a class="el" href="x86__traits_8hh_source.html#l00070">X86ISA::IntAddrPrefixCPUID</a>, <a class="el" href="x86__traits_8hh_source.html#l00072">X86ISA::IntAddrPrefixIO</a>, <a class="el" href="x86__traits_8hh_source.html#l00069">X86ISA::IntAddrPrefixMask</a>, <a class="el" href="x86__traits_8hh_source.html#l00071">X86ISA::IntAddrPrefixMSR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00785">X86ISA::mask</a>, <a class="el" href="bitfield_8hh_source.html#l00079">mbits()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00397">X86ISA::MISCREG_PCI_CONFIG_ADDRESS</a>, <a class="el" href="request_8hh_source.html#l00104">Request::MMAPPED_IPR</a>, <a class="el" href="namespaceX86ISA.html#a77954bc6dc0c8aa5f896b43194bf0de0">X86ISA::msrAddrToIndex()</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="x86__traits_8hh_source.html#l00074">X86ISA::PhysAddrPrefixIO</a>, <a class="el" href="x86__traits_8hh_source.html#l00075">X86ISA::PhysAddrPrefixPciConfig</a>, <a class="el" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="request_8hh_source.html#l00415">Request::setFlags()</a>, <a class="el" href="request_8hh_source.html#l00330">Request::setPaddr()</a>, <a class="el" href="request_8hh_source.html#l00102">Request::UNCACHEABLE</a>, and <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00229">translate()</a>.</p>

</div>
</div>
<a class="anchor" id="a8253b22421c22bf099bc625b22f38292"></a><!-- doxytag: member="X86ISA::TLB::translateTiming" ref="a8253b22421c22bf099bc625b22f38292" args="(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::TLB::translateTiming </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00404">404</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="classBaseTLB_1_1Translation.html#aaa1cd6c2f5ae7d58b0d5d4948cae0ce3">BaseTLB::Translation::finish()</a>, and <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00229">translate()</a>.</p>

</div>
</div>
<a class="anchor" id="aa7b04efb55c45d9dc36e7737eb0169fb"></a><!-- doxytag: member="X86ISA::TLB::unserialize" ref="aa7b04efb55c45d9dc36e7737eb0169fb" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::TLB::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00434">434</a> of file <a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a>.</p>

</div>
</div>
<hr/><h2>Friends And Related Function Documentation</h2>
<a class="anchor" id="a561951adc2bae72717df4b975c66f02f"></a><!-- doxytag: member="X86ISA::TLB::Walker" ref="a561951adc2bae72717df4b975c66f02f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classX86ISA_1_1Walker.html">Walker</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00067">67</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ae711fd322bc5b469e1957c04eb8252cf"></a><!-- doxytag: member="X86ISA::TLB::configAddress" ref="ae711fd322bc5b469e1957c04eb8252cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classX86ISA_1_1TLB.html#ae711fd322bc5b469e1957c04eb8252cf">X86ISA::TLB::configAddress</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00071">71</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00145">setConfigAddress()</a>, and <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00175">translateInt()</a>.</p>

</div>
</div>
<a class="anchor" id="ab30c846130abbb9b85ec16a38c624093"></a><!-- doxytag: member="X86ISA::TLB::entryList" ref="ab30c846130abbb9b85ec16a38c624093" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">EntryList</a> <a class="el" href="classX86ISA_1_1TLB.html#ab30c846130abbb9b85ec16a38c624093">X86ISA::TLB::entryList</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00103">103</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac7b47e4db2317953851b0a7d12ed4c17"></a><!-- doxytag: member="X86ISA::TLB::freeList" ref="ac7b47e4db2317953851b0a7d12ed4c17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">EntryList</a> <a class="el" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">X86ISA::TLB::freeList</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00102">102</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00164">demapPage()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00081">evictLRU()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00132">flushAll()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00151">flushNonGlobal()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00099">insert()</a>, and <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00063">TLB()</a>.</p>

</div>
</div>
<a class="anchor" id="a3588fddb1b250a6aee2d2ef7ae5ed2d9"></a><!-- doxytag: member="X86ISA::TLB::lruSeq" ref="a3588fddb1b250a6aee2d2ef7ae5ed2d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">X86ISA::TLB::lruSeq</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00106">106</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00081">evictLRU()</a>, and <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00119">nextSeq()</a>.</p>

</div>
</div>
<a class="anchor" id="aa87cbc273b8948e7f5fbc09361eae2c5"></a><!-- doxytag: member="X86ISA::TLB::size" ref="aa87cbc273b8948e7f5fbc09361eae2c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classX86ISA_1_1TLB.html#aa87cbc273b8948e7f5fbc09361eae2c5">X86ISA::TLB::size</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00098">98</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00081">evictLRU()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00132">flushAll()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00151">flushNonGlobal()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00063">TLB()</a>, and <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00229">translate()</a>.</p>

</div>
</div>
<a class="anchor" id="a97eee4304b7cf981e04becee1b35c2da"></a><!-- doxytag: member="X86ISA::TLB::tlb" ref="a97eee4304b7cf981e04becee1b35c2da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TlbEntry* <a class="el" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">X86ISA::TLB::tlb</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00100">100</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00081">evictLRU()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00132">flushAll()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00151">flushNonGlobal()</a>, and <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00063">TLB()</a>.</p>

</div>
</div>
<a class="anchor" id="a7e3d4b40d30287f046c9fa634ccee28b"></a><!-- doxytag: member="X86ISA::TLB::trie" ref="a7e3d4b40d30287f046c9fa634ccee28b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTrie.html">TlbEntryTrie</a> <a class="el" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">X86ISA::TLB::trie</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00105">105</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00164">demapPage()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00081">evictLRU()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00132">flushAll()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00151">flushNonGlobal()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00099">insert()</a>, and <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00123">lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a818d92ce45a35ccd1bb3a8892395a66e"></a><!-- doxytag: member="X86ISA::TLB::walker" ref="a818d92ce45a35ccd1bb3a8892395a66e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1Walker.html">Walker</a>* <a class="el" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">X86ISA::TLB::walker</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2x86_2tlb_8hh_source.html#l00086">86</a> of file <a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00439">getMasterPort()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00423">getWalker()</a>, <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00063">TLB()</a>, and <a class="el" href="arch_2x86_2tlb_8cc_source.html#l00229">translate()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/x86/<a class="el" href="arch_2x86_2tlb_8hh_source.html">tlb.hh</a></li>
<li>arch/x86/<a class="el" href="arch_2x86_2tlb_8cc_source.html">tlb.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:19:52 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
