// Seed: 3529520697
module module_0 (
    output tri1 id_0
    , id_2
);
  wire id_4;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply1 id_1
);
  module_0(
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_3 (
    input tri0 id_0
);
  id_2 :
  assert property (@(posedge id_2) id_2 ==? id_0 ? id_2++ == {1{id_0}} : 1'b0 ? 1 : 1'd0)
  else;
  supply0 id_3;
  always $display(1, id_3, 1, (id_3) <-> id_0);
  module_2(
      id_3, id_2, id_2
  );
endmodule
