// Seed: 1042934648
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input wire id_2,
    input supply1 module_0,
    input wire id_4,
    output uwire id_5,
    output wire id_6
    , id_13,
    output tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply0 id_11
);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3
);
  assign id_5 = id_3;
  wire  id_6;
  uwire id_7 = (1 == 1) - 1;
  module_0(
      id_5, id_5, id_5, id_2, id_3, id_5, id_5, id_5, id_2, id_5, id_3, id_2
  );
endmodule
