#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 12 01:28:06 2023
# Process ID: 8780
# Current directory: C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.runs/synth_1/top.vds
# Journal file: C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 362.074 ; gain = 100.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:36' bound to instance 'wtf' of component 'display' [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:48]
WARNING: [Synth 8-614] signal 'prev_ss' is read in the process but is not in the sensitivity list [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:62]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:62]
WARNING: [Synth 8-614] signal 'stop' is read in the process but is not in the sensitivity list [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:62]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:62]
WARNING: [Synth 8-614] signal 'state1' is read in the process but is not in the sensitivity list [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:62]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:62]
WARNING: [Synth 8-614] signal 'state2' is read in the process but is not in the sensitivity list [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:62]
WARNING: [Synth 8-614] signal 'state3' is read in the process but is not in the sensitivity list [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:62]
WARNING: [Synth 8-614] signal 'state4' is read in the process but is not in the sensitivity list [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:62]
WARNING: [Synth 8-3848] Net diode in module/entity display does not have driver. [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'display' (1#1) [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/top.vhd:42]
WARNING: [Synth 8-3331] design display has unconnected port diode[2]
WARNING: [Synth 8-3331] design display has unconnected port diode[1]
WARNING: [Synth 8-3331] design display has unconnected port diode[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 417.855 ; gain = 156.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 417.855 ; gain = 156.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 417.855 ; gain = 156.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.164 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.199 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 755.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 755.199 ; gain = 493.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 755.199 ; gain = 493.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 755.199 ; gain = 493.973
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "temp" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'mili_sec_reg' [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 'seconds_reg' [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'led7_seg_o_reg' [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg' [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'start_reg' [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'state4_reg' [C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.srcs/sources_1/new/display.vhd:114]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 755.199 ; gain = 493.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port led7_an_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led7_an_o[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port led7_an_o[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port led7_an_o[0] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port start_stop_button_i
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wtf/led7_seg_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wtf/state4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wtf/state4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wtf/state4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wtf/state4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wtf/state4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wtf/state4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wtf/state4_reg[2] )
WARNING: [Synth 8-3332] Sequential element (wtf/mili_sec_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/mili_sec_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/mili_sec_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/mili_sec_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/mili_sec_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/mili_sec_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/mili_sec_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/seconds_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/seconds_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/seconds_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/led7_seg_o_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/state4_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/state4_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/state4_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/state4_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/state4_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/state4_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (wtf/state4_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 755.199 ; gain = 493.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 755.199 ; gain = 493.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 755.199 ; gain = 493.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 758.793 ; gain = 497.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 758.793 ; gain = 497.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 758.793 ; gain = 497.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 758.793 ; gain = 497.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 758.793 ; gain = 497.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 758.793 ; gain = 497.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 758.793 ; gain = 497.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 758.793 ; gain = 497.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 758.793 ; gain = 160.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 758.793 ; gain = 497.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 772.316 ; gain = 524.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrzej/Downloads/Stopwatch_VHDL-main/Stopwatch_VHDL-main/qwe/qwe.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 01:28:43 2023...
