// Seed: 206176036
module module_0 #(
    parameter id_6 = 32'd30
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wor id_2;
  input wire id_1;
  assign id_2 = -1;
  wire id_4;
  logic id_5, _id_6 = id_4;
  assign module_1.id_2 = 0;
  parameter id_7[id_6  *  1 : id_6] = -1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd32
) (
    output wire  id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    output uwire id_4
);
  localparam integer id_6 = -1;
  wire [id_6 : 1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  always $clog2(id_6);
  ;
endmodule
